
stm32_gyro_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbd8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000780  0800bd78  0800bd78  0000cd78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4f8  0800c4f8  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c4f8  0800c4f8  0000d4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c500  0800c500  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c500  0800c500  0000d500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c504  0800c504  0000d504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c508  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bf0  200001d8  0800c6e0  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000dc8  0800c6e0  0000edc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112ba  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002592  00000000  00000000  0001f4c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  00021a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d1c  00000000  00000000  00022af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000188f2  00000000  00000000  0002380c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013522  00000000  00000000  0003c0fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000959cc  00000000  00000000  0004f620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4fec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d94  00000000  00000000  000e5030  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000eadc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bd60 	.word	0x0800bd60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800bd60 	.word	0x0800bd60

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b988 	b.w	8000fa0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
 8000fb0:	807b      	strh	r3, [r7, #2]
    *length = 0;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8000fb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	68b8      	ldr	r0, [r7, #8]
 8000fc0:	f007 fcb4 	bl	800892c <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 8000fc4:	f240 4202 	movw	r2, #1026	@ 0x402
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4826      	ldr	r0, [pc, #152]	@ (8001064 <esp_at_command+0xc0>)
 8000fcc:	f007 fcae 	bl	800892c <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 8000fd0:	68f8      	ldr	r0, [r7, #12]
 8000fd2:	f7ff f965 	bl	80002a0 <strlen>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	2364      	movs	r3, #100	@ 0x64
 8000fdc:	68f9      	ldr	r1, [r7, #12]
 8000fde:	4822      	ldr	r0, [pc, #136]	@ (8001068 <esp_at_command+0xc4>)
 8000fe0:	f005 fdfe 	bl	8006be0 <HAL_UART_Transmit>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d032      	beq.n	8001050 <esp_at_command+0xac>
        return -1;
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	e035      	b.n	800105c <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 8000ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8001064 <esp_at_command+0xc0>)
 8000ff2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ffa:	d302      	bcc.n	8001002 <esp_at_command+0x5e>
            return -2;
 8000ffc:	f06f 0301 	mvn.w	r3, #1
 8001000:	e02c      	b.n	800105c <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 8001002:	491a      	ldr	r1, [pc, #104]	@ (800106c <esp_at_command+0xc8>)
 8001004:	4817      	ldr	r0, [pc, #92]	@ (8001064 <esp_at_command+0xc0>)
 8001006:	f007 fd03 	bl	8008a10 <strstr>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d002      	beq.n	8001016 <esp_at_command+0x72>
            return -3;
 8001010:	f06f 0302 	mvn.w	r3, #2
 8001014:	e022      	b.n	800105c <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8001016:	4916      	ldr	r1, [pc, #88]	@ (8001070 <esp_at_command+0xcc>)
 8001018:	4812      	ldr	r0, [pc, #72]	@ (8001064 <esp_at_command+0xc0>)
 800101a:	f007 fcf9 	bl	8008a10 <strstr>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d00e      	beq.n	8001042 <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 8001024:	4b0f      	ldr	r3, [pc, #60]	@ (8001064 <esp_at_command+0xc0>)
 8001026:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800102a:	461a      	mov	r2, r3
 800102c:	490d      	ldr	r1, [pc, #52]	@ (8001064 <esp_at_command+0xc0>)
 800102e:	68b8      	ldr	r0, [r7, #8]
 8001030:	f007 fd83 	bl	8008b3a <memcpy>
            *length = cb_data.length;
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <esp_at_command+0xc0>)
 8001036:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	801a      	strh	r2, [r3, #0]
            return 0;
 800103e:	2300      	movs	r3, #0
 8001040:	e00c      	b.n	800105c <esp_at_command+0xb8>
        }
        time_out -= 10;
 8001042:	887b      	ldrh	r3, [r7, #2]
 8001044:	3b0a      	subs	r3, #10
 8001046:	b29b      	uxth	r3, r3
 8001048:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 800104a:	200a      	movs	r0, #10
 800104c:	f001 fbf2 	bl	8002834 <HAL_Delay>
    while(time_out > 0)
 8001050:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001054:	2b00      	cmp	r3, #0
 8001056:	dccb      	bgt.n	8000ff0 <esp_at_command+0x4c>
    }
    return -4;
 8001058:	f06f 0303 	mvn.w	r3, #3
}
 800105c:	4618      	mov	r0, r3
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	2000063c 	.word	0x2000063c
 8001068:	20000b28 	.word	0x20000b28
 800106c:	0800bd78 	.word	0x0800bd78
 8001070:	0800bd80 	.word	0x0800bd80

08001074 <esp_reset>:

static int esp_reset(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 800107e:	1dba      	adds	r2, r7, #6
 8001080:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001084:	4909      	ldr	r1, [pc, #36]	@ (80010ac <esp_reset+0x38>)
 8001086:	480a      	ldr	r0, [pc, #40]	@ (80010b0 <esp_reset+0x3c>)
 8001088:	f7ff ff8c 	bl	8000fa4 <esp_at_command>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d002      	beq.n	8001098 <esp_reset+0x24>
    {
    	return -1;
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	e004      	b.n	80010a2 <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 8001098:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800109c:	f001 fbca 	bl	8002834 <HAL_Delay>
    return 0;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000204 	.word	0x20000204
 80010b0:	0800bd84 	.word	0x0800bd84

080010b4 <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 80010c2:	f107 020a 	add.w	r2, r7, #10
 80010c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ca:	492d      	ldr	r1, [pc, #180]	@ (8001180 <request_ip_addr+0xcc>)
 80010cc:	482d      	ldr	r0, [pc, #180]	@ (8001184 <request_ip_addr+0xd0>)
 80010ce:	f7ff ff69 	bl	8000fa4 <esp_at_command>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d003      	beq.n	80010e0 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 80010d8:	482b      	ldr	r0, [pc, #172]	@ (8001188 <request_ip_addr+0xd4>)
 80010da:	f007 fb25 	bl	8008728 <puts>
 80010de:	e049      	b.n	8001174 <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 80010e0:	492a      	ldr	r1, [pc, #168]	@ (800118c <request_ip_addr+0xd8>)
 80010e2:	4827      	ldr	r0, [pc, #156]	@ (8001180 <request_ip_addr+0xcc>)
 80010e4:	f007 fc38 	bl	8008958 <strtok>
 80010e8:	6178      	str	r0, [r7, #20]

        if(is_debug)
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d03e      	beq.n	800116e <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	e009      	b.n	800110a <request_ip_addr+0x56>
                printf("%c", response[i]);
 80010f6:	4a22      	ldr	r2, [pc, #136]	@ (8001180 <request_ip_addr+0xcc>)
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4413      	add	r3, r2
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f007 fab4 	bl	800866c <putchar>
            for(int i = 0 ; i < length ; i++)
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	3301      	adds	r3, #1
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	897b      	ldrh	r3, [r7, #10]
 800110c:	461a      	mov	r2, r3
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	4293      	cmp	r3, r2
 8001112:	dbf0      	blt.n	80010f6 <request_ip_addr+0x42>
        }

        while(line != NULL)
 8001114:	e02b      	b.n	800116e <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 8001116:	491e      	ldr	r1, [pc, #120]	@ (8001190 <request_ip_addr+0xdc>)
 8001118:	6978      	ldr	r0, [r7, #20]
 800111a:	f007 fc79 	bl	8008a10 <strstr>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d01f      	beq.n	8001164 <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 8001124:	491b      	ldr	r1, [pc, #108]	@ (8001194 <request_ip_addr+0xe0>)
 8001126:	6978      	ldr	r0, [r7, #20]
 8001128:	f007 fc16 	bl	8008958 <strtok>
                ip = strtok(NULL, "\"");
 800112c:	4919      	ldr	r1, [pc, #100]	@ (8001194 <request_ip_addr+0xe0>)
 800112e:	2000      	movs	r0, #0
 8001130:	f007 fc12 	bl	8008958 <strtok>
 8001134:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 8001136:	4918      	ldr	r1, [pc, #96]	@ (8001198 <request_ip_addr+0xe4>)
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f7ff f851 	bl	80001e0 <strcmp>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00f      	beq.n	8001164 <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001144:	2210      	movs	r2, #16
 8001146:	2100      	movs	r1, #0
 8001148:	4814      	ldr	r0, [pc, #80]	@ (800119c <request_ip_addr+0xe8>)
 800114a:	f007 fbef 	bl	800892c <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 800114e:	68f8      	ldr	r0, [r7, #12]
 8001150:	f7ff f8a6 	bl	80002a0 <strlen>
 8001154:	4603      	mov	r3, r0
 8001156:	461a      	mov	r2, r3
 8001158:	68f9      	ldr	r1, [r7, #12]
 800115a:	4810      	ldr	r0, [pc, #64]	@ (800119c <request_ip_addr+0xe8>)
 800115c:	f007 fced 	bl	8008b3a <memcpy>
                    return 0;
 8001160:	2300      	movs	r3, #0
 8001162:	e009      	b.n	8001178 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 8001164:	4909      	ldr	r1, [pc, #36]	@ (800118c <request_ip_addr+0xd8>)
 8001166:	2000      	movs	r0, #0
 8001168:	f007 fbf6 	bl	8008958 <strtok>
 800116c:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1d0      	bne.n	8001116 <request_ip_addr+0x62>
        }
    }
    return -1;
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001178:	4618      	mov	r0, r3
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000204 	.word	0x20000204
 8001184:	0800bdcc 	.word	0x0800bdcc
 8001188:	0800bdd8 	.word	0x0800bdd8
 800118c:	0800bdc0 	.word	0x0800bdc0
 8001190:	0800bdf8 	.word	0x0800bdf8
 8001194:	0800bdc8 	.word	0x0800bdc8
 8001198:	0800bd90 	.word	0x0800bd90
 800119c:	200001f4 	.word	0x200001f4

080011a0 <esp_client_conn>:
int esp_client_conn()
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b092      	sub	sp, #72	@ 0x48
 80011a4:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	2240      	movs	r2, #64	@ 0x40
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f007 fbbc 	bl	800892c <memset>
  uint16_t length = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 80011b8:	f107 0008 	add.w	r0, r7, #8
 80011bc:	f241 53b3 	movw	r3, #5555	@ 0x15b3
 80011c0:	4a09      	ldr	r2, [pc, #36]	@ (80011e8 <esp_client_conn+0x48>)
 80011c2:	490a      	ldr	r1, [pc, #40]	@ (80011ec <esp_client_conn+0x4c>)
 80011c4:	f007 fab8 	bl	8008738 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 80011c8:	1dba      	adds	r2, r7, #6
 80011ca:	f107 0008 	add.w	r0, r7, #8
 80011ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d2:	4907      	ldr	r1, [pc, #28]	@ (80011f0 <esp_client_conn+0x50>)
 80011d4:	f7ff fee6 	bl	8000fa4 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 80011d8:	4806      	ldr	r0, [pc, #24]	@ (80011f4 <esp_client_conn+0x54>)
 80011da:	f000 f909 	bl	80013f0 <esp_send_data>
	return 0;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3748      	adds	r7, #72	@ 0x48
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	0800be04 	.word	0x0800be04
 80011ec:	0800be14 	.word	0x0800be14
 80011f0:	20000204 	.word	0x20000204
 80011f4:	0800be30 	.word	0x0800be30

080011f8 <esp_get_status>:
int esp_get_status()
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 8001202:	1dba      	adds	r2, r7, #6
 8001204:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001208:	4909      	ldr	r1, [pc, #36]	@ (8001230 <esp_get_status+0x38>)
 800120a:	480a      	ldr	r0, [pc, #40]	@ (8001234 <esp_get_status+0x3c>)
 800120c:	f7ff feca 	bl	8000fa4 <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 8001210:	4909      	ldr	r1, [pc, #36]	@ (8001238 <esp_get_status+0x40>)
 8001212:	4807      	ldr	r0, [pc, #28]	@ (8001230 <esp_get_status+0x38>)
 8001214:	f007 fbfc 	bl	8008a10 <strstr>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <esp_get_status+0x2a>
    {
    	return 0;
 800121e:	2300      	movs	r3, #0
 8001220:	e001      	b.n	8001226 <esp_get_status+0x2e>
    }
	return -1;
 8001222:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001226:	4618      	mov	r0, r3
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20000204 	.word	0x20000204
 8001234:	0800be44 	.word	0x0800be44
 8001238:	0800be54 	.word	0x0800be54

0800123c <drv_esp_init>:
int drv_esp_init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001240:	2210      	movs	r2, #16
 8001242:	2100      	movs	r1, #0
 8001244:	4806      	ldr	r0, [pc, #24]	@ (8001260 <drv_esp_init+0x24>)
 8001246:	f007 fb71 	bl	800892c <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 800124a:	2201      	movs	r2, #1
 800124c:	4905      	ldr	r1, [pc, #20]	@ (8001264 <drv_esp_init+0x28>)
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <drv_esp_init+0x2c>)
 8001250:	f005 fd51 	bl	8006cf6 <HAL_UART_Receive_IT>

    return esp_reset();
 8001254:	f7ff ff0e 	bl	8001074 <esp_reset>
 8001258:	4603      	mov	r3, r0
}
 800125a:	4618      	mov	r0, r3
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	200001f4 	.word	0x200001f4
 8001264:	2000063b 	.word	0x2000063b
 8001268:	20000b28 	.word	0x20000b28

0800126c <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b094      	sub	sp, #80	@ 0x50
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	2240      	movs	r2, #64	@ 0x40
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f007 fb51 	bl	800892c <memset>
  if(ssid == NULL || passwd == NULL)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d002      	beq.n	8001296 <ap_conn_func+0x2a>
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d103      	bne.n	800129e <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 8001296:	4817      	ldr	r0, [pc, #92]	@ (80012f4 <ap_conn_func+0x88>)
 8001298:	f007 fa46 	bl	8008728 <puts>
 800129c:	e026      	b.n	80012ec <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 800129e:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80012a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012a6:	4914      	ldr	r1, [pc, #80]	@ (80012f8 <ap_conn_func+0x8c>)
 80012a8:	4814      	ldr	r0, [pc, #80]	@ (80012fc <ap_conn_func+0x90>)
 80012aa:	f7ff fe7b 	bl	8000fa4 <esp_at_command>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d002      	beq.n	80012ba <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 80012b4:	4812      	ldr	r0, [pc, #72]	@ (8001300 <ap_conn_func+0x94>)
 80012b6:	f007 fa37 	bl	8008728 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 80012ba:	f107 000c 	add.w	r0, r7, #12
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	4910      	ldr	r1, [pc, #64]	@ (8001304 <ap_conn_func+0x98>)
 80012c4:	f007 fa38 	bl	8008738 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 80012c8:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80012cc:	f107 000c 	add.w	r0, r7, #12
 80012d0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80012d4:	4908      	ldr	r1, [pc, #32]	@ (80012f8 <ap_conn_func+0x8c>)
 80012d6:	f7ff fe65 	bl	8000fa4 <esp_at_command>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d005      	beq.n	80012ec <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4619      	mov	r1, r3
 80012e6:	4808      	ldr	r0, [pc, #32]	@ (8001308 <ap_conn_func+0x9c>)
 80012e8:	f007 f9ae 	bl	8008648 <iprintf>
}
 80012ec:	3750      	adds	r7, #80	@ 0x50
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	0800beb8 	.word	0x0800beb8
 80012f8:	20000204 	.word	0x20000204
 80012fc:	0800bee4 	.word	0x0800bee4
 8001300:	0800bef4 	.word	0x0800bef4
 8001304:	0800bf08 	.word	0x0800bf08
 8001308:	0800bf20 	.word	0x0800bf20

0800130c <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a23      	ldr	r2, [pc, #140]	@ (80013a8 <HAL_UART_RxCpltCallback+0x9c>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d117      	bne.n	800134e <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 800131e:	4b23      	ldr	r3, [pc, #140]	@ (80013ac <HAL_UART_RxCpltCallback+0xa0>)
 8001320:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001324:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001328:	d20c      	bcs.n	8001344 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 800132a:	4b20      	ldr	r3, [pc, #128]	@ (80013ac <HAL_UART_RxCpltCallback+0xa0>)
 800132c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	b291      	uxth	r1, r2
 8001334:	4a1d      	ldr	r2, [pc, #116]	@ (80013ac <HAL_UART_RxCpltCallback+0xa0>)
 8001336:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 800133a:	461a      	mov	r2, r3
 800133c:	4b1c      	ldr	r3, [pc, #112]	@ (80013b0 <HAL_UART_RxCpltCallback+0xa4>)
 800133e:	7819      	ldrb	r1, [r3, #0]
 8001340:	4b1a      	ldr	r3, [pc, #104]	@ (80013ac <HAL_UART_RxCpltCallback+0xa0>)
 8001342:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 8001344:	2201      	movs	r2, #1
 8001346:	491a      	ldr	r1, [pc, #104]	@ (80013b0 <HAL_UART_RxCpltCallback+0xa4>)
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f005 fcd4 	bl	8006cf6 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a18      	ldr	r2, [pc, #96]	@ (80013b4 <HAL_UART_RxCpltCallback+0xa8>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d122      	bne.n	800139e <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8001358:	4b17      	ldr	r3, [pc, #92]	@ (80013b8 <HAL_UART_RxCpltCallback+0xac>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a17      	ldr	r2, [pc, #92]	@ (80013bc <HAL_UART_RxCpltCallback+0xb0>)
 800135e:	7811      	ldrb	r1, [r2, #0]
 8001360:	4a17      	ldr	r2, [pc, #92]	@ (80013c0 <HAL_UART_RxCpltCallback+0xb4>)
 8001362:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8001364:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <HAL_UART_RxCpltCallback+0xac>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a15      	ldr	r2, [pc, #84]	@ (80013c0 <HAL_UART_RxCpltCallback+0xb4>)
 800136a:	5cd3      	ldrb	r3, [r2, r3]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b0d      	cmp	r3, #13
 8001370:	d10b      	bne.n	800138a <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <HAL_UART_RxCpltCallback+0xac>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a12      	ldr	r2, [pc, #72]	@ (80013c0 <HAL_UART_RxCpltCallback+0xb4>)
 8001378:	2100      	movs	r1, #0
 800137a:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <HAL_UART_RxCpltCallback+0xb8>)
 800137e:	2201      	movs	r2, #1
 8001380:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8001382:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <HAL_UART_RxCpltCallback+0xac>)
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	e004      	b.n	8001394 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 800138a:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <HAL_UART_RxCpltCallback+0xac>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	3301      	adds	r3, #1
 8001390:	4a09      	ldr	r2, [pc, #36]	@ (80013b8 <HAL_UART_RxCpltCallback+0xac>)
 8001392:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 8001394:	2201      	movs	r2, #1
 8001396:	4909      	ldr	r1, [pc, #36]	@ (80013bc <HAL_UART_RxCpltCallback+0xb0>)
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f005 fcac 	bl	8006cf6 <HAL_UART_Receive_IT>
    }
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40011400 	.word	0x40011400
 80013ac:	2000063c 	.word	0x2000063c
 80013b0:	2000063b 	.word	0x2000063b
 80013b4:	40004400 	.word	0x40004400
 80013b8:	20000a40 	.word	0x20000a40
 80013bc:	2000063a 	.word	0x2000063a
 80013c0:	20000608 	.word	0x20000608
 80013c4:	20000604 	.word	0x20000604

080013c8 <AiotClient_Init>:


void AiotClient_Init()
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 80013cc:	4906      	ldr	r1, [pc, #24]	@ (80013e8 <AiotClient_Init+0x20>)
 80013ce:	4807      	ldr	r0, [pc, #28]	@ (80013ec <AiotClient_Init+0x24>)
 80013d0:	f7ff ff4c 	bl	800126c <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 80013d4:	2001      	movs	r0, #1
 80013d6:	f7ff fe6d 	bl	80010b4 <request_ip_addr>
	esp_client_conn();
 80013da:	f7ff fee1 	bl	80011a0 <esp_client_conn>
	esp_get_status();
 80013de:	f7ff ff0b 	bl	80011f8 <esp_get_status>
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	0800bf80 	.word	0x0800bf80
 80013ec:	0800bf8c 	.word	0x0800bf8c

080013f0 <esp_send_data>:

void esp_send_data(char *data)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b094      	sub	sp, #80	@ 0x50
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	2240      	movs	r2, #64	@ 0x40
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f007 fa93 	bl	800892c <memset>
	uint16_t length = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7fe ff48 	bl	80002a0 <strlen>
 8001410:	4602      	mov	r2, r0
 8001412:	f107 0310 	add.w	r3, r7, #16
 8001416:	490e      	ldr	r1, [pc, #56]	@ (8001450 <esp_send_data+0x60>)
 8001418:	4618      	mov	r0, r3
 800141a:	f007 f98d 	bl	8008738 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 800141e:	f107 020e 	add.w	r2, r7, #14
 8001422:	f107 0010 	add.w	r0, r7, #16
 8001426:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142a:	490a      	ldr	r1, [pc, #40]	@ (8001454 <esp_send_data+0x64>)
 800142c:	f7ff fdba 	bl	8000fa4 <esp_at_command>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d107      	bne.n	8001446 <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8001436:	f107 020e 	add.w	r2, r7, #14
 800143a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800143e:	4905      	ldr	r1, [pc, #20]	@ (8001454 <esp_send_data+0x64>)
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff fdaf 	bl	8000fa4 <esp_at_command>
	}
}
 8001446:	bf00      	nop
 8001448:	3750      	adds	r7, #80	@ 0x50
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	0800bf94 	.word	0x0800bf94
 8001454:	20000204 	.word	0x20000204

08001458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001462:	f001 f975 	bl	8002750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001466:	f000 f8bd 	bl	80015e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800146a:	f000 f9f5 	bl	8001858 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800146e:	f000 f99f 	bl	80017b0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001472:	f000 f921 	bl	80016b8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001476:	f000 f94d 	bl	8001714 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800147a:	f000 f9c3 	bl	8001804 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  init_MPU6050();
 800147e:	f000 faf9 	bl	8001a74 <init_MPU6050>

  if(HAL_TIM_Base_Start_IT(&htim3) != HAL_OK) //timer  
 8001482:	484a      	ldr	r0, [pc, #296]	@ (80015ac <main+0x154>)
 8001484:	f004 ff78 	bl	8006378 <HAL_TIM_Base_Start_IT>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <main+0x3a>
	  Error_Handler();
 800148e:	f000 feed 	bl	800226c <Error_Handler>

  ret |= drv_esp_init();
 8001492:	f7ff fed3 	bl	800123c <drv_esp_init>
 8001496:	4602      	mov	r2, r0
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4313      	orrs	r3, r2
 800149c:	607b      	str	r3, [r7, #4]
  if(ret != 0)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d004      	beq.n	80014ae <main+0x56>
  {
	  printf("Esp response error\r\n");
 80014a4:	4842      	ldr	r0, [pc, #264]	@ (80015b0 <main+0x158>)
 80014a6:	f007 f93f 	bl	8008728 <puts>
	  Error_Handler();
 80014aa:	f000 fedf 	bl	800226c <Error_Handler>
  }

  AiotClient_Init();
 80014ae:	f7ff ff8b 	bl	80013c8 <AiotClient_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//		calc_degree();
//		printf("X : %5.2f, Y : %5.2f\r\n", Deg_XC, Deg_YC);
	if(time3_100msFlag){
 80014b2:	4b40      	ldr	r3, [pc, #256]	@ (80015b4 <main+0x15c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d020      	beq.n	80014fc <main+0xa4>
		read_MPU6050_data();
 80014ba:	f000 fb37 	bl	8001b2c <read_MPU6050_data>
		calc_degree();
 80014be:	f000 fbbb 	bl	8001c38 <calc_degree>
		time3_100msFlag = 0;
 80014c2:	4b3c      	ldr	r3, [pc, #240]	@ (80015b4 <main+0x15c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
		time3_100msCnt++;
 80014c8:	4b3b      	ldr	r3, [pc, #236]	@ (80015b8 <main+0x160>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	3301      	adds	r3, #1
 80014ce:	4a3a      	ldr	r2, [pc, #232]	@ (80015b8 <main+0x160>)
 80014d0:	6013      	str	r3, [r2, #0]

		if(time3_100msCnt % 10){
 80014d2:	4b39      	ldr	r3, [pc, #228]	@ (80015b8 <main+0x160>)
 80014d4:	6819      	ldr	r1, [r3, #0]
 80014d6:	4b39      	ldr	r3, [pc, #228]	@ (80015bc <main+0x164>)
 80014d8:	fb83 2301 	smull	r2, r3, r3, r1
 80014dc:	109a      	asrs	r2, r3, #2
 80014de:	17cb      	asrs	r3, r1, #31
 80014e0:	1ad2      	subs	r2, r2, r3
 80014e2:	4613      	mov	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	1aca      	subs	r2, r1, r3
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	d005      	beq.n	80014fc <main+0xa4>
			time3_1secFlag = 1;
 80014f0:	4b33      	ldr	r3, [pc, #204]	@ (80015c0 <main+0x168>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	601a      	str	r2, [r3, #0]
			time3_100msCnt = 0;
 80014f6:	4b30      	ldr	r3, [pc, #192]	@ (80015b8 <main+0x160>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
		}
	}
	if(time3_1secFlag){
 80014fc:	4b30      	ldr	r3, [pc, #192]	@ (80015c0 <main+0x168>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d01b      	beq.n	800153c <main+0xe4>
		if(esp_get_status() != 0)
 8001504:	f7ff fe78 	bl	80011f8 <esp_get_status>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d004      	beq.n	8001518 <main+0xc0>
		{
			printf("server connecting ...\r\n");
 800150e:	482d      	ldr	r0, [pc, #180]	@ (80015c4 <main+0x16c>)
 8001510:	f007 f90a 	bl	8008728 <puts>
			esp_client_conn();
 8001514:	f7ff fe44 	bl	80011a0 <esp_client_conn>
		}

		if(Deg_XC > 30.0){
 8001518:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <main+0x170>)
 800151a:	edd3 7a00 	vldr	s15, [r3]
 800151e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001522:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152a:	dd04      	ble.n	8001536 <main+0xde>
			Deg_XC_Cnt++;
 800152c:	4b27      	ldr	r3, [pc, #156]	@ (80015cc <main+0x174>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3301      	adds	r3, #1
 8001532:	4a26      	ldr	r2, [pc, #152]	@ (80015cc <main+0x174>)
 8001534:	6013      	str	r3, [r2, #0]
		}

		time3_1secFlag = 0;
 8001536:	4b22      	ldr	r3, [pc, #136]	@ (80015c0 <main+0x168>)
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
	}
	if(Deg_XC_Cnt > 3){
 800153c:	4b23      	ldr	r3, [pc, #140]	@ (80015cc <main+0x174>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b03      	cmp	r3, #3
 8001542:	dd0f      	ble.n	8001564 <main+0x10c>
		sprintf(GyroBuff,"[CHI_SQL]SETDB@status@ON\n\0");
 8001544:	4922      	ldr	r1, [pc, #136]	@ (80015d0 <main+0x178>)
 8001546:	4823      	ldr	r0, [pc, #140]	@ (80015d4 <main+0x17c>)
 8001548:	f007 f8f6 	bl	8008738 <siprintf>
		esp_send_data(GyroBuff);
 800154c:	4821      	ldr	r0, [pc, #132]	@ (80015d4 <main+0x17c>)
 800154e:	f7ff ff4f 	bl	80013f0 <esp_send_data>
		HAL_Delay(100);
 8001552:	2064      	movs	r0, #100	@ 0x64
 8001554:	f001 f96e 	bl	8002834 <HAL_Delay>
		//sprintf(GyroBuff, "[CHI_STM2]DETECT@ON\n\0");
		esp_send_data(GyroBuff);
 8001558:	481e      	ldr	r0, [pc, #120]	@ (80015d4 <main+0x17c>)
 800155a:	f7ff ff49 	bl	80013f0 <esp_send_data>
		Deg_XC_Cnt = 0;
 800155e:	4b1b      	ldr	r3, [pc, #108]	@ (80015cc <main+0x174>)
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
	}

	if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8001564:	491c      	ldr	r1, [pc, #112]	@ (80015d8 <main+0x180>)
 8001566:	481d      	ldr	r0, [pc, #116]	@ (80015dc <main+0x184>)
 8001568:	f007 fa52 	bl	8008a10 <strstr>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d09f      	beq.n	80014b2 <main+0x5a>
 8001572:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <main+0x184>)
 8001574:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001578:	3b01      	subs	r3, #1
 800157a:	4a18      	ldr	r2, [pc, #96]	@ (80015dc <main+0x184>)
 800157c:	5cd3      	ldrb	r3, [r2, r3]
 800157e:	2b0a      	cmp	r3, #10
 8001580:	d197      	bne.n	80014b2 <main+0x5a>
	{
		//?????  \r\n+IPD,15:[KSH_LIN]HELLO\n
		strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 8001582:	215b      	movs	r1, #91	@ 0x5b
 8001584:	4815      	ldr	r0, [pc, #84]	@ (80015dc <main+0x184>)
 8001586:	f007 f9d9 	bl	800893c <strchr>
 800158a:	4603      	mov	r3, r0
 800158c:	4619      	mov	r1, r3
 800158e:	4814      	ldr	r0, [pc, #80]	@ (80015e0 <main+0x188>)
 8001590:	f007 facb 	bl	8008b2a <strcpy>
		memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 8001594:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001598:	2100      	movs	r1, #0
 800159a:	4810      	ldr	r0, [pc, #64]	@ (80015dc <main+0x184>)
 800159c:	f007 f9c6 	bl	800892c <memset>
		cb_data.length = 0;
 80015a0:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <main+0x184>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
	if(time3_100msFlag){
 80015a8:	e783      	b.n	80014b2 <main+0x5a>
 80015aa:	bf00      	nop
 80015ac:	20000a98 	.word	0x20000a98
 80015b0:	0800bfa4 	.word	0x0800bfa4
 80015b4:	20000bc0 	.word	0x20000bc0
 80015b8:	20000bc4 	.word	0x20000bc4
 80015bc:	66666667 	.word	0x66666667
 80015c0:	20000bc8 	.word	0x20000bc8
 80015c4:	0800bfb8 	.word	0x0800bfb8
 80015c8:	20000bac 	.word	0x20000bac
 80015cc:	20000c0c 	.word	0x20000c0c
 80015d0:	0800bfd0 	.word	0x0800bfd0
 80015d4:	20000c10 	.word	0x20000c10
 80015d8:	0800bfec 	.word	0x0800bfec
 80015dc:	2000063c 	.word	0x2000063c
 80015e0:	20000bcc 	.word	0x20000bcc

080015e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b094      	sub	sp, #80	@ 0x50
 80015e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ea:	f107 0320 	add.w	r3, r7, #32
 80015ee:	2230      	movs	r2, #48	@ 0x30
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f007 f99a 	bl	800892c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f8:	f107 030c 	add.w	r3, r7, #12
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	4b28      	ldr	r3, [pc, #160]	@ (80016b0 <SystemClock_Config+0xcc>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	4a27      	ldr	r2, [pc, #156]	@ (80016b0 <SystemClock_Config+0xcc>)
 8001612:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001616:	6413      	str	r3, [r2, #64]	@ 0x40
 8001618:	4b25      	ldr	r3, [pc, #148]	@ (80016b0 <SystemClock_Config+0xcc>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001624:	2300      	movs	r3, #0
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	4b22      	ldr	r3, [pc, #136]	@ (80016b4 <SystemClock_Config+0xd0>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a21      	ldr	r2, [pc, #132]	@ (80016b4 <SystemClock_Config+0xd0>)
 800162e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	4b1f      	ldr	r3, [pc, #124]	@ (80016b4 <SystemClock_Config+0xd0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001640:	2302      	movs	r3, #2
 8001642:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001644:	2301      	movs	r3, #1
 8001646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001648:	2310      	movs	r3, #16
 800164a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164c:	2302      	movs	r3, #2
 800164e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001650:	2300      	movs	r3, #0
 8001652:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001654:	2310      	movs	r3, #16
 8001656:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001658:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800165c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800165e:	2304      	movs	r3, #4
 8001660:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001662:	2304      	movs	r3, #4
 8001664:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001666:	f107 0320 	add.w	r3, r7, #32
 800166a:	4618      	mov	r0, r3
 800166c:	f004 f99c 	bl	80059a8 <HAL_RCC_OscConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001676:	f000 fdf9 	bl	800226c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167a:	230f      	movs	r3, #15
 800167c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800167e:	2302      	movs	r3, #2
 8001680:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001686:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800168a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800168c:	2300      	movs	r3, #0
 800168e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	2102      	movs	r1, #2
 8001696:	4618      	mov	r0, r3
 8001698:	f004 fbfe 	bl	8005e98 <HAL_RCC_ClockConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80016a2:	f000 fde3 	bl	800226c <Error_Handler>
  }
}
 80016a6:	bf00      	nop
 80016a8:	3750      	adds	r7, #80	@ 0x50
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40007000 	.word	0x40007000

080016b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016be:	4a13      	ldr	r2, [pc, #76]	@ (800170c <MX_I2C1_Init+0x54>)
 80016c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016c4:	4a12      	ldr	r2, [pc, #72]	@ (8001710 <MX_I2C1_Init+0x58>)
 80016c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016de:	2200      	movs	r2, #0
 80016e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016e2:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016e8:	4b07      	ldr	r3, [pc, #28]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ee:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f4:	4804      	ldr	r0, [pc, #16]	@ (8001708 <MX_I2C1_Init+0x50>)
 80016f6:	f001 fc11 	bl	8002f1c <HAL_I2C_Init>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001700:	f000 fdb4 	bl	800226c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000a44 	.word	0x20000a44
 800170c:	40005400 	.word	0x40005400
 8001710:	000186a0 	.word	0x000186a0

08001714 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001728:	463b      	mov	r3, r7
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001730:	4b1d      	ldr	r3, [pc, #116]	@ (80017a8 <MX_TIM3_Init+0x94>)
 8001732:	4a1e      	ldr	r2, [pc, #120]	@ (80017ac <MX_TIM3_Init+0x98>)
 8001734:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001736:	4b1c      	ldr	r3, [pc, #112]	@ (80017a8 <MX_TIM3_Init+0x94>)
 8001738:	2253      	movs	r2, #83	@ 0x53
 800173a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173c:	4b1a      	ldr	r3, [pc, #104]	@ (80017a8 <MX_TIM3_Init+0x94>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001742:	4b19      	ldr	r3, [pc, #100]	@ (80017a8 <MX_TIM3_Init+0x94>)
 8001744:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001748:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174a:	4b17      	ldr	r3, [pc, #92]	@ (80017a8 <MX_TIM3_Init+0x94>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001750:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <MX_TIM3_Init+0x94>)
 8001752:	2280      	movs	r2, #128	@ 0x80
 8001754:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001756:	4814      	ldr	r0, [pc, #80]	@ (80017a8 <MX_TIM3_Init+0x94>)
 8001758:	f004 fdbe 	bl	80062d8 <HAL_TIM_Base_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001762:	f000 fd83 	bl	800226c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800176c:	f107 0308 	add.w	r3, r7, #8
 8001770:	4619      	mov	r1, r3
 8001772:	480d      	ldr	r0, [pc, #52]	@ (80017a8 <MX_TIM3_Init+0x94>)
 8001774:	f004 ff52 	bl	800661c <HAL_TIM_ConfigClockSource>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800177e:	f000 fd75 	bl	800226c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001782:	2300      	movs	r3, #0
 8001784:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800178a:	463b      	mov	r3, r7
 800178c:	4619      	mov	r1, r3
 800178e:	4806      	ldr	r0, [pc, #24]	@ (80017a8 <MX_TIM3_Init+0x94>)
 8001790:	f005 f954 	bl	8006a3c <HAL_TIMEx_MasterConfigSynchronization>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800179a:	f000 fd67 	bl	800226c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000a98 	.word	0x20000a98
 80017ac:	40000400 	.word	0x40000400

080017b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017b4:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017b6:	4a12      	ldr	r2, [pc, #72]	@ (8001800 <MX_USART2_UART_Init+0x50>)
 80017b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017ba:	4b10      	ldr	r3, [pc, #64]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017d4:	4b09      	ldr	r3, [pc, #36]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017d6:	220c      	movs	r2, #12
 80017d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017da:	4b08      	ldr	r3, [pc, #32]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e0:	4b06      	ldr	r3, [pc, #24]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <MX_USART2_UART_Init+0x4c>)
 80017e8:	f005 f9aa 	bl	8006b40 <HAL_UART_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017f2:	f000 fd3b 	bl	800226c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000ae0 	.word	0x20000ae0
 8001800:	40004400 	.word	0x40004400

08001804 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001808:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 800180a:	4a12      	ldr	r2, [pc, #72]	@ (8001854 <MX_USART6_UART_Init+0x50>)
 800180c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 800180e:	4b10      	ldr	r3, [pc, #64]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 8001810:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001814:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001816:	4b0e      	ldr	r3, [pc, #56]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001822:	4b0b      	ldr	r3, [pc, #44]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001828:	4b09      	ldr	r3, [pc, #36]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 800182a:	220c      	movs	r2, #12
 800182c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	4b08      	ldr	r3, [pc, #32]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800183a:	4805      	ldr	r0, [pc, #20]	@ (8001850 <MX_USART6_UART_Init+0x4c>)
 800183c:	f005 f980 	bl	8006b40 <HAL_UART_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001846:	f000 fd11 	bl	800226c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000b28 	.word	0x20000b28
 8001854:	40011400 	.word	0x40011400

08001858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	4b2d      	ldr	r3, [pc, #180]	@ (8001928 <MX_GPIO_Init+0xd0>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a2c      	ldr	r2, [pc, #176]	@ (8001928 <MX_GPIO_Init+0xd0>)
 8001878:	f043 0304 	orr.w	r3, r3, #4
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b2a      	ldr	r3, [pc, #168]	@ (8001928 <MX_GPIO_Init+0xd0>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0304 	and.w	r3, r3, #4
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	4b26      	ldr	r3, [pc, #152]	@ (8001928 <MX_GPIO_Init+0xd0>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a25      	ldr	r2, [pc, #148]	@ (8001928 <MX_GPIO_Init+0xd0>)
 8001894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <MX_GPIO_Init+0xd0>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001928 <MX_GPIO_Init+0xd0>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001928 <MX_GPIO_Init+0xd0>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001928 <MX_GPIO_Init+0xd0>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	4b18      	ldr	r3, [pc, #96]	@ (8001928 <MX_GPIO_Init+0xd0>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a17      	ldr	r2, [pc, #92]	@ (8001928 <MX_GPIO_Init+0xd0>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <MX_GPIO_Init+0xd0>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018de:	2200      	movs	r2, #0
 80018e0:	2120      	movs	r1, #32
 80018e2:	4812      	ldr	r0, [pc, #72]	@ (800192c <MX_GPIO_Init+0xd4>)
 80018e4:	f001 fb00 	bl	8002ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	480c      	ldr	r0, [pc, #48]	@ (8001930 <MX_GPIO_Init+0xd8>)
 8001900:	f001 f96e 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001904:	2320      	movs	r3, #32
 8001906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4619      	mov	r1, r3
 800191a:	4804      	ldr	r0, [pc, #16]	@ (800192c <MX_GPIO_Init+0xd4>)
 800191c:	f001 f960 	bl	8002be0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001920:	bf00      	nop
 8001922:	3728      	adds	r7, #40	@ 0x28
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40023800 	.word	0x40023800
 800192c:	40020000 	.word	0x40020000
 8001930:	40020800 	.word	0x40020800

08001934 <MPU6050_Write_bits>:
/* USER CODE BEGIN 4 */
void MPU6050_Write(uint8_t Address, uint8_t data){
  HAL_I2C_Mem_Write(&hi2c1, MPU6050, Address, 1, (uint8_t *)&data, 1, 10);
}

void MPU6050_Write_bits(uint8_t Address, uint8_t bitStart, uint8_t length, uint8_t data){
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b089      	sub	sp, #36	@ 0x24
 8001938:	af04      	add	r7, sp, #16
 800193a:	4604      	mov	r4, r0
 800193c:	4608      	mov	r0, r1
 800193e:	4611      	mov	r1, r2
 8001940:	461a      	mov	r2, r3
 8001942:	4623      	mov	r3, r4
 8001944:	71fb      	strb	r3, [r7, #7]
 8001946:	4603      	mov	r3, r0
 8001948:	71bb      	strb	r3, [r7, #6]
 800194a:	460b      	mov	r3, r1
 800194c:	717b      	strb	r3, [r7, #5]
 800194e:	4613      	mov	r3, r2
 8001950:	713b      	strb	r3, [r7, #4]
  uint8_t tmp = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	73bb      	strb	r3, [r7, #14]
  HAL_I2C_Mem_Read(&hi2c1, MPU6050, Address, 1, (uint8_t *)&tmp, 1, 10);
 8001956:	4b36      	ldr	r3, [pc, #216]	@ (8001a30 <MPU6050_Write_bits+0xfc>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	4619      	mov	r1, r3
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	b29a      	uxth	r2, r3
 8001960:	230a      	movs	r3, #10
 8001962:	9302      	str	r3, [sp, #8]
 8001964:	2301      	movs	r3, #1
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	f107 030e 	add.w	r3, r7, #14
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	2301      	movs	r3, #1
 8001970:	4830      	ldr	r0, [pc, #192]	@ (8001a34 <MPU6050_Write_bits+0x100>)
 8001972:	f001 fd27 	bl	80033c4 <HAL_I2C_Mem_Read>
  uint8_t mask = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	73fb      	strb	r3, [r7, #15]
  switch(length){
 800197a:	797b      	ldrb	r3, [r7, #5]
 800197c:	3b01      	subs	r3, #1
 800197e:	2b07      	cmp	r3, #7
 8001980:	d82a      	bhi.n	80019d8 <MPU6050_Write_bits+0xa4>
 8001982:	a201      	add	r2, pc, #4	@ (adr r2, 8001988 <MPU6050_Write_bits+0x54>)
 8001984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001988:	080019a9 	.word	0x080019a9
 800198c:	080019af 	.word	0x080019af
 8001990:	080019b5 	.word	0x080019b5
 8001994:	080019bb 	.word	0x080019bb
 8001998:	080019c1 	.word	0x080019c1
 800199c:	080019c7 	.word	0x080019c7
 80019a0:	080019cd 	.word	0x080019cd
 80019a4:	080019d3 	.word	0x080019d3
    case 1: mask = 0x01; break;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e014      	b.n	80019d8 <MPU6050_Write_bits+0xa4>
    case 2: mask = 0x03; break;
 80019ae:	2303      	movs	r3, #3
 80019b0:	73fb      	strb	r3, [r7, #15]
 80019b2:	e011      	b.n	80019d8 <MPU6050_Write_bits+0xa4>
    case 3: mask = 0x07; break;
 80019b4:	2307      	movs	r3, #7
 80019b6:	73fb      	strb	r3, [r7, #15]
 80019b8:	e00e      	b.n	80019d8 <MPU6050_Write_bits+0xa4>
    case 4: mask = 0x0F; break;
 80019ba:	230f      	movs	r3, #15
 80019bc:	73fb      	strb	r3, [r7, #15]
 80019be:	e00b      	b.n	80019d8 <MPU6050_Write_bits+0xa4>
    case 5: mask = 0x1F; break;
 80019c0:	231f      	movs	r3, #31
 80019c2:	73fb      	strb	r3, [r7, #15]
 80019c4:	e008      	b.n	80019d8 <MPU6050_Write_bits+0xa4>
    case 6: mask = 0x3F; break;
 80019c6:	233f      	movs	r3, #63	@ 0x3f
 80019c8:	73fb      	strb	r3, [r7, #15]
 80019ca:	e005      	b.n	80019d8 <MPU6050_Write_bits+0xa4>
    case 7: mask = 0x7F; break;
 80019cc:	237f      	movs	r3, #127	@ 0x7f
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	e002      	b.n	80019d8 <MPU6050_Write_bits+0xa4>
    case 8: mask = 0xFF; break;
 80019d2:	23ff      	movs	r3, #255	@ 0xff
 80019d4:	73fb      	strb	r3, [r7, #15]
 80019d6:	bf00      	nop
  }
  tmp &= ~(mask << bitStart);
 80019d8:	7bfa      	ldrb	r2, [r7, #15]
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	b25b      	sxtb	r3, r3
 80019e2:	43db      	mvns	r3, r3
 80019e4:	b25a      	sxtb	r2, r3
 80019e6:	7bbb      	ldrb	r3, [r7, #14]
 80019e8:	b25b      	sxtb	r3, r3
 80019ea:	4013      	ands	r3, r2
 80019ec:	b25b      	sxtb	r3, r3
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	73bb      	strb	r3, [r7, #14]
  tmp |= (data << bitStart);
 80019f2:	793a      	ldrb	r2, [r7, #4]
 80019f4:	79bb      	ldrb	r3, [r7, #6]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	b25a      	sxtb	r2, r3
 80019fc:	7bbb      	ldrb	r3, [r7, #14]
 80019fe:	b25b      	sxtb	r3, r3
 8001a00:	4313      	orrs	r3, r2
 8001a02:	b25b      	sxtb	r3, r3
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	73bb      	strb	r3, [r7, #14]
  HAL_I2C_Mem_Write(&hi2c1, MPU6050, Address, 1, (uint8_t *)&tmp, 1, 10);
 8001a08:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <MPU6050_Write_bits+0xfc>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	230a      	movs	r3, #10
 8001a14:	9302      	str	r3, [sp, #8]
 8001a16:	2301      	movs	r3, #1
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	f107 030e 	add.w	r3, r7, #14
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	2301      	movs	r3, #1
 8001a22:	4804      	ldr	r0, [pc, #16]	@ (8001a34 <MPU6050_Write_bits+0x100>)
 8001a24:	f001 fbd4 	bl	80031d0 <HAL_I2C_Mem_Write>
}
 8001a28:	bf00      	nop
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd90      	pop	{r4, r7, pc}
 8001a30:	20000bb8 	.word	0x20000bb8
 8001a34:	20000a44 	.word	0x20000a44

08001a38 <MPU6050_Read>:

uint8_t MPU6050_Read(uint8_t Address){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af04      	add	r7, sp, #16
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
  HAL_I2C_Mem_Read(&hi2c1, MPU6050, Address, 1, (uint8_t *)&data, 1, 10);
 8001a42:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <MPU6050_Read+0x34>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	230a      	movs	r3, #10
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	2301      	movs	r3, #1
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	f107 030f 	add.w	r3, r7, #15
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	4804      	ldr	r0, [pc, #16]	@ (8001a70 <MPU6050_Read+0x38>)
 8001a5e:	f001 fcb1 	bl	80033c4 <HAL_I2C_Mem_Read>
  return data;
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000bb8 	.word	0x20000bb8
 8001a70:	20000a44 	.word	0x20000a44

08001a74 <init_MPU6050>:

void init_MPU6050(void){
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
  while(HAL_I2C_IsDeviceReady(&hi2c1, MPU6050, 10, 1000)!=HAL_OK) {
 8001a7a:	e005      	b.n	8001a88 <init_MPU6050+0x14>
    MPU6050++;
 8001a7c:	4b25      	ldr	r3, [pc, #148]	@ (8001b14 <init_MPU6050+0xa0>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	3301      	adds	r3, #1
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	4b23      	ldr	r3, [pc, #140]	@ (8001b14 <init_MPU6050+0xa0>)
 8001a86:	701a      	strb	r2, [r3, #0]
  while(HAL_I2C_IsDeviceReady(&hi2c1, MPU6050, 10, 1000)!=HAL_OK) {
 8001a88:	4b22      	ldr	r3, [pc, #136]	@ (8001b14 <init_MPU6050+0xa0>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a92:	220a      	movs	r2, #10
 8001a94:	4820      	ldr	r0, [pc, #128]	@ (8001b18 <init_MPU6050+0xa4>)
 8001a96:	f001 fec7 	bl	8003828 <HAL_I2C_IsDeviceReady>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1ed      	bne.n	8001a7c <init_MPU6050+0x8>
  }
  printf("MPU6050 I2C Address is 0x%02X(7bit value)\r\n", MPU6050>>1);
 8001aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b14 <init_MPU6050+0xa0>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	085b      	lsrs	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	481c      	ldr	r0, [pc, #112]	@ (8001b1c <init_MPU6050+0xa8>)
 8001aac:	f006 fdcc 	bl	8008648 <iprintf>

  uint8_t temp = MPU6050_Read(MPU6050_RA_WHO_AM_I);
 8001ab0:	2075      	movs	r0, #117	@ 0x75
 8001ab2:	f7ff ffc1 	bl	8001a38 <MPU6050_Read>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
  printf("Who am I = 0x%02X\r\n", temp);
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	4619      	mov	r1, r3
 8001abe:	4818      	ldr	r0, [pc, #96]	@ (8001b20 <init_MPU6050+0xac>)
 8001ac0:	f006 fdc2 	bl	8008648 <iprintf>
  printf("MPU6050 Initialize..... \r\n");
 8001ac4:	4817      	ldr	r0, [pc, #92]	@ (8001b24 <init_MPU6050+0xb0>)
 8001ac6:	f006 fe2f 	bl	8008728 <puts>
  printf("--------------------------------------------------------\r\n");
 8001aca:	4817      	ldr	r0, [pc, #92]	@ (8001b28 <init_MPU6050+0xb4>)
 8001acc:	f006 fe2c 	bl	8008728 <puts>

  HAL_Delay(100);
 8001ad0:	2064      	movs	r0, #100	@ 0x64
 8001ad2:	f000 feaf 	bl	8002834 <HAL_Delay>
  /* Power Management 1, SLEEP Diasble*/
  MPU6050_Write_bits(MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, MPU6050_PWR1_SLEEP_LENGTH, DISABLE);
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	2201      	movs	r2, #1
 8001ada:	2106      	movs	r1, #6
 8001adc:	206b      	movs	r0, #107	@ 0x6b
 8001ade:	f7ff ff29 	bl	8001934 <MPU6050_Write_bits>
  HAL_Delay(10);
 8001ae2:	200a      	movs	r0, #10
 8001ae4:	f000 fea6 	bl	8002834 <HAL_Delay>
  /* Power Management 1, Internal 8MHz oscillator */
  MPU6050_Write_bits(MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, MPU6050_CLOCK_INTERNAL);
 8001ae8:	2300      	movs	r3, #0
 8001aea:	2203      	movs	r2, #3
 8001aec:	2100      	movs	r1, #0
 8001aee:	206b      	movs	r0, #107	@ 0x6b
 8001af0:	f7ff ff20 	bl	8001934 <MPU6050_Write_bits>
  /* Gyroscope Configuration,  250 /s, 131 LSB//s */
  MPU6050_Write_bits(MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, MPU6050_GYRO_FS_250);
 8001af4:	2300      	movs	r3, #0
 8001af6:	2202      	movs	r2, #2
 8001af8:	2103      	movs	r1, #3
 8001afa:	201b      	movs	r0, #27
 8001afc:	f7ff ff1a 	bl	8001934 <MPU6050_Write_bits>
  /* Accelerometer Configuration,  2g, 16384 LSB/g */
  MPU6050_Write_bits(MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, MPU6050_ACCEL_FS_2);
 8001b00:	2300      	movs	r3, #0
 8001b02:	2202      	movs	r2, #2
 8001b04:	2103      	movs	r1, #3
 8001b06:	201c      	movs	r0, #28
 8001b08:	f7ff ff14 	bl	8001934 <MPU6050_Write_bits>
}
 8001b0c:	bf00      	nop
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000bb8 	.word	0x20000bb8
 8001b18:	20000a44 	.word	0x20000a44
 8001b1c:	0800bff4 	.word	0x0800bff4
 8001b20:	0800c020 	.word	0x0800c020
 8001b24:	0800c034 	.word	0x0800c034
 8001b28:	0800c050 	.word	0x0800c050

08001b2c <read_MPU6050_data>:

void read_MPU6050_data(void){
 8001b2c:	b598      	push	{r3, r4, r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  Ac_X0 = (MPU6050_Read(MPU6050_RA_ACCEL_XOUT_H)<<8) | MPU6050_Read(MPU6050_RA_ACCEL_XOUT_L);
 8001b30:	203b      	movs	r0, #59	@ 0x3b
 8001b32:	f7ff ff81 	bl	8001a38 <MPU6050_Read>
 8001b36:	4603      	mov	r3, r0
 8001b38:	b21b      	sxth	r3, r3
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	b21c      	sxth	r4, r3
 8001b3e:	203c      	movs	r0, #60	@ 0x3c
 8001b40:	f7ff ff7a 	bl	8001a38 <MPU6050_Read>
 8001b44:	4603      	mov	r3, r0
 8001b46:	b21b      	sxth	r3, r3
 8001b48:	4323      	orrs	r3, r4
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	4b29      	ldr	r3, [pc, #164]	@ (8001bf4 <read_MPU6050_data+0xc8>)
 8001b4e:	801a      	strh	r2, [r3, #0]
  Ac_Y0 = (MPU6050_Read(MPU6050_RA_ACCEL_YOUT_H)<<8) | MPU6050_Read(MPU6050_RA_ACCEL_YOUT_L);
 8001b50:	203d      	movs	r0, #61	@ 0x3d
 8001b52:	f7ff ff71 	bl	8001a38 <MPU6050_Read>
 8001b56:	4603      	mov	r3, r0
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	021b      	lsls	r3, r3, #8
 8001b5c:	b21c      	sxth	r4, r3
 8001b5e:	203e      	movs	r0, #62	@ 0x3e
 8001b60:	f7ff ff6a 	bl	8001a38 <MPU6050_Read>
 8001b64:	4603      	mov	r3, r0
 8001b66:	b21b      	sxth	r3, r3
 8001b68:	4323      	orrs	r3, r4
 8001b6a:	b21a      	sxth	r2, r3
 8001b6c:	4b22      	ldr	r3, [pc, #136]	@ (8001bf8 <read_MPU6050_data+0xcc>)
 8001b6e:	801a      	strh	r2, [r3, #0]
  Ac_Z0 = (MPU6050_Read(MPU6050_RA_ACCEL_ZOUT_H)<<8) | MPU6050_Read(MPU6050_RA_ACCEL_ZOUT_L);
 8001b70:	203f      	movs	r0, #63	@ 0x3f
 8001b72:	f7ff ff61 	bl	8001a38 <MPU6050_Read>
 8001b76:	4603      	mov	r3, r0
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	021b      	lsls	r3, r3, #8
 8001b7c:	b21c      	sxth	r4, r3
 8001b7e:	2040      	movs	r0, #64	@ 0x40
 8001b80:	f7ff ff5a 	bl	8001a38 <MPU6050_Read>
 8001b84:	4603      	mov	r3, r0
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	4323      	orrs	r3, r4
 8001b8a:	b21a      	sxth	r2, r3
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bfc <read_MPU6050_data+0xd0>)
 8001b8e:	801a      	strh	r2, [r3, #0]
  Gy_X0 = (MPU6050_Read(MPU6050_RA_GYRO_XOUT_H)<<8) | MPU6050_Read(MPU6050_RA_GYRO_XOUT_L);
 8001b90:	2043      	movs	r0, #67	@ 0x43
 8001b92:	f7ff ff51 	bl	8001a38 <MPU6050_Read>
 8001b96:	4603      	mov	r3, r0
 8001b98:	b21b      	sxth	r3, r3
 8001b9a:	021b      	lsls	r3, r3, #8
 8001b9c:	b21c      	sxth	r4, r3
 8001b9e:	2044      	movs	r0, #68	@ 0x44
 8001ba0:	f7ff ff4a 	bl	8001a38 <MPU6050_Read>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	b21b      	sxth	r3, r3
 8001ba8:	4323      	orrs	r3, r4
 8001baa:	b21a      	sxth	r2, r3
 8001bac:	4b14      	ldr	r3, [pc, #80]	@ (8001c00 <read_MPU6050_data+0xd4>)
 8001bae:	801a      	strh	r2, [r3, #0]
  Gy_Y0 = (MPU6050_Read(MPU6050_RA_GYRO_YOUT_H)<<8) | MPU6050_Read(MPU6050_RA_GYRO_YOUT_L);
 8001bb0:	2045      	movs	r0, #69	@ 0x45
 8001bb2:	f7ff ff41 	bl	8001a38 <MPU6050_Read>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	b21c      	sxth	r4, r3
 8001bbe:	2046      	movs	r0, #70	@ 0x46
 8001bc0:	f7ff ff3a 	bl	8001a38 <MPU6050_Read>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	b21b      	sxth	r3, r3
 8001bc8:	4323      	orrs	r3, r4
 8001bca:	b21a      	sxth	r2, r3
 8001bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <read_MPU6050_data+0xd8>)
 8001bce:	801a      	strh	r2, [r3, #0]
  Gy_Z0 = (MPU6050_Read(MPU6050_RA_GYRO_ZOUT_H)<<8) | MPU6050_Read(MPU6050_RA_GYRO_ZOUT_L);
 8001bd0:	2047      	movs	r0, #71	@ 0x47
 8001bd2:	f7ff ff31 	bl	8001a38 <MPU6050_Read>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	021b      	lsls	r3, r3, #8
 8001bdc:	b21c      	sxth	r4, r3
 8001bde:	2048      	movs	r0, #72	@ 0x48
 8001be0:	f7ff ff2a 	bl	8001a38 <MPU6050_Read>
 8001be4:	4603      	mov	r3, r0
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	4323      	orrs	r3, r4
 8001bea:	b21a      	sxth	r2, r3
 8001bec:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <read_MPU6050_data+0xdc>)
 8001bee:	801a      	strh	r2, [r3, #0]
}
 8001bf0:	bf00      	nop
 8001bf2:	bd98      	pop	{r3, r4, r7, pc}
 8001bf4:	20000b70 	.word	0x20000b70
 8001bf8:	20000b72 	.word	0x20000b72
 8001bfc:	20000b74 	.word	0x20000b74
 8001c00:	20000b76 	.word	0x20000b76
 8001c04:	20000b78 	.word	0x20000b78
 8001c08:	20000b7a 	.word	0x20000b7a

08001c0c <_write>:

int _write(int32_t file, uint8_t *ptr, int32_t len){
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, ptr, len, 10);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	230a      	movs	r3, #10
 8001c1e:	68b9      	ldr	r1, [r7, #8]
 8001c20:	4803      	ldr	r0, [pc, #12]	@ (8001c30 <_write+0x24>)
 8001c22:	f004 ffdd 	bl	8006be0 <HAL_UART_Transmit>
  return len;
 8001c26:	687b      	ldr	r3, [r7, #4]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000ae0 	.word	0x20000ae0
 8001c34:	00000000 	.word	0x00000000

08001c38 <calc_degree>:

void calc_degree(){
 8001c38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c3c:	af00      	add	r7, sp, #0
	static uint16_t cnt=1;
	Ac_X1 = (float)Ac_X0 / 16384.0;
 8001c3e:	4bd8      	ldr	r3, [pc, #864]	@ (8001fa0 <calc_degree+0x368>)
 8001c40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c4c:	eddf 6ad5 	vldr	s13, [pc, #852]	@ 8001fa4 <calc_degree+0x36c>
 8001c50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c54:	4bd4      	ldr	r3, [pc, #848]	@ (8001fa8 <calc_degree+0x370>)
 8001c56:	edc3 7a00 	vstr	s15, [r3]
	Ac_Y1 = (float)Ac_Y0 / 16384.0;
 8001c5a:	4bd4      	ldr	r3, [pc, #848]	@ (8001fac <calc_degree+0x374>)
 8001c5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c60:	ee07 3a90 	vmov	s15, r3
 8001c64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c68:	eddf 6ace 	vldr	s13, [pc, #824]	@ 8001fa4 <calc_degree+0x36c>
 8001c6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c70:	4bcf      	ldr	r3, [pc, #828]	@ (8001fb0 <calc_degree+0x378>)
 8001c72:	edc3 7a00 	vstr	s15, [r3]
	Ac_Z1 = (float)Ac_Z0 / 16384.0;
 8001c76:	4bcf      	ldr	r3, [pc, #828]	@ (8001fb4 <calc_degree+0x37c>)
 8001c78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c84:	eddf 6ac7 	vldr	s13, [pc, #796]	@ 8001fa4 <calc_degree+0x36c>
 8001c88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c8c:	4bca      	ldr	r3, [pc, #808]	@ (8001fb8 <calc_degree+0x380>)
 8001c8e:	edc3 7a00 	vstr	s15, [r3]
	Gy_X1 = (float)Gy_X0 / 131.0;
 8001c92:	4bca      	ldr	r3, [pc, #808]	@ (8001fbc <calc_degree+0x384>)
 8001c94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c98:	ee07 3a90 	vmov	s15, r3
 8001c9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ca0:	eddf 6ac7 	vldr	s13, [pc, #796]	@ 8001fc0 <calc_degree+0x388>
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	4bc6      	ldr	r3, [pc, #792]	@ (8001fc4 <calc_degree+0x38c>)
 8001caa:	edc3 7a00 	vstr	s15, [r3]
	Gy_Y1 = (float)Gy_Y0 / 131.0;
 8001cae:	4bc6      	ldr	r3, [pc, #792]	@ (8001fc8 <calc_degree+0x390>)
 8001cb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cb4:	ee07 3a90 	vmov	s15, r3
 8001cb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cbc:	eddf 6ac0 	vldr	s13, [pc, #768]	@ 8001fc0 <calc_degree+0x388>
 8001cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc4:	4bc1      	ldr	r3, [pc, #772]	@ (8001fcc <calc_degree+0x394>)
 8001cc6:	edc3 7a00 	vstr	s15, [r3]
	Gy_Z1 = (float)Gy_Z0 / 131.0;
 8001cca:	4bc1      	ldr	r3, [pc, #772]	@ (8001fd0 <calc_degree+0x398>)
 8001ccc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cd0:	ee07 3a90 	vmov	s15, r3
 8001cd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd8:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8001fc0 <calc_degree+0x388>
 8001cdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce0:	4bbc      	ldr	r3, [pc, #752]	@ (8001fd4 <calc_degree+0x39c>)
 8001ce2:	edc3 7a00 	vstr	s15, [r3]

	Ac_X2 = Ac_X2 * ((float)cnt-1) / (float)cnt + Ac_X1 / (float)cnt;
 8001ce6:	4bbc      	ldr	r3, [pc, #752]	@ (8001fd8 <calc_degree+0x3a0>)
 8001ce8:	881b      	ldrh	r3, [r3, #0]
 8001cea:	ee07 3a90 	vmov	s15, r3
 8001cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cf2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001cf6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001cfa:	4bb8      	ldr	r3, [pc, #736]	@ (8001fdc <calc_degree+0x3a4>)
 8001cfc:	edd3 7a00 	vldr	s15, [r3]
 8001d00:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001d04:	4bb4      	ldr	r3, [pc, #720]	@ (8001fd8 <calc_degree+0x3a0>)
 8001d06:	881b      	ldrh	r3, [r3, #0]
 8001d08:	ee07 3a90 	vmov	s15, r3
 8001d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d14:	4ba4      	ldr	r3, [pc, #656]	@ (8001fa8 <calc_degree+0x370>)
 8001d16:	ed93 6a00 	vldr	s12, [r3]
 8001d1a:	4baf      	ldr	r3, [pc, #700]	@ (8001fd8 <calc_degree+0x3a0>)
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d26:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2e:	4bab      	ldr	r3, [pc, #684]	@ (8001fdc <calc_degree+0x3a4>)
 8001d30:	edc3 7a00 	vstr	s15, [r3]
	Ac_Y2 = Ac_Y2 * ((float)cnt-1) / (float)cnt + Ac_Y1 / (float)cnt;
 8001d34:	4ba8      	ldr	r3, [pc, #672]	@ (8001fd8 <calc_degree+0x3a0>)
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	ee07 3a90 	vmov	s15, r3
 8001d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d44:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d48:	4ba5      	ldr	r3, [pc, #660]	@ (8001fe0 <calc_degree+0x3a8>)
 8001d4a:	edd3 7a00 	vldr	s15, [r3]
 8001d4e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001d52:	4ba1      	ldr	r3, [pc, #644]	@ (8001fd8 <calc_degree+0x3a0>)
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	ee07 3a90 	vmov	s15, r3
 8001d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d62:	4b93      	ldr	r3, [pc, #588]	@ (8001fb0 <calc_degree+0x378>)
 8001d64:	ed93 6a00 	vldr	s12, [r3]
 8001d68:	4b9b      	ldr	r3, [pc, #620]	@ (8001fd8 <calc_degree+0x3a0>)
 8001d6a:	881b      	ldrh	r3, [r3, #0]
 8001d6c:	ee07 3a90 	vmov	s15, r3
 8001d70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d74:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001d78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d7c:	4b98      	ldr	r3, [pc, #608]	@ (8001fe0 <calc_degree+0x3a8>)
 8001d7e:	edc3 7a00 	vstr	s15, [r3]
	Ac_Z2 = Ac_Z2 * ((float)cnt-1) / (float)cnt + Ac_Z1 / (float)cnt;
 8001d82:	4b95      	ldr	r3, [pc, #596]	@ (8001fd8 <calc_degree+0x3a0>)
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	ee07 3a90 	vmov	s15, r3
 8001d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d92:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d96:	4b93      	ldr	r3, [pc, #588]	@ (8001fe4 <calc_degree+0x3ac>)
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001da0:	4b8d      	ldr	r3, [pc, #564]	@ (8001fd8 <calc_degree+0x3a0>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	ee07 3a90 	vmov	s15, r3
 8001da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001db0:	4b81      	ldr	r3, [pc, #516]	@ (8001fb8 <calc_degree+0x380>)
 8001db2:	ed93 6a00 	vldr	s12, [r3]
 8001db6:	4b88      	ldr	r3, [pc, #544]	@ (8001fd8 <calc_degree+0x3a0>)
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	ee07 3a90 	vmov	s15, r3
 8001dbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dc2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dca:	4b86      	ldr	r3, [pc, #536]	@ (8001fe4 <calc_degree+0x3ac>)
 8001dcc:	edc3 7a00 	vstr	s15, [r3]

	Deg_X = atan(Ac_Y1 / sqrt(pow(Ac_X1, 2) + pow(Ac_Z1, 2))) * 180.0 / M_PI;
 8001dd0:	4b77      	ldr	r3, [pc, #476]	@ (8001fb0 <calc_degree+0x378>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fbcf 	bl	8000578 <__aeabi_f2d>
 8001dda:	4604      	mov	r4, r0
 8001ddc:	460d      	mov	r5, r1
 8001dde:	4b72      	ldr	r3, [pc, #456]	@ (8001fa8 <calc_degree+0x370>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe fbc8 	bl	8000578 <__aeabi_f2d>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	ed9f 1b68 	vldr	d1, [pc, #416]	@ 8001f90 <calc_degree+0x358>
 8001df0:	ec43 2b10 	vmov	d0, r2, r3
 8001df4:	f008 fe90 	bl	800ab18 <pow>
 8001df8:	ec59 8b10 	vmov	r8, r9, d0
 8001dfc:	4b6e      	ldr	r3, [pc, #440]	@ (8001fb8 <calc_degree+0x380>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fbb9 	bl	8000578 <__aeabi_f2d>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	ed9f 1b61 	vldr	d1, [pc, #388]	@ 8001f90 <calc_degree+0x358>
 8001e0e:	ec43 2b10 	vmov	d0, r2, r3
 8001e12:	f008 fe81 	bl	800ab18 <pow>
 8001e16:	ec53 2b10 	vmov	r2, r3, d0
 8001e1a:	4640      	mov	r0, r8
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	f7fe fa4d 	bl	80002bc <__adddf3>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	ec43 2b17 	vmov	d7, r2, r3
 8001e2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e2e:	eef0 0a67 	vmov.f32	s1, s15
 8001e32:	f008 fee1 	bl	800abf8 <sqrt>
 8001e36:	ec53 2b10 	vmov	r2, r3, d0
 8001e3a:	4620      	mov	r0, r4
 8001e3c:	4629      	mov	r1, r5
 8001e3e:	f7fe fd1d 	bl	800087c <__aeabi_ddiv>
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	ec43 2b17 	vmov	d7, r2, r3
 8001e4a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e4e:	eef0 0a67 	vmov.f32	s1, s15
 8001e52:	f008 fefd 	bl	800ac50 <atan>
 8001e56:	ec51 0b10 	vmov	r0, r1, d0
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	4b62      	ldr	r3, [pc, #392]	@ (8001fe8 <calc_degree+0x3b0>)
 8001e60:	f7fe fbe2 	bl	8000628 <__aeabi_dmul>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4610      	mov	r0, r2
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	a34a      	add	r3, pc, #296	@ (adr r3, 8001f98 <calc_degree+0x360>)
 8001e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e72:	f7fe fd03 	bl	800087c <__aeabi_ddiv>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f7fe feab 	bl	8000bd8 <__aeabi_d2f>
 8001e82:	4603      	mov	r3, r0
 8001e84:	4a59      	ldr	r2, [pc, #356]	@ (8001fec <calc_degree+0x3b4>)
 8001e86:	6013      	str	r3, [r2, #0]
	Deg_Y = atan(Ac_X1 / sqrt(pow(Ac_Y1, 2) + pow(Ac_Z1, 2))) * 180.0 / M_PI;
 8001e88:	4b47      	ldr	r3, [pc, #284]	@ (8001fa8 <calc_degree+0x370>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7fe fb73 	bl	8000578 <__aeabi_f2d>
 8001e92:	4604      	mov	r4, r0
 8001e94:	460d      	mov	r5, r1
 8001e96:	4b46      	ldr	r3, [pc, #280]	@ (8001fb0 <calc_degree+0x378>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fb6c 	bl	8000578 <__aeabi_f2d>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	ed9f 1b3a 	vldr	d1, [pc, #232]	@ 8001f90 <calc_degree+0x358>
 8001ea8:	ec43 2b10 	vmov	d0, r2, r3
 8001eac:	f008 fe34 	bl	800ab18 <pow>
 8001eb0:	ec59 8b10 	vmov	r8, r9, d0
 8001eb4:	4b40      	ldr	r3, [pc, #256]	@ (8001fb8 <calc_degree+0x380>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe fb5d 	bl	8000578 <__aeabi_f2d>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	ed9f 1b33 	vldr	d1, [pc, #204]	@ 8001f90 <calc_degree+0x358>
 8001ec6:	ec43 2b10 	vmov	d0, r2, r3
 8001eca:	f008 fe25 	bl	800ab18 <pow>
 8001ece:	ec53 2b10 	vmov	r2, r3, d0
 8001ed2:	4640      	mov	r0, r8
 8001ed4:	4649      	mov	r1, r9
 8001ed6:	f7fe f9f1 	bl	80002bc <__adddf3>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	ec43 2b17 	vmov	d7, r2, r3
 8001ee2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ee6:	eef0 0a67 	vmov.f32	s1, s15
 8001eea:	f008 fe85 	bl	800abf8 <sqrt>
 8001eee:	ec53 2b10 	vmov	r2, r3, d0
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	f7fe fcc1 	bl	800087c <__aeabi_ddiv>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	ec43 2b17 	vmov	d7, r2, r3
 8001f02:	eeb0 0a47 	vmov.f32	s0, s14
 8001f06:	eef0 0a67 	vmov.f32	s1, s15
 8001f0a:	f008 fea1 	bl	800ac50 <atan>
 8001f0e:	ec51 0b10 	vmov	r0, r1, d0
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	4b34      	ldr	r3, [pc, #208]	@ (8001fe8 <calc_degree+0x3b0>)
 8001f18:	f7fe fb86 	bl	8000628 <__aeabi_dmul>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	a31c      	add	r3, pc, #112	@ (adr r3, 8001f98 <calc_degree+0x360>)
 8001f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2a:	f7fe fca7 	bl	800087c <__aeabi_ddiv>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	460b      	mov	r3, r1
 8001f32:	4610      	mov	r0, r2
 8001f34:	4619      	mov	r1, r3
 8001f36:	f7fe fe4f 	bl	8000bd8 <__aeabi_d2f>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	4a2c      	ldr	r2, [pc, #176]	@ (8001ff0 <calc_degree+0x3b8>)
 8001f3e:	6013      	str	r3, [r2, #0]
	Deg_Z = atan(sqrt(pow(Ac_X1, 2) + pow(Ac_Y1, 2)) / Ac_Z1) * 180.0 / M_PI;
 8001f40:	4b19      	ldr	r3, [pc, #100]	@ (8001fa8 <calc_degree+0x370>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fb17 	bl	8000578 <__aeabi_f2d>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	ed9f 1b10 	vldr	d1, [pc, #64]	@ 8001f90 <calc_degree+0x358>
 8001f52:	ec43 2b10 	vmov	d0, r2, r3
 8001f56:	f008 fddf 	bl	800ab18 <pow>
 8001f5a:	ec55 4b10 	vmov	r4, r5, d0
 8001f5e:	4b14      	ldr	r3, [pc, #80]	@ (8001fb0 <calc_degree+0x378>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fb08 	bl	8000578 <__aeabi_f2d>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	ed9f 1b08 	vldr	d1, [pc, #32]	@ 8001f90 <calc_degree+0x358>
 8001f70:	ec43 2b10 	vmov	d0, r2, r3
 8001f74:	f008 fdd0 	bl	800ab18 <pow>
 8001f78:	ec53 2b10 	vmov	r2, r3, d0
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	4629      	mov	r1, r5
 8001f80:	f7fe f99c 	bl	80002bc <__adddf3>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	ec43 2b17 	vmov	d7, r2, r3
 8001f8c:	e032      	b.n	8001ff4 <calc_degree+0x3bc>
 8001f8e:	bf00      	nop
 8001f90:	00000000 	.word	0x00000000
 8001f94:	40000000 	.word	0x40000000
 8001f98:	54442d18 	.word	0x54442d18
 8001f9c:	400921fb 	.word	0x400921fb
 8001fa0:	20000b70 	.word	0x20000b70
 8001fa4:	46800000 	.word	0x46800000
 8001fa8:	20000b7c 	.word	0x20000b7c
 8001fac:	20000b72 	.word	0x20000b72
 8001fb0:	20000b80 	.word	0x20000b80
 8001fb4:	20000b74 	.word	0x20000b74
 8001fb8:	20000b84 	.word	0x20000b84
 8001fbc:	20000b76 	.word	0x20000b76
 8001fc0:	43030000 	.word	0x43030000
 8001fc4:	20000b88 	.word	0x20000b88
 8001fc8:	20000b78 	.word	0x20000b78
 8001fcc:	20000b8c 	.word	0x20000b8c
 8001fd0:	20000b7a 	.word	0x20000b7a
 8001fd4:	20000b90 	.word	0x20000b90
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	20000b94 	.word	0x20000b94
 8001fe0:	20000b98 	.word	0x20000b98
 8001fe4:	20000b9c 	.word	0x20000b9c
 8001fe8:	40668000 	.word	0x40668000
 8001fec:	20000ba0 	.word	0x20000ba0
 8001ff0:	20000ba4 	.word	0x20000ba4
 8001ff4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ff8:	eef0 0a67 	vmov.f32	s1, s15
 8001ffc:	f008 fdfc 	bl	800abf8 <sqrt>
 8002000:	ec55 4b10 	vmov	r4, r5, d0
 8002004:	4b78      	ldr	r3, [pc, #480]	@ (80021e8 <calc_degree+0x5b0>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe fab5 	bl	8000578 <__aeabi_f2d>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	4620      	mov	r0, r4
 8002014:	4629      	mov	r1, r5
 8002016:	f7fe fc31 	bl	800087c <__aeabi_ddiv>
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	ec43 2b17 	vmov	d7, r2, r3
 8002022:	eeb0 0a47 	vmov.f32	s0, s14
 8002026:	eef0 0a67 	vmov.f32	s1, s15
 800202a:	f008 fe11 	bl	800ac50 <atan>
 800202e:	ec51 0b10 	vmov	r0, r1, d0
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b6d      	ldr	r3, [pc, #436]	@ (80021ec <calc_degree+0x5b4>)
 8002038:	f7fe faf6 	bl	8000628 <__aeabi_dmul>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4610      	mov	r0, r2
 8002042:	4619      	mov	r1, r3
 8002044:	a360      	add	r3, pc, #384	@ (adr r3, 80021c8 <calc_degree+0x590>)
 8002046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204a:	f7fe fc17 	bl	800087c <__aeabi_ddiv>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	f7fe fdbf 	bl	8000bd8 <__aeabi_d2f>
 800205a:	4603      	mov	r3, r0
 800205c:	4a64      	ldr	r2, [pc, #400]	@ (80021f0 <calc_degree+0x5b8>)
 800205e:	6013      	str	r3, [r2, #0]

	/* Complementary filter */
	Deg_XC = 0.98 * (Deg_XC + Gy_X1 * 0.005) + 0.02 * Deg_X;
 8002060:	4b64      	ldr	r3, [pc, #400]	@ (80021f4 <calc_degree+0x5bc>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe fa87 	bl	8000578 <__aeabi_f2d>
 800206a:	4604      	mov	r4, r0
 800206c:	460d      	mov	r5, r1
 800206e:	4b62      	ldr	r3, [pc, #392]	@ (80021f8 <calc_degree+0x5c0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe fa80 	bl	8000578 <__aeabi_f2d>
 8002078:	a355      	add	r3, pc, #340	@ (adr r3, 80021d0 <calc_degree+0x598>)
 800207a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207e:	f7fe fad3 	bl	8000628 <__aeabi_dmul>
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	4620      	mov	r0, r4
 8002088:	4629      	mov	r1, r5
 800208a:	f7fe f917 	bl	80002bc <__adddf3>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	a350      	add	r3, pc, #320	@ (adr r3, 80021d8 <calc_degree+0x5a0>)
 8002098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209c:	f7fe fac4 	bl	8000628 <__aeabi_dmul>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4614      	mov	r4, r2
 80020a6:	461d      	mov	r5, r3
 80020a8:	4b54      	ldr	r3, [pc, #336]	@ (80021fc <calc_degree+0x5c4>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fa63 	bl	8000578 <__aeabi_f2d>
 80020b2:	a34b      	add	r3, pc, #300	@ (adr r3, 80021e0 <calc_degree+0x5a8>)
 80020b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b8:	f7fe fab6 	bl	8000628 <__aeabi_dmul>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4620      	mov	r0, r4
 80020c2:	4629      	mov	r1, r5
 80020c4:	f7fe f8fa 	bl	80002bc <__adddf3>
 80020c8:	4602      	mov	r2, r0
 80020ca:	460b      	mov	r3, r1
 80020cc:	4610      	mov	r0, r2
 80020ce:	4619      	mov	r1, r3
 80020d0:	f7fe fd82 	bl	8000bd8 <__aeabi_d2f>
 80020d4:	4603      	mov	r3, r0
 80020d6:	4a47      	ldr	r2, [pc, #284]	@ (80021f4 <calc_degree+0x5bc>)
 80020d8:	6013      	str	r3, [r2, #0]
	Deg_YC = 0.98 * (Deg_YC + Gy_Y1 * 0.005) + 0.02 * Deg_Y;
 80020da:	4b49      	ldr	r3, [pc, #292]	@ (8002200 <calc_degree+0x5c8>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe fa4a 	bl	8000578 <__aeabi_f2d>
 80020e4:	4604      	mov	r4, r0
 80020e6:	460d      	mov	r5, r1
 80020e8:	4b46      	ldr	r3, [pc, #280]	@ (8002204 <calc_degree+0x5cc>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fa43 	bl	8000578 <__aeabi_f2d>
 80020f2:	a337      	add	r3, pc, #220	@ (adr r3, 80021d0 <calc_degree+0x598>)
 80020f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f8:	f7fe fa96 	bl	8000628 <__aeabi_dmul>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4620      	mov	r0, r4
 8002102:	4629      	mov	r1, r5
 8002104:	f7fe f8da 	bl	80002bc <__adddf3>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4610      	mov	r0, r2
 800210e:	4619      	mov	r1, r3
 8002110:	a331      	add	r3, pc, #196	@ (adr r3, 80021d8 <calc_degree+0x5a0>)
 8002112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002116:	f7fe fa87 	bl	8000628 <__aeabi_dmul>
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	4614      	mov	r4, r2
 8002120:	461d      	mov	r5, r3
 8002122:	4b39      	ldr	r3, [pc, #228]	@ (8002208 <calc_degree+0x5d0>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe fa26 	bl	8000578 <__aeabi_f2d>
 800212c:	a32c      	add	r3, pc, #176	@ (adr r3, 80021e0 <calc_degree+0x5a8>)
 800212e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002132:	f7fe fa79 	bl	8000628 <__aeabi_dmul>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4620      	mov	r0, r4
 800213c:	4629      	mov	r1, r5
 800213e:	f7fe f8bd 	bl	80002bc <__adddf3>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4610      	mov	r0, r2
 8002148:	4619      	mov	r1, r3
 800214a:	f7fe fd45 	bl	8000bd8 <__aeabi_d2f>
 800214e:	4603      	mov	r3, r0
 8002150:	4a2b      	ldr	r2, [pc, #172]	@ (8002200 <calc_degree+0x5c8>)
 8002152:	6013      	str	r3, [r2, #0]
	Deg_ZC = 0.98 * Deg_ZC + 0.02 * Deg_Z;
 8002154:	4b2d      	ldr	r3, [pc, #180]	@ (800220c <calc_degree+0x5d4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4618      	mov	r0, r3
 800215a:	f7fe fa0d 	bl	8000578 <__aeabi_f2d>
 800215e:	a31e      	add	r3, pc, #120	@ (adr r3, 80021d8 <calc_degree+0x5a0>)
 8002160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002164:	f7fe fa60 	bl	8000628 <__aeabi_dmul>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4614      	mov	r4, r2
 800216e:	461d      	mov	r5, r3
 8002170:	4b1f      	ldr	r3, [pc, #124]	@ (80021f0 <calc_degree+0x5b8>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe f9ff 	bl	8000578 <__aeabi_f2d>
 800217a:	a319      	add	r3, pc, #100	@ (adr r3, 80021e0 <calc_degree+0x5a8>)
 800217c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002180:	f7fe fa52 	bl	8000628 <__aeabi_dmul>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4620      	mov	r0, r4
 800218a:	4629      	mov	r1, r5
 800218c:	f7fe f896 	bl	80002bc <__adddf3>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4610      	mov	r0, r2
 8002196:	4619      	mov	r1, r3
 8002198:	f7fe fd1e 	bl	8000bd8 <__aeabi_d2f>
 800219c:	4603      	mov	r3, r0
 800219e:	4a1b      	ldr	r2, [pc, #108]	@ (800220c <calc_degree+0x5d4>)
 80021a0:	6013      	str	r3, [r2, #0]
	if(++cnt>20) cnt=20;
 80021a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002210 <calc_degree+0x5d8>)
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	3301      	adds	r3, #1
 80021a8:	b29a      	uxth	r2, r3
 80021aa:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <calc_degree+0x5d8>)
 80021ac:	801a      	strh	r2, [r3, #0]
 80021ae:	4b18      	ldr	r3, [pc, #96]	@ (8002210 <calc_degree+0x5d8>)
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	2b14      	cmp	r3, #20
 80021b4:	d902      	bls.n	80021bc <calc_degree+0x584>
 80021b6:	4b16      	ldr	r3, [pc, #88]	@ (8002210 <calc_degree+0x5d8>)
 80021b8:	2214      	movs	r2, #20
 80021ba:	801a      	strh	r2, [r3, #0]
}
 80021bc:	bf00      	nop
 80021be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021c2:	bf00      	nop
 80021c4:	f3af 8000 	nop.w
 80021c8:	54442d18 	.word	0x54442d18
 80021cc:	400921fb 	.word	0x400921fb
 80021d0:	47ae147b 	.word	0x47ae147b
 80021d4:	3f747ae1 	.word	0x3f747ae1
 80021d8:	f5c28f5c 	.word	0xf5c28f5c
 80021dc:	3fef5c28 	.word	0x3fef5c28
 80021e0:	47ae147b 	.word	0x47ae147b
 80021e4:	3f947ae1 	.word	0x3f947ae1
 80021e8:	20000b84 	.word	0x20000b84
 80021ec:	40668000 	.word	0x40668000
 80021f0:	20000ba8 	.word	0x20000ba8
 80021f4:	20000bac 	.word	0x20000bac
 80021f8:	20000b88 	.word	0x20000b88
 80021fc:	20000ba0 	.word	0x20000ba0
 8002200:	20000bb0 	.word	0x20000bb0
 8002204:	20000b8c 	.word	0x20000b8c
 8002208:	20000ba4 	.word	0x20000ba4
 800220c:	20000bb4 	.word	0x20000bb4
 8002210:	20000000 	.word	0x20000000

08002214 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM3){
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a0e      	ldr	r2, [pc, #56]	@ (800225c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d113      	bne.n	800224e <HAL_TIM_PeriodElapsedCallback+0x3a>
		time3_1msCnt++;
 8002226:	4b0e      	ldr	r3, [pc, #56]	@ (8002260 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	3301      	adds	r3, #1
 800222c:	4a0c      	ldr	r2, [pc, #48]	@ (8002260 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800222e:	6013      	str	r3, [r2, #0]
		if(!(time3_1msCnt%100)){
 8002230:	4b0b      	ldr	r3, [pc, #44]	@ (8002260 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	4b0b      	ldr	r3, [pc, #44]	@ (8002264 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002236:	fba3 1302 	umull	r1, r3, r3, r2
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	2164      	movs	r1, #100	@ 0x64
 800223e:	fb01 f303 	mul.w	r3, r1, r3
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	d102      	bne.n	800224e <HAL_TIM_PeriodElapsedCallback+0x3a>
			time3_100msFlag = 1;
 8002248:	4b07      	ldr	r3, [pc, #28]	@ (8002268 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800224a:	2201      	movs	r2, #1
 800224c:	601a      	str	r2, [r3, #0]
		}
	}
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40000400 	.word	0x40000400
 8002260:	20000bbc 	.word	0x20000bbc
 8002264:	51eb851f 	.word	0x51eb851f
 8002268:	20000bc0 	.word	0x20000bc0

0800226c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002270:	b672      	cpsid	i
}
 8002272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <Error_Handler+0x8>

08002278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	607b      	str	r3, [r7, #4]
 8002282:	4b10      	ldr	r3, [pc, #64]	@ (80022c4 <HAL_MspInit+0x4c>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002286:	4a0f      	ldr	r2, [pc, #60]	@ (80022c4 <HAL_MspInit+0x4c>)
 8002288:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800228c:	6453      	str	r3, [r2, #68]	@ 0x44
 800228e:	4b0d      	ldr	r3, [pc, #52]	@ (80022c4 <HAL_MspInit+0x4c>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002292:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002296:	607b      	str	r3, [r7, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	603b      	str	r3, [r7, #0]
 800229e:	4b09      	ldr	r3, [pc, #36]	@ (80022c4 <HAL_MspInit+0x4c>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	4a08      	ldr	r2, [pc, #32]	@ (80022c4 <HAL_MspInit+0x4c>)
 80022a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022aa:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <HAL_MspInit+0x4c>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b2:	603b      	str	r3, [r7, #0]
 80022b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022b6:	2007      	movs	r0, #7
 80022b8:	f000 fbb0 	bl	8002a1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40023800 	.word	0x40023800

080022c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08a      	sub	sp, #40	@ 0x28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 0314 	add.w	r3, r7, #20
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a1d      	ldr	r2, [pc, #116]	@ (800235c <HAL_I2C_MspInit+0x94>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d134      	bne.n	8002354 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002360 <HAL_I2C_MspInit+0x98>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002360 <HAL_I2C_MspInit+0x98>)
 80022f4:	f043 0302 	orr.w	r3, r3, #2
 80022f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fa:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <HAL_I2C_MspInit+0x98>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	613b      	str	r3, [r7, #16]
 8002304:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002306:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800230a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800230c:	2312      	movs	r3, #18
 800230e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002314:	2303      	movs	r3, #3
 8002316:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002318:	2304      	movs	r3, #4
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	4619      	mov	r1, r3
 8002322:	4810      	ldr	r0, [pc, #64]	@ (8002364 <HAL_I2C_MspInit+0x9c>)
 8002324:	f000 fc5c 	bl	8002be0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <HAL_I2C_MspInit+0x98>)
 800232e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002330:	4a0b      	ldr	r2, [pc, #44]	@ (8002360 <HAL_I2C_MspInit+0x98>)
 8002332:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002336:	6413      	str	r3, [r2, #64]	@ 0x40
 8002338:	4b09      	ldr	r3, [pc, #36]	@ (8002360 <HAL_I2C_MspInit+0x98>)
 800233a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002344:	2200      	movs	r2, #0
 8002346:	2100      	movs	r1, #0
 8002348:	201f      	movs	r0, #31
 800234a:	f000 fb72 	bl	8002a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800234e:	201f      	movs	r0, #31
 8002350:	f000 fb8b 	bl	8002a6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002354:	bf00      	nop
 8002356:	3728      	adds	r7, #40	@ 0x28
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40005400 	.word	0x40005400
 8002360:	40023800 	.word	0x40023800
 8002364:	40020400 	.word	0x40020400

08002368 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a0e      	ldr	r2, [pc, #56]	@ (80023b0 <HAL_TIM_Base_MspInit+0x48>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d115      	bne.n	80023a6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <HAL_TIM_Base_MspInit+0x4c>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	4a0c      	ldr	r2, [pc, #48]	@ (80023b4 <HAL_TIM_Base_MspInit+0x4c>)
 8002384:	f043 0302 	orr.w	r3, r3, #2
 8002388:	6413      	str	r3, [r2, #64]	@ 0x40
 800238a:	4b0a      	ldr	r3, [pc, #40]	@ (80023b4 <HAL_TIM_Base_MspInit+0x4c>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002396:	2200      	movs	r2, #0
 8002398:	2100      	movs	r1, #0
 800239a:	201d      	movs	r0, #29
 800239c:	f000 fb49 	bl	8002a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023a0:	201d      	movs	r0, #29
 80023a2:	f000 fb62 	bl	8002a6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80023a6:	bf00      	nop
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40000400 	.word	0x40000400
 80023b4:	40023800 	.word	0x40023800

080023b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08c      	sub	sp, #48	@ 0x30
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c0:	f107 031c 	add.w	r3, r7, #28
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a3a      	ldr	r2, [pc, #232]	@ (80024c0 <HAL_UART_MspInit+0x108>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d134      	bne.n	8002444 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	61bb      	str	r3, [r7, #24]
 80023de:	4b39      	ldr	r3, [pc, #228]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	4a38      	ldr	r2, [pc, #224]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 80023e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ea:	4b36      	ldr	r3, [pc, #216]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f2:	61bb      	str	r3, [r7, #24]
 80023f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	617b      	str	r3, [r7, #20]
 80023fa:	4b32      	ldr	r3, [pc, #200]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	4a31      	ldr	r2, [pc, #196]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6313      	str	r3, [r2, #48]	@ 0x30
 8002406:	4b2f      	ldr	r3, [pc, #188]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002412:	230c      	movs	r3, #12
 8002414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241e:	2303      	movs	r3, #3
 8002420:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002422:	2307      	movs	r3, #7
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002426:	f107 031c 	add.w	r3, r7, #28
 800242a:	4619      	mov	r1, r3
 800242c:	4826      	ldr	r0, [pc, #152]	@ (80024c8 <HAL_UART_MspInit+0x110>)
 800242e:	f000 fbd7 	bl	8002be0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2100      	movs	r1, #0
 8002436:	2026      	movs	r0, #38	@ 0x26
 8002438:	f000 fafb 	bl	8002a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800243c:	2026      	movs	r0, #38	@ 0x26
 800243e:	f000 fb14 	bl	8002a6a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002442:	e038      	b.n	80024b6 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <HAL_UART_MspInit+0x114>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d133      	bne.n	80024b6 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
 8002452:	4b1c      	ldr	r3, [pc, #112]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002456:	4a1b      	ldr	r2, [pc, #108]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 8002458:	f043 0320 	orr.w	r3, r3, #32
 800245c:	6453      	str	r3, [r2, #68]	@ 0x44
 800245e:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002462:	f003 0320 	and.w	r3, r3, #32
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	4b15      	ldr	r3, [pc, #84]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	4a14      	ldr	r2, [pc, #80]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 8002474:	f043 0304 	orr.w	r3, r3, #4
 8002478:	6313      	str	r3, [r2, #48]	@ 0x30
 800247a:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <HAL_UART_MspInit+0x10c>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002486:	23c0      	movs	r3, #192	@ 0xc0
 8002488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248a:	2302      	movs	r3, #2
 800248c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002492:	2303      	movs	r3, #3
 8002494:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002496:	2308      	movs	r3, #8
 8002498:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	4619      	mov	r1, r3
 80024a0:	480b      	ldr	r0, [pc, #44]	@ (80024d0 <HAL_UART_MspInit+0x118>)
 80024a2:	f000 fb9d 	bl	8002be0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80024a6:	2200      	movs	r2, #0
 80024a8:	2100      	movs	r1, #0
 80024aa:	2047      	movs	r0, #71	@ 0x47
 80024ac:	f000 fac1 	bl	8002a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80024b0:	2047      	movs	r0, #71	@ 0x47
 80024b2:	f000 fada 	bl	8002a6a <HAL_NVIC_EnableIRQ>
}
 80024b6:	bf00      	nop
 80024b8:	3730      	adds	r7, #48	@ 0x30
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40004400 	.word	0x40004400
 80024c4:	40023800 	.word	0x40023800
 80024c8:	40020000 	.word	0x40020000
 80024cc:	40011400 	.word	0x40011400
 80024d0:	40020800 	.word	0x40020800

080024d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <NMI_Handler+0x4>

080024dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <HardFault_Handler+0x4>

080024e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <MemManage_Handler+0x4>

080024ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024f0:	bf00      	nop
 80024f2:	e7fd      	b.n	80024f0 <BusFault_Handler+0x4>

080024f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f8:	bf00      	nop
 80024fa:	e7fd      	b.n	80024f8 <UsageFault_Handler+0x4>

080024fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800250a:	b480      	push	{r7}
 800250c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800252a:	f000 f963 	bl	80027f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
	...

08002534 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002538:	4802      	ldr	r0, [pc, #8]	@ (8002544 <TIM3_IRQHandler+0x10>)
 800253a:	f003 ff7f 	bl	800643c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000a98 	.word	0x20000a98

08002548 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800254c:	4802      	ldr	r0, [pc, #8]	@ (8002558 <I2C1_EV_IRQHandler+0x10>)
 800254e:	f001 fa99 	bl	8003a84 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000a44 	.word	0x20000a44

0800255c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002560:	4802      	ldr	r0, [pc, #8]	@ (800256c <USART2_IRQHandler+0x10>)
 8002562:	f004 fbed 	bl	8006d40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000ae0 	.word	0x20000ae0

08002570 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002574:	4802      	ldr	r0, [pc, #8]	@ (8002580 <USART6_IRQHandler+0x10>)
 8002576:	f004 fbe3 	bl	8006d40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20000b28 	.word	0x20000b28

08002584 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return 1;
 8002588:	2301      	movs	r3, #1
}
 800258a:	4618      	mov	r0, r3
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <_kill>:

int _kill(int pid, int sig)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800259e:	f006 fa97 	bl	8008ad0 <__errno>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2216      	movs	r2, #22
 80025a6:	601a      	str	r2, [r3, #0]
  return -1;
 80025a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <_exit>:

void _exit (int status)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025bc:	f04f 31ff 	mov.w	r1, #4294967295
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff ffe7 	bl	8002594 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025c6:	bf00      	nop
 80025c8:	e7fd      	b.n	80025c6 <_exit+0x12>

080025ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b086      	sub	sp, #24
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	60f8      	str	r0, [r7, #12]
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d6:	2300      	movs	r3, #0
 80025d8:	617b      	str	r3, [r7, #20]
 80025da:	e00a      	b.n	80025f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025dc:	f3af 8000 	nop.w
 80025e0:	4601      	mov	r1, r0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1c5a      	adds	r2, r3, #1
 80025e6:	60ba      	str	r2, [r7, #8]
 80025e8:	b2ca      	uxtb	r2, r1
 80025ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	3301      	adds	r3, #1
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	dbf0      	blt.n	80025dc <_read+0x12>
  }

  return len;
 80025fa:	687b      	ldr	r3, [r7, #4]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3718      	adds	r7, #24
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800260c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002610:	4618      	mov	r0, r3
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800262c:	605a      	str	r2, [r3, #4]
  return 0;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <_isatty>:

int _isatty(int file)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002644:	2301      	movs	r3, #1
}
 8002646:	4618      	mov	r0, r3
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002652:	b480      	push	{r7}
 8002654:	b085      	sub	sp, #20
 8002656:	af00      	add	r7, sp, #0
 8002658:	60f8      	str	r0, [r7, #12]
 800265a:	60b9      	str	r1, [r7, #8]
 800265c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002674:	4a14      	ldr	r2, [pc, #80]	@ (80026c8 <_sbrk+0x5c>)
 8002676:	4b15      	ldr	r3, [pc, #84]	@ (80026cc <_sbrk+0x60>)
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002680:	4b13      	ldr	r3, [pc, #76]	@ (80026d0 <_sbrk+0x64>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d102      	bne.n	800268e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002688:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <_sbrk+0x64>)
 800268a:	4a12      	ldr	r2, [pc, #72]	@ (80026d4 <_sbrk+0x68>)
 800268c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800268e:	4b10      	ldr	r3, [pc, #64]	@ (80026d0 <_sbrk+0x64>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4413      	add	r3, r2
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	429a      	cmp	r2, r3
 800269a:	d207      	bcs.n	80026ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800269c:	f006 fa18 	bl	8008ad0 <__errno>
 80026a0:	4603      	mov	r3, r0
 80026a2:	220c      	movs	r2, #12
 80026a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026a6:	f04f 33ff 	mov.w	r3, #4294967295
 80026aa:	e009      	b.n	80026c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026ac:	4b08      	ldr	r3, [pc, #32]	@ (80026d0 <_sbrk+0x64>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026b2:	4b07      	ldr	r3, [pc, #28]	@ (80026d0 <_sbrk+0x64>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4413      	add	r3, r2
 80026ba:	4a05      	ldr	r2, [pc, #20]	@ (80026d0 <_sbrk+0x64>)
 80026bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026be:	68fb      	ldr	r3, [r7, #12]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20020000 	.word	0x20020000
 80026cc:	00000400 	.word	0x00000400
 80026d0:	20000c74 	.word	0x20000c74
 80026d4:	20000dc8 	.word	0x20000dc8

080026d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026dc:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <SystemInit+0x20>)
 80026de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e2:	4a05      	ldr	r2, [pc, #20]	@ (80026f8 <SystemInit+0x20>)
 80026e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026ec:	bf00      	nop
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80026fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002734 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002700:	f7ff ffea 	bl	80026d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002704:	480c      	ldr	r0, [pc, #48]	@ (8002738 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002706:	490d      	ldr	r1, [pc, #52]	@ (800273c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002708:	4a0d      	ldr	r2, [pc, #52]	@ (8002740 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800270a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800270c:	e002      	b.n	8002714 <LoopCopyDataInit>

0800270e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800270e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002712:	3304      	adds	r3, #4

08002714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002718:	d3f9      	bcc.n	800270e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271a:	4a0a      	ldr	r2, [pc, #40]	@ (8002744 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800271c:	4c0a      	ldr	r4, [pc, #40]	@ (8002748 <LoopFillZerobss+0x22>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002720:	e001      	b.n	8002726 <LoopFillZerobss>

08002722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002724:	3204      	adds	r2, #4

08002726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002728:	d3fb      	bcc.n	8002722 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800272a:	f006 f9d7 	bl	8008adc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800272e:	f7fe fe93 	bl	8001458 <main>
  bx  lr    
 8002732:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002734:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800273c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002740:	0800c508 	.word	0x0800c508
  ldr r2, =_sbss
 8002744:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002748:	20000dc8 	.word	0x20000dc8

0800274c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800274c:	e7fe      	b.n	800274c <ADC_IRQHandler>
	...

08002750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002754:	4b0e      	ldr	r3, [pc, #56]	@ (8002790 <HAL_Init+0x40>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a0d      	ldr	r2, [pc, #52]	@ (8002790 <HAL_Init+0x40>)
 800275a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800275e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002760:	4b0b      	ldr	r3, [pc, #44]	@ (8002790 <HAL_Init+0x40>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a0a      	ldr	r2, [pc, #40]	@ (8002790 <HAL_Init+0x40>)
 8002766:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800276a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800276c:	4b08      	ldr	r3, [pc, #32]	@ (8002790 <HAL_Init+0x40>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a07      	ldr	r2, [pc, #28]	@ (8002790 <HAL_Init+0x40>)
 8002772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002776:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002778:	2003      	movs	r0, #3
 800277a:	f000 f94f 	bl	8002a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800277e:	2000      	movs	r0, #0
 8002780:	f000 f808 	bl	8002794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002784:	f7ff fd78 	bl	8002278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40023c00 	.word	0x40023c00

08002794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800279c:	4b12      	ldr	r3, [pc, #72]	@ (80027e8 <HAL_InitTick+0x54>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <HAL_InitTick+0x58>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	4619      	mov	r1, r3
 80027a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80027ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b2:	4618      	mov	r0, r3
 80027b4:	f000 f967 	bl	8002a86 <HAL_SYSTICK_Config>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e00e      	b.n	80027e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2b0f      	cmp	r3, #15
 80027c6:	d80a      	bhi.n	80027de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c8:	2200      	movs	r2, #0
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	f04f 30ff 	mov.w	r0, #4294967295
 80027d0:	f000 f92f 	bl	8002a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d4:	4a06      	ldr	r2, [pc, #24]	@ (80027f0 <HAL_InitTick+0x5c>)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	e000      	b.n	80027e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20000004 	.word	0x20000004
 80027ec:	2000000c 	.word	0x2000000c
 80027f0:	20000008 	.word	0x20000008

080027f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f8:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <HAL_IncTick+0x20>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	461a      	mov	r2, r3
 80027fe:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <HAL_IncTick+0x24>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4413      	add	r3, r2
 8002804:	4a04      	ldr	r2, [pc, #16]	@ (8002818 <HAL_IncTick+0x24>)
 8002806:	6013      	str	r3, [r2, #0]
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	2000000c 	.word	0x2000000c
 8002818:	20000c78 	.word	0x20000c78

0800281c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  return uwTick;
 8002820:	4b03      	ldr	r3, [pc, #12]	@ (8002830 <HAL_GetTick+0x14>)
 8002822:	681b      	ldr	r3, [r3, #0]
}
 8002824:	4618      	mov	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	20000c78 	.word	0x20000c78

08002834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800283c:	f7ff ffee 	bl	800281c <HAL_GetTick>
 8002840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284c:	d005      	beq.n	800285a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800284e:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <HAL_Delay+0x44>)
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	461a      	mov	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4413      	add	r3, r2
 8002858:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800285a:	bf00      	nop
 800285c:	f7ff ffde 	bl	800281c <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	429a      	cmp	r2, r3
 800286a:	d8f7      	bhi.n	800285c <HAL_Delay+0x28>
  {
  }
}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	2000000c 	.word	0x2000000c

0800287c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800288c:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <__NVIC_SetPriorityGrouping+0x44>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002898:	4013      	ands	r3, r2
 800289a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ae:	4a04      	ldr	r2, [pc, #16]	@ (80028c0 <__NVIC_SetPriorityGrouping+0x44>)
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	60d3      	str	r3, [r2, #12]
}
 80028b4:	bf00      	nop
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028c8:	4b04      	ldr	r3, [pc, #16]	@ (80028dc <__NVIC_GetPriorityGrouping+0x18>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	0a1b      	lsrs	r3, r3, #8
 80028ce:	f003 0307 	and.w	r3, r3, #7
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	db0b      	blt.n	800290a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	f003 021f 	and.w	r2, r3, #31
 80028f8:	4907      	ldr	r1, [pc, #28]	@ (8002918 <__NVIC_EnableIRQ+0x38>)
 80028fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fe:	095b      	lsrs	r3, r3, #5
 8002900:	2001      	movs	r0, #1
 8002902:	fa00 f202 	lsl.w	r2, r0, r2
 8002906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800290a:	bf00      	nop
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	e000e100 	.word	0xe000e100

0800291c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	6039      	str	r1, [r7, #0]
 8002926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292c:	2b00      	cmp	r3, #0
 800292e:	db0a      	blt.n	8002946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	b2da      	uxtb	r2, r3
 8002934:	490c      	ldr	r1, [pc, #48]	@ (8002968 <__NVIC_SetPriority+0x4c>)
 8002936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293a:	0112      	lsls	r2, r2, #4
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	440b      	add	r3, r1
 8002940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002944:	e00a      	b.n	800295c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	b2da      	uxtb	r2, r3
 800294a:	4908      	ldr	r1, [pc, #32]	@ (800296c <__NVIC_SetPriority+0x50>)
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	3b04      	subs	r3, #4
 8002954:	0112      	lsls	r2, r2, #4
 8002956:	b2d2      	uxtb	r2, r2
 8002958:	440b      	add	r3, r1
 800295a:	761a      	strb	r2, [r3, #24]
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	e000e100 	.word	0xe000e100
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002970:	b480      	push	{r7}
 8002972:	b089      	sub	sp, #36	@ 0x24
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f1c3 0307 	rsb	r3, r3, #7
 800298a:	2b04      	cmp	r3, #4
 800298c:	bf28      	it	cs
 800298e:	2304      	movcs	r3, #4
 8002990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	3304      	adds	r3, #4
 8002996:	2b06      	cmp	r3, #6
 8002998:	d902      	bls.n	80029a0 <NVIC_EncodePriority+0x30>
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	3b03      	subs	r3, #3
 800299e:	e000      	b.n	80029a2 <NVIC_EncodePriority+0x32>
 80029a0:	2300      	movs	r3, #0
 80029a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a4:	f04f 32ff 	mov.w	r2, #4294967295
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	43da      	mvns	r2, r3
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	401a      	ands	r2, r3
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029b8:	f04f 31ff 	mov.w	r1, #4294967295
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	fa01 f303 	lsl.w	r3, r1, r3
 80029c2:	43d9      	mvns	r1, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c8:	4313      	orrs	r3, r2
         );
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3724      	adds	r7, #36	@ 0x24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
	...

080029d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3b01      	subs	r3, #1
 80029e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029e8:	d301      	bcc.n	80029ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ea:	2301      	movs	r3, #1
 80029ec:	e00f      	b.n	8002a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002a18 <SysTick_Config+0x40>)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029f6:	210f      	movs	r1, #15
 80029f8:	f04f 30ff 	mov.w	r0, #4294967295
 80029fc:	f7ff ff8e 	bl	800291c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a00:	4b05      	ldr	r3, [pc, #20]	@ (8002a18 <SysTick_Config+0x40>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a06:	4b04      	ldr	r3, [pc, #16]	@ (8002a18 <SysTick_Config+0x40>)
 8002a08:	2207      	movs	r2, #7
 8002a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	e000e010 	.word	0xe000e010

08002a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f7ff ff29 	bl	800287c <__NVIC_SetPriorityGrouping>
}
 8002a2a:	bf00      	nop
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b086      	sub	sp, #24
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	4603      	mov	r3, r0
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
 8002a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a44:	f7ff ff3e 	bl	80028c4 <__NVIC_GetPriorityGrouping>
 8002a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	68b9      	ldr	r1, [r7, #8]
 8002a4e:	6978      	ldr	r0, [r7, #20]
 8002a50:	f7ff ff8e 	bl	8002970 <NVIC_EncodePriority>
 8002a54:	4602      	mov	r2, r0
 8002a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a5a:	4611      	mov	r1, r2
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff ff5d 	bl	800291c <__NVIC_SetPriority>
}
 8002a62:	bf00      	nop
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b082      	sub	sp, #8
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	4603      	mov	r3, r0
 8002a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff ff31 	bl	80028e0 <__NVIC_EnableIRQ>
}
 8002a7e:	bf00      	nop
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b082      	sub	sp, #8
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7ff ffa2 	bl	80029d8 <SysTick_Config>
 8002a94:	4603      	mov	r3, r0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b084      	sub	sp, #16
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aaa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002aac:	f7ff feb6 	bl	800281c <HAL_GetTick>
 8002ab0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d008      	beq.n	8002ad0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2280      	movs	r2, #128	@ 0x80
 8002ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e052      	b.n	8002b76 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0216 	bic.w	r2, r2, #22
 8002ade:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695a      	ldr	r2, [r3, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002aee:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d103      	bne.n	8002b00 <HAL_DMA_Abort+0x62>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d007      	beq.n	8002b10 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0208 	bic.w	r2, r2, #8
 8002b0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0201 	bic.w	r2, r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b20:	e013      	b.n	8002b4a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b22:	f7ff fe7b 	bl	800281c <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b05      	cmp	r3, #5
 8002b2e:	d90c      	bls.n	8002b4a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2220      	movs	r2, #32
 8002b34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2203      	movs	r2, #3
 8002b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e015      	b.n	8002b76 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1e4      	bne.n	8002b22 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5c:	223f      	movs	r2, #63	@ 0x3f
 8002b5e:	409a      	lsls	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b083      	sub	sp, #12
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d004      	beq.n	8002b9c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2280      	movs	r2, #128	@ 0x80
 8002b96:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e00c      	b.n	8002bb6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2205      	movs	r2, #5
 8002ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 0201 	bic.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bd0:	b2db      	uxtb	r3, r3
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
	...

08002be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b089      	sub	sp, #36	@ 0x24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	e159      	b.n	8002eb0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	f040 8148 	bne.w	8002eaa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d005      	beq.n	8002c32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d130      	bne.n	8002c94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68da      	ldr	r2, [r3, #12]
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c68:	2201      	movs	r2, #1
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4013      	ands	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	091b      	lsrs	r3, r3, #4
 8002c7e:	f003 0201 	and.w	r2, r3, #1
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b03      	cmp	r3, #3
 8002c9e:	d017      	beq.n	8002cd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	2203      	movs	r2, #3
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 0303 	and.w	r3, r3, #3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d123      	bne.n	8002d24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	08da      	lsrs	r2, r3, #3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3208      	adds	r2, #8
 8002ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	220f      	movs	r2, #15
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	08da      	lsrs	r2, r3, #3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3208      	adds	r2, #8
 8002d1e:	69b9      	ldr	r1, [r7, #24]
 8002d20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	2203      	movs	r2, #3
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0203 	and.w	r2, r3, #3
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 80a2 	beq.w	8002eaa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	4b57      	ldr	r3, [pc, #348]	@ (8002ec8 <HAL_GPIO_Init+0x2e8>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6e:	4a56      	ldr	r2, [pc, #344]	@ (8002ec8 <HAL_GPIO_Init+0x2e8>)
 8002d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d76:	4b54      	ldr	r3, [pc, #336]	@ (8002ec8 <HAL_GPIO_Init+0x2e8>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d82:	4a52      	ldr	r2, [pc, #328]	@ (8002ecc <HAL_GPIO_Init+0x2ec>)
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	089b      	lsrs	r3, r3, #2
 8002d88:	3302      	adds	r3, #2
 8002d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	220f      	movs	r2, #15
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	43db      	mvns	r3, r3
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	4013      	ands	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a49      	ldr	r2, [pc, #292]	@ (8002ed0 <HAL_GPIO_Init+0x2f0>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d019      	beq.n	8002de2 <HAL_GPIO_Init+0x202>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a48      	ldr	r2, [pc, #288]	@ (8002ed4 <HAL_GPIO_Init+0x2f4>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d013      	beq.n	8002dde <HAL_GPIO_Init+0x1fe>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a47      	ldr	r2, [pc, #284]	@ (8002ed8 <HAL_GPIO_Init+0x2f8>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d00d      	beq.n	8002dda <HAL_GPIO_Init+0x1fa>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a46      	ldr	r2, [pc, #280]	@ (8002edc <HAL_GPIO_Init+0x2fc>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d007      	beq.n	8002dd6 <HAL_GPIO_Init+0x1f6>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a45      	ldr	r2, [pc, #276]	@ (8002ee0 <HAL_GPIO_Init+0x300>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d101      	bne.n	8002dd2 <HAL_GPIO_Init+0x1f2>
 8002dce:	2304      	movs	r3, #4
 8002dd0:	e008      	b.n	8002de4 <HAL_GPIO_Init+0x204>
 8002dd2:	2307      	movs	r3, #7
 8002dd4:	e006      	b.n	8002de4 <HAL_GPIO_Init+0x204>
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e004      	b.n	8002de4 <HAL_GPIO_Init+0x204>
 8002dda:	2302      	movs	r3, #2
 8002ddc:	e002      	b.n	8002de4 <HAL_GPIO_Init+0x204>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <HAL_GPIO_Init+0x204>
 8002de2:	2300      	movs	r3, #0
 8002de4:	69fa      	ldr	r2, [r7, #28]
 8002de6:	f002 0203 	and.w	r2, r2, #3
 8002dea:	0092      	lsls	r2, r2, #2
 8002dec:	4093      	lsls	r3, r2
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002df4:	4935      	ldr	r1, [pc, #212]	@ (8002ecc <HAL_GPIO_Init+0x2ec>)
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	089b      	lsrs	r3, r3, #2
 8002dfa:	3302      	adds	r3, #2
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e02:	4b38      	ldr	r3, [pc, #224]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e26:	4a2f      	ldr	r2, [pc, #188]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	43db      	mvns	r3, r3
 8002e36:	69ba      	ldr	r2, [r7, #24]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d003      	beq.n	8002e50 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e50:	4a24      	ldr	r2, [pc, #144]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e56:	4b23      	ldr	r3, [pc, #140]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	43db      	mvns	r3, r3
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	4013      	ands	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e7a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e80:	4b18      	ldr	r3, [pc, #96]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ea4:	4a0f      	ldr	r2, [pc, #60]	@ (8002ee4 <HAL_GPIO_Init+0x304>)
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	3301      	adds	r3, #1
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	2b0f      	cmp	r3, #15
 8002eb4:	f67f aea2 	bls.w	8002bfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eb8:	bf00      	nop
 8002eba:	bf00      	nop
 8002ebc:	3724      	adds	r7, #36	@ 0x24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	40013800 	.word	0x40013800
 8002ed0:	40020000 	.word	0x40020000
 8002ed4:	40020400 	.word	0x40020400
 8002ed8:	40020800 	.word	0x40020800
 8002edc:	40020c00 	.word	0x40020c00
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40013c00 	.word	0x40013c00

08002ee8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	807b      	strh	r3, [r7, #2]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ef8:	787b      	ldrb	r3, [r7, #1]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002efe:	887a      	ldrh	r2, [r7, #2]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f04:	e003      	b.n	8002f0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f06:	887b      	ldrh	r3, [r7, #2]
 8002f08:	041a      	lsls	r2, r3, #16
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	619a      	str	r2, [r3, #24]
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e12b      	b.n	8003186 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d106      	bne.n	8002f48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff f9c0 	bl	80022c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2224      	movs	r2, #36	@ 0x24
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0201 	bic.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f80:	f003 f982 	bl	8006288 <HAL_RCC_GetPCLK1Freq>
 8002f84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	4a81      	ldr	r2, [pc, #516]	@ (8003190 <HAL_I2C_Init+0x274>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d807      	bhi.n	8002fa0 <HAL_I2C_Init+0x84>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4a80      	ldr	r2, [pc, #512]	@ (8003194 <HAL_I2C_Init+0x278>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	bf94      	ite	ls
 8002f98:	2301      	movls	r3, #1
 8002f9a:	2300      	movhi	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	e006      	b.n	8002fae <HAL_I2C_Init+0x92>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4a7d      	ldr	r2, [pc, #500]	@ (8003198 <HAL_I2C_Init+0x27c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	bf94      	ite	ls
 8002fa8:	2301      	movls	r3, #1
 8002faa:	2300      	movhi	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e0e7      	b.n	8003186 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4a78      	ldr	r2, [pc, #480]	@ (800319c <HAL_I2C_Init+0x280>)
 8002fba:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbe:	0c9b      	lsrs	r3, r3, #18
 8002fc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	4a6a      	ldr	r2, [pc, #424]	@ (8003190 <HAL_I2C_Init+0x274>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d802      	bhi.n	8002ff0 <HAL_I2C_Init+0xd4>
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	3301      	adds	r3, #1
 8002fee:	e009      	b.n	8003004 <HAL_I2C_Init+0xe8>
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ff6:	fb02 f303 	mul.w	r3, r2, r3
 8002ffa:	4a69      	ldr	r2, [pc, #420]	@ (80031a0 <HAL_I2C_Init+0x284>)
 8002ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8003000:	099b      	lsrs	r3, r3, #6
 8003002:	3301      	adds	r3, #1
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	430b      	orrs	r3, r1
 800300a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	69db      	ldr	r3, [r3, #28]
 8003012:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003016:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	495c      	ldr	r1, [pc, #368]	@ (8003190 <HAL_I2C_Init+0x274>)
 8003020:	428b      	cmp	r3, r1
 8003022:	d819      	bhi.n	8003058 <HAL_I2C_Init+0x13c>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1e59      	subs	r1, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003032:	1c59      	adds	r1, r3, #1
 8003034:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003038:	400b      	ands	r3, r1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00a      	beq.n	8003054 <HAL_I2C_Init+0x138>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1e59      	subs	r1, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	fbb1 f3f3 	udiv	r3, r1, r3
 800304c:	3301      	adds	r3, #1
 800304e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003052:	e051      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 8003054:	2304      	movs	r3, #4
 8003056:	e04f      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d111      	bne.n	8003084 <HAL_I2C_Init+0x168>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	1e58      	subs	r0, r3, #1
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6859      	ldr	r1, [r3, #4]
 8003068:	460b      	mov	r3, r1
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	440b      	add	r3, r1
 800306e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003072:	3301      	adds	r3, #1
 8003074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003078:	2b00      	cmp	r3, #0
 800307a:	bf0c      	ite	eq
 800307c:	2301      	moveq	r3, #1
 800307e:	2300      	movne	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	e012      	b.n	80030aa <HAL_I2C_Init+0x18e>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	1e58      	subs	r0, r3, #1
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	0099      	lsls	r1, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	fbb0 f3f3 	udiv	r3, r0, r3
 800309a:	3301      	adds	r3, #1
 800309c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	bf0c      	ite	eq
 80030a4:	2301      	moveq	r3, #1
 80030a6:	2300      	movne	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_Init+0x196>
 80030ae:	2301      	movs	r3, #1
 80030b0:	e022      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10e      	bne.n	80030d8 <HAL_I2C_Init+0x1bc>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	1e58      	subs	r0, r3, #1
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6859      	ldr	r1, [r3, #4]
 80030c2:	460b      	mov	r3, r1
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	440b      	add	r3, r1
 80030c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80030cc:	3301      	adds	r3, #1
 80030ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030d6:	e00f      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	1e58      	subs	r0, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6859      	ldr	r1, [r3, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	0099      	lsls	r1, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ee:	3301      	adds	r3, #1
 80030f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030f8:	6879      	ldr	r1, [r7, #4]
 80030fa:	6809      	ldr	r1, [r1, #0]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	69da      	ldr	r2, [r3, #28]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	431a      	orrs	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003126:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6911      	ldr	r1, [r2, #16]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	68d2      	ldr	r2, [r2, #12]
 8003132:	4311      	orrs	r1, r2
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6812      	ldr	r2, [r2, #0]
 8003138:	430b      	orrs	r3, r1
 800313a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	695a      	ldr	r2, [r3, #20]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f042 0201 	orr.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	000186a0 	.word	0x000186a0
 8003194:	001e847f 	.word	0x001e847f
 8003198:	003d08ff 	.word	0x003d08ff
 800319c:	431bde83 	.word	0x431bde83
 80031a0:	10624dd3 	.word	0x10624dd3

080031a4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b6:	2b80      	cmp	r3, #128	@ 0x80
 80031b8:	d103      	bne.n	80031c2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2200      	movs	r2, #0
 80031c0:	611a      	str	r2, [r3, #16]
  }
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af02      	add	r7, sp, #8
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	4608      	mov	r0, r1
 80031da:	4611      	mov	r1, r2
 80031dc:	461a      	mov	r2, r3
 80031de:	4603      	mov	r3, r0
 80031e0:	817b      	strh	r3, [r7, #10]
 80031e2:	460b      	mov	r3, r1
 80031e4:	813b      	strh	r3, [r7, #8]
 80031e6:	4613      	mov	r3, r2
 80031e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031ea:	f7ff fb17 	bl	800281c <HAL_GetTick>
 80031ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b20      	cmp	r3, #32
 80031fa:	f040 80d9 	bne.w	80033b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	2319      	movs	r3, #25
 8003204:	2201      	movs	r2, #1
 8003206:	496d      	ldr	r1, [pc, #436]	@ (80033bc <HAL_I2C_Mem_Write+0x1ec>)
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f002 f949 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003214:	2302      	movs	r3, #2
 8003216:	e0cc      	b.n	80033b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_I2C_Mem_Write+0x56>
 8003222:	2302      	movs	r3, #2
 8003224:	e0c5      	b.n	80033b2 <HAL_I2C_Mem_Write+0x1e2>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b01      	cmp	r3, #1
 800323a:	d007      	beq.n	800324c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800325a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2221      	movs	r2, #33	@ 0x21
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2240      	movs	r2, #64	@ 0x40
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6a3a      	ldr	r2, [r7, #32]
 8003276:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800327c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	4a4d      	ldr	r2, [pc, #308]	@ (80033c0 <HAL_I2C_Mem_Write+0x1f0>)
 800328c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800328e:	88f8      	ldrh	r0, [r7, #6]
 8003290:	893a      	ldrh	r2, [r7, #8]
 8003292:	8979      	ldrh	r1, [r7, #10]
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	9301      	str	r3, [sp, #4]
 8003298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	4603      	mov	r3, r0
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f001 fed8 	bl	8005054 <I2C_RequestMemoryWrite>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d052      	beq.n	8003350 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e081      	b.n	80033b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f002 fa0e 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00d      	beq.n	80032da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d107      	bne.n	80032d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e06b      	b.n	80033b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032de:	781a      	ldrb	r2, [r3, #0]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ea:	1c5a      	adds	r2, r3, #1
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f4:	3b01      	subs	r3, #1
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003300:	b29b      	uxth	r3, r3
 8003302:	3b01      	subs	r3, #1
 8003304:	b29a      	uxth	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	2b04      	cmp	r3, #4
 8003316:	d11b      	bne.n	8003350 <HAL_I2C_Mem_Write+0x180>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331c:	2b00      	cmp	r3, #0
 800331e:	d017      	beq.n	8003350 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	781a      	ldrb	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1aa      	bne.n	80032ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f002 fa01 	bl	8005764 <I2C_WaitOnBTFFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00d      	beq.n	8003384 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336c:	2b04      	cmp	r3, #4
 800336e:	d107      	bne.n	8003380 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800337e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e016      	b.n	80033b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003392:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033ac:	2300      	movs	r3, #0
 80033ae:	e000      	b.n	80033b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80033b0:	2302      	movs	r3, #2
  }
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3718      	adds	r7, #24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	00100002 	.word	0x00100002
 80033c0:	ffff0000 	.word	0xffff0000

080033c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b08c      	sub	sp, #48	@ 0x30
 80033c8:	af02      	add	r7, sp, #8
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	4608      	mov	r0, r1
 80033ce:	4611      	mov	r1, r2
 80033d0:	461a      	mov	r2, r3
 80033d2:	4603      	mov	r3, r0
 80033d4:	817b      	strh	r3, [r7, #10]
 80033d6:	460b      	mov	r3, r1
 80033d8:	813b      	strh	r3, [r7, #8]
 80033da:	4613      	mov	r3, r2
 80033dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033de:	f7ff fa1d 	bl	800281c <HAL_GetTick>
 80033e2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b20      	cmp	r3, #32
 80033ee:	f040 8214 	bne.w	800381a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	2319      	movs	r3, #25
 80033f8:	2201      	movs	r2, #1
 80033fa:	497b      	ldr	r1, [pc, #492]	@ (80035e8 <HAL_I2C_Mem_Read+0x224>)
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f002 f84f 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003408:	2302      	movs	r3, #2
 800340a:	e207      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_I2C_Mem_Read+0x56>
 8003416:	2302      	movs	r3, #2
 8003418:	e200      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b01      	cmp	r3, #1
 800342e:	d007      	beq.n	8003440 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f042 0201 	orr.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800344e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2222      	movs	r2, #34	@ 0x22
 8003454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2240      	movs	r2, #64	@ 0x40
 800345c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800346a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003470:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4a5b      	ldr	r2, [pc, #364]	@ (80035ec <HAL_I2C_Mem_Read+0x228>)
 8003480:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003482:	88f8      	ldrh	r0, [r7, #6]
 8003484:	893a      	ldrh	r2, [r7, #8]
 8003486:	8979      	ldrh	r1, [r7, #10]
 8003488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348a:	9301      	str	r3, [sp, #4]
 800348c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	4603      	mov	r3, r0
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f001 fe74 	bl	8005180 <I2C_RequestMemoryRead>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e1bc      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d113      	bne.n	80034d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034aa:	2300      	movs	r3, #0
 80034ac:	623b      	str	r3, [r7, #32]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	623b      	str	r3, [r7, #32]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	623b      	str	r3, [r7, #32]
 80034be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e190      	b.n	80037f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d11b      	bne.n	8003512 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	61fb      	str	r3, [r7, #28]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	61fb      	str	r3, [r7, #28]
 80034fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	e170      	b.n	80037f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003516:	2b02      	cmp	r3, #2
 8003518:	d11b      	bne.n	8003552 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003528:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003538:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800353a:	2300      	movs	r3, #0
 800353c:	61bb      	str	r3, [r7, #24]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	61bb      	str	r3, [r7, #24]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	61bb      	str	r3, [r7, #24]
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	e150      	b.n	80037f4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003552:	2300      	movs	r3, #0
 8003554:	617b      	str	r3, [r7, #20]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	617b      	str	r3, [r7, #20]
 8003566:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003568:	e144      	b.n	80037f4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356e:	2b03      	cmp	r3, #3
 8003570:	f200 80f1 	bhi.w	8003756 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003578:	2b01      	cmp	r3, #1
 800357a:	d123      	bne.n	80035c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800357c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800357e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f002 f969 	bl	8005858 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e145      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691a      	ldr	r2, [r3, #16]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035c2:	e117      	b.n	80037f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d14e      	bne.n	800366a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035d2:	2200      	movs	r2, #0
 80035d4:	4906      	ldr	r1, [pc, #24]	@ (80035f0 <HAL_I2C_Mem_Read+0x22c>)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f001 ff62 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d008      	beq.n	80035f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e11a      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
 80035e6:	bf00      	nop
 80035e8:	00100002 	.word	0x00100002
 80035ec:	ffff0000 	.word	0xffff0000
 80035f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003602:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	691a      	ldr	r2, [r3, #16]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	b2d2      	uxtb	r2, r2
 8003610:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003616:	1c5a      	adds	r2, r3, #1
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362c:	b29b      	uxth	r3, r3
 800362e:	3b01      	subs	r3, #1
 8003630:	b29a      	uxth	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003640:	b2d2      	uxtb	r2, r2
 8003642:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800365e:	b29b      	uxth	r3, r3
 8003660:	3b01      	subs	r3, #1
 8003662:	b29a      	uxth	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003668:	e0c4      	b.n	80037f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800366a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003670:	2200      	movs	r2, #0
 8003672:	496c      	ldr	r1, [pc, #432]	@ (8003824 <HAL_I2C_Mem_Read+0x460>)
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f001 ff13 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0cb      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	b2d2      	uxtb	r2, r2
 80036a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036bc:	b29b      	uxth	r3, r3
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036cc:	2200      	movs	r2, #0
 80036ce:	4955      	ldr	r1, [pc, #340]	@ (8003824 <HAL_I2C_Mem_Read+0x460>)
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f001 fee5 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e09d      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	691a      	ldr	r2, [r3, #16]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	b2d2      	uxtb	r2, r2
 80036fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003702:	1c5a      	adds	r2, r3, #1
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003718:	b29b      	uxth	r3, r3
 800371a:	3b01      	subs	r3, #1
 800371c:	b29a      	uxth	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	691a      	ldr	r2, [r3, #16]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372c:	b2d2      	uxtb	r2, r2
 800372e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800373e:	3b01      	subs	r3, #1
 8003740:	b29a      	uxth	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800374a:	b29b      	uxth	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003754:	e04e      	b.n	80037f4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003758:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f002 f87c 	bl	8005858 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e058      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003774:	b2d2      	uxtb	r2, r2
 8003776:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003786:	3b01      	subs	r3, #1
 8003788:	b29a      	uxth	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	f003 0304 	and.w	r3, r3, #4
 80037a6:	2b04      	cmp	r3, #4
 80037a8:	d124      	bne.n	80037f4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d107      	bne.n	80037c2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	691a      	ldr	r2, [r3, #16]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f47f aeb6 	bne.w	800356a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2220      	movs	r2, #32
 8003802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	e000      	b.n	800381c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800381a:	2302      	movs	r3, #2
  }
}
 800381c:	4618      	mov	r0, r3
 800381e:	3728      	adds	r7, #40	@ 0x28
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	00010004 	.word	0x00010004

08003828 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08a      	sub	sp, #40	@ 0x28
 800382c:	af02      	add	r7, sp, #8
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	607a      	str	r2, [r7, #4]
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	460b      	mov	r3, r1
 8003836:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003838:	f7fe fff0 	bl	800281c <HAL_GetTick>
 800383c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800383e:	2300      	movs	r3, #0
 8003840:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b20      	cmp	r3, #32
 800384c:	f040 8111 	bne.w	8003a72 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	2319      	movs	r3, #25
 8003856:	2201      	movs	r2, #1
 8003858:	4988      	ldr	r1, [pc, #544]	@ (8003a7c <HAL_I2C_IsDeviceReady+0x254>)
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f001 fe20 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003866:	2302      	movs	r3, #2
 8003868:	e104      	b.n	8003a74 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_I2C_IsDeviceReady+0x50>
 8003874:	2302      	movs	r3, #2
 8003876:	e0fd      	b.n	8003a74 <HAL_I2C_IsDeviceReady+0x24c>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b01      	cmp	r3, #1
 800388c:	d007      	beq.n	800389e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f042 0201 	orr.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2224      	movs	r2, #36	@ 0x24
 80038b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4a70      	ldr	r2, [pc, #448]	@ (8003a80 <HAL_I2C_IsDeviceReady+0x258>)
 80038c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038d0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2200      	movs	r2, #0
 80038da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038de:	68f8      	ldr	r0, [r7, #12]
 80038e0:	f001 fdde 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00d      	beq.n	8003906 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038f8:	d103      	bne.n	8003902 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003900:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e0b6      	b.n	8003a74 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003906:	897b      	ldrh	r3, [r7, #10]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	461a      	mov	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003914:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003916:	f7fe ff81 	bl	800281c <HAL_GetTick>
 800391a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b02      	cmp	r3, #2
 8003928:	bf0c      	ite	eq
 800392a:	2301      	moveq	r3, #1
 800392c:	2300      	movne	r3, #0
 800392e:	b2db      	uxtb	r3, r3
 8003930:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800393c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003940:	bf0c      	ite	eq
 8003942:	2301      	moveq	r3, #1
 8003944:	2300      	movne	r3, #0
 8003946:	b2db      	uxtb	r3, r3
 8003948:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800394a:	e025      	b.n	8003998 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800394c:	f7fe ff66 	bl	800281c <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	429a      	cmp	r2, r3
 800395a:	d302      	bcc.n	8003962 <HAL_I2C_IsDeviceReady+0x13a>
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d103      	bne.n	800396a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	22a0      	movs	r2, #160	@ 0xa0
 8003966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b02      	cmp	r3, #2
 8003976:	bf0c      	ite	eq
 8003978:	2301      	moveq	r3, #1
 800397a:	2300      	movne	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800398a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2ba0      	cmp	r3, #160	@ 0xa0
 80039a2:	d005      	beq.n	80039b0 <HAL_I2C_IsDeviceReady+0x188>
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d102      	bne.n	80039b0 <HAL_I2C_IsDeviceReady+0x188>
 80039aa:	7dbb      	ldrb	r3, [r7, #22]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0cd      	beq.n	800394c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d129      	bne.n	8003a1a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039d4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039d6:	2300      	movs	r3, #0
 80039d8:	613b      	str	r3, [r7, #16]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	695b      	ldr	r3, [r3, #20]
 80039e0:	613b      	str	r3, [r7, #16]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	613b      	str	r3, [r7, #16]
 80039ea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	2319      	movs	r3, #25
 80039f2:	2201      	movs	r2, #1
 80039f4:	4921      	ldr	r1, [pc, #132]	@ (8003a7c <HAL_I2C_IsDeviceReady+0x254>)
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f001 fd52 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e036      	b.n	8003a74 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2220      	movs	r2, #32
 8003a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	e02c      	b.n	8003a74 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a28:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a32:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	2319      	movs	r3, #25
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	490f      	ldr	r1, [pc, #60]	@ (8003a7c <HAL_I2C_IsDeviceReady+0x254>)
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f001 fd2e 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e012      	b.n	8003a74 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	3301      	adds	r3, #1
 8003a52:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	f4ff af32 	bcc.w	80038c2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e000      	b.n	8003a74 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003a72:	2302      	movs	r3, #2
  }
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3720      	adds	r7, #32
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	00100002 	.word	0x00100002
 8003a80:	ffff0000 	.word	0xffff0000

08003a84 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b088      	sub	sp, #32
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003aa4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aac:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
 8003ab0:	2b10      	cmp	r3, #16
 8003ab2:	d003      	beq.n	8003abc <HAL_I2C_EV_IRQHandler+0x38>
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
 8003ab6:	2b40      	cmp	r3, #64	@ 0x40
 8003ab8:	f040 80c1 	bne.w	8003c3e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10d      	bne.n	8003af2 <HAL_I2C_EV_IRQHandler+0x6e>
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003adc:	d003      	beq.n	8003ae6 <HAL_I2C_EV_IRQHandler+0x62>
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003ae4:	d101      	bne.n	8003aea <HAL_I2C_EV_IRQHandler+0x66>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <HAL_I2C_EV_IRQHandler+0x68>
 8003aea:	2300      	movs	r3, #0
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	f000 8132 	beq.w	8003d56 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00c      	beq.n	8003b16 <HAL_I2C_EV_IRQHandler+0x92>
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	0a5b      	lsrs	r3, r3, #9
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d006      	beq.n	8003b16 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f001 ff31 	bl	8005970 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 fcf4 	bl	80044fc <I2C_Master_SB>
 8003b14:	e092      	b.n	8003c3c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	08db      	lsrs	r3, r3, #3
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d009      	beq.n	8003b36 <HAL_I2C_EV_IRQHandler+0xb2>
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	0a5b      	lsrs	r3, r3, #9
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 fd6a 	bl	8004608 <I2C_Master_ADD10>
 8003b34:	e082      	b.n	8003c3c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	085b      	lsrs	r3, r3, #1
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d009      	beq.n	8003b56 <HAL_I2C_EV_IRQHandler+0xd2>
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	0a5b      	lsrs	r3, r3, #9
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 fd84 	bl	800465c <I2C_Master_ADDR>
 8003b54:	e072      	b.n	8003c3c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	089b      	lsrs	r3, r3, #2
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d03b      	beq.n	8003bda <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b70:	f000 80f3 	beq.w	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	09db      	lsrs	r3, r3, #7
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00f      	beq.n	8003ba0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	0a9b      	lsrs	r3, r3, #10
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d009      	beq.n	8003ba0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	089b      	lsrs	r3, r3, #2
 8003b90:	f003 0301 	and.w	r3, r3, #1
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d103      	bne.n	8003ba0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 f94c 	bl	8003e36 <I2C_MasterTransmit_TXE>
 8003b9e:	e04d      	b.n	8003c3c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	089b      	lsrs	r3, r3, #2
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 80d6 	beq.w	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	0a5b      	lsrs	r3, r3, #9
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 80cf 	beq.w	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003bbc:	7bbb      	ldrb	r3, [r7, #14]
 8003bbe:	2b21      	cmp	r3, #33	@ 0x21
 8003bc0:	d103      	bne.n	8003bca <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f9d3 	bl	8003f6e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bc8:	e0c7      	b.n	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
 8003bcc:	2b40      	cmp	r3, #64	@ 0x40
 8003bce:	f040 80c4 	bne.w	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 fa41 	bl	800405a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bd8:	e0bf      	b.n	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003be4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003be8:	f000 80b7 	beq.w	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	099b      	lsrs	r3, r3, #6
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00f      	beq.n	8003c18 <HAL_I2C_EV_IRQHandler+0x194>
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	0a9b      	lsrs	r3, r3, #10
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d009      	beq.n	8003c18 <HAL_I2C_EV_IRQHandler+0x194>
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	089b      	lsrs	r3, r3, #2
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d103      	bne.n	8003c18 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 faba 	bl	800418a <I2C_MasterReceive_RXNE>
 8003c16:	e011      	b.n	8003c3c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	089b      	lsrs	r3, r3, #2
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 809a 	beq.w	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	0a5b      	lsrs	r3, r3, #9
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 8093 	beq.w	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fb70 	bl	800431a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c3a:	e08e      	b.n	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c3c:	e08d      	b.n	8003d5a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d004      	beq.n	8003c50 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	61fb      	str	r3, [r7, #28]
 8003c4e:	e007      	b.n	8003c60 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	085b      	lsrs	r3, r3, #1
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d012      	beq.n	8003c92 <HAL_I2C_EV_IRQHandler+0x20e>
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	0a5b      	lsrs	r3, r3, #9
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00c      	beq.n	8003c92 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003c88:	69b9      	ldr	r1, [r7, #24]
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 ff35 	bl	8004afa <I2C_Slave_ADDR>
 8003c90:	e066      	b.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	091b      	lsrs	r3, r3, #4
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d009      	beq.n	8003cb2 <HAL_I2C_EV_IRQHandler+0x22e>
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	0a5b      	lsrs	r3, r3, #9
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 ff70 	bl	8004b90 <I2C_Slave_STOPF>
 8003cb0:	e056      	b.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003cb2:	7bbb      	ldrb	r3, [r7, #14]
 8003cb4:	2b21      	cmp	r3, #33	@ 0x21
 8003cb6:	d002      	beq.n	8003cbe <HAL_I2C_EV_IRQHandler+0x23a>
 8003cb8:	7bbb      	ldrb	r3, [r7, #14]
 8003cba:	2b29      	cmp	r3, #41	@ 0x29
 8003cbc:	d125      	bne.n	8003d0a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	09db      	lsrs	r3, r3, #7
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00f      	beq.n	8003cea <HAL_I2C_EV_IRQHandler+0x266>
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	0a9b      	lsrs	r3, r3, #10
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d009      	beq.n	8003cea <HAL_I2C_EV_IRQHandler+0x266>
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	089b      	lsrs	r3, r3, #2
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d103      	bne.n	8003cea <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 fe4b 	bl	800497e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce8:	e039      	b.n	8003d5e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	089b      	lsrs	r3, r3, #2
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d033      	beq.n	8003d5e <HAL_I2C_EV_IRQHandler+0x2da>
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	0a5b      	lsrs	r3, r3, #9
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d02d      	beq.n	8003d5e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fe78 	bl	80049f8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d08:	e029      	b.n	8003d5e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	099b      	lsrs	r3, r3, #6
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00f      	beq.n	8003d36 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	0a9b      	lsrs	r3, r3, #10
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d009      	beq.n	8003d36 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	089b      	lsrs	r3, r3, #2
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d103      	bne.n	8003d36 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 fe83 	bl	8004a3a <I2C_SlaveReceive_RXNE>
 8003d34:	e014      	b.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	089b      	lsrs	r3, r3, #2
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00e      	beq.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	0a5b      	lsrs	r3, r3, #9
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d008      	beq.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 feb1 	bl	8004ab6 <I2C_SlaveReceive_BTF>
 8003d54:	e004      	b.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003d56:	bf00      	nop
 8003d58:	e002      	b.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d5a:	bf00      	nop
 8003d5c:	e000      	b.n	8003d60 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d5e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003d60:	3720      	adds	r7, #32
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b083      	sub	sp, #12
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr

08003da2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003da2:	b480      	push	{r7}
 8003da4:	b083      	sub	sp, #12
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b083      	sub	sp, #12
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	70fb      	strb	r3, [r7, #3]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003dc6:	bf00      	nop
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b083      	sub	sp, #12
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	b084      	sub	sp, #16
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e44:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e4c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d150      	bne.n	8003efe <I2C_MasterTransmit_TXE+0xc8>
 8003e5c:	7bfb      	ldrb	r3, [r7, #15]
 8003e5e:	2b21      	cmp	r3, #33	@ 0x21
 8003e60:	d14d      	bne.n	8003efe <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d01d      	beq.n	8003ea4 <I2C_MasterTransmit_TXE+0x6e>
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	2b20      	cmp	r3, #32
 8003e6c:	d01a      	beq.n	8003ea4 <I2C_MasterTransmit_TXE+0x6e>
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e74:	d016      	beq.n	8003ea4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e84:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2211      	movs	r2, #17
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff ff62 	bl	8003d66 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ea2:	e060      	b.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003eb2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b40      	cmp	r3, #64	@ 0x40
 8003edc:	d107      	bne.n	8003eee <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7ff ff7d 	bl	8003de6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003eec:	e03b      	b.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff ff35 	bl	8003d66 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003efc:	e033      	b.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003efe:	7bfb      	ldrb	r3, [r7, #15]
 8003f00:	2b21      	cmp	r3, #33	@ 0x21
 8003f02:	d005      	beq.n	8003f10 <I2C_MasterTransmit_TXE+0xda>
 8003f04:	7bbb      	ldrb	r3, [r7, #14]
 8003f06:	2b40      	cmp	r3, #64	@ 0x40
 8003f08:	d12d      	bne.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
 8003f0c:	2b22      	cmp	r3, #34	@ 0x22
 8003f0e:	d12a      	bne.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d108      	bne.n	8003f2c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f28:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003f2a:	e01c      	b.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b40      	cmp	r3, #64	@ 0x40
 8003f36:	d103      	bne.n	8003f40 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 f88e 	bl	800405a <I2C_MemoryTransmit_TXE_BTF>
}
 8003f3e:	e012      	b.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	781a      	ldrb	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f50:	1c5a      	adds	r2, r3, #1
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003f64:	e7ff      	b.n	8003f66 <I2C_MasterTransmit_TXE+0x130>
 8003f66:	bf00      	nop
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b084      	sub	sp, #16
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b21      	cmp	r3, #33	@ 0x21
 8003f86:	d164      	bne.n	8004052 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d012      	beq.n	8003fb8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	781a      	ldrb	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003fb6:	e04c      	b.n	8004052 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2b08      	cmp	r3, #8
 8003fbc:	d01d      	beq.n	8003ffa <I2C_MasterTransmit_BTF+0x8c>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2b20      	cmp	r3, #32
 8003fc2:	d01a      	beq.n	8003ffa <I2C_MasterTransmit_BTF+0x8c>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fca:	d016      	beq.n	8003ffa <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003fda:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2211      	movs	r2, #17
 8003fe0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2220      	movs	r2, #32
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7ff feb7 	bl	8003d66 <HAL_I2C_MasterTxCpltCallback>
}
 8003ff8:	e02b      	b.n	8004052 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004008:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004018:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2220      	movs	r2, #32
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b40      	cmp	r3, #64	@ 0x40
 8004032:	d107      	bne.n	8004044 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f7ff fed2 	bl	8003de6 <HAL_I2C_MemTxCpltCallback>
}
 8004042:	e006      	b.n	8004052 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f7ff fe8a 	bl	8003d66 <HAL_I2C_MasterTxCpltCallback>
}
 8004052:	bf00      	nop
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b084      	sub	sp, #16
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004068:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800406e:	2b00      	cmp	r3, #0
 8004070:	d11d      	bne.n	80040ae <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004076:	2b01      	cmp	r3, #1
 8004078:	d10b      	bne.n	8004092 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800407e:	b2da      	uxtb	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800408a:	1c9a      	adds	r2, r3, #2
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004090:	e077      	b.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004096:	b29b      	uxth	r3, r3
 8004098:	121b      	asrs	r3, r3, #8
 800409a:	b2da      	uxtb	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80040ac:	e069      	b.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d10b      	bne.n	80040ce <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80040cc:	e059      	b.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d152      	bne.n	800417c <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	2b22      	cmp	r3, #34	@ 0x22
 80040da:	d10d      	bne.n	80040f8 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040ea:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80040f6:	e044      	b.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d015      	beq.n	800412e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004102:	7bfb      	ldrb	r3, [r7, #15]
 8004104:	2b21      	cmp	r3, #33	@ 0x21
 8004106:	d112      	bne.n	800412e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	781a      	ldrb	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800412c:	e029      	b.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004132:	b29b      	uxth	r3, r3
 8004134:	2b00      	cmp	r3, #0
 8004136:	d124      	bne.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	2b21      	cmp	r3, #33	@ 0x21
 800413c:	d121      	bne.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800414c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800415c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7ff fe36 	bl	8003de6 <HAL_I2C_MemTxCpltCallback>
}
 800417a:	e002      	b.n	8004182 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff f811 	bl	80031a4 <I2C_Flush_DR>
}
 8004182:	bf00      	nop
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b084      	sub	sp, #16
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b22      	cmp	r3, #34	@ 0x22
 800419c:	f040 80b9 	bne.w	8004312 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a4:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	2b03      	cmp	r3, #3
 80041b2:	d921      	bls.n	80041f8 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691a      	ldr	r2, [r3, #16]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	b2d2      	uxtb	r2, r2
 80041c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041de:	b29b      	uxth	r3, r3
 80041e0:	2b03      	cmp	r3, #3
 80041e2:	f040 8096 	bne.w	8004312 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041f4:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80041f6:	e08c      	b.n	8004312 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d07f      	beq.n	8004300 <I2C_MasterReceive_RXNE+0x176>
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d002      	beq.n	800420c <I2C_MasterReceive_RXNE+0x82>
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d179      	bne.n	8004300 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f001 faf1 	bl	80057f4 <I2C_WaitOnSTOPRequestThroughIT>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d14c      	bne.n	80042b2 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004226:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004236:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	691a      	ldr	r2, [r3, #16]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424a:	1c5a      	adds	r2, r3, #1
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b40      	cmp	r3, #64	@ 0x40
 8004270:	d10a      	bne.n	8004288 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7ff fdba 	bl	8003dfa <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004286:	e044      	b.n	8004312 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2b08      	cmp	r3, #8
 8004294:	d002      	beq.n	800429c <I2C_MasterReceive_RXNE+0x112>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2b20      	cmp	r3, #32
 800429a:	d103      	bne.n	80042a4 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80042a2:	e002      	b.n	80042aa <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2212      	movs	r2, #18
 80042a8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f7ff fd65 	bl	8003d7a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80042b0:	e02f      	b.n	8004312 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042c0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d4:	1c5a      	adds	r2, r3, #1
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b01      	subs	r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f7ff fd88 	bl	8003e0e <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80042fe:	e008      	b.n	8004312 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800430e:	605a      	str	r2, [r3, #4]
}
 8004310:	e7ff      	b.n	8004312 <I2C_MasterReceive_RXNE+0x188>
 8004312:	bf00      	nop
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b084      	sub	sp, #16
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004326:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b04      	cmp	r3, #4
 8004330:	d11b      	bne.n	800436a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004340:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435e:	b29b      	uxth	r3, r3
 8004360:	3b01      	subs	r3, #1
 8004362:	b29a      	uxth	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004368:	e0c4      	b.n	80044f4 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436e:	b29b      	uxth	r3, r3
 8004370:	2b03      	cmp	r3, #3
 8004372:	d129      	bne.n	80043c8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004382:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b04      	cmp	r3, #4
 8004388:	d00a      	beq.n	80043a0 <I2C_MasterReceive_BTF+0x86>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2b02      	cmp	r3, #2
 800438e:	d007      	beq.n	80043a0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800439e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	691a      	ldr	r2, [r3, #16]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	b2d2      	uxtb	r2, r2
 80043ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043bc:	b29b      	uxth	r3, r3
 80043be:	3b01      	subs	r3, #1
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80043c6:	e095      	b.n	80044f4 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d17d      	bne.n	80044ce <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d002      	beq.n	80043de <I2C_MasterReceive_BTF+0xc4>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2b10      	cmp	r3, #16
 80043dc:	d108      	bne.n	80043f0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043ec:	601a      	str	r2, [r3, #0]
 80043ee:	e016      	b.n	800441e <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	d002      	beq.n	80043fc <I2C_MasterReceive_BTF+0xe2>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d108      	bne.n	800440e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	e007      	b.n	800441e <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800441c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b01      	subs	r3, #1
 800443e:	b29a      	uxth	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691a      	ldr	r2, [r3, #16]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004460:	b29b      	uxth	r3, r3
 8004462:	3b01      	subs	r3, #1
 8004464:	b29a      	uxth	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004478:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2220      	movs	r2, #32
 800447e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b40      	cmp	r3, #64	@ 0x40
 800448c:	d10a      	bne.n	80044a4 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff fcac 	bl	8003dfa <HAL_I2C_MemRxCpltCallback>
}
 80044a2:	e027      	b.n	80044f4 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d002      	beq.n	80044b8 <I2C_MasterReceive_BTF+0x19e>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2b20      	cmp	r3, #32
 80044b6:	d103      	bne.n	80044c0 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80044be:	e002      	b.n	80044c6 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2212      	movs	r2, #18
 80044c4:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7ff fc57 	bl	8003d7a <HAL_I2C_MasterRxCpltCallback>
}
 80044cc:	e012      	b.n	80044f4 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80044f4:	bf00      	nop
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b40      	cmp	r3, #64	@ 0x40
 800450e:	d117      	bne.n	8004540 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004514:	2b00      	cmp	r3, #0
 8004516:	d109      	bne.n	800452c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451c:	b2db      	uxtb	r3, r3
 800451e:	461a      	mov	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004528:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800452a:	e067      	b.n	80045fc <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004530:	b2db      	uxtb	r3, r3
 8004532:	f043 0301 	orr.w	r3, r3, #1
 8004536:	b2da      	uxtb	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	611a      	str	r2, [r3, #16]
}
 800453e:	e05d      	b.n	80045fc <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004548:	d133      	bne.n	80045b2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b21      	cmp	r3, #33	@ 0x21
 8004554:	d109      	bne.n	800456a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455a:	b2db      	uxtb	r3, r3
 800455c:	461a      	mov	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004566:	611a      	str	r2, [r3, #16]
 8004568:	e008      	b.n	800457c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456e:	b2db      	uxtb	r3, r3
 8004570:	f043 0301 	orr.w	r3, r3, #1
 8004574:	b2da      	uxtb	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004580:	2b00      	cmp	r3, #0
 8004582:	d004      	beq.n	800458e <I2C_Master_SB+0x92>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800458a:	2b00      	cmp	r3, #0
 800458c:	d108      	bne.n	80045a0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004592:	2b00      	cmp	r3, #0
 8004594:	d032      	beq.n	80045fc <I2C_Master_SB+0x100>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459c:	2b00      	cmp	r3, #0
 800459e:	d02d      	beq.n	80045fc <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045ae:	605a      	str	r2, [r3, #4]
}
 80045b0:	e024      	b.n	80045fc <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d10e      	bne.n	80045d8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045be:	b29b      	uxth	r3, r3
 80045c0:	11db      	asrs	r3, r3, #7
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	f003 0306 	and.w	r3, r3, #6
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	f063 030f 	orn	r3, r3, #15
 80045ce:	b2da      	uxtb	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	611a      	str	r2, [r3, #16]
}
 80045d6:	e011      	b.n	80045fc <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d10d      	bne.n	80045fc <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	11db      	asrs	r3, r3, #7
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	f003 0306 	and.w	r3, r3, #6
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	f063 030e 	orn	r3, r3, #14
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	611a      	str	r2, [r3, #16]
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004614:	b2da      	uxtb	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004620:	2b00      	cmp	r3, #0
 8004622:	d004      	beq.n	800462e <I2C_Master_ADD10+0x26>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462a:	2b00      	cmp	r3, #0
 800462c:	d108      	bne.n	8004640 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00c      	beq.n	8004650 <I2C_Master_ADD10+0x48>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463c:	2b00      	cmp	r3, #0
 800463e:	d007      	beq.n	8004650 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800464e:	605a      	str	r2, [r3, #4]
  }
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800465c:	b480      	push	{r7}
 800465e:	b091      	sub	sp, #68	@ 0x44
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800466a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004672:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004678:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b22      	cmp	r3, #34	@ 0x22
 8004684:	f040 8169 	bne.w	800495a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10f      	bne.n	80046b0 <I2C_Master_ADDR+0x54>
 8004690:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004694:	2b40      	cmp	r3, #64	@ 0x40
 8004696:	d10b      	bne.n	80046b0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004698:	2300      	movs	r3, #0
 800469a:	633b      	str	r3, [r7, #48]	@ 0x30
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80046ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ae:	e160      	b.n	8004972 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d11d      	bne.n	80046f4 <I2C_Master_ADDR+0x98>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80046c0:	d118      	bne.n	80046f4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046c2:	2300      	movs	r3, #0
 80046c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046e6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046ec:	1c5a      	adds	r2, r3, #1
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	651a      	str	r2, [r3, #80]	@ 0x50
 80046f2:	e13e      	b.n	8004972 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d113      	bne.n	8004726 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046fe:	2300      	movs	r3, #0
 8004700:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	62bb      	str	r3, [r7, #40]	@ 0x28
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004712:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	e115      	b.n	8004952 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800472a:	b29b      	uxth	r3, r3
 800472c:	2b01      	cmp	r3, #1
 800472e:	f040 808a 	bne.w	8004846 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004734:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004738:	d137      	bne.n	80047aa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004748:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004754:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004758:	d113      	bne.n	8004782 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004768:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476a:	2300      	movs	r3, #0
 800476c:	627b      	str	r3, [r7, #36]	@ 0x24
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	627b      	str	r3, [r7, #36]	@ 0x24
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	627b      	str	r3, [r7, #36]	@ 0x24
 800477e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004780:	e0e7      	b.n	8004952 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004782:	2300      	movs	r3, #0
 8004784:	623b      	str	r3, [r7, #32]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	623b      	str	r3, [r7, #32]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	623b      	str	r3, [r7, #32]
 8004796:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	e0d3      	b.n	8004952 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80047aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d02e      	beq.n	800480e <I2C_Master_ADDR+0x1b2>
 80047b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047b2:	2b20      	cmp	r3, #32
 80047b4:	d02b      	beq.n	800480e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80047b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047b8:	2b12      	cmp	r3, #18
 80047ba:	d102      	bne.n	80047c2 <I2C_Master_ADDR+0x166>
 80047bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d125      	bne.n	800480e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80047c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	d00e      	beq.n	80047e6 <I2C_Master_ADDR+0x18a>
 80047c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d00b      	beq.n	80047e6 <I2C_Master_ADDR+0x18a>
 80047ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d0:	2b10      	cmp	r3, #16
 80047d2:	d008      	beq.n	80047e6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	e007      	b.n	80047f6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047f4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f6:	2300      	movs	r3, #0
 80047f8:	61fb      	str	r3, [r7, #28]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	61fb      	str	r3, [r7, #28]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	61fb      	str	r3, [r7, #28]
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	e0a1      	b.n	8004952 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800481c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800481e:	2300      	movs	r3, #0
 8004820:	61bb      	str	r3, [r7, #24]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	61bb      	str	r3, [r7, #24]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	61bb      	str	r3, [r7, #24]
 8004832:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	e085      	b.n	8004952 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484a:	b29b      	uxth	r3, r3
 800484c:	2b02      	cmp	r3, #2
 800484e:	d14d      	bne.n	80048ec <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004852:	2b04      	cmp	r3, #4
 8004854:	d016      	beq.n	8004884 <I2C_Master_ADDR+0x228>
 8004856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004858:	2b02      	cmp	r3, #2
 800485a:	d013      	beq.n	8004884 <I2C_Master_ADDR+0x228>
 800485c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485e:	2b10      	cmp	r3, #16
 8004860:	d010      	beq.n	8004884 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004870:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004880:	601a      	str	r2, [r3, #0]
 8004882:	e007      	b.n	8004894 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004892:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800489e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a2:	d117      	bne.n	80048d4 <I2C_Master_ADDR+0x278>
 80048a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048aa:	d00b      	beq.n	80048c4 <I2C_Master_ADDR+0x268>
 80048ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d008      	beq.n	80048c4 <I2C_Master_ADDR+0x268>
 80048b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d005      	beq.n	80048c4 <I2C_Master_ADDR+0x268>
 80048b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ba:	2b10      	cmp	r3, #16
 80048bc:	d002      	beq.n	80048c4 <I2C_Master_ADDR+0x268>
 80048be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c0:	2b20      	cmp	r3, #32
 80048c2:	d107      	bne.n	80048d4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80048d2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	617b      	str	r3, [r7, #20]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	617b      	str	r3, [r7, #20]
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	e032      	b.n	8004952 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048fa:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004906:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800490a:	d117      	bne.n	800493c <I2C_Master_ADDR+0x2e0>
 800490c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800490e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004912:	d00b      	beq.n	800492c <I2C_Master_ADDR+0x2d0>
 8004914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004916:	2b01      	cmp	r3, #1
 8004918:	d008      	beq.n	800492c <I2C_Master_ADDR+0x2d0>
 800491a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800491c:	2b08      	cmp	r3, #8
 800491e:	d005      	beq.n	800492c <I2C_Master_ADDR+0x2d0>
 8004920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004922:	2b10      	cmp	r3, #16
 8004924:	d002      	beq.n	800492c <I2C_Master_ADDR+0x2d0>
 8004926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004928:	2b20      	cmp	r3, #32
 800492a:	d107      	bne.n	800493c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800493a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800493c:	2300      	movs	r3, #0
 800493e:	613b      	str	r3, [r7, #16]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	613b      	str	r3, [r7, #16]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	613b      	str	r3, [r7, #16]
 8004950:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004958:	e00b      	b.n	8004972 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800495a:	2300      	movs	r3, #0
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	60fb      	str	r3, [r7, #12]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	68fb      	ldr	r3, [r7, #12]
}
 8004970:	e7ff      	b.n	8004972 <I2C_Master_ADDR+0x316>
 8004972:	bf00      	nop
 8004974:	3744      	adds	r7, #68	@ 0x44
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b084      	sub	sp, #16
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800498c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004992:	b29b      	uxth	r3, r3
 8004994:	2b00      	cmp	r3, #0
 8004996:	d02b      	beq.n	80049f0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	781a      	ldrb	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	3b01      	subs	r3, #1
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d114      	bne.n	80049f0 <I2C_SlaveTransmit_TXE+0x72>
 80049c6:	7bfb      	ldrb	r3, [r7, #15]
 80049c8:	2b29      	cmp	r3, #41	@ 0x29
 80049ca:	d111      	bne.n	80049f0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049da:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2221      	movs	r2, #33	@ 0x21
 80049e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2228      	movs	r2, #40	@ 0x28
 80049e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7ff f9cf 	bl	8003d8e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80049f0:	bf00      	nop
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d011      	beq.n	8004a2e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0e:	781a      	ldrb	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b084      	sub	sp, #16
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a48:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d02c      	beq.n	8004aae <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	691a      	ldr	r2, [r3, #16]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	3b01      	subs	r3, #1
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d114      	bne.n	8004aae <I2C_SlaveReceive_RXNE+0x74>
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
 8004a86:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a88:	d111      	bne.n	8004aae <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a98:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2222      	movs	r2, #34	@ 0x22
 8004a9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2228      	movs	r2, #40	@ 0x28
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f7ff f97a 	bl	8003da2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004aae:	bf00      	nop
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	b083      	sub	sp, #12
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d012      	beq.n	8004aee <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	691a      	ldr	r2, [r3, #16]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ada:	1c5a      	adds	r2, r3, #1
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	b29a      	uxth	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004aee:	bf00      	nop
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
 8004b02:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004b04:	2300      	movs	r3, #0
 8004b06:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b14:	2b28      	cmp	r3, #40	@ 0x28
 8004b16:	d127      	bne.n	8004b68 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b26:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	089b      	lsrs	r3, r3, #2
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d101      	bne.n	8004b38 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004b34:	2301      	movs	r3, #1
 8004b36:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	09db      	lsrs	r3, r3, #7
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d103      	bne.n	8004b4c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	81bb      	strh	r3, [r7, #12]
 8004b4a:	e002      	b.n	8004b52 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004b5a:	89ba      	ldrh	r2, [r7, #12]
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	4619      	mov	r1, r3
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7ff f928 	bl	8003db6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004b66:	e00e      	b.n	8004b86 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b68:	2300      	movs	r3, #0
 8004b6a:	60bb      	str	r3, [r7, #8]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	60bb      	str	r3, [r7, #8]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	60bb      	str	r3, [r7, #8]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004b86:	bf00      	nop
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
	...

08004b90 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b9e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004bae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60bb      	str	r3, [r7, #8]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	60bb      	str	r3, [r7, #8]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0201 	orr.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bdc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004be8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bec:	d172      	bne.n	8004cd4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
 8004bf0:	2b22      	cmp	r3, #34	@ 0x22
 8004bf2:	d002      	beq.n	8004bfa <I2C_Slave_STOPF+0x6a>
 8004bf4:	7bfb      	ldrb	r3, [r7, #15]
 8004bf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bf8:	d135      	bne.n	8004c66 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d005      	beq.n	8004c1e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c16:	f043 0204 	orr.w	r2, r3, #4
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7fd ffc5 	bl	8002bc2 <HAL_DMA_GetState>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d049      	beq.n	8004cd2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c42:	4a69      	ldr	r2, [pc, #420]	@ (8004de8 <I2C_Slave_STOPF+0x258>)
 8004c44:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fd ff97 	bl	8002b7e <HAL_DMA_Abort_IT>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d03d      	beq.n	8004cd2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c60:	4610      	mov	r0, r2
 8004c62:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c64:	e035      	b.n	8004cd2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c82:	f043 0204 	orr.w	r2, r3, #4
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c98:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fd ff8f 	bl	8002bc2 <HAL_DMA_GetState>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d014      	beq.n	8004cd4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cae:	4a4e      	ldr	r2, [pc, #312]	@ (8004de8 <I2C_Slave_STOPF+0x258>)
 8004cb0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7fd ff61 	bl	8002b7e <HAL_DMA_Abort_IT>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d008      	beq.n	8004cd4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ccc:	4610      	mov	r0, r2
 8004cce:	4798      	blx	r3
 8004cd0:	e000      	b.n	8004cd4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004cd2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d03e      	beq.n	8004d5c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d112      	bne.n	8004d12 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	1c5a      	adds	r2, r3, #1
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d1c:	2b40      	cmp	r3, #64	@ 0x40
 8004d1e:	d112      	bne.n	8004d46 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	691a      	ldr	r2, [r3, #16]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	b2d2      	uxtb	r2, r2
 8004d2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d32:	1c5a      	adds	r2, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d54:	f043 0204 	orr.w	r2, r3, #4
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d003      	beq.n	8004d6c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f000 f843 	bl	8004df0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004d6a:	e039      	b.n	8004de0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d6c:	7bfb      	ldrb	r3, [r7, #15]
 8004d6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d70:	d109      	bne.n	8004d86 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2228      	movs	r2, #40	@ 0x28
 8004d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f7ff f80e 	bl	8003da2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b28      	cmp	r3, #40	@ 0x28
 8004d90:	d111      	bne.n	8004db6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a15      	ldr	r2, [pc, #84]	@ (8004dec <I2C_Slave_STOPF+0x25c>)
 8004d96:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2220      	movs	r2, #32
 8004da2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7ff f80f 	bl	8003dd2 <HAL_I2C_ListenCpltCallback>
}
 8004db4:	e014      	b.n	8004de0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dba:	2b22      	cmp	r3, #34	@ 0x22
 8004dbc:	d002      	beq.n	8004dc4 <I2C_Slave_STOPF+0x234>
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	2b22      	cmp	r3, #34	@ 0x22
 8004dc2:	d10d      	bne.n	8004de0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7fe ffe1 	bl	8003da2 <HAL_I2C_SlaveRxCpltCallback>
}
 8004de0:	bf00      	nop
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	08005351 	.word	0x08005351
 8004dec:	ffff0000 	.word	0xffff0000

08004df0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dfe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e06:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004e08:	7bbb      	ldrb	r3, [r7, #14]
 8004e0a:	2b10      	cmp	r3, #16
 8004e0c:	d002      	beq.n	8004e14 <I2C_ITError+0x24>
 8004e0e:	7bbb      	ldrb	r3, [r7, #14]
 8004e10:	2b40      	cmp	r3, #64	@ 0x40
 8004e12:	d10a      	bne.n	8004e2a <I2C_ITError+0x3a>
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	2b22      	cmp	r3, #34	@ 0x22
 8004e18:	d107      	bne.n	8004e2a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e28:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
 8004e2c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004e30:	2b28      	cmp	r3, #40	@ 0x28
 8004e32:	d107      	bne.n	8004e44 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2228      	movs	r2, #40	@ 0x28
 8004e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004e42:	e015      	b.n	8004e70 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e52:	d00a      	beq.n	8004e6a <I2C_ITError+0x7a>
 8004e54:	7bfb      	ldrb	r3, [r7, #15]
 8004e56:	2b60      	cmp	r3, #96	@ 0x60
 8004e58:	d007      	beq.n	8004e6a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e7e:	d162      	bne.n	8004f46 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e8e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d020      	beq.n	8004ee0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea2:	4a6a      	ldr	r2, [pc, #424]	@ (800504c <I2C_ITError+0x25c>)
 8004ea4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fd fe67 	bl	8002b7e <HAL_DMA_Abort_IT>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 8089 	beq.w	8004fca <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0201 	bic.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2220      	movs	r2, #32
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ed4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004eda:	4610      	mov	r0, r2
 8004edc:	4798      	blx	r3
 8004ede:	e074      	b.n	8004fca <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee4:	4a59      	ldr	r2, [pc, #356]	@ (800504c <I2C_ITError+0x25c>)
 8004ee6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7fd fe46 	bl	8002b7e <HAL_DMA_Abort_IT>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d068      	beq.n	8004fca <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f02:	2b40      	cmp	r3, #64	@ 0x40
 8004f04:	d10b      	bne.n	8004f1e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	691a      	ldr	r2, [r3, #16]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f10:	b2d2      	uxtb	r2, r2
 8004f12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 0201 	bic.w	r2, r2, #1
 8004f2c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f40:	4610      	mov	r0, r2
 8004f42:	4798      	blx	r3
 8004f44:	e041      	b.n	8004fca <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b60      	cmp	r3, #96	@ 0x60
 8004f50:	d125      	bne.n	8004f9e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2220      	movs	r2, #32
 8004f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f6a:	2b40      	cmp	r3, #64	@ 0x40
 8004f6c:	d10b      	bne.n	8004f86 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	691a      	ldr	r2, [r3, #16]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f78:	b2d2      	uxtb	r2, r2
 8004f7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f80:	1c5a      	adds	r2, r3, #1
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0201 	bic.w	r2, r2, #1
 8004f94:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7fe ff43 	bl	8003e22 <HAL_I2C_AbortCpltCallback>
 8004f9c:	e015      	b.n	8004fca <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa8:	2b40      	cmp	r3, #64	@ 0x40
 8004faa:	d10b      	bne.n	8004fc4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	691a      	ldr	r2, [r3, #16]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb6:	b2d2      	uxtb	r2, r2
 8004fb8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f7fe ff22 	bl	8003e0e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fce:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10e      	bne.n	8004ff8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d109      	bne.n	8004ff8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d104      	bne.n	8004ff8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d007      	beq.n	8005008 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005006:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800500e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b04      	cmp	r3, #4
 800501a:	d113      	bne.n	8005044 <I2C_ITError+0x254>
 800501c:	7bfb      	ldrb	r3, [r7, #15]
 800501e:	2b28      	cmp	r3, #40	@ 0x28
 8005020:	d110      	bne.n	8005044 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a0a      	ldr	r2, [pc, #40]	@ (8005050 <I2C_ITError+0x260>)
 8005026:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7fe fec7 	bl	8003dd2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005044:	bf00      	nop
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	08005351 	.word	0x08005351
 8005050:	ffff0000 	.word	0xffff0000

08005054 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af02      	add	r7, sp, #8
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	4608      	mov	r0, r1
 800505e:	4611      	mov	r1, r2
 8005060:	461a      	mov	r2, r3
 8005062:	4603      	mov	r3, r0
 8005064:	817b      	strh	r3, [r7, #10]
 8005066:	460b      	mov	r3, r1
 8005068:	813b      	strh	r3, [r7, #8]
 800506a:	4613      	mov	r3, r2
 800506c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800507c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800507e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	6a3b      	ldr	r3, [r7, #32]
 8005084:	2200      	movs	r2, #0
 8005086:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f000 fa08 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00d      	beq.n	80050b2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a4:	d103      	bne.n	80050ae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e05f      	b.n	8005172 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050b2:	897b      	ldrh	r3, [r7, #10]
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	461a      	mov	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c4:	6a3a      	ldr	r2, [r7, #32]
 80050c6:	492d      	ldr	r1, [pc, #180]	@ (800517c <I2C_RequestMemoryWrite+0x128>)
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 fa63 	bl	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e04c      	b.n	8005172 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050d8:	2300      	movs	r3, #0
 80050da:	617b      	str	r3, [r7, #20]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	695b      	ldr	r3, [r3, #20]
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	617b      	str	r3, [r7, #20]
 80050ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f0:	6a39      	ldr	r1, [r7, #32]
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 faee 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00d      	beq.n	800511a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005102:	2b04      	cmp	r3, #4
 8005104:	d107      	bne.n	8005116 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005114:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e02b      	b.n	8005172 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d105      	bne.n	800512c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005120:	893b      	ldrh	r3, [r7, #8]
 8005122:	b2da      	uxtb	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	611a      	str	r2, [r3, #16]
 800512a:	e021      	b.n	8005170 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800512c:	893b      	ldrh	r3, [r7, #8]
 800512e:	0a1b      	lsrs	r3, r3, #8
 8005130:	b29b      	uxth	r3, r3
 8005132:	b2da      	uxtb	r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800513a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800513c:	6a39      	ldr	r1, [r7, #32]
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 fac8 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00d      	beq.n	8005166 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514e:	2b04      	cmp	r3, #4
 8005150:	d107      	bne.n	8005162 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005160:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e005      	b.n	8005172 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005166:	893b      	ldrh	r3, [r7, #8]
 8005168:	b2da      	uxtb	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3718      	adds	r7, #24
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	00010002 	.word	0x00010002

08005180 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b088      	sub	sp, #32
 8005184:	af02      	add	r7, sp, #8
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	4608      	mov	r0, r1
 800518a:	4611      	mov	r1, r2
 800518c:	461a      	mov	r2, r3
 800518e:	4603      	mov	r3, r0
 8005190:	817b      	strh	r3, [r7, #10]
 8005192:	460b      	mov	r3, r1
 8005194:	813b      	strh	r3, [r7, #8]
 8005196:	4613      	mov	r3, r2
 8005198:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051a8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f000 f96a 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00d      	beq.n	80051ee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e0:	d103      	bne.n	80051ea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e0aa      	b.n	8005344 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051ee:	897b      	ldrh	r3, [r7, #10]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	461a      	mov	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80051fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	6a3a      	ldr	r2, [r7, #32]
 8005202:	4952      	ldr	r1, [pc, #328]	@ (800534c <I2C_RequestMemoryRead+0x1cc>)
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 f9c5 	bl	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e097      	b.n	8005344 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005214:	2300      	movs	r3, #0
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	617b      	str	r3, [r7, #20]
 8005228:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800522a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800522c:	6a39      	ldr	r1, [r7, #32]
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f000 fa50 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d00d      	beq.n	8005256 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800523e:	2b04      	cmp	r3, #4
 8005240:	d107      	bne.n	8005252 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005250:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e076      	b.n	8005344 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005256:	88fb      	ldrh	r3, [r7, #6]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d105      	bne.n	8005268 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800525c:	893b      	ldrh	r3, [r7, #8]
 800525e:	b2da      	uxtb	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	611a      	str	r2, [r3, #16]
 8005266:	e021      	b.n	80052ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005268:	893b      	ldrh	r3, [r7, #8]
 800526a:	0a1b      	lsrs	r3, r3, #8
 800526c:	b29b      	uxth	r3, r3
 800526e:	b2da      	uxtb	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005278:	6a39      	ldr	r1, [r7, #32]
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f000 fa2a 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00d      	beq.n	80052a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528a:	2b04      	cmp	r3, #4
 800528c:	d107      	bne.n	800529e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800529c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e050      	b.n	8005344 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052a2:	893b      	ldrh	r3, [r7, #8]
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ae:	6a39      	ldr	r1, [r7, #32]
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 fa0f 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00d      	beq.n	80052d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c0:	2b04      	cmp	r3, #4
 80052c2:	d107      	bne.n	80052d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e035      	b.n	8005344 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	6a3b      	ldr	r3, [r7, #32]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f8d3 	bl	80054a0 <I2C_WaitOnFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00d      	beq.n	800531c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800530e:	d103      	bne.n	8005318 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005316:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	e013      	b.n	8005344 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800531c:	897b      	ldrh	r3, [r7, #10]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	b2da      	uxtb	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800532c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532e:	6a3a      	ldr	r2, [r7, #32]
 8005330:	4906      	ldr	r1, [pc, #24]	@ (800534c <I2C_RequestMemoryRead+0x1cc>)
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f92e 	bl	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3718      	adds	r7, #24
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	00010002 	.word	0x00010002

08005350 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005360:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005368:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800536a:	4b4b      	ldr	r3, [pc, #300]	@ (8005498 <I2C_DMAAbort+0x148>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	08db      	lsrs	r3, r3, #3
 8005370:	4a4a      	ldr	r2, [pc, #296]	@ (800549c <I2C_DMAAbort+0x14c>)
 8005372:	fba2 2303 	umull	r2, r3, r2, r3
 8005376:	0a1a      	lsrs	r2, r3, #8
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	00da      	lsls	r2, r3, #3
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d106      	bne.n	8005398 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	f043 0220 	orr.w	r2, r3, #32
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005396:	e00a      	b.n	80053ae <I2C_DMAAbort+0x5e>
    }
    count--;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	3b01      	subs	r3, #1
 800539c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053ac:	d0ea      	beq.n	8005384 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ba:	2200      	movs	r2, #0
 80053bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ca:	2200      	movs	r2, #0
 80053cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053dc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2200      	movs	r2, #0
 80053e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d003      	beq.n	80053f4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053f0:	2200      	movs	r2, #0
 80053f2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005400:	2200      	movs	r2, #0
 8005402:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f022 0201 	bic.w	r2, r2, #1
 8005412:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b60      	cmp	r3, #96	@ 0x60
 800541e:	d10e      	bne.n	800543e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	2220      	movs	r2, #32
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	2200      	movs	r2, #0
 8005434:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005436:	6978      	ldr	r0, [r7, #20]
 8005438:	f7fe fcf3 	bl	8003e22 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800543c:	e027      	b.n	800548e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800543e:	7cfb      	ldrb	r3, [r7, #19]
 8005440:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005444:	2b28      	cmp	r3, #40	@ 0x28
 8005446:	d117      	bne.n	8005478 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0201 	orr.w	r2, r2, #1
 8005456:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005466:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	2200      	movs	r2, #0
 800546c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2228      	movs	r2, #40	@ 0x28
 8005472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005476:	e007      	b.n	8005488 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2220      	movs	r2, #32
 800547c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005488:	6978      	ldr	r0, [r7, #20]
 800548a:	f7fe fcc0 	bl	8003e0e <HAL_I2C_ErrorCallback>
}
 800548e:	bf00      	nop
 8005490:	3718      	adds	r7, #24
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20000004 	.word	0x20000004
 800549c:	14f8b589 	.word	0x14f8b589

080054a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	603b      	str	r3, [r7, #0]
 80054ac:	4613      	mov	r3, r2
 80054ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054b0:	e048      	b.n	8005544 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b8:	d044      	beq.n	8005544 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ba:	f7fd f9af 	bl	800281c <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	683a      	ldr	r2, [r7, #0]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d302      	bcc.n	80054d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d139      	bne.n	8005544 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	0c1b      	lsrs	r3, r3, #16
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d10d      	bne.n	80054f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	43da      	mvns	r2, r3
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	4013      	ands	r3, r2
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	bf0c      	ite	eq
 80054ec:	2301      	moveq	r3, #1
 80054ee:	2300      	movne	r3, #0
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	461a      	mov	r2, r3
 80054f4:	e00c      	b.n	8005510 <I2C_WaitOnFlagUntilTimeout+0x70>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	43da      	mvns	r2, r3
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	4013      	ands	r3, r2
 8005502:	b29b      	uxth	r3, r3
 8005504:	2b00      	cmp	r3, #0
 8005506:	bf0c      	ite	eq
 8005508:	2301      	moveq	r3, #1
 800550a:	2300      	movne	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	461a      	mov	r2, r3
 8005510:	79fb      	ldrb	r3, [r7, #7]
 8005512:	429a      	cmp	r2, r3
 8005514:	d116      	bne.n	8005544 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005530:	f043 0220 	orr.w	r2, r3, #32
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e023      	b.n	800558c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	0c1b      	lsrs	r3, r3, #16
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b01      	cmp	r3, #1
 800554c:	d10d      	bne.n	800556a <I2C_WaitOnFlagUntilTimeout+0xca>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	695b      	ldr	r3, [r3, #20]
 8005554:	43da      	mvns	r2, r3
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	4013      	ands	r3, r2
 800555a:	b29b      	uxth	r3, r3
 800555c:	2b00      	cmp	r3, #0
 800555e:	bf0c      	ite	eq
 8005560:	2301      	moveq	r3, #1
 8005562:	2300      	movne	r3, #0
 8005564:	b2db      	uxtb	r3, r3
 8005566:	461a      	mov	r2, r3
 8005568:	e00c      	b.n	8005584 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	43da      	mvns	r2, r3
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	4013      	ands	r3, r2
 8005576:	b29b      	uxth	r3, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	bf0c      	ite	eq
 800557c:	2301      	moveq	r3, #1
 800557e:	2300      	movne	r3, #0
 8005580:	b2db      	uxtb	r3, r3
 8005582:	461a      	mov	r2, r3
 8005584:	79fb      	ldrb	r3, [r7, #7]
 8005586:	429a      	cmp	r2, r3
 8005588:	d093      	beq.n	80054b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
 80055a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055a2:	e071      	b.n	8005688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055b2:	d123      	bne.n	80055fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2220      	movs	r2, #32
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e8:	f043 0204 	orr.w	r2, r3, #4
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e067      	b.n	80056cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005602:	d041      	beq.n	8005688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005604:	f7fd f90a 	bl	800281c <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	429a      	cmp	r2, r3
 8005612:	d302      	bcc.n	800561a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d136      	bne.n	8005688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	0c1b      	lsrs	r3, r3, #16
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b01      	cmp	r3, #1
 8005622:	d10c      	bne.n	800563e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	43da      	mvns	r2, r3
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	4013      	ands	r3, r2
 8005630:	b29b      	uxth	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	bf14      	ite	ne
 8005636:	2301      	movne	r3, #1
 8005638:	2300      	moveq	r3, #0
 800563a:	b2db      	uxtb	r3, r3
 800563c:	e00b      	b.n	8005656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	43da      	mvns	r2, r3
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	4013      	ands	r3, r2
 800564a:	b29b      	uxth	r3, r3
 800564c:	2b00      	cmp	r3, #0
 800564e:	bf14      	ite	ne
 8005650:	2301      	movne	r3, #1
 8005652:	2300      	moveq	r3, #0
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d016      	beq.n	8005688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005674:	f043 0220 	orr.w	r2, r3, #32
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e021      	b.n	80056cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	0c1b      	lsrs	r3, r3, #16
 800568c:	b2db      	uxtb	r3, r3
 800568e:	2b01      	cmp	r3, #1
 8005690:	d10c      	bne.n	80056ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	43da      	mvns	r2, r3
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	4013      	ands	r3, r2
 800569e:	b29b      	uxth	r3, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	bf14      	ite	ne
 80056a4:	2301      	movne	r3, #1
 80056a6:	2300      	moveq	r3, #0
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	e00b      	b.n	80056c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	43da      	mvns	r2, r3
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4013      	ands	r3, r2
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	bf14      	ite	ne
 80056be:	2301      	movne	r3, #1
 80056c0:	2300      	moveq	r3, #0
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f47f af6d 	bne.w	80055a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056e0:	e034      	b.n	800574c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f000 f915 	bl	8005912 <I2C_IsAcknowledgeFailed>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d001      	beq.n	80056f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e034      	b.n	800575c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f8:	d028      	beq.n	800574c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056fa:	f7fd f88f 	bl	800281c <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	68ba      	ldr	r2, [r7, #8]
 8005706:	429a      	cmp	r2, r3
 8005708:	d302      	bcc.n	8005710 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d11d      	bne.n	800574c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800571a:	2b80      	cmp	r3, #128	@ 0x80
 800571c:	d016      	beq.n	800574c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2220      	movs	r2, #32
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005738:	f043 0220 	orr.w	r2, r3, #32
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e007      	b.n	800575c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005756:	2b80      	cmp	r3, #128	@ 0x80
 8005758:	d1c3      	bne.n	80056e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005770:	e034      	b.n	80057dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f000 f8cd 	bl	8005912 <I2C_IsAcknowledgeFailed>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e034      	b.n	80057ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005788:	d028      	beq.n	80057dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800578a:	f7fd f847 	bl	800281c <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	429a      	cmp	r2, r3
 8005798:	d302      	bcc.n	80057a0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d11d      	bne.n	80057dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	695b      	ldr	r3, [r3, #20]
 80057a6:	f003 0304 	and.w	r3, r3, #4
 80057aa:	2b04      	cmp	r3, #4
 80057ac:	d016      	beq.n	80057dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c8:	f043 0220 	orr.w	r2, r3, #32
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e007      	b.n	80057ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	f003 0304 	and.w	r3, r3, #4
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	d1c3      	bne.n	8005772 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005800:	4b13      	ldr	r3, [pc, #76]	@ (8005850 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	08db      	lsrs	r3, r3, #3
 8005806:	4a13      	ldr	r2, [pc, #76]	@ (8005854 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005808:	fba2 2303 	umull	r2, r3, r2, r3
 800580c:	0a1a      	lsrs	r2, r3, #8
 800580e:	4613      	mov	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	4413      	add	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	3b01      	subs	r3, #1
 800581a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d107      	bne.n	8005832 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005826:	f043 0220 	orr.w	r2, r3, #32
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e008      	b.n	8005844 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800583c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005840:	d0e9      	beq.n	8005816 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	20000004 	.word	0x20000004
 8005854:	14f8b589 	.word	0x14f8b589

08005858 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005864:	e049      	b.n	80058fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	f003 0310 	and.w	r3, r3, #16
 8005870:	2b10      	cmp	r3, #16
 8005872:	d119      	bne.n	80058a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f06f 0210 	mvn.w	r2, #16
 800587c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e030      	b.n	800590a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a8:	f7fc ffb8 	bl	800281c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d302      	bcc.n	80058be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d11d      	bne.n	80058fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	695b      	ldr	r3, [r3, #20]
 80058c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c8:	2b40      	cmp	r3, #64	@ 0x40
 80058ca:	d016      	beq.n	80058fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2220      	movs	r2, #32
 80058d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e6:	f043 0220 	orr.w	r2, r3, #32
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e007      	b.n	800590a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005904:	2b40      	cmp	r3, #64	@ 0x40
 8005906:	d1ae      	bne.n	8005866 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005912:	b480      	push	{r7}
 8005914:	b083      	sub	sp, #12
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	695b      	ldr	r3, [r3, #20]
 8005920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005928:	d11b      	bne.n	8005962 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005932:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2220      	movs	r2, #32
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594e:	f043 0204 	orr.w	r2, r3, #4
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e000      	b.n	8005964 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005962:	2300      	movs	r3, #0
}
 8005964:	4618      	mov	r0, r3
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005980:	d103      	bne.n	800598a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2201      	movs	r2, #1
 8005986:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005988:	e007      	b.n	800599a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005992:	d102      	bne.n	800599a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2208      	movs	r2, #8
 8005998:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800599a:	bf00      	nop
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
	...

080059a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b086      	sub	sp, #24
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d101      	bne.n	80059ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e267      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0301 	and.w	r3, r3, #1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d075      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059c6:	4b88      	ldr	r3, [pc, #544]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f003 030c 	and.w	r3, r3, #12
 80059ce:	2b04      	cmp	r3, #4
 80059d0:	d00c      	beq.n	80059ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059d2:	4b85      	ldr	r3, [pc, #532]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059da:	2b08      	cmp	r3, #8
 80059dc:	d112      	bne.n	8005a04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059de:	4b82      	ldr	r3, [pc, #520]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059ea:	d10b      	bne.n	8005a04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059ec:	4b7e      	ldr	r3, [pc, #504]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d05b      	beq.n	8005ab0 <HAL_RCC_OscConfig+0x108>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d157      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e242      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a0c:	d106      	bne.n	8005a1c <HAL_RCC_OscConfig+0x74>
 8005a0e:	4b76      	ldr	r3, [pc, #472]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a75      	ldr	r2, [pc, #468]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a18:	6013      	str	r3, [r2, #0]
 8005a1a:	e01d      	b.n	8005a58 <HAL_RCC_OscConfig+0xb0>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a24:	d10c      	bne.n	8005a40 <HAL_RCC_OscConfig+0x98>
 8005a26:	4b70      	ldr	r3, [pc, #448]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a6f      	ldr	r2, [pc, #444]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a30:	6013      	str	r3, [r2, #0]
 8005a32:	4b6d      	ldr	r3, [pc, #436]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a6c      	ldr	r2, [pc, #432]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a3c:	6013      	str	r3, [r2, #0]
 8005a3e:	e00b      	b.n	8005a58 <HAL_RCC_OscConfig+0xb0>
 8005a40:	4b69      	ldr	r3, [pc, #420]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a68      	ldr	r2, [pc, #416]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a4a:	6013      	str	r3, [r2, #0]
 8005a4c:	4b66      	ldr	r3, [pc, #408]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a65      	ldr	r2, [pc, #404]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d013      	beq.n	8005a88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a60:	f7fc fedc 	bl	800281c <HAL_GetTick>
 8005a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a66:	e008      	b.n	8005a7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a68:	f7fc fed8 	bl	800281c <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b64      	cmp	r3, #100	@ 0x64
 8005a74:	d901      	bls.n	8005a7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e207      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a7a:	4b5b      	ldr	r3, [pc, #364]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0f0      	beq.n	8005a68 <HAL_RCC_OscConfig+0xc0>
 8005a86:	e014      	b.n	8005ab2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a88:	f7fc fec8 	bl	800281c <HAL_GetTick>
 8005a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a8e:	e008      	b.n	8005aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a90:	f7fc fec4 	bl	800281c <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b64      	cmp	r3, #100	@ 0x64
 8005a9c:	d901      	bls.n	8005aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e1f3      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aa2:	4b51      	ldr	r3, [pc, #324]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1f0      	bne.n	8005a90 <HAL_RCC_OscConfig+0xe8>
 8005aae:	e000      	b.n	8005ab2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d063      	beq.n	8005b86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005abe:	4b4a      	ldr	r3, [pc, #296]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f003 030c 	and.w	r3, r3, #12
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00b      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aca:	4b47      	ldr	r3, [pc, #284]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ad2:	2b08      	cmp	r3, #8
 8005ad4:	d11c      	bne.n	8005b10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ad6:	4b44      	ldr	r3, [pc, #272]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d116      	bne.n	8005b10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ae2:	4b41      	ldr	r3, [pc, #260]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d005      	beq.n	8005afa <HAL_RCC_OscConfig+0x152>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d001      	beq.n	8005afa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e1c7      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005afa:	4b3b      	ldr	r3, [pc, #236]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	00db      	lsls	r3, r3, #3
 8005b08:	4937      	ldr	r1, [pc, #220]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b0e:	e03a      	b.n	8005b86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d020      	beq.n	8005b5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b18:	4b34      	ldr	r3, [pc, #208]	@ (8005bec <HAL_RCC_OscConfig+0x244>)
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1e:	f7fc fe7d 	bl	800281c <HAL_GetTick>
 8005b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b24:	e008      	b.n	8005b38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b26:	f7fc fe79 	bl	800281c <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e1a8      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b38:	4b2b      	ldr	r3, [pc, #172]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d0f0      	beq.n	8005b26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b44:	4b28      	ldr	r3, [pc, #160]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	00db      	lsls	r3, r3, #3
 8005b52:	4925      	ldr	r1, [pc, #148]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	600b      	str	r3, [r1, #0]
 8005b58:	e015      	b.n	8005b86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b5a:	4b24      	ldr	r3, [pc, #144]	@ (8005bec <HAL_RCC_OscConfig+0x244>)
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b60:	f7fc fe5c 	bl	800281c <HAL_GetTick>
 8005b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b66:	e008      	b.n	8005b7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b68:	f7fc fe58 	bl	800281c <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e187      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1f0      	bne.n	8005b68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0308 	and.w	r3, r3, #8
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d036      	beq.n	8005c00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d016      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b9a:	4b15      	ldr	r3, [pc, #84]	@ (8005bf0 <HAL_RCC_OscConfig+0x248>)
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba0:	f7fc fe3c 	bl	800281c <HAL_GetTick>
 8005ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ba6:	e008      	b.n	8005bba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ba8:	f7fc fe38 	bl	800281c <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d901      	bls.n	8005bba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e167      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bba:	4b0b      	ldr	r3, [pc, #44]	@ (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d0f0      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x200>
 8005bc6:	e01b      	b.n	8005c00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bc8:	4b09      	ldr	r3, [pc, #36]	@ (8005bf0 <HAL_RCC_OscConfig+0x248>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bce:	f7fc fe25 	bl	800281c <HAL_GetTick>
 8005bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bd4:	e00e      	b.n	8005bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bd6:	f7fc fe21 	bl	800281c <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d907      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e150      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
 8005be8:	40023800 	.word	0x40023800
 8005bec:	42470000 	.word	0x42470000
 8005bf0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bf4:	4b88      	ldr	r3, [pc, #544]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1ea      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 8097 	beq.w	8005d3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c12:	4b81      	ldr	r3, [pc, #516]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10f      	bne.n	8005c3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60bb      	str	r3, [r7, #8]
 8005c22:	4b7d      	ldr	r3, [pc, #500]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c26:	4a7c      	ldr	r2, [pc, #496]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c2e:	4b7a      	ldr	r3, [pc, #488]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c36:	60bb      	str	r3, [r7, #8]
 8005c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c3e:	4b77      	ldr	r3, [pc, #476]	@ (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d118      	bne.n	8005c7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c4a:	4b74      	ldr	r3, [pc, #464]	@ (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a73      	ldr	r2, [pc, #460]	@ (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c56:	f7fc fde1 	bl	800281c <HAL_GetTick>
 8005c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c5c:	e008      	b.n	8005c70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c5e:	f7fc fddd 	bl	800281c <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e10c      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c70:	4b6a      	ldr	r3, [pc, #424]	@ (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0f0      	beq.n	8005c5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d106      	bne.n	8005c92 <HAL_RCC_OscConfig+0x2ea>
 8005c84:	4b64      	ldr	r3, [pc, #400]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c88:	4a63      	ldr	r2, [pc, #396]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c8a:	f043 0301 	orr.w	r3, r3, #1
 8005c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c90:	e01c      	b.n	8005ccc <HAL_RCC_OscConfig+0x324>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	2b05      	cmp	r3, #5
 8005c98:	d10c      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x30c>
 8005c9a:	4b5f      	ldr	r3, [pc, #380]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c9e:	4a5e      	ldr	r2, [pc, #376]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005ca0:	f043 0304 	orr.w	r3, r3, #4
 8005ca4:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005caa:	4a5b      	ldr	r2, [pc, #364]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cb2:	e00b      	b.n	8005ccc <HAL_RCC_OscConfig+0x324>
 8005cb4:	4b58      	ldr	r3, [pc, #352]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cb8:	4a57      	ldr	r2, [pc, #348]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cba:	f023 0301 	bic.w	r3, r3, #1
 8005cbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cc0:	4b55      	ldr	r3, [pc, #340]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc4:	4a54      	ldr	r2, [pc, #336]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cc6:	f023 0304 	bic.w	r3, r3, #4
 8005cca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d015      	beq.n	8005d00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd4:	f7fc fda2 	bl	800281c <HAL_GetTick>
 8005cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cda:	e00a      	b.n	8005cf2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cdc:	f7fc fd9e 	bl	800281c <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d901      	bls.n	8005cf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e0cb      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cf2:	4b49      	ldr	r3, [pc, #292]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d0ee      	beq.n	8005cdc <HAL_RCC_OscConfig+0x334>
 8005cfe:	e014      	b.n	8005d2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d00:	f7fc fd8c 	bl	800281c <HAL_GetTick>
 8005d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d06:	e00a      	b.n	8005d1e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d08:	f7fc fd88 	bl	800281c <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e0b5      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d1e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1ee      	bne.n	8005d08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d2a:	7dfb      	ldrb	r3, [r7, #23]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d105      	bne.n	8005d3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d30:	4b39      	ldr	r3, [pc, #228]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d34:	4a38      	ldr	r2, [pc, #224]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 80a1 	beq.w	8005e88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d46:	4b34      	ldr	r3, [pc, #208]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 030c 	and.w	r3, r3, #12
 8005d4e:	2b08      	cmp	r3, #8
 8005d50:	d05c      	beq.n	8005e0c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d141      	bne.n	8005dde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d5a:	4b31      	ldr	r3, [pc, #196]	@ (8005e20 <HAL_RCC_OscConfig+0x478>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d60:	f7fc fd5c 	bl	800281c <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d68:	f7fc fd58 	bl	800281c <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e087      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d7a:	4b27      	ldr	r3, [pc, #156]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1f0      	bne.n	8005d68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	69da      	ldr	r2, [r3, #28]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d94:	019b      	lsls	r3, r3, #6
 8005d96:	431a      	orrs	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9c:	085b      	lsrs	r3, r3, #1
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	041b      	lsls	r3, r3, #16
 8005da2:	431a      	orrs	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da8:	061b      	lsls	r3, r3, #24
 8005daa:	491b      	ldr	r1, [pc, #108]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005db0:	4b1b      	ldr	r3, [pc, #108]	@ (8005e20 <HAL_RCC_OscConfig+0x478>)
 8005db2:	2201      	movs	r2, #1
 8005db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db6:	f7fc fd31 	bl	800281c <HAL_GetTick>
 8005dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dbc:	e008      	b.n	8005dd0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dbe:	f7fc fd2d 	bl	800281c <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d901      	bls.n	8005dd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e05c      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dd0:	4b11      	ldr	r3, [pc, #68]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d0f0      	beq.n	8005dbe <HAL_RCC_OscConfig+0x416>
 8005ddc:	e054      	b.n	8005e88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dde:	4b10      	ldr	r3, [pc, #64]	@ (8005e20 <HAL_RCC_OscConfig+0x478>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de4:	f7fc fd1a 	bl	800281c <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dec:	f7fc fd16 	bl	800281c <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e045      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dfe:	4b06      	ldr	r3, [pc, #24]	@ (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f0      	bne.n	8005dec <HAL_RCC_OscConfig+0x444>
 8005e0a:	e03d      	b.n	8005e88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d107      	bne.n	8005e24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e038      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
 8005e18:	40023800 	.word	0x40023800
 8005e1c:	40007000 	.word	0x40007000
 8005e20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e24:	4b1b      	ldr	r3, [pc, #108]	@ (8005e94 <HAL_RCC_OscConfig+0x4ec>)
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d028      	beq.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d121      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d11a      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e54:	4013      	ands	r3, r2
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d111      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6a:	085b      	lsrs	r3, r3, #1
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d107      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d001      	beq.n	8005e88 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e000      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3718      	adds	r7, #24
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	40023800 	.word	0x40023800

08005e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e0cc      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005eac:	4b68      	ldr	r3, [pc, #416]	@ (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0307 	and.w	r3, r3, #7
 8005eb4:	683a      	ldr	r2, [r7, #0]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d90c      	bls.n	8005ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eba:	4b65      	ldr	r3, [pc, #404]	@ (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	b2d2      	uxtb	r2, r2
 8005ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec2:	4b63      	ldr	r3, [pc, #396]	@ (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d001      	beq.n	8005ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e0b8      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d020      	beq.n	8005f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0304 	and.w	r3, r3, #4
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d005      	beq.n	8005ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005eec:	4b59      	ldr	r3, [pc, #356]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	4a58      	ldr	r2, [pc, #352]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005ef6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0308 	and.w	r3, r3, #8
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d005      	beq.n	8005f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f04:	4b53      	ldr	r3, [pc, #332]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	4a52      	ldr	r2, [pc, #328]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f10:	4b50      	ldr	r3, [pc, #320]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	494d      	ldr	r1, [pc, #308]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d044      	beq.n	8005fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d107      	bne.n	8005f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f36:	4b47      	ldr	r3, [pc, #284]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d119      	bne.n	8005f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e07f      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d003      	beq.n	8005f56 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f52:	2b03      	cmp	r3, #3
 8005f54:	d107      	bne.n	8005f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f56:	4b3f      	ldr	r3, [pc, #252]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d109      	bne.n	8005f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e06f      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f66:	4b3b      	ldr	r3, [pc, #236]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0302 	and.w	r3, r3, #2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e067      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f76:	4b37      	ldr	r3, [pc, #220]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f023 0203 	bic.w	r2, r3, #3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	4934      	ldr	r1, [pc, #208]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f88:	f7fc fc48 	bl	800281c <HAL_GetTick>
 8005f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f8e:	e00a      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f90:	f7fc fc44 	bl	800281c <HAL_GetTick>
 8005f94:	4602      	mov	r2, r0
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d901      	bls.n	8005fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e04f      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 020c 	and.w	r2, r3, #12
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d1eb      	bne.n	8005f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fb8:	4b25      	ldr	r3, [pc, #148]	@ (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d20c      	bcs.n	8005fe0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc6:	4b22      	ldr	r3, [pc, #136]	@ (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	b2d2      	uxtb	r2, r2
 8005fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fce:	4b20      	ldr	r3, [pc, #128]	@ (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d001      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e032      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0304 	and.w	r3, r3, #4
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d008      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fec:	4b19      	ldr	r3, [pc, #100]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	4916      	ldr	r1, [pc, #88]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0308 	and.w	r3, r3, #8
 8006006:	2b00      	cmp	r3, #0
 8006008:	d009      	beq.n	800601e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800600a:	4b12      	ldr	r3, [pc, #72]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	00db      	lsls	r3, r3, #3
 8006018:	490e      	ldr	r1, [pc, #56]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 800601a:	4313      	orrs	r3, r2
 800601c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800601e:	f000 f821 	bl	8006064 <HAL_RCC_GetSysClockFreq>
 8006022:	4602      	mov	r2, r0
 8006024:	4b0b      	ldr	r3, [pc, #44]	@ (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	091b      	lsrs	r3, r3, #4
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	490a      	ldr	r1, [pc, #40]	@ (8006058 <HAL_RCC_ClockConfig+0x1c0>)
 8006030:	5ccb      	ldrb	r3, [r1, r3]
 8006032:	fa22 f303 	lsr.w	r3, r2, r3
 8006036:	4a09      	ldr	r2, [pc, #36]	@ (800605c <HAL_RCC_ClockConfig+0x1c4>)
 8006038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800603a:	4b09      	ldr	r3, [pc, #36]	@ (8006060 <HAL_RCC_ClockConfig+0x1c8>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4618      	mov	r0, r3
 8006040:	f7fc fba8 	bl	8002794 <HAL_InitTick>

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	40023c00 	.word	0x40023c00
 8006054:	40023800 	.word	0x40023800
 8006058:	0800c08c 	.word	0x0800c08c
 800605c:	20000004 	.word	0x20000004
 8006060:	20000008 	.word	0x20000008

08006064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006068:	b094      	sub	sp, #80	@ 0x50
 800606a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006074:	2300      	movs	r3, #0
 8006076:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006078:	2300      	movs	r3, #0
 800607a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800607c:	4b79      	ldr	r3, [pc, #484]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f003 030c 	and.w	r3, r3, #12
 8006084:	2b08      	cmp	r3, #8
 8006086:	d00d      	beq.n	80060a4 <HAL_RCC_GetSysClockFreq+0x40>
 8006088:	2b08      	cmp	r3, #8
 800608a:	f200 80e1 	bhi.w	8006250 <HAL_RCC_GetSysClockFreq+0x1ec>
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <HAL_RCC_GetSysClockFreq+0x34>
 8006092:	2b04      	cmp	r3, #4
 8006094:	d003      	beq.n	800609e <HAL_RCC_GetSysClockFreq+0x3a>
 8006096:	e0db      	b.n	8006250 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006098:	4b73      	ldr	r3, [pc, #460]	@ (8006268 <HAL_RCC_GetSysClockFreq+0x204>)
 800609a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800609c:	e0db      	b.n	8006256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800609e:	4b73      	ldr	r3, [pc, #460]	@ (800626c <HAL_RCC_GetSysClockFreq+0x208>)
 80060a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060a2:	e0d8      	b.n	8006256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060a4:	4b6f      	ldr	r3, [pc, #444]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060ae:	4b6d      	ldr	r3, [pc, #436]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d063      	beq.n	8006182 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ba:	4b6a      	ldr	r3, [pc, #424]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	099b      	lsrs	r3, r3, #6
 80060c0:	2200      	movs	r2, #0
 80060c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80060c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80060ce:	2300      	movs	r3, #0
 80060d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80060d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80060d6:	4622      	mov	r2, r4
 80060d8:	462b      	mov	r3, r5
 80060da:	f04f 0000 	mov.w	r0, #0
 80060de:	f04f 0100 	mov.w	r1, #0
 80060e2:	0159      	lsls	r1, r3, #5
 80060e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060e8:	0150      	lsls	r0, r2, #5
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	4621      	mov	r1, r4
 80060f0:	1a51      	subs	r1, r2, r1
 80060f2:	6139      	str	r1, [r7, #16]
 80060f4:	4629      	mov	r1, r5
 80060f6:	eb63 0301 	sbc.w	r3, r3, r1
 80060fa:	617b      	str	r3, [r7, #20]
 80060fc:	f04f 0200 	mov.w	r2, #0
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006108:	4659      	mov	r1, fp
 800610a:	018b      	lsls	r3, r1, #6
 800610c:	4651      	mov	r1, sl
 800610e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006112:	4651      	mov	r1, sl
 8006114:	018a      	lsls	r2, r1, #6
 8006116:	4651      	mov	r1, sl
 8006118:	ebb2 0801 	subs.w	r8, r2, r1
 800611c:	4659      	mov	r1, fp
 800611e:	eb63 0901 	sbc.w	r9, r3, r1
 8006122:	f04f 0200 	mov.w	r2, #0
 8006126:	f04f 0300 	mov.w	r3, #0
 800612a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800612e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006132:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006136:	4690      	mov	r8, r2
 8006138:	4699      	mov	r9, r3
 800613a:	4623      	mov	r3, r4
 800613c:	eb18 0303 	adds.w	r3, r8, r3
 8006140:	60bb      	str	r3, [r7, #8]
 8006142:	462b      	mov	r3, r5
 8006144:	eb49 0303 	adc.w	r3, r9, r3
 8006148:	60fb      	str	r3, [r7, #12]
 800614a:	f04f 0200 	mov.w	r2, #0
 800614e:	f04f 0300 	mov.w	r3, #0
 8006152:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006156:	4629      	mov	r1, r5
 8006158:	024b      	lsls	r3, r1, #9
 800615a:	4621      	mov	r1, r4
 800615c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006160:	4621      	mov	r1, r4
 8006162:	024a      	lsls	r2, r1, #9
 8006164:	4610      	mov	r0, r2
 8006166:	4619      	mov	r1, r3
 8006168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800616a:	2200      	movs	r2, #0
 800616c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800616e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006170:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006174:	f7fa fd80 	bl	8000c78 <__aeabi_uldivmod>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4613      	mov	r3, r2
 800617e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006180:	e058      	b.n	8006234 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006182:	4b38      	ldr	r3, [pc, #224]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	099b      	lsrs	r3, r3, #6
 8006188:	2200      	movs	r2, #0
 800618a:	4618      	mov	r0, r3
 800618c:	4611      	mov	r1, r2
 800618e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006192:	623b      	str	r3, [r7, #32]
 8006194:	2300      	movs	r3, #0
 8006196:	627b      	str	r3, [r7, #36]	@ 0x24
 8006198:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800619c:	4642      	mov	r2, r8
 800619e:	464b      	mov	r3, r9
 80061a0:	f04f 0000 	mov.w	r0, #0
 80061a4:	f04f 0100 	mov.w	r1, #0
 80061a8:	0159      	lsls	r1, r3, #5
 80061aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061ae:	0150      	lsls	r0, r2, #5
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4641      	mov	r1, r8
 80061b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80061ba:	4649      	mov	r1, r9
 80061bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061d4:	ebb2 040a 	subs.w	r4, r2, sl
 80061d8:	eb63 050b 	sbc.w	r5, r3, fp
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	00eb      	lsls	r3, r5, #3
 80061e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061ea:	00e2      	lsls	r2, r4, #3
 80061ec:	4614      	mov	r4, r2
 80061ee:	461d      	mov	r5, r3
 80061f0:	4643      	mov	r3, r8
 80061f2:	18e3      	adds	r3, r4, r3
 80061f4:	603b      	str	r3, [r7, #0]
 80061f6:	464b      	mov	r3, r9
 80061f8:	eb45 0303 	adc.w	r3, r5, r3
 80061fc:	607b      	str	r3, [r7, #4]
 80061fe:	f04f 0200 	mov.w	r2, #0
 8006202:	f04f 0300 	mov.w	r3, #0
 8006206:	e9d7 4500 	ldrd	r4, r5, [r7]
 800620a:	4629      	mov	r1, r5
 800620c:	028b      	lsls	r3, r1, #10
 800620e:	4621      	mov	r1, r4
 8006210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006214:	4621      	mov	r1, r4
 8006216:	028a      	lsls	r2, r1, #10
 8006218:	4610      	mov	r0, r2
 800621a:	4619      	mov	r1, r3
 800621c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800621e:	2200      	movs	r2, #0
 8006220:	61bb      	str	r3, [r7, #24]
 8006222:	61fa      	str	r2, [r7, #28]
 8006224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006228:	f7fa fd26 	bl	8000c78 <__aeabi_uldivmod>
 800622c:	4602      	mov	r2, r0
 800622e:	460b      	mov	r3, r1
 8006230:	4613      	mov	r3, r2
 8006232:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006234:	4b0b      	ldr	r3, [pc, #44]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	0c1b      	lsrs	r3, r3, #16
 800623a:	f003 0303 	and.w	r3, r3, #3
 800623e:	3301      	adds	r3, #1
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006244:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006248:	fbb2 f3f3 	udiv	r3, r2, r3
 800624c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800624e:	e002      	b.n	8006256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006250:	4b05      	ldr	r3, [pc, #20]	@ (8006268 <HAL_RCC_GetSysClockFreq+0x204>)
 8006252:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006258:	4618      	mov	r0, r3
 800625a:	3750      	adds	r7, #80	@ 0x50
 800625c:	46bd      	mov	sp, r7
 800625e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006262:	bf00      	nop
 8006264:	40023800 	.word	0x40023800
 8006268:	00f42400 	.word	0x00f42400
 800626c:	007a1200 	.word	0x007a1200

08006270 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006274:	4b03      	ldr	r3, [pc, #12]	@ (8006284 <HAL_RCC_GetHCLKFreq+0x14>)
 8006276:	681b      	ldr	r3, [r3, #0]
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	20000004 	.word	0x20000004

08006288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800628c:	f7ff fff0 	bl	8006270 <HAL_RCC_GetHCLKFreq>
 8006290:	4602      	mov	r2, r0
 8006292:	4b05      	ldr	r3, [pc, #20]	@ (80062a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	0a9b      	lsrs	r3, r3, #10
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	4903      	ldr	r1, [pc, #12]	@ (80062ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800629e:	5ccb      	ldrb	r3, [r1, r3]
 80062a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	40023800 	.word	0x40023800
 80062ac:	0800c09c 	.word	0x0800c09c

080062b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80062b4:	f7ff ffdc 	bl	8006270 <HAL_RCC_GetHCLKFreq>
 80062b8:	4602      	mov	r2, r0
 80062ba:	4b05      	ldr	r3, [pc, #20]	@ (80062d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	0b5b      	lsrs	r3, r3, #13
 80062c0:	f003 0307 	and.w	r3, r3, #7
 80062c4:	4903      	ldr	r1, [pc, #12]	@ (80062d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062c6:	5ccb      	ldrb	r3, [r1, r3]
 80062c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	40023800 	.word	0x40023800
 80062d4:	0800c09c 	.word	0x0800c09c

080062d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e041      	b.n	800636e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d106      	bne.n	8006304 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7fc f832 	bl	8002368 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2202      	movs	r2, #2
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	3304      	adds	r3, #4
 8006314:	4619      	mov	r1, r3
 8006316:	4610      	mov	r0, r2
 8006318:	f000 fa70 	bl	80067fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	4618      	mov	r0, r3
 8006370:	3708      	adds	r7, #8
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
	...

08006378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b01      	cmp	r3, #1
 800638a:	d001      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e044      	b.n	800641a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f042 0201 	orr.w	r2, r2, #1
 80063a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006428 <HAL_TIM_Base_Start_IT+0xb0>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d018      	beq.n	80063e4 <HAL_TIM_Base_Start_IT+0x6c>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ba:	d013      	beq.n	80063e4 <HAL_TIM_Base_Start_IT+0x6c>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a1a      	ldr	r2, [pc, #104]	@ (800642c <HAL_TIM_Base_Start_IT+0xb4>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d00e      	beq.n	80063e4 <HAL_TIM_Base_Start_IT+0x6c>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a19      	ldr	r2, [pc, #100]	@ (8006430 <HAL_TIM_Base_Start_IT+0xb8>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d009      	beq.n	80063e4 <HAL_TIM_Base_Start_IT+0x6c>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a17      	ldr	r2, [pc, #92]	@ (8006434 <HAL_TIM_Base_Start_IT+0xbc>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d004      	beq.n	80063e4 <HAL_TIM_Base_Start_IT+0x6c>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a16      	ldr	r2, [pc, #88]	@ (8006438 <HAL_TIM_Base_Start_IT+0xc0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d111      	bne.n	8006408 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	f003 0307 	and.w	r3, r3, #7
 80063ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2b06      	cmp	r3, #6
 80063f4:	d010      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f042 0201 	orr.w	r2, r2, #1
 8006404:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006406:	e007      	b.n	8006418 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f042 0201 	orr.w	r2, r2, #1
 8006416:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3714      	adds	r7, #20
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop
 8006428:	40010000 	.word	0x40010000
 800642c:	40000400 	.word	0x40000400
 8006430:	40000800 	.word	0x40000800
 8006434:	40000c00 	.word	0x40000c00
 8006438:	40014000 	.word	0x40014000

0800643c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d020      	beq.n	80064a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f003 0302 	and.w	r3, r3, #2
 8006464:	2b00      	cmp	r3, #0
 8006466:	d01b      	beq.n	80064a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f06f 0202 	mvn.w	r2, #2
 8006470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	699b      	ldr	r3, [r3, #24]
 800647e:	f003 0303 	and.w	r3, r3, #3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d003      	beq.n	800648e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f999 	bl	80067be <HAL_TIM_IC_CaptureCallback>
 800648c:	e005      	b.n	800649a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f98b 	bl	80067aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 f99c 	bl	80067d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f003 0304 	and.w	r3, r3, #4
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d020      	beq.n	80064ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f003 0304 	and.w	r3, r3, #4
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d01b      	beq.n	80064ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0204 	mvn.w	r2, #4
 80064bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2202      	movs	r2, #2
 80064c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 f973 	bl	80067be <HAL_TIM_IC_CaptureCallback>
 80064d8:	e005      	b.n	80064e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f965 	bl	80067aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 f976 	bl	80067d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	f003 0308 	and.w	r3, r3, #8
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d020      	beq.n	8006538 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f003 0308 	and.w	r3, r3, #8
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d01b      	beq.n	8006538 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f06f 0208 	mvn.w	r2, #8
 8006508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2204      	movs	r2, #4
 800650e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	69db      	ldr	r3, [r3, #28]
 8006516:	f003 0303 	and.w	r3, r3, #3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 f94d 	bl	80067be <HAL_TIM_IC_CaptureCallback>
 8006524:	e005      	b.n	8006532 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 f93f 	bl	80067aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 f950 	bl	80067d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	f003 0310 	and.w	r3, r3, #16
 800653e:	2b00      	cmp	r3, #0
 8006540:	d020      	beq.n	8006584 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f003 0310 	and.w	r3, r3, #16
 8006548:	2b00      	cmp	r3, #0
 800654a:	d01b      	beq.n	8006584 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f06f 0210 	mvn.w	r2, #16
 8006554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2208      	movs	r2, #8
 800655a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	69db      	ldr	r3, [r3, #28]
 8006562:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006566:	2b00      	cmp	r3, #0
 8006568:	d003      	beq.n	8006572 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 f927 	bl	80067be <HAL_TIM_IC_CaptureCallback>
 8006570:	e005      	b.n	800657e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f919 	bl	80067aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 f92a 	bl	80067d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	f003 0301 	and.w	r3, r3, #1
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00c      	beq.n	80065a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	2b00      	cmp	r3, #0
 8006596:	d007      	beq.n	80065a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0201 	mvn.w	r2, #1
 80065a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f7fb fe36 	bl	8002214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00c      	beq.n	80065cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d007      	beq.n	80065cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80065c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 fab0 	bl	8006b2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00c      	beq.n	80065f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d007      	beq.n	80065f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 f8fb 	bl	80067e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f003 0320 	and.w	r3, r3, #32
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00c      	beq.n	8006614 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f003 0320 	and.w	r3, r3, #32
 8006600:	2b00      	cmp	r3, #0
 8006602:	d007      	beq.n	8006614 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f06f 0220 	mvn.w	r2, #32
 800660c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 fa82 	bl	8006b18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006614:	bf00      	nop
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006626:	2300      	movs	r3, #0
 8006628:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_TIM_ConfigClockSource+0x1c>
 8006634:	2302      	movs	r3, #2
 8006636:	e0b4      	b.n	80067a2 <HAL_TIM_ConfigClockSource+0x186>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2202      	movs	r2, #2
 8006644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800665e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006670:	d03e      	beq.n	80066f0 <HAL_TIM_ConfigClockSource+0xd4>
 8006672:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006676:	f200 8087 	bhi.w	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 800667a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800667e:	f000 8086 	beq.w	800678e <HAL_TIM_ConfigClockSource+0x172>
 8006682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006686:	d87f      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 8006688:	2b70      	cmp	r3, #112	@ 0x70
 800668a:	d01a      	beq.n	80066c2 <HAL_TIM_ConfigClockSource+0xa6>
 800668c:	2b70      	cmp	r3, #112	@ 0x70
 800668e:	d87b      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 8006690:	2b60      	cmp	r3, #96	@ 0x60
 8006692:	d050      	beq.n	8006736 <HAL_TIM_ConfigClockSource+0x11a>
 8006694:	2b60      	cmp	r3, #96	@ 0x60
 8006696:	d877      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 8006698:	2b50      	cmp	r3, #80	@ 0x50
 800669a:	d03c      	beq.n	8006716 <HAL_TIM_ConfigClockSource+0xfa>
 800669c:	2b50      	cmp	r3, #80	@ 0x50
 800669e:	d873      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 80066a0:	2b40      	cmp	r3, #64	@ 0x40
 80066a2:	d058      	beq.n	8006756 <HAL_TIM_ConfigClockSource+0x13a>
 80066a4:	2b40      	cmp	r3, #64	@ 0x40
 80066a6:	d86f      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 80066a8:	2b30      	cmp	r3, #48	@ 0x30
 80066aa:	d064      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0x15a>
 80066ac:	2b30      	cmp	r3, #48	@ 0x30
 80066ae:	d86b      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 80066b0:	2b20      	cmp	r3, #32
 80066b2:	d060      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0x15a>
 80066b4:	2b20      	cmp	r3, #32
 80066b6:	d867      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d05c      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0x15a>
 80066bc:	2b10      	cmp	r3, #16
 80066be:	d05a      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0x15a>
 80066c0:	e062      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066d2:	f000 f993 	bl	80069fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80066e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	609a      	str	r2, [r3, #8]
      break;
 80066ee:	e04f      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006700:	f000 f97c 	bl	80069fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689a      	ldr	r2, [r3, #8]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006712:	609a      	str	r2, [r3, #8]
      break;
 8006714:	e03c      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006722:	461a      	mov	r2, r3
 8006724:	f000 f8f0 	bl	8006908 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2150      	movs	r1, #80	@ 0x50
 800672e:	4618      	mov	r0, r3
 8006730:	f000 f949 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 8006734:	e02c      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006742:	461a      	mov	r2, r3
 8006744:	f000 f90f 	bl	8006966 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2160      	movs	r1, #96	@ 0x60
 800674e:	4618      	mov	r0, r3
 8006750:	f000 f939 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 8006754:	e01c      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006762:	461a      	mov	r2, r3
 8006764:	f000 f8d0 	bl	8006908 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2140      	movs	r1, #64	@ 0x40
 800676e:	4618      	mov	r0, r3
 8006770:	f000 f929 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 8006774:	e00c      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4619      	mov	r1, r3
 8006780:	4610      	mov	r0, r2
 8006782:	f000 f920 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 8006786:	e003      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	73fb      	strb	r3, [r7, #15]
      break;
 800678c:	e000      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800678e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b083      	sub	sp, #12
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067b2:	bf00      	nop
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr

080067be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067be:	b480      	push	{r7}
 80067c0:	b083      	sub	sp, #12
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067c6:	bf00      	nop
 80067c8:	370c      	adds	r7, #12
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr

080067d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067da:	bf00      	nop
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067e6:	b480      	push	{r7}
 80067e8:	b083      	sub	sp, #12
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067ee:	bf00      	nop
 80067f0:	370c      	adds	r7, #12
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
	...

080067fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a37      	ldr	r2, [pc, #220]	@ (80068ec <TIM_Base_SetConfig+0xf0>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d00f      	beq.n	8006834 <TIM_Base_SetConfig+0x38>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800681a:	d00b      	beq.n	8006834 <TIM_Base_SetConfig+0x38>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a34      	ldr	r2, [pc, #208]	@ (80068f0 <TIM_Base_SetConfig+0xf4>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d007      	beq.n	8006834 <TIM_Base_SetConfig+0x38>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a33      	ldr	r2, [pc, #204]	@ (80068f4 <TIM_Base_SetConfig+0xf8>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d003      	beq.n	8006834 <TIM_Base_SetConfig+0x38>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a32      	ldr	r2, [pc, #200]	@ (80068f8 <TIM_Base_SetConfig+0xfc>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d108      	bne.n	8006846 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800683a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	4313      	orrs	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a28      	ldr	r2, [pc, #160]	@ (80068ec <TIM_Base_SetConfig+0xf0>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d01b      	beq.n	8006886 <TIM_Base_SetConfig+0x8a>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006854:	d017      	beq.n	8006886 <TIM_Base_SetConfig+0x8a>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a25      	ldr	r2, [pc, #148]	@ (80068f0 <TIM_Base_SetConfig+0xf4>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d013      	beq.n	8006886 <TIM_Base_SetConfig+0x8a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a24      	ldr	r2, [pc, #144]	@ (80068f4 <TIM_Base_SetConfig+0xf8>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d00f      	beq.n	8006886 <TIM_Base_SetConfig+0x8a>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a23      	ldr	r2, [pc, #140]	@ (80068f8 <TIM_Base_SetConfig+0xfc>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d00b      	beq.n	8006886 <TIM_Base_SetConfig+0x8a>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a22      	ldr	r2, [pc, #136]	@ (80068fc <TIM_Base_SetConfig+0x100>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d007      	beq.n	8006886 <TIM_Base_SetConfig+0x8a>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a21      	ldr	r2, [pc, #132]	@ (8006900 <TIM_Base_SetConfig+0x104>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d003      	beq.n	8006886 <TIM_Base_SetConfig+0x8a>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a20      	ldr	r2, [pc, #128]	@ (8006904 <TIM_Base_SetConfig+0x108>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d108      	bne.n	8006898 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800688c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	689a      	ldr	r2, [r3, #8]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a0c      	ldr	r2, [pc, #48]	@ (80068ec <TIM_Base_SetConfig+0xf0>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d103      	bne.n	80068c6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	691a      	ldr	r2, [r3, #16]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f043 0204 	orr.w	r2, r3, #4
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2201      	movs	r2, #1
 80068d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	601a      	str	r2, [r3, #0]
}
 80068de:	bf00      	nop
 80068e0:	3714      	adds	r7, #20
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	40010000 	.word	0x40010000
 80068f0:	40000400 	.word	0x40000400
 80068f4:	40000800 	.word	0x40000800
 80068f8:	40000c00 	.word	0x40000c00
 80068fc:	40014000 	.word	0x40014000
 8006900:	40014400 	.word	0x40014400
 8006904:	40014800 	.word	0x40014800

08006908 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	f023 0201 	bic.w	r2, r3, #1
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	699b      	ldr	r3, [r3, #24]
 800692a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	011b      	lsls	r3, r3, #4
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	4313      	orrs	r3, r2
 800693c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f023 030a 	bic.w	r3, r3, #10
 8006944:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	4313      	orrs	r3, r2
 800694c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	621a      	str	r2, [r3, #32]
}
 800695a:	bf00      	nop
 800695c:	371c      	adds	r7, #28
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr

08006966 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006966:	b480      	push	{r7}
 8006968:	b087      	sub	sp, #28
 800696a:	af00      	add	r7, sp, #0
 800696c:	60f8      	str	r0, [r7, #12]
 800696e:	60b9      	str	r1, [r7, #8]
 8006970:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	f023 0210 	bic.w	r2, r3, #16
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006990:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	031b      	lsls	r3, r3, #12
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	4313      	orrs	r3, r2
 800699a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	697a      	ldr	r2, [r7, #20]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	621a      	str	r2, [r3, #32]
}
 80069ba:	bf00      	nop
 80069bc:	371c      	adds	r7, #28
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b085      	sub	sp, #20
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
 80069ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	f043 0307 	orr.w	r3, r3, #7
 80069e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	609a      	str	r2, [r3, #8]
}
 80069f0:	bf00      	nop
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
 8006a08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	021a      	lsls	r2, r3, #8
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	697a      	ldr	r2, [r7, #20]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	609a      	str	r2, [r3, #8]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b085      	sub	sp, #20
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a50:	2302      	movs	r3, #2
 8006a52:	e050      	b.n	8006af6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a1c      	ldr	r2, [pc, #112]	@ (8006b04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d018      	beq.n	8006aca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aa0:	d013      	beq.n	8006aca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a18      	ldr	r2, [pc, #96]	@ (8006b08 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d00e      	beq.n	8006aca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a16      	ldr	r2, [pc, #88]	@ (8006b0c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d009      	beq.n	8006aca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a15      	ldr	r2, [pc, #84]	@ (8006b10 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d004      	beq.n	8006aca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a13      	ldr	r2, [pc, #76]	@ (8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d10c      	bne.n	8006ae4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ad0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	68ba      	ldr	r2, [r7, #8]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	40010000 	.word	0x40010000
 8006b08:	40000400 	.word	0x40000400
 8006b0c:	40000800 	.word	0x40000800
 8006b10:	40000c00 	.word	0x40000c00
 8006b14:	40014000 	.word	0x40014000

08006b18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b082      	sub	sp, #8
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e042      	b.n	8006bd8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d106      	bne.n	8006b6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7fb fc26 	bl	80023b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2224      	movs	r2, #36	@ 0x24
 8006b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 fdd3 	bl	8007730 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	691a      	ldr	r2, [r3, #16]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	695a      	ldr	r2, [r3, #20]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ba8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68da      	ldr	r2, [r3, #12]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2220      	movs	r2, #32
 8006bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3708      	adds	r7, #8
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b08a      	sub	sp, #40	@ 0x28
 8006be4:	af02      	add	r7, sp, #8
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	603b      	str	r3, [r7, #0]
 8006bec:	4613      	mov	r3, r2
 8006bee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b20      	cmp	r3, #32
 8006bfe:	d175      	bne.n	8006cec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d002      	beq.n	8006c0c <HAL_UART_Transmit+0x2c>
 8006c06:	88fb      	ldrh	r3, [r7, #6]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e06e      	b.n	8006cee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2221      	movs	r2, #33	@ 0x21
 8006c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c1e:	f7fb fdfd 	bl	800281c <HAL_GetTick>
 8006c22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	88fa      	ldrh	r2, [r7, #6]
 8006c28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	88fa      	ldrh	r2, [r7, #6]
 8006c2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c38:	d108      	bne.n	8006c4c <HAL_UART_Transmit+0x6c>
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d104      	bne.n	8006c4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c42:	2300      	movs	r3, #0
 8006c44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	61bb      	str	r3, [r7, #24]
 8006c4a:	e003      	b.n	8006c54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c50:	2300      	movs	r3, #0
 8006c52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c54:	e02e      	b.n	8006cb4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	9300      	str	r3, [sp, #0]
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2180      	movs	r1, #128	@ 0x80
 8006c60:	68f8      	ldr	r0, [r7, #12]
 8006c62:	f000 fb37 	bl	80072d4 <UART_WaitOnFlagUntilTimeout>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d005      	beq.n	8006c78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e03a      	b.n	8006cee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10b      	bne.n	8006c96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	881b      	ldrh	r3, [r3, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	3302      	adds	r3, #2
 8006c92:	61bb      	str	r3, [r7, #24]
 8006c94:	e007      	b.n	8006ca6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	781a      	ldrb	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1cb      	bne.n	8006c56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	2140      	movs	r1, #64	@ 0x40
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f000 fb03 	bl	80072d4 <UART_WaitOnFlagUntilTimeout>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d005      	beq.n	8006ce0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e006      	b.n	8006cee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2220      	movs	r2, #32
 8006ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	e000      	b.n	8006cee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006cec:	2302      	movs	r3, #2
  }
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3720      	adds	r7, #32
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}

08006cf6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cf6:	b580      	push	{r7, lr}
 8006cf8:	b084      	sub	sp, #16
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	60f8      	str	r0, [r7, #12]
 8006cfe:	60b9      	str	r1, [r7, #8]
 8006d00:	4613      	mov	r3, r2
 8006d02:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	d112      	bne.n	8006d36 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d002      	beq.n	8006d1c <HAL_UART_Receive_IT+0x26>
 8006d16:	88fb      	ldrh	r3, [r7, #6]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e00b      	b.n	8006d38 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2200      	movs	r2, #0
 8006d24:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d26:	88fb      	ldrh	r3, [r7, #6]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	68b9      	ldr	r1, [r7, #8]
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f000 fb2a 	bl	8007386 <UART_Start_Receive_IT>
 8006d32:	4603      	mov	r3, r0
 8006d34:	e000      	b.n	8006d38 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006d36:	2302      	movs	r3, #2
  }
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3710      	adds	r7, #16
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b0ba      	sub	sp, #232	@ 0xe8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006d66:	2300      	movs	r3, #0
 8006d68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006d7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10f      	bne.n	8006da6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d8a:	f003 0320 	and.w	r3, r3, #32
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d009      	beq.n	8006da6 <HAL_UART_IRQHandler+0x66>
 8006d92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d96:	f003 0320 	and.w	r3, r3, #32
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d003      	beq.n	8006da6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fc07 	bl	80075b2 <UART_Receive_IT>
      return;
 8006da4:	e273      	b.n	800728e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006da6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f000 80de 	beq.w	8006f6c <HAL_UART_IRQHandler+0x22c>
 8006db0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d106      	bne.n	8006dca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dc0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 80d1 	beq.w	8006f6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dce:	f003 0301 	and.w	r3, r3, #1
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00b      	beq.n	8006dee <HAL_UART_IRQHandler+0xae>
 8006dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d005      	beq.n	8006dee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de6:	f043 0201 	orr.w	r2, r3, #1
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006df2:	f003 0304 	and.w	r3, r3, #4
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00b      	beq.n	8006e12 <HAL_UART_IRQHandler+0xd2>
 8006dfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dfe:	f003 0301 	and.w	r3, r3, #1
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d005      	beq.n	8006e12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e0a:	f043 0202 	orr.w	r2, r3, #2
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e16:	f003 0302 	and.w	r3, r3, #2
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00b      	beq.n	8006e36 <HAL_UART_IRQHandler+0xf6>
 8006e1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e22:	f003 0301 	and.w	r3, r3, #1
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d005      	beq.n	8006e36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e2e:	f043 0204 	orr.w	r2, r3, #4
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e3a:	f003 0308 	and.w	r3, r3, #8
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d011      	beq.n	8006e66 <HAL_UART_IRQHandler+0x126>
 8006e42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e46:	f003 0320 	and.w	r3, r3, #32
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d105      	bne.n	8006e5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d005      	beq.n	8006e66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e5e:	f043 0208 	orr.w	r2, r3, #8
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f000 820a 	beq.w	8007284 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d008      	beq.n	8006e8e <HAL_UART_IRQHandler+0x14e>
 8006e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e80:	f003 0320 	and.w	r3, r3, #32
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 fb92 	bl	80075b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e98:	2b40      	cmp	r3, #64	@ 0x40
 8006e9a:	bf0c      	ite	eq
 8006e9c:	2301      	moveq	r3, #1
 8006e9e:	2300      	movne	r3, #0
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eaa:	f003 0308 	and.w	r3, r3, #8
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d103      	bne.n	8006eba <HAL_UART_IRQHandler+0x17a>
 8006eb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d04f      	beq.n	8006f5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fa9d 	bl	80073fa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eca:	2b40      	cmp	r3, #64	@ 0x40
 8006ecc:	d141      	bne.n	8006f52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	3314      	adds	r3, #20
 8006ed4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006ee4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ee8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006eec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	3314      	adds	r3, #20
 8006ef6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006efa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006efe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006f06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1d9      	bne.n	8006ece <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d013      	beq.n	8006f4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f26:	4a8a      	ldr	r2, [pc, #552]	@ (8007150 <HAL_UART_IRQHandler+0x410>)
 8006f28:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7fb fe25 	bl	8002b7e <HAL_DMA_Abort_IT>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d016      	beq.n	8006f68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f44:	4610      	mov	r0, r2
 8006f46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f48:	e00e      	b.n	8006f68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f9ac 	bl	80072a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f50:	e00a      	b.n	8006f68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f9a8 	bl	80072a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f58:	e006      	b.n	8006f68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f9a4 	bl	80072a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006f66:	e18d      	b.n	8007284 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f68:	bf00      	nop
    return;
 8006f6a:	e18b      	b.n	8007284 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	f040 8167 	bne.w	8007244 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f7a:	f003 0310 	and.w	r3, r3, #16
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	f000 8160 	beq.w	8007244 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006f84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f88:	f003 0310 	and.w	r3, r3, #16
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f000 8159 	beq.w	8007244 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f92:	2300      	movs	r3, #0
 8006f94:	60bb      	str	r3, [r7, #8]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	60bb      	str	r3, [r7, #8]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	60bb      	str	r3, [r7, #8]
 8006fa6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb2:	2b40      	cmp	r3, #64	@ 0x40
 8006fb4:	f040 80ce 	bne.w	8007154 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006fc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 80a9 	beq.w	8007120 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006fd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	f080 80a2 	bcs.w	8007120 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fe2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fee:	f000 8088 	beq.w	8007102 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	330c      	adds	r3, #12
 8006ff8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007000:	e853 3f00 	ldrex	r3, [r3]
 8007004:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007008:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800700c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007010:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	330c      	adds	r3, #12
 800701a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800701e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007022:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007026:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800702a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800702e:	e841 2300 	strex	r3, r2, [r1]
 8007032:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007036:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1d9      	bne.n	8006ff2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	3314      	adds	r3, #20
 8007044:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007048:	e853 3f00 	ldrex	r3, [r3]
 800704c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800704e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007050:	f023 0301 	bic.w	r3, r3, #1
 8007054:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	3314      	adds	r3, #20
 800705e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007062:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007066:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007068:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800706a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800706e:	e841 2300 	strex	r3, r2, [r1]
 8007072:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007074:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1e1      	bne.n	800703e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3314      	adds	r3, #20
 8007080:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007082:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007084:	e853 3f00 	ldrex	r3, [r3]
 8007088:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800708a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800708c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007090:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	3314      	adds	r3, #20
 800709a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800709e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80070a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80070a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80070a6:	e841 2300 	strex	r3, r2, [r1]
 80070aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80070ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1e3      	bne.n	800707a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2220      	movs	r2, #32
 80070b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	330c      	adds	r3, #12
 80070c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070ca:	e853 3f00 	ldrex	r3, [r3]
 80070ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80070d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070d2:	f023 0310 	bic.w	r3, r3, #16
 80070d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	330c      	adds	r3, #12
 80070e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80070e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80070e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070ec:	e841 2300 	strex	r3, r2, [r1]
 80070f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1e3      	bne.n	80070c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7fb fcce 	bl	8002a9e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2202      	movs	r2, #2
 8007106:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007110:	b29b      	uxth	r3, r3
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	b29b      	uxth	r3, r3
 8007116:	4619      	mov	r1, r3
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 f8cf 	bl	80072bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800711e:	e0b3      	b.n	8007288 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007124:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007128:	429a      	cmp	r2, r3
 800712a:	f040 80ad 	bne.w	8007288 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007132:	69db      	ldr	r3, [r3, #28]
 8007134:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007138:	f040 80a6 	bne.w	8007288 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2202      	movs	r2, #2
 8007140:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007146:	4619      	mov	r1, r3
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 f8b7 	bl	80072bc <HAL_UARTEx_RxEventCallback>
      return;
 800714e:	e09b      	b.n	8007288 <HAL_UART_IRQHandler+0x548>
 8007150:	080074c1 	.word	0x080074c1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800715c:	b29b      	uxth	r3, r3
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007168:	b29b      	uxth	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	f000 808e 	beq.w	800728c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007170:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007174:	2b00      	cmp	r3, #0
 8007176:	f000 8089 	beq.w	800728c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	330c      	adds	r3, #12
 8007180:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007184:	e853 3f00 	ldrex	r3, [r3]
 8007188:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800718a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800718c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007190:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	330c      	adds	r3, #12
 800719a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800719e:	647a      	str	r2, [r7, #68]	@ 0x44
 80071a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071a6:	e841 2300 	strex	r3, r2, [r1]
 80071aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1e3      	bne.n	800717a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	3314      	adds	r3, #20
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071bc:	e853 3f00 	ldrex	r3, [r3]
 80071c0:	623b      	str	r3, [r7, #32]
   return(result);
 80071c2:	6a3b      	ldr	r3, [r7, #32]
 80071c4:	f023 0301 	bic.w	r3, r3, #1
 80071c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	3314      	adds	r3, #20
 80071d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80071d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80071d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071de:	e841 2300 	strex	r3, r2, [r1]
 80071e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1e3      	bne.n	80071b2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2220      	movs	r2, #32
 80071ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	330c      	adds	r3, #12
 80071fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	e853 3f00 	ldrex	r3, [r3]
 8007206:	60fb      	str	r3, [r7, #12]
   return(result);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f023 0310 	bic.w	r3, r3, #16
 800720e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	330c      	adds	r3, #12
 8007218:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800721c:	61fa      	str	r2, [r7, #28]
 800721e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007220:	69b9      	ldr	r1, [r7, #24]
 8007222:	69fa      	ldr	r2, [r7, #28]
 8007224:	e841 2300 	strex	r3, r2, [r1]
 8007228:	617b      	str	r3, [r7, #20]
   return(result);
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d1e3      	bne.n	80071f8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007236:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800723a:	4619      	mov	r1, r3
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f83d 	bl	80072bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007242:	e023      	b.n	800728c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800724c:	2b00      	cmp	r3, #0
 800724e:	d009      	beq.n	8007264 <HAL_UART_IRQHandler+0x524>
 8007250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007254:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f940 	bl	80074e2 <UART_Transmit_IT>
    return;
 8007262:	e014      	b.n	800728e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00e      	beq.n	800728e <HAL_UART_IRQHandler+0x54e>
 8007270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007278:	2b00      	cmp	r3, #0
 800727a:	d008      	beq.n	800728e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f980 	bl	8007582 <UART_EndTransmit_IT>
    return;
 8007282:	e004      	b.n	800728e <HAL_UART_IRQHandler+0x54e>
    return;
 8007284:	bf00      	nop
 8007286:	e002      	b.n	800728e <HAL_UART_IRQHandler+0x54e>
      return;
 8007288:	bf00      	nop
 800728a:	e000      	b.n	800728e <HAL_UART_IRQHandler+0x54e>
      return;
 800728c:	bf00      	nop
  }
}
 800728e:	37e8      	adds	r7, #232	@ 0xe8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	460b      	mov	r3, r1
 80072c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	603b      	str	r3, [r7, #0]
 80072e0:	4613      	mov	r3, r2
 80072e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072e4:	e03b      	b.n	800735e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072e6:	6a3b      	ldr	r3, [r7, #32]
 80072e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ec:	d037      	beq.n	800735e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072ee:	f7fb fa95 	bl	800281c <HAL_GetTick>
 80072f2:	4602      	mov	r2, r0
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	1ad3      	subs	r3, r2, r3
 80072f8:	6a3a      	ldr	r2, [r7, #32]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d302      	bcc.n	8007304 <UART_WaitOnFlagUntilTimeout+0x30>
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007304:	2303      	movs	r3, #3
 8007306:	e03a      	b.n	800737e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	f003 0304 	and.w	r3, r3, #4
 8007312:	2b00      	cmp	r3, #0
 8007314:	d023      	beq.n	800735e <UART_WaitOnFlagUntilTimeout+0x8a>
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	2b80      	cmp	r3, #128	@ 0x80
 800731a:	d020      	beq.n	800735e <UART_WaitOnFlagUntilTimeout+0x8a>
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	2b40      	cmp	r3, #64	@ 0x40
 8007320:	d01d      	beq.n	800735e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b08      	cmp	r3, #8
 800732e:	d116      	bne.n	800735e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007330:	2300      	movs	r3, #0
 8007332:	617b      	str	r3, [r7, #20]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	617b      	str	r3, [r7, #20]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 f857 	bl	80073fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2208      	movs	r2, #8
 8007350:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2200      	movs	r2, #0
 8007356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e00f      	b.n	800737e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	4013      	ands	r3, r2
 8007368:	68ba      	ldr	r2, [r7, #8]
 800736a:	429a      	cmp	r2, r3
 800736c:	bf0c      	ite	eq
 800736e:	2301      	moveq	r3, #1
 8007370:	2300      	movne	r3, #0
 8007372:	b2db      	uxtb	r3, r3
 8007374:	461a      	mov	r2, r3
 8007376:	79fb      	ldrb	r3, [r7, #7]
 8007378:	429a      	cmp	r2, r3
 800737a:	d0b4      	beq.n	80072e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800737c:	2300      	movs	r3, #0
}
 800737e:	4618      	mov	r0, r3
 8007380:	3718      	adds	r7, #24
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}

08007386 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007386:	b480      	push	{r7}
 8007388:	b085      	sub	sp, #20
 800738a:	af00      	add	r7, sp, #0
 800738c:	60f8      	str	r0, [r7, #12]
 800738e:	60b9      	str	r1, [r7, #8]
 8007390:	4613      	mov	r3, r2
 8007392:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	88fa      	ldrh	r2, [r7, #6]
 800739e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	88fa      	ldrh	r2, [r7, #6]
 80073a4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2222      	movs	r2, #34	@ 0x22
 80073b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d007      	beq.n	80073cc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68da      	ldr	r2, [r3, #12]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073ca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	695a      	ldr	r2, [r3, #20]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68da      	ldr	r2, [r3, #12]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f042 0220 	orr.w	r2, r2, #32
 80073ea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073fa:	b480      	push	{r7}
 80073fc:	b095      	sub	sp, #84	@ 0x54
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	330c      	adds	r3, #12
 8007408:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800740c:	e853 3f00 	ldrex	r3, [r3]
 8007410:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007418:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	330c      	adds	r3, #12
 8007420:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007422:	643a      	str	r2, [r7, #64]	@ 0x40
 8007424:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007426:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007428:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800742a:	e841 2300 	strex	r3, r2, [r1]
 800742e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1e5      	bne.n	8007402 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3314      	adds	r3, #20
 800743c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743e:	6a3b      	ldr	r3, [r7, #32]
 8007440:	e853 3f00 	ldrex	r3, [r3]
 8007444:	61fb      	str	r3, [r7, #28]
   return(result);
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	f023 0301 	bic.w	r3, r3, #1
 800744c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3314      	adds	r3, #20
 8007454:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007456:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007458:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800745c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800745e:	e841 2300 	strex	r3, r2, [r1]
 8007462:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1e5      	bne.n	8007436 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800746e:	2b01      	cmp	r3, #1
 8007470:	d119      	bne.n	80074a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	330c      	adds	r3, #12
 8007478:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	e853 3f00 	ldrex	r3, [r3]
 8007480:	60bb      	str	r3, [r7, #8]
   return(result);
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	f023 0310 	bic.w	r3, r3, #16
 8007488:	647b      	str	r3, [r7, #68]	@ 0x44
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	330c      	adds	r3, #12
 8007490:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007492:	61ba      	str	r2, [r7, #24]
 8007494:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007496:	6979      	ldr	r1, [r7, #20]
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	613b      	str	r3, [r7, #16]
   return(result);
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1e5      	bne.n	8007472 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2220      	movs	r2, #32
 80074aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80074b4:	bf00      	nop
 80074b6:	3754      	adds	r7, #84	@ 0x54
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2200      	movs	r2, #0
 80074d2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f7ff fee7 	bl	80072a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074da:	bf00      	nop
 80074dc:	3710      	adds	r7, #16
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80074e2:	b480      	push	{r7}
 80074e4:	b085      	sub	sp, #20
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	2b21      	cmp	r3, #33	@ 0x21
 80074f4:	d13e      	bne.n	8007574 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074fe:	d114      	bne.n	800752a <UART_Transmit_IT+0x48>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d110      	bne.n	800752a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a1b      	ldr	r3, [r3, #32]
 800750c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	881b      	ldrh	r3, [r3, #0]
 8007512:	461a      	mov	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800751c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a1b      	ldr	r3, [r3, #32]
 8007522:	1c9a      	adds	r2, r3, #2
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	621a      	str	r2, [r3, #32]
 8007528:	e008      	b.n	800753c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a1b      	ldr	r3, [r3, #32]
 800752e:	1c59      	adds	r1, r3, #1
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	6211      	str	r1, [r2, #32]
 8007534:	781a      	ldrb	r2, [r3, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007540:	b29b      	uxth	r3, r3
 8007542:	3b01      	subs	r3, #1
 8007544:	b29b      	uxth	r3, r3
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	4619      	mov	r1, r3
 800754a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10f      	bne.n	8007570 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68da      	ldr	r2, [r3, #12]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800755e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	68da      	ldr	r2, [r3, #12]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800756e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007570:	2300      	movs	r3, #0
 8007572:	e000      	b.n	8007576 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007574:	2302      	movs	r3, #2
  }
}
 8007576:	4618      	mov	r0, r3
 8007578:	3714      	adds	r7, #20
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr

08007582 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007582:	b580      	push	{r7, lr}
 8007584:	b082      	sub	sp, #8
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	68da      	ldr	r2, [r3, #12]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007598:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2220      	movs	r2, #32
 800759e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f7ff fe76 	bl	8007294 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b08c      	sub	sp, #48	@ 0x30
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80075ba:	2300      	movs	r3, #0
 80075bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80075be:	2300      	movs	r3, #0
 80075c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b22      	cmp	r3, #34	@ 0x22
 80075cc:	f040 80aa 	bne.w	8007724 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075d8:	d115      	bne.n	8007606 <UART_Receive_IT+0x54>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d111      	bne.n	8007606 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fe:	1c9a      	adds	r2, r3, #2
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	629a      	str	r2, [r3, #40]	@ 0x28
 8007604:	e024      	b.n	8007650 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007614:	d007      	beq.n	8007626 <UART_Receive_IT+0x74>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10a      	bne.n	8007634 <UART_Receive_IT+0x82>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d106      	bne.n	8007634 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	b2da      	uxtb	r2, r3
 800762e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007630:	701a      	strb	r2, [r3, #0]
 8007632:	e008      	b.n	8007646 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	b2db      	uxtb	r3, r3
 800763c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007640:	b2da      	uxtb	r2, r3
 8007642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007644:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007654:	b29b      	uxth	r3, r3
 8007656:	3b01      	subs	r3, #1
 8007658:	b29b      	uxth	r3, r3
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	4619      	mov	r1, r3
 800765e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007660:	2b00      	cmp	r3, #0
 8007662:	d15d      	bne.n	8007720 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68da      	ldr	r2, [r3, #12]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 0220 	bic.w	r2, r2, #32
 8007672:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68da      	ldr	r2, [r3, #12]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	695a      	ldr	r2, [r3, #20]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f022 0201 	bic.w	r2, r2, #1
 8007692:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2220      	movs	r2, #32
 8007698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d135      	bne.n	8007716 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	330c      	adds	r3, #12
 80076b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	e853 3f00 	ldrex	r3, [r3]
 80076be:	613b      	str	r3, [r7, #16]
   return(result);
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	f023 0310 	bic.w	r3, r3, #16
 80076c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	330c      	adds	r3, #12
 80076ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076d0:	623a      	str	r2, [r7, #32]
 80076d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d4:	69f9      	ldr	r1, [r7, #28]
 80076d6:	6a3a      	ldr	r2, [r7, #32]
 80076d8:	e841 2300 	strex	r3, r2, [r1]
 80076dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d1e5      	bne.n	80076b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f003 0310 	and.w	r3, r3, #16
 80076ee:	2b10      	cmp	r3, #16
 80076f0:	d10a      	bne.n	8007708 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076f2:	2300      	movs	r3, #0
 80076f4:	60fb      	str	r3, [r7, #12]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	60fb      	str	r3, [r7, #12]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	60fb      	str	r3, [r7, #12]
 8007706:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800770c:	4619      	mov	r1, r3
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f7ff fdd4 	bl	80072bc <HAL_UARTEx_RxEventCallback>
 8007714:	e002      	b.n	800771c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f7f9 fdf8 	bl	800130c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800771c:	2300      	movs	r3, #0
 800771e:	e002      	b.n	8007726 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007720:	2300      	movs	r3, #0
 8007722:	e000      	b.n	8007726 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007724:	2302      	movs	r3, #2
  }
}
 8007726:	4618      	mov	r0, r3
 8007728:	3730      	adds	r7, #48	@ 0x30
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007734:	b0c0      	sub	sp, #256	@ 0x100
 8007736:	af00      	add	r7, sp, #0
 8007738:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800773c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800774c:	68d9      	ldr	r1, [r3, #12]
 800774e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	ea40 0301 	orr.w	r3, r0, r1
 8007758:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800775a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800775e:	689a      	ldr	r2, [r3, #8]
 8007760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	431a      	orrs	r2, r3
 8007768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800776c:	695b      	ldr	r3, [r3, #20]
 800776e:	431a      	orrs	r2, r3
 8007770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	4313      	orrs	r3, r2
 8007778:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800777c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007788:	f021 010c 	bic.w	r1, r1, #12
 800778c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007796:	430b      	orrs	r3, r1
 8007798:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800779a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	695b      	ldr	r3, [r3, #20]
 80077a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80077a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077aa:	6999      	ldr	r1, [r3, #24]
 80077ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	ea40 0301 	orr.w	r3, r0, r1
 80077b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	4b8f      	ldr	r3, [pc, #572]	@ (80079fc <UART_SetConfig+0x2cc>)
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d005      	beq.n	80077d0 <UART_SetConfig+0xa0>
 80077c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	4b8d      	ldr	r3, [pc, #564]	@ (8007a00 <UART_SetConfig+0x2d0>)
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d104      	bne.n	80077da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80077d0:	f7fe fd6e 	bl	80062b0 <HAL_RCC_GetPCLK2Freq>
 80077d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80077d8:	e003      	b.n	80077e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80077da:	f7fe fd55 	bl	8006288 <HAL_RCC_GetPCLK1Freq>
 80077de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077e6:	69db      	ldr	r3, [r3, #28]
 80077e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077ec:	f040 810c 	bne.w	8007a08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077f4:	2200      	movs	r2, #0
 80077f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80077fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80077fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007802:	4622      	mov	r2, r4
 8007804:	462b      	mov	r3, r5
 8007806:	1891      	adds	r1, r2, r2
 8007808:	65b9      	str	r1, [r7, #88]	@ 0x58
 800780a:	415b      	adcs	r3, r3
 800780c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800780e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007812:	4621      	mov	r1, r4
 8007814:	eb12 0801 	adds.w	r8, r2, r1
 8007818:	4629      	mov	r1, r5
 800781a:	eb43 0901 	adc.w	r9, r3, r1
 800781e:	f04f 0200 	mov.w	r2, #0
 8007822:	f04f 0300 	mov.w	r3, #0
 8007826:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800782a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800782e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007832:	4690      	mov	r8, r2
 8007834:	4699      	mov	r9, r3
 8007836:	4623      	mov	r3, r4
 8007838:	eb18 0303 	adds.w	r3, r8, r3
 800783c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007840:	462b      	mov	r3, r5
 8007842:	eb49 0303 	adc.w	r3, r9, r3
 8007846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800784a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007856:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800785a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800785e:	460b      	mov	r3, r1
 8007860:	18db      	adds	r3, r3, r3
 8007862:	653b      	str	r3, [r7, #80]	@ 0x50
 8007864:	4613      	mov	r3, r2
 8007866:	eb42 0303 	adc.w	r3, r2, r3
 800786a:	657b      	str	r3, [r7, #84]	@ 0x54
 800786c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007870:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007874:	f7f9 fa00 	bl	8000c78 <__aeabi_uldivmod>
 8007878:	4602      	mov	r2, r0
 800787a:	460b      	mov	r3, r1
 800787c:	4b61      	ldr	r3, [pc, #388]	@ (8007a04 <UART_SetConfig+0x2d4>)
 800787e:	fba3 2302 	umull	r2, r3, r3, r2
 8007882:	095b      	lsrs	r3, r3, #5
 8007884:	011c      	lsls	r4, r3, #4
 8007886:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800788a:	2200      	movs	r2, #0
 800788c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007890:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007894:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007898:	4642      	mov	r2, r8
 800789a:	464b      	mov	r3, r9
 800789c:	1891      	adds	r1, r2, r2
 800789e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80078a0:	415b      	adcs	r3, r3
 80078a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80078a8:	4641      	mov	r1, r8
 80078aa:	eb12 0a01 	adds.w	sl, r2, r1
 80078ae:	4649      	mov	r1, r9
 80078b0:	eb43 0b01 	adc.w	fp, r3, r1
 80078b4:	f04f 0200 	mov.w	r2, #0
 80078b8:	f04f 0300 	mov.w	r3, #0
 80078bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80078c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80078c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078c8:	4692      	mov	sl, r2
 80078ca:	469b      	mov	fp, r3
 80078cc:	4643      	mov	r3, r8
 80078ce:	eb1a 0303 	adds.w	r3, sl, r3
 80078d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078d6:	464b      	mov	r3, r9
 80078d8:	eb4b 0303 	adc.w	r3, fp, r3
 80078dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80078e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80078f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078f4:	460b      	mov	r3, r1
 80078f6:	18db      	adds	r3, r3, r3
 80078f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80078fa:	4613      	mov	r3, r2
 80078fc:	eb42 0303 	adc.w	r3, r2, r3
 8007900:	647b      	str	r3, [r7, #68]	@ 0x44
 8007902:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007906:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800790a:	f7f9 f9b5 	bl	8000c78 <__aeabi_uldivmod>
 800790e:	4602      	mov	r2, r0
 8007910:	460b      	mov	r3, r1
 8007912:	4611      	mov	r1, r2
 8007914:	4b3b      	ldr	r3, [pc, #236]	@ (8007a04 <UART_SetConfig+0x2d4>)
 8007916:	fba3 2301 	umull	r2, r3, r3, r1
 800791a:	095b      	lsrs	r3, r3, #5
 800791c:	2264      	movs	r2, #100	@ 0x64
 800791e:	fb02 f303 	mul.w	r3, r2, r3
 8007922:	1acb      	subs	r3, r1, r3
 8007924:	00db      	lsls	r3, r3, #3
 8007926:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800792a:	4b36      	ldr	r3, [pc, #216]	@ (8007a04 <UART_SetConfig+0x2d4>)
 800792c:	fba3 2302 	umull	r2, r3, r3, r2
 8007930:	095b      	lsrs	r3, r3, #5
 8007932:	005b      	lsls	r3, r3, #1
 8007934:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007938:	441c      	add	r4, r3
 800793a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800793e:	2200      	movs	r2, #0
 8007940:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007944:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007948:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800794c:	4642      	mov	r2, r8
 800794e:	464b      	mov	r3, r9
 8007950:	1891      	adds	r1, r2, r2
 8007952:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007954:	415b      	adcs	r3, r3
 8007956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007958:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800795c:	4641      	mov	r1, r8
 800795e:	1851      	adds	r1, r2, r1
 8007960:	6339      	str	r1, [r7, #48]	@ 0x30
 8007962:	4649      	mov	r1, r9
 8007964:	414b      	adcs	r3, r1
 8007966:	637b      	str	r3, [r7, #52]	@ 0x34
 8007968:	f04f 0200 	mov.w	r2, #0
 800796c:	f04f 0300 	mov.w	r3, #0
 8007970:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007974:	4659      	mov	r1, fp
 8007976:	00cb      	lsls	r3, r1, #3
 8007978:	4651      	mov	r1, sl
 800797a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800797e:	4651      	mov	r1, sl
 8007980:	00ca      	lsls	r2, r1, #3
 8007982:	4610      	mov	r0, r2
 8007984:	4619      	mov	r1, r3
 8007986:	4603      	mov	r3, r0
 8007988:	4642      	mov	r2, r8
 800798a:	189b      	adds	r3, r3, r2
 800798c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007990:	464b      	mov	r3, r9
 8007992:	460a      	mov	r2, r1
 8007994:	eb42 0303 	adc.w	r3, r2, r3
 8007998:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800799c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80079ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80079b0:	460b      	mov	r3, r1
 80079b2:	18db      	adds	r3, r3, r3
 80079b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079b6:	4613      	mov	r3, r2
 80079b8:	eb42 0303 	adc.w	r3, r2, r3
 80079bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80079c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80079c6:	f7f9 f957 	bl	8000c78 <__aeabi_uldivmod>
 80079ca:	4602      	mov	r2, r0
 80079cc:	460b      	mov	r3, r1
 80079ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007a04 <UART_SetConfig+0x2d4>)
 80079d0:	fba3 1302 	umull	r1, r3, r3, r2
 80079d4:	095b      	lsrs	r3, r3, #5
 80079d6:	2164      	movs	r1, #100	@ 0x64
 80079d8:	fb01 f303 	mul.w	r3, r1, r3
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	00db      	lsls	r3, r3, #3
 80079e0:	3332      	adds	r3, #50	@ 0x32
 80079e2:	4a08      	ldr	r2, [pc, #32]	@ (8007a04 <UART_SetConfig+0x2d4>)
 80079e4:	fba2 2303 	umull	r2, r3, r2, r3
 80079e8:	095b      	lsrs	r3, r3, #5
 80079ea:	f003 0207 	and.w	r2, r3, #7
 80079ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4422      	add	r2, r4
 80079f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80079f8:	e106      	b.n	8007c08 <UART_SetConfig+0x4d8>
 80079fa:	bf00      	nop
 80079fc:	40011000 	.word	0x40011000
 8007a00:	40011400 	.word	0x40011400
 8007a04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007a16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007a1a:	4642      	mov	r2, r8
 8007a1c:	464b      	mov	r3, r9
 8007a1e:	1891      	adds	r1, r2, r2
 8007a20:	6239      	str	r1, [r7, #32]
 8007a22:	415b      	adcs	r3, r3
 8007a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007a2a:	4641      	mov	r1, r8
 8007a2c:	1854      	adds	r4, r2, r1
 8007a2e:	4649      	mov	r1, r9
 8007a30:	eb43 0501 	adc.w	r5, r3, r1
 8007a34:	f04f 0200 	mov.w	r2, #0
 8007a38:	f04f 0300 	mov.w	r3, #0
 8007a3c:	00eb      	lsls	r3, r5, #3
 8007a3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a42:	00e2      	lsls	r2, r4, #3
 8007a44:	4614      	mov	r4, r2
 8007a46:	461d      	mov	r5, r3
 8007a48:	4643      	mov	r3, r8
 8007a4a:	18e3      	adds	r3, r4, r3
 8007a4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a50:	464b      	mov	r3, r9
 8007a52:	eb45 0303 	adc.w	r3, r5, r3
 8007a56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a6a:	f04f 0200 	mov.w	r2, #0
 8007a6e:	f04f 0300 	mov.w	r3, #0
 8007a72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007a76:	4629      	mov	r1, r5
 8007a78:	008b      	lsls	r3, r1, #2
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a80:	4621      	mov	r1, r4
 8007a82:	008a      	lsls	r2, r1, #2
 8007a84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007a88:	f7f9 f8f6 	bl	8000c78 <__aeabi_uldivmod>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	460b      	mov	r3, r1
 8007a90:	4b60      	ldr	r3, [pc, #384]	@ (8007c14 <UART_SetConfig+0x4e4>)
 8007a92:	fba3 2302 	umull	r2, r3, r3, r2
 8007a96:	095b      	lsrs	r3, r3, #5
 8007a98:	011c      	lsls	r4, r3, #4
 8007a9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007aa4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007aa8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007aac:	4642      	mov	r2, r8
 8007aae:	464b      	mov	r3, r9
 8007ab0:	1891      	adds	r1, r2, r2
 8007ab2:	61b9      	str	r1, [r7, #24]
 8007ab4:	415b      	adcs	r3, r3
 8007ab6:	61fb      	str	r3, [r7, #28]
 8007ab8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007abc:	4641      	mov	r1, r8
 8007abe:	1851      	adds	r1, r2, r1
 8007ac0:	6139      	str	r1, [r7, #16]
 8007ac2:	4649      	mov	r1, r9
 8007ac4:	414b      	adcs	r3, r1
 8007ac6:	617b      	str	r3, [r7, #20]
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	f04f 0300 	mov.w	r3, #0
 8007ad0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ad4:	4659      	mov	r1, fp
 8007ad6:	00cb      	lsls	r3, r1, #3
 8007ad8:	4651      	mov	r1, sl
 8007ada:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ade:	4651      	mov	r1, sl
 8007ae0:	00ca      	lsls	r2, r1, #3
 8007ae2:	4610      	mov	r0, r2
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	4642      	mov	r2, r8
 8007aea:	189b      	adds	r3, r3, r2
 8007aec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007af0:	464b      	mov	r3, r9
 8007af2:	460a      	mov	r2, r1
 8007af4:	eb42 0303 	adc.w	r3, r2, r3
 8007af8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007b08:	f04f 0200 	mov.w	r2, #0
 8007b0c:	f04f 0300 	mov.w	r3, #0
 8007b10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007b14:	4649      	mov	r1, r9
 8007b16:	008b      	lsls	r3, r1, #2
 8007b18:	4641      	mov	r1, r8
 8007b1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b1e:	4641      	mov	r1, r8
 8007b20:	008a      	lsls	r2, r1, #2
 8007b22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007b26:	f7f9 f8a7 	bl	8000c78 <__aeabi_uldivmod>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	4611      	mov	r1, r2
 8007b30:	4b38      	ldr	r3, [pc, #224]	@ (8007c14 <UART_SetConfig+0x4e4>)
 8007b32:	fba3 2301 	umull	r2, r3, r3, r1
 8007b36:	095b      	lsrs	r3, r3, #5
 8007b38:	2264      	movs	r2, #100	@ 0x64
 8007b3a:	fb02 f303 	mul.w	r3, r2, r3
 8007b3e:	1acb      	subs	r3, r1, r3
 8007b40:	011b      	lsls	r3, r3, #4
 8007b42:	3332      	adds	r3, #50	@ 0x32
 8007b44:	4a33      	ldr	r2, [pc, #204]	@ (8007c14 <UART_SetConfig+0x4e4>)
 8007b46:	fba2 2303 	umull	r2, r3, r2, r3
 8007b4a:	095b      	lsrs	r3, r3, #5
 8007b4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b50:	441c      	add	r4, r3
 8007b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b56:	2200      	movs	r2, #0
 8007b58:	673b      	str	r3, [r7, #112]	@ 0x70
 8007b5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007b5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007b60:	4642      	mov	r2, r8
 8007b62:	464b      	mov	r3, r9
 8007b64:	1891      	adds	r1, r2, r2
 8007b66:	60b9      	str	r1, [r7, #8]
 8007b68:	415b      	adcs	r3, r3
 8007b6a:	60fb      	str	r3, [r7, #12]
 8007b6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b70:	4641      	mov	r1, r8
 8007b72:	1851      	adds	r1, r2, r1
 8007b74:	6039      	str	r1, [r7, #0]
 8007b76:	4649      	mov	r1, r9
 8007b78:	414b      	adcs	r3, r1
 8007b7a:	607b      	str	r3, [r7, #4]
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	f04f 0300 	mov.w	r3, #0
 8007b84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b88:	4659      	mov	r1, fp
 8007b8a:	00cb      	lsls	r3, r1, #3
 8007b8c:	4651      	mov	r1, sl
 8007b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b92:	4651      	mov	r1, sl
 8007b94:	00ca      	lsls	r2, r1, #3
 8007b96:	4610      	mov	r0, r2
 8007b98:	4619      	mov	r1, r3
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	4642      	mov	r2, r8
 8007b9e:	189b      	adds	r3, r3, r2
 8007ba0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	460a      	mov	r2, r1
 8007ba6:	eb42 0303 	adc.w	r3, r2, r3
 8007baa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007bb6:	667a      	str	r2, [r7, #100]	@ 0x64
 8007bb8:	f04f 0200 	mov.w	r2, #0
 8007bbc:	f04f 0300 	mov.w	r3, #0
 8007bc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007bc4:	4649      	mov	r1, r9
 8007bc6:	008b      	lsls	r3, r1, #2
 8007bc8:	4641      	mov	r1, r8
 8007bca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bce:	4641      	mov	r1, r8
 8007bd0:	008a      	lsls	r2, r1, #2
 8007bd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007bd6:	f7f9 f84f 	bl	8000c78 <__aeabi_uldivmod>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	4b0d      	ldr	r3, [pc, #52]	@ (8007c14 <UART_SetConfig+0x4e4>)
 8007be0:	fba3 1302 	umull	r1, r3, r3, r2
 8007be4:	095b      	lsrs	r3, r3, #5
 8007be6:	2164      	movs	r1, #100	@ 0x64
 8007be8:	fb01 f303 	mul.w	r3, r1, r3
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	011b      	lsls	r3, r3, #4
 8007bf0:	3332      	adds	r3, #50	@ 0x32
 8007bf2:	4a08      	ldr	r2, [pc, #32]	@ (8007c14 <UART_SetConfig+0x4e4>)
 8007bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf8:	095b      	lsrs	r3, r3, #5
 8007bfa:	f003 020f 	and.w	r2, r3, #15
 8007bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4422      	add	r2, r4
 8007c06:	609a      	str	r2, [r3, #8]
}
 8007c08:	bf00      	nop
 8007c0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c14:	51eb851f 	.word	0x51eb851f

08007c18 <__cvt>:
 8007c18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c1c:	ec57 6b10 	vmov	r6, r7, d0
 8007c20:	2f00      	cmp	r7, #0
 8007c22:	460c      	mov	r4, r1
 8007c24:	4619      	mov	r1, r3
 8007c26:	463b      	mov	r3, r7
 8007c28:	bfbb      	ittet	lt
 8007c2a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007c2e:	461f      	movlt	r7, r3
 8007c30:	2300      	movge	r3, #0
 8007c32:	232d      	movlt	r3, #45	@ 0x2d
 8007c34:	700b      	strb	r3, [r1, #0]
 8007c36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c38:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007c3c:	4691      	mov	r9, r2
 8007c3e:	f023 0820 	bic.w	r8, r3, #32
 8007c42:	bfbc      	itt	lt
 8007c44:	4632      	movlt	r2, r6
 8007c46:	4616      	movlt	r6, r2
 8007c48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007c4c:	d005      	beq.n	8007c5a <__cvt+0x42>
 8007c4e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007c52:	d100      	bne.n	8007c56 <__cvt+0x3e>
 8007c54:	3401      	adds	r4, #1
 8007c56:	2102      	movs	r1, #2
 8007c58:	e000      	b.n	8007c5c <__cvt+0x44>
 8007c5a:	2103      	movs	r1, #3
 8007c5c:	ab03      	add	r3, sp, #12
 8007c5e:	9301      	str	r3, [sp, #4]
 8007c60:	ab02      	add	r3, sp, #8
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	ec47 6b10 	vmov	d0, r6, r7
 8007c68:	4653      	mov	r3, sl
 8007c6a:	4622      	mov	r2, r4
 8007c6c:	f001 f81c 	bl	8008ca8 <_dtoa_r>
 8007c70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007c74:	4605      	mov	r5, r0
 8007c76:	d119      	bne.n	8007cac <__cvt+0x94>
 8007c78:	f019 0f01 	tst.w	r9, #1
 8007c7c:	d00e      	beq.n	8007c9c <__cvt+0x84>
 8007c7e:	eb00 0904 	add.w	r9, r0, r4
 8007c82:	2200      	movs	r2, #0
 8007c84:	2300      	movs	r3, #0
 8007c86:	4630      	mov	r0, r6
 8007c88:	4639      	mov	r1, r7
 8007c8a:	f7f8 ff35 	bl	8000af8 <__aeabi_dcmpeq>
 8007c8e:	b108      	cbz	r0, 8007c94 <__cvt+0x7c>
 8007c90:	f8cd 900c 	str.w	r9, [sp, #12]
 8007c94:	2230      	movs	r2, #48	@ 0x30
 8007c96:	9b03      	ldr	r3, [sp, #12]
 8007c98:	454b      	cmp	r3, r9
 8007c9a:	d31e      	bcc.n	8007cda <__cvt+0xc2>
 8007c9c:	9b03      	ldr	r3, [sp, #12]
 8007c9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ca0:	1b5b      	subs	r3, r3, r5
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	6013      	str	r3, [r2, #0]
 8007ca6:	b004      	add	sp, #16
 8007ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007cb0:	eb00 0904 	add.w	r9, r0, r4
 8007cb4:	d1e5      	bne.n	8007c82 <__cvt+0x6a>
 8007cb6:	7803      	ldrb	r3, [r0, #0]
 8007cb8:	2b30      	cmp	r3, #48	@ 0x30
 8007cba:	d10a      	bne.n	8007cd2 <__cvt+0xba>
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	4639      	mov	r1, r7
 8007cc4:	f7f8 ff18 	bl	8000af8 <__aeabi_dcmpeq>
 8007cc8:	b918      	cbnz	r0, 8007cd2 <__cvt+0xba>
 8007cca:	f1c4 0401 	rsb	r4, r4, #1
 8007cce:	f8ca 4000 	str.w	r4, [sl]
 8007cd2:	f8da 3000 	ldr.w	r3, [sl]
 8007cd6:	4499      	add	r9, r3
 8007cd8:	e7d3      	b.n	8007c82 <__cvt+0x6a>
 8007cda:	1c59      	adds	r1, r3, #1
 8007cdc:	9103      	str	r1, [sp, #12]
 8007cde:	701a      	strb	r2, [r3, #0]
 8007ce0:	e7d9      	b.n	8007c96 <__cvt+0x7e>

08007ce2 <__exponent>:
 8007ce2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ce4:	2900      	cmp	r1, #0
 8007ce6:	bfba      	itte	lt
 8007ce8:	4249      	neglt	r1, r1
 8007cea:	232d      	movlt	r3, #45	@ 0x2d
 8007cec:	232b      	movge	r3, #43	@ 0x2b
 8007cee:	2909      	cmp	r1, #9
 8007cf0:	7002      	strb	r2, [r0, #0]
 8007cf2:	7043      	strb	r3, [r0, #1]
 8007cf4:	dd29      	ble.n	8007d4a <__exponent+0x68>
 8007cf6:	f10d 0307 	add.w	r3, sp, #7
 8007cfa:	461d      	mov	r5, r3
 8007cfc:	270a      	movs	r7, #10
 8007cfe:	461a      	mov	r2, r3
 8007d00:	fbb1 f6f7 	udiv	r6, r1, r7
 8007d04:	fb07 1416 	mls	r4, r7, r6, r1
 8007d08:	3430      	adds	r4, #48	@ 0x30
 8007d0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007d0e:	460c      	mov	r4, r1
 8007d10:	2c63      	cmp	r4, #99	@ 0x63
 8007d12:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d16:	4631      	mov	r1, r6
 8007d18:	dcf1      	bgt.n	8007cfe <__exponent+0x1c>
 8007d1a:	3130      	adds	r1, #48	@ 0x30
 8007d1c:	1e94      	subs	r4, r2, #2
 8007d1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007d22:	1c41      	adds	r1, r0, #1
 8007d24:	4623      	mov	r3, r4
 8007d26:	42ab      	cmp	r3, r5
 8007d28:	d30a      	bcc.n	8007d40 <__exponent+0x5e>
 8007d2a:	f10d 0309 	add.w	r3, sp, #9
 8007d2e:	1a9b      	subs	r3, r3, r2
 8007d30:	42ac      	cmp	r4, r5
 8007d32:	bf88      	it	hi
 8007d34:	2300      	movhi	r3, #0
 8007d36:	3302      	adds	r3, #2
 8007d38:	4403      	add	r3, r0
 8007d3a:	1a18      	subs	r0, r3, r0
 8007d3c:	b003      	add	sp, #12
 8007d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d40:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d44:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007d48:	e7ed      	b.n	8007d26 <__exponent+0x44>
 8007d4a:	2330      	movs	r3, #48	@ 0x30
 8007d4c:	3130      	adds	r1, #48	@ 0x30
 8007d4e:	7083      	strb	r3, [r0, #2]
 8007d50:	70c1      	strb	r1, [r0, #3]
 8007d52:	1d03      	adds	r3, r0, #4
 8007d54:	e7f1      	b.n	8007d3a <__exponent+0x58>
	...

08007d58 <_printf_float>:
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	b08d      	sub	sp, #52	@ 0x34
 8007d5e:	460c      	mov	r4, r1
 8007d60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007d64:	4616      	mov	r6, r2
 8007d66:	461f      	mov	r7, r3
 8007d68:	4605      	mov	r5, r0
 8007d6a:	f000 fe67 	bl	8008a3c <_localeconv_r>
 8007d6e:	6803      	ldr	r3, [r0, #0]
 8007d70:	9304      	str	r3, [sp, #16]
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7f8 fa94 	bl	80002a0 <strlen>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d7c:	f8d8 3000 	ldr.w	r3, [r8]
 8007d80:	9005      	str	r0, [sp, #20]
 8007d82:	3307      	adds	r3, #7
 8007d84:	f023 0307 	bic.w	r3, r3, #7
 8007d88:	f103 0208 	add.w	r2, r3, #8
 8007d8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007d90:	f8d4 b000 	ldr.w	fp, [r4]
 8007d94:	f8c8 2000 	str.w	r2, [r8]
 8007d98:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007da0:	9307      	str	r3, [sp, #28]
 8007da2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007da6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007daa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dae:	4b9c      	ldr	r3, [pc, #624]	@ (8008020 <_printf_float+0x2c8>)
 8007db0:	f04f 32ff 	mov.w	r2, #4294967295
 8007db4:	f7f8 fed2 	bl	8000b5c <__aeabi_dcmpun>
 8007db8:	bb70      	cbnz	r0, 8007e18 <_printf_float+0xc0>
 8007dba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dbe:	4b98      	ldr	r3, [pc, #608]	@ (8008020 <_printf_float+0x2c8>)
 8007dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc4:	f7f8 feac 	bl	8000b20 <__aeabi_dcmple>
 8007dc8:	bb30      	cbnz	r0, 8007e18 <_printf_float+0xc0>
 8007dca:	2200      	movs	r2, #0
 8007dcc:	2300      	movs	r3, #0
 8007dce:	4640      	mov	r0, r8
 8007dd0:	4649      	mov	r1, r9
 8007dd2:	f7f8 fe9b 	bl	8000b0c <__aeabi_dcmplt>
 8007dd6:	b110      	cbz	r0, 8007dde <_printf_float+0x86>
 8007dd8:	232d      	movs	r3, #45	@ 0x2d
 8007dda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007dde:	4a91      	ldr	r2, [pc, #580]	@ (8008024 <_printf_float+0x2cc>)
 8007de0:	4b91      	ldr	r3, [pc, #580]	@ (8008028 <_printf_float+0x2d0>)
 8007de2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007de6:	bf8c      	ite	hi
 8007de8:	4690      	movhi	r8, r2
 8007dea:	4698      	movls	r8, r3
 8007dec:	2303      	movs	r3, #3
 8007dee:	6123      	str	r3, [r4, #16]
 8007df0:	f02b 0304 	bic.w	r3, fp, #4
 8007df4:	6023      	str	r3, [r4, #0]
 8007df6:	f04f 0900 	mov.w	r9, #0
 8007dfa:	9700      	str	r7, [sp, #0]
 8007dfc:	4633      	mov	r3, r6
 8007dfe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007e00:	4621      	mov	r1, r4
 8007e02:	4628      	mov	r0, r5
 8007e04:	f000 f9d2 	bl	80081ac <_printf_common>
 8007e08:	3001      	adds	r0, #1
 8007e0a:	f040 808d 	bne.w	8007f28 <_printf_float+0x1d0>
 8007e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e12:	b00d      	add	sp, #52	@ 0x34
 8007e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e18:	4642      	mov	r2, r8
 8007e1a:	464b      	mov	r3, r9
 8007e1c:	4640      	mov	r0, r8
 8007e1e:	4649      	mov	r1, r9
 8007e20:	f7f8 fe9c 	bl	8000b5c <__aeabi_dcmpun>
 8007e24:	b140      	cbz	r0, 8007e38 <_printf_float+0xe0>
 8007e26:	464b      	mov	r3, r9
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	bfbc      	itt	lt
 8007e2c:	232d      	movlt	r3, #45	@ 0x2d
 8007e2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007e32:	4a7e      	ldr	r2, [pc, #504]	@ (800802c <_printf_float+0x2d4>)
 8007e34:	4b7e      	ldr	r3, [pc, #504]	@ (8008030 <_printf_float+0x2d8>)
 8007e36:	e7d4      	b.n	8007de2 <_printf_float+0x8a>
 8007e38:	6863      	ldr	r3, [r4, #4]
 8007e3a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007e3e:	9206      	str	r2, [sp, #24]
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	d13b      	bne.n	8007ebc <_printf_float+0x164>
 8007e44:	2306      	movs	r3, #6
 8007e46:	6063      	str	r3, [r4, #4]
 8007e48:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	6022      	str	r2, [r4, #0]
 8007e50:	9303      	str	r3, [sp, #12]
 8007e52:	ab0a      	add	r3, sp, #40	@ 0x28
 8007e54:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007e58:	ab09      	add	r3, sp, #36	@ 0x24
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	6861      	ldr	r1, [r4, #4]
 8007e5e:	ec49 8b10 	vmov	d0, r8, r9
 8007e62:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007e66:	4628      	mov	r0, r5
 8007e68:	f7ff fed6 	bl	8007c18 <__cvt>
 8007e6c:	9b06      	ldr	r3, [sp, #24]
 8007e6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e70:	2b47      	cmp	r3, #71	@ 0x47
 8007e72:	4680      	mov	r8, r0
 8007e74:	d129      	bne.n	8007eca <_printf_float+0x172>
 8007e76:	1cc8      	adds	r0, r1, #3
 8007e78:	db02      	blt.n	8007e80 <_printf_float+0x128>
 8007e7a:	6863      	ldr	r3, [r4, #4]
 8007e7c:	4299      	cmp	r1, r3
 8007e7e:	dd41      	ble.n	8007f04 <_printf_float+0x1ac>
 8007e80:	f1aa 0a02 	sub.w	sl, sl, #2
 8007e84:	fa5f fa8a 	uxtb.w	sl, sl
 8007e88:	3901      	subs	r1, #1
 8007e8a:	4652      	mov	r2, sl
 8007e8c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007e90:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e92:	f7ff ff26 	bl	8007ce2 <__exponent>
 8007e96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e98:	1813      	adds	r3, r2, r0
 8007e9a:	2a01      	cmp	r2, #1
 8007e9c:	4681      	mov	r9, r0
 8007e9e:	6123      	str	r3, [r4, #16]
 8007ea0:	dc02      	bgt.n	8007ea8 <_printf_float+0x150>
 8007ea2:	6822      	ldr	r2, [r4, #0]
 8007ea4:	07d2      	lsls	r2, r2, #31
 8007ea6:	d501      	bpl.n	8007eac <_printf_float+0x154>
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	6123      	str	r3, [r4, #16]
 8007eac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d0a2      	beq.n	8007dfa <_printf_float+0xa2>
 8007eb4:	232d      	movs	r3, #45	@ 0x2d
 8007eb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007eba:	e79e      	b.n	8007dfa <_printf_float+0xa2>
 8007ebc:	9a06      	ldr	r2, [sp, #24]
 8007ebe:	2a47      	cmp	r2, #71	@ 0x47
 8007ec0:	d1c2      	bne.n	8007e48 <_printf_float+0xf0>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1c0      	bne.n	8007e48 <_printf_float+0xf0>
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e7bd      	b.n	8007e46 <_printf_float+0xee>
 8007eca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007ece:	d9db      	bls.n	8007e88 <_printf_float+0x130>
 8007ed0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007ed4:	d118      	bne.n	8007f08 <_printf_float+0x1b0>
 8007ed6:	2900      	cmp	r1, #0
 8007ed8:	6863      	ldr	r3, [r4, #4]
 8007eda:	dd0b      	ble.n	8007ef4 <_printf_float+0x19c>
 8007edc:	6121      	str	r1, [r4, #16]
 8007ede:	b913      	cbnz	r3, 8007ee6 <_printf_float+0x18e>
 8007ee0:	6822      	ldr	r2, [r4, #0]
 8007ee2:	07d0      	lsls	r0, r2, #31
 8007ee4:	d502      	bpl.n	8007eec <_printf_float+0x194>
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	440b      	add	r3, r1
 8007eea:	6123      	str	r3, [r4, #16]
 8007eec:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007eee:	f04f 0900 	mov.w	r9, #0
 8007ef2:	e7db      	b.n	8007eac <_printf_float+0x154>
 8007ef4:	b913      	cbnz	r3, 8007efc <_printf_float+0x1a4>
 8007ef6:	6822      	ldr	r2, [r4, #0]
 8007ef8:	07d2      	lsls	r2, r2, #31
 8007efa:	d501      	bpl.n	8007f00 <_printf_float+0x1a8>
 8007efc:	3302      	adds	r3, #2
 8007efe:	e7f4      	b.n	8007eea <_printf_float+0x192>
 8007f00:	2301      	movs	r3, #1
 8007f02:	e7f2      	b.n	8007eea <_printf_float+0x192>
 8007f04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007f08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f0a:	4299      	cmp	r1, r3
 8007f0c:	db05      	blt.n	8007f1a <_printf_float+0x1c2>
 8007f0e:	6823      	ldr	r3, [r4, #0]
 8007f10:	6121      	str	r1, [r4, #16]
 8007f12:	07d8      	lsls	r0, r3, #31
 8007f14:	d5ea      	bpl.n	8007eec <_printf_float+0x194>
 8007f16:	1c4b      	adds	r3, r1, #1
 8007f18:	e7e7      	b.n	8007eea <_printf_float+0x192>
 8007f1a:	2900      	cmp	r1, #0
 8007f1c:	bfd4      	ite	le
 8007f1e:	f1c1 0202 	rsble	r2, r1, #2
 8007f22:	2201      	movgt	r2, #1
 8007f24:	4413      	add	r3, r2
 8007f26:	e7e0      	b.n	8007eea <_printf_float+0x192>
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	055a      	lsls	r2, r3, #21
 8007f2c:	d407      	bmi.n	8007f3e <_printf_float+0x1e6>
 8007f2e:	6923      	ldr	r3, [r4, #16]
 8007f30:	4642      	mov	r2, r8
 8007f32:	4631      	mov	r1, r6
 8007f34:	4628      	mov	r0, r5
 8007f36:	47b8      	blx	r7
 8007f38:	3001      	adds	r0, #1
 8007f3a:	d12b      	bne.n	8007f94 <_printf_float+0x23c>
 8007f3c:	e767      	b.n	8007e0e <_printf_float+0xb6>
 8007f3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f42:	f240 80dd 	bls.w	8008100 <_printf_float+0x3a8>
 8007f46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	f7f8 fdd3 	bl	8000af8 <__aeabi_dcmpeq>
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d033      	beq.n	8007fbe <_printf_float+0x266>
 8007f56:	4a37      	ldr	r2, [pc, #220]	@ (8008034 <_printf_float+0x2dc>)
 8007f58:	2301      	movs	r3, #1
 8007f5a:	4631      	mov	r1, r6
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	47b8      	blx	r7
 8007f60:	3001      	adds	r0, #1
 8007f62:	f43f af54 	beq.w	8007e0e <_printf_float+0xb6>
 8007f66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007f6a:	4543      	cmp	r3, r8
 8007f6c:	db02      	blt.n	8007f74 <_printf_float+0x21c>
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	07d8      	lsls	r0, r3, #31
 8007f72:	d50f      	bpl.n	8007f94 <_printf_float+0x23c>
 8007f74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f78:	4631      	mov	r1, r6
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	47b8      	blx	r7
 8007f7e:	3001      	adds	r0, #1
 8007f80:	f43f af45 	beq.w	8007e0e <_printf_float+0xb6>
 8007f84:	f04f 0900 	mov.w	r9, #0
 8007f88:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f8c:	f104 0a1a 	add.w	sl, r4, #26
 8007f90:	45c8      	cmp	r8, r9
 8007f92:	dc09      	bgt.n	8007fa8 <_printf_float+0x250>
 8007f94:	6823      	ldr	r3, [r4, #0]
 8007f96:	079b      	lsls	r3, r3, #30
 8007f98:	f100 8103 	bmi.w	80081a2 <_printf_float+0x44a>
 8007f9c:	68e0      	ldr	r0, [r4, #12]
 8007f9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fa0:	4298      	cmp	r0, r3
 8007fa2:	bfb8      	it	lt
 8007fa4:	4618      	movlt	r0, r3
 8007fa6:	e734      	b.n	8007e12 <_printf_float+0xba>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	4652      	mov	r2, sl
 8007fac:	4631      	mov	r1, r6
 8007fae:	4628      	mov	r0, r5
 8007fb0:	47b8      	blx	r7
 8007fb2:	3001      	adds	r0, #1
 8007fb4:	f43f af2b 	beq.w	8007e0e <_printf_float+0xb6>
 8007fb8:	f109 0901 	add.w	r9, r9, #1
 8007fbc:	e7e8      	b.n	8007f90 <_printf_float+0x238>
 8007fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	dc39      	bgt.n	8008038 <_printf_float+0x2e0>
 8007fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8008034 <_printf_float+0x2dc>)
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	4631      	mov	r1, r6
 8007fca:	4628      	mov	r0, r5
 8007fcc:	47b8      	blx	r7
 8007fce:	3001      	adds	r0, #1
 8007fd0:	f43f af1d 	beq.w	8007e0e <_printf_float+0xb6>
 8007fd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007fd8:	ea59 0303 	orrs.w	r3, r9, r3
 8007fdc:	d102      	bne.n	8007fe4 <_printf_float+0x28c>
 8007fde:	6823      	ldr	r3, [r4, #0]
 8007fe0:	07d9      	lsls	r1, r3, #31
 8007fe2:	d5d7      	bpl.n	8007f94 <_printf_float+0x23c>
 8007fe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fe8:	4631      	mov	r1, r6
 8007fea:	4628      	mov	r0, r5
 8007fec:	47b8      	blx	r7
 8007fee:	3001      	adds	r0, #1
 8007ff0:	f43f af0d 	beq.w	8007e0e <_printf_float+0xb6>
 8007ff4:	f04f 0a00 	mov.w	sl, #0
 8007ff8:	f104 0b1a 	add.w	fp, r4, #26
 8007ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ffe:	425b      	negs	r3, r3
 8008000:	4553      	cmp	r3, sl
 8008002:	dc01      	bgt.n	8008008 <_printf_float+0x2b0>
 8008004:	464b      	mov	r3, r9
 8008006:	e793      	b.n	8007f30 <_printf_float+0x1d8>
 8008008:	2301      	movs	r3, #1
 800800a:	465a      	mov	r2, fp
 800800c:	4631      	mov	r1, r6
 800800e:	4628      	mov	r0, r5
 8008010:	47b8      	blx	r7
 8008012:	3001      	adds	r0, #1
 8008014:	f43f aefb 	beq.w	8007e0e <_printf_float+0xb6>
 8008018:	f10a 0a01 	add.w	sl, sl, #1
 800801c:	e7ee      	b.n	8007ffc <_printf_float+0x2a4>
 800801e:	bf00      	nop
 8008020:	7fefffff 	.word	0x7fefffff
 8008024:	0800c0a8 	.word	0x0800c0a8
 8008028:	0800c0a4 	.word	0x0800c0a4
 800802c:	0800c0b0 	.word	0x0800c0b0
 8008030:	0800c0ac 	.word	0x0800c0ac
 8008034:	0800c0b4 	.word	0x0800c0b4
 8008038:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800803a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800803e:	4553      	cmp	r3, sl
 8008040:	bfa8      	it	ge
 8008042:	4653      	movge	r3, sl
 8008044:	2b00      	cmp	r3, #0
 8008046:	4699      	mov	r9, r3
 8008048:	dc36      	bgt.n	80080b8 <_printf_float+0x360>
 800804a:	f04f 0b00 	mov.w	fp, #0
 800804e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008052:	f104 021a 	add.w	r2, r4, #26
 8008056:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008058:	9306      	str	r3, [sp, #24]
 800805a:	eba3 0309 	sub.w	r3, r3, r9
 800805e:	455b      	cmp	r3, fp
 8008060:	dc31      	bgt.n	80080c6 <_printf_float+0x36e>
 8008062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008064:	459a      	cmp	sl, r3
 8008066:	dc3a      	bgt.n	80080de <_printf_float+0x386>
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	07da      	lsls	r2, r3, #31
 800806c:	d437      	bmi.n	80080de <_printf_float+0x386>
 800806e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008070:	ebaa 0903 	sub.w	r9, sl, r3
 8008074:	9b06      	ldr	r3, [sp, #24]
 8008076:	ebaa 0303 	sub.w	r3, sl, r3
 800807a:	4599      	cmp	r9, r3
 800807c:	bfa8      	it	ge
 800807e:	4699      	movge	r9, r3
 8008080:	f1b9 0f00 	cmp.w	r9, #0
 8008084:	dc33      	bgt.n	80080ee <_printf_float+0x396>
 8008086:	f04f 0800 	mov.w	r8, #0
 800808a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800808e:	f104 0b1a 	add.w	fp, r4, #26
 8008092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008094:	ebaa 0303 	sub.w	r3, sl, r3
 8008098:	eba3 0309 	sub.w	r3, r3, r9
 800809c:	4543      	cmp	r3, r8
 800809e:	f77f af79 	ble.w	8007f94 <_printf_float+0x23c>
 80080a2:	2301      	movs	r3, #1
 80080a4:	465a      	mov	r2, fp
 80080a6:	4631      	mov	r1, r6
 80080a8:	4628      	mov	r0, r5
 80080aa:	47b8      	blx	r7
 80080ac:	3001      	adds	r0, #1
 80080ae:	f43f aeae 	beq.w	8007e0e <_printf_float+0xb6>
 80080b2:	f108 0801 	add.w	r8, r8, #1
 80080b6:	e7ec      	b.n	8008092 <_printf_float+0x33a>
 80080b8:	4642      	mov	r2, r8
 80080ba:	4631      	mov	r1, r6
 80080bc:	4628      	mov	r0, r5
 80080be:	47b8      	blx	r7
 80080c0:	3001      	adds	r0, #1
 80080c2:	d1c2      	bne.n	800804a <_printf_float+0x2f2>
 80080c4:	e6a3      	b.n	8007e0e <_printf_float+0xb6>
 80080c6:	2301      	movs	r3, #1
 80080c8:	4631      	mov	r1, r6
 80080ca:	4628      	mov	r0, r5
 80080cc:	9206      	str	r2, [sp, #24]
 80080ce:	47b8      	blx	r7
 80080d0:	3001      	adds	r0, #1
 80080d2:	f43f ae9c 	beq.w	8007e0e <_printf_float+0xb6>
 80080d6:	9a06      	ldr	r2, [sp, #24]
 80080d8:	f10b 0b01 	add.w	fp, fp, #1
 80080dc:	e7bb      	b.n	8008056 <_printf_float+0x2fe>
 80080de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080e2:	4631      	mov	r1, r6
 80080e4:	4628      	mov	r0, r5
 80080e6:	47b8      	blx	r7
 80080e8:	3001      	adds	r0, #1
 80080ea:	d1c0      	bne.n	800806e <_printf_float+0x316>
 80080ec:	e68f      	b.n	8007e0e <_printf_float+0xb6>
 80080ee:	9a06      	ldr	r2, [sp, #24]
 80080f0:	464b      	mov	r3, r9
 80080f2:	4442      	add	r2, r8
 80080f4:	4631      	mov	r1, r6
 80080f6:	4628      	mov	r0, r5
 80080f8:	47b8      	blx	r7
 80080fa:	3001      	adds	r0, #1
 80080fc:	d1c3      	bne.n	8008086 <_printf_float+0x32e>
 80080fe:	e686      	b.n	8007e0e <_printf_float+0xb6>
 8008100:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008104:	f1ba 0f01 	cmp.w	sl, #1
 8008108:	dc01      	bgt.n	800810e <_printf_float+0x3b6>
 800810a:	07db      	lsls	r3, r3, #31
 800810c:	d536      	bpl.n	800817c <_printf_float+0x424>
 800810e:	2301      	movs	r3, #1
 8008110:	4642      	mov	r2, r8
 8008112:	4631      	mov	r1, r6
 8008114:	4628      	mov	r0, r5
 8008116:	47b8      	blx	r7
 8008118:	3001      	adds	r0, #1
 800811a:	f43f ae78 	beq.w	8007e0e <_printf_float+0xb6>
 800811e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008122:	4631      	mov	r1, r6
 8008124:	4628      	mov	r0, r5
 8008126:	47b8      	blx	r7
 8008128:	3001      	adds	r0, #1
 800812a:	f43f ae70 	beq.w	8007e0e <_printf_float+0xb6>
 800812e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008132:	2200      	movs	r2, #0
 8008134:	2300      	movs	r3, #0
 8008136:	f10a 3aff 	add.w	sl, sl, #4294967295
 800813a:	f7f8 fcdd 	bl	8000af8 <__aeabi_dcmpeq>
 800813e:	b9c0      	cbnz	r0, 8008172 <_printf_float+0x41a>
 8008140:	4653      	mov	r3, sl
 8008142:	f108 0201 	add.w	r2, r8, #1
 8008146:	4631      	mov	r1, r6
 8008148:	4628      	mov	r0, r5
 800814a:	47b8      	blx	r7
 800814c:	3001      	adds	r0, #1
 800814e:	d10c      	bne.n	800816a <_printf_float+0x412>
 8008150:	e65d      	b.n	8007e0e <_printf_float+0xb6>
 8008152:	2301      	movs	r3, #1
 8008154:	465a      	mov	r2, fp
 8008156:	4631      	mov	r1, r6
 8008158:	4628      	mov	r0, r5
 800815a:	47b8      	blx	r7
 800815c:	3001      	adds	r0, #1
 800815e:	f43f ae56 	beq.w	8007e0e <_printf_float+0xb6>
 8008162:	f108 0801 	add.w	r8, r8, #1
 8008166:	45d0      	cmp	r8, sl
 8008168:	dbf3      	blt.n	8008152 <_printf_float+0x3fa>
 800816a:	464b      	mov	r3, r9
 800816c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008170:	e6df      	b.n	8007f32 <_printf_float+0x1da>
 8008172:	f04f 0800 	mov.w	r8, #0
 8008176:	f104 0b1a 	add.w	fp, r4, #26
 800817a:	e7f4      	b.n	8008166 <_printf_float+0x40e>
 800817c:	2301      	movs	r3, #1
 800817e:	4642      	mov	r2, r8
 8008180:	e7e1      	b.n	8008146 <_printf_float+0x3ee>
 8008182:	2301      	movs	r3, #1
 8008184:	464a      	mov	r2, r9
 8008186:	4631      	mov	r1, r6
 8008188:	4628      	mov	r0, r5
 800818a:	47b8      	blx	r7
 800818c:	3001      	adds	r0, #1
 800818e:	f43f ae3e 	beq.w	8007e0e <_printf_float+0xb6>
 8008192:	f108 0801 	add.w	r8, r8, #1
 8008196:	68e3      	ldr	r3, [r4, #12]
 8008198:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800819a:	1a5b      	subs	r3, r3, r1
 800819c:	4543      	cmp	r3, r8
 800819e:	dcf0      	bgt.n	8008182 <_printf_float+0x42a>
 80081a0:	e6fc      	b.n	8007f9c <_printf_float+0x244>
 80081a2:	f04f 0800 	mov.w	r8, #0
 80081a6:	f104 0919 	add.w	r9, r4, #25
 80081aa:	e7f4      	b.n	8008196 <_printf_float+0x43e>

080081ac <_printf_common>:
 80081ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081b0:	4616      	mov	r6, r2
 80081b2:	4698      	mov	r8, r3
 80081b4:	688a      	ldr	r2, [r1, #8]
 80081b6:	690b      	ldr	r3, [r1, #16]
 80081b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80081bc:	4293      	cmp	r3, r2
 80081be:	bfb8      	it	lt
 80081c0:	4613      	movlt	r3, r2
 80081c2:	6033      	str	r3, [r6, #0]
 80081c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80081c8:	4607      	mov	r7, r0
 80081ca:	460c      	mov	r4, r1
 80081cc:	b10a      	cbz	r2, 80081d2 <_printf_common+0x26>
 80081ce:	3301      	adds	r3, #1
 80081d0:	6033      	str	r3, [r6, #0]
 80081d2:	6823      	ldr	r3, [r4, #0]
 80081d4:	0699      	lsls	r1, r3, #26
 80081d6:	bf42      	ittt	mi
 80081d8:	6833      	ldrmi	r3, [r6, #0]
 80081da:	3302      	addmi	r3, #2
 80081dc:	6033      	strmi	r3, [r6, #0]
 80081de:	6825      	ldr	r5, [r4, #0]
 80081e0:	f015 0506 	ands.w	r5, r5, #6
 80081e4:	d106      	bne.n	80081f4 <_printf_common+0x48>
 80081e6:	f104 0a19 	add.w	sl, r4, #25
 80081ea:	68e3      	ldr	r3, [r4, #12]
 80081ec:	6832      	ldr	r2, [r6, #0]
 80081ee:	1a9b      	subs	r3, r3, r2
 80081f0:	42ab      	cmp	r3, r5
 80081f2:	dc26      	bgt.n	8008242 <_printf_common+0x96>
 80081f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80081f8:	6822      	ldr	r2, [r4, #0]
 80081fa:	3b00      	subs	r3, #0
 80081fc:	bf18      	it	ne
 80081fe:	2301      	movne	r3, #1
 8008200:	0692      	lsls	r2, r2, #26
 8008202:	d42b      	bmi.n	800825c <_printf_common+0xb0>
 8008204:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008208:	4641      	mov	r1, r8
 800820a:	4638      	mov	r0, r7
 800820c:	47c8      	blx	r9
 800820e:	3001      	adds	r0, #1
 8008210:	d01e      	beq.n	8008250 <_printf_common+0xa4>
 8008212:	6823      	ldr	r3, [r4, #0]
 8008214:	6922      	ldr	r2, [r4, #16]
 8008216:	f003 0306 	and.w	r3, r3, #6
 800821a:	2b04      	cmp	r3, #4
 800821c:	bf02      	ittt	eq
 800821e:	68e5      	ldreq	r5, [r4, #12]
 8008220:	6833      	ldreq	r3, [r6, #0]
 8008222:	1aed      	subeq	r5, r5, r3
 8008224:	68a3      	ldr	r3, [r4, #8]
 8008226:	bf0c      	ite	eq
 8008228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800822c:	2500      	movne	r5, #0
 800822e:	4293      	cmp	r3, r2
 8008230:	bfc4      	itt	gt
 8008232:	1a9b      	subgt	r3, r3, r2
 8008234:	18ed      	addgt	r5, r5, r3
 8008236:	2600      	movs	r6, #0
 8008238:	341a      	adds	r4, #26
 800823a:	42b5      	cmp	r5, r6
 800823c:	d11a      	bne.n	8008274 <_printf_common+0xc8>
 800823e:	2000      	movs	r0, #0
 8008240:	e008      	b.n	8008254 <_printf_common+0xa8>
 8008242:	2301      	movs	r3, #1
 8008244:	4652      	mov	r2, sl
 8008246:	4641      	mov	r1, r8
 8008248:	4638      	mov	r0, r7
 800824a:	47c8      	blx	r9
 800824c:	3001      	adds	r0, #1
 800824e:	d103      	bne.n	8008258 <_printf_common+0xac>
 8008250:	f04f 30ff 	mov.w	r0, #4294967295
 8008254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008258:	3501      	adds	r5, #1
 800825a:	e7c6      	b.n	80081ea <_printf_common+0x3e>
 800825c:	18e1      	adds	r1, r4, r3
 800825e:	1c5a      	adds	r2, r3, #1
 8008260:	2030      	movs	r0, #48	@ 0x30
 8008262:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008266:	4422      	add	r2, r4
 8008268:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800826c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008270:	3302      	adds	r3, #2
 8008272:	e7c7      	b.n	8008204 <_printf_common+0x58>
 8008274:	2301      	movs	r3, #1
 8008276:	4622      	mov	r2, r4
 8008278:	4641      	mov	r1, r8
 800827a:	4638      	mov	r0, r7
 800827c:	47c8      	blx	r9
 800827e:	3001      	adds	r0, #1
 8008280:	d0e6      	beq.n	8008250 <_printf_common+0xa4>
 8008282:	3601      	adds	r6, #1
 8008284:	e7d9      	b.n	800823a <_printf_common+0x8e>
	...

08008288 <_printf_i>:
 8008288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800828c:	7e0f      	ldrb	r7, [r1, #24]
 800828e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008290:	2f78      	cmp	r7, #120	@ 0x78
 8008292:	4691      	mov	r9, r2
 8008294:	4680      	mov	r8, r0
 8008296:	460c      	mov	r4, r1
 8008298:	469a      	mov	sl, r3
 800829a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800829e:	d807      	bhi.n	80082b0 <_printf_i+0x28>
 80082a0:	2f62      	cmp	r7, #98	@ 0x62
 80082a2:	d80a      	bhi.n	80082ba <_printf_i+0x32>
 80082a4:	2f00      	cmp	r7, #0
 80082a6:	f000 80d1 	beq.w	800844c <_printf_i+0x1c4>
 80082aa:	2f58      	cmp	r7, #88	@ 0x58
 80082ac:	f000 80b8 	beq.w	8008420 <_printf_i+0x198>
 80082b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80082b8:	e03a      	b.n	8008330 <_printf_i+0xa8>
 80082ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80082be:	2b15      	cmp	r3, #21
 80082c0:	d8f6      	bhi.n	80082b0 <_printf_i+0x28>
 80082c2:	a101      	add	r1, pc, #4	@ (adr r1, 80082c8 <_printf_i+0x40>)
 80082c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80082c8:	08008321 	.word	0x08008321
 80082cc:	08008335 	.word	0x08008335
 80082d0:	080082b1 	.word	0x080082b1
 80082d4:	080082b1 	.word	0x080082b1
 80082d8:	080082b1 	.word	0x080082b1
 80082dc:	080082b1 	.word	0x080082b1
 80082e0:	08008335 	.word	0x08008335
 80082e4:	080082b1 	.word	0x080082b1
 80082e8:	080082b1 	.word	0x080082b1
 80082ec:	080082b1 	.word	0x080082b1
 80082f0:	080082b1 	.word	0x080082b1
 80082f4:	08008433 	.word	0x08008433
 80082f8:	0800835f 	.word	0x0800835f
 80082fc:	080083ed 	.word	0x080083ed
 8008300:	080082b1 	.word	0x080082b1
 8008304:	080082b1 	.word	0x080082b1
 8008308:	08008455 	.word	0x08008455
 800830c:	080082b1 	.word	0x080082b1
 8008310:	0800835f 	.word	0x0800835f
 8008314:	080082b1 	.word	0x080082b1
 8008318:	080082b1 	.word	0x080082b1
 800831c:	080083f5 	.word	0x080083f5
 8008320:	6833      	ldr	r3, [r6, #0]
 8008322:	1d1a      	adds	r2, r3, #4
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	6032      	str	r2, [r6, #0]
 8008328:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800832c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008330:	2301      	movs	r3, #1
 8008332:	e09c      	b.n	800846e <_printf_i+0x1e6>
 8008334:	6833      	ldr	r3, [r6, #0]
 8008336:	6820      	ldr	r0, [r4, #0]
 8008338:	1d19      	adds	r1, r3, #4
 800833a:	6031      	str	r1, [r6, #0]
 800833c:	0606      	lsls	r6, r0, #24
 800833e:	d501      	bpl.n	8008344 <_printf_i+0xbc>
 8008340:	681d      	ldr	r5, [r3, #0]
 8008342:	e003      	b.n	800834c <_printf_i+0xc4>
 8008344:	0645      	lsls	r5, r0, #25
 8008346:	d5fb      	bpl.n	8008340 <_printf_i+0xb8>
 8008348:	f9b3 5000 	ldrsh.w	r5, [r3]
 800834c:	2d00      	cmp	r5, #0
 800834e:	da03      	bge.n	8008358 <_printf_i+0xd0>
 8008350:	232d      	movs	r3, #45	@ 0x2d
 8008352:	426d      	negs	r5, r5
 8008354:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008358:	4858      	ldr	r0, [pc, #352]	@ (80084bc <_printf_i+0x234>)
 800835a:	230a      	movs	r3, #10
 800835c:	e011      	b.n	8008382 <_printf_i+0xfa>
 800835e:	6821      	ldr	r1, [r4, #0]
 8008360:	6833      	ldr	r3, [r6, #0]
 8008362:	0608      	lsls	r0, r1, #24
 8008364:	f853 5b04 	ldr.w	r5, [r3], #4
 8008368:	d402      	bmi.n	8008370 <_printf_i+0xe8>
 800836a:	0649      	lsls	r1, r1, #25
 800836c:	bf48      	it	mi
 800836e:	b2ad      	uxthmi	r5, r5
 8008370:	2f6f      	cmp	r7, #111	@ 0x6f
 8008372:	4852      	ldr	r0, [pc, #328]	@ (80084bc <_printf_i+0x234>)
 8008374:	6033      	str	r3, [r6, #0]
 8008376:	bf14      	ite	ne
 8008378:	230a      	movne	r3, #10
 800837a:	2308      	moveq	r3, #8
 800837c:	2100      	movs	r1, #0
 800837e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008382:	6866      	ldr	r6, [r4, #4]
 8008384:	60a6      	str	r6, [r4, #8]
 8008386:	2e00      	cmp	r6, #0
 8008388:	db05      	blt.n	8008396 <_printf_i+0x10e>
 800838a:	6821      	ldr	r1, [r4, #0]
 800838c:	432e      	orrs	r6, r5
 800838e:	f021 0104 	bic.w	r1, r1, #4
 8008392:	6021      	str	r1, [r4, #0]
 8008394:	d04b      	beq.n	800842e <_printf_i+0x1a6>
 8008396:	4616      	mov	r6, r2
 8008398:	fbb5 f1f3 	udiv	r1, r5, r3
 800839c:	fb03 5711 	mls	r7, r3, r1, r5
 80083a0:	5dc7      	ldrb	r7, [r0, r7]
 80083a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083a6:	462f      	mov	r7, r5
 80083a8:	42bb      	cmp	r3, r7
 80083aa:	460d      	mov	r5, r1
 80083ac:	d9f4      	bls.n	8008398 <_printf_i+0x110>
 80083ae:	2b08      	cmp	r3, #8
 80083b0:	d10b      	bne.n	80083ca <_printf_i+0x142>
 80083b2:	6823      	ldr	r3, [r4, #0]
 80083b4:	07df      	lsls	r7, r3, #31
 80083b6:	d508      	bpl.n	80083ca <_printf_i+0x142>
 80083b8:	6923      	ldr	r3, [r4, #16]
 80083ba:	6861      	ldr	r1, [r4, #4]
 80083bc:	4299      	cmp	r1, r3
 80083be:	bfde      	ittt	le
 80083c0:	2330      	movle	r3, #48	@ 0x30
 80083c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80083c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80083ca:	1b92      	subs	r2, r2, r6
 80083cc:	6122      	str	r2, [r4, #16]
 80083ce:	f8cd a000 	str.w	sl, [sp]
 80083d2:	464b      	mov	r3, r9
 80083d4:	aa03      	add	r2, sp, #12
 80083d6:	4621      	mov	r1, r4
 80083d8:	4640      	mov	r0, r8
 80083da:	f7ff fee7 	bl	80081ac <_printf_common>
 80083de:	3001      	adds	r0, #1
 80083e0:	d14a      	bne.n	8008478 <_printf_i+0x1f0>
 80083e2:	f04f 30ff 	mov.w	r0, #4294967295
 80083e6:	b004      	add	sp, #16
 80083e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083ec:	6823      	ldr	r3, [r4, #0]
 80083ee:	f043 0320 	orr.w	r3, r3, #32
 80083f2:	6023      	str	r3, [r4, #0]
 80083f4:	4832      	ldr	r0, [pc, #200]	@ (80084c0 <_printf_i+0x238>)
 80083f6:	2778      	movs	r7, #120	@ 0x78
 80083f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	6831      	ldr	r1, [r6, #0]
 8008400:	061f      	lsls	r7, r3, #24
 8008402:	f851 5b04 	ldr.w	r5, [r1], #4
 8008406:	d402      	bmi.n	800840e <_printf_i+0x186>
 8008408:	065f      	lsls	r7, r3, #25
 800840a:	bf48      	it	mi
 800840c:	b2ad      	uxthmi	r5, r5
 800840e:	6031      	str	r1, [r6, #0]
 8008410:	07d9      	lsls	r1, r3, #31
 8008412:	bf44      	itt	mi
 8008414:	f043 0320 	orrmi.w	r3, r3, #32
 8008418:	6023      	strmi	r3, [r4, #0]
 800841a:	b11d      	cbz	r5, 8008424 <_printf_i+0x19c>
 800841c:	2310      	movs	r3, #16
 800841e:	e7ad      	b.n	800837c <_printf_i+0xf4>
 8008420:	4826      	ldr	r0, [pc, #152]	@ (80084bc <_printf_i+0x234>)
 8008422:	e7e9      	b.n	80083f8 <_printf_i+0x170>
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	f023 0320 	bic.w	r3, r3, #32
 800842a:	6023      	str	r3, [r4, #0]
 800842c:	e7f6      	b.n	800841c <_printf_i+0x194>
 800842e:	4616      	mov	r6, r2
 8008430:	e7bd      	b.n	80083ae <_printf_i+0x126>
 8008432:	6833      	ldr	r3, [r6, #0]
 8008434:	6825      	ldr	r5, [r4, #0]
 8008436:	6961      	ldr	r1, [r4, #20]
 8008438:	1d18      	adds	r0, r3, #4
 800843a:	6030      	str	r0, [r6, #0]
 800843c:	062e      	lsls	r6, r5, #24
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	d501      	bpl.n	8008446 <_printf_i+0x1be>
 8008442:	6019      	str	r1, [r3, #0]
 8008444:	e002      	b.n	800844c <_printf_i+0x1c4>
 8008446:	0668      	lsls	r0, r5, #25
 8008448:	d5fb      	bpl.n	8008442 <_printf_i+0x1ba>
 800844a:	8019      	strh	r1, [r3, #0]
 800844c:	2300      	movs	r3, #0
 800844e:	6123      	str	r3, [r4, #16]
 8008450:	4616      	mov	r6, r2
 8008452:	e7bc      	b.n	80083ce <_printf_i+0x146>
 8008454:	6833      	ldr	r3, [r6, #0]
 8008456:	1d1a      	adds	r2, r3, #4
 8008458:	6032      	str	r2, [r6, #0]
 800845a:	681e      	ldr	r6, [r3, #0]
 800845c:	6862      	ldr	r2, [r4, #4]
 800845e:	2100      	movs	r1, #0
 8008460:	4630      	mov	r0, r6
 8008462:	f7f7 fecd 	bl	8000200 <memchr>
 8008466:	b108      	cbz	r0, 800846c <_printf_i+0x1e4>
 8008468:	1b80      	subs	r0, r0, r6
 800846a:	6060      	str	r0, [r4, #4]
 800846c:	6863      	ldr	r3, [r4, #4]
 800846e:	6123      	str	r3, [r4, #16]
 8008470:	2300      	movs	r3, #0
 8008472:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008476:	e7aa      	b.n	80083ce <_printf_i+0x146>
 8008478:	6923      	ldr	r3, [r4, #16]
 800847a:	4632      	mov	r2, r6
 800847c:	4649      	mov	r1, r9
 800847e:	4640      	mov	r0, r8
 8008480:	47d0      	blx	sl
 8008482:	3001      	adds	r0, #1
 8008484:	d0ad      	beq.n	80083e2 <_printf_i+0x15a>
 8008486:	6823      	ldr	r3, [r4, #0]
 8008488:	079b      	lsls	r3, r3, #30
 800848a:	d413      	bmi.n	80084b4 <_printf_i+0x22c>
 800848c:	68e0      	ldr	r0, [r4, #12]
 800848e:	9b03      	ldr	r3, [sp, #12]
 8008490:	4298      	cmp	r0, r3
 8008492:	bfb8      	it	lt
 8008494:	4618      	movlt	r0, r3
 8008496:	e7a6      	b.n	80083e6 <_printf_i+0x15e>
 8008498:	2301      	movs	r3, #1
 800849a:	4632      	mov	r2, r6
 800849c:	4649      	mov	r1, r9
 800849e:	4640      	mov	r0, r8
 80084a0:	47d0      	blx	sl
 80084a2:	3001      	adds	r0, #1
 80084a4:	d09d      	beq.n	80083e2 <_printf_i+0x15a>
 80084a6:	3501      	adds	r5, #1
 80084a8:	68e3      	ldr	r3, [r4, #12]
 80084aa:	9903      	ldr	r1, [sp, #12]
 80084ac:	1a5b      	subs	r3, r3, r1
 80084ae:	42ab      	cmp	r3, r5
 80084b0:	dcf2      	bgt.n	8008498 <_printf_i+0x210>
 80084b2:	e7eb      	b.n	800848c <_printf_i+0x204>
 80084b4:	2500      	movs	r5, #0
 80084b6:	f104 0619 	add.w	r6, r4, #25
 80084ba:	e7f5      	b.n	80084a8 <_printf_i+0x220>
 80084bc:	0800c0b6 	.word	0x0800c0b6
 80084c0:	0800c0c7 	.word	0x0800c0c7

080084c4 <std>:
 80084c4:	2300      	movs	r3, #0
 80084c6:	b510      	push	{r4, lr}
 80084c8:	4604      	mov	r4, r0
 80084ca:	e9c0 3300 	strd	r3, r3, [r0]
 80084ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084d2:	6083      	str	r3, [r0, #8]
 80084d4:	8181      	strh	r1, [r0, #12]
 80084d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80084d8:	81c2      	strh	r2, [r0, #14]
 80084da:	6183      	str	r3, [r0, #24]
 80084dc:	4619      	mov	r1, r3
 80084de:	2208      	movs	r2, #8
 80084e0:	305c      	adds	r0, #92	@ 0x5c
 80084e2:	f000 fa23 	bl	800892c <memset>
 80084e6:	4b0d      	ldr	r3, [pc, #52]	@ (800851c <std+0x58>)
 80084e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80084ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008520 <std+0x5c>)
 80084ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80084ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008524 <std+0x60>)
 80084f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008528 <std+0x64>)
 80084f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80084f6:	4b0d      	ldr	r3, [pc, #52]	@ (800852c <std+0x68>)
 80084f8:	6224      	str	r4, [r4, #32]
 80084fa:	429c      	cmp	r4, r3
 80084fc:	d006      	beq.n	800850c <std+0x48>
 80084fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008502:	4294      	cmp	r4, r2
 8008504:	d002      	beq.n	800850c <std+0x48>
 8008506:	33d0      	adds	r3, #208	@ 0xd0
 8008508:	429c      	cmp	r4, r3
 800850a:	d105      	bne.n	8008518 <std+0x54>
 800850c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008514:	f000 bb06 	b.w	8008b24 <__retarget_lock_init_recursive>
 8008518:	bd10      	pop	{r4, pc}
 800851a:	bf00      	nop
 800851c:	0800877d 	.word	0x0800877d
 8008520:	0800879f 	.word	0x0800879f
 8008524:	080087d7 	.word	0x080087d7
 8008528:	080087fb 	.word	0x080087fb
 800852c:	20000c7c 	.word	0x20000c7c

08008530 <stdio_exit_handler>:
 8008530:	4a02      	ldr	r2, [pc, #8]	@ (800853c <stdio_exit_handler+0xc>)
 8008532:	4903      	ldr	r1, [pc, #12]	@ (8008540 <stdio_exit_handler+0x10>)
 8008534:	4803      	ldr	r0, [pc, #12]	@ (8008544 <stdio_exit_handler+0x14>)
 8008536:	f000 b869 	b.w	800860c <_fwalk_sglue>
 800853a:	bf00      	nop
 800853c:	20000010 	.word	0x20000010
 8008540:	0800a779 	.word	0x0800a779
 8008544:	20000020 	.word	0x20000020

08008548 <cleanup_stdio>:
 8008548:	6841      	ldr	r1, [r0, #4]
 800854a:	4b0c      	ldr	r3, [pc, #48]	@ (800857c <cleanup_stdio+0x34>)
 800854c:	4299      	cmp	r1, r3
 800854e:	b510      	push	{r4, lr}
 8008550:	4604      	mov	r4, r0
 8008552:	d001      	beq.n	8008558 <cleanup_stdio+0x10>
 8008554:	f002 f910 	bl	800a778 <_fflush_r>
 8008558:	68a1      	ldr	r1, [r4, #8]
 800855a:	4b09      	ldr	r3, [pc, #36]	@ (8008580 <cleanup_stdio+0x38>)
 800855c:	4299      	cmp	r1, r3
 800855e:	d002      	beq.n	8008566 <cleanup_stdio+0x1e>
 8008560:	4620      	mov	r0, r4
 8008562:	f002 f909 	bl	800a778 <_fflush_r>
 8008566:	68e1      	ldr	r1, [r4, #12]
 8008568:	4b06      	ldr	r3, [pc, #24]	@ (8008584 <cleanup_stdio+0x3c>)
 800856a:	4299      	cmp	r1, r3
 800856c:	d004      	beq.n	8008578 <cleanup_stdio+0x30>
 800856e:	4620      	mov	r0, r4
 8008570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008574:	f002 b900 	b.w	800a778 <_fflush_r>
 8008578:	bd10      	pop	{r4, pc}
 800857a:	bf00      	nop
 800857c:	20000c7c 	.word	0x20000c7c
 8008580:	20000ce4 	.word	0x20000ce4
 8008584:	20000d4c 	.word	0x20000d4c

08008588 <global_stdio_init.part.0>:
 8008588:	b510      	push	{r4, lr}
 800858a:	4b0b      	ldr	r3, [pc, #44]	@ (80085b8 <global_stdio_init.part.0+0x30>)
 800858c:	4c0b      	ldr	r4, [pc, #44]	@ (80085bc <global_stdio_init.part.0+0x34>)
 800858e:	4a0c      	ldr	r2, [pc, #48]	@ (80085c0 <global_stdio_init.part.0+0x38>)
 8008590:	601a      	str	r2, [r3, #0]
 8008592:	4620      	mov	r0, r4
 8008594:	2200      	movs	r2, #0
 8008596:	2104      	movs	r1, #4
 8008598:	f7ff ff94 	bl	80084c4 <std>
 800859c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80085a0:	2201      	movs	r2, #1
 80085a2:	2109      	movs	r1, #9
 80085a4:	f7ff ff8e 	bl	80084c4 <std>
 80085a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80085ac:	2202      	movs	r2, #2
 80085ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085b2:	2112      	movs	r1, #18
 80085b4:	f7ff bf86 	b.w	80084c4 <std>
 80085b8:	20000db4 	.word	0x20000db4
 80085bc:	20000c7c 	.word	0x20000c7c
 80085c0:	08008531 	.word	0x08008531

080085c4 <__sfp_lock_acquire>:
 80085c4:	4801      	ldr	r0, [pc, #4]	@ (80085cc <__sfp_lock_acquire+0x8>)
 80085c6:	f000 baae 	b.w	8008b26 <__retarget_lock_acquire_recursive>
 80085ca:	bf00      	nop
 80085cc:	20000dbd 	.word	0x20000dbd

080085d0 <__sfp_lock_release>:
 80085d0:	4801      	ldr	r0, [pc, #4]	@ (80085d8 <__sfp_lock_release+0x8>)
 80085d2:	f000 baa9 	b.w	8008b28 <__retarget_lock_release_recursive>
 80085d6:	bf00      	nop
 80085d8:	20000dbd 	.word	0x20000dbd

080085dc <__sinit>:
 80085dc:	b510      	push	{r4, lr}
 80085de:	4604      	mov	r4, r0
 80085e0:	f7ff fff0 	bl	80085c4 <__sfp_lock_acquire>
 80085e4:	6a23      	ldr	r3, [r4, #32]
 80085e6:	b11b      	cbz	r3, 80085f0 <__sinit+0x14>
 80085e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085ec:	f7ff bff0 	b.w	80085d0 <__sfp_lock_release>
 80085f0:	4b04      	ldr	r3, [pc, #16]	@ (8008604 <__sinit+0x28>)
 80085f2:	6223      	str	r3, [r4, #32]
 80085f4:	4b04      	ldr	r3, [pc, #16]	@ (8008608 <__sinit+0x2c>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d1f5      	bne.n	80085e8 <__sinit+0xc>
 80085fc:	f7ff ffc4 	bl	8008588 <global_stdio_init.part.0>
 8008600:	e7f2      	b.n	80085e8 <__sinit+0xc>
 8008602:	bf00      	nop
 8008604:	08008549 	.word	0x08008549
 8008608:	20000db4 	.word	0x20000db4

0800860c <_fwalk_sglue>:
 800860c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008610:	4607      	mov	r7, r0
 8008612:	4688      	mov	r8, r1
 8008614:	4614      	mov	r4, r2
 8008616:	2600      	movs	r6, #0
 8008618:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800861c:	f1b9 0901 	subs.w	r9, r9, #1
 8008620:	d505      	bpl.n	800862e <_fwalk_sglue+0x22>
 8008622:	6824      	ldr	r4, [r4, #0]
 8008624:	2c00      	cmp	r4, #0
 8008626:	d1f7      	bne.n	8008618 <_fwalk_sglue+0xc>
 8008628:	4630      	mov	r0, r6
 800862a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800862e:	89ab      	ldrh	r3, [r5, #12]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d907      	bls.n	8008644 <_fwalk_sglue+0x38>
 8008634:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008638:	3301      	adds	r3, #1
 800863a:	d003      	beq.n	8008644 <_fwalk_sglue+0x38>
 800863c:	4629      	mov	r1, r5
 800863e:	4638      	mov	r0, r7
 8008640:	47c0      	blx	r8
 8008642:	4306      	orrs	r6, r0
 8008644:	3568      	adds	r5, #104	@ 0x68
 8008646:	e7e9      	b.n	800861c <_fwalk_sglue+0x10>

08008648 <iprintf>:
 8008648:	b40f      	push	{r0, r1, r2, r3}
 800864a:	b507      	push	{r0, r1, r2, lr}
 800864c:	4906      	ldr	r1, [pc, #24]	@ (8008668 <iprintf+0x20>)
 800864e:	ab04      	add	r3, sp, #16
 8008650:	6808      	ldr	r0, [r1, #0]
 8008652:	f853 2b04 	ldr.w	r2, [r3], #4
 8008656:	6881      	ldr	r1, [r0, #8]
 8008658:	9301      	str	r3, [sp, #4]
 800865a:	f001 fef1 	bl	800a440 <_vfiprintf_r>
 800865e:	b003      	add	sp, #12
 8008660:	f85d eb04 	ldr.w	lr, [sp], #4
 8008664:	b004      	add	sp, #16
 8008666:	4770      	bx	lr
 8008668:	2000001c 	.word	0x2000001c

0800866c <putchar>:
 800866c:	4b02      	ldr	r3, [pc, #8]	@ (8008678 <putchar+0xc>)
 800866e:	4601      	mov	r1, r0
 8008670:	6818      	ldr	r0, [r3, #0]
 8008672:	6882      	ldr	r2, [r0, #8]
 8008674:	f002 b91c 	b.w	800a8b0 <_putc_r>
 8008678:	2000001c 	.word	0x2000001c

0800867c <_puts_r>:
 800867c:	6a03      	ldr	r3, [r0, #32]
 800867e:	b570      	push	{r4, r5, r6, lr}
 8008680:	6884      	ldr	r4, [r0, #8]
 8008682:	4605      	mov	r5, r0
 8008684:	460e      	mov	r6, r1
 8008686:	b90b      	cbnz	r3, 800868c <_puts_r+0x10>
 8008688:	f7ff ffa8 	bl	80085dc <__sinit>
 800868c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800868e:	07db      	lsls	r3, r3, #31
 8008690:	d405      	bmi.n	800869e <_puts_r+0x22>
 8008692:	89a3      	ldrh	r3, [r4, #12]
 8008694:	0598      	lsls	r0, r3, #22
 8008696:	d402      	bmi.n	800869e <_puts_r+0x22>
 8008698:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800869a:	f000 fa44 	bl	8008b26 <__retarget_lock_acquire_recursive>
 800869e:	89a3      	ldrh	r3, [r4, #12]
 80086a0:	0719      	lsls	r1, r3, #28
 80086a2:	d502      	bpl.n	80086aa <_puts_r+0x2e>
 80086a4:	6923      	ldr	r3, [r4, #16]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d135      	bne.n	8008716 <_puts_r+0x9a>
 80086aa:	4621      	mov	r1, r4
 80086ac:	4628      	mov	r0, r5
 80086ae:	f000 f8e7 	bl	8008880 <__swsetup_r>
 80086b2:	b380      	cbz	r0, 8008716 <_puts_r+0x9a>
 80086b4:	f04f 35ff 	mov.w	r5, #4294967295
 80086b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086ba:	07da      	lsls	r2, r3, #31
 80086bc:	d405      	bmi.n	80086ca <_puts_r+0x4e>
 80086be:	89a3      	ldrh	r3, [r4, #12]
 80086c0:	059b      	lsls	r3, r3, #22
 80086c2:	d402      	bmi.n	80086ca <_puts_r+0x4e>
 80086c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086c6:	f000 fa2f 	bl	8008b28 <__retarget_lock_release_recursive>
 80086ca:	4628      	mov	r0, r5
 80086cc:	bd70      	pop	{r4, r5, r6, pc}
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	da04      	bge.n	80086dc <_puts_r+0x60>
 80086d2:	69a2      	ldr	r2, [r4, #24]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	dc17      	bgt.n	8008708 <_puts_r+0x8c>
 80086d8:	290a      	cmp	r1, #10
 80086da:	d015      	beq.n	8008708 <_puts_r+0x8c>
 80086dc:	6823      	ldr	r3, [r4, #0]
 80086de:	1c5a      	adds	r2, r3, #1
 80086e0:	6022      	str	r2, [r4, #0]
 80086e2:	7019      	strb	r1, [r3, #0]
 80086e4:	68a3      	ldr	r3, [r4, #8]
 80086e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80086ea:	3b01      	subs	r3, #1
 80086ec:	60a3      	str	r3, [r4, #8]
 80086ee:	2900      	cmp	r1, #0
 80086f0:	d1ed      	bne.n	80086ce <_puts_r+0x52>
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	da11      	bge.n	800871a <_puts_r+0x9e>
 80086f6:	4622      	mov	r2, r4
 80086f8:	210a      	movs	r1, #10
 80086fa:	4628      	mov	r0, r5
 80086fc:	f000 f881 	bl	8008802 <__swbuf_r>
 8008700:	3001      	adds	r0, #1
 8008702:	d0d7      	beq.n	80086b4 <_puts_r+0x38>
 8008704:	250a      	movs	r5, #10
 8008706:	e7d7      	b.n	80086b8 <_puts_r+0x3c>
 8008708:	4622      	mov	r2, r4
 800870a:	4628      	mov	r0, r5
 800870c:	f000 f879 	bl	8008802 <__swbuf_r>
 8008710:	3001      	adds	r0, #1
 8008712:	d1e7      	bne.n	80086e4 <_puts_r+0x68>
 8008714:	e7ce      	b.n	80086b4 <_puts_r+0x38>
 8008716:	3e01      	subs	r6, #1
 8008718:	e7e4      	b.n	80086e4 <_puts_r+0x68>
 800871a:	6823      	ldr	r3, [r4, #0]
 800871c:	1c5a      	adds	r2, r3, #1
 800871e:	6022      	str	r2, [r4, #0]
 8008720:	220a      	movs	r2, #10
 8008722:	701a      	strb	r2, [r3, #0]
 8008724:	e7ee      	b.n	8008704 <_puts_r+0x88>
	...

08008728 <puts>:
 8008728:	4b02      	ldr	r3, [pc, #8]	@ (8008734 <puts+0xc>)
 800872a:	4601      	mov	r1, r0
 800872c:	6818      	ldr	r0, [r3, #0]
 800872e:	f7ff bfa5 	b.w	800867c <_puts_r>
 8008732:	bf00      	nop
 8008734:	2000001c 	.word	0x2000001c

08008738 <siprintf>:
 8008738:	b40e      	push	{r1, r2, r3}
 800873a:	b510      	push	{r4, lr}
 800873c:	b09d      	sub	sp, #116	@ 0x74
 800873e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008740:	9002      	str	r0, [sp, #8]
 8008742:	9006      	str	r0, [sp, #24]
 8008744:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008748:	480a      	ldr	r0, [pc, #40]	@ (8008774 <siprintf+0x3c>)
 800874a:	9107      	str	r1, [sp, #28]
 800874c:	9104      	str	r1, [sp, #16]
 800874e:	490a      	ldr	r1, [pc, #40]	@ (8008778 <siprintf+0x40>)
 8008750:	f853 2b04 	ldr.w	r2, [r3], #4
 8008754:	9105      	str	r1, [sp, #20]
 8008756:	2400      	movs	r4, #0
 8008758:	a902      	add	r1, sp, #8
 800875a:	6800      	ldr	r0, [r0, #0]
 800875c:	9301      	str	r3, [sp, #4]
 800875e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008760:	f001 fd48 	bl	800a1f4 <_svfiprintf_r>
 8008764:	9b02      	ldr	r3, [sp, #8]
 8008766:	701c      	strb	r4, [r3, #0]
 8008768:	b01d      	add	sp, #116	@ 0x74
 800876a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800876e:	b003      	add	sp, #12
 8008770:	4770      	bx	lr
 8008772:	bf00      	nop
 8008774:	2000001c 	.word	0x2000001c
 8008778:	ffff0208 	.word	0xffff0208

0800877c <__sread>:
 800877c:	b510      	push	{r4, lr}
 800877e:	460c      	mov	r4, r1
 8008780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008784:	f000 f980 	bl	8008a88 <_read_r>
 8008788:	2800      	cmp	r0, #0
 800878a:	bfab      	itete	ge
 800878c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800878e:	89a3      	ldrhlt	r3, [r4, #12]
 8008790:	181b      	addge	r3, r3, r0
 8008792:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008796:	bfac      	ite	ge
 8008798:	6563      	strge	r3, [r4, #84]	@ 0x54
 800879a:	81a3      	strhlt	r3, [r4, #12]
 800879c:	bd10      	pop	{r4, pc}

0800879e <__swrite>:
 800879e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087a2:	461f      	mov	r7, r3
 80087a4:	898b      	ldrh	r3, [r1, #12]
 80087a6:	05db      	lsls	r3, r3, #23
 80087a8:	4605      	mov	r5, r0
 80087aa:	460c      	mov	r4, r1
 80087ac:	4616      	mov	r6, r2
 80087ae:	d505      	bpl.n	80087bc <__swrite+0x1e>
 80087b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087b4:	2302      	movs	r3, #2
 80087b6:	2200      	movs	r2, #0
 80087b8:	f000 f954 	bl	8008a64 <_lseek_r>
 80087bc:	89a3      	ldrh	r3, [r4, #12]
 80087be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087c6:	81a3      	strh	r3, [r4, #12]
 80087c8:	4632      	mov	r2, r6
 80087ca:	463b      	mov	r3, r7
 80087cc:	4628      	mov	r0, r5
 80087ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087d2:	f000 b96b 	b.w	8008aac <_write_r>

080087d6 <__sseek>:
 80087d6:	b510      	push	{r4, lr}
 80087d8:	460c      	mov	r4, r1
 80087da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087de:	f000 f941 	bl	8008a64 <_lseek_r>
 80087e2:	1c43      	adds	r3, r0, #1
 80087e4:	89a3      	ldrh	r3, [r4, #12]
 80087e6:	bf15      	itete	ne
 80087e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80087ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80087ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80087f2:	81a3      	strheq	r3, [r4, #12]
 80087f4:	bf18      	it	ne
 80087f6:	81a3      	strhne	r3, [r4, #12]
 80087f8:	bd10      	pop	{r4, pc}

080087fa <__sclose>:
 80087fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087fe:	f000 b921 	b.w	8008a44 <_close_r>

08008802 <__swbuf_r>:
 8008802:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008804:	460e      	mov	r6, r1
 8008806:	4614      	mov	r4, r2
 8008808:	4605      	mov	r5, r0
 800880a:	b118      	cbz	r0, 8008814 <__swbuf_r+0x12>
 800880c:	6a03      	ldr	r3, [r0, #32]
 800880e:	b90b      	cbnz	r3, 8008814 <__swbuf_r+0x12>
 8008810:	f7ff fee4 	bl	80085dc <__sinit>
 8008814:	69a3      	ldr	r3, [r4, #24]
 8008816:	60a3      	str	r3, [r4, #8]
 8008818:	89a3      	ldrh	r3, [r4, #12]
 800881a:	071a      	lsls	r2, r3, #28
 800881c:	d501      	bpl.n	8008822 <__swbuf_r+0x20>
 800881e:	6923      	ldr	r3, [r4, #16]
 8008820:	b943      	cbnz	r3, 8008834 <__swbuf_r+0x32>
 8008822:	4621      	mov	r1, r4
 8008824:	4628      	mov	r0, r5
 8008826:	f000 f82b 	bl	8008880 <__swsetup_r>
 800882a:	b118      	cbz	r0, 8008834 <__swbuf_r+0x32>
 800882c:	f04f 37ff 	mov.w	r7, #4294967295
 8008830:	4638      	mov	r0, r7
 8008832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	6922      	ldr	r2, [r4, #16]
 8008838:	1a98      	subs	r0, r3, r2
 800883a:	6963      	ldr	r3, [r4, #20]
 800883c:	b2f6      	uxtb	r6, r6
 800883e:	4283      	cmp	r3, r0
 8008840:	4637      	mov	r7, r6
 8008842:	dc05      	bgt.n	8008850 <__swbuf_r+0x4e>
 8008844:	4621      	mov	r1, r4
 8008846:	4628      	mov	r0, r5
 8008848:	f001 ff96 	bl	800a778 <_fflush_r>
 800884c:	2800      	cmp	r0, #0
 800884e:	d1ed      	bne.n	800882c <__swbuf_r+0x2a>
 8008850:	68a3      	ldr	r3, [r4, #8]
 8008852:	3b01      	subs	r3, #1
 8008854:	60a3      	str	r3, [r4, #8]
 8008856:	6823      	ldr	r3, [r4, #0]
 8008858:	1c5a      	adds	r2, r3, #1
 800885a:	6022      	str	r2, [r4, #0]
 800885c:	701e      	strb	r6, [r3, #0]
 800885e:	6962      	ldr	r2, [r4, #20]
 8008860:	1c43      	adds	r3, r0, #1
 8008862:	429a      	cmp	r2, r3
 8008864:	d004      	beq.n	8008870 <__swbuf_r+0x6e>
 8008866:	89a3      	ldrh	r3, [r4, #12]
 8008868:	07db      	lsls	r3, r3, #31
 800886a:	d5e1      	bpl.n	8008830 <__swbuf_r+0x2e>
 800886c:	2e0a      	cmp	r6, #10
 800886e:	d1df      	bne.n	8008830 <__swbuf_r+0x2e>
 8008870:	4621      	mov	r1, r4
 8008872:	4628      	mov	r0, r5
 8008874:	f001 ff80 	bl	800a778 <_fflush_r>
 8008878:	2800      	cmp	r0, #0
 800887a:	d0d9      	beq.n	8008830 <__swbuf_r+0x2e>
 800887c:	e7d6      	b.n	800882c <__swbuf_r+0x2a>
	...

08008880 <__swsetup_r>:
 8008880:	b538      	push	{r3, r4, r5, lr}
 8008882:	4b29      	ldr	r3, [pc, #164]	@ (8008928 <__swsetup_r+0xa8>)
 8008884:	4605      	mov	r5, r0
 8008886:	6818      	ldr	r0, [r3, #0]
 8008888:	460c      	mov	r4, r1
 800888a:	b118      	cbz	r0, 8008894 <__swsetup_r+0x14>
 800888c:	6a03      	ldr	r3, [r0, #32]
 800888e:	b90b      	cbnz	r3, 8008894 <__swsetup_r+0x14>
 8008890:	f7ff fea4 	bl	80085dc <__sinit>
 8008894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008898:	0719      	lsls	r1, r3, #28
 800889a:	d422      	bmi.n	80088e2 <__swsetup_r+0x62>
 800889c:	06da      	lsls	r2, r3, #27
 800889e:	d407      	bmi.n	80088b0 <__swsetup_r+0x30>
 80088a0:	2209      	movs	r2, #9
 80088a2:	602a      	str	r2, [r5, #0]
 80088a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088a8:	81a3      	strh	r3, [r4, #12]
 80088aa:	f04f 30ff 	mov.w	r0, #4294967295
 80088ae:	e033      	b.n	8008918 <__swsetup_r+0x98>
 80088b0:	0758      	lsls	r0, r3, #29
 80088b2:	d512      	bpl.n	80088da <__swsetup_r+0x5a>
 80088b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088b6:	b141      	cbz	r1, 80088ca <__swsetup_r+0x4a>
 80088b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088bc:	4299      	cmp	r1, r3
 80088be:	d002      	beq.n	80088c6 <__swsetup_r+0x46>
 80088c0:	4628      	mov	r0, r5
 80088c2:	f000 ffc1 	bl	8009848 <_free_r>
 80088c6:	2300      	movs	r3, #0
 80088c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80088ca:	89a3      	ldrh	r3, [r4, #12]
 80088cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80088d0:	81a3      	strh	r3, [r4, #12]
 80088d2:	2300      	movs	r3, #0
 80088d4:	6063      	str	r3, [r4, #4]
 80088d6:	6923      	ldr	r3, [r4, #16]
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	89a3      	ldrh	r3, [r4, #12]
 80088dc:	f043 0308 	orr.w	r3, r3, #8
 80088e0:	81a3      	strh	r3, [r4, #12]
 80088e2:	6923      	ldr	r3, [r4, #16]
 80088e4:	b94b      	cbnz	r3, 80088fa <__swsetup_r+0x7a>
 80088e6:	89a3      	ldrh	r3, [r4, #12]
 80088e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80088ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088f0:	d003      	beq.n	80088fa <__swsetup_r+0x7a>
 80088f2:	4621      	mov	r1, r4
 80088f4:	4628      	mov	r0, r5
 80088f6:	f001 ff9f 	bl	800a838 <__smakebuf_r>
 80088fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088fe:	f013 0201 	ands.w	r2, r3, #1
 8008902:	d00a      	beq.n	800891a <__swsetup_r+0x9a>
 8008904:	2200      	movs	r2, #0
 8008906:	60a2      	str	r2, [r4, #8]
 8008908:	6962      	ldr	r2, [r4, #20]
 800890a:	4252      	negs	r2, r2
 800890c:	61a2      	str	r2, [r4, #24]
 800890e:	6922      	ldr	r2, [r4, #16]
 8008910:	b942      	cbnz	r2, 8008924 <__swsetup_r+0xa4>
 8008912:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008916:	d1c5      	bne.n	80088a4 <__swsetup_r+0x24>
 8008918:	bd38      	pop	{r3, r4, r5, pc}
 800891a:	0799      	lsls	r1, r3, #30
 800891c:	bf58      	it	pl
 800891e:	6962      	ldrpl	r2, [r4, #20]
 8008920:	60a2      	str	r2, [r4, #8]
 8008922:	e7f4      	b.n	800890e <__swsetup_r+0x8e>
 8008924:	2000      	movs	r0, #0
 8008926:	e7f7      	b.n	8008918 <__swsetup_r+0x98>
 8008928:	2000001c 	.word	0x2000001c

0800892c <memset>:
 800892c:	4402      	add	r2, r0
 800892e:	4603      	mov	r3, r0
 8008930:	4293      	cmp	r3, r2
 8008932:	d100      	bne.n	8008936 <memset+0xa>
 8008934:	4770      	bx	lr
 8008936:	f803 1b01 	strb.w	r1, [r3], #1
 800893a:	e7f9      	b.n	8008930 <memset+0x4>

0800893c <strchr>:
 800893c:	b2c9      	uxtb	r1, r1
 800893e:	4603      	mov	r3, r0
 8008940:	4618      	mov	r0, r3
 8008942:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008946:	b112      	cbz	r2, 800894e <strchr+0x12>
 8008948:	428a      	cmp	r2, r1
 800894a:	d1f9      	bne.n	8008940 <strchr+0x4>
 800894c:	4770      	bx	lr
 800894e:	2900      	cmp	r1, #0
 8008950:	bf18      	it	ne
 8008952:	2000      	movne	r0, #0
 8008954:	4770      	bx	lr
	...

08008958 <strtok>:
 8008958:	4b16      	ldr	r3, [pc, #88]	@ (80089b4 <strtok+0x5c>)
 800895a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800895e:	681f      	ldr	r7, [r3, #0]
 8008960:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008962:	4605      	mov	r5, r0
 8008964:	460e      	mov	r6, r1
 8008966:	b9ec      	cbnz	r4, 80089a4 <strtok+0x4c>
 8008968:	2050      	movs	r0, #80	@ 0x50
 800896a:	f000 ffb7 	bl	80098dc <malloc>
 800896e:	4602      	mov	r2, r0
 8008970:	6478      	str	r0, [r7, #68]	@ 0x44
 8008972:	b920      	cbnz	r0, 800897e <strtok+0x26>
 8008974:	4b10      	ldr	r3, [pc, #64]	@ (80089b8 <strtok+0x60>)
 8008976:	4811      	ldr	r0, [pc, #68]	@ (80089bc <strtok+0x64>)
 8008978:	215b      	movs	r1, #91	@ 0x5b
 800897a:	f000 f8ed 	bl	8008b58 <__assert_func>
 800897e:	e9c0 4400 	strd	r4, r4, [r0]
 8008982:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008986:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800898a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800898e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8008992:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008996:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800899a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800899e:	6184      	str	r4, [r0, #24]
 80089a0:	7704      	strb	r4, [r0, #28]
 80089a2:	6244      	str	r4, [r0, #36]	@ 0x24
 80089a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089a6:	4631      	mov	r1, r6
 80089a8:	4628      	mov	r0, r5
 80089aa:	2301      	movs	r3, #1
 80089ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089b0:	f000 b806 	b.w	80089c0 <__strtok_r>
 80089b4:	2000001c 	.word	0x2000001c
 80089b8:	0800c0d8 	.word	0x0800c0d8
 80089bc:	0800c0ef 	.word	0x0800c0ef

080089c0 <__strtok_r>:
 80089c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089c2:	4604      	mov	r4, r0
 80089c4:	b908      	cbnz	r0, 80089ca <__strtok_r+0xa>
 80089c6:	6814      	ldr	r4, [r2, #0]
 80089c8:	b144      	cbz	r4, 80089dc <__strtok_r+0x1c>
 80089ca:	4620      	mov	r0, r4
 80089cc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80089d0:	460f      	mov	r7, r1
 80089d2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80089d6:	b91e      	cbnz	r6, 80089e0 <__strtok_r+0x20>
 80089d8:	b965      	cbnz	r5, 80089f4 <__strtok_r+0x34>
 80089da:	6015      	str	r5, [r2, #0]
 80089dc:	2000      	movs	r0, #0
 80089de:	e005      	b.n	80089ec <__strtok_r+0x2c>
 80089e0:	42b5      	cmp	r5, r6
 80089e2:	d1f6      	bne.n	80089d2 <__strtok_r+0x12>
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d1f0      	bne.n	80089ca <__strtok_r+0xa>
 80089e8:	6014      	str	r4, [r2, #0]
 80089ea:	7003      	strb	r3, [r0, #0]
 80089ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089ee:	461c      	mov	r4, r3
 80089f0:	e00c      	b.n	8008a0c <__strtok_r+0x4c>
 80089f2:	b91d      	cbnz	r5, 80089fc <__strtok_r+0x3c>
 80089f4:	4627      	mov	r7, r4
 80089f6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80089fa:	460e      	mov	r6, r1
 80089fc:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008a00:	42ab      	cmp	r3, r5
 8008a02:	d1f6      	bne.n	80089f2 <__strtok_r+0x32>
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d0f2      	beq.n	80089ee <__strtok_r+0x2e>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	703b      	strb	r3, [r7, #0]
 8008a0c:	6014      	str	r4, [r2, #0]
 8008a0e:	e7ed      	b.n	80089ec <__strtok_r+0x2c>

08008a10 <strstr>:
 8008a10:	780a      	ldrb	r2, [r1, #0]
 8008a12:	b570      	push	{r4, r5, r6, lr}
 8008a14:	b96a      	cbnz	r2, 8008a32 <strstr+0x22>
 8008a16:	bd70      	pop	{r4, r5, r6, pc}
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d109      	bne.n	8008a30 <strstr+0x20>
 8008a1c:	460c      	mov	r4, r1
 8008a1e:	4605      	mov	r5, r0
 8008a20:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d0f6      	beq.n	8008a16 <strstr+0x6>
 8008a28:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008a2c:	429e      	cmp	r6, r3
 8008a2e:	d0f7      	beq.n	8008a20 <strstr+0x10>
 8008a30:	3001      	adds	r0, #1
 8008a32:	7803      	ldrb	r3, [r0, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1ef      	bne.n	8008a18 <strstr+0x8>
 8008a38:	4618      	mov	r0, r3
 8008a3a:	e7ec      	b.n	8008a16 <strstr+0x6>

08008a3c <_localeconv_r>:
 8008a3c:	4800      	ldr	r0, [pc, #0]	@ (8008a40 <_localeconv_r+0x4>)
 8008a3e:	4770      	bx	lr
 8008a40:	2000015c 	.word	0x2000015c

08008a44 <_close_r>:
 8008a44:	b538      	push	{r3, r4, r5, lr}
 8008a46:	4d06      	ldr	r5, [pc, #24]	@ (8008a60 <_close_r+0x1c>)
 8008a48:	2300      	movs	r3, #0
 8008a4a:	4604      	mov	r4, r0
 8008a4c:	4608      	mov	r0, r1
 8008a4e:	602b      	str	r3, [r5, #0]
 8008a50:	f7f9 fdd8 	bl	8002604 <_close>
 8008a54:	1c43      	adds	r3, r0, #1
 8008a56:	d102      	bne.n	8008a5e <_close_r+0x1a>
 8008a58:	682b      	ldr	r3, [r5, #0]
 8008a5a:	b103      	cbz	r3, 8008a5e <_close_r+0x1a>
 8008a5c:	6023      	str	r3, [r4, #0]
 8008a5e:	bd38      	pop	{r3, r4, r5, pc}
 8008a60:	20000db8 	.word	0x20000db8

08008a64 <_lseek_r>:
 8008a64:	b538      	push	{r3, r4, r5, lr}
 8008a66:	4d07      	ldr	r5, [pc, #28]	@ (8008a84 <_lseek_r+0x20>)
 8008a68:	4604      	mov	r4, r0
 8008a6a:	4608      	mov	r0, r1
 8008a6c:	4611      	mov	r1, r2
 8008a6e:	2200      	movs	r2, #0
 8008a70:	602a      	str	r2, [r5, #0]
 8008a72:	461a      	mov	r2, r3
 8008a74:	f7f9 fded 	bl	8002652 <_lseek>
 8008a78:	1c43      	adds	r3, r0, #1
 8008a7a:	d102      	bne.n	8008a82 <_lseek_r+0x1e>
 8008a7c:	682b      	ldr	r3, [r5, #0]
 8008a7e:	b103      	cbz	r3, 8008a82 <_lseek_r+0x1e>
 8008a80:	6023      	str	r3, [r4, #0]
 8008a82:	bd38      	pop	{r3, r4, r5, pc}
 8008a84:	20000db8 	.word	0x20000db8

08008a88 <_read_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	4d07      	ldr	r5, [pc, #28]	@ (8008aa8 <_read_r+0x20>)
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	4608      	mov	r0, r1
 8008a90:	4611      	mov	r1, r2
 8008a92:	2200      	movs	r2, #0
 8008a94:	602a      	str	r2, [r5, #0]
 8008a96:	461a      	mov	r2, r3
 8008a98:	f7f9 fd97 	bl	80025ca <_read>
 8008a9c:	1c43      	adds	r3, r0, #1
 8008a9e:	d102      	bne.n	8008aa6 <_read_r+0x1e>
 8008aa0:	682b      	ldr	r3, [r5, #0]
 8008aa2:	b103      	cbz	r3, 8008aa6 <_read_r+0x1e>
 8008aa4:	6023      	str	r3, [r4, #0]
 8008aa6:	bd38      	pop	{r3, r4, r5, pc}
 8008aa8:	20000db8 	.word	0x20000db8

08008aac <_write_r>:
 8008aac:	b538      	push	{r3, r4, r5, lr}
 8008aae:	4d07      	ldr	r5, [pc, #28]	@ (8008acc <_write_r+0x20>)
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	4608      	mov	r0, r1
 8008ab4:	4611      	mov	r1, r2
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	602a      	str	r2, [r5, #0]
 8008aba:	461a      	mov	r2, r3
 8008abc:	f7f9 f8a6 	bl	8001c0c <_write>
 8008ac0:	1c43      	adds	r3, r0, #1
 8008ac2:	d102      	bne.n	8008aca <_write_r+0x1e>
 8008ac4:	682b      	ldr	r3, [r5, #0]
 8008ac6:	b103      	cbz	r3, 8008aca <_write_r+0x1e>
 8008ac8:	6023      	str	r3, [r4, #0]
 8008aca:	bd38      	pop	{r3, r4, r5, pc}
 8008acc:	20000db8 	.word	0x20000db8

08008ad0 <__errno>:
 8008ad0:	4b01      	ldr	r3, [pc, #4]	@ (8008ad8 <__errno+0x8>)
 8008ad2:	6818      	ldr	r0, [r3, #0]
 8008ad4:	4770      	bx	lr
 8008ad6:	bf00      	nop
 8008ad8:	2000001c 	.word	0x2000001c

08008adc <__libc_init_array>:
 8008adc:	b570      	push	{r4, r5, r6, lr}
 8008ade:	4d0d      	ldr	r5, [pc, #52]	@ (8008b14 <__libc_init_array+0x38>)
 8008ae0:	4c0d      	ldr	r4, [pc, #52]	@ (8008b18 <__libc_init_array+0x3c>)
 8008ae2:	1b64      	subs	r4, r4, r5
 8008ae4:	10a4      	asrs	r4, r4, #2
 8008ae6:	2600      	movs	r6, #0
 8008ae8:	42a6      	cmp	r6, r4
 8008aea:	d109      	bne.n	8008b00 <__libc_init_array+0x24>
 8008aec:	4d0b      	ldr	r5, [pc, #44]	@ (8008b1c <__libc_init_array+0x40>)
 8008aee:	4c0c      	ldr	r4, [pc, #48]	@ (8008b20 <__libc_init_array+0x44>)
 8008af0:	f003 f936 	bl	800bd60 <_init>
 8008af4:	1b64      	subs	r4, r4, r5
 8008af6:	10a4      	asrs	r4, r4, #2
 8008af8:	2600      	movs	r6, #0
 8008afa:	42a6      	cmp	r6, r4
 8008afc:	d105      	bne.n	8008b0a <__libc_init_array+0x2e>
 8008afe:	bd70      	pop	{r4, r5, r6, pc}
 8008b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b04:	4798      	blx	r3
 8008b06:	3601      	adds	r6, #1
 8008b08:	e7ee      	b.n	8008ae8 <__libc_init_array+0xc>
 8008b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b0e:	4798      	blx	r3
 8008b10:	3601      	adds	r6, #1
 8008b12:	e7f2      	b.n	8008afa <__libc_init_array+0x1e>
 8008b14:	0800c500 	.word	0x0800c500
 8008b18:	0800c500 	.word	0x0800c500
 8008b1c:	0800c500 	.word	0x0800c500
 8008b20:	0800c504 	.word	0x0800c504

08008b24 <__retarget_lock_init_recursive>:
 8008b24:	4770      	bx	lr

08008b26 <__retarget_lock_acquire_recursive>:
 8008b26:	4770      	bx	lr

08008b28 <__retarget_lock_release_recursive>:
 8008b28:	4770      	bx	lr

08008b2a <strcpy>:
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b30:	f803 2b01 	strb.w	r2, [r3], #1
 8008b34:	2a00      	cmp	r2, #0
 8008b36:	d1f9      	bne.n	8008b2c <strcpy+0x2>
 8008b38:	4770      	bx	lr

08008b3a <memcpy>:
 8008b3a:	440a      	add	r2, r1
 8008b3c:	4291      	cmp	r1, r2
 8008b3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b42:	d100      	bne.n	8008b46 <memcpy+0xc>
 8008b44:	4770      	bx	lr
 8008b46:	b510      	push	{r4, lr}
 8008b48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b50:	4291      	cmp	r1, r2
 8008b52:	d1f9      	bne.n	8008b48 <memcpy+0xe>
 8008b54:	bd10      	pop	{r4, pc}
	...

08008b58 <__assert_func>:
 8008b58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b5a:	4614      	mov	r4, r2
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	4b09      	ldr	r3, [pc, #36]	@ (8008b84 <__assert_func+0x2c>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4605      	mov	r5, r0
 8008b64:	68d8      	ldr	r0, [r3, #12]
 8008b66:	b14c      	cbz	r4, 8008b7c <__assert_func+0x24>
 8008b68:	4b07      	ldr	r3, [pc, #28]	@ (8008b88 <__assert_func+0x30>)
 8008b6a:	9100      	str	r1, [sp, #0]
 8008b6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b70:	4906      	ldr	r1, [pc, #24]	@ (8008b8c <__assert_func+0x34>)
 8008b72:	462b      	mov	r3, r5
 8008b74:	f001 fe28 	bl	800a7c8 <fiprintf>
 8008b78:	f001 ff1a 	bl	800a9b0 <abort>
 8008b7c:	4b04      	ldr	r3, [pc, #16]	@ (8008b90 <__assert_func+0x38>)
 8008b7e:	461c      	mov	r4, r3
 8008b80:	e7f3      	b.n	8008b6a <__assert_func+0x12>
 8008b82:	bf00      	nop
 8008b84:	2000001c 	.word	0x2000001c
 8008b88:	0800c149 	.word	0x0800c149
 8008b8c:	0800c156 	.word	0x0800c156
 8008b90:	0800c184 	.word	0x0800c184

08008b94 <quorem>:
 8008b94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b98:	6903      	ldr	r3, [r0, #16]
 8008b9a:	690c      	ldr	r4, [r1, #16]
 8008b9c:	42a3      	cmp	r3, r4
 8008b9e:	4607      	mov	r7, r0
 8008ba0:	db7e      	blt.n	8008ca0 <quorem+0x10c>
 8008ba2:	3c01      	subs	r4, #1
 8008ba4:	f101 0814 	add.w	r8, r1, #20
 8008ba8:	00a3      	lsls	r3, r4, #2
 8008baa:	f100 0514 	add.w	r5, r0, #20
 8008bae:	9300      	str	r3, [sp, #0]
 8008bb0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008bb4:	9301      	str	r3, [sp, #4]
 8008bb6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008bba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008bc6:	fbb2 f6f3 	udiv	r6, r2, r3
 8008bca:	d32e      	bcc.n	8008c2a <quorem+0x96>
 8008bcc:	f04f 0a00 	mov.w	sl, #0
 8008bd0:	46c4      	mov	ip, r8
 8008bd2:	46ae      	mov	lr, r5
 8008bd4:	46d3      	mov	fp, sl
 8008bd6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008bda:	b298      	uxth	r0, r3
 8008bdc:	fb06 a000 	mla	r0, r6, r0, sl
 8008be0:	0c02      	lsrs	r2, r0, #16
 8008be2:	0c1b      	lsrs	r3, r3, #16
 8008be4:	fb06 2303 	mla	r3, r6, r3, r2
 8008be8:	f8de 2000 	ldr.w	r2, [lr]
 8008bec:	b280      	uxth	r0, r0
 8008bee:	b292      	uxth	r2, r2
 8008bf0:	1a12      	subs	r2, r2, r0
 8008bf2:	445a      	add	r2, fp
 8008bf4:	f8de 0000 	ldr.w	r0, [lr]
 8008bf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008c02:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008c06:	b292      	uxth	r2, r2
 8008c08:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008c0c:	45e1      	cmp	r9, ip
 8008c0e:	f84e 2b04 	str.w	r2, [lr], #4
 8008c12:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008c16:	d2de      	bcs.n	8008bd6 <quorem+0x42>
 8008c18:	9b00      	ldr	r3, [sp, #0]
 8008c1a:	58eb      	ldr	r3, [r5, r3]
 8008c1c:	b92b      	cbnz	r3, 8008c2a <quorem+0x96>
 8008c1e:	9b01      	ldr	r3, [sp, #4]
 8008c20:	3b04      	subs	r3, #4
 8008c22:	429d      	cmp	r5, r3
 8008c24:	461a      	mov	r2, r3
 8008c26:	d32f      	bcc.n	8008c88 <quorem+0xf4>
 8008c28:	613c      	str	r4, [r7, #16]
 8008c2a:	4638      	mov	r0, r7
 8008c2c:	f001 f97e 	bl	8009f2c <__mcmp>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	db25      	blt.n	8008c80 <quorem+0xec>
 8008c34:	4629      	mov	r1, r5
 8008c36:	2000      	movs	r0, #0
 8008c38:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c3c:	f8d1 c000 	ldr.w	ip, [r1]
 8008c40:	fa1f fe82 	uxth.w	lr, r2
 8008c44:	fa1f f38c 	uxth.w	r3, ip
 8008c48:	eba3 030e 	sub.w	r3, r3, lr
 8008c4c:	4403      	add	r3, r0
 8008c4e:	0c12      	lsrs	r2, r2, #16
 8008c50:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008c54:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c5e:	45c1      	cmp	r9, r8
 8008c60:	f841 3b04 	str.w	r3, [r1], #4
 8008c64:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008c68:	d2e6      	bcs.n	8008c38 <quorem+0xa4>
 8008c6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c72:	b922      	cbnz	r2, 8008c7e <quorem+0xea>
 8008c74:	3b04      	subs	r3, #4
 8008c76:	429d      	cmp	r5, r3
 8008c78:	461a      	mov	r2, r3
 8008c7a:	d30b      	bcc.n	8008c94 <quorem+0x100>
 8008c7c:	613c      	str	r4, [r7, #16]
 8008c7e:	3601      	adds	r6, #1
 8008c80:	4630      	mov	r0, r6
 8008c82:	b003      	add	sp, #12
 8008c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c88:	6812      	ldr	r2, [r2, #0]
 8008c8a:	3b04      	subs	r3, #4
 8008c8c:	2a00      	cmp	r2, #0
 8008c8e:	d1cb      	bne.n	8008c28 <quorem+0x94>
 8008c90:	3c01      	subs	r4, #1
 8008c92:	e7c6      	b.n	8008c22 <quorem+0x8e>
 8008c94:	6812      	ldr	r2, [r2, #0]
 8008c96:	3b04      	subs	r3, #4
 8008c98:	2a00      	cmp	r2, #0
 8008c9a:	d1ef      	bne.n	8008c7c <quorem+0xe8>
 8008c9c:	3c01      	subs	r4, #1
 8008c9e:	e7ea      	b.n	8008c76 <quorem+0xe2>
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	e7ee      	b.n	8008c82 <quorem+0xee>
 8008ca4:	0000      	movs	r0, r0
	...

08008ca8 <_dtoa_r>:
 8008ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cac:	69c7      	ldr	r7, [r0, #28]
 8008cae:	b097      	sub	sp, #92	@ 0x5c
 8008cb0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008cb4:	ec55 4b10 	vmov	r4, r5, d0
 8008cb8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008cba:	9107      	str	r1, [sp, #28]
 8008cbc:	4681      	mov	r9, r0
 8008cbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8008cc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008cc2:	b97f      	cbnz	r7, 8008ce4 <_dtoa_r+0x3c>
 8008cc4:	2010      	movs	r0, #16
 8008cc6:	f000 fe09 	bl	80098dc <malloc>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	f8c9 001c 	str.w	r0, [r9, #28]
 8008cd0:	b920      	cbnz	r0, 8008cdc <_dtoa_r+0x34>
 8008cd2:	4ba9      	ldr	r3, [pc, #676]	@ (8008f78 <_dtoa_r+0x2d0>)
 8008cd4:	21ef      	movs	r1, #239	@ 0xef
 8008cd6:	48a9      	ldr	r0, [pc, #676]	@ (8008f7c <_dtoa_r+0x2d4>)
 8008cd8:	f7ff ff3e 	bl	8008b58 <__assert_func>
 8008cdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008ce0:	6007      	str	r7, [r0, #0]
 8008ce2:	60c7      	str	r7, [r0, #12]
 8008ce4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008ce8:	6819      	ldr	r1, [r3, #0]
 8008cea:	b159      	cbz	r1, 8008d04 <_dtoa_r+0x5c>
 8008cec:	685a      	ldr	r2, [r3, #4]
 8008cee:	604a      	str	r2, [r1, #4]
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	4093      	lsls	r3, r2
 8008cf4:	608b      	str	r3, [r1, #8]
 8008cf6:	4648      	mov	r0, r9
 8008cf8:	f000 fee6 	bl	8009ac8 <_Bfree>
 8008cfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d00:	2200      	movs	r2, #0
 8008d02:	601a      	str	r2, [r3, #0]
 8008d04:	1e2b      	subs	r3, r5, #0
 8008d06:	bfb9      	ittee	lt
 8008d08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008d0c:	9305      	strlt	r3, [sp, #20]
 8008d0e:	2300      	movge	r3, #0
 8008d10:	6033      	strge	r3, [r6, #0]
 8008d12:	9f05      	ldr	r7, [sp, #20]
 8008d14:	4b9a      	ldr	r3, [pc, #616]	@ (8008f80 <_dtoa_r+0x2d8>)
 8008d16:	bfbc      	itt	lt
 8008d18:	2201      	movlt	r2, #1
 8008d1a:	6032      	strlt	r2, [r6, #0]
 8008d1c:	43bb      	bics	r3, r7
 8008d1e:	d112      	bne.n	8008d46 <_dtoa_r+0x9e>
 8008d20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008d22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008d26:	6013      	str	r3, [r2, #0]
 8008d28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008d2c:	4323      	orrs	r3, r4
 8008d2e:	f000 855a 	beq.w	80097e6 <_dtoa_r+0xb3e>
 8008d32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008f94 <_dtoa_r+0x2ec>
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f000 855c 	beq.w	80097f6 <_dtoa_r+0xb4e>
 8008d3e:	f10a 0303 	add.w	r3, sl, #3
 8008d42:	f000 bd56 	b.w	80097f2 <_dtoa_r+0xb4a>
 8008d46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	ec51 0b17 	vmov	r0, r1, d7
 8008d50:	2300      	movs	r3, #0
 8008d52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008d56:	f7f7 fecf 	bl	8000af8 <__aeabi_dcmpeq>
 8008d5a:	4680      	mov	r8, r0
 8008d5c:	b158      	cbz	r0, 8008d76 <_dtoa_r+0xce>
 8008d5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008d60:	2301      	movs	r3, #1
 8008d62:	6013      	str	r3, [r2, #0]
 8008d64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d66:	b113      	cbz	r3, 8008d6e <_dtoa_r+0xc6>
 8008d68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008d6a:	4b86      	ldr	r3, [pc, #536]	@ (8008f84 <_dtoa_r+0x2dc>)
 8008d6c:	6013      	str	r3, [r2, #0]
 8008d6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008f98 <_dtoa_r+0x2f0>
 8008d72:	f000 bd40 	b.w	80097f6 <_dtoa_r+0xb4e>
 8008d76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008d7a:	aa14      	add	r2, sp, #80	@ 0x50
 8008d7c:	a915      	add	r1, sp, #84	@ 0x54
 8008d7e:	4648      	mov	r0, r9
 8008d80:	f001 f984 	bl	800a08c <__d2b>
 8008d84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008d88:	9002      	str	r0, [sp, #8]
 8008d8a:	2e00      	cmp	r6, #0
 8008d8c:	d078      	beq.n	8008e80 <_dtoa_r+0x1d8>
 8008d8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008da0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008da4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008da8:	4619      	mov	r1, r3
 8008daa:	2200      	movs	r2, #0
 8008dac:	4b76      	ldr	r3, [pc, #472]	@ (8008f88 <_dtoa_r+0x2e0>)
 8008dae:	f7f7 fa83 	bl	80002b8 <__aeabi_dsub>
 8008db2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008f60 <_dtoa_r+0x2b8>)
 8008db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db8:	f7f7 fc36 	bl	8000628 <__aeabi_dmul>
 8008dbc:	a36a      	add	r3, pc, #424	@ (adr r3, 8008f68 <_dtoa_r+0x2c0>)
 8008dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc2:	f7f7 fa7b 	bl	80002bc <__adddf3>
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	4630      	mov	r0, r6
 8008dca:	460d      	mov	r5, r1
 8008dcc:	f7f7 fbc2 	bl	8000554 <__aeabi_i2d>
 8008dd0:	a367      	add	r3, pc, #412	@ (adr r3, 8008f70 <_dtoa_r+0x2c8>)
 8008dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd6:	f7f7 fc27 	bl	8000628 <__aeabi_dmul>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	4620      	mov	r0, r4
 8008de0:	4629      	mov	r1, r5
 8008de2:	f7f7 fa6b 	bl	80002bc <__adddf3>
 8008de6:	4604      	mov	r4, r0
 8008de8:	460d      	mov	r5, r1
 8008dea:	f7f7 fecd 	bl	8000b88 <__aeabi_d2iz>
 8008dee:	2200      	movs	r2, #0
 8008df0:	4607      	mov	r7, r0
 8008df2:	2300      	movs	r3, #0
 8008df4:	4620      	mov	r0, r4
 8008df6:	4629      	mov	r1, r5
 8008df8:	f7f7 fe88 	bl	8000b0c <__aeabi_dcmplt>
 8008dfc:	b140      	cbz	r0, 8008e10 <_dtoa_r+0x168>
 8008dfe:	4638      	mov	r0, r7
 8008e00:	f7f7 fba8 	bl	8000554 <__aeabi_i2d>
 8008e04:	4622      	mov	r2, r4
 8008e06:	462b      	mov	r3, r5
 8008e08:	f7f7 fe76 	bl	8000af8 <__aeabi_dcmpeq>
 8008e0c:	b900      	cbnz	r0, 8008e10 <_dtoa_r+0x168>
 8008e0e:	3f01      	subs	r7, #1
 8008e10:	2f16      	cmp	r7, #22
 8008e12:	d852      	bhi.n	8008eba <_dtoa_r+0x212>
 8008e14:	4b5d      	ldr	r3, [pc, #372]	@ (8008f8c <_dtoa_r+0x2e4>)
 8008e16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008e22:	f7f7 fe73 	bl	8000b0c <__aeabi_dcmplt>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	d049      	beq.n	8008ebe <_dtoa_r+0x216>
 8008e2a:	3f01      	subs	r7, #1
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008e32:	1b9b      	subs	r3, r3, r6
 8008e34:	1e5a      	subs	r2, r3, #1
 8008e36:	bf45      	ittet	mi
 8008e38:	f1c3 0301 	rsbmi	r3, r3, #1
 8008e3c:	9300      	strmi	r3, [sp, #0]
 8008e3e:	2300      	movpl	r3, #0
 8008e40:	2300      	movmi	r3, #0
 8008e42:	9206      	str	r2, [sp, #24]
 8008e44:	bf54      	ite	pl
 8008e46:	9300      	strpl	r3, [sp, #0]
 8008e48:	9306      	strmi	r3, [sp, #24]
 8008e4a:	2f00      	cmp	r7, #0
 8008e4c:	db39      	blt.n	8008ec2 <_dtoa_r+0x21a>
 8008e4e:	9b06      	ldr	r3, [sp, #24]
 8008e50:	970d      	str	r7, [sp, #52]	@ 0x34
 8008e52:	443b      	add	r3, r7
 8008e54:	9306      	str	r3, [sp, #24]
 8008e56:	2300      	movs	r3, #0
 8008e58:	9308      	str	r3, [sp, #32]
 8008e5a:	9b07      	ldr	r3, [sp, #28]
 8008e5c:	2b09      	cmp	r3, #9
 8008e5e:	d863      	bhi.n	8008f28 <_dtoa_r+0x280>
 8008e60:	2b05      	cmp	r3, #5
 8008e62:	bfc4      	itt	gt
 8008e64:	3b04      	subgt	r3, #4
 8008e66:	9307      	strgt	r3, [sp, #28]
 8008e68:	9b07      	ldr	r3, [sp, #28]
 8008e6a:	f1a3 0302 	sub.w	r3, r3, #2
 8008e6e:	bfcc      	ite	gt
 8008e70:	2400      	movgt	r4, #0
 8008e72:	2401      	movle	r4, #1
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d863      	bhi.n	8008f40 <_dtoa_r+0x298>
 8008e78:	e8df f003 	tbb	[pc, r3]
 8008e7c:	2b375452 	.word	0x2b375452
 8008e80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008e84:	441e      	add	r6, r3
 8008e86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008e8a:	2b20      	cmp	r3, #32
 8008e8c:	bfc1      	itttt	gt
 8008e8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008e92:	409f      	lslgt	r7, r3
 8008e94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008e98:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008e9c:	bfd6      	itet	le
 8008e9e:	f1c3 0320 	rsble	r3, r3, #32
 8008ea2:	ea47 0003 	orrgt.w	r0, r7, r3
 8008ea6:	fa04 f003 	lslle.w	r0, r4, r3
 8008eaa:	f7f7 fb43 	bl	8000534 <__aeabi_ui2d>
 8008eae:	2201      	movs	r2, #1
 8008eb0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008eb4:	3e01      	subs	r6, #1
 8008eb6:	9212      	str	r2, [sp, #72]	@ 0x48
 8008eb8:	e776      	b.n	8008da8 <_dtoa_r+0x100>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	e7b7      	b.n	8008e2e <_dtoa_r+0x186>
 8008ebe:	9010      	str	r0, [sp, #64]	@ 0x40
 8008ec0:	e7b6      	b.n	8008e30 <_dtoa_r+0x188>
 8008ec2:	9b00      	ldr	r3, [sp, #0]
 8008ec4:	1bdb      	subs	r3, r3, r7
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	427b      	negs	r3, r7
 8008eca:	9308      	str	r3, [sp, #32]
 8008ecc:	2300      	movs	r3, #0
 8008ece:	930d      	str	r3, [sp, #52]	@ 0x34
 8008ed0:	e7c3      	b.n	8008e5a <_dtoa_r+0x1b2>
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ed6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ed8:	eb07 0b03 	add.w	fp, r7, r3
 8008edc:	f10b 0301 	add.w	r3, fp, #1
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	9303      	str	r3, [sp, #12]
 8008ee4:	bfb8      	it	lt
 8008ee6:	2301      	movlt	r3, #1
 8008ee8:	e006      	b.n	8008ef8 <_dtoa_r+0x250>
 8008eea:	2301      	movs	r3, #1
 8008eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	dd28      	ble.n	8008f46 <_dtoa_r+0x29e>
 8008ef4:	469b      	mov	fp, r3
 8008ef6:	9303      	str	r3, [sp, #12]
 8008ef8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008efc:	2100      	movs	r1, #0
 8008efe:	2204      	movs	r2, #4
 8008f00:	f102 0514 	add.w	r5, r2, #20
 8008f04:	429d      	cmp	r5, r3
 8008f06:	d926      	bls.n	8008f56 <_dtoa_r+0x2ae>
 8008f08:	6041      	str	r1, [r0, #4]
 8008f0a:	4648      	mov	r0, r9
 8008f0c:	f000 fd9c 	bl	8009a48 <_Balloc>
 8008f10:	4682      	mov	sl, r0
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d142      	bne.n	8008f9c <_dtoa_r+0x2f4>
 8008f16:	4b1e      	ldr	r3, [pc, #120]	@ (8008f90 <_dtoa_r+0x2e8>)
 8008f18:	4602      	mov	r2, r0
 8008f1a:	f240 11af 	movw	r1, #431	@ 0x1af
 8008f1e:	e6da      	b.n	8008cd6 <_dtoa_r+0x2e>
 8008f20:	2300      	movs	r3, #0
 8008f22:	e7e3      	b.n	8008eec <_dtoa_r+0x244>
 8008f24:	2300      	movs	r3, #0
 8008f26:	e7d5      	b.n	8008ed4 <_dtoa_r+0x22c>
 8008f28:	2401      	movs	r4, #1
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	9307      	str	r3, [sp, #28]
 8008f2e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008f30:	f04f 3bff 	mov.w	fp, #4294967295
 8008f34:	2200      	movs	r2, #0
 8008f36:	f8cd b00c 	str.w	fp, [sp, #12]
 8008f3a:	2312      	movs	r3, #18
 8008f3c:	920c      	str	r2, [sp, #48]	@ 0x30
 8008f3e:	e7db      	b.n	8008ef8 <_dtoa_r+0x250>
 8008f40:	2301      	movs	r3, #1
 8008f42:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f44:	e7f4      	b.n	8008f30 <_dtoa_r+0x288>
 8008f46:	f04f 0b01 	mov.w	fp, #1
 8008f4a:	f8cd b00c 	str.w	fp, [sp, #12]
 8008f4e:	465b      	mov	r3, fp
 8008f50:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008f54:	e7d0      	b.n	8008ef8 <_dtoa_r+0x250>
 8008f56:	3101      	adds	r1, #1
 8008f58:	0052      	lsls	r2, r2, #1
 8008f5a:	e7d1      	b.n	8008f00 <_dtoa_r+0x258>
 8008f5c:	f3af 8000 	nop.w
 8008f60:	636f4361 	.word	0x636f4361
 8008f64:	3fd287a7 	.word	0x3fd287a7
 8008f68:	8b60c8b3 	.word	0x8b60c8b3
 8008f6c:	3fc68a28 	.word	0x3fc68a28
 8008f70:	509f79fb 	.word	0x509f79fb
 8008f74:	3fd34413 	.word	0x3fd34413
 8008f78:	0800c0d8 	.word	0x0800c0d8
 8008f7c:	0800c192 	.word	0x0800c192
 8008f80:	7ff00000 	.word	0x7ff00000
 8008f84:	0800c0b5 	.word	0x0800c0b5
 8008f88:	3ff80000 	.word	0x3ff80000
 8008f8c:	0800c2a8 	.word	0x0800c2a8
 8008f90:	0800c1ea 	.word	0x0800c1ea
 8008f94:	0800c18e 	.word	0x0800c18e
 8008f98:	0800c0b4 	.word	0x0800c0b4
 8008f9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008fa0:	6018      	str	r0, [r3, #0]
 8008fa2:	9b03      	ldr	r3, [sp, #12]
 8008fa4:	2b0e      	cmp	r3, #14
 8008fa6:	f200 80a1 	bhi.w	80090ec <_dtoa_r+0x444>
 8008faa:	2c00      	cmp	r4, #0
 8008fac:	f000 809e 	beq.w	80090ec <_dtoa_r+0x444>
 8008fb0:	2f00      	cmp	r7, #0
 8008fb2:	dd33      	ble.n	800901c <_dtoa_r+0x374>
 8008fb4:	4b9c      	ldr	r3, [pc, #624]	@ (8009228 <_dtoa_r+0x580>)
 8008fb6:	f007 020f 	and.w	r2, r7, #15
 8008fba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fbe:	ed93 7b00 	vldr	d7, [r3]
 8008fc2:	05f8      	lsls	r0, r7, #23
 8008fc4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008fc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008fcc:	d516      	bpl.n	8008ffc <_dtoa_r+0x354>
 8008fce:	4b97      	ldr	r3, [pc, #604]	@ (800922c <_dtoa_r+0x584>)
 8008fd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008fd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008fd8:	f7f7 fc50 	bl	800087c <__aeabi_ddiv>
 8008fdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fe0:	f004 040f 	and.w	r4, r4, #15
 8008fe4:	2603      	movs	r6, #3
 8008fe6:	4d91      	ldr	r5, [pc, #580]	@ (800922c <_dtoa_r+0x584>)
 8008fe8:	b954      	cbnz	r4, 8009000 <_dtoa_r+0x358>
 8008fea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008fee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ff2:	f7f7 fc43 	bl	800087c <__aeabi_ddiv>
 8008ff6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ffa:	e028      	b.n	800904e <_dtoa_r+0x3a6>
 8008ffc:	2602      	movs	r6, #2
 8008ffe:	e7f2      	b.n	8008fe6 <_dtoa_r+0x33e>
 8009000:	07e1      	lsls	r1, r4, #31
 8009002:	d508      	bpl.n	8009016 <_dtoa_r+0x36e>
 8009004:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009008:	e9d5 2300 	ldrd	r2, r3, [r5]
 800900c:	f7f7 fb0c 	bl	8000628 <__aeabi_dmul>
 8009010:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009014:	3601      	adds	r6, #1
 8009016:	1064      	asrs	r4, r4, #1
 8009018:	3508      	adds	r5, #8
 800901a:	e7e5      	b.n	8008fe8 <_dtoa_r+0x340>
 800901c:	f000 80af 	beq.w	800917e <_dtoa_r+0x4d6>
 8009020:	427c      	negs	r4, r7
 8009022:	4b81      	ldr	r3, [pc, #516]	@ (8009228 <_dtoa_r+0x580>)
 8009024:	4d81      	ldr	r5, [pc, #516]	@ (800922c <_dtoa_r+0x584>)
 8009026:	f004 020f 	and.w	r2, r4, #15
 800902a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800902e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009032:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009036:	f7f7 faf7 	bl	8000628 <__aeabi_dmul>
 800903a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800903e:	1124      	asrs	r4, r4, #4
 8009040:	2300      	movs	r3, #0
 8009042:	2602      	movs	r6, #2
 8009044:	2c00      	cmp	r4, #0
 8009046:	f040 808f 	bne.w	8009168 <_dtoa_r+0x4c0>
 800904a:	2b00      	cmp	r3, #0
 800904c:	d1d3      	bne.n	8008ff6 <_dtoa_r+0x34e>
 800904e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009050:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	f000 8094 	beq.w	8009182 <_dtoa_r+0x4da>
 800905a:	4b75      	ldr	r3, [pc, #468]	@ (8009230 <_dtoa_r+0x588>)
 800905c:	2200      	movs	r2, #0
 800905e:	4620      	mov	r0, r4
 8009060:	4629      	mov	r1, r5
 8009062:	f7f7 fd53 	bl	8000b0c <__aeabi_dcmplt>
 8009066:	2800      	cmp	r0, #0
 8009068:	f000 808b 	beq.w	8009182 <_dtoa_r+0x4da>
 800906c:	9b03      	ldr	r3, [sp, #12]
 800906e:	2b00      	cmp	r3, #0
 8009070:	f000 8087 	beq.w	8009182 <_dtoa_r+0x4da>
 8009074:	f1bb 0f00 	cmp.w	fp, #0
 8009078:	dd34      	ble.n	80090e4 <_dtoa_r+0x43c>
 800907a:	4620      	mov	r0, r4
 800907c:	4b6d      	ldr	r3, [pc, #436]	@ (8009234 <_dtoa_r+0x58c>)
 800907e:	2200      	movs	r2, #0
 8009080:	4629      	mov	r1, r5
 8009082:	f7f7 fad1 	bl	8000628 <__aeabi_dmul>
 8009086:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800908a:	f107 38ff 	add.w	r8, r7, #4294967295
 800908e:	3601      	adds	r6, #1
 8009090:	465c      	mov	r4, fp
 8009092:	4630      	mov	r0, r6
 8009094:	f7f7 fa5e 	bl	8000554 <__aeabi_i2d>
 8009098:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800909c:	f7f7 fac4 	bl	8000628 <__aeabi_dmul>
 80090a0:	4b65      	ldr	r3, [pc, #404]	@ (8009238 <_dtoa_r+0x590>)
 80090a2:	2200      	movs	r2, #0
 80090a4:	f7f7 f90a 	bl	80002bc <__adddf3>
 80090a8:	4605      	mov	r5, r0
 80090aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80090ae:	2c00      	cmp	r4, #0
 80090b0:	d16a      	bne.n	8009188 <_dtoa_r+0x4e0>
 80090b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090b6:	4b61      	ldr	r3, [pc, #388]	@ (800923c <_dtoa_r+0x594>)
 80090b8:	2200      	movs	r2, #0
 80090ba:	f7f7 f8fd 	bl	80002b8 <__aeabi_dsub>
 80090be:	4602      	mov	r2, r0
 80090c0:	460b      	mov	r3, r1
 80090c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80090c6:	462a      	mov	r2, r5
 80090c8:	4633      	mov	r3, r6
 80090ca:	f7f7 fd3d 	bl	8000b48 <__aeabi_dcmpgt>
 80090ce:	2800      	cmp	r0, #0
 80090d0:	f040 8298 	bne.w	8009604 <_dtoa_r+0x95c>
 80090d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090d8:	462a      	mov	r2, r5
 80090da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80090de:	f7f7 fd15 	bl	8000b0c <__aeabi_dcmplt>
 80090e2:	bb38      	cbnz	r0, 8009134 <_dtoa_r+0x48c>
 80090e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80090e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80090ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f2c0 8157 	blt.w	80093a2 <_dtoa_r+0x6fa>
 80090f4:	2f0e      	cmp	r7, #14
 80090f6:	f300 8154 	bgt.w	80093a2 <_dtoa_r+0x6fa>
 80090fa:	4b4b      	ldr	r3, [pc, #300]	@ (8009228 <_dtoa_r+0x580>)
 80090fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009100:	ed93 7b00 	vldr	d7, [r3]
 8009104:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009106:	2b00      	cmp	r3, #0
 8009108:	ed8d 7b00 	vstr	d7, [sp]
 800910c:	f280 80e5 	bge.w	80092da <_dtoa_r+0x632>
 8009110:	9b03      	ldr	r3, [sp, #12]
 8009112:	2b00      	cmp	r3, #0
 8009114:	f300 80e1 	bgt.w	80092da <_dtoa_r+0x632>
 8009118:	d10c      	bne.n	8009134 <_dtoa_r+0x48c>
 800911a:	4b48      	ldr	r3, [pc, #288]	@ (800923c <_dtoa_r+0x594>)
 800911c:	2200      	movs	r2, #0
 800911e:	ec51 0b17 	vmov	r0, r1, d7
 8009122:	f7f7 fa81 	bl	8000628 <__aeabi_dmul>
 8009126:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800912a:	f7f7 fd03 	bl	8000b34 <__aeabi_dcmpge>
 800912e:	2800      	cmp	r0, #0
 8009130:	f000 8266 	beq.w	8009600 <_dtoa_r+0x958>
 8009134:	2400      	movs	r4, #0
 8009136:	4625      	mov	r5, r4
 8009138:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800913a:	4656      	mov	r6, sl
 800913c:	ea6f 0803 	mvn.w	r8, r3
 8009140:	2700      	movs	r7, #0
 8009142:	4621      	mov	r1, r4
 8009144:	4648      	mov	r0, r9
 8009146:	f000 fcbf 	bl	8009ac8 <_Bfree>
 800914a:	2d00      	cmp	r5, #0
 800914c:	f000 80bd 	beq.w	80092ca <_dtoa_r+0x622>
 8009150:	b12f      	cbz	r7, 800915e <_dtoa_r+0x4b6>
 8009152:	42af      	cmp	r7, r5
 8009154:	d003      	beq.n	800915e <_dtoa_r+0x4b6>
 8009156:	4639      	mov	r1, r7
 8009158:	4648      	mov	r0, r9
 800915a:	f000 fcb5 	bl	8009ac8 <_Bfree>
 800915e:	4629      	mov	r1, r5
 8009160:	4648      	mov	r0, r9
 8009162:	f000 fcb1 	bl	8009ac8 <_Bfree>
 8009166:	e0b0      	b.n	80092ca <_dtoa_r+0x622>
 8009168:	07e2      	lsls	r2, r4, #31
 800916a:	d505      	bpl.n	8009178 <_dtoa_r+0x4d0>
 800916c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009170:	f7f7 fa5a 	bl	8000628 <__aeabi_dmul>
 8009174:	3601      	adds	r6, #1
 8009176:	2301      	movs	r3, #1
 8009178:	1064      	asrs	r4, r4, #1
 800917a:	3508      	adds	r5, #8
 800917c:	e762      	b.n	8009044 <_dtoa_r+0x39c>
 800917e:	2602      	movs	r6, #2
 8009180:	e765      	b.n	800904e <_dtoa_r+0x3a6>
 8009182:	9c03      	ldr	r4, [sp, #12]
 8009184:	46b8      	mov	r8, r7
 8009186:	e784      	b.n	8009092 <_dtoa_r+0x3ea>
 8009188:	4b27      	ldr	r3, [pc, #156]	@ (8009228 <_dtoa_r+0x580>)
 800918a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800918c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009190:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009194:	4454      	add	r4, sl
 8009196:	2900      	cmp	r1, #0
 8009198:	d054      	beq.n	8009244 <_dtoa_r+0x59c>
 800919a:	4929      	ldr	r1, [pc, #164]	@ (8009240 <_dtoa_r+0x598>)
 800919c:	2000      	movs	r0, #0
 800919e:	f7f7 fb6d 	bl	800087c <__aeabi_ddiv>
 80091a2:	4633      	mov	r3, r6
 80091a4:	462a      	mov	r2, r5
 80091a6:	f7f7 f887 	bl	80002b8 <__aeabi_dsub>
 80091aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80091ae:	4656      	mov	r6, sl
 80091b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091b4:	f7f7 fce8 	bl	8000b88 <__aeabi_d2iz>
 80091b8:	4605      	mov	r5, r0
 80091ba:	f7f7 f9cb 	bl	8000554 <__aeabi_i2d>
 80091be:	4602      	mov	r2, r0
 80091c0:	460b      	mov	r3, r1
 80091c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091c6:	f7f7 f877 	bl	80002b8 <__aeabi_dsub>
 80091ca:	3530      	adds	r5, #48	@ 0x30
 80091cc:	4602      	mov	r2, r0
 80091ce:	460b      	mov	r3, r1
 80091d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80091d4:	f806 5b01 	strb.w	r5, [r6], #1
 80091d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80091dc:	f7f7 fc96 	bl	8000b0c <__aeabi_dcmplt>
 80091e0:	2800      	cmp	r0, #0
 80091e2:	d172      	bne.n	80092ca <_dtoa_r+0x622>
 80091e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091e8:	4911      	ldr	r1, [pc, #68]	@ (8009230 <_dtoa_r+0x588>)
 80091ea:	2000      	movs	r0, #0
 80091ec:	f7f7 f864 	bl	80002b8 <__aeabi_dsub>
 80091f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80091f4:	f7f7 fc8a 	bl	8000b0c <__aeabi_dcmplt>
 80091f8:	2800      	cmp	r0, #0
 80091fa:	f040 80b4 	bne.w	8009366 <_dtoa_r+0x6be>
 80091fe:	42a6      	cmp	r6, r4
 8009200:	f43f af70 	beq.w	80090e4 <_dtoa_r+0x43c>
 8009204:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009208:	4b0a      	ldr	r3, [pc, #40]	@ (8009234 <_dtoa_r+0x58c>)
 800920a:	2200      	movs	r2, #0
 800920c:	f7f7 fa0c 	bl	8000628 <__aeabi_dmul>
 8009210:	4b08      	ldr	r3, [pc, #32]	@ (8009234 <_dtoa_r+0x58c>)
 8009212:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009216:	2200      	movs	r2, #0
 8009218:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800921c:	f7f7 fa04 	bl	8000628 <__aeabi_dmul>
 8009220:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009224:	e7c4      	b.n	80091b0 <_dtoa_r+0x508>
 8009226:	bf00      	nop
 8009228:	0800c2a8 	.word	0x0800c2a8
 800922c:	0800c280 	.word	0x0800c280
 8009230:	3ff00000 	.word	0x3ff00000
 8009234:	40240000 	.word	0x40240000
 8009238:	401c0000 	.word	0x401c0000
 800923c:	40140000 	.word	0x40140000
 8009240:	3fe00000 	.word	0x3fe00000
 8009244:	4631      	mov	r1, r6
 8009246:	4628      	mov	r0, r5
 8009248:	f7f7 f9ee 	bl	8000628 <__aeabi_dmul>
 800924c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009250:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009252:	4656      	mov	r6, sl
 8009254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009258:	f7f7 fc96 	bl	8000b88 <__aeabi_d2iz>
 800925c:	4605      	mov	r5, r0
 800925e:	f7f7 f979 	bl	8000554 <__aeabi_i2d>
 8009262:	4602      	mov	r2, r0
 8009264:	460b      	mov	r3, r1
 8009266:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800926a:	f7f7 f825 	bl	80002b8 <__aeabi_dsub>
 800926e:	3530      	adds	r5, #48	@ 0x30
 8009270:	f806 5b01 	strb.w	r5, [r6], #1
 8009274:	4602      	mov	r2, r0
 8009276:	460b      	mov	r3, r1
 8009278:	42a6      	cmp	r6, r4
 800927a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800927e:	f04f 0200 	mov.w	r2, #0
 8009282:	d124      	bne.n	80092ce <_dtoa_r+0x626>
 8009284:	4baf      	ldr	r3, [pc, #700]	@ (8009544 <_dtoa_r+0x89c>)
 8009286:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800928a:	f7f7 f817 	bl	80002bc <__adddf3>
 800928e:	4602      	mov	r2, r0
 8009290:	460b      	mov	r3, r1
 8009292:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009296:	f7f7 fc57 	bl	8000b48 <__aeabi_dcmpgt>
 800929a:	2800      	cmp	r0, #0
 800929c:	d163      	bne.n	8009366 <_dtoa_r+0x6be>
 800929e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80092a2:	49a8      	ldr	r1, [pc, #672]	@ (8009544 <_dtoa_r+0x89c>)
 80092a4:	2000      	movs	r0, #0
 80092a6:	f7f7 f807 	bl	80002b8 <__aeabi_dsub>
 80092aa:	4602      	mov	r2, r0
 80092ac:	460b      	mov	r3, r1
 80092ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092b2:	f7f7 fc2b 	bl	8000b0c <__aeabi_dcmplt>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	f43f af14 	beq.w	80090e4 <_dtoa_r+0x43c>
 80092bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80092be:	1e73      	subs	r3, r6, #1
 80092c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80092c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80092c6:	2b30      	cmp	r3, #48	@ 0x30
 80092c8:	d0f8      	beq.n	80092bc <_dtoa_r+0x614>
 80092ca:	4647      	mov	r7, r8
 80092cc:	e03b      	b.n	8009346 <_dtoa_r+0x69e>
 80092ce:	4b9e      	ldr	r3, [pc, #632]	@ (8009548 <_dtoa_r+0x8a0>)
 80092d0:	f7f7 f9aa 	bl	8000628 <__aeabi_dmul>
 80092d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092d8:	e7bc      	b.n	8009254 <_dtoa_r+0x5ac>
 80092da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80092de:	4656      	mov	r6, sl
 80092e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092e4:	4620      	mov	r0, r4
 80092e6:	4629      	mov	r1, r5
 80092e8:	f7f7 fac8 	bl	800087c <__aeabi_ddiv>
 80092ec:	f7f7 fc4c 	bl	8000b88 <__aeabi_d2iz>
 80092f0:	4680      	mov	r8, r0
 80092f2:	f7f7 f92f 	bl	8000554 <__aeabi_i2d>
 80092f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092fa:	f7f7 f995 	bl	8000628 <__aeabi_dmul>
 80092fe:	4602      	mov	r2, r0
 8009300:	460b      	mov	r3, r1
 8009302:	4620      	mov	r0, r4
 8009304:	4629      	mov	r1, r5
 8009306:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800930a:	f7f6 ffd5 	bl	80002b8 <__aeabi_dsub>
 800930e:	f806 4b01 	strb.w	r4, [r6], #1
 8009312:	9d03      	ldr	r5, [sp, #12]
 8009314:	eba6 040a 	sub.w	r4, r6, sl
 8009318:	42a5      	cmp	r5, r4
 800931a:	4602      	mov	r2, r0
 800931c:	460b      	mov	r3, r1
 800931e:	d133      	bne.n	8009388 <_dtoa_r+0x6e0>
 8009320:	f7f6 ffcc 	bl	80002bc <__adddf3>
 8009324:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009328:	4604      	mov	r4, r0
 800932a:	460d      	mov	r5, r1
 800932c:	f7f7 fc0c 	bl	8000b48 <__aeabi_dcmpgt>
 8009330:	b9c0      	cbnz	r0, 8009364 <_dtoa_r+0x6bc>
 8009332:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009336:	4620      	mov	r0, r4
 8009338:	4629      	mov	r1, r5
 800933a:	f7f7 fbdd 	bl	8000af8 <__aeabi_dcmpeq>
 800933e:	b110      	cbz	r0, 8009346 <_dtoa_r+0x69e>
 8009340:	f018 0f01 	tst.w	r8, #1
 8009344:	d10e      	bne.n	8009364 <_dtoa_r+0x6bc>
 8009346:	9902      	ldr	r1, [sp, #8]
 8009348:	4648      	mov	r0, r9
 800934a:	f000 fbbd 	bl	8009ac8 <_Bfree>
 800934e:	2300      	movs	r3, #0
 8009350:	7033      	strb	r3, [r6, #0]
 8009352:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009354:	3701      	adds	r7, #1
 8009356:	601f      	str	r7, [r3, #0]
 8009358:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800935a:	2b00      	cmp	r3, #0
 800935c:	f000 824b 	beq.w	80097f6 <_dtoa_r+0xb4e>
 8009360:	601e      	str	r6, [r3, #0]
 8009362:	e248      	b.n	80097f6 <_dtoa_r+0xb4e>
 8009364:	46b8      	mov	r8, r7
 8009366:	4633      	mov	r3, r6
 8009368:	461e      	mov	r6, r3
 800936a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800936e:	2a39      	cmp	r2, #57	@ 0x39
 8009370:	d106      	bne.n	8009380 <_dtoa_r+0x6d8>
 8009372:	459a      	cmp	sl, r3
 8009374:	d1f8      	bne.n	8009368 <_dtoa_r+0x6c0>
 8009376:	2230      	movs	r2, #48	@ 0x30
 8009378:	f108 0801 	add.w	r8, r8, #1
 800937c:	f88a 2000 	strb.w	r2, [sl]
 8009380:	781a      	ldrb	r2, [r3, #0]
 8009382:	3201      	adds	r2, #1
 8009384:	701a      	strb	r2, [r3, #0]
 8009386:	e7a0      	b.n	80092ca <_dtoa_r+0x622>
 8009388:	4b6f      	ldr	r3, [pc, #444]	@ (8009548 <_dtoa_r+0x8a0>)
 800938a:	2200      	movs	r2, #0
 800938c:	f7f7 f94c 	bl	8000628 <__aeabi_dmul>
 8009390:	2200      	movs	r2, #0
 8009392:	2300      	movs	r3, #0
 8009394:	4604      	mov	r4, r0
 8009396:	460d      	mov	r5, r1
 8009398:	f7f7 fbae 	bl	8000af8 <__aeabi_dcmpeq>
 800939c:	2800      	cmp	r0, #0
 800939e:	d09f      	beq.n	80092e0 <_dtoa_r+0x638>
 80093a0:	e7d1      	b.n	8009346 <_dtoa_r+0x69e>
 80093a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093a4:	2a00      	cmp	r2, #0
 80093a6:	f000 80ea 	beq.w	800957e <_dtoa_r+0x8d6>
 80093aa:	9a07      	ldr	r2, [sp, #28]
 80093ac:	2a01      	cmp	r2, #1
 80093ae:	f300 80cd 	bgt.w	800954c <_dtoa_r+0x8a4>
 80093b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80093b4:	2a00      	cmp	r2, #0
 80093b6:	f000 80c1 	beq.w	800953c <_dtoa_r+0x894>
 80093ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80093be:	9c08      	ldr	r4, [sp, #32]
 80093c0:	9e00      	ldr	r6, [sp, #0]
 80093c2:	9a00      	ldr	r2, [sp, #0]
 80093c4:	441a      	add	r2, r3
 80093c6:	9200      	str	r2, [sp, #0]
 80093c8:	9a06      	ldr	r2, [sp, #24]
 80093ca:	2101      	movs	r1, #1
 80093cc:	441a      	add	r2, r3
 80093ce:	4648      	mov	r0, r9
 80093d0:	9206      	str	r2, [sp, #24]
 80093d2:	f000 fc2d 	bl	8009c30 <__i2b>
 80093d6:	4605      	mov	r5, r0
 80093d8:	b166      	cbz	r6, 80093f4 <_dtoa_r+0x74c>
 80093da:	9b06      	ldr	r3, [sp, #24]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	dd09      	ble.n	80093f4 <_dtoa_r+0x74c>
 80093e0:	42b3      	cmp	r3, r6
 80093e2:	9a00      	ldr	r2, [sp, #0]
 80093e4:	bfa8      	it	ge
 80093e6:	4633      	movge	r3, r6
 80093e8:	1ad2      	subs	r2, r2, r3
 80093ea:	9200      	str	r2, [sp, #0]
 80093ec:	9a06      	ldr	r2, [sp, #24]
 80093ee:	1af6      	subs	r6, r6, r3
 80093f0:	1ad3      	subs	r3, r2, r3
 80093f2:	9306      	str	r3, [sp, #24]
 80093f4:	9b08      	ldr	r3, [sp, #32]
 80093f6:	b30b      	cbz	r3, 800943c <_dtoa_r+0x794>
 80093f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	f000 80c6 	beq.w	800958c <_dtoa_r+0x8e4>
 8009400:	2c00      	cmp	r4, #0
 8009402:	f000 80c0 	beq.w	8009586 <_dtoa_r+0x8de>
 8009406:	4629      	mov	r1, r5
 8009408:	4622      	mov	r2, r4
 800940a:	4648      	mov	r0, r9
 800940c:	f000 fcc8 	bl	8009da0 <__pow5mult>
 8009410:	9a02      	ldr	r2, [sp, #8]
 8009412:	4601      	mov	r1, r0
 8009414:	4605      	mov	r5, r0
 8009416:	4648      	mov	r0, r9
 8009418:	f000 fc20 	bl	8009c5c <__multiply>
 800941c:	9902      	ldr	r1, [sp, #8]
 800941e:	4680      	mov	r8, r0
 8009420:	4648      	mov	r0, r9
 8009422:	f000 fb51 	bl	8009ac8 <_Bfree>
 8009426:	9b08      	ldr	r3, [sp, #32]
 8009428:	1b1b      	subs	r3, r3, r4
 800942a:	9308      	str	r3, [sp, #32]
 800942c:	f000 80b1 	beq.w	8009592 <_dtoa_r+0x8ea>
 8009430:	9a08      	ldr	r2, [sp, #32]
 8009432:	4641      	mov	r1, r8
 8009434:	4648      	mov	r0, r9
 8009436:	f000 fcb3 	bl	8009da0 <__pow5mult>
 800943a:	9002      	str	r0, [sp, #8]
 800943c:	2101      	movs	r1, #1
 800943e:	4648      	mov	r0, r9
 8009440:	f000 fbf6 	bl	8009c30 <__i2b>
 8009444:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009446:	4604      	mov	r4, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	f000 81d8 	beq.w	80097fe <_dtoa_r+0xb56>
 800944e:	461a      	mov	r2, r3
 8009450:	4601      	mov	r1, r0
 8009452:	4648      	mov	r0, r9
 8009454:	f000 fca4 	bl	8009da0 <__pow5mult>
 8009458:	9b07      	ldr	r3, [sp, #28]
 800945a:	2b01      	cmp	r3, #1
 800945c:	4604      	mov	r4, r0
 800945e:	f300 809f 	bgt.w	80095a0 <_dtoa_r+0x8f8>
 8009462:	9b04      	ldr	r3, [sp, #16]
 8009464:	2b00      	cmp	r3, #0
 8009466:	f040 8097 	bne.w	8009598 <_dtoa_r+0x8f0>
 800946a:	9b05      	ldr	r3, [sp, #20]
 800946c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009470:	2b00      	cmp	r3, #0
 8009472:	f040 8093 	bne.w	800959c <_dtoa_r+0x8f4>
 8009476:	9b05      	ldr	r3, [sp, #20]
 8009478:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800947c:	0d1b      	lsrs	r3, r3, #20
 800947e:	051b      	lsls	r3, r3, #20
 8009480:	b133      	cbz	r3, 8009490 <_dtoa_r+0x7e8>
 8009482:	9b00      	ldr	r3, [sp, #0]
 8009484:	3301      	adds	r3, #1
 8009486:	9300      	str	r3, [sp, #0]
 8009488:	9b06      	ldr	r3, [sp, #24]
 800948a:	3301      	adds	r3, #1
 800948c:	9306      	str	r3, [sp, #24]
 800948e:	2301      	movs	r3, #1
 8009490:	9308      	str	r3, [sp, #32]
 8009492:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009494:	2b00      	cmp	r3, #0
 8009496:	f000 81b8 	beq.w	800980a <_dtoa_r+0xb62>
 800949a:	6923      	ldr	r3, [r4, #16]
 800949c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80094a0:	6918      	ldr	r0, [r3, #16]
 80094a2:	f000 fb79 	bl	8009b98 <__hi0bits>
 80094a6:	f1c0 0020 	rsb	r0, r0, #32
 80094aa:	9b06      	ldr	r3, [sp, #24]
 80094ac:	4418      	add	r0, r3
 80094ae:	f010 001f 	ands.w	r0, r0, #31
 80094b2:	f000 8082 	beq.w	80095ba <_dtoa_r+0x912>
 80094b6:	f1c0 0320 	rsb	r3, r0, #32
 80094ba:	2b04      	cmp	r3, #4
 80094bc:	dd73      	ble.n	80095a6 <_dtoa_r+0x8fe>
 80094be:	9b00      	ldr	r3, [sp, #0]
 80094c0:	f1c0 001c 	rsb	r0, r0, #28
 80094c4:	4403      	add	r3, r0
 80094c6:	9300      	str	r3, [sp, #0]
 80094c8:	9b06      	ldr	r3, [sp, #24]
 80094ca:	4403      	add	r3, r0
 80094cc:	4406      	add	r6, r0
 80094ce:	9306      	str	r3, [sp, #24]
 80094d0:	9b00      	ldr	r3, [sp, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	dd05      	ble.n	80094e2 <_dtoa_r+0x83a>
 80094d6:	9902      	ldr	r1, [sp, #8]
 80094d8:	461a      	mov	r2, r3
 80094da:	4648      	mov	r0, r9
 80094dc:	f000 fcba 	bl	8009e54 <__lshift>
 80094e0:	9002      	str	r0, [sp, #8]
 80094e2:	9b06      	ldr	r3, [sp, #24]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	dd05      	ble.n	80094f4 <_dtoa_r+0x84c>
 80094e8:	4621      	mov	r1, r4
 80094ea:	461a      	mov	r2, r3
 80094ec:	4648      	mov	r0, r9
 80094ee:	f000 fcb1 	bl	8009e54 <__lshift>
 80094f2:	4604      	mov	r4, r0
 80094f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d061      	beq.n	80095be <_dtoa_r+0x916>
 80094fa:	9802      	ldr	r0, [sp, #8]
 80094fc:	4621      	mov	r1, r4
 80094fe:	f000 fd15 	bl	8009f2c <__mcmp>
 8009502:	2800      	cmp	r0, #0
 8009504:	da5b      	bge.n	80095be <_dtoa_r+0x916>
 8009506:	2300      	movs	r3, #0
 8009508:	9902      	ldr	r1, [sp, #8]
 800950a:	220a      	movs	r2, #10
 800950c:	4648      	mov	r0, r9
 800950e:	f000 fafd 	bl	8009b0c <__multadd>
 8009512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009514:	9002      	str	r0, [sp, #8]
 8009516:	f107 38ff 	add.w	r8, r7, #4294967295
 800951a:	2b00      	cmp	r3, #0
 800951c:	f000 8177 	beq.w	800980e <_dtoa_r+0xb66>
 8009520:	4629      	mov	r1, r5
 8009522:	2300      	movs	r3, #0
 8009524:	220a      	movs	r2, #10
 8009526:	4648      	mov	r0, r9
 8009528:	f000 faf0 	bl	8009b0c <__multadd>
 800952c:	f1bb 0f00 	cmp.w	fp, #0
 8009530:	4605      	mov	r5, r0
 8009532:	dc6f      	bgt.n	8009614 <_dtoa_r+0x96c>
 8009534:	9b07      	ldr	r3, [sp, #28]
 8009536:	2b02      	cmp	r3, #2
 8009538:	dc49      	bgt.n	80095ce <_dtoa_r+0x926>
 800953a:	e06b      	b.n	8009614 <_dtoa_r+0x96c>
 800953c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800953e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009542:	e73c      	b.n	80093be <_dtoa_r+0x716>
 8009544:	3fe00000 	.word	0x3fe00000
 8009548:	40240000 	.word	0x40240000
 800954c:	9b03      	ldr	r3, [sp, #12]
 800954e:	1e5c      	subs	r4, r3, #1
 8009550:	9b08      	ldr	r3, [sp, #32]
 8009552:	42a3      	cmp	r3, r4
 8009554:	db09      	blt.n	800956a <_dtoa_r+0x8c2>
 8009556:	1b1c      	subs	r4, r3, r4
 8009558:	9b03      	ldr	r3, [sp, #12]
 800955a:	2b00      	cmp	r3, #0
 800955c:	f6bf af30 	bge.w	80093c0 <_dtoa_r+0x718>
 8009560:	9b00      	ldr	r3, [sp, #0]
 8009562:	9a03      	ldr	r2, [sp, #12]
 8009564:	1a9e      	subs	r6, r3, r2
 8009566:	2300      	movs	r3, #0
 8009568:	e72b      	b.n	80093c2 <_dtoa_r+0x71a>
 800956a:	9b08      	ldr	r3, [sp, #32]
 800956c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800956e:	9408      	str	r4, [sp, #32]
 8009570:	1ae3      	subs	r3, r4, r3
 8009572:	441a      	add	r2, r3
 8009574:	9e00      	ldr	r6, [sp, #0]
 8009576:	9b03      	ldr	r3, [sp, #12]
 8009578:	920d      	str	r2, [sp, #52]	@ 0x34
 800957a:	2400      	movs	r4, #0
 800957c:	e721      	b.n	80093c2 <_dtoa_r+0x71a>
 800957e:	9c08      	ldr	r4, [sp, #32]
 8009580:	9e00      	ldr	r6, [sp, #0]
 8009582:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009584:	e728      	b.n	80093d8 <_dtoa_r+0x730>
 8009586:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800958a:	e751      	b.n	8009430 <_dtoa_r+0x788>
 800958c:	9a08      	ldr	r2, [sp, #32]
 800958e:	9902      	ldr	r1, [sp, #8]
 8009590:	e750      	b.n	8009434 <_dtoa_r+0x78c>
 8009592:	f8cd 8008 	str.w	r8, [sp, #8]
 8009596:	e751      	b.n	800943c <_dtoa_r+0x794>
 8009598:	2300      	movs	r3, #0
 800959a:	e779      	b.n	8009490 <_dtoa_r+0x7e8>
 800959c:	9b04      	ldr	r3, [sp, #16]
 800959e:	e777      	b.n	8009490 <_dtoa_r+0x7e8>
 80095a0:	2300      	movs	r3, #0
 80095a2:	9308      	str	r3, [sp, #32]
 80095a4:	e779      	b.n	800949a <_dtoa_r+0x7f2>
 80095a6:	d093      	beq.n	80094d0 <_dtoa_r+0x828>
 80095a8:	9a00      	ldr	r2, [sp, #0]
 80095aa:	331c      	adds	r3, #28
 80095ac:	441a      	add	r2, r3
 80095ae:	9200      	str	r2, [sp, #0]
 80095b0:	9a06      	ldr	r2, [sp, #24]
 80095b2:	441a      	add	r2, r3
 80095b4:	441e      	add	r6, r3
 80095b6:	9206      	str	r2, [sp, #24]
 80095b8:	e78a      	b.n	80094d0 <_dtoa_r+0x828>
 80095ba:	4603      	mov	r3, r0
 80095bc:	e7f4      	b.n	80095a8 <_dtoa_r+0x900>
 80095be:	9b03      	ldr	r3, [sp, #12]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	46b8      	mov	r8, r7
 80095c4:	dc20      	bgt.n	8009608 <_dtoa_r+0x960>
 80095c6:	469b      	mov	fp, r3
 80095c8:	9b07      	ldr	r3, [sp, #28]
 80095ca:	2b02      	cmp	r3, #2
 80095cc:	dd1e      	ble.n	800960c <_dtoa_r+0x964>
 80095ce:	f1bb 0f00 	cmp.w	fp, #0
 80095d2:	f47f adb1 	bne.w	8009138 <_dtoa_r+0x490>
 80095d6:	4621      	mov	r1, r4
 80095d8:	465b      	mov	r3, fp
 80095da:	2205      	movs	r2, #5
 80095dc:	4648      	mov	r0, r9
 80095de:	f000 fa95 	bl	8009b0c <__multadd>
 80095e2:	4601      	mov	r1, r0
 80095e4:	4604      	mov	r4, r0
 80095e6:	9802      	ldr	r0, [sp, #8]
 80095e8:	f000 fca0 	bl	8009f2c <__mcmp>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	f77f ada3 	ble.w	8009138 <_dtoa_r+0x490>
 80095f2:	4656      	mov	r6, sl
 80095f4:	2331      	movs	r3, #49	@ 0x31
 80095f6:	f806 3b01 	strb.w	r3, [r6], #1
 80095fa:	f108 0801 	add.w	r8, r8, #1
 80095fe:	e59f      	b.n	8009140 <_dtoa_r+0x498>
 8009600:	9c03      	ldr	r4, [sp, #12]
 8009602:	46b8      	mov	r8, r7
 8009604:	4625      	mov	r5, r4
 8009606:	e7f4      	b.n	80095f2 <_dtoa_r+0x94a>
 8009608:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800960c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800960e:	2b00      	cmp	r3, #0
 8009610:	f000 8101 	beq.w	8009816 <_dtoa_r+0xb6e>
 8009614:	2e00      	cmp	r6, #0
 8009616:	dd05      	ble.n	8009624 <_dtoa_r+0x97c>
 8009618:	4629      	mov	r1, r5
 800961a:	4632      	mov	r2, r6
 800961c:	4648      	mov	r0, r9
 800961e:	f000 fc19 	bl	8009e54 <__lshift>
 8009622:	4605      	mov	r5, r0
 8009624:	9b08      	ldr	r3, [sp, #32]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d05c      	beq.n	80096e4 <_dtoa_r+0xa3c>
 800962a:	6869      	ldr	r1, [r5, #4]
 800962c:	4648      	mov	r0, r9
 800962e:	f000 fa0b 	bl	8009a48 <_Balloc>
 8009632:	4606      	mov	r6, r0
 8009634:	b928      	cbnz	r0, 8009642 <_dtoa_r+0x99a>
 8009636:	4b82      	ldr	r3, [pc, #520]	@ (8009840 <_dtoa_r+0xb98>)
 8009638:	4602      	mov	r2, r0
 800963a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800963e:	f7ff bb4a 	b.w	8008cd6 <_dtoa_r+0x2e>
 8009642:	692a      	ldr	r2, [r5, #16]
 8009644:	3202      	adds	r2, #2
 8009646:	0092      	lsls	r2, r2, #2
 8009648:	f105 010c 	add.w	r1, r5, #12
 800964c:	300c      	adds	r0, #12
 800964e:	f7ff fa74 	bl	8008b3a <memcpy>
 8009652:	2201      	movs	r2, #1
 8009654:	4631      	mov	r1, r6
 8009656:	4648      	mov	r0, r9
 8009658:	f000 fbfc 	bl	8009e54 <__lshift>
 800965c:	f10a 0301 	add.w	r3, sl, #1
 8009660:	9300      	str	r3, [sp, #0]
 8009662:	eb0a 030b 	add.w	r3, sl, fp
 8009666:	9308      	str	r3, [sp, #32]
 8009668:	9b04      	ldr	r3, [sp, #16]
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	462f      	mov	r7, r5
 8009670:	9306      	str	r3, [sp, #24]
 8009672:	4605      	mov	r5, r0
 8009674:	9b00      	ldr	r3, [sp, #0]
 8009676:	9802      	ldr	r0, [sp, #8]
 8009678:	4621      	mov	r1, r4
 800967a:	f103 3bff 	add.w	fp, r3, #4294967295
 800967e:	f7ff fa89 	bl	8008b94 <quorem>
 8009682:	4603      	mov	r3, r0
 8009684:	3330      	adds	r3, #48	@ 0x30
 8009686:	9003      	str	r0, [sp, #12]
 8009688:	4639      	mov	r1, r7
 800968a:	9802      	ldr	r0, [sp, #8]
 800968c:	9309      	str	r3, [sp, #36]	@ 0x24
 800968e:	f000 fc4d 	bl	8009f2c <__mcmp>
 8009692:	462a      	mov	r2, r5
 8009694:	9004      	str	r0, [sp, #16]
 8009696:	4621      	mov	r1, r4
 8009698:	4648      	mov	r0, r9
 800969a:	f000 fc63 	bl	8009f64 <__mdiff>
 800969e:	68c2      	ldr	r2, [r0, #12]
 80096a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096a2:	4606      	mov	r6, r0
 80096a4:	bb02      	cbnz	r2, 80096e8 <_dtoa_r+0xa40>
 80096a6:	4601      	mov	r1, r0
 80096a8:	9802      	ldr	r0, [sp, #8]
 80096aa:	f000 fc3f 	bl	8009f2c <__mcmp>
 80096ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096b0:	4602      	mov	r2, r0
 80096b2:	4631      	mov	r1, r6
 80096b4:	4648      	mov	r0, r9
 80096b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80096b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80096ba:	f000 fa05 	bl	8009ac8 <_Bfree>
 80096be:	9b07      	ldr	r3, [sp, #28]
 80096c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80096c2:	9e00      	ldr	r6, [sp, #0]
 80096c4:	ea42 0103 	orr.w	r1, r2, r3
 80096c8:	9b06      	ldr	r3, [sp, #24]
 80096ca:	4319      	orrs	r1, r3
 80096cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096ce:	d10d      	bne.n	80096ec <_dtoa_r+0xa44>
 80096d0:	2b39      	cmp	r3, #57	@ 0x39
 80096d2:	d027      	beq.n	8009724 <_dtoa_r+0xa7c>
 80096d4:	9a04      	ldr	r2, [sp, #16]
 80096d6:	2a00      	cmp	r2, #0
 80096d8:	dd01      	ble.n	80096de <_dtoa_r+0xa36>
 80096da:	9b03      	ldr	r3, [sp, #12]
 80096dc:	3331      	adds	r3, #49	@ 0x31
 80096de:	f88b 3000 	strb.w	r3, [fp]
 80096e2:	e52e      	b.n	8009142 <_dtoa_r+0x49a>
 80096e4:	4628      	mov	r0, r5
 80096e6:	e7b9      	b.n	800965c <_dtoa_r+0x9b4>
 80096e8:	2201      	movs	r2, #1
 80096ea:	e7e2      	b.n	80096b2 <_dtoa_r+0xa0a>
 80096ec:	9904      	ldr	r1, [sp, #16]
 80096ee:	2900      	cmp	r1, #0
 80096f0:	db04      	blt.n	80096fc <_dtoa_r+0xa54>
 80096f2:	9807      	ldr	r0, [sp, #28]
 80096f4:	4301      	orrs	r1, r0
 80096f6:	9806      	ldr	r0, [sp, #24]
 80096f8:	4301      	orrs	r1, r0
 80096fa:	d120      	bne.n	800973e <_dtoa_r+0xa96>
 80096fc:	2a00      	cmp	r2, #0
 80096fe:	ddee      	ble.n	80096de <_dtoa_r+0xa36>
 8009700:	9902      	ldr	r1, [sp, #8]
 8009702:	9300      	str	r3, [sp, #0]
 8009704:	2201      	movs	r2, #1
 8009706:	4648      	mov	r0, r9
 8009708:	f000 fba4 	bl	8009e54 <__lshift>
 800970c:	4621      	mov	r1, r4
 800970e:	9002      	str	r0, [sp, #8]
 8009710:	f000 fc0c 	bl	8009f2c <__mcmp>
 8009714:	2800      	cmp	r0, #0
 8009716:	9b00      	ldr	r3, [sp, #0]
 8009718:	dc02      	bgt.n	8009720 <_dtoa_r+0xa78>
 800971a:	d1e0      	bne.n	80096de <_dtoa_r+0xa36>
 800971c:	07da      	lsls	r2, r3, #31
 800971e:	d5de      	bpl.n	80096de <_dtoa_r+0xa36>
 8009720:	2b39      	cmp	r3, #57	@ 0x39
 8009722:	d1da      	bne.n	80096da <_dtoa_r+0xa32>
 8009724:	2339      	movs	r3, #57	@ 0x39
 8009726:	f88b 3000 	strb.w	r3, [fp]
 800972a:	4633      	mov	r3, r6
 800972c:	461e      	mov	r6, r3
 800972e:	3b01      	subs	r3, #1
 8009730:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009734:	2a39      	cmp	r2, #57	@ 0x39
 8009736:	d04e      	beq.n	80097d6 <_dtoa_r+0xb2e>
 8009738:	3201      	adds	r2, #1
 800973a:	701a      	strb	r2, [r3, #0]
 800973c:	e501      	b.n	8009142 <_dtoa_r+0x49a>
 800973e:	2a00      	cmp	r2, #0
 8009740:	dd03      	ble.n	800974a <_dtoa_r+0xaa2>
 8009742:	2b39      	cmp	r3, #57	@ 0x39
 8009744:	d0ee      	beq.n	8009724 <_dtoa_r+0xa7c>
 8009746:	3301      	adds	r3, #1
 8009748:	e7c9      	b.n	80096de <_dtoa_r+0xa36>
 800974a:	9a00      	ldr	r2, [sp, #0]
 800974c:	9908      	ldr	r1, [sp, #32]
 800974e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009752:	428a      	cmp	r2, r1
 8009754:	d028      	beq.n	80097a8 <_dtoa_r+0xb00>
 8009756:	9902      	ldr	r1, [sp, #8]
 8009758:	2300      	movs	r3, #0
 800975a:	220a      	movs	r2, #10
 800975c:	4648      	mov	r0, r9
 800975e:	f000 f9d5 	bl	8009b0c <__multadd>
 8009762:	42af      	cmp	r7, r5
 8009764:	9002      	str	r0, [sp, #8]
 8009766:	f04f 0300 	mov.w	r3, #0
 800976a:	f04f 020a 	mov.w	r2, #10
 800976e:	4639      	mov	r1, r7
 8009770:	4648      	mov	r0, r9
 8009772:	d107      	bne.n	8009784 <_dtoa_r+0xadc>
 8009774:	f000 f9ca 	bl	8009b0c <__multadd>
 8009778:	4607      	mov	r7, r0
 800977a:	4605      	mov	r5, r0
 800977c:	9b00      	ldr	r3, [sp, #0]
 800977e:	3301      	adds	r3, #1
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	e777      	b.n	8009674 <_dtoa_r+0x9cc>
 8009784:	f000 f9c2 	bl	8009b0c <__multadd>
 8009788:	4629      	mov	r1, r5
 800978a:	4607      	mov	r7, r0
 800978c:	2300      	movs	r3, #0
 800978e:	220a      	movs	r2, #10
 8009790:	4648      	mov	r0, r9
 8009792:	f000 f9bb 	bl	8009b0c <__multadd>
 8009796:	4605      	mov	r5, r0
 8009798:	e7f0      	b.n	800977c <_dtoa_r+0xad4>
 800979a:	f1bb 0f00 	cmp.w	fp, #0
 800979e:	bfcc      	ite	gt
 80097a0:	465e      	movgt	r6, fp
 80097a2:	2601      	movle	r6, #1
 80097a4:	4456      	add	r6, sl
 80097a6:	2700      	movs	r7, #0
 80097a8:	9902      	ldr	r1, [sp, #8]
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	2201      	movs	r2, #1
 80097ae:	4648      	mov	r0, r9
 80097b0:	f000 fb50 	bl	8009e54 <__lshift>
 80097b4:	4621      	mov	r1, r4
 80097b6:	9002      	str	r0, [sp, #8]
 80097b8:	f000 fbb8 	bl	8009f2c <__mcmp>
 80097bc:	2800      	cmp	r0, #0
 80097be:	dcb4      	bgt.n	800972a <_dtoa_r+0xa82>
 80097c0:	d102      	bne.n	80097c8 <_dtoa_r+0xb20>
 80097c2:	9b00      	ldr	r3, [sp, #0]
 80097c4:	07db      	lsls	r3, r3, #31
 80097c6:	d4b0      	bmi.n	800972a <_dtoa_r+0xa82>
 80097c8:	4633      	mov	r3, r6
 80097ca:	461e      	mov	r6, r3
 80097cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097d0:	2a30      	cmp	r2, #48	@ 0x30
 80097d2:	d0fa      	beq.n	80097ca <_dtoa_r+0xb22>
 80097d4:	e4b5      	b.n	8009142 <_dtoa_r+0x49a>
 80097d6:	459a      	cmp	sl, r3
 80097d8:	d1a8      	bne.n	800972c <_dtoa_r+0xa84>
 80097da:	2331      	movs	r3, #49	@ 0x31
 80097dc:	f108 0801 	add.w	r8, r8, #1
 80097e0:	f88a 3000 	strb.w	r3, [sl]
 80097e4:	e4ad      	b.n	8009142 <_dtoa_r+0x49a>
 80097e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80097e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009844 <_dtoa_r+0xb9c>
 80097ec:	b11b      	cbz	r3, 80097f6 <_dtoa_r+0xb4e>
 80097ee:	f10a 0308 	add.w	r3, sl, #8
 80097f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80097f4:	6013      	str	r3, [r2, #0]
 80097f6:	4650      	mov	r0, sl
 80097f8:	b017      	add	sp, #92	@ 0x5c
 80097fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097fe:	9b07      	ldr	r3, [sp, #28]
 8009800:	2b01      	cmp	r3, #1
 8009802:	f77f ae2e 	ble.w	8009462 <_dtoa_r+0x7ba>
 8009806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009808:	9308      	str	r3, [sp, #32]
 800980a:	2001      	movs	r0, #1
 800980c:	e64d      	b.n	80094aa <_dtoa_r+0x802>
 800980e:	f1bb 0f00 	cmp.w	fp, #0
 8009812:	f77f aed9 	ble.w	80095c8 <_dtoa_r+0x920>
 8009816:	4656      	mov	r6, sl
 8009818:	9802      	ldr	r0, [sp, #8]
 800981a:	4621      	mov	r1, r4
 800981c:	f7ff f9ba 	bl	8008b94 <quorem>
 8009820:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009824:	f806 3b01 	strb.w	r3, [r6], #1
 8009828:	eba6 020a 	sub.w	r2, r6, sl
 800982c:	4593      	cmp	fp, r2
 800982e:	ddb4      	ble.n	800979a <_dtoa_r+0xaf2>
 8009830:	9902      	ldr	r1, [sp, #8]
 8009832:	2300      	movs	r3, #0
 8009834:	220a      	movs	r2, #10
 8009836:	4648      	mov	r0, r9
 8009838:	f000 f968 	bl	8009b0c <__multadd>
 800983c:	9002      	str	r0, [sp, #8]
 800983e:	e7eb      	b.n	8009818 <_dtoa_r+0xb70>
 8009840:	0800c1ea 	.word	0x0800c1ea
 8009844:	0800c185 	.word	0x0800c185

08009848 <_free_r>:
 8009848:	b538      	push	{r3, r4, r5, lr}
 800984a:	4605      	mov	r5, r0
 800984c:	2900      	cmp	r1, #0
 800984e:	d041      	beq.n	80098d4 <_free_r+0x8c>
 8009850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009854:	1f0c      	subs	r4, r1, #4
 8009856:	2b00      	cmp	r3, #0
 8009858:	bfb8      	it	lt
 800985a:	18e4      	addlt	r4, r4, r3
 800985c:	f000 f8e8 	bl	8009a30 <__malloc_lock>
 8009860:	4a1d      	ldr	r2, [pc, #116]	@ (80098d8 <_free_r+0x90>)
 8009862:	6813      	ldr	r3, [r2, #0]
 8009864:	b933      	cbnz	r3, 8009874 <_free_r+0x2c>
 8009866:	6063      	str	r3, [r4, #4]
 8009868:	6014      	str	r4, [r2, #0]
 800986a:	4628      	mov	r0, r5
 800986c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009870:	f000 b8e4 	b.w	8009a3c <__malloc_unlock>
 8009874:	42a3      	cmp	r3, r4
 8009876:	d908      	bls.n	800988a <_free_r+0x42>
 8009878:	6820      	ldr	r0, [r4, #0]
 800987a:	1821      	adds	r1, r4, r0
 800987c:	428b      	cmp	r3, r1
 800987e:	bf01      	itttt	eq
 8009880:	6819      	ldreq	r1, [r3, #0]
 8009882:	685b      	ldreq	r3, [r3, #4]
 8009884:	1809      	addeq	r1, r1, r0
 8009886:	6021      	streq	r1, [r4, #0]
 8009888:	e7ed      	b.n	8009866 <_free_r+0x1e>
 800988a:	461a      	mov	r2, r3
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	b10b      	cbz	r3, 8009894 <_free_r+0x4c>
 8009890:	42a3      	cmp	r3, r4
 8009892:	d9fa      	bls.n	800988a <_free_r+0x42>
 8009894:	6811      	ldr	r1, [r2, #0]
 8009896:	1850      	adds	r0, r2, r1
 8009898:	42a0      	cmp	r0, r4
 800989a:	d10b      	bne.n	80098b4 <_free_r+0x6c>
 800989c:	6820      	ldr	r0, [r4, #0]
 800989e:	4401      	add	r1, r0
 80098a0:	1850      	adds	r0, r2, r1
 80098a2:	4283      	cmp	r3, r0
 80098a4:	6011      	str	r1, [r2, #0]
 80098a6:	d1e0      	bne.n	800986a <_free_r+0x22>
 80098a8:	6818      	ldr	r0, [r3, #0]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	6053      	str	r3, [r2, #4]
 80098ae:	4408      	add	r0, r1
 80098b0:	6010      	str	r0, [r2, #0]
 80098b2:	e7da      	b.n	800986a <_free_r+0x22>
 80098b4:	d902      	bls.n	80098bc <_free_r+0x74>
 80098b6:	230c      	movs	r3, #12
 80098b8:	602b      	str	r3, [r5, #0]
 80098ba:	e7d6      	b.n	800986a <_free_r+0x22>
 80098bc:	6820      	ldr	r0, [r4, #0]
 80098be:	1821      	adds	r1, r4, r0
 80098c0:	428b      	cmp	r3, r1
 80098c2:	bf04      	itt	eq
 80098c4:	6819      	ldreq	r1, [r3, #0]
 80098c6:	685b      	ldreq	r3, [r3, #4]
 80098c8:	6063      	str	r3, [r4, #4]
 80098ca:	bf04      	itt	eq
 80098cc:	1809      	addeq	r1, r1, r0
 80098ce:	6021      	streq	r1, [r4, #0]
 80098d0:	6054      	str	r4, [r2, #4]
 80098d2:	e7ca      	b.n	800986a <_free_r+0x22>
 80098d4:	bd38      	pop	{r3, r4, r5, pc}
 80098d6:	bf00      	nop
 80098d8:	20000dc4 	.word	0x20000dc4

080098dc <malloc>:
 80098dc:	4b02      	ldr	r3, [pc, #8]	@ (80098e8 <malloc+0xc>)
 80098de:	4601      	mov	r1, r0
 80098e0:	6818      	ldr	r0, [r3, #0]
 80098e2:	f000 b825 	b.w	8009930 <_malloc_r>
 80098e6:	bf00      	nop
 80098e8:	2000001c 	.word	0x2000001c

080098ec <sbrk_aligned>:
 80098ec:	b570      	push	{r4, r5, r6, lr}
 80098ee:	4e0f      	ldr	r6, [pc, #60]	@ (800992c <sbrk_aligned+0x40>)
 80098f0:	460c      	mov	r4, r1
 80098f2:	6831      	ldr	r1, [r6, #0]
 80098f4:	4605      	mov	r5, r0
 80098f6:	b911      	cbnz	r1, 80098fe <sbrk_aligned+0x12>
 80098f8:	f001 f84a 	bl	800a990 <_sbrk_r>
 80098fc:	6030      	str	r0, [r6, #0]
 80098fe:	4621      	mov	r1, r4
 8009900:	4628      	mov	r0, r5
 8009902:	f001 f845 	bl	800a990 <_sbrk_r>
 8009906:	1c43      	adds	r3, r0, #1
 8009908:	d103      	bne.n	8009912 <sbrk_aligned+0x26>
 800990a:	f04f 34ff 	mov.w	r4, #4294967295
 800990e:	4620      	mov	r0, r4
 8009910:	bd70      	pop	{r4, r5, r6, pc}
 8009912:	1cc4      	adds	r4, r0, #3
 8009914:	f024 0403 	bic.w	r4, r4, #3
 8009918:	42a0      	cmp	r0, r4
 800991a:	d0f8      	beq.n	800990e <sbrk_aligned+0x22>
 800991c:	1a21      	subs	r1, r4, r0
 800991e:	4628      	mov	r0, r5
 8009920:	f001 f836 	bl	800a990 <_sbrk_r>
 8009924:	3001      	adds	r0, #1
 8009926:	d1f2      	bne.n	800990e <sbrk_aligned+0x22>
 8009928:	e7ef      	b.n	800990a <sbrk_aligned+0x1e>
 800992a:	bf00      	nop
 800992c:	20000dc0 	.word	0x20000dc0

08009930 <_malloc_r>:
 8009930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009934:	1ccd      	adds	r5, r1, #3
 8009936:	f025 0503 	bic.w	r5, r5, #3
 800993a:	3508      	adds	r5, #8
 800993c:	2d0c      	cmp	r5, #12
 800993e:	bf38      	it	cc
 8009940:	250c      	movcc	r5, #12
 8009942:	2d00      	cmp	r5, #0
 8009944:	4606      	mov	r6, r0
 8009946:	db01      	blt.n	800994c <_malloc_r+0x1c>
 8009948:	42a9      	cmp	r1, r5
 800994a:	d904      	bls.n	8009956 <_malloc_r+0x26>
 800994c:	230c      	movs	r3, #12
 800994e:	6033      	str	r3, [r6, #0]
 8009950:	2000      	movs	r0, #0
 8009952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009956:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a2c <_malloc_r+0xfc>
 800995a:	f000 f869 	bl	8009a30 <__malloc_lock>
 800995e:	f8d8 3000 	ldr.w	r3, [r8]
 8009962:	461c      	mov	r4, r3
 8009964:	bb44      	cbnz	r4, 80099b8 <_malloc_r+0x88>
 8009966:	4629      	mov	r1, r5
 8009968:	4630      	mov	r0, r6
 800996a:	f7ff ffbf 	bl	80098ec <sbrk_aligned>
 800996e:	1c43      	adds	r3, r0, #1
 8009970:	4604      	mov	r4, r0
 8009972:	d158      	bne.n	8009a26 <_malloc_r+0xf6>
 8009974:	f8d8 4000 	ldr.w	r4, [r8]
 8009978:	4627      	mov	r7, r4
 800997a:	2f00      	cmp	r7, #0
 800997c:	d143      	bne.n	8009a06 <_malloc_r+0xd6>
 800997e:	2c00      	cmp	r4, #0
 8009980:	d04b      	beq.n	8009a1a <_malloc_r+0xea>
 8009982:	6823      	ldr	r3, [r4, #0]
 8009984:	4639      	mov	r1, r7
 8009986:	4630      	mov	r0, r6
 8009988:	eb04 0903 	add.w	r9, r4, r3
 800998c:	f001 f800 	bl	800a990 <_sbrk_r>
 8009990:	4581      	cmp	r9, r0
 8009992:	d142      	bne.n	8009a1a <_malloc_r+0xea>
 8009994:	6821      	ldr	r1, [r4, #0]
 8009996:	1a6d      	subs	r5, r5, r1
 8009998:	4629      	mov	r1, r5
 800999a:	4630      	mov	r0, r6
 800999c:	f7ff ffa6 	bl	80098ec <sbrk_aligned>
 80099a0:	3001      	adds	r0, #1
 80099a2:	d03a      	beq.n	8009a1a <_malloc_r+0xea>
 80099a4:	6823      	ldr	r3, [r4, #0]
 80099a6:	442b      	add	r3, r5
 80099a8:	6023      	str	r3, [r4, #0]
 80099aa:	f8d8 3000 	ldr.w	r3, [r8]
 80099ae:	685a      	ldr	r2, [r3, #4]
 80099b0:	bb62      	cbnz	r2, 8009a0c <_malloc_r+0xdc>
 80099b2:	f8c8 7000 	str.w	r7, [r8]
 80099b6:	e00f      	b.n	80099d8 <_malloc_r+0xa8>
 80099b8:	6822      	ldr	r2, [r4, #0]
 80099ba:	1b52      	subs	r2, r2, r5
 80099bc:	d420      	bmi.n	8009a00 <_malloc_r+0xd0>
 80099be:	2a0b      	cmp	r2, #11
 80099c0:	d917      	bls.n	80099f2 <_malloc_r+0xc2>
 80099c2:	1961      	adds	r1, r4, r5
 80099c4:	42a3      	cmp	r3, r4
 80099c6:	6025      	str	r5, [r4, #0]
 80099c8:	bf18      	it	ne
 80099ca:	6059      	strne	r1, [r3, #4]
 80099cc:	6863      	ldr	r3, [r4, #4]
 80099ce:	bf08      	it	eq
 80099d0:	f8c8 1000 	streq.w	r1, [r8]
 80099d4:	5162      	str	r2, [r4, r5]
 80099d6:	604b      	str	r3, [r1, #4]
 80099d8:	4630      	mov	r0, r6
 80099da:	f000 f82f 	bl	8009a3c <__malloc_unlock>
 80099de:	f104 000b 	add.w	r0, r4, #11
 80099e2:	1d23      	adds	r3, r4, #4
 80099e4:	f020 0007 	bic.w	r0, r0, #7
 80099e8:	1ac2      	subs	r2, r0, r3
 80099ea:	bf1c      	itt	ne
 80099ec:	1a1b      	subne	r3, r3, r0
 80099ee:	50a3      	strne	r3, [r4, r2]
 80099f0:	e7af      	b.n	8009952 <_malloc_r+0x22>
 80099f2:	6862      	ldr	r2, [r4, #4]
 80099f4:	42a3      	cmp	r3, r4
 80099f6:	bf0c      	ite	eq
 80099f8:	f8c8 2000 	streq.w	r2, [r8]
 80099fc:	605a      	strne	r2, [r3, #4]
 80099fe:	e7eb      	b.n	80099d8 <_malloc_r+0xa8>
 8009a00:	4623      	mov	r3, r4
 8009a02:	6864      	ldr	r4, [r4, #4]
 8009a04:	e7ae      	b.n	8009964 <_malloc_r+0x34>
 8009a06:	463c      	mov	r4, r7
 8009a08:	687f      	ldr	r7, [r7, #4]
 8009a0a:	e7b6      	b.n	800997a <_malloc_r+0x4a>
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	42a3      	cmp	r3, r4
 8009a12:	d1fb      	bne.n	8009a0c <_malloc_r+0xdc>
 8009a14:	2300      	movs	r3, #0
 8009a16:	6053      	str	r3, [r2, #4]
 8009a18:	e7de      	b.n	80099d8 <_malloc_r+0xa8>
 8009a1a:	230c      	movs	r3, #12
 8009a1c:	6033      	str	r3, [r6, #0]
 8009a1e:	4630      	mov	r0, r6
 8009a20:	f000 f80c 	bl	8009a3c <__malloc_unlock>
 8009a24:	e794      	b.n	8009950 <_malloc_r+0x20>
 8009a26:	6005      	str	r5, [r0, #0]
 8009a28:	e7d6      	b.n	80099d8 <_malloc_r+0xa8>
 8009a2a:	bf00      	nop
 8009a2c:	20000dc4 	.word	0x20000dc4

08009a30 <__malloc_lock>:
 8009a30:	4801      	ldr	r0, [pc, #4]	@ (8009a38 <__malloc_lock+0x8>)
 8009a32:	f7ff b878 	b.w	8008b26 <__retarget_lock_acquire_recursive>
 8009a36:	bf00      	nop
 8009a38:	20000dbc 	.word	0x20000dbc

08009a3c <__malloc_unlock>:
 8009a3c:	4801      	ldr	r0, [pc, #4]	@ (8009a44 <__malloc_unlock+0x8>)
 8009a3e:	f7ff b873 	b.w	8008b28 <__retarget_lock_release_recursive>
 8009a42:	bf00      	nop
 8009a44:	20000dbc 	.word	0x20000dbc

08009a48 <_Balloc>:
 8009a48:	b570      	push	{r4, r5, r6, lr}
 8009a4a:	69c6      	ldr	r6, [r0, #28]
 8009a4c:	4604      	mov	r4, r0
 8009a4e:	460d      	mov	r5, r1
 8009a50:	b976      	cbnz	r6, 8009a70 <_Balloc+0x28>
 8009a52:	2010      	movs	r0, #16
 8009a54:	f7ff ff42 	bl	80098dc <malloc>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	61e0      	str	r0, [r4, #28]
 8009a5c:	b920      	cbnz	r0, 8009a68 <_Balloc+0x20>
 8009a5e:	4b18      	ldr	r3, [pc, #96]	@ (8009ac0 <_Balloc+0x78>)
 8009a60:	4818      	ldr	r0, [pc, #96]	@ (8009ac4 <_Balloc+0x7c>)
 8009a62:	216b      	movs	r1, #107	@ 0x6b
 8009a64:	f7ff f878 	bl	8008b58 <__assert_func>
 8009a68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a6c:	6006      	str	r6, [r0, #0]
 8009a6e:	60c6      	str	r6, [r0, #12]
 8009a70:	69e6      	ldr	r6, [r4, #28]
 8009a72:	68f3      	ldr	r3, [r6, #12]
 8009a74:	b183      	cbz	r3, 8009a98 <_Balloc+0x50>
 8009a76:	69e3      	ldr	r3, [r4, #28]
 8009a78:	68db      	ldr	r3, [r3, #12]
 8009a7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a7e:	b9b8      	cbnz	r0, 8009ab0 <_Balloc+0x68>
 8009a80:	2101      	movs	r1, #1
 8009a82:	fa01 f605 	lsl.w	r6, r1, r5
 8009a86:	1d72      	adds	r2, r6, #5
 8009a88:	0092      	lsls	r2, r2, #2
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	f000 ff97 	bl	800a9be <_calloc_r>
 8009a90:	b160      	cbz	r0, 8009aac <_Balloc+0x64>
 8009a92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a96:	e00e      	b.n	8009ab6 <_Balloc+0x6e>
 8009a98:	2221      	movs	r2, #33	@ 0x21
 8009a9a:	2104      	movs	r1, #4
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f000 ff8e 	bl	800a9be <_calloc_r>
 8009aa2:	69e3      	ldr	r3, [r4, #28]
 8009aa4:	60f0      	str	r0, [r6, #12]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1e4      	bne.n	8009a76 <_Balloc+0x2e>
 8009aac:	2000      	movs	r0, #0
 8009aae:	bd70      	pop	{r4, r5, r6, pc}
 8009ab0:	6802      	ldr	r2, [r0, #0]
 8009ab2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009abc:	e7f7      	b.n	8009aae <_Balloc+0x66>
 8009abe:	bf00      	nop
 8009ac0:	0800c0d8 	.word	0x0800c0d8
 8009ac4:	0800c1fb 	.word	0x0800c1fb

08009ac8 <_Bfree>:
 8009ac8:	b570      	push	{r4, r5, r6, lr}
 8009aca:	69c6      	ldr	r6, [r0, #28]
 8009acc:	4605      	mov	r5, r0
 8009ace:	460c      	mov	r4, r1
 8009ad0:	b976      	cbnz	r6, 8009af0 <_Bfree+0x28>
 8009ad2:	2010      	movs	r0, #16
 8009ad4:	f7ff ff02 	bl	80098dc <malloc>
 8009ad8:	4602      	mov	r2, r0
 8009ada:	61e8      	str	r0, [r5, #28]
 8009adc:	b920      	cbnz	r0, 8009ae8 <_Bfree+0x20>
 8009ade:	4b09      	ldr	r3, [pc, #36]	@ (8009b04 <_Bfree+0x3c>)
 8009ae0:	4809      	ldr	r0, [pc, #36]	@ (8009b08 <_Bfree+0x40>)
 8009ae2:	218f      	movs	r1, #143	@ 0x8f
 8009ae4:	f7ff f838 	bl	8008b58 <__assert_func>
 8009ae8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009aec:	6006      	str	r6, [r0, #0]
 8009aee:	60c6      	str	r6, [r0, #12]
 8009af0:	b13c      	cbz	r4, 8009b02 <_Bfree+0x3a>
 8009af2:	69eb      	ldr	r3, [r5, #28]
 8009af4:	6862      	ldr	r2, [r4, #4]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009afc:	6021      	str	r1, [r4, #0]
 8009afe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009b02:	bd70      	pop	{r4, r5, r6, pc}
 8009b04:	0800c0d8 	.word	0x0800c0d8
 8009b08:	0800c1fb 	.word	0x0800c1fb

08009b0c <__multadd>:
 8009b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b10:	690d      	ldr	r5, [r1, #16]
 8009b12:	4607      	mov	r7, r0
 8009b14:	460c      	mov	r4, r1
 8009b16:	461e      	mov	r6, r3
 8009b18:	f101 0c14 	add.w	ip, r1, #20
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	f8dc 3000 	ldr.w	r3, [ip]
 8009b22:	b299      	uxth	r1, r3
 8009b24:	fb02 6101 	mla	r1, r2, r1, r6
 8009b28:	0c1e      	lsrs	r6, r3, #16
 8009b2a:	0c0b      	lsrs	r3, r1, #16
 8009b2c:	fb02 3306 	mla	r3, r2, r6, r3
 8009b30:	b289      	uxth	r1, r1
 8009b32:	3001      	adds	r0, #1
 8009b34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b38:	4285      	cmp	r5, r0
 8009b3a:	f84c 1b04 	str.w	r1, [ip], #4
 8009b3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b42:	dcec      	bgt.n	8009b1e <__multadd+0x12>
 8009b44:	b30e      	cbz	r6, 8009b8a <__multadd+0x7e>
 8009b46:	68a3      	ldr	r3, [r4, #8]
 8009b48:	42ab      	cmp	r3, r5
 8009b4a:	dc19      	bgt.n	8009b80 <__multadd+0x74>
 8009b4c:	6861      	ldr	r1, [r4, #4]
 8009b4e:	4638      	mov	r0, r7
 8009b50:	3101      	adds	r1, #1
 8009b52:	f7ff ff79 	bl	8009a48 <_Balloc>
 8009b56:	4680      	mov	r8, r0
 8009b58:	b928      	cbnz	r0, 8009b66 <__multadd+0x5a>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8009b90 <__multadd+0x84>)
 8009b5e:	480d      	ldr	r0, [pc, #52]	@ (8009b94 <__multadd+0x88>)
 8009b60:	21ba      	movs	r1, #186	@ 0xba
 8009b62:	f7fe fff9 	bl	8008b58 <__assert_func>
 8009b66:	6922      	ldr	r2, [r4, #16]
 8009b68:	3202      	adds	r2, #2
 8009b6a:	f104 010c 	add.w	r1, r4, #12
 8009b6e:	0092      	lsls	r2, r2, #2
 8009b70:	300c      	adds	r0, #12
 8009b72:	f7fe ffe2 	bl	8008b3a <memcpy>
 8009b76:	4621      	mov	r1, r4
 8009b78:	4638      	mov	r0, r7
 8009b7a:	f7ff ffa5 	bl	8009ac8 <_Bfree>
 8009b7e:	4644      	mov	r4, r8
 8009b80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b84:	3501      	adds	r5, #1
 8009b86:	615e      	str	r6, [r3, #20]
 8009b88:	6125      	str	r5, [r4, #16]
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b90:	0800c1ea 	.word	0x0800c1ea
 8009b94:	0800c1fb 	.word	0x0800c1fb

08009b98 <__hi0bits>:
 8009b98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	bf36      	itet	cc
 8009ba0:	0403      	lslcc	r3, r0, #16
 8009ba2:	2000      	movcs	r0, #0
 8009ba4:	2010      	movcc	r0, #16
 8009ba6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009baa:	bf3c      	itt	cc
 8009bac:	021b      	lslcc	r3, r3, #8
 8009bae:	3008      	addcc	r0, #8
 8009bb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bb4:	bf3c      	itt	cc
 8009bb6:	011b      	lslcc	r3, r3, #4
 8009bb8:	3004      	addcc	r0, #4
 8009bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bbe:	bf3c      	itt	cc
 8009bc0:	009b      	lslcc	r3, r3, #2
 8009bc2:	3002      	addcc	r0, #2
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	db05      	blt.n	8009bd4 <__hi0bits+0x3c>
 8009bc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009bcc:	f100 0001 	add.w	r0, r0, #1
 8009bd0:	bf08      	it	eq
 8009bd2:	2020      	moveq	r0, #32
 8009bd4:	4770      	bx	lr

08009bd6 <__lo0bits>:
 8009bd6:	6803      	ldr	r3, [r0, #0]
 8009bd8:	4602      	mov	r2, r0
 8009bda:	f013 0007 	ands.w	r0, r3, #7
 8009bde:	d00b      	beq.n	8009bf8 <__lo0bits+0x22>
 8009be0:	07d9      	lsls	r1, r3, #31
 8009be2:	d421      	bmi.n	8009c28 <__lo0bits+0x52>
 8009be4:	0798      	lsls	r0, r3, #30
 8009be6:	bf49      	itett	mi
 8009be8:	085b      	lsrmi	r3, r3, #1
 8009bea:	089b      	lsrpl	r3, r3, #2
 8009bec:	2001      	movmi	r0, #1
 8009bee:	6013      	strmi	r3, [r2, #0]
 8009bf0:	bf5c      	itt	pl
 8009bf2:	6013      	strpl	r3, [r2, #0]
 8009bf4:	2002      	movpl	r0, #2
 8009bf6:	4770      	bx	lr
 8009bf8:	b299      	uxth	r1, r3
 8009bfa:	b909      	cbnz	r1, 8009c00 <__lo0bits+0x2a>
 8009bfc:	0c1b      	lsrs	r3, r3, #16
 8009bfe:	2010      	movs	r0, #16
 8009c00:	b2d9      	uxtb	r1, r3
 8009c02:	b909      	cbnz	r1, 8009c08 <__lo0bits+0x32>
 8009c04:	3008      	adds	r0, #8
 8009c06:	0a1b      	lsrs	r3, r3, #8
 8009c08:	0719      	lsls	r1, r3, #28
 8009c0a:	bf04      	itt	eq
 8009c0c:	091b      	lsreq	r3, r3, #4
 8009c0e:	3004      	addeq	r0, #4
 8009c10:	0799      	lsls	r1, r3, #30
 8009c12:	bf04      	itt	eq
 8009c14:	089b      	lsreq	r3, r3, #2
 8009c16:	3002      	addeq	r0, #2
 8009c18:	07d9      	lsls	r1, r3, #31
 8009c1a:	d403      	bmi.n	8009c24 <__lo0bits+0x4e>
 8009c1c:	085b      	lsrs	r3, r3, #1
 8009c1e:	f100 0001 	add.w	r0, r0, #1
 8009c22:	d003      	beq.n	8009c2c <__lo0bits+0x56>
 8009c24:	6013      	str	r3, [r2, #0]
 8009c26:	4770      	bx	lr
 8009c28:	2000      	movs	r0, #0
 8009c2a:	4770      	bx	lr
 8009c2c:	2020      	movs	r0, #32
 8009c2e:	4770      	bx	lr

08009c30 <__i2b>:
 8009c30:	b510      	push	{r4, lr}
 8009c32:	460c      	mov	r4, r1
 8009c34:	2101      	movs	r1, #1
 8009c36:	f7ff ff07 	bl	8009a48 <_Balloc>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	b928      	cbnz	r0, 8009c4a <__i2b+0x1a>
 8009c3e:	4b05      	ldr	r3, [pc, #20]	@ (8009c54 <__i2b+0x24>)
 8009c40:	4805      	ldr	r0, [pc, #20]	@ (8009c58 <__i2b+0x28>)
 8009c42:	f240 1145 	movw	r1, #325	@ 0x145
 8009c46:	f7fe ff87 	bl	8008b58 <__assert_func>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	6144      	str	r4, [r0, #20]
 8009c4e:	6103      	str	r3, [r0, #16]
 8009c50:	bd10      	pop	{r4, pc}
 8009c52:	bf00      	nop
 8009c54:	0800c1ea 	.word	0x0800c1ea
 8009c58:	0800c1fb 	.word	0x0800c1fb

08009c5c <__multiply>:
 8009c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c60:	4617      	mov	r7, r2
 8009c62:	690a      	ldr	r2, [r1, #16]
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	bfa8      	it	ge
 8009c6a:	463b      	movge	r3, r7
 8009c6c:	4689      	mov	r9, r1
 8009c6e:	bfa4      	itt	ge
 8009c70:	460f      	movge	r7, r1
 8009c72:	4699      	movge	r9, r3
 8009c74:	693d      	ldr	r5, [r7, #16]
 8009c76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	6879      	ldr	r1, [r7, #4]
 8009c7e:	eb05 060a 	add.w	r6, r5, sl
 8009c82:	42b3      	cmp	r3, r6
 8009c84:	b085      	sub	sp, #20
 8009c86:	bfb8      	it	lt
 8009c88:	3101      	addlt	r1, #1
 8009c8a:	f7ff fedd 	bl	8009a48 <_Balloc>
 8009c8e:	b930      	cbnz	r0, 8009c9e <__multiply+0x42>
 8009c90:	4602      	mov	r2, r0
 8009c92:	4b41      	ldr	r3, [pc, #260]	@ (8009d98 <__multiply+0x13c>)
 8009c94:	4841      	ldr	r0, [pc, #260]	@ (8009d9c <__multiply+0x140>)
 8009c96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009c9a:	f7fe ff5d 	bl	8008b58 <__assert_func>
 8009c9e:	f100 0414 	add.w	r4, r0, #20
 8009ca2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009ca6:	4623      	mov	r3, r4
 8009ca8:	2200      	movs	r2, #0
 8009caa:	4573      	cmp	r3, lr
 8009cac:	d320      	bcc.n	8009cf0 <__multiply+0x94>
 8009cae:	f107 0814 	add.w	r8, r7, #20
 8009cb2:	f109 0114 	add.w	r1, r9, #20
 8009cb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009cba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009cbe:	9302      	str	r3, [sp, #8]
 8009cc0:	1beb      	subs	r3, r5, r7
 8009cc2:	3b15      	subs	r3, #21
 8009cc4:	f023 0303 	bic.w	r3, r3, #3
 8009cc8:	3304      	adds	r3, #4
 8009cca:	3715      	adds	r7, #21
 8009ccc:	42bd      	cmp	r5, r7
 8009cce:	bf38      	it	cc
 8009cd0:	2304      	movcc	r3, #4
 8009cd2:	9301      	str	r3, [sp, #4]
 8009cd4:	9b02      	ldr	r3, [sp, #8]
 8009cd6:	9103      	str	r1, [sp, #12]
 8009cd8:	428b      	cmp	r3, r1
 8009cda:	d80c      	bhi.n	8009cf6 <__multiply+0x9a>
 8009cdc:	2e00      	cmp	r6, #0
 8009cde:	dd03      	ble.n	8009ce8 <__multiply+0x8c>
 8009ce0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d055      	beq.n	8009d94 <__multiply+0x138>
 8009ce8:	6106      	str	r6, [r0, #16]
 8009cea:	b005      	add	sp, #20
 8009cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf0:	f843 2b04 	str.w	r2, [r3], #4
 8009cf4:	e7d9      	b.n	8009caa <__multiply+0x4e>
 8009cf6:	f8b1 a000 	ldrh.w	sl, [r1]
 8009cfa:	f1ba 0f00 	cmp.w	sl, #0
 8009cfe:	d01f      	beq.n	8009d40 <__multiply+0xe4>
 8009d00:	46c4      	mov	ip, r8
 8009d02:	46a1      	mov	r9, r4
 8009d04:	2700      	movs	r7, #0
 8009d06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009d0a:	f8d9 3000 	ldr.w	r3, [r9]
 8009d0e:	fa1f fb82 	uxth.w	fp, r2
 8009d12:	b29b      	uxth	r3, r3
 8009d14:	fb0a 330b 	mla	r3, sl, fp, r3
 8009d18:	443b      	add	r3, r7
 8009d1a:	f8d9 7000 	ldr.w	r7, [r9]
 8009d1e:	0c12      	lsrs	r2, r2, #16
 8009d20:	0c3f      	lsrs	r7, r7, #16
 8009d22:	fb0a 7202 	mla	r2, sl, r2, r7
 8009d26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d30:	4565      	cmp	r5, ip
 8009d32:	f849 3b04 	str.w	r3, [r9], #4
 8009d36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009d3a:	d8e4      	bhi.n	8009d06 <__multiply+0xaa>
 8009d3c:	9b01      	ldr	r3, [sp, #4]
 8009d3e:	50e7      	str	r7, [r4, r3]
 8009d40:	9b03      	ldr	r3, [sp, #12]
 8009d42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009d46:	3104      	adds	r1, #4
 8009d48:	f1b9 0f00 	cmp.w	r9, #0
 8009d4c:	d020      	beq.n	8009d90 <__multiply+0x134>
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	4647      	mov	r7, r8
 8009d52:	46a4      	mov	ip, r4
 8009d54:	f04f 0a00 	mov.w	sl, #0
 8009d58:	f8b7 b000 	ldrh.w	fp, [r7]
 8009d5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009d60:	fb09 220b 	mla	r2, r9, fp, r2
 8009d64:	4452      	add	r2, sl
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d6c:	f84c 3b04 	str.w	r3, [ip], #4
 8009d70:	f857 3b04 	ldr.w	r3, [r7], #4
 8009d74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d78:	f8bc 3000 	ldrh.w	r3, [ip]
 8009d7c:	fb09 330a 	mla	r3, r9, sl, r3
 8009d80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009d84:	42bd      	cmp	r5, r7
 8009d86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d8a:	d8e5      	bhi.n	8009d58 <__multiply+0xfc>
 8009d8c:	9a01      	ldr	r2, [sp, #4]
 8009d8e:	50a3      	str	r3, [r4, r2]
 8009d90:	3404      	adds	r4, #4
 8009d92:	e79f      	b.n	8009cd4 <__multiply+0x78>
 8009d94:	3e01      	subs	r6, #1
 8009d96:	e7a1      	b.n	8009cdc <__multiply+0x80>
 8009d98:	0800c1ea 	.word	0x0800c1ea
 8009d9c:	0800c1fb 	.word	0x0800c1fb

08009da0 <__pow5mult>:
 8009da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009da4:	4615      	mov	r5, r2
 8009da6:	f012 0203 	ands.w	r2, r2, #3
 8009daa:	4607      	mov	r7, r0
 8009dac:	460e      	mov	r6, r1
 8009dae:	d007      	beq.n	8009dc0 <__pow5mult+0x20>
 8009db0:	4c25      	ldr	r4, [pc, #148]	@ (8009e48 <__pow5mult+0xa8>)
 8009db2:	3a01      	subs	r2, #1
 8009db4:	2300      	movs	r3, #0
 8009db6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009dba:	f7ff fea7 	bl	8009b0c <__multadd>
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	10ad      	asrs	r5, r5, #2
 8009dc2:	d03d      	beq.n	8009e40 <__pow5mult+0xa0>
 8009dc4:	69fc      	ldr	r4, [r7, #28]
 8009dc6:	b97c      	cbnz	r4, 8009de8 <__pow5mult+0x48>
 8009dc8:	2010      	movs	r0, #16
 8009dca:	f7ff fd87 	bl	80098dc <malloc>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	61f8      	str	r0, [r7, #28]
 8009dd2:	b928      	cbnz	r0, 8009de0 <__pow5mult+0x40>
 8009dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8009e4c <__pow5mult+0xac>)
 8009dd6:	481e      	ldr	r0, [pc, #120]	@ (8009e50 <__pow5mult+0xb0>)
 8009dd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009ddc:	f7fe febc 	bl	8008b58 <__assert_func>
 8009de0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009de4:	6004      	str	r4, [r0, #0]
 8009de6:	60c4      	str	r4, [r0, #12]
 8009de8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009dec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009df0:	b94c      	cbnz	r4, 8009e06 <__pow5mult+0x66>
 8009df2:	f240 2171 	movw	r1, #625	@ 0x271
 8009df6:	4638      	mov	r0, r7
 8009df8:	f7ff ff1a 	bl	8009c30 <__i2b>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e02:	4604      	mov	r4, r0
 8009e04:	6003      	str	r3, [r0, #0]
 8009e06:	f04f 0900 	mov.w	r9, #0
 8009e0a:	07eb      	lsls	r3, r5, #31
 8009e0c:	d50a      	bpl.n	8009e24 <__pow5mult+0x84>
 8009e0e:	4631      	mov	r1, r6
 8009e10:	4622      	mov	r2, r4
 8009e12:	4638      	mov	r0, r7
 8009e14:	f7ff ff22 	bl	8009c5c <__multiply>
 8009e18:	4631      	mov	r1, r6
 8009e1a:	4680      	mov	r8, r0
 8009e1c:	4638      	mov	r0, r7
 8009e1e:	f7ff fe53 	bl	8009ac8 <_Bfree>
 8009e22:	4646      	mov	r6, r8
 8009e24:	106d      	asrs	r5, r5, #1
 8009e26:	d00b      	beq.n	8009e40 <__pow5mult+0xa0>
 8009e28:	6820      	ldr	r0, [r4, #0]
 8009e2a:	b938      	cbnz	r0, 8009e3c <__pow5mult+0x9c>
 8009e2c:	4622      	mov	r2, r4
 8009e2e:	4621      	mov	r1, r4
 8009e30:	4638      	mov	r0, r7
 8009e32:	f7ff ff13 	bl	8009c5c <__multiply>
 8009e36:	6020      	str	r0, [r4, #0]
 8009e38:	f8c0 9000 	str.w	r9, [r0]
 8009e3c:	4604      	mov	r4, r0
 8009e3e:	e7e4      	b.n	8009e0a <__pow5mult+0x6a>
 8009e40:	4630      	mov	r0, r6
 8009e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e46:	bf00      	nop
 8009e48:	0800c270 	.word	0x0800c270
 8009e4c:	0800c0d8 	.word	0x0800c0d8
 8009e50:	0800c1fb 	.word	0x0800c1fb

08009e54 <__lshift>:
 8009e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e58:	460c      	mov	r4, r1
 8009e5a:	6849      	ldr	r1, [r1, #4]
 8009e5c:	6923      	ldr	r3, [r4, #16]
 8009e5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e62:	68a3      	ldr	r3, [r4, #8]
 8009e64:	4607      	mov	r7, r0
 8009e66:	4691      	mov	r9, r2
 8009e68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e6c:	f108 0601 	add.w	r6, r8, #1
 8009e70:	42b3      	cmp	r3, r6
 8009e72:	db0b      	blt.n	8009e8c <__lshift+0x38>
 8009e74:	4638      	mov	r0, r7
 8009e76:	f7ff fde7 	bl	8009a48 <_Balloc>
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	b948      	cbnz	r0, 8009e92 <__lshift+0x3e>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	4b28      	ldr	r3, [pc, #160]	@ (8009f24 <__lshift+0xd0>)
 8009e82:	4829      	ldr	r0, [pc, #164]	@ (8009f28 <__lshift+0xd4>)
 8009e84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009e88:	f7fe fe66 	bl	8008b58 <__assert_func>
 8009e8c:	3101      	adds	r1, #1
 8009e8e:	005b      	lsls	r3, r3, #1
 8009e90:	e7ee      	b.n	8009e70 <__lshift+0x1c>
 8009e92:	2300      	movs	r3, #0
 8009e94:	f100 0114 	add.w	r1, r0, #20
 8009e98:	f100 0210 	add.w	r2, r0, #16
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	4553      	cmp	r3, sl
 8009ea0:	db33      	blt.n	8009f0a <__lshift+0xb6>
 8009ea2:	6920      	ldr	r0, [r4, #16]
 8009ea4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ea8:	f104 0314 	add.w	r3, r4, #20
 8009eac:	f019 091f 	ands.w	r9, r9, #31
 8009eb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009eb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009eb8:	d02b      	beq.n	8009f12 <__lshift+0xbe>
 8009eba:	f1c9 0e20 	rsb	lr, r9, #32
 8009ebe:	468a      	mov	sl, r1
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	6818      	ldr	r0, [r3, #0]
 8009ec4:	fa00 f009 	lsl.w	r0, r0, r9
 8009ec8:	4310      	orrs	r0, r2
 8009eca:	f84a 0b04 	str.w	r0, [sl], #4
 8009ece:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ed2:	459c      	cmp	ip, r3
 8009ed4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009ed8:	d8f3      	bhi.n	8009ec2 <__lshift+0x6e>
 8009eda:	ebac 0304 	sub.w	r3, ip, r4
 8009ede:	3b15      	subs	r3, #21
 8009ee0:	f023 0303 	bic.w	r3, r3, #3
 8009ee4:	3304      	adds	r3, #4
 8009ee6:	f104 0015 	add.w	r0, r4, #21
 8009eea:	4560      	cmp	r0, ip
 8009eec:	bf88      	it	hi
 8009eee:	2304      	movhi	r3, #4
 8009ef0:	50ca      	str	r2, [r1, r3]
 8009ef2:	b10a      	cbz	r2, 8009ef8 <__lshift+0xa4>
 8009ef4:	f108 0602 	add.w	r6, r8, #2
 8009ef8:	3e01      	subs	r6, #1
 8009efa:	4638      	mov	r0, r7
 8009efc:	612e      	str	r6, [r5, #16]
 8009efe:	4621      	mov	r1, r4
 8009f00:	f7ff fde2 	bl	8009ac8 <_Bfree>
 8009f04:	4628      	mov	r0, r5
 8009f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f0e:	3301      	adds	r3, #1
 8009f10:	e7c5      	b.n	8009e9e <__lshift+0x4a>
 8009f12:	3904      	subs	r1, #4
 8009f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f18:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f1c:	459c      	cmp	ip, r3
 8009f1e:	d8f9      	bhi.n	8009f14 <__lshift+0xc0>
 8009f20:	e7ea      	b.n	8009ef8 <__lshift+0xa4>
 8009f22:	bf00      	nop
 8009f24:	0800c1ea 	.word	0x0800c1ea
 8009f28:	0800c1fb 	.word	0x0800c1fb

08009f2c <__mcmp>:
 8009f2c:	690a      	ldr	r2, [r1, #16]
 8009f2e:	4603      	mov	r3, r0
 8009f30:	6900      	ldr	r0, [r0, #16]
 8009f32:	1a80      	subs	r0, r0, r2
 8009f34:	b530      	push	{r4, r5, lr}
 8009f36:	d10e      	bne.n	8009f56 <__mcmp+0x2a>
 8009f38:	3314      	adds	r3, #20
 8009f3a:	3114      	adds	r1, #20
 8009f3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f4c:	4295      	cmp	r5, r2
 8009f4e:	d003      	beq.n	8009f58 <__mcmp+0x2c>
 8009f50:	d205      	bcs.n	8009f5e <__mcmp+0x32>
 8009f52:	f04f 30ff 	mov.w	r0, #4294967295
 8009f56:	bd30      	pop	{r4, r5, pc}
 8009f58:	42a3      	cmp	r3, r4
 8009f5a:	d3f3      	bcc.n	8009f44 <__mcmp+0x18>
 8009f5c:	e7fb      	b.n	8009f56 <__mcmp+0x2a>
 8009f5e:	2001      	movs	r0, #1
 8009f60:	e7f9      	b.n	8009f56 <__mcmp+0x2a>
	...

08009f64 <__mdiff>:
 8009f64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f68:	4689      	mov	r9, r1
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	4611      	mov	r1, r2
 8009f6e:	4648      	mov	r0, r9
 8009f70:	4614      	mov	r4, r2
 8009f72:	f7ff ffdb 	bl	8009f2c <__mcmp>
 8009f76:	1e05      	subs	r5, r0, #0
 8009f78:	d112      	bne.n	8009fa0 <__mdiff+0x3c>
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	4630      	mov	r0, r6
 8009f7e:	f7ff fd63 	bl	8009a48 <_Balloc>
 8009f82:	4602      	mov	r2, r0
 8009f84:	b928      	cbnz	r0, 8009f92 <__mdiff+0x2e>
 8009f86:	4b3f      	ldr	r3, [pc, #252]	@ (800a084 <__mdiff+0x120>)
 8009f88:	f240 2137 	movw	r1, #567	@ 0x237
 8009f8c:	483e      	ldr	r0, [pc, #248]	@ (800a088 <__mdiff+0x124>)
 8009f8e:	f7fe fde3 	bl	8008b58 <__assert_func>
 8009f92:	2301      	movs	r3, #1
 8009f94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f98:	4610      	mov	r0, r2
 8009f9a:	b003      	add	sp, #12
 8009f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa0:	bfbc      	itt	lt
 8009fa2:	464b      	movlt	r3, r9
 8009fa4:	46a1      	movlt	r9, r4
 8009fa6:	4630      	mov	r0, r6
 8009fa8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009fac:	bfba      	itte	lt
 8009fae:	461c      	movlt	r4, r3
 8009fb0:	2501      	movlt	r5, #1
 8009fb2:	2500      	movge	r5, #0
 8009fb4:	f7ff fd48 	bl	8009a48 <_Balloc>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	b918      	cbnz	r0, 8009fc4 <__mdiff+0x60>
 8009fbc:	4b31      	ldr	r3, [pc, #196]	@ (800a084 <__mdiff+0x120>)
 8009fbe:	f240 2145 	movw	r1, #581	@ 0x245
 8009fc2:	e7e3      	b.n	8009f8c <__mdiff+0x28>
 8009fc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009fc8:	6926      	ldr	r6, [r4, #16]
 8009fca:	60c5      	str	r5, [r0, #12]
 8009fcc:	f109 0310 	add.w	r3, r9, #16
 8009fd0:	f109 0514 	add.w	r5, r9, #20
 8009fd4:	f104 0e14 	add.w	lr, r4, #20
 8009fd8:	f100 0b14 	add.w	fp, r0, #20
 8009fdc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009fe0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009fe4:	9301      	str	r3, [sp, #4]
 8009fe6:	46d9      	mov	r9, fp
 8009fe8:	f04f 0c00 	mov.w	ip, #0
 8009fec:	9b01      	ldr	r3, [sp, #4]
 8009fee:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009ff2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009ff6:	9301      	str	r3, [sp, #4]
 8009ff8:	fa1f f38a 	uxth.w	r3, sl
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	b283      	uxth	r3, r0
 800a000:	1acb      	subs	r3, r1, r3
 800a002:	0c00      	lsrs	r0, r0, #16
 800a004:	4463      	add	r3, ip
 800a006:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a00a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a00e:	b29b      	uxth	r3, r3
 800a010:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a014:	4576      	cmp	r6, lr
 800a016:	f849 3b04 	str.w	r3, [r9], #4
 800a01a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a01e:	d8e5      	bhi.n	8009fec <__mdiff+0x88>
 800a020:	1b33      	subs	r3, r6, r4
 800a022:	3b15      	subs	r3, #21
 800a024:	f023 0303 	bic.w	r3, r3, #3
 800a028:	3415      	adds	r4, #21
 800a02a:	3304      	adds	r3, #4
 800a02c:	42a6      	cmp	r6, r4
 800a02e:	bf38      	it	cc
 800a030:	2304      	movcc	r3, #4
 800a032:	441d      	add	r5, r3
 800a034:	445b      	add	r3, fp
 800a036:	461e      	mov	r6, r3
 800a038:	462c      	mov	r4, r5
 800a03a:	4544      	cmp	r4, r8
 800a03c:	d30e      	bcc.n	800a05c <__mdiff+0xf8>
 800a03e:	f108 0103 	add.w	r1, r8, #3
 800a042:	1b49      	subs	r1, r1, r5
 800a044:	f021 0103 	bic.w	r1, r1, #3
 800a048:	3d03      	subs	r5, #3
 800a04a:	45a8      	cmp	r8, r5
 800a04c:	bf38      	it	cc
 800a04e:	2100      	movcc	r1, #0
 800a050:	440b      	add	r3, r1
 800a052:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a056:	b191      	cbz	r1, 800a07e <__mdiff+0x11a>
 800a058:	6117      	str	r7, [r2, #16]
 800a05a:	e79d      	b.n	8009f98 <__mdiff+0x34>
 800a05c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a060:	46e6      	mov	lr, ip
 800a062:	0c08      	lsrs	r0, r1, #16
 800a064:	fa1c fc81 	uxtah	ip, ip, r1
 800a068:	4471      	add	r1, lr
 800a06a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a06e:	b289      	uxth	r1, r1
 800a070:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a074:	f846 1b04 	str.w	r1, [r6], #4
 800a078:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a07c:	e7dd      	b.n	800a03a <__mdiff+0xd6>
 800a07e:	3f01      	subs	r7, #1
 800a080:	e7e7      	b.n	800a052 <__mdiff+0xee>
 800a082:	bf00      	nop
 800a084:	0800c1ea 	.word	0x0800c1ea
 800a088:	0800c1fb 	.word	0x0800c1fb

0800a08c <__d2b>:
 800a08c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a090:	460f      	mov	r7, r1
 800a092:	2101      	movs	r1, #1
 800a094:	ec59 8b10 	vmov	r8, r9, d0
 800a098:	4616      	mov	r6, r2
 800a09a:	f7ff fcd5 	bl	8009a48 <_Balloc>
 800a09e:	4604      	mov	r4, r0
 800a0a0:	b930      	cbnz	r0, 800a0b0 <__d2b+0x24>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	4b23      	ldr	r3, [pc, #140]	@ (800a134 <__d2b+0xa8>)
 800a0a6:	4824      	ldr	r0, [pc, #144]	@ (800a138 <__d2b+0xac>)
 800a0a8:	f240 310f 	movw	r1, #783	@ 0x30f
 800a0ac:	f7fe fd54 	bl	8008b58 <__assert_func>
 800a0b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a0b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a0b8:	b10d      	cbz	r5, 800a0be <__d2b+0x32>
 800a0ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0be:	9301      	str	r3, [sp, #4]
 800a0c0:	f1b8 0300 	subs.w	r3, r8, #0
 800a0c4:	d023      	beq.n	800a10e <__d2b+0x82>
 800a0c6:	4668      	mov	r0, sp
 800a0c8:	9300      	str	r3, [sp, #0]
 800a0ca:	f7ff fd84 	bl	8009bd6 <__lo0bits>
 800a0ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a0d2:	b1d0      	cbz	r0, 800a10a <__d2b+0x7e>
 800a0d4:	f1c0 0320 	rsb	r3, r0, #32
 800a0d8:	fa02 f303 	lsl.w	r3, r2, r3
 800a0dc:	430b      	orrs	r3, r1
 800a0de:	40c2      	lsrs	r2, r0
 800a0e0:	6163      	str	r3, [r4, #20]
 800a0e2:	9201      	str	r2, [sp, #4]
 800a0e4:	9b01      	ldr	r3, [sp, #4]
 800a0e6:	61a3      	str	r3, [r4, #24]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	bf0c      	ite	eq
 800a0ec:	2201      	moveq	r2, #1
 800a0ee:	2202      	movne	r2, #2
 800a0f0:	6122      	str	r2, [r4, #16]
 800a0f2:	b1a5      	cbz	r5, 800a11e <__d2b+0x92>
 800a0f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a0f8:	4405      	add	r5, r0
 800a0fa:	603d      	str	r5, [r7, #0]
 800a0fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a100:	6030      	str	r0, [r6, #0]
 800a102:	4620      	mov	r0, r4
 800a104:	b003      	add	sp, #12
 800a106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a10a:	6161      	str	r1, [r4, #20]
 800a10c:	e7ea      	b.n	800a0e4 <__d2b+0x58>
 800a10e:	a801      	add	r0, sp, #4
 800a110:	f7ff fd61 	bl	8009bd6 <__lo0bits>
 800a114:	9b01      	ldr	r3, [sp, #4]
 800a116:	6163      	str	r3, [r4, #20]
 800a118:	3020      	adds	r0, #32
 800a11a:	2201      	movs	r2, #1
 800a11c:	e7e8      	b.n	800a0f0 <__d2b+0x64>
 800a11e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a122:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a126:	6038      	str	r0, [r7, #0]
 800a128:	6918      	ldr	r0, [r3, #16]
 800a12a:	f7ff fd35 	bl	8009b98 <__hi0bits>
 800a12e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a132:	e7e5      	b.n	800a100 <__d2b+0x74>
 800a134:	0800c1ea 	.word	0x0800c1ea
 800a138:	0800c1fb 	.word	0x0800c1fb

0800a13c <__ssputs_r>:
 800a13c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a140:	688e      	ldr	r6, [r1, #8]
 800a142:	461f      	mov	r7, r3
 800a144:	42be      	cmp	r6, r7
 800a146:	680b      	ldr	r3, [r1, #0]
 800a148:	4682      	mov	sl, r0
 800a14a:	460c      	mov	r4, r1
 800a14c:	4690      	mov	r8, r2
 800a14e:	d82d      	bhi.n	800a1ac <__ssputs_r+0x70>
 800a150:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a154:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a158:	d026      	beq.n	800a1a8 <__ssputs_r+0x6c>
 800a15a:	6965      	ldr	r5, [r4, #20]
 800a15c:	6909      	ldr	r1, [r1, #16]
 800a15e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a162:	eba3 0901 	sub.w	r9, r3, r1
 800a166:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a16a:	1c7b      	adds	r3, r7, #1
 800a16c:	444b      	add	r3, r9
 800a16e:	106d      	asrs	r5, r5, #1
 800a170:	429d      	cmp	r5, r3
 800a172:	bf38      	it	cc
 800a174:	461d      	movcc	r5, r3
 800a176:	0553      	lsls	r3, r2, #21
 800a178:	d527      	bpl.n	800a1ca <__ssputs_r+0x8e>
 800a17a:	4629      	mov	r1, r5
 800a17c:	f7ff fbd8 	bl	8009930 <_malloc_r>
 800a180:	4606      	mov	r6, r0
 800a182:	b360      	cbz	r0, 800a1de <__ssputs_r+0xa2>
 800a184:	6921      	ldr	r1, [r4, #16]
 800a186:	464a      	mov	r2, r9
 800a188:	f7fe fcd7 	bl	8008b3a <memcpy>
 800a18c:	89a3      	ldrh	r3, [r4, #12]
 800a18e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a196:	81a3      	strh	r3, [r4, #12]
 800a198:	6126      	str	r6, [r4, #16]
 800a19a:	6165      	str	r5, [r4, #20]
 800a19c:	444e      	add	r6, r9
 800a19e:	eba5 0509 	sub.w	r5, r5, r9
 800a1a2:	6026      	str	r6, [r4, #0]
 800a1a4:	60a5      	str	r5, [r4, #8]
 800a1a6:	463e      	mov	r6, r7
 800a1a8:	42be      	cmp	r6, r7
 800a1aa:	d900      	bls.n	800a1ae <__ssputs_r+0x72>
 800a1ac:	463e      	mov	r6, r7
 800a1ae:	6820      	ldr	r0, [r4, #0]
 800a1b0:	4632      	mov	r2, r6
 800a1b2:	4641      	mov	r1, r8
 800a1b4:	f000 fbb0 	bl	800a918 <memmove>
 800a1b8:	68a3      	ldr	r3, [r4, #8]
 800a1ba:	1b9b      	subs	r3, r3, r6
 800a1bc:	60a3      	str	r3, [r4, #8]
 800a1be:	6823      	ldr	r3, [r4, #0]
 800a1c0:	4433      	add	r3, r6
 800a1c2:	6023      	str	r3, [r4, #0]
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ca:	462a      	mov	r2, r5
 800a1cc:	f000 fc1d 	bl	800aa0a <_realloc_r>
 800a1d0:	4606      	mov	r6, r0
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	d1e0      	bne.n	800a198 <__ssputs_r+0x5c>
 800a1d6:	6921      	ldr	r1, [r4, #16]
 800a1d8:	4650      	mov	r0, sl
 800a1da:	f7ff fb35 	bl	8009848 <_free_r>
 800a1de:	230c      	movs	r3, #12
 800a1e0:	f8ca 3000 	str.w	r3, [sl]
 800a1e4:	89a3      	ldrh	r3, [r4, #12]
 800a1e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1ea:	81a3      	strh	r3, [r4, #12]
 800a1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f0:	e7e9      	b.n	800a1c6 <__ssputs_r+0x8a>
	...

0800a1f4 <_svfiprintf_r>:
 800a1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f8:	4698      	mov	r8, r3
 800a1fa:	898b      	ldrh	r3, [r1, #12]
 800a1fc:	061b      	lsls	r3, r3, #24
 800a1fe:	b09d      	sub	sp, #116	@ 0x74
 800a200:	4607      	mov	r7, r0
 800a202:	460d      	mov	r5, r1
 800a204:	4614      	mov	r4, r2
 800a206:	d510      	bpl.n	800a22a <_svfiprintf_r+0x36>
 800a208:	690b      	ldr	r3, [r1, #16]
 800a20a:	b973      	cbnz	r3, 800a22a <_svfiprintf_r+0x36>
 800a20c:	2140      	movs	r1, #64	@ 0x40
 800a20e:	f7ff fb8f 	bl	8009930 <_malloc_r>
 800a212:	6028      	str	r0, [r5, #0]
 800a214:	6128      	str	r0, [r5, #16]
 800a216:	b930      	cbnz	r0, 800a226 <_svfiprintf_r+0x32>
 800a218:	230c      	movs	r3, #12
 800a21a:	603b      	str	r3, [r7, #0]
 800a21c:	f04f 30ff 	mov.w	r0, #4294967295
 800a220:	b01d      	add	sp, #116	@ 0x74
 800a222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a226:	2340      	movs	r3, #64	@ 0x40
 800a228:	616b      	str	r3, [r5, #20]
 800a22a:	2300      	movs	r3, #0
 800a22c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a22e:	2320      	movs	r3, #32
 800a230:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a234:	f8cd 800c 	str.w	r8, [sp, #12]
 800a238:	2330      	movs	r3, #48	@ 0x30
 800a23a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a3d8 <_svfiprintf_r+0x1e4>
 800a23e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a242:	f04f 0901 	mov.w	r9, #1
 800a246:	4623      	mov	r3, r4
 800a248:	469a      	mov	sl, r3
 800a24a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a24e:	b10a      	cbz	r2, 800a254 <_svfiprintf_r+0x60>
 800a250:	2a25      	cmp	r2, #37	@ 0x25
 800a252:	d1f9      	bne.n	800a248 <_svfiprintf_r+0x54>
 800a254:	ebba 0b04 	subs.w	fp, sl, r4
 800a258:	d00b      	beq.n	800a272 <_svfiprintf_r+0x7e>
 800a25a:	465b      	mov	r3, fp
 800a25c:	4622      	mov	r2, r4
 800a25e:	4629      	mov	r1, r5
 800a260:	4638      	mov	r0, r7
 800a262:	f7ff ff6b 	bl	800a13c <__ssputs_r>
 800a266:	3001      	adds	r0, #1
 800a268:	f000 80a7 	beq.w	800a3ba <_svfiprintf_r+0x1c6>
 800a26c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a26e:	445a      	add	r2, fp
 800a270:	9209      	str	r2, [sp, #36]	@ 0x24
 800a272:	f89a 3000 	ldrb.w	r3, [sl]
 800a276:	2b00      	cmp	r3, #0
 800a278:	f000 809f 	beq.w	800a3ba <_svfiprintf_r+0x1c6>
 800a27c:	2300      	movs	r3, #0
 800a27e:	f04f 32ff 	mov.w	r2, #4294967295
 800a282:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a286:	f10a 0a01 	add.w	sl, sl, #1
 800a28a:	9304      	str	r3, [sp, #16]
 800a28c:	9307      	str	r3, [sp, #28]
 800a28e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a292:	931a      	str	r3, [sp, #104]	@ 0x68
 800a294:	4654      	mov	r4, sl
 800a296:	2205      	movs	r2, #5
 800a298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a29c:	484e      	ldr	r0, [pc, #312]	@ (800a3d8 <_svfiprintf_r+0x1e4>)
 800a29e:	f7f5 ffaf 	bl	8000200 <memchr>
 800a2a2:	9a04      	ldr	r2, [sp, #16]
 800a2a4:	b9d8      	cbnz	r0, 800a2de <_svfiprintf_r+0xea>
 800a2a6:	06d0      	lsls	r0, r2, #27
 800a2a8:	bf44      	itt	mi
 800a2aa:	2320      	movmi	r3, #32
 800a2ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2b0:	0711      	lsls	r1, r2, #28
 800a2b2:	bf44      	itt	mi
 800a2b4:	232b      	movmi	r3, #43	@ 0x2b
 800a2b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2ba:	f89a 3000 	ldrb.w	r3, [sl]
 800a2be:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2c0:	d015      	beq.n	800a2ee <_svfiprintf_r+0xfa>
 800a2c2:	9a07      	ldr	r2, [sp, #28]
 800a2c4:	4654      	mov	r4, sl
 800a2c6:	2000      	movs	r0, #0
 800a2c8:	f04f 0c0a 	mov.w	ip, #10
 800a2cc:	4621      	mov	r1, r4
 800a2ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2d2:	3b30      	subs	r3, #48	@ 0x30
 800a2d4:	2b09      	cmp	r3, #9
 800a2d6:	d94b      	bls.n	800a370 <_svfiprintf_r+0x17c>
 800a2d8:	b1b0      	cbz	r0, 800a308 <_svfiprintf_r+0x114>
 800a2da:	9207      	str	r2, [sp, #28]
 800a2dc:	e014      	b.n	800a308 <_svfiprintf_r+0x114>
 800a2de:	eba0 0308 	sub.w	r3, r0, r8
 800a2e2:	fa09 f303 	lsl.w	r3, r9, r3
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	9304      	str	r3, [sp, #16]
 800a2ea:	46a2      	mov	sl, r4
 800a2ec:	e7d2      	b.n	800a294 <_svfiprintf_r+0xa0>
 800a2ee:	9b03      	ldr	r3, [sp, #12]
 800a2f0:	1d19      	adds	r1, r3, #4
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	9103      	str	r1, [sp, #12]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	bfbb      	ittet	lt
 800a2fa:	425b      	neglt	r3, r3
 800a2fc:	f042 0202 	orrlt.w	r2, r2, #2
 800a300:	9307      	strge	r3, [sp, #28]
 800a302:	9307      	strlt	r3, [sp, #28]
 800a304:	bfb8      	it	lt
 800a306:	9204      	strlt	r2, [sp, #16]
 800a308:	7823      	ldrb	r3, [r4, #0]
 800a30a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a30c:	d10a      	bne.n	800a324 <_svfiprintf_r+0x130>
 800a30e:	7863      	ldrb	r3, [r4, #1]
 800a310:	2b2a      	cmp	r3, #42	@ 0x2a
 800a312:	d132      	bne.n	800a37a <_svfiprintf_r+0x186>
 800a314:	9b03      	ldr	r3, [sp, #12]
 800a316:	1d1a      	adds	r2, r3, #4
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	9203      	str	r2, [sp, #12]
 800a31c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a320:	3402      	adds	r4, #2
 800a322:	9305      	str	r3, [sp, #20]
 800a324:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a3e8 <_svfiprintf_r+0x1f4>
 800a328:	7821      	ldrb	r1, [r4, #0]
 800a32a:	2203      	movs	r2, #3
 800a32c:	4650      	mov	r0, sl
 800a32e:	f7f5 ff67 	bl	8000200 <memchr>
 800a332:	b138      	cbz	r0, 800a344 <_svfiprintf_r+0x150>
 800a334:	9b04      	ldr	r3, [sp, #16]
 800a336:	eba0 000a 	sub.w	r0, r0, sl
 800a33a:	2240      	movs	r2, #64	@ 0x40
 800a33c:	4082      	lsls	r2, r0
 800a33e:	4313      	orrs	r3, r2
 800a340:	3401      	adds	r4, #1
 800a342:	9304      	str	r3, [sp, #16]
 800a344:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a348:	4824      	ldr	r0, [pc, #144]	@ (800a3dc <_svfiprintf_r+0x1e8>)
 800a34a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a34e:	2206      	movs	r2, #6
 800a350:	f7f5 ff56 	bl	8000200 <memchr>
 800a354:	2800      	cmp	r0, #0
 800a356:	d036      	beq.n	800a3c6 <_svfiprintf_r+0x1d2>
 800a358:	4b21      	ldr	r3, [pc, #132]	@ (800a3e0 <_svfiprintf_r+0x1ec>)
 800a35a:	bb1b      	cbnz	r3, 800a3a4 <_svfiprintf_r+0x1b0>
 800a35c:	9b03      	ldr	r3, [sp, #12]
 800a35e:	3307      	adds	r3, #7
 800a360:	f023 0307 	bic.w	r3, r3, #7
 800a364:	3308      	adds	r3, #8
 800a366:	9303      	str	r3, [sp, #12]
 800a368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a36a:	4433      	add	r3, r6
 800a36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a36e:	e76a      	b.n	800a246 <_svfiprintf_r+0x52>
 800a370:	fb0c 3202 	mla	r2, ip, r2, r3
 800a374:	460c      	mov	r4, r1
 800a376:	2001      	movs	r0, #1
 800a378:	e7a8      	b.n	800a2cc <_svfiprintf_r+0xd8>
 800a37a:	2300      	movs	r3, #0
 800a37c:	3401      	adds	r4, #1
 800a37e:	9305      	str	r3, [sp, #20]
 800a380:	4619      	mov	r1, r3
 800a382:	f04f 0c0a 	mov.w	ip, #10
 800a386:	4620      	mov	r0, r4
 800a388:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a38c:	3a30      	subs	r2, #48	@ 0x30
 800a38e:	2a09      	cmp	r2, #9
 800a390:	d903      	bls.n	800a39a <_svfiprintf_r+0x1a6>
 800a392:	2b00      	cmp	r3, #0
 800a394:	d0c6      	beq.n	800a324 <_svfiprintf_r+0x130>
 800a396:	9105      	str	r1, [sp, #20]
 800a398:	e7c4      	b.n	800a324 <_svfiprintf_r+0x130>
 800a39a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a39e:	4604      	mov	r4, r0
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	e7f0      	b.n	800a386 <_svfiprintf_r+0x192>
 800a3a4:	ab03      	add	r3, sp, #12
 800a3a6:	9300      	str	r3, [sp, #0]
 800a3a8:	462a      	mov	r2, r5
 800a3aa:	4b0e      	ldr	r3, [pc, #56]	@ (800a3e4 <_svfiprintf_r+0x1f0>)
 800a3ac:	a904      	add	r1, sp, #16
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	f7fd fcd2 	bl	8007d58 <_printf_float>
 800a3b4:	1c42      	adds	r2, r0, #1
 800a3b6:	4606      	mov	r6, r0
 800a3b8:	d1d6      	bne.n	800a368 <_svfiprintf_r+0x174>
 800a3ba:	89ab      	ldrh	r3, [r5, #12]
 800a3bc:	065b      	lsls	r3, r3, #25
 800a3be:	f53f af2d 	bmi.w	800a21c <_svfiprintf_r+0x28>
 800a3c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3c4:	e72c      	b.n	800a220 <_svfiprintf_r+0x2c>
 800a3c6:	ab03      	add	r3, sp, #12
 800a3c8:	9300      	str	r3, [sp, #0]
 800a3ca:	462a      	mov	r2, r5
 800a3cc:	4b05      	ldr	r3, [pc, #20]	@ (800a3e4 <_svfiprintf_r+0x1f0>)
 800a3ce:	a904      	add	r1, sp, #16
 800a3d0:	4638      	mov	r0, r7
 800a3d2:	f7fd ff59 	bl	8008288 <_printf_i>
 800a3d6:	e7ed      	b.n	800a3b4 <_svfiprintf_r+0x1c0>
 800a3d8:	0800c254 	.word	0x0800c254
 800a3dc:	0800c25e 	.word	0x0800c25e
 800a3e0:	08007d59 	.word	0x08007d59
 800a3e4:	0800a13d 	.word	0x0800a13d
 800a3e8:	0800c25a 	.word	0x0800c25a

0800a3ec <__sfputc_r>:
 800a3ec:	6893      	ldr	r3, [r2, #8]
 800a3ee:	3b01      	subs	r3, #1
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	b410      	push	{r4}
 800a3f4:	6093      	str	r3, [r2, #8]
 800a3f6:	da08      	bge.n	800a40a <__sfputc_r+0x1e>
 800a3f8:	6994      	ldr	r4, [r2, #24]
 800a3fa:	42a3      	cmp	r3, r4
 800a3fc:	db01      	blt.n	800a402 <__sfputc_r+0x16>
 800a3fe:	290a      	cmp	r1, #10
 800a400:	d103      	bne.n	800a40a <__sfputc_r+0x1e>
 800a402:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a406:	f7fe b9fc 	b.w	8008802 <__swbuf_r>
 800a40a:	6813      	ldr	r3, [r2, #0]
 800a40c:	1c58      	adds	r0, r3, #1
 800a40e:	6010      	str	r0, [r2, #0]
 800a410:	7019      	strb	r1, [r3, #0]
 800a412:	4608      	mov	r0, r1
 800a414:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a418:	4770      	bx	lr

0800a41a <__sfputs_r>:
 800a41a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41c:	4606      	mov	r6, r0
 800a41e:	460f      	mov	r7, r1
 800a420:	4614      	mov	r4, r2
 800a422:	18d5      	adds	r5, r2, r3
 800a424:	42ac      	cmp	r4, r5
 800a426:	d101      	bne.n	800a42c <__sfputs_r+0x12>
 800a428:	2000      	movs	r0, #0
 800a42a:	e007      	b.n	800a43c <__sfputs_r+0x22>
 800a42c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a430:	463a      	mov	r2, r7
 800a432:	4630      	mov	r0, r6
 800a434:	f7ff ffda 	bl	800a3ec <__sfputc_r>
 800a438:	1c43      	adds	r3, r0, #1
 800a43a:	d1f3      	bne.n	800a424 <__sfputs_r+0xa>
 800a43c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a440 <_vfiprintf_r>:
 800a440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a444:	460d      	mov	r5, r1
 800a446:	b09d      	sub	sp, #116	@ 0x74
 800a448:	4614      	mov	r4, r2
 800a44a:	4698      	mov	r8, r3
 800a44c:	4606      	mov	r6, r0
 800a44e:	b118      	cbz	r0, 800a458 <_vfiprintf_r+0x18>
 800a450:	6a03      	ldr	r3, [r0, #32]
 800a452:	b90b      	cbnz	r3, 800a458 <_vfiprintf_r+0x18>
 800a454:	f7fe f8c2 	bl	80085dc <__sinit>
 800a458:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a45a:	07d9      	lsls	r1, r3, #31
 800a45c:	d405      	bmi.n	800a46a <_vfiprintf_r+0x2a>
 800a45e:	89ab      	ldrh	r3, [r5, #12]
 800a460:	059a      	lsls	r2, r3, #22
 800a462:	d402      	bmi.n	800a46a <_vfiprintf_r+0x2a>
 800a464:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a466:	f7fe fb5e 	bl	8008b26 <__retarget_lock_acquire_recursive>
 800a46a:	89ab      	ldrh	r3, [r5, #12]
 800a46c:	071b      	lsls	r3, r3, #28
 800a46e:	d501      	bpl.n	800a474 <_vfiprintf_r+0x34>
 800a470:	692b      	ldr	r3, [r5, #16]
 800a472:	b99b      	cbnz	r3, 800a49c <_vfiprintf_r+0x5c>
 800a474:	4629      	mov	r1, r5
 800a476:	4630      	mov	r0, r6
 800a478:	f7fe fa02 	bl	8008880 <__swsetup_r>
 800a47c:	b170      	cbz	r0, 800a49c <_vfiprintf_r+0x5c>
 800a47e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a480:	07dc      	lsls	r4, r3, #31
 800a482:	d504      	bpl.n	800a48e <_vfiprintf_r+0x4e>
 800a484:	f04f 30ff 	mov.w	r0, #4294967295
 800a488:	b01d      	add	sp, #116	@ 0x74
 800a48a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a48e:	89ab      	ldrh	r3, [r5, #12]
 800a490:	0598      	lsls	r0, r3, #22
 800a492:	d4f7      	bmi.n	800a484 <_vfiprintf_r+0x44>
 800a494:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a496:	f7fe fb47 	bl	8008b28 <__retarget_lock_release_recursive>
 800a49a:	e7f3      	b.n	800a484 <_vfiprintf_r+0x44>
 800a49c:	2300      	movs	r3, #0
 800a49e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4a0:	2320      	movs	r3, #32
 800a4a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a4a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4aa:	2330      	movs	r3, #48	@ 0x30
 800a4ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a65c <_vfiprintf_r+0x21c>
 800a4b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a4b4:	f04f 0901 	mov.w	r9, #1
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	469a      	mov	sl, r3
 800a4bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4c0:	b10a      	cbz	r2, 800a4c6 <_vfiprintf_r+0x86>
 800a4c2:	2a25      	cmp	r2, #37	@ 0x25
 800a4c4:	d1f9      	bne.n	800a4ba <_vfiprintf_r+0x7a>
 800a4c6:	ebba 0b04 	subs.w	fp, sl, r4
 800a4ca:	d00b      	beq.n	800a4e4 <_vfiprintf_r+0xa4>
 800a4cc:	465b      	mov	r3, fp
 800a4ce:	4622      	mov	r2, r4
 800a4d0:	4629      	mov	r1, r5
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	f7ff ffa1 	bl	800a41a <__sfputs_r>
 800a4d8:	3001      	adds	r0, #1
 800a4da:	f000 80a7 	beq.w	800a62c <_vfiprintf_r+0x1ec>
 800a4de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4e0:	445a      	add	r2, fp
 800a4e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4e4:	f89a 3000 	ldrb.w	r3, [sl]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	f000 809f 	beq.w	800a62c <_vfiprintf_r+0x1ec>
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4f8:	f10a 0a01 	add.w	sl, sl, #1
 800a4fc:	9304      	str	r3, [sp, #16]
 800a4fe:	9307      	str	r3, [sp, #28]
 800a500:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a504:	931a      	str	r3, [sp, #104]	@ 0x68
 800a506:	4654      	mov	r4, sl
 800a508:	2205      	movs	r2, #5
 800a50a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a50e:	4853      	ldr	r0, [pc, #332]	@ (800a65c <_vfiprintf_r+0x21c>)
 800a510:	f7f5 fe76 	bl	8000200 <memchr>
 800a514:	9a04      	ldr	r2, [sp, #16]
 800a516:	b9d8      	cbnz	r0, 800a550 <_vfiprintf_r+0x110>
 800a518:	06d1      	lsls	r1, r2, #27
 800a51a:	bf44      	itt	mi
 800a51c:	2320      	movmi	r3, #32
 800a51e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a522:	0713      	lsls	r3, r2, #28
 800a524:	bf44      	itt	mi
 800a526:	232b      	movmi	r3, #43	@ 0x2b
 800a528:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a52c:	f89a 3000 	ldrb.w	r3, [sl]
 800a530:	2b2a      	cmp	r3, #42	@ 0x2a
 800a532:	d015      	beq.n	800a560 <_vfiprintf_r+0x120>
 800a534:	9a07      	ldr	r2, [sp, #28]
 800a536:	4654      	mov	r4, sl
 800a538:	2000      	movs	r0, #0
 800a53a:	f04f 0c0a 	mov.w	ip, #10
 800a53e:	4621      	mov	r1, r4
 800a540:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a544:	3b30      	subs	r3, #48	@ 0x30
 800a546:	2b09      	cmp	r3, #9
 800a548:	d94b      	bls.n	800a5e2 <_vfiprintf_r+0x1a2>
 800a54a:	b1b0      	cbz	r0, 800a57a <_vfiprintf_r+0x13a>
 800a54c:	9207      	str	r2, [sp, #28]
 800a54e:	e014      	b.n	800a57a <_vfiprintf_r+0x13a>
 800a550:	eba0 0308 	sub.w	r3, r0, r8
 800a554:	fa09 f303 	lsl.w	r3, r9, r3
 800a558:	4313      	orrs	r3, r2
 800a55a:	9304      	str	r3, [sp, #16]
 800a55c:	46a2      	mov	sl, r4
 800a55e:	e7d2      	b.n	800a506 <_vfiprintf_r+0xc6>
 800a560:	9b03      	ldr	r3, [sp, #12]
 800a562:	1d19      	adds	r1, r3, #4
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	9103      	str	r1, [sp, #12]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	bfbb      	ittet	lt
 800a56c:	425b      	neglt	r3, r3
 800a56e:	f042 0202 	orrlt.w	r2, r2, #2
 800a572:	9307      	strge	r3, [sp, #28]
 800a574:	9307      	strlt	r3, [sp, #28]
 800a576:	bfb8      	it	lt
 800a578:	9204      	strlt	r2, [sp, #16]
 800a57a:	7823      	ldrb	r3, [r4, #0]
 800a57c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a57e:	d10a      	bne.n	800a596 <_vfiprintf_r+0x156>
 800a580:	7863      	ldrb	r3, [r4, #1]
 800a582:	2b2a      	cmp	r3, #42	@ 0x2a
 800a584:	d132      	bne.n	800a5ec <_vfiprintf_r+0x1ac>
 800a586:	9b03      	ldr	r3, [sp, #12]
 800a588:	1d1a      	adds	r2, r3, #4
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	9203      	str	r2, [sp, #12]
 800a58e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a592:	3402      	adds	r4, #2
 800a594:	9305      	str	r3, [sp, #20]
 800a596:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a66c <_vfiprintf_r+0x22c>
 800a59a:	7821      	ldrb	r1, [r4, #0]
 800a59c:	2203      	movs	r2, #3
 800a59e:	4650      	mov	r0, sl
 800a5a0:	f7f5 fe2e 	bl	8000200 <memchr>
 800a5a4:	b138      	cbz	r0, 800a5b6 <_vfiprintf_r+0x176>
 800a5a6:	9b04      	ldr	r3, [sp, #16]
 800a5a8:	eba0 000a 	sub.w	r0, r0, sl
 800a5ac:	2240      	movs	r2, #64	@ 0x40
 800a5ae:	4082      	lsls	r2, r0
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	3401      	adds	r4, #1
 800a5b4:	9304      	str	r3, [sp, #16]
 800a5b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5ba:	4829      	ldr	r0, [pc, #164]	@ (800a660 <_vfiprintf_r+0x220>)
 800a5bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a5c0:	2206      	movs	r2, #6
 800a5c2:	f7f5 fe1d 	bl	8000200 <memchr>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d03f      	beq.n	800a64a <_vfiprintf_r+0x20a>
 800a5ca:	4b26      	ldr	r3, [pc, #152]	@ (800a664 <_vfiprintf_r+0x224>)
 800a5cc:	bb1b      	cbnz	r3, 800a616 <_vfiprintf_r+0x1d6>
 800a5ce:	9b03      	ldr	r3, [sp, #12]
 800a5d0:	3307      	adds	r3, #7
 800a5d2:	f023 0307 	bic.w	r3, r3, #7
 800a5d6:	3308      	adds	r3, #8
 800a5d8:	9303      	str	r3, [sp, #12]
 800a5da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5dc:	443b      	add	r3, r7
 800a5de:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5e0:	e76a      	b.n	800a4b8 <_vfiprintf_r+0x78>
 800a5e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	2001      	movs	r0, #1
 800a5ea:	e7a8      	b.n	800a53e <_vfiprintf_r+0xfe>
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	3401      	adds	r4, #1
 800a5f0:	9305      	str	r3, [sp, #20]
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	f04f 0c0a 	mov.w	ip, #10
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5fe:	3a30      	subs	r2, #48	@ 0x30
 800a600:	2a09      	cmp	r2, #9
 800a602:	d903      	bls.n	800a60c <_vfiprintf_r+0x1cc>
 800a604:	2b00      	cmp	r3, #0
 800a606:	d0c6      	beq.n	800a596 <_vfiprintf_r+0x156>
 800a608:	9105      	str	r1, [sp, #20]
 800a60a:	e7c4      	b.n	800a596 <_vfiprintf_r+0x156>
 800a60c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a610:	4604      	mov	r4, r0
 800a612:	2301      	movs	r3, #1
 800a614:	e7f0      	b.n	800a5f8 <_vfiprintf_r+0x1b8>
 800a616:	ab03      	add	r3, sp, #12
 800a618:	9300      	str	r3, [sp, #0]
 800a61a:	462a      	mov	r2, r5
 800a61c:	4b12      	ldr	r3, [pc, #72]	@ (800a668 <_vfiprintf_r+0x228>)
 800a61e:	a904      	add	r1, sp, #16
 800a620:	4630      	mov	r0, r6
 800a622:	f7fd fb99 	bl	8007d58 <_printf_float>
 800a626:	4607      	mov	r7, r0
 800a628:	1c78      	adds	r0, r7, #1
 800a62a:	d1d6      	bne.n	800a5da <_vfiprintf_r+0x19a>
 800a62c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a62e:	07d9      	lsls	r1, r3, #31
 800a630:	d405      	bmi.n	800a63e <_vfiprintf_r+0x1fe>
 800a632:	89ab      	ldrh	r3, [r5, #12]
 800a634:	059a      	lsls	r2, r3, #22
 800a636:	d402      	bmi.n	800a63e <_vfiprintf_r+0x1fe>
 800a638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a63a:	f7fe fa75 	bl	8008b28 <__retarget_lock_release_recursive>
 800a63e:	89ab      	ldrh	r3, [r5, #12]
 800a640:	065b      	lsls	r3, r3, #25
 800a642:	f53f af1f 	bmi.w	800a484 <_vfiprintf_r+0x44>
 800a646:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a648:	e71e      	b.n	800a488 <_vfiprintf_r+0x48>
 800a64a:	ab03      	add	r3, sp, #12
 800a64c:	9300      	str	r3, [sp, #0]
 800a64e:	462a      	mov	r2, r5
 800a650:	4b05      	ldr	r3, [pc, #20]	@ (800a668 <_vfiprintf_r+0x228>)
 800a652:	a904      	add	r1, sp, #16
 800a654:	4630      	mov	r0, r6
 800a656:	f7fd fe17 	bl	8008288 <_printf_i>
 800a65a:	e7e4      	b.n	800a626 <_vfiprintf_r+0x1e6>
 800a65c:	0800c254 	.word	0x0800c254
 800a660:	0800c25e 	.word	0x0800c25e
 800a664:	08007d59 	.word	0x08007d59
 800a668:	0800a41b 	.word	0x0800a41b
 800a66c:	0800c25a 	.word	0x0800c25a

0800a670 <__sflush_r>:
 800a670:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a678:	0716      	lsls	r6, r2, #28
 800a67a:	4605      	mov	r5, r0
 800a67c:	460c      	mov	r4, r1
 800a67e:	d454      	bmi.n	800a72a <__sflush_r+0xba>
 800a680:	684b      	ldr	r3, [r1, #4]
 800a682:	2b00      	cmp	r3, #0
 800a684:	dc02      	bgt.n	800a68c <__sflush_r+0x1c>
 800a686:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a688:	2b00      	cmp	r3, #0
 800a68a:	dd48      	ble.n	800a71e <__sflush_r+0xae>
 800a68c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a68e:	2e00      	cmp	r6, #0
 800a690:	d045      	beq.n	800a71e <__sflush_r+0xae>
 800a692:	2300      	movs	r3, #0
 800a694:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a698:	682f      	ldr	r7, [r5, #0]
 800a69a:	6a21      	ldr	r1, [r4, #32]
 800a69c:	602b      	str	r3, [r5, #0]
 800a69e:	d030      	beq.n	800a702 <__sflush_r+0x92>
 800a6a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a6a2:	89a3      	ldrh	r3, [r4, #12]
 800a6a4:	0759      	lsls	r1, r3, #29
 800a6a6:	d505      	bpl.n	800a6b4 <__sflush_r+0x44>
 800a6a8:	6863      	ldr	r3, [r4, #4]
 800a6aa:	1ad2      	subs	r2, r2, r3
 800a6ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a6ae:	b10b      	cbz	r3, 800a6b4 <__sflush_r+0x44>
 800a6b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6b2:	1ad2      	subs	r2, r2, r3
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6b8:	6a21      	ldr	r1, [r4, #32]
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	47b0      	blx	r6
 800a6be:	1c43      	adds	r3, r0, #1
 800a6c0:	89a3      	ldrh	r3, [r4, #12]
 800a6c2:	d106      	bne.n	800a6d2 <__sflush_r+0x62>
 800a6c4:	6829      	ldr	r1, [r5, #0]
 800a6c6:	291d      	cmp	r1, #29
 800a6c8:	d82b      	bhi.n	800a722 <__sflush_r+0xb2>
 800a6ca:	4a2a      	ldr	r2, [pc, #168]	@ (800a774 <__sflush_r+0x104>)
 800a6cc:	40ca      	lsrs	r2, r1
 800a6ce:	07d6      	lsls	r6, r2, #31
 800a6d0:	d527      	bpl.n	800a722 <__sflush_r+0xb2>
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	6062      	str	r2, [r4, #4]
 800a6d6:	04d9      	lsls	r1, r3, #19
 800a6d8:	6922      	ldr	r2, [r4, #16]
 800a6da:	6022      	str	r2, [r4, #0]
 800a6dc:	d504      	bpl.n	800a6e8 <__sflush_r+0x78>
 800a6de:	1c42      	adds	r2, r0, #1
 800a6e0:	d101      	bne.n	800a6e6 <__sflush_r+0x76>
 800a6e2:	682b      	ldr	r3, [r5, #0]
 800a6e4:	b903      	cbnz	r3, 800a6e8 <__sflush_r+0x78>
 800a6e6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a6e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6ea:	602f      	str	r7, [r5, #0]
 800a6ec:	b1b9      	cbz	r1, 800a71e <__sflush_r+0xae>
 800a6ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6f2:	4299      	cmp	r1, r3
 800a6f4:	d002      	beq.n	800a6fc <__sflush_r+0x8c>
 800a6f6:	4628      	mov	r0, r5
 800a6f8:	f7ff f8a6 	bl	8009848 <_free_r>
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	6363      	str	r3, [r4, #52]	@ 0x34
 800a700:	e00d      	b.n	800a71e <__sflush_r+0xae>
 800a702:	2301      	movs	r3, #1
 800a704:	4628      	mov	r0, r5
 800a706:	47b0      	blx	r6
 800a708:	4602      	mov	r2, r0
 800a70a:	1c50      	adds	r0, r2, #1
 800a70c:	d1c9      	bne.n	800a6a2 <__sflush_r+0x32>
 800a70e:	682b      	ldr	r3, [r5, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d0c6      	beq.n	800a6a2 <__sflush_r+0x32>
 800a714:	2b1d      	cmp	r3, #29
 800a716:	d001      	beq.n	800a71c <__sflush_r+0xac>
 800a718:	2b16      	cmp	r3, #22
 800a71a:	d11e      	bne.n	800a75a <__sflush_r+0xea>
 800a71c:	602f      	str	r7, [r5, #0]
 800a71e:	2000      	movs	r0, #0
 800a720:	e022      	b.n	800a768 <__sflush_r+0xf8>
 800a722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a726:	b21b      	sxth	r3, r3
 800a728:	e01b      	b.n	800a762 <__sflush_r+0xf2>
 800a72a:	690f      	ldr	r7, [r1, #16]
 800a72c:	2f00      	cmp	r7, #0
 800a72e:	d0f6      	beq.n	800a71e <__sflush_r+0xae>
 800a730:	0793      	lsls	r3, r2, #30
 800a732:	680e      	ldr	r6, [r1, #0]
 800a734:	bf08      	it	eq
 800a736:	694b      	ldreq	r3, [r1, #20]
 800a738:	600f      	str	r7, [r1, #0]
 800a73a:	bf18      	it	ne
 800a73c:	2300      	movne	r3, #0
 800a73e:	eba6 0807 	sub.w	r8, r6, r7
 800a742:	608b      	str	r3, [r1, #8]
 800a744:	f1b8 0f00 	cmp.w	r8, #0
 800a748:	dde9      	ble.n	800a71e <__sflush_r+0xae>
 800a74a:	6a21      	ldr	r1, [r4, #32]
 800a74c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a74e:	4643      	mov	r3, r8
 800a750:	463a      	mov	r2, r7
 800a752:	4628      	mov	r0, r5
 800a754:	47b0      	blx	r6
 800a756:	2800      	cmp	r0, #0
 800a758:	dc08      	bgt.n	800a76c <__sflush_r+0xfc>
 800a75a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a75e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a762:	81a3      	strh	r3, [r4, #12]
 800a764:	f04f 30ff 	mov.w	r0, #4294967295
 800a768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a76c:	4407      	add	r7, r0
 800a76e:	eba8 0800 	sub.w	r8, r8, r0
 800a772:	e7e7      	b.n	800a744 <__sflush_r+0xd4>
 800a774:	20400001 	.word	0x20400001

0800a778 <_fflush_r>:
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	690b      	ldr	r3, [r1, #16]
 800a77c:	4605      	mov	r5, r0
 800a77e:	460c      	mov	r4, r1
 800a780:	b913      	cbnz	r3, 800a788 <_fflush_r+0x10>
 800a782:	2500      	movs	r5, #0
 800a784:	4628      	mov	r0, r5
 800a786:	bd38      	pop	{r3, r4, r5, pc}
 800a788:	b118      	cbz	r0, 800a792 <_fflush_r+0x1a>
 800a78a:	6a03      	ldr	r3, [r0, #32]
 800a78c:	b90b      	cbnz	r3, 800a792 <_fflush_r+0x1a>
 800a78e:	f7fd ff25 	bl	80085dc <__sinit>
 800a792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d0f3      	beq.n	800a782 <_fflush_r+0xa>
 800a79a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a79c:	07d0      	lsls	r0, r2, #31
 800a79e:	d404      	bmi.n	800a7aa <_fflush_r+0x32>
 800a7a0:	0599      	lsls	r1, r3, #22
 800a7a2:	d402      	bmi.n	800a7aa <_fflush_r+0x32>
 800a7a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7a6:	f7fe f9be 	bl	8008b26 <__retarget_lock_acquire_recursive>
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	4621      	mov	r1, r4
 800a7ae:	f7ff ff5f 	bl	800a670 <__sflush_r>
 800a7b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7b4:	07da      	lsls	r2, r3, #31
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	d4e4      	bmi.n	800a784 <_fflush_r+0xc>
 800a7ba:	89a3      	ldrh	r3, [r4, #12]
 800a7bc:	059b      	lsls	r3, r3, #22
 800a7be:	d4e1      	bmi.n	800a784 <_fflush_r+0xc>
 800a7c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7c2:	f7fe f9b1 	bl	8008b28 <__retarget_lock_release_recursive>
 800a7c6:	e7dd      	b.n	800a784 <_fflush_r+0xc>

0800a7c8 <fiprintf>:
 800a7c8:	b40e      	push	{r1, r2, r3}
 800a7ca:	b503      	push	{r0, r1, lr}
 800a7cc:	4601      	mov	r1, r0
 800a7ce:	ab03      	add	r3, sp, #12
 800a7d0:	4805      	ldr	r0, [pc, #20]	@ (800a7e8 <fiprintf+0x20>)
 800a7d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7d6:	6800      	ldr	r0, [r0, #0]
 800a7d8:	9301      	str	r3, [sp, #4]
 800a7da:	f7ff fe31 	bl	800a440 <_vfiprintf_r>
 800a7de:	b002      	add	sp, #8
 800a7e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7e4:	b003      	add	sp, #12
 800a7e6:	4770      	bx	lr
 800a7e8:	2000001c 	.word	0x2000001c

0800a7ec <__swhatbuf_r>:
 800a7ec:	b570      	push	{r4, r5, r6, lr}
 800a7ee:	460c      	mov	r4, r1
 800a7f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f4:	2900      	cmp	r1, #0
 800a7f6:	b096      	sub	sp, #88	@ 0x58
 800a7f8:	4615      	mov	r5, r2
 800a7fa:	461e      	mov	r6, r3
 800a7fc:	da0d      	bge.n	800a81a <__swhatbuf_r+0x2e>
 800a7fe:	89a3      	ldrh	r3, [r4, #12]
 800a800:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a804:	f04f 0100 	mov.w	r1, #0
 800a808:	bf14      	ite	ne
 800a80a:	2340      	movne	r3, #64	@ 0x40
 800a80c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a810:	2000      	movs	r0, #0
 800a812:	6031      	str	r1, [r6, #0]
 800a814:	602b      	str	r3, [r5, #0]
 800a816:	b016      	add	sp, #88	@ 0x58
 800a818:	bd70      	pop	{r4, r5, r6, pc}
 800a81a:	466a      	mov	r2, sp
 800a81c:	f000 f896 	bl	800a94c <_fstat_r>
 800a820:	2800      	cmp	r0, #0
 800a822:	dbec      	blt.n	800a7fe <__swhatbuf_r+0x12>
 800a824:	9901      	ldr	r1, [sp, #4]
 800a826:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a82a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a82e:	4259      	negs	r1, r3
 800a830:	4159      	adcs	r1, r3
 800a832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a836:	e7eb      	b.n	800a810 <__swhatbuf_r+0x24>

0800a838 <__smakebuf_r>:
 800a838:	898b      	ldrh	r3, [r1, #12]
 800a83a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a83c:	079d      	lsls	r5, r3, #30
 800a83e:	4606      	mov	r6, r0
 800a840:	460c      	mov	r4, r1
 800a842:	d507      	bpl.n	800a854 <__smakebuf_r+0x1c>
 800a844:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a848:	6023      	str	r3, [r4, #0]
 800a84a:	6123      	str	r3, [r4, #16]
 800a84c:	2301      	movs	r3, #1
 800a84e:	6163      	str	r3, [r4, #20]
 800a850:	b003      	add	sp, #12
 800a852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a854:	ab01      	add	r3, sp, #4
 800a856:	466a      	mov	r2, sp
 800a858:	f7ff ffc8 	bl	800a7ec <__swhatbuf_r>
 800a85c:	9f00      	ldr	r7, [sp, #0]
 800a85e:	4605      	mov	r5, r0
 800a860:	4639      	mov	r1, r7
 800a862:	4630      	mov	r0, r6
 800a864:	f7ff f864 	bl	8009930 <_malloc_r>
 800a868:	b948      	cbnz	r0, 800a87e <__smakebuf_r+0x46>
 800a86a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a86e:	059a      	lsls	r2, r3, #22
 800a870:	d4ee      	bmi.n	800a850 <__smakebuf_r+0x18>
 800a872:	f023 0303 	bic.w	r3, r3, #3
 800a876:	f043 0302 	orr.w	r3, r3, #2
 800a87a:	81a3      	strh	r3, [r4, #12]
 800a87c:	e7e2      	b.n	800a844 <__smakebuf_r+0xc>
 800a87e:	89a3      	ldrh	r3, [r4, #12]
 800a880:	6020      	str	r0, [r4, #0]
 800a882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a886:	81a3      	strh	r3, [r4, #12]
 800a888:	9b01      	ldr	r3, [sp, #4]
 800a88a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a88e:	b15b      	cbz	r3, 800a8a8 <__smakebuf_r+0x70>
 800a890:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a894:	4630      	mov	r0, r6
 800a896:	f000 f86b 	bl	800a970 <_isatty_r>
 800a89a:	b128      	cbz	r0, 800a8a8 <__smakebuf_r+0x70>
 800a89c:	89a3      	ldrh	r3, [r4, #12]
 800a89e:	f023 0303 	bic.w	r3, r3, #3
 800a8a2:	f043 0301 	orr.w	r3, r3, #1
 800a8a6:	81a3      	strh	r3, [r4, #12]
 800a8a8:	89a3      	ldrh	r3, [r4, #12]
 800a8aa:	431d      	orrs	r5, r3
 800a8ac:	81a5      	strh	r5, [r4, #12]
 800a8ae:	e7cf      	b.n	800a850 <__smakebuf_r+0x18>

0800a8b0 <_putc_r>:
 800a8b0:	b570      	push	{r4, r5, r6, lr}
 800a8b2:	460d      	mov	r5, r1
 800a8b4:	4614      	mov	r4, r2
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	b118      	cbz	r0, 800a8c2 <_putc_r+0x12>
 800a8ba:	6a03      	ldr	r3, [r0, #32]
 800a8bc:	b90b      	cbnz	r3, 800a8c2 <_putc_r+0x12>
 800a8be:	f7fd fe8d 	bl	80085dc <__sinit>
 800a8c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8c4:	07d8      	lsls	r0, r3, #31
 800a8c6:	d405      	bmi.n	800a8d4 <_putc_r+0x24>
 800a8c8:	89a3      	ldrh	r3, [r4, #12]
 800a8ca:	0599      	lsls	r1, r3, #22
 800a8cc:	d402      	bmi.n	800a8d4 <_putc_r+0x24>
 800a8ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8d0:	f7fe f929 	bl	8008b26 <__retarget_lock_acquire_recursive>
 800a8d4:	68a3      	ldr	r3, [r4, #8]
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	60a3      	str	r3, [r4, #8]
 800a8dc:	da05      	bge.n	800a8ea <_putc_r+0x3a>
 800a8de:	69a2      	ldr	r2, [r4, #24]
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	db12      	blt.n	800a90a <_putc_r+0x5a>
 800a8e4:	b2eb      	uxtb	r3, r5
 800a8e6:	2b0a      	cmp	r3, #10
 800a8e8:	d00f      	beq.n	800a90a <_putc_r+0x5a>
 800a8ea:	6823      	ldr	r3, [r4, #0]
 800a8ec:	1c5a      	adds	r2, r3, #1
 800a8ee:	6022      	str	r2, [r4, #0]
 800a8f0:	701d      	strb	r5, [r3, #0]
 800a8f2:	b2ed      	uxtb	r5, r5
 800a8f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8f6:	07da      	lsls	r2, r3, #31
 800a8f8:	d405      	bmi.n	800a906 <_putc_r+0x56>
 800a8fa:	89a3      	ldrh	r3, [r4, #12]
 800a8fc:	059b      	lsls	r3, r3, #22
 800a8fe:	d402      	bmi.n	800a906 <_putc_r+0x56>
 800a900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a902:	f7fe f911 	bl	8008b28 <__retarget_lock_release_recursive>
 800a906:	4628      	mov	r0, r5
 800a908:	bd70      	pop	{r4, r5, r6, pc}
 800a90a:	4629      	mov	r1, r5
 800a90c:	4622      	mov	r2, r4
 800a90e:	4630      	mov	r0, r6
 800a910:	f7fd ff77 	bl	8008802 <__swbuf_r>
 800a914:	4605      	mov	r5, r0
 800a916:	e7ed      	b.n	800a8f4 <_putc_r+0x44>

0800a918 <memmove>:
 800a918:	4288      	cmp	r0, r1
 800a91a:	b510      	push	{r4, lr}
 800a91c:	eb01 0402 	add.w	r4, r1, r2
 800a920:	d902      	bls.n	800a928 <memmove+0x10>
 800a922:	4284      	cmp	r4, r0
 800a924:	4623      	mov	r3, r4
 800a926:	d807      	bhi.n	800a938 <memmove+0x20>
 800a928:	1e43      	subs	r3, r0, #1
 800a92a:	42a1      	cmp	r1, r4
 800a92c:	d008      	beq.n	800a940 <memmove+0x28>
 800a92e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a932:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a936:	e7f8      	b.n	800a92a <memmove+0x12>
 800a938:	4402      	add	r2, r0
 800a93a:	4601      	mov	r1, r0
 800a93c:	428a      	cmp	r2, r1
 800a93e:	d100      	bne.n	800a942 <memmove+0x2a>
 800a940:	bd10      	pop	{r4, pc}
 800a942:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a946:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a94a:	e7f7      	b.n	800a93c <memmove+0x24>

0800a94c <_fstat_r>:
 800a94c:	b538      	push	{r3, r4, r5, lr}
 800a94e:	4d07      	ldr	r5, [pc, #28]	@ (800a96c <_fstat_r+0x20>)
 800a950:	2300      	movs	r3, #0
 800a952:	4604      	mov	r4, r0
 800a954:	4608      	mov	r0, r1
 800a956:	4611      	mov	r1, r2
 800a958:	602b      	str	r3, [r5, #0]
 800a95a:	f7f7 fe5f 	bl	800261c <_fstat>
 800a95e:	1c43      	adds	r3, r0, #1
 800a960:	d102      	bne.n	800a968 <_fstat_r+0x1c>
 800a962:	682b      	ldr	r3, [r5, #0]
 800a964:	b103      	cbz	r3, 800a968 <_fstat_r+0x1c>
 800a966:	6023      	str	r3, [r4, #0]
 800a968:	bd38      	pop	{r3, r4, r5, pc}
 800a96a:	bf00      	nop
 800a96c:	20000db8 	.word	0x20000db8

0800a970 <_isatty_r>:
 800a970:	b538      	push	{r3, r4, r5, lr}
 800a972:	4d06      	ldr	r5, [pc, #24]	@ (800a98c <_isatty_r+0x1c>)
 800a974:	2300      	movs	r3, #0
 800a976:	4604      	mov	r4, r0
 800a978:	4608      	mov	r0, r1
 800a97a:	602b      	str	r3, [r5, #0]
 800a97c:	f7f7 fe5e 	bl	800263c <_isatty>
 800a980:	1c43      	adds	r3, r0, #1
 800a982:	d102      	bne.n	800a98a <_isatty_r+0x1a>
 800a984:	682b      	ldr	r3, [r5, #0]
 800a986:	b103      	cbz	r3, 800a98a <_isatty_r+0x1a>
 800a988:	6023      	str	r3, [r4, #0]
 800a98a:	bd38      	pop	{r3, r4, r5, pc}
 800a98c:	20000db8 	.word	0x20000db8

0800a990 <_sbrk_r>:
 800a990:	b538      	push	{r3, r4, r5, lr}
 800a992:	4d06      	ldr	r5, [pc, #24]	@ (800a9ac <_sbrk_r+0x1c>)
 800a994:	2300      	movs	r3, #0
 800a996:	4604      	mov	r4, r0
 800a998:	4608      	mov	r0, r1
 800a99a:	602b      	str	r3, [r5, #0]
 800a99c:	f7f7 fe66 	bl	800266c <_sbrk>
 800a9a0:	1c43      	adds	r3, r0, #1
 800a9a2:	d102      	bne.n	800a9aa <_sbrk_r+0x1a>
 800a9a4:	682b      	ldr	r3, [r5, #0]
 800a9a6:	b103      	cbz	r3, 800a9aa <_sbrk_r+0x1a>
 800a9a8:	6023      	str	r3, [r4, #0]
 800a9aa:	bd38      	pop	{r3, r4, r5, pc}
 800a9ac:	20000db8 	.word	0x20000db8

0800a9b0 <abort>:
 800a9b0:	b508      	push	{r3, lr}
 800a9b2:	2006      	movs	r0, #6
 800a9b4:	f000 f88c 	bl	800aad0 <raise>
 800a9b8:	2001      	movs	r0, #1
 800a9ba:	f7f7 fdfb 	bl	80025b4 <_exit>

0800a9be <_calloc_r>:
 800a9be:	b570      	push	{r4, r5, r6, lr}
 800a9c0:	fba1 5402 	umull	r5, r4, r1, r2
 800a9c4:	b934      	cbnz	r4, 800a9d4 <_calloc_r+0x16>
 800a9c6:	4629      	mov	r1, r5
 800a9c8:	f7fe ffb2 	bl	8009930 <_malloc_r>
 800a9cc:	4606      	mov	r6, r0
 800a9ce:	b928      	cbnz	r0, 800a9dc <_calloc_r+0x1e>
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	bd70      	pop	{r4, r5, r6, pc}
 800a9d4:	220c      	movs	r2, #12
 800a9d6:	6002      	str	r2, [r0, #0]
 800a9d8:	2600      	movs	r6, #0
 800a9da:	e7f9      	b.n	800a9d0 <_calloc_r+0x12>
 800a9dc:	462a      	mov	r2, r5
 800a9de:	4621      	mov	r1, r4
 800a9e0:	f7fd ffa4 	bl	800892c <memset>
 800a9e4:	e7f4      	b.n	800a9d0 <_calloc_r+0x12>

0800a9e6 <__ascii_mbtowc>:
 800a9e6:	b082      	sub	sp, #8
 800a9e8:	b901      	cbnz	r1, 800a9ec <__ascii_mbtowc+0x6>
 800a9ea:	a901      	add	r1, sp, #4
 800a9ec:	b142      	cbz	r2, 800aa00 <__ascii_mbtowc+0x1a>
 800a9ee:	b14b      	cbz	r3, 800aa04 <__ascii_mbtowc+0x1e>
 800a9f0:	7813      	ldrb	r3, [r2, #0]
 800a9f2:	600b      	str	r3, [r1, #0]
 800a9f4:	7812      	ldrb	r2, [r2, #0]
 800a9f6:	1e10      	subs	r0, r2, #0
 800a9f8:	bf18      	it	ne
 800a9fa:	2001      	movne	r0, #1
 800a9fc:	b002      	add	sp, #8
 800a9fe:	4770      	bx	lr
 800aa00:	4610      	mov	r0, r2
 800aa02:	e7fb      	b.n	800a9fc <__ascii_mbtowc+0x16>
 800aa04:	f06f 0001 	mvn.w	r0, #1
 800aa08:	e7f8      	b.n	800a9fc <__ascii_mbtowc+0x16>

0800aa0a <_realloc_r>:
 800aa0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa0e:	4607      	mov	r7, r0
 800aa10:	4614      	mov	r4, r2
 800aa12:	460d      	mov	r5, r1
 800aa14:	b921      	cbnz	r1, 800aa20 <_realloc_r+0x16>
 800aa16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa1a:	4611      	mov	r1, r2
 800aa1c:	f7fe bf88 	b.w	8009930 <_malloc_r>
 800aa20:	b92a      	cbnz	r2, 800aa2e <_realloc_r+0x24>
 800aa22:	f7fe ff11 	bl	8009848 <_free_r>
 800aa26:	4625      	mov	r5, r4
 800aa28:	4628      	mov	r0, r5
 800aa2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa2e:	f000 f86b 	bl	800ab08 <_malloc_usable_size_r>
 800aa32:	4284      	cmp	r4, r0
 800aa34:	4606      	mov	r6, r0
 800aa36:	d802      	bhi.n	800aa3e <_realloc_r+0x34>
 800aa38:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa3c:	d8f4      	bhi.n	800aa28 <_realloc_r+0x1e>
 800aa3e:	4621      	mov	r1, r4
 800aa40:	4638      	mov	r0, r7
 800aa42:	f7fe ff75 	bl	8009930 <_malloc_r>
 800aa46:	4680      	mov	r8, r0
 800aa48:	b908      	cbnz	r0, 800aa4e <_realloc_r+0x44>
 800aa4a:	4645      	mov	r5, r8
 800aa4c:	e7ec      	b.n	800aa28 <_realloc_r+0x1e>
 800aa4e:	42b4      	cmp	r4, r6
 800aa50:	4622      	mov	r2, r4
 800aa52:	4629      	mov	r1, r5
 800aa54:	bf28      	it	cs
 800aa56:	4632      	movcs	r2, r6
 800aa58:	f7fe f86f 	bl	8008b3a <memcpy>
 800aa5c:	4629      	mov	r1, r5
 800aa5e:	4638      	mov	r0, r7
 800aa60:	f7fe fef2 	bl	8009848 <_free_r>
 800aa64:	e7f1      	b.n	800aa4a <_realloc_r+0x40>

0800aa66 <__ascii_wctomb>:
 800aa66:	4603      	mov	r3, r0
 800aa68:	4608      	mov	r0, r1
 800aa6a:	b141      	cbz	r1, 800aa7e <__ascii_wctomb+0x18>
 800aa6c:	2aff      	cmp	r2, #255	@ 0xff
 800aa6e:	d904      	bls.n	800aa7a <__ascii_wctomb+0x14>
 800aa70:	228a      	movs	r2, #138	@ 0x8a
 800aa72:	601a      	str	r2, [r3, #0]
 800aa74:	f04f 30ff 	mov.w	r0, #4294967295
 800aa78:	4770      	bx	lr
 800aa7a:	700a      	strb	r2, [r1, #0]
 800aa7c:	2001      	movs	r0, #1
 800aa7e:	4770      	bx	lr

0800aa80 <_raise_r>:
 800aa80:	291f      	cmp	r1, #31
 800aa82:	b538      	push	{r3, r4, r5, lr}
 800aa84:	4605      	mov	r5, r0
 800aa86:	460c      	mov	r4, r1
 800aa88:	d904      	bls.n	800aa94 <_raise_r+0x14>
 800aa8a:	2316      	movs	r3, #22
 800aa8c:	6003      	str	r3, [r0, #0]
 800aa8e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa92:	bd38      	pop	{r3, r4, r5, pc}
 800aa94:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aa96:	b112      	cbz	r2, 800aa9e <_raise_r+0x1e>
 800aa98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa9c:	b94b      	cbnz	r3, 800aab2 <_raise_r+0x32>
 800aa9e:	4628      	mov	r0, r5
 800aaa0:	f000 f830 	bl	800ab04 <_getpid_r>
 800aaa4:	4622      	mov	r2, r4
 800aaa6:	4601      	mov	r1, r0
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aaae:	f000 b817 	b.w	800aae0 <_kill_r>
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d00a      	beq.n	800aacc <_raise_r+0x4c>
 800aab6:	1c59      	adds	r1, r3, #1
 800aab8:	d103      	bne.n	800aac2 <_raise_r+0x42>
 800aaba:	2316      	movs	r3, #22
 800aabc:	6003      	str	r3, [r0, #0]
 800aabe:	2001      	movs	r0, #1
 800aac0:	e7e7      	b.n	800aa92 <_raise_r+0x12>
 800aac2:	2100      	movs	r1, #0
 800aac4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aac8:	4620      	mov	r0, r4
 800aaca:	4798      	blx	r3
 800aacc:	2000      	movs	r0, #0
 800aace:	e7e0      	b.n	800aa92 <_raise_r+0x12>

0800aad0 <raise>:
 800aad0:	4b02      	ldr	r3, [pc, #8]	@ (800aadc <raise+0xc>)
 800aad2:	4601      	mov	r1, r0
 800aad4:	6818      	ldr	r0, [r3, #0]
 800aad6:	f7ff bfd3 	b.w	800aa80 <_raise_r>
 800aada:	bf00      	nop
 800aadc:	2000001c 	.word	0x2000001c

0800aae0 <_kill_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	4d07      	ldr	r5, [pc, #28]	@ (800ab00 <_kill_r+0x20>)
 800aae4:	2300      	movs	r3, #0
 800aae6:	4604      	mov	r4, r0
 800aae8:	4608      	mov	r0, r1
 800aaea:	4611      	mov	r1, r2
 800aaec:	602b      	str	r3, [r5, #0]
 800aaee:	f7f7 fd51 	bl	8002594 <_kill>
 800aaf2:	1c43      	adds	r3, r0, #1
 800aaf4:	d102      	bne.n	800aafc <_kill_r+0x1c>
 800aaf6:	682b      	ldr	r3, [r5, #0]
 800aaf8:	b103      	cbz	r3, 800aafc <_kill_r+0x1c>
 800aafa:	6023      	str	r3, [r4, #0]
 800aafc:	bd38      	pop	{r3, r4, r5, pc}
 800aafe:	bf00      	nop
 800ab00:	20000db8 	.word	0x20000db8

0800ab04 <_getpid_r>:
 800ab04:	f7f7 bd3e 	b.w	8002584 <_getpid>

0800ab08 <_malloc_usable_size_r>:
 800ab08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab0c:	1f18      	subs	r0, r3, #4
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	bfbc      	itt	lt
 800ab12:	580b      	ldrlt	r3, [r1, r0]
 800ab14:	18c0      	addlt	r0, r0, r3
 800ab16:	4770      	bx	lr

0800ab18 <pow>:
 800ab18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab1a:	ed2d 8b02 	vpush	{d8}
 800ab1e:	eeb0 8a40 	vmov.f32	s16, s0
 800ab22:	eef0 8a60 	vmov.f32	s17, s1
 800ab26:	ec55 4b11 	vmov	r4, r5, d1
 800ab2a:	f000 fb15 	bl	800b158 <__ieee754_pow>
 800ab2e:	4622      	mov	r2, r4
 800ab30:	462b      	mov	r3, r5
 800ab32:	4620      	mov	r0, r4
 800ab34:	4629      	mov	r1, r5
 800ab36:	ec57 6b10 	vmov	r6, r7, d0
 800ab3a:	f7f6 f80f 	bl	8000b5c <__aeabi_dcmpun>
 800ab3e:	2800      	cmp	r0, #0
 800ab40:	d13b      	bne.n	800abba <pow+0xa2>
 800ab42:	ec51 0b18 	vmov	r0, r1, d8
 800ab46:	2200      	movs	r2, #0
 800ab48:	2300      	movs	r3, #0
 800ab4a:	f7f5 ffd5 	bl	8000af8 <__aeabi_dcmpeq>
 800ab4e:	b1b8      	cbz	r0, 800ab80 <pow+0x68>
 800ab50:	2200      	movs	r2, #0
 800ab52:	2300      	movs	r3, #0
 800ab54:	4620      	mov	r0, r4
 800ab56:	4629      	mov	r1, r5
 800ab58:	f7f5 ffce 	bl	8000af8 <__aeabi_dcmpeq>
 800ab5c:	2800      	cmp	r0, #0
 800ab5e:	d146      	bne.n	800abee <pow+0xd6>
 800ab60:	ec45 4b10 	vmov	d0, r4, r5
 800ab64:	f000 fa14 	bl	800af90 <finite>
 800ab68:	b338      	cbz	r0, 800abba <pow+0xa2>
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	4620      	mov	r0, r4
 800ab70:	4629      	mov	r1, r5
 800ab72:	f7f5 ffcb 	bl	8000b0c <__aeabi_dcmplt>
 800ab76:	b300      	cbz	r0, 800abba <pow+0xa2>
 800ab78:	f7fd ffaa 	bl	8008ad0 <__errno>
 800ab7c:	2322      	movs	r3, #34	@ 0x22
 800ab7e:	e01b      	b.n	800abb8 <pow+0xa0>
 800ab80:	ec47 6b10 	vmov	d0, r6, r7
 800ab84:	f000 fa04 	bl	800af90 <finite>
 800ab88:	b9e0      	cbnz	r0, 800abc4 <pow+0xac>
 800ab8a:	eeb0 0a48 	vmov.f32	s0, s16
 800ab8e:	eef0 0a68 	vmov.f32	s1, s17
 800ab92:	f000 f9fd 	bl	800af90 <finite>
 800ab96:	b1a8      	cbz	r0, 800abc4 <pow+0xac>
 800ab98:	ec45 4b10 	vmov	d0, r4, r5
 800ab9c:	f000 f9f8 	bl	800af90 <finite>
 800aba0:	b180      	cbz	r0, 800abc4 <pow+0xac>
 800aba2:	4632      	mov	r2, r6
 800aba4:	463b      	mov	r3, r7
 800aba6:	4630      	mov	r0, r6
 800aba8:	4639      	mov	r1, r7
 800abaa:	f7f5 ffd7 	bl	8000b5c <__aeabi_dcmpun>
 800abae:	2800      	cmp	r0, #0
 800abb0:	d0e2      	beq.n	800ab78 <pow+0x60>
 800abb2:	f7fd ff8d 	bl	8008ad0 <__errno>
 800abb6:	2321      	movs	r3, #33	@ 0x21
 800abb8:	6003      	str	r3, [r0, #0]
 800abba:	ecbd 8b02 	vpop	{d8}
 800abbe:	ec47 6b10 	vmov	d0, r6, r7
 800abc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc4:	2200      	movs	r2, #0
 800abc6:	2300      	movs	r3, #0
 800abc8:	4630      	mov	r0, r6
 800abca:	4639      	mov	r1, r7
 800abcc:	f7f5 ff94 	bl	8000af8 <__aeabi_dcmpeq>
 800abd0:	2800      	cmp	r0, #0
 800abd2:	d0f2      	beq.n	800abba <pow+0xa2>
 800abd4:	eeb0 0a48 	vmov.f32	s0, s16
 800abd8:	eef0 0a68 	vmov.f32	s1, s17
 800abdc:	f000 f9d8 	bl	800af90 <finite>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	d0ea      	beq.n	800abba <pow+0xa2>
 800abe4:	ec45 4b10 	vmov	d0, r4, r5
 800abe8:	f000 f9d2 	bl	800af90 <finite>
 800abec:	e7c3      	b.n	800ab76 <pow+0x5e>
 800abee:	4f01      	ldr	r7, [pc, #4]	@ (800abf4 <pow+0xdc>)
 800abf0:	2600      	movs	r6, #0
 800abf2:	e7e2      	b.n	800abba <pow+0xa2>
 800abf4:	3ff00000 	.word	0x3ff00000

0800abf8 <sqrt>:
 800abf8:	b538      	push	{r3, r4, r5, lr}
 800abfa:	ed2d 8b02 	vpush	{d8}
 800abfe:	ec55 4b10 	vmov	r4, r5, d0
 800ac02:	f000 f9d1 	bl	800afa8 <__ieee754_sqrt>
 800ac06:	4622      	mov	r2, r4
 800ac08:	462b      	mov	r3, r5
 800ac0a:	4620      	mov	r0, r4
 800ac0c:	4629      	mov	r1, r5
 800ac0e:	eeb0 8a40 	vmov.f32	s16, s0
 800ac12:	eef0 8a60 	vmov.f32	s17, s1
 800ac16:	f7f5 ffa1 	bl	8000b5c <__aeabi_dcmpun>
 800ac1a:	b990      	cbnz	r0, 800ac42 <sqrt+0x4a>
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	2300      	movs	r3, #0
 800ac20:	4620      	mov	r0, r4
 800ac22:	4629      	mov	r1, r5
 800ac24:	f7f5 ff72 	bl	8000b0c <__aeabi_dcmplt>
 800ac28:	b158      	cbz	r0, 800ac42 <sqrt+0x4a>
 800ac2a:	f7fd ff51 	bl	8008ad0 <__errno>
 800ac2e:	2321      	movs	r3, #33	@ 0x21
 800ac30:	6003      	str	r3, [r0, #0]
 800ac32:	2200      	movs	r2, #0
 800ac34:	2300      	movs	r3, #0
 800ac36:	4610      	mov	r0, r2
 800ac38:	4619      	mov	r1, r3
 800ac3a:	f7f5 fe1f 	bl	800087c <__aeabi_ddiv>
 800ac3e:	ec41 0b18 	vmov	d8, r0, r1
 800ac42:	eeb0 0a48 	vmov.f32	s0, s16
 800ac46:	eef0 0a68 	vmov.f32	s1, s17
 800ac4a:	ecbd 8b02 	vpop	{d8}
 800ac4e:	bd38      	pop	{r3, r4, r5, pc}

0800ac50 <atan>:
 800ac50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac54:	ec55 4b10 	vmov	r4, r5, d0
 800ac58:	4bbf      	ldr	r3, [pc, #764]	@ (800af58 <atan+0x308>)
 800ac5a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ac5e:	429e      	cmp	r6, r3
 800ac60:	46ab      	mov	fp, r5
 800ac62:	d918      	bls.n	800ac96 <atan+0x46>
 800ac64:	4bbd      	ldr	r3, [pc, #756]	@ (800af5c <atan+0x30c>)
 800ac66:	429e      	cmp	r6, r3
 800ac68:	d801      	bhi.n	800ac6e <atan+0x1e>
 800ac6a:	d109      	bne.n	800ac80 <atan+0x30>
 800ac6c:	b144      	cbz	r4, 800ac80 <atan+0x30>
 800ac6e:	4622      	mov	r2, r4
 800ac70:	462b      	mov	r3, r5
 800ac72:	4620      	mov	r0, r4
 800ac74:	4629      	mov	r1, r5
 800ac76:	f7f5 fb21 	bl	80002bc <__adddf3>
 800ac7a:	4604      	mov	r4, r0
 800ac7c:	460d      	mov	r5, r1
 800ac7e:	e006      	b.n	800ac8e <atan+0x3e>
 800ac80:	f1bb 0f00 	cmp.w	fp, #0
 800ac84:	f340 812b 	ble.w	800aede <atan+0x28e>
 800ac88:	a597      	add	r5, pc, #604	@ (adr r5, 800aee8 <atan+0x298>)
 800ac8a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ac8e:	ec45 4b10 	vmov	d0, r4, r5
 800ac92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac96:	4bb2      	ldr	r3, [pc, #712]	@ (800af60 <atan+0x310>)
 800ac98:	429e      	cmp	r6, r3
 800ac9a:	d813      	bhi.n	800acc4 <atan+0x74>
 800ac9c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800aca0:	429e      	cmp	r6, r3
 800aca2:	d80c      	bhi.n	800acbe <atan+0x6e>
 800aca4:	a392      	add	r3, pc, #584	@ (adr r3, 800aef0 <atan+0x2a0>)
 800aca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acaa:	4620      	mov	r0, r4
 800acac:	4629      	mov	r1, r5
 800acae:	f7f5 fb05 	bl	80002bc <__adddf3>
 800acb2:	4bac      	ldr	r3, [pc, #688]	@ (800af64 <atan+0x314>)
 800acb4:	2200      	movs	r2, #0
 800acb6:	f7f5 ff47 	bl	8000b48 <__aeabi_dcmpgt>
 800acba:	2800      	cmp	r0, #0
 800acbc:	d1e7      	bne.n	800ac8e <atan+0x3e>
 800acbe:	f04f 3aff 	mov.w	sl, #4294967295
 800acc2:	e029      	b.n	800ad18 <atan+0xc8>
 800acc4:	f000 f95c 	bl	800af80 <fabs>
 800acc8:	4ba7      	ldr	r3, [pc, #668]	@ (800af68 <atan+0x318>)
 800acca:	429e      	cmp	r6, r3
 800accc:	ec55 4b10 	vmov	r4, r5, d0
 800acd0:	f200 80bc 	bhi.w	800ae4c <atan+0x1fc>
 800acd4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800acd8:	429e      	cmp	r6, r3
 800acda:	f200 809e 	bhi.w	800ae1a <atan+0x1ca>
 800acde:	4622      	mov	r2, r4
 800ace0:	462b      	mov	r3, r5
 800ace2:	4620      	mov	r0, r4
 800ace4:	4629      	mov	r1, r5
 800ace6:	f7f5 fae9 	bl	80002bc <__adddf3>
 800acea:	4b9e      	ldr	r3, [pc, #632]	@ (800af64 <atan+0x314>)
 800acec:	2200      	movs	r2, #0
 800acee:	f7f5 fae3 	bl	80002b8 <__aeabi_dsub>
 800acf2:	2200      	movs	r2, #0
 800acf4:	4606      	mov	r6, r0
 800acf6:	460f      	mov	r7, r1
 800acf8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800acfc:	4620      	mov	r0, r4
 800acfe:	4629      	mov	r1, r5
 800ad00:	f7f5 fadc 	bl	80002bc <__adddf3>
 800ad04:	4602      	mov	r2, r0
 800ad06:	460b      	mov	r3, r1
 800ad08:	4630      	mov	r0, r6
 800ad0a:	4639      	mov	r1, r7
 800ad0c:	f7f5 fdb6 	bl	800087c <__aeabi_ddiv>
 800ad10:	f04f 0a00 	mov.w	sl, #0
 800ad14:	4604      	mov	r4, r0
 800ad16:	460d      	mov	r5, r1
 800ad18:	4622      	mov	r2, r4
 800ad1a:	462b      	mov	r3, r5
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	4629      	mov	r1, r5
 800ad20:	f7f5 fc82 	bl	8000628 <__aeabi_dmul>
 800ad24:	4602      	mov	r2, r0
 800ad26:	460b      	mov	r3, r1
 800ad28:	4680      	mov	r8, r0
 800ad2a:	4689      	mov	r9, r1
 800ad2c:	f7f5 fc7c 	bl	8000628 <__aeabi_dmul>
 800ad30:	a371      	add	r3, pc, #452	@ (adr r3, 800aef8 <atan+0x2a8>)
 800ad32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad36:	4606      	mov	r6, r0
 800ad38:	460f      	mov	r7, r1
 800ad3a:	f7f5 fc75 	bl	8000628 <__aeabi_dmul>
 800ad3e:	a370      	add	r3, pc, #448	@ (adr r3, 800af00 <atan+0x2b0>)
 800ad40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad44:	f7f5 faba 	bl	80002bc <__adddf3>
 800ad48:	4632      	mov	r2, r6
 800ad4a:	463b      	mov	r3, r7
 800ad4c:	f7f5 fc6c 	bl	8000628 <__aeabi_dmul>
 800ad50:	a36d      	add	r3, pc, #436	@ (adr r3, 800af08 <atan+0x2b8>)
 800ad52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad56:	f7f5 fab1 	bl	80002bc <__adddf3>
 800ad5a:	4632      	mov	r2, r6
 800ad5c:	463b      	mov	r3, r7
 800ad5e:	f7f5 fc63 	bl	8000628 <__aeabi_dmul>
 800ad62:	a36b      	add	r3, pc, #428	@ (adr r3, 800af10 <atan+0x2c0>)
 800ad64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad68:	f7f5 faa8 	bl	80002bc <__adddf3>
 800ad6c:	4632      	mov	r2, r6
 800ad6e:	463b      	mov	r3, r7
 800ad70:	f7f5 fc5a 	bl	8000628 <__aeabi_dmul>
 800ad74:	a368      	add	r3, pc, #416	@ (adr r3, 800af18 <atan+0x2c8>)
 800ad76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7a:	f7f5 fa9f 	bl	80002bc <__adddf3>
 800ad7e:	4632      	mov	r2, r6
 800ad80:	463b      	mov	r3, r7
 800ad82:	f7f5 fc51 	bl	8000628 <__aeabi_dmul>
 800ad86:	a366      	add	r3, pc, #408	@ (adr r3, 800af20 <atan+0x2d0>)
 800ad88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad8c:	f7f5 fa96 	bl	80002bc <__adddf3>
 800ad90:	4642      	mov	r2, r8
 800ad92:	464b      	mov	r3, r9
 800ad94:	f7f5 fc48 	bl	8000628 <__aeabi_dmul>
 800ad98:	a363      	add	r3, pc, #396	@ (adr r3, 800af28 <atan+0x2d8>)
 800ad9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad9e:	4680      	mov	r8, r0
 800ada0:	4689      	mov	r9, r1
 800ada2:	4630      	mov	r0, r6
 800ada4:	4639      	mov	r1, r7
 800ada6:	f7f5 fc3f 	bl	8000628 <__aeabi_dmul>
 800adaa:	a361      	add	r3, pc, #388	@ (adr r3, 800af30 <atan+0x2e0>)
 800adac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb0:	f7f5 fa82 	bl	80002b8 <__aeabi_dsub>
 800adb4:	4632      	mov	r2, r6
 800adb6:	463b      	mov	r3, r7
 800adb8:	f7f5 fc36 	bl	8000628 <__aeabi_dmul>
 800adbc:	a35e      	add	r3, pc, #376	@ (adr r3, 800af38 <atan+0x2e8>)
 800adbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc2:	f7f5 fa79 	bl	80002b8 <__aeabi_dsub>
 800adc6:	4632      	mov	r2, r6
 800adc8:	463b      	mov	r3, r7
 800adca:	f7f5 fc2d 	bl	8000628 <__aeabi_dmul>
 800adce:	a35c      	add	r3, pc, #368	@ (adr r3, 800af40 <atan+0x2f0>)
 800add0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add4:	f7f5 fa70 	bl	80002b8 <__aeabi_dsub>
 800add8:	4632      	mov	r2, r6
 800adda:	463b      	mov	r3, r7
 800addc:	f7f5 fc24 	bl	8000628 <__aeabi_dmul>
 800ade0:	a359      	add	r3, pc, #356	@ (adr r3, 800af48 <atan+0x2f8>)
 800ade2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade6:	f7f5 fa67 	bl	80002b8 <__aeabi_dsub>
 800adea:	4632      	mov	r2, r6
 800adec:	463b      	mov	r3, r7
 800adee:	f7f5 fc1b 	bl	8000628 <__aeabi_dmul>
 800adf2:	4602      	mov	r2, r0
 800adf4:	460b      	mov	r3, r1
 800adf6:	4640      	mov	r0, r8
 800adf8:	4649      	mov	r1, r9
 800adfa:	f7f5 fa5f 	bl	80002bc <__adddf3>
 800adfe:	4622      	mov	r2, r4
 800ae00:	462b      	mov	r3, r5
 800ae02:	f7f5 fc11 	bl	8000628 <__aeabi_dmul>
 800ae06:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	d148      	bne.n	800aea2 <atan+0x252>
 800ae10:	4620      	mov	r0, r4
 800ae12:	4629      	mov	r1, r5
 800ae14:	f7f5 fa50 	bl	80002b8 <__aeabi_dsub>
 800ae18:	e72f      	b.n	800ac7a <atan+0x2a>
 800ae1a:	4b52      	ldr	r3, [pc, #328]	@ (800af64 <atan+0x314>)
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	4620      	mov	r0, r4
 800ae20:	4629      	mov	r1, r5
 800ae22:	f7f5 fa49 	bl	80002b8 <__aeabi_dsub>
 800ae26:	4b4f      	ldr	r3, [pc, #316]	@ (800af64 <atan+0x314>)
 800ae28:	4606      	mov	r6, r0
 800ae2a:	460f      	mov	r7, r1
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	4620      	mov	r0, r4
 800ae30:	4629      	mov	r1, r5
 800ae32:	f7f5 fa43 	bl	80002bc <__adddf3>
 800ae36:	4602      	mov	r2, r0
 800ae38:	460b      	mov	r3, r1
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	4639      	mov	r1, r7
 800ae3e:	f7f5 fd1d 	bl	800087c <__aeabi_ddiv>
 800ae42:	f04f 0a01 	mov.w	sl, #1
 800ae46:	4604      	mov	r4, r0
 800ae48:	460d      	mov	r5, r1
 800ae4a:	e765      	b.n	800ad18 <atan+0xc8>
 800ae4c:	4b47      	ldr	r3, [pc, #284]	@ (800af6c <atan+0x31c>)
 800ae4e:	429e      	cmp	r6, r3
 800ae50:	d21c      	bcs.n	800ae8c <atan+0x23c>
 800ae52:	4b47      	ldr	r3, [pc, #284]	@ (800af70 <atan+0x320>)
 800ae54:	2200      	movs	r2, #0
 800ae56:	4620      	mov	r0, r4
 800ae58:	4629      	mov	r1, r5
 800ae5a:	f7f5 fa2d 	bl	80002b8 <__aeabi_dsub>
 800ae5e:	4b44      	ldr	r3, [pc, #272]	@ (800af70 <atan+0x320>)
 800ae60:	4606      	mov	r6, r0
 800ae62:	460f      	mov	r7, r1
 800ae64:	2200      	movs	r2, #0
 800ae66:	4620      	mov	r0, r4
 800ae68:	4629      	mov	r1, r5
 800ae6a:	f7f5 fbdd 	bl	8000628 <__aeabi_dmul>
 800ae6e:	4b3d      	ldr	r3, [pc, #244]	@ (800af64 <atan+0x314>)
 800ae70:	2200      	movs	r2, #0
 800ae72:	f7f5 fa23 	bl	80002bc <__adddf3>
 800ae76:	4602      	mov	r2, r0
 800ae78:	460b      	mov	r3, r1
 800ae7a:	4630      	mov	r0, r6
 800ae7c:	4639      	mov	r1, r7
 800ae7e:	f7f5 fcfd 	bl	800087c <__aeabi_ddiv>
 800ae82:	f04f 0a02 	mov.w	sl, #2
 800ae86:	4604      	mov	r4, r0
 800ae88:	460d      	mov	r5, r1
 800ae8a:	e745      	b.n	800ad18 <atan+0xc8>
 800ae8c:	4622      	mov	r2, r4
 800ae8e:	462b      	mov	r3, r5
 800ae90:	4938      	ldr	r1, [pc, #224]	@ (800af74 <atan+0x324>)
 800ae92:	2000      	movs	r0, #0
 800ae94:	f7f5 fcf2 	bl	800087c <__aeabi_ddiv>
 800ae98:	f04f 0a03 	mov.w	sl, #3
 800ae9c:	4604      	mov	r4, r0
 800ae9e:	460d      	mov	r5, r1
 800aea0:	e73a      	b.n	800ad18 <atan+0xc8>
 800aea2:	4b35      	ldr	r3, [pc, #212]	@ (800af78 <atan+0x328>)
 800aea4:	4e35      	ldr	r6, [pc, #212]	@ (800af7c <atan+0x32c>)
 800aea6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800aeaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeae:	f7f5 fa03 	bl	80002b8 <__aeabi_dsub>
 800aeb2:	4622      	mov	r2, r4
 800aeb4:	462b      	mov	r3, r5
 800aeb6:	f7f5 f9ff 	bl	80002b8 <__aeabi_dsub>
 800aeba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800aebe:	4602      	mov	r2, r0
 800aec0:	460b      	mov	r3, r1
 800aec2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800aec6:	f7f5 f9f7 	bl	80002b8 <__aeabi_dsub>
 800aeca:	f1bb 0f00 	cmp.w	fp, #0
 800aece:	4604      	mov	r4, r0
 800aed0:	460d      	mov	r5, r1
 800aed2:	f6bf aedc 	bge.w	800ac8e <atan+0x3e>
 800aed6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aeda:	461d      	mov	r5, r3
 800aedc:	e6d7      	b.n	800ac8e <atan+0x3e>
 800aede:	a51c      	add	r5, pc, #112	@ (adr r5, 800af50 <atan+0x300>)
 800aee0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aee4:	e6d3      	b.n	800ac8e <atan+0x3e>
 800aee6:	bf00      	nop
 800aee8:	54442d18 	.word	0x54442d18
 800aeec:	3ff921fb 	.word	0x3ff921fb
 800aef0:	8800759c 	.word	0x8800759c
 800aef4:	7e37e43c 	.word	0x7e37e43c
 800aef8:	e322da11 	.word	0xe322da11
 800aefc:	3f90ad3a 	.word	0x3f90ad3a
 800af00:	24760deb 	.word	0x24760deb
 800af04:	3fa97b4b 	.word	0x3fa97b4b
 800af08:	a0d03d51 	.word	0xa0d03d51
 800af0c:	3fb10d66 	.word	0x3fb10d66
 800af10:	c54c206e 	.word	0xc54c206e
 800af14:	3fb745cd 	.word	0x3fb745cd
 800af18:	920083ff 	.word	0x920083ff
 800af1c:	3fc24924 	.word	0x3fc24924
 800af20:	5555550d 	.word	0x5555550d
 800af24:	3fd55555 	.word	0x3fd55555
 800af28:	2c6a6c2f 	.word	0x2c6a6c2f
 800af2c:	bfa2b444 	.word	0xbfa2b444
 800af30:	52defd9a 	.word	0x52defd9a
 800af34:	3fadde2d 	.word	0x3fadde2d
 800af38:	af749a6d 	.word	0xaf749a6d
 800af3c:	3fb3b0f2 	.word	0x3fb3b0f2
 800af40:	fe231671 	.word	0xfe231671
 800af44:	3fbc71c6 	.word	0x3fbc71c6
 800af48:	9998ebc4 	.word	0x9998ebc4
 800af4c:	3fc99999 	.word	0x3fc99999
 800af50:	54442d18 	.word	0x54442d18
 800af54:	bff921fb 	.word	0xbff921fb
 800af58:	440fffff 	.word	0x440fffff
 800af5c:	7ff00000 	.word	0x7ff00000
 800af60:	3fdbffff 	.word	0x3fdbffff
 800af64:	3ff00000 	.word	0x3ff00000
 800af68:	3ff2ffff 	.word	0x3ff2ffff
 800af6c:	40038000 	.word	0x40038000
 800af70:	3ff80000 	.word	0x3ff80000
 800af74:	bff00000 	.word	0xbff00000
 800af78:	0800c478 	.word	0x0800c478
 800af7c:	0800c498 	.word	0x0800c498

0800af80 <fabs>:
 800af80:	ec51 0b10 	vmov	r0, r1, d0
 800af84:	4602      	mov	r2, r0
 800af86:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800af8a:	ec43 2b10 	vmov	d0, r2, r3
 800af8e:	4770      	bx	lr

0800af90 <finite>:
 800af90:	b082      	sub	sp, #8
 800af92:	ed8d 0b00 	vstr	d0, [sp]
 800af96:	9801      	ldr	r0, [sp, #4]
 800af98:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800af9c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800afa0:	0fc0      	lsrs	r0, r0, #31
 800afa2:	b002      	add	sp, #8
 800afa4:	4770      	bx	lr
	...

0800afa8 <__ieee754_sqrt>:
 800afa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afac:	4a66      	ldr	r2, [pc, #408]	@ (800b148 <__ieee754_sqrt+0x1a0>)
 800afae:	ec55 4b10 	vmov	r4, r5, d0
 800afb2:	43aa      	bics	r2, r5
 800afb4:	462b      	mov	r3, r5
 800afb6:	4621      	mov	r1, r4
 800afb8:	d110      	bne.n	800afdc <__ieee754_sqrt+0x34>
 800afba:	4622      	mov	r2, r4
 800afbc:	4620      	mov	r0, r4
 800afbe:	4629      	mov	r1, r5
 800afc0:	f7f5 fb32 	bl	8000628 <__aeabi_dmul>
 800afc4:	4602      	mov	r2, r0
 800afc6:	460b      	mov	r3, r1
 800afc8:	4620      	mov	r0, r4
 800afca:	4629      	mov	r1, r5
 800afcc:	f7f5 f976 	bl	80002bc <__adddf3>
 800afd0:	4604      	mov	r4, r0
 800afd2:	460d      	mov	r5, r1
 800afd4:	ec45 4b10 	vmov	d0, r4, r5
 800afd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afdc:	2d00      	cmp	r5, #0
 800afde:	dc0e      	bgt.n	800affe <__ieee754_sqrt+0x56>
 800afe0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800afe4:	4322      	orrs	r2, r4
 800afe6:	d0f5      	beq.n	800afd4 <__ieee754_sqrt+0x2c>
 800afe8:	b19d      	cbz	r5, 800b012 <__ieee754_sqrt+0x6a>
 800afea:	4622      	mov	r2, r4
 800afec:	4620      	mov	r0, r4
 800afee:	4629      	mov	r1, r5
 800aff0:	f7f5 f962 	bl	80002b8 <__aeabi_dsub>
 800aff4:	4602      	mov	r2, r0
 800aff6:	460b      	mov	r3, r1
 800aff8:	f7f5 fc40 	bl	800087c <__aeabi_ddiv>
 800affc:	e7e8      	b.n	800afd0 <__ieee754_sqrt+0x28>
 800affe:	152a      	asrs	r2, r5, #20
 800b000:	d115      	bne.n	800b02e <__ieee754_sqrt+0x86>
 800b002:	2000      	movs	r0, #0
 800b004:	e009      	b.n	800b01a <__ieee754_sqrt+0x72>
 800b006:	0acb      	lsrs	r3, r1, #11
 800b008:	3a15      	subs	r2, #21
 800b00a:	0549      	lsls	r1, r1, #21
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d0fa      	beq.n	800b006 <__ieee754_sqrt+0x5e>
 800b010:	e7f7      	b.n	800b002 <__ieee754_sqrt+0x5a>
 800b012:	462a      	mov	r2, r5
 800b014:	e7fa      	b.n	800b00c <__ieee754_sqrt+0x64>
 800b016:	005b      	lsls	r3, r3, #1
 800b018:	3001      	adds	r0, #1
 800b01a:	02dc      	lsls	r4, r3, #11
 800b01c:	d5fb      	bpl.n	800b016 <__ieee754_sqrt+0x6e>
 800b01e:	1e44      	subs	r4, r0, #1
 800b020:	1b12      	subs	r2, r2, r4
 800b022:	f1c0 0420 	rsb	r4, r0, #32
 800b026:	fa21 f404 	lsr.w	r4, r1, r4
 800b02a:	4323      	orrs	r3, r4
 800b02c:	4081      	lsls	r1, r0
 800b02e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b032:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b036:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b03a:	07d2      	lsls	r2, r2, #31
 800b03c:	bf5c      	itt	pl
 800b03e:	005b      	lslpl	r3, r3, #1
 800b040:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b044:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b048:	bf58      	it	pl
 800b04a:	0049      	lslpl	r1, r1, #1
 800b04c:	2600      	movs	r6, #0
 800b04e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b052:	107f      	asrs	r7, r7, #1
 800b054:	0049      	lsls	r1, r1, #1
 800b056:	2016      	movs	r0, #22
 800b058:	4632      	mov	r2, r6
 800b05a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b05e:	1915      	adds	r5, r2, r4
 800b060:	429d      	cmp	r5, r3
 800b062:	bfde      	ittt	le
 800b064:	192a      	addle	r2, r5, r4
 800b066:	1b5b      	suble	r3, r3, r5
 800b068:	1936      	addle	r6, r6, r4
 800b06a:	0fcd      	lsrs	r5, r1, #31
 800b06c:	3801      	subs	r0, #1
 800b06e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b072:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b076:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b07a:	d1f0      	bne.n	800b05e <__ieee754_sqrt+0xb6>
 800b07c:	4605      	mov	r5, r0
 800b07e:	2420      	movs	r4, #32
 800b080:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b084:	4293      	cmp	r3, r2
 800b086:	eb0c 0e00 	add.w	lr, ip, r0
 800b08a:	dc02      	bgt.n	800b092 <__ieee754_sqrt+0xea>
 800b08c:	d113      	bne.n	800b0b6 <__ieee754_sqrt+0x10e>
 800b08e:	458e      	cmp	lr, r1
 800b090:	d811      	bhi.n	800b0b6 <__ieee754_sqrt+0x10e>
 800b092:	f1be 0f00 	cmp.w	lr, #0
 800b096:	eb0e 000c 	add.w	r0, lr, ip
 800b09a:	da3f      	bge.n	800b11c <__ieee754_sqrt+0x174>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	db3d      	blt.n	800b11c <__ieee754_sqrt+0x174>
 800b0a0:	f102 0801 	add.w	r8, r2, #1
 800b0a4:	1a9b      	subs	r3, r3, r2
 800b0a6:	458e      	cmp	lr, r1
 800b0a8:	bf88      	it	hi
 800b0aa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b0ae:	eba1 010e 	sub.w	r1, r1, lr
 800b0b2:	4465      	add	r5, ip
 800b0b4:	4642      	mov	r2, r8
 800b0b6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b0ba:	3c01      	subs	r4, #1
 800b0bc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b0c0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b0c4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b0c8:	d1dc      	bne.n	800b084 <__ieee754_sqrt+0xdc>
 800b0ca:	4319      	orrs	r1, r3
 800b0cc:	d01b      	beq.n	800b106 <__ieee754_sqrt+0x15e>
 800b0ce:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800b14c <__ieee754_sqrt+0x1a4>
 800b0d2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800b150 <__ieee754_sqrt+0x1a8>
 800b0d6:	e9da 0100 	ldrd	r0, r1, [sl]
 800b0da:	e9db 2300 	ldrd	r2, r3, [fp]
 800b0de:	f7f5 f8eb 	bl	80002b8 <__aeabi_dsub>
 800b0e2:	e9da 8900 	ldrd	r8, r9, [sl]
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	460b      	mov	r3, r1
 800b0ea:	4640      	mov	r0, r8
 800b0ec:	4649      	mov	r1, r9
 800b0ee:	f7f5 fd17 	bl	8000b20 <__aeabi_dcmple>
 800b0f2:	b140      	cbz	r0, 800b106 <__ieee754_sqrt+0x15e>
 800b0f4:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b0f8:	e9da 0100 	ldrd	r0, r1, [sl]
 800b0fc:	e9db 2300 	ldrd	r2, r3, [fp]
 800b100:	d10e      	bne.n	800b120 <__ieee754_sqrt+0x178>
 800b102:	3601      	adds	r6, #1
 800b104:	4625      	mov	r5, r4
 800b106:	1073      	asrs	r3, r6, #1
 800b108:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800b10c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800b110:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800b114:	086b      	lsrs	r3, r5, #1
 800b116:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800b11a:	e759      	b.n	800afd0 <__ieee754_sqrt+0x28>
 800b11c:	4690      	mov	r8, r2
 800b11e:	e7c1      	b.n	800b0a4 <__ieee754_sqrt+0xfc>
 800b120:	f7f5 f8cc 	bl	80002bc <__adddf3>
 800b124:	e9da 8900 	ldrd	r8, r9, [sl]
 800b128:	4602      	mov	r2, r0
 800b12a:	460b      	mov	r3, r1
 800b12c:	4640      	mov	r0, r8
 800b12e:	4649      	mov	r1, r9
 800b130:	f7f5 fcec 	bl	8000b0c <__aeabi_dcmplt>
 800b134:	b120      	cbz	r0, 800b140 <__ieee754_sqrt+0x198>
 800b136:	1cab      	adds	r3, r5, #2
 800b138:	bf08      	it	eq
 800b13a:	3601      	addeq	r6, #1
 800b13c:	3502      	adds	r5, #2
 800b13e:	e7e2      	b.n	800b106 <__ieee754_sqrt+0x15e>
 800b140:	1c6b      	adds	r3, r5, #1
 800b142:	f023 0501 	bic.w	r5, r3, #1
 800b146:	e7de      	b.n	800b106 <__ieee754_sqrt+0x15e>
 800b148:	7ff00000 	.word	0x7ff00000
 800b14c:	0800c4c0 	.word	0x0800c4c0
 800b150:	0800c4b8 	.word	0x0800c4b8
 800b154:	00000000 	.word	0x00000000

0800b158 <__ieee754_pow>:
 800b158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b15c:	b091      	sub	sp, #68	@ 0x44
 800b15e:	ed8d 1b00 	vstr	d1, [sp]
 800b162:	e9dd 1900 	ldrd	r1, r9, [sp]
 800b166:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800b16a:	ea5a 0001 	orrs.w	r0, sl, r1
 800b16e:	ec57 6b10 	vmov	r6, r7, d0
 800b172:	d113      	bne.n	800b19c <__ieee754_pow+0x44>
 800b174:	19b3      	adds	r3, r6, r6
 800b176:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800b17a:	4152      	adcs	r2, r2
 800b17c:	4298      	cmp	r0, r3
 800b17e:	4b9a      	ldr	r3, [pc, #616]	@ (800b3e8 <__ieee754_pow+0x290>)
 800b180:	4193      	sbcs	r3, r2
 800b182:	f080 84ee 	bcs.w	800bb62 <__ieee754_pow+0xa0a>
 800b186:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b18a:	4630      	mov	r0, r6
 800b18c:	4639      	mov	r1, r7
 800b18e:	f7f5 f895 	bl	80002bc <__adddf3>
 800b192:	ec41 0b10 	vmov	d0, r0, r1
 800b196:	b011      	add	sp, #68	@ 0x44
 800b198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b19c:	4a93      	ldr	r2, [pc, #588]	@ (800b3ec <__ieee754_pow+0x294>)
 800b19e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800b1a2:	4295      	cmp	r5, r2
 800b1a4:	46b8      	mov	r8, r7
 800b1a6:	4633      	mov	r3, r6
 800b1a8:	d80a      	bhi.n	800b1c0 <__ieee754_pow+0x68>
 800b1aa:	d104      	bne.n	800b1b6 <__ieee754_pow+0x5e>
 800b1ac:	2e00      	cmp	r6, #0
 800b1ae:	d1ea      	bne.n	800b186 <__ieee754_pow+0x2e>
 800b1b0:	45aa      	cmp	sl, r5
 800b1b2:	d8e8      	bhi.n	800b186 <__ieee754_pow+0x2e>
 800b1b4:	e001      	b.n	800b1ba <__ieee754_pow+0x62>
 800b1b6:	4592      	cmp	sl, r2
 800b1b8:	d802      	bhi.n	800b1c0 <__ieee754_pow+0x68>
 800b1ba:	4592      	cmp	sl, r2
 800b1bc:	d10f      	bne.n	800b1de <__ieee754_pow+0x86>
 800b1be:	b171      	cbz	r1, 800b1de <__ieee754_pow+0x86>
 800b1c0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800b1c4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800b1c8:	ea58 0803 	orrs.w	r8, r8, r3
 800b1cc:	d1db      	bne.n	800b186 <__ieee754_pow+0x2e>
 800b1ce:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b1d2:	18db      	adds	r3, r3, r3
 800b1d4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b1d8:	4152      	adcs	r2, r2
 800b1da:	4598      	cmp	r8, r3
 800b1dc:	e7cf      	b.n	800b17e <__ieee754_pow+0x26>
 800b1de:	f1b8 0f00 	cmp.w	r8, #0
 800b1e2:	46ab      	mov	fp, r5
 800b1e4:	da43      	bge.n	800b26e <__ieee754_pow+0x116>
 800b1e6:	4a82      	ldr	r2, [pc, #520]	@ (800b3f0 <__ieee754_pow+0x298>)
 800b1e8:	4592      	cmp	sl, r2
 800b1ea:	d856      	bhi.n	800b29a <__ieee754_pow+0x142>
 800b1ec:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b1f0:	4592      	cmp	sl, r2
 800b1f2:	f240 84c5 	bls.w	800bb80 <__ieee754_pow+0xa28>
 800b1f6:	ea4f 522a 	mov.w	r2, sl, asr #20
 800b1fa:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b1fe:	2a14      	cmp	r2, #20
 800b200:	dd18      	ble.n	800b234 <__ieee754_pow+0xdc>
 800b202:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b206:	fa21 f402 	lsr.w	r4, r1, r2
 800b20a:	fa04 f202 	lsl.w	r2, r4, r2
 800b20e:	428a      	cmp	r2, r1
 800b210:	f040 84b6 	bne.w	800bb80 <__ieee754_pow+0xa28>
 800b214:	f004 0401 	and.w	r4, r4, #1
 800b218:	f1c4 0402 	rsb	r4, r4, #2
 800b21c:	2900      	cmp	r1, #0
 800b21e:	d159      	bne.n	800b2d4 <__ieee754_pow+0x17c>
 800b220:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800b224:	d148      	bne.n	800b2b8 <__ieee754_pow+0x160>
 800b226:	4632      	mov	r2, r6
 800b228:	463b      	mov	r3, r7
 800b22a:	4630      	mov	r0, r6
 800b22c:	4639      	mov	r1, r7
 800b22e:	f7f5 f9fb 	bl	8000628 <__aeabi_dmul>
 800b232:	e7ae      	b.n	800b192 <__ieee754_pow+0x3a>
 800b234:	2900      	cmp	r1, #0
 800b236:	d14c      	bne.n	800b2d2 <__ieee754_pow+0x17a>
 800b238:	f1c2 0214 	rsb	r2, r2, #20
 800b23c:	fa4a f402 	asr.w	r4, sl, r2
 800b240:	fa04 f202 	lsl.w	r2, r4, r2
 800b244:	4552      	cmp	r2, sl
 800b246:	f040 8498 	bne.w	800bb7a <__ieee754_pow+0xa22>
 800b24a:	f004 0401 	and.w	r4, r4, #1
 800b24e:	f1c4 0402 	rsb	r4, r4, #2
 800b252:	4a68      	ldr	r2, [pc, #416]	@ (800b3f4 <__ieee754_pow+0x29c>)
 800b254:	4592      	cmp	sl, r2
 800b256:	d1e3      	bne.n	800b220 <__ieee754_pow+0xc8>
 800b258:	f1b9 0f00 	cmp.w	r9, #0
 800b25c:	f280 8489 	bge.w	800bb72 <__ieee754_pow+0xa1a>
 800b260:	4964      	ldr	r1, [pc, #400]	@ (800b3f4 <__ieee754_pow+0x29c>)
 800b262:	4632      	mov	r2, r6
 800b264:	463b      	mov	r3, r7
 800b266:	2000      	movs	r0, #0
 800b268:	f7f5 fb08 	bl	800087c <__aeabi_ddiv>
 800b26c:	e791      	b.n	800b192 <__ieee754_pow+0x3a>
 800b26e:	2400      	movs	r4, #0
 800b270:	bb81      	cbnz	r1, 800b2d4 <__ieee754_pow+0x17c>
 800b272:	4a5e      	ldr	r2, [pc, #376]	@ (800b3ec <__ieee754_pow+0x294>)
 800b274:	4592      	cmp	sl, r2
 800b276:	d1ec      	bne.n	800b252 <__ieee754_pow+0xfa>
 800b278:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800b27c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800b280:	431a      	orrs	r2, r3
 800b282:	f000 846e 	beq.w	800bb62 <__ieee754_pow+0xa0a>
 800b286:	4b5c      	ldr	r3, [pc, #368]	@ (800b3f8 <__ieee754_pow+0x2a0>)
 800b288:	429d      	cmp	r5, r3
 800b28a:	d908      	bls.n	800b29e <__ieee754_pow+0x146>
 800b28c:	f1b9 0f00 	cmp.w	r9, #0
 800b290:	f280 846b 	bge.w	800bb6a <__ieee754_pow+0xa12>
 800b294:	2000      	movs	r0, #0
 800b296:	2100      	movs	r1, #0
 800b298:	e77b      	b.n	800b192 <__ieee754_pow+0x3a>
 800b29a:	2402      	movs	r4, #2
 800b29c:	e7e8      	b.n	800b270 <__ieee754_pow+0x118>
 800b29e:	f1b9 0f00 	cmp.w	r9, #0
 800b2a2:	f04f 0000 	mov.w	r0, #0
 800b2a6:	f04f 0100 	mov.w	r1, #0
 800b2aa:	f6bf af72 	bge.w	800b192 <__ieee754_pow+0x3a>
 800b2ae:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b2b2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b2b6:	e76c      	b.n	800b192 <__ieee754_pow+0x3a>
 800b2b8:	4a50      	ldr	r2, [pc, #320]	@ (800b3fc <__ieee754_pow+0x2a4>)
 800b2ba:	4591      	cmp	r9, r2
 800b2bc:	d10a      	bne.n	800b2d4 <__ieee754_pow+0x17c>
 800b2be:	f1b8 0f00 	cmp.w	r8, #0
 800b2c2:	db07      	blt.n	800b2d4 <__ieee754_pow+0x17c>
 800b2c4:	ec47 6b10 	vmov	d0, r6, r7
 800b2c8:	b011      	add	sp, #68	@ 0x44
 800b2ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ce:	f7ff be6b 	b.w	800afa8 <__ieee754_sqrt>
 800b2d2:	2400      	movs	r4, #0
 800b2d4:	ec47 6b10 	vmov	d0, r6, r7
 800b2d8:	9302      	str	r3, [sp, #8]
 800b2da:	f7ff fe51 	bl	800af80 <fabs>
 800b2de:	9b02      	ldr	r3, [sp, #8]
 800b2e0:	ec51 0b10 	vmov	r0, r1, d0
 800b2e4:	bb43      	cbnz	r3, 800b338 <__ieee754_pow+0x1e0>
 800b2e6:	4b43      	ldr	r3, [pc, #268]	@ (800b3f4 <__ieee754_pow+0x29c>)
 800b2e8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800b2ec:	429a      	cmp	r2, r3
 800b2ee:	d000      	beq.n	800b2f2 <__ieee754_pow+0x19a>
 800b2f0:	bb15      	cbnz	r5, 800b338 <__ieee754_pow+0x1e0>
 800b2f2:	f1b9 0f00 	cmp.w	r9, #0
 800b2f6:	da05      	bge.n	800b304 <__ieee754_pow+0x1ac>
 800b2f8:	4602      	mov	r2, r0
 800b2fa:	460b      	mov	r3, r1
 800b2fc:	2000      	movs	r0, #0
 800b2fe:	493d      	ldr	r1, [pc, #244]	@ (800b3f4 <__ieee754_pow+0x29c>)
 800b300:	f7f5 fabc 	bl	800087c <__aeabi_ddiv>
 800b304:	f1b8 0f00 	cmp.w	r8, #0
 800b308:	f6bf af43 	bge.w	800b192 <__ieee754_pow+0x3a>
 800b30c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b310:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b314:	4325      	orrs	r5, r4
 800b316:	d108      	bne.n	800b32a <__ieee754_pow+0x1d2>
 800b318:	4602      	mov	r2, r0
 800b31a:	460b      	mov	r3, r1
 800b31c:	4610      	mov	r0, r2
 800b31e:	4619      	mov	r1, r3
 800b320:	f7f4 ffca 	bl	80002b8 <__aeabi_dsub>
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	e79e      	b.n	800b268 <__ieee754_pow+0x110>
 800b32a:	2c01      	cmp	r4, #1
 800b32c:	f47f af31 	bne.w	800b192 <__ieee754_pow+0x3a>
 800b330:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b334:	4619      	mov	r1, r3
 800b336:	e72c      	b.n	800b192 <__ieee754_pow+0x3a>
 800b338:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800b33c:	3b01      	subs	r3, #1
 800b33e:	ea53 0204 	orrs.w	r2, r3, r4
 800b342:	d102      	bne.n	800b34a <__ieee754_pow+0x1f2>
 800b344:	4632      	mov	r2, r6
 800b346:	463b      	mov	r3, r7
 800b348:	e7e8      	b.n	800b31c <__ieee754_pow+0x1c4>
 800b34a:	3c01      	subs	r4, #1
 800b34c:	431c      	orrs	r4, r3
 800b34e:	d016      	beq.n	800b37e <__ieee754_pow+0x226>
 800b350:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b3d8 <__ieee754_pow+0x280>
 800b354:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800b358:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b35c:	f240 8110 	bls.w	800b580 <__ieee754_pow+0x428>
 800b360:	4b27      	ldr	r3, [pc, #156]	@ (800b400 <__ieee754_pow+0x2a8>)
 800b362:	459a      	cmp	sl, r3
 800b364:	4b24      	ldr	r3, [pc, #144]	@ (800b3f8 <__ieee754_pow+0x2a0>)
 800b366:	d916      	bls.n	800b396 <__ieee754_pow+0x23e>
 800b368:	429d      	cmp	r5, r3
 800b36a:	d80b      	bhi.n	800b384 <__ieee754_pow+0x22c>
 800b36c:	f1b9 0f00 	cmp.w	r9, #0
 800b370:	da0b      	bge.n	800b38a <__ieee754_pow+0x232>
 800b372:	2000      	movs	r0, #0
 800b374:	b011      	add	sp, #68	@ 0x44
 800b376:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b37a:	f000 bce9 	b.w	800bd50 <__math_oflow>
 800b37e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800b3e0 <__ieee754_pow+0x288>
 800b382:	e7e7      	b.n	800b354 <__ieee754_pow+0x1fc>
 800b384:	f1b9 0f00 	cmp.w	r9, #0
 800b388:	dcf3      	bgt.n	800b372 <__ieee754_pow+0x21a>
 800b38a:	2000      	movs	r0, #0
 800b38c:	b011      	add	sp, #68	@ 0x44
 800b38e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b392:	f000 bcd5 	b.w	800bd40 <__math_uflow>
 800b396:	429d      	cmp	r5, r3
 800b398:	d20c      	bcs.n	800b3b4 <__ieee754_pow+0x25c>
 800b39a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	f7f5 fbb3 	bl	8000b0c <__aeabi_dcmplt>
 800b3a6:	3800      	subs	r0, #0
 800b3a8:	bf18      	it	ne
 800b3aa:	2001      	movne	r0, #1
 800b3ac:	f1b9 0f00 	cmp.w	r9, #0
 800b3b0:	daec      	bge.n	800b38c <__ieee754_pow+0x234>
 800b3b2:	e7df      	b.n	800b374 <__ieee754_pow+0x21c>
 800b3b4:	4b0f      	ldr	r3, [pc, #60]	@ (800b3f4 <__ieee754_pow+0x29c>)
 800b3b6:	429d      	cmp	r5, r3
 800b3b8:	f04f 0200 	mov.w	r2, #0
 800b3bc:	d922      	bls.n	800b404 <__ieee754_pow+0x2ac>
 800b3be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	f7f5 fba2 	bl	8000b0c <__aeabi_dcmplt>
 800b3c8:	3800      	subs	r0, #0
 800b3ca:	bf18      	it	ne
 800b3cc:	2001      	movne	r0, #1
 800b3ce:	f1b9 0f00 	cmp.w	r9, #0
 800b3d2:	dccf      	bgt.n	800b374 <__ieee754_pow+0x21c>
 800b3d4:	e7da      	b.n	800b38c <__ieee754_pow+0x234>
 800b3d6:	bf00      	nop
 800b3d8:	00000000 	.word	0x00000000
 800b3dc:	3ff00000 	.word	0x3ff00000
 800b3e0:	00000000 	.word	0x00000000
 800b3e4:	bff00000 	.word	0xbff00000
 800b3e8:	fff00000 	.word	0xfff00000
 800b3ec:	7ff00000 	.word	0x7ff00000
 800b3f0:	433fffff 	.word	0x433fffff
 800b3f4:	3ff00000 	.word	0x3ff00000
 800b3f8:	3fefffff 	.word	0x3fefffff
 800b3fc:	3fe00000 	.word	0x3fe00000
 800b400:	43f00000 	.word	0x43f00000
 800b404:	4b5a      	ldr	r3, [pc, #360]	@ (800b570 <__ieee754_pow+0x418>)
 800b406:	f7f4 ff57 	bl	80002b8 <__aeabi_dsub>
 800b40a:	a351      	add	r3, pc, #324	@ (adr r3, 800b550 <__ieee754_pow+0x3f8>)
 800b40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b410:	4604      	mov	r4, r0
 800b412:	460d      	mov	r5, r1
 800b414:	f7f5 f908 	bl	8000628 <__aeabi_dmul>
 800b418:	a34f      	add	r3, pc, #316	@ (adr r3, 800b558 <__ieee754_pow+0x400>)
 800b41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b41e:	4606      	mov	r6, r0
 800b420:	460f      	mov	r7, r1
 800b422:	4620      	mov	r0, r4
 800b424:	4629      	mov	r1, r5
 800b426:	f7f5 f8ff 	bl	8000628 <__aeabi_dmul>
 800b42a:	4b52      	ldr	r3, [pc, #328]	@ (800b574 <__ieee754_pow+0x41c>)
 800b42c:	4682      	mov	sl, r0
 800b42e:	468b      	mov	fp, r1
 800b430:	2200      	movs	r2, #0
 800b432:	4620      	mov	r0, r4
 800b434:	4629      	mov	r1, r5
 800b436:	f7f5 f8f7 	bl	8000628 <__aeabi_dmul>
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	a148      	add	r1, pc, #288	@ (adr r1, 800b560 <__ieee754_pow+0x408>)
 800b440:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b444:	f7f4 ff38 	bl	80002b8 <__aeabi_dsub>
 800b448:	4622      	mov	r2, r4
 800b44a:	462b      	mov	r3, r5
 800b44c:	f7f5 f8ec 	bl	8000628 <__aeabi_dmul>
 800b450:	4602      	mov	r2, r0
 800b452:	460b      	mov	r3, r1
 800b454:	2000      	movs	r0, #0
 800b456:	4948      	ldr	r1, [pc, #288]	@ (800b578 <__ieee754_pow+0x420>)
 800b458:	f7f4 ff2e 	bl	80002b8 <__aeabi_dsub>
 800b45c:	4622      	mov	r2, r4
 800b45e:	4680      	mov	r8, r0
 800b460:	4689      	mov	r9, r1
 800b462:	462b      	mov	r3, r5
 800b464:	4620      	mov	r0, r4
 800b466:	4629      	mov	r1, r5
 800b468:	f7f5 f8de 	bl	8000628 <__aeabi_dmul>
 800b46c:	4602      	mov	r2, r0
 800b46e:	460b      	mov	r3, r1
 800b470:	4640      	mov	r0, r8
 800b472:	4649      	mov	r1, r9
 800b474:	f7f5 f8d8 	bl	8000628 <__aeabi_dmul>
 800b478:	a33b      	add	r3, pc, #236	@ (adr r3, 800b568 <__ieee754_pow+0x410>)
 800b47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47e:	f7f5 f8d3 	bl	8000628 <__aeabi_dmul>
 800b482:	4602      	mov	r2, r0
 800b484:	460b      	mov	r3, r1
 800b486:	4650      	mov	r0, sl
 800b488:	4659      	mov	r1, fp
 800b48a:	f7f4 ff15 	bl	80002b8 <__aeabi_dsub>
 800b48e:	4602      	mov	r2, r0
 800b490:	460b      	mov	r3, r1
 800b492:	4680      	mov	r8, r0
 800b494:	4689      	mov	r9, r1
 800b496:	4630      	mov	r0, r6
 800b498:	4639      	mov	r1, r7
 800b49a:	f7f4 ff0f 	bl	80002bc <__adddf3>
 800b49e:	2400      	movs	r4, #0
 800b4a0:	4632      	mov	r2, r6
 800b4a2:	463b      	mov	r3, r7
 800b4a4:	4620      	mov	r0, r4
 800b4a6:	460d      	mov	r5, r1
 800b4a8:	f7f4 ff06 	bl	80002b8 <__aeabi_dsub>
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	4640      	mov	r0, r8
 800b4b2:	4649      	mov	r1, r9
 800b4b4:	f7f4 ff00 	bl	80002b8 <__aeabi_dsub>
 800b4b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	9304      	str	r3, [sp, #16]
 800b4c4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b4c8:	4606      	mov	r6, r0
 800b4ca:	460f      	mov	r7, r1
 800b4cc:	465b      	mov	r3, fp
 800b4ce:	4652      	mov	r2, sl
 800b4d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4d4:	f7f4 fef0 	bl	80002b8 <__aeabi_dsub>
 800b4d8:	4622      	mov	r2, r4
 800b4da:	462b      	mov	r3, r5
 800b4dc:	f7f5 f8a4 	bl	8000628 <__aeabi_dmul>
 800b4e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4e4:	4680      	mov	r8, r0
 800b4e6:	4689      	mov	r9, r1
 800b4e8:	4630      	mov	r0, r6
 800b4ea:	4639      	mov	r1, r7
 800b4ec:	f7f5 f89c 	bl	8000628 <__aeabi_dmul>
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	460b      	mov	r3, r1
 800b4f4:	4640      	mov	r0, r8
 800b4f6:	4649      	mov	r1, r9
 800b4f8:	f7f4 fee0 	bl	80002bc <__adddf3>
 800b4fc:	465b      	mov	r3, fp
 800b4fe:	4606      	mov	r6, r0
 800b500:	460f      	mov	r7, r1
 800b502:	4652      	mov	r2, sl
 800b504:	4620      	mov	r0, r4
 800b506:	4629      	mov	r1, r5
 800b508:	f7f5 f88e 	bl	8000628 <__aeabi_dmul>
 800b50c:	460b      	mov	r3, r1
 800b50e:	4602      	mov	r2, r0
 800b510:	4680      	mov	r8, r0
 800b512:	4689      	mov	r9, r1
 800b514:	4630      	mov	r0, r6
 800b516:	4639      	mov	r1, r7
 800b518:	f7f4 fed0 	bl	80002bc <__adddf3>
 800b51c:	4b17      	ldr	r3, [pc, #92]	@ (800b57c <__ieee754_pow+0x424>)
 800b51e:	4299      	cmp	r1, r3
 800b520:	4604      	mov	r4, r0
 800b522:	460d      	mov	r5, r1
 800b524:	468b      	mov	fp, r1
 800b526:	f340 820b 	ble.w	800b940 <__ieee754_pow+0x7e8>
 800b52a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b52e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b532:	4303      	orrs	r3, r0
 800b534:	f000 81ea 	beq.w	800b90c <__ieee754_pow+0x7b4>
 800b538:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b53c:	2200      	movs	r2, #0
 800b53e:	2300      	movs	r3, #0
 800b540:	f7f5 fae4 	bl	8000b0c <__aeabi_dcmplt>
 800b544:	3800      	subs	r0, #0
 800b546:	bf18      	it	ne
 800b548:	2001      	movne	r0, #1
 800b54a:	e713      	b.n	800b374 <__ieee754_pow+0x21c>
 800b54c:	f3af 8000 	nop.w
 800b550:	60000000 	.word	0x60000000
 800b554:	3ff71547 	.word	0x3ff71547
 800b558:	f85ddf44 	.word	0xf85ddf44
 800b55c:	3e54ae0b 	.word	0x3e54ae0b
 800b560:	55555555 	.word	0x55555555
 800b564:	3fd55555 	.word	0x3fd55555
 800b568:	652b82fe 	.word	0x652b82fe
 800b56c:	3ff71547 	.word	0x3ff71547
 800b570:	3ff00000 	.word	0x3ff00000
 800b574:	3fd00000 	.word	0x3fd00000
 800b578:	3fe00000 	.word	0x3fe00000
 800b57c:	408fffff 	.word	0x408fffff
 800b580:	4bd5      	ldr	r3, [pc, #852]	@ (800b8d8 <__ieee754_pow+0x780>)
 800b582:	ea08 0303 	and.w	r3, r8, r3
 800b586:	2200      	movs	r2, #0
 800b588:	b92b      	cbnz	r3, 800b596 <__ieee754_pow+0x43e>
 800b58a:	4bd4      	ldr	r3, [pc, #848]	@ (800b8dc <__ieee754_pow+0x784>)
 800b58c:	f7f5 f84c 	bl	8000628 <__aeabi_dmul>
 800b590:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800b594:	468b      	mov	fp, r1
 800b596:	ea4f 532b 	mov.w	r3, fp, asr #20
 800b59a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b59e:	4413      	add	r3, r2
 800b5a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5a2:	4bcf      	ldr	r3, [pc, #828]	@ (800b8e0 <__ieee754_pow+0x788>)
 800b5a4:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800b5a8:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800b5ac:	459b      	cmp	fp, r3
 800b5ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b5b2:	dd08      	ble.n	800b5c6 <__ieee754_pow+0x46e>
 800b5b4:	4bcb      	ldr	r3, [pc, #812]	@ (800b8e4 <__ieee754_pow+0x78c>)
 800b5b6:	459b      	cmp	fp, r3
 800b5b8:	f340 81a5 	ble.w	800b906 <__ieee754_pow+0x7ae>
 800b5bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5be:	3301      	adds	r3, #1
 800b5c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5c2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b5c6:	f04f 0a00 	mov.w	sl, #0
 800b5ca:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800b5ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b5d0:	4bc5      	ldr	r3, [pc, #788]	@ (800b8e8 <__ieee754_pow+0x790>)
 800b5d2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b5d6:	ed93 7b00 	vldr	d7, [r3]
 800b5da:	4629      	mov	r1, r5
 800b5dc:	ec53 2b17 	vmov	r2, r3, d7
 800b5e0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b5e4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b5e8:	f7f4 fe66 	bl	80002b8 <__aeabi_dsub>
 800b5ec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b5f0:	4606      	mov	r6, r0
 800b5f2:	460f      	mov	r7, r1
 800b5f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5f8:	f7f4 fe60 	bl	80002bc <__adddf3>
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	2000      	movs	r0, #0
 800b602:	49ba      	ldr	r1, [pc, #744]	@ (800b8ec <__ieee754_pow+0x794>)
 800b604:	f7f5 f93a 	bl	800087c <__aeabi_ddiv>
 800b608:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b60c:	4602      	mov	r2, r0
 800b60e:	460b      	mov	r3, r1
 800b610:	4630      	mov	r0, r6
 800b612:	4639      	mov	r1, r7
 800b614:	f7f5 f808 	bl	8000628 <__aeabi_dmul>
 800b618:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b61c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800b620:	106d      	asrs	r5, r5, #1
 800b622:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b626:	f04f 0b00 	mov.w	fp, #0
 800b62a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b62e:	4661      	mov	r1, ip
 800b630:	2200      	movs	r2, #0
 800b632:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800b636:	4658      	mov	r0, fp
 800b638:	46e1      	mov	r9, ip
 800b63a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800b63e:	4614      	mov	r4, r2
 800b640:	461d      	mov	r5, r3
 800b642:	f7f4 fff1 	bl	8000628 <__aeabi_dmul>
 800b646:	4602      	mov	r2, r0
 800b648:	460b      	mov	r3, r1
 800b64a:	4630      	mov	r0, r6
 800b64c:	4639      	mov	r1, r7
 800b64e:	f7f4 fe33 	bl	80002b8 <__aeabi_dsub>
 800b652:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b656:	4606      	mov	r6, r0
 800b658:	460f      	mov	r7, r1
 800b65a:	4620      	mov	r0, r4
 800b65c:	4629      	mov	r1, r5
 800b65e:	f7f4 fe2b 	bl	80002b8 <__aeabi_dsub>
 800b662:	4602      	mov	r2, r0
 800b664:	460b      	mov	r3, r1
 800b666:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b66a:	f7f4 fe25 	bl	80002b8 <__aeabi_dsub>
 800b66e:	465a      	mov	r2, fp
 800b670:	464b      	mov	r3, r9
 800b672:	f7f4 ffd9 	bl	8000628 <__aeabi_dmul>
 800b676:	4602      	mov	r2, r0
 800b678:	460b      	mov	r3, r1
 800b67a:	4630      	mov	r0, r6
 800b67c:	4639      	mov	r1, r7
 800b67e:	f7f4 fe1b 	bl	80002b8 <__aeabi_dsub>
 800b682:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b686:	f7f4 ffcf 	bl	8000628 <__aeabi_dmul>
 800b68a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b68e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b692:	4610      	mov	r0, r2
 800b694:	4619      	mov	r1, r3
 800b696:	f7f4 ffc7 	bl	8000628 <__aeabi_dmul>
 800b69a:	a37d      	add	r3, pc, #500	@ (adr r3, 800b890 <__ieee754_pow+0x738>)
 800b69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a0:	4604      	mov	r4, r0
 800b6a2:	460d      	mov	r5, r1
 800b6a4:	f7f4 ffc0 	bl	8000628 <__aeabi_dmul>
 800b6a8:	a37b      	add	r3, pc, #492	@ (adr r3, 800b898 <__ieee754_pow+0x740>)
 800b6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ae:	f7f4 fe05 	bl	80002bc <__adddf3>
 800b6b2:	4622      	mov	r2, r4
 800b6b4:	462b      	mov	r3, r5
 800b6b6:	f7f4 ffb7 	bl	8000628 <__aeabi_dmul>
 800b6ba:	a379      	add	r3, pc, #484	@ (adr r3, 800b8a0 <__ieee754_pow+0x748>)
 800b6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c0:	f7f4 fdfc 	bl	80002bc <__adddf3>
 800b6c4:	4622      	mov	r2, r4
 800b6c6:	462b      	mov	r3, r5
 800b6c8:	f7f4 ffae 	bl	8000628 <__aeabi_dmul>
 800b6cc:	a376      	add	r3, pc, #472	@ (adr r3, 800b8a8 <__ieee754_pow+0x750>)
 800b6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d2:	f7f4 fdf3 	bl	80002bc <__adddf3>
 800b6d6:	4622      	mov	r2, r4
 800b6d8:	462b      	mov	r3, r5
 800b6da:	f7f4 ffa5 	bl	8000628 <__aeabi_dmul>
 800b6de:	a374      	add	r3, pc, #464	@ (adr r3, 800b8b0 <__ieee754_pow+0x758>)
 800b6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e4:	f7f4 fdea 	bl	80002bc <__adddf3>
 800b6e8:	4622      	mov	r2, r4
 800b6ea:	462b      	mov	r3, r5
 800b6ec:	f7f4 ff9c 	bl	8000628 <__aeabi_dmul>
 800b6f0:	a371      	add	r3, pc, #452	@ (adr r3, 800b8b8 <__ieee754_pow+0x760>)
 800b6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f6:	f7f4 fde1 	bl	80002bc <__adddf3>
 800b6fa:	4622      	mov	r2, r4
 800b6fc:	4606      	mov	r6, r0
 800b6fe:	460f      	mov	r7, r1
 800b700:	462b      	mov	r3, r5
 800b702:	4620      	mov	r0, r4
 800b704:	4629      	mov	r1, r5
 800b706:	f7f4 ff8f 	bl	8000628 <__aeabi_dmul>
 800b70a:	4602      	mov	r2, r0
 800b70c:	460b      	mov	r3, r1
 800b70e:	4630      	mov	r0, r6
 800b710:	4639      	mov	r1, r7
 800b712:	f7f4 ff89 	bl	8000628 <__aeabi_dmul>
 800b716:	465a      	mov	r2, fp
 800b718:	4604      	mov	r4, r0
 800b71a:	460d      	mov	r5, r1
 800b71c:	464b      	mov	r3, r9
 800b71e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b722:	f7f4 fdcb 	bl	80002bc <__adddf3>
 800b726:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b72a:	f7f4 ff7d 	bl	8000628 <__aeabi_dmul>
 800b72e:	4622      	mov	r2, r4
 800b730:	462b      	mov	r3, r5
 800b732:	f7f4 fdc3 	bl	80002bc <__adddf3>
 800b736:	465a      	mov	r2, fp
 800b738:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b73c:	464b      	mov	r3, r9
 800b73e:	4658      	mov	r0, fp
 800b740:	4649      	mov	r1, r9
 800b742:	f7f4 ff71 	bl	8000628 <__aeabi_dmul>
 800b746:	4b6a      	ldr	r3, [pc, #424]	@ (800b8f0 <__ieee754_pow+0x798>)
 800b748:	2200      	movs	r2, #0
 800b74a:	4606      	mov	r6, r0
 800b74c:	460f      	mov	r7, r1
 800b74e:	f7f4 fdb5 	bl	80002bc <__adddf3>
 800b752:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b756:	f7f4 fdb1 	bl	80002bc <__adddf3>
 800b75a:	46d8      	mov	r8, fp
 800b75c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800b760:	460d      	mov	r5, r1
 800b762:	465a      	mov	r2, fp
 800b764:	460b      	mov	r3, r1
 800b766:	4640      	mov	r0, r8
 800b768:	4649      	mov	r1, r9
 800b76a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800b76e:	f7f4 ff5b 	bl	8000628 <__aeabi_dmul>
 800b772:	465c      	mov	r4, fp
 800b774:	4680      	mov	r8, r0
 800b776:	4689      	mov	r9, r1
 800b778:	4b5d      	ldr	r3, [pc, #372]	@ (800b8f0 <__ieee754_pow+0x798>)
 800b77a:	2200      	movs	r2, #0
 800b77c:	4620      	mov	r0, r4
 800b77e:	4629      	mov	r1, r5
 800b780:	f7f4 fd9a 	bl	80002b8 <__aeabi_dsub>
 800b784:	4632      	mov	r2, r6
 800b786:	463b      	mov	r3, r7
 800b788:	f7f4 fd96 	bl	80002b8 <__aeabi_dsub>
 800b78c:	4602      	mov	r2, r0
 800b78e:	460b      	mov	r3, r1
 800b790:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b794:	f7f4 fd90 	bl	80002b8 <__aeabi_dsub>
 800b798:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b79c:	f7f4 ff44 	bl	8000628 <__aeabi_dmul>
 800b7a0:	4622      	mov	r2, r4
 800b7a2:	4606      	mov	r6, r0
 800b7a4:	460f      	mov	r7, r1
 800b7a6:	462b      	mov	r3, r5
 800b7a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7ac:	f7f4 ff3c 	bl	8000628 <__aeabi_dmul>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4630      	mov	r0, r6
 800b7b6:	4639      	mov	r1, r7
 800b7b8:	f7f4 fd80 	bl	80002bc <__adddf3>
 800b7bc:	4606      	mov	r6, r0
 800b7be:	460f      	mov	r7, r1
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	4640      	mov	r0, r8
 800b7c6:	4649      	mov	r1, r9
 800b7c8:	f7f4 fd78 	bl	80002bc <__adddf3>
 800b7cc:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800b7d0:	a33b      	add	r3, pc, #236	@ (adr r3, 800b8c0 <__ieee754_pow+0x768>)
 800b7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d6:	4658      	mov	r0, fp
 800b7d8:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800b7dc:	460d      	mov	r5, r1
 800b7de:	f7f4 ff23 	bl	8000628 <__aeabi_dmul>
 800b7e2:	465c      	mov	r4, fp
 800b7e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7e8:	4642      	mov	r2, r8
 800b7ea:	464b      	mov	r3, r9
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	4629      	mov	r1, r5
 800b7f0:	f7f4 fd62 	bl	80002b8 <__aeabi_dsub>
 800b7f4:	4602      	mov	r2, r0
 800b7f6:	460b      	mov	r3, r1
 800b7f8:	4630      	mov	r0, r6
 800b7fa:	4639      	mov	r1, r7
 800b7fc:	f7f4 fd5c 	bl	80002b8 <__aeabi_dsub>
 800b800:	a331      	add	r3, pc, #196	@ (adr r3, 800b8c8 <__ieee754_pow+0x770>)
 800b802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b806:	f7f4 ff0f 	bl	8000628 <__aeabi_dmul>
 800b80a:	a331      	add	r3, pc, #196	@ (adr r3, 800b8d0 <__ieee754_pow+0x778>)
 800b80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b810:	4606      	mov	r6, r0
 800b812:	460f      	mov	r7, r1
 800b814:	4620      	mov	r0, r4
 800b816:	4629      	mov	r1, r5
 800b818:	f7f4 ff06 	bl	8000628 <__aeabi_dmul>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4630      	mov	r0, r6
 800b822:	4639      	mov	r1, r7
 800b824:	f7f4 fd4a 	bl	80002bc <__adddf3>
 800b828:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b82a:	4b32      	ldr	r3, [pc, #200]	@ (800b8f4 <__ieee754_pow+0x79c>)
 800b82c:	4413      	add	r3, r2
 800b82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b832:	f7f4 fd43 	bl	80002bc <__adddf3>
 800b836:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b83a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b83c:	f7f4 fe8a 	bl	8000554 <__aeabi_i2d>
 800b840:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b842:	4b2d      	ldr	r3, [pc, #180]	@ (800b8f8 <__ieee754_pow+0x7a0>)
 800b844:	4413      	add	r3, r2
 800b846:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b84a:	4606      	mov	r6, r0
 800b84c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b850:	460f      	mov	r7, r1
 800b852:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b856:	f7f4 fd31 	bl	80002bc <__adddf3>
 800b85a:	4642      	mov	r2, r8
 800b85c:	464b      	mov	r3, r9
 800b85e:	f7f4 fd2d 	bl	80002bc <__adddf3>
 800b862:	4632      	mov	r2, r6
 800b864:	463b      	mov	r3, r7
 800b866:	f7f4 fd29 	bl	80002bc <__adddf3>
 800b86a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800b86e:	4632      	mov	r2, r6
 800b870:	463b      	mov	r3, r7
 800b872:	4658      	mov	r0, fp
 800b874:	460d      	mov	r5, r1
 800b876:	f7f4 fd1f 	bl	80002b8 <__aeabi_dsub>
 800b87a:	4642      	mov	r2, r8
 800b87c:	464b      	mov	r3, r9
 800b87e:	f7f4 fd1b 	bl	80002b8 <__aeabi_dsub>
 800b882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b886:	f7f4 fd17 	bl	80002b8 <__aeabi_dsub>
 800b88a:	465c      	mov	r4, fp
 800b88c:	e036      	b.n	800b8fc <__ieee754_pow+0x7a4>
 800b88e:	bf00      	nop
 800b890:	4a454eef 	.word	0x4a454eef
 800b894:	3fca7e28 	.word	0x3fca7e28
 800b898:	93c9db65 	.word	0x93c9db65
 800b89c:	3fcd864a 	.word	0x3fcd864a
 800b8a0:	a91d4101 	.word	0xa91d4101
 800b8a4:	3fd17460 	.word	0x3fd17460
 800b8a8:	518f264d 	.word	0x518f264d
 800b8ac:	3fd55555 	.word	0x3fd55555
 800b8b0:	db6fabff 	.word	0xdb6fabff
 800b8b4:	3fdb6db6 	.word	0x3fdb6db6
 800b8b8:	33333303 	.word	0x33333303
 800b8bc:	3fe33333 	.word	0x3fe33333
 800b8c0:	e0000000 	.word	0xe0000000
 800b8c4:	3feec709 	.word	0x3feec709
 800b8c8:	dc3a03fd 	.word	0xdc3a03fd
 800b8cc:	3feec709 	.word	0x3feec709
 800b8d0:	145b01f5 	.word	0x145b01f5
 800b8d4:	be3e2fe0 	.word	0xbe3e2fe0
 800b8d8:	7ff00000 	.word	0x7ff00000
 800b8dc:	43400000 	.word	0x43400000
 800b8e0:	0003988e 	.word	0x0003988e
 800b8e4:	000bb679 	.word	0x000bb679
 800b8e8:	0800c4e8 	.word	0x0800c4e8
 800b8ec:	3ff00000 	.word	0x3ff00000
 800b8f0:	40080000 	.word	0x40080000
 800b8f4:	0800c4c8 	.word	0x0800c4c8
 800b8f8:	0800c4d8 	.word	0x0800c4d8
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	460b      	mov	r3, r1
 800b900:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b904:	e5d6      	b.n	800b4b4 <__ieee754_pow+0x35c>
 800b906:	f04f 0a01 	mov.w	sl, #1
 800b90a:	e65e      	b.n	800b5ca <__ieee754_pow+0x472>
 800b90c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800bbe4 <__ieee754_pow+0xa8c>)
 800b90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b912:	4630      	mov	r0, r6
 800b914:	4639      	mov	r1, r7
 800b916:	f7f4 fcd1 	bl	80002bc <__adddf3>
 800b91a:	4642      	mov	r2, r8
 800b91c:	e9cd 0100 	strd	r0, r1, [sp]
 800b920:	464b      	mov	r3, r9
 800b922:	4620      	mov	r0, r4
 800b924:	4629      	mov	r1, r5
 800b926:	f7f4 fcc7 	bl	80002b8 <__aeabi_dsub>
 800b92a:	4602      	mov	r2, r0
 800b92c:	460b      	mov	r3, r1
 800b92e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b932:	f7f5 f909 	bl	8000b48 <__aeabi_dcmpgt>
 800b936:	2800      	cmp	r0, #0
 800b938:	f47f adfe 	bne.w	800b538 <__ieee754_pow+0x3e0>
 800b93c:	4ba2      	ldr	r3, [pc, #648]	@ (800bbc8 <__ieee754_pow+0xa70>)
 800b93e:	e022      	b.n	800b986 <__ieee754_pow+0x82e>
 800b940:	4ca2      	ldr	r4, [pc, #648]	@ (800bbcc <__ieee754_pow+0xa74>)
 800b942:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b946:	42a3      	cmp	r3, r4
 800b948:	d919      	bls.n	800b97e <__ieee754_pow+0x826>
 800b94a:	4ba1      	ldr	r3, [pc, #644]	@ (800bbd0 <__ieee754_pow+0xa78>)
 800b94c:	440b      	add	r3, r1
 800b94e:	4303      	orrs	r3, r0
 800b950:	d009      	beq.n	800b966 <__ieee754_pow+0x80e>
 800b952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b956:	2200      	movs	r2, #0
 800b958:	2300      	movs	r3, #0
 800b95a:	f7f5 f8d7 	bl	8000b0c <__aeabi_dcmplt>
 800b95e:	3800      	subs	r0, #0
 800b960:	bf18      	it	ne
 800b962:	2001      	movne	r0, #1
 800b964:	e512      	b.n	800b38c <__ieee754_pow+0x234>
 800b966:	4642      	mov	r2, r8
 800b968:	464b      	mov	r3, r9
 800b96a:	f7f4 fca5 	bl	80002b8 <__aeabi_dsub>
 800b96e:	4632      	mov	r2, r6
 800b970:	463b      	mov	r3, r7
 800b972:	f7f5 f8df 	bl	8000b34 <__aeabi_dcmpge>
 800b976:	2800      	cmp	r0, #0
 800b978:	d1eb      	bne.n	800b952 <__ieee754_pow+0x7fa>
 800b97a:	4b96      	ldr	r3, [pc, #600]	@ (800bbd4 <__ieee754_pow+0xa7c>)
 800b97c:	e003      	b.n	800b986 <__ieee754_pow+0x82e>
 800b97e:	4a96      	ldr	r2, [pc, #600]	@ (800bbd8 <__ieee754_pow+0xa80>)
 800b980:	4293      	cmp	r3, r2
 800b982:	f240 80e7 	bls.w	800bb54 <__ieee754_pow+0x9fc>
 800b986:	151b      	asrs	r3, r3, #20
 800b988:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800b98c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800b990:	fa4a fa03 	asr.w	sl, sl, r3
 800b994:	44da      	add	sl, fp
 800b996:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b99a:	4890      	ldr	r0, [pc, #576]	@ (800bbdc <__ieee754_pow+0xa84>)
 800b99c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b9a0:	4108      	asrs	r0, r1
 800b9a2:	ea00 030a 	and.w	r3, r0, sl
 800b9a6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b9aa:	f1c1 0114 	rsb	r1, r1, #20
 800b9ae:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b9b2:	fa4a fa01 	asr.w	sl, sl, r1
 800b9b6:	f1bb 0f00 	cmp.w	fp, #0
 800b9ba:	4640      	mov	r0, r8
 800b9bc:	4649      	mov	r1, r9
 800b9be:	f04f 0200 	mov.w	r2, #0
 800b9c2:	bfb8      	it	lt
 800b9c4:	f1ca 0a00 	rsblt	sl, sl, #0
 800b9c8:	f7f4 fc76 	bl	80002b8 <__aeabi_dsub>
 800b9cc:	4680      	mov	r8, r0
 800b9ce:	4689      	mov	r9, r1
 800b9d0:	4632      	mov	r2, r6
 800b9d2:	463b      	mov	r3, r7
 800b9d4:	4640      	mov	r0, r8
 800b9d6:	4649      	mov	r1, r9
 800b9d8:	f7f4 fc70 	bl	80002bc <__adddf3>
 800b9dc:	2400      	movs	r4, #0
 800b9de:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb88 <__ieee754_pow+0xa30>)
 800b9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	460d      	mov	r5, r1
 800b9e8:	f7f4 fe1e 	bl	8000628 <__aeabi_dmul>
 800b9ec:	4642      	mov	r2, r8
 800b9ee:	e9cd 0100 	strd	r0, r1, [sp]
 800b9f2:	464b      	mov	r3, r9
 800b9f4:	4620      	mov	r0, r4
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	f7f4 fc5e 	bl	80002b8 <__aeabi_dsub>
 800b9fc:	4602      	mov	r2, r0
 800b9fe:	460b      	mov	r3, r1
 800ba00:	4630      	mov	r0, r6
 800ba02:	4639      	mov	r1, r7
 800ba04:	f7f4 fc58 	bl	80002b8 <__aeabi_dsub>
 800ba08:	a361      	add	r3, pc, #388	@ (adr r3, 800bb90 <__ieee754_pow+0xa38>)
 800ba0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba0e:	f7f4 fe0b 	bl	8000628 <__aeabi_dmul>
 800ba12:	a361      	add	r3, pc, #388	@ (adr r3, 800bb98 <__ieee754_pow+0xa40>)
 800ba14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba18:	4680      	mov	r8, r0
 800ba1a:	4689      	mov	r9, r1
 800ba1c:	4620      	mov	r0, r4
 800ba1e:	4629      	mov	r1, r5
 800ba20:	f7f4 fe02 	bl	8000628 <__aeabi_dmul>
 800ba24:	4602      	mov	r2, r0
 800ba26:	460b      	mov	r3, r1
 800ba28:	4640      	mov	r0, r8
 800ba2a:	4649      	mov	r1, r9
 800ba2c:	f7f4 fc46 	bl	80002bc <__adddf3>
 800ba30:	4604      	mov	r4, r0
 800ba32:	460d      	mov	r5, r1
 800ba34:	4602      	mov	r2, r0
 800ba36:	460b      	mov	r3, r1
 800ba38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba3c:	f7f4 fc3e 	bl	80002bc <__adddf3>
 800ba40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba44:	4680      	mov	r8, r0
 800ba46:	4689      	mov	r9, r1
 800ba48:	f7f4 fc36 	bl	80002b8 <__aeabi_dsub>
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	460b      	mov	r3, r1
 800ba50:	4620      	mov	r0, r4
 800ba52:	4629      	mov	r1, r5
 800ba54:	f7f4 fc30 	bl	80002b8 <__aeabi_dsub>
 800ba58:	4642      	mov	r2, r8
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	460f      	mov	r7, r1
 800ba5e:	464b      	mov	r3, r9
 800ba60:	4640      	mov	r0, r8
 800ba62:	4649      	mov	r1, r9
 800ba64:	f7f4 fde0 	bl	8000628 <__aeabi_dmul>
 800ba68:	a34d      	add	r3, pc, #308	@ (adr r3, 800bba0 <__ieee754_pow+0xa48>)
 800ba6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba6e:	4604      	mov	r4, r0
 800ba70:	460d      	mov	r5, r1
 800ba72:	f7f4 fdd9 	bl	8000628 <__aeabi_dmul>
 800ba76:	a34c      	add	r3, pc, #304	@ (adr r3, 800bba8 <__ieee754_pow+0xa50>)
 800ba78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7c:	f7f4 fc1c 	bl	80002b8 <__aeabi_dsub>
 800ba80:	4622      	mov	r2, r4
 800ba82:	462b      	mov	r3, r5
 800ba84:	f7f4 fdd0 	bl	8000628 <__aeabi_dmul>
 800ba88:	a349      	add	r3, pc, #292	@ (adr r3, 800bbb0 <__ieee754_pow+0xa58>)
 800ba8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba8e:	f7f4 fc15 	bl	80002bc <__adddf3>
 800ba92:	4622      	mov	r2, r4
 800ba94:	462b      	mov	r3, r5
 800ba96:	f7f4 fdc7 	bl	8000628 <__aeabi_dmul>
 800ba9a:	a347      	add	r3, pc, #284	@ (adr r3, 800bbb8 <__ieee754_pow+0xa60>)
 800ba9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa0:	f7f4 fc0a 	bl	80002b8 <__aeabi_dsub>
 800baa4:	4622      	mov	r2, r4
 800baa6:	462b      	mov	r3, r5
 800baa8:	f7f4 fdbe 	bl	8000628 <__aeabi_dmul>
 800baac:	a344      	add	r3, pc, #272	@ (adr r3, 800bbc0 <__ieee754_pow+0xa68>)
 800baae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab2:	f7f4 fc03 	bl	80002bc <__adddf3>
 800bab6:	4622      	mov	r2, r4
 800bab8:	462b      	mov	r3, r5
 800baba:	f7f4 fdb5 	bl	8000628 <__aeabi_dmul>
 800babe:	4602      	mov	r2, r0
 800bac0:	460b      	mov	r3, r1
 800bac2:	4640      	mov	r0, r8
 800bac4:	4649      	mov	r1, r9
 800bac6:	f7f4 fbf7 	bl	80002b8 <__aeabi_dsub>
 800baca:	4604      	mov	r4, r0
 800bacc:	460d      	mov	r5, r1
 800bace:	4602      	mov	r2, r0
 800bad0:	460b      	mov	r3, r1
 800bad2:	4640      	mov	r0, r8
 800bad4:	4649      	mov	r1, r9
 800bad6:	f7f4 fda7 	bl	8000628 <__aeabi_dmul>
 800bada:	2200      	movs	r2, #0
 800badc:	e9cd 0100 	strd	r0, r1, [sp]
 800bae0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bae4:	4620      	mov	r0, r4
 800bae6:	4629      	mov	r1, r5
 800bae8:	f7f4 fbe6 	bl	80002b8 <__aeabi_dsub>
 800baec:	4602      	mov	r2, r0
 800baee:	460b      	mov	r3, r1
 800baf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800baf4:	f7f4 fec2 	bl	800087c <__aeabi_ddiv>
 800baf8:	4632      	mov	r2, r6
 800bafa:	4604      	mov	r4, r0
 800bafc:	460d      	mov	r5, r1
 800bafe:	463b      	mov	r3, r7
 800bb00:	4640      	mov	r0, r8
 800bb02:	4649      	mov	r1, r9
 800bb04:	f7f4 fd90 	bl	8000628 <__aeabi_dmul>
 800bb08:	4632      	mov	r2, r6
 800bb0a:	463b      	mov	r3, r7
 800bb0c:	f7f4 fbd6 	bl	80002bc <__adddf3>
 800bb10:	4602      	mov	r2, r0
 800bb12:	460b      	mov	r3, r1
 800bb14:	4620      	mov	r0, r4
 800bb16:	4629      	mov	r1, r5
 800bb18:	f7f4 fbce 	bl	80002b8 <__aeabi_dsub>
 800bb1c:	4642      	mov	r2, r8
 800bb1e:	464b      	mov	r3, r9
 800bb20:	f7f4 fbca 	bl	80002b8 <__aeabi_dsub>
 800bb24:	460b      	mov	r3, r1
 800bb26:	4602      	mov	r2, r0
 800bb28:	492d      	ldr	r1, [pc, #180]	@ (800bbe0 <__ieee754_pow+0xa88>)
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	f7f4 fbc4 	bl	80002b8 <__aeabi_dsub>
 800bb30:	ec41 0b10 	vmov	d0, r0, r1
 800bb34:	ee10 3a90 	vmov	r3, s1
 800bb38:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bb3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb40:	da0b      	bge.n	800bb5a <__ieee754_pow+0xa02>
 800bb42:	4650      	mov	r0, sl
 800bb44:	f000 f854 	bl	800bbf0 <scalbn>
 800bb48:	ec51 0b10 	vmov	r0, r1, d0
 800bb4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb50:	f7ff bb6d 	b.w	800b22e <__ieee754_pow+0xd6>
 800bb54:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bb58:	e73a      	b.n	800b9d0 <__ieee754_pow+0x878>
 800bb5a:	ec51 0b10 	vmov	r0, r1, d0
 800bb5e:	4619      	mov	r1, r3
 800bb60:	e7f4      	b.n	800bb4c <__ieee754_pow+0x9f4>
 800bb62:	491f      	ldr	r1, [pc, #124]	@ (800bbe0 <__ieee754_pow+0xa88>)
 800bb64:	2000      	movs	r0, #0
 800bb66:	f7ff bb14 	b.w	800b192 <__ieee754_pow+0x3a>
 800bb6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb6e:	f7ff bb10 	b.w	800b192 <__ieee754_pow+0x3a>
 800bb72:	4630      	mov	r0, r6
 800bb74:	4639      	mov	r1, r7
 800bb76:	f7ff bb0c 	b.w	800b192 <__ieee754_pow+0x3a>
 800bb7a:	460c      	mov	r4, r1
 800bb7c:	f7ff bb69 	b.w	800b252 <__ieee754_pow+0xfa>
 800bb80:	2400      	movs	r4, #0
 800bb82:	f7ff bb4b 	b.w	800b21c <__ieee754_pow+0xc4>
 800bb86:	bf00      	nop
 800bb88:	00000000 	.word	0x00000000
 800bb8c:	3fe62e43 	.word	0x3fe62e43
 800bb90:	fefa39ef 	.word	0xfefa39ef
 800bb94:	3fe62e42 	.word	0x3fe62e42
 800bb98:	0ca86c39 	.word	0x0ca86c39
 800bb9c:	be205c61 	.word	0xbe205c61
 800bba0:	72bea4d0 	.word	0x72bea4d0
 800bba4:	3e663769 	.word	0x3e663769
 800bba8:	c5d26bf1 	.word	0xc5d26bf1
 800bbac:	3ebbbd41 	.word	0x3ebbbd41
 800bbb0:	af25de2c 	.word	0xaf25de2c
 800bbb4:	3f11566a 	.word	0x3f11566a
 800bbb8:	16bebd93 	.word	0x16bebd93
 800bbbc:	3f66c16c 	.word	0x3f66c16c
 800bbc0:	5555553e 	.word	0x5555553e
 800bbc4:	3fc55555 	.word	0x3fc55555
 800bbc8:	40900000 	.word	0x40900000
 800bbcc:	4090cbff 	.word	0x4090cbff
 800bbd0:	3f6f3400 	.word	0x3f6f3400
 800bbd4:	4090cc00 	.word	0x4090cc00
 800bbd8:	3fe00000 	.word	0x3fe00000
 800bbdc:	fff00000 	.word	0xfff00000
 800bbe0:	3ff00000 	.word	0x3ff00000
 800bbe4:	652b82fe 	.word	0x652b82fe
 800bbe8:	3c971547 	.word	0x3c971547
 800bbec:	00000000 	.word	0x00000000

0800bbf0 <scalbn>:
 800bbf0:	b570      	push	{r4, r5, r6, lr}
 800bbf2:	ec55 4b10 	vmov	r4, r5, d0
 800bbf6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800bbfa:	4606      	mov	r6, r0
 800bbfc:	462b      	mov	r3, r5
 800bbfe:	b991      	cbnz	r1, 800bc26 <scalbn+0x36>
 800bc00:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bc04:	4323      	orrs	r3, r4
 800bc06:	d03b      	beq.n	800bc80 <scalbn+0x90>
 800bc08:	4b33      	ldr	r3, [pc, #204]	@ (800bcd8 <scalbn+0xe8>)
 800bc0a:	4620      	mov	r0, r4
 800bc0c:	4629      	mov	r1, r5
 800bc0e:	2200      	movs	r2, #0
 800bc10:	f7f4 fd0a 	bl	8000628 <__aeabi_dmul>
 800bc14:	4b31      	ldr	r3, [pc, #196]	@ (800bcdc <scalbn+0xec>)
 800bc16:	429e      	cmp	r6, r3
 800bc18:	4604      	mov	r4, r0
 800bc1a:	460d      	mov	r5, r1
 800bc1c:	da0f      	bge.n	800bc3e <scalbn+0x4e>
 800bc1e:	a326      	add	r3, pc, #152	@ (adr r3, 800bcb8 <scalbn+0xc8>)
 800bc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc24:	e01e      	b.n	800bc64 <scalbn+0x74>
 800bc26:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800bc2a:	4291      	cmp	r1, r2
 800bc2c:	d10b      	bne.n	800bc46 <scalbn+0x56>
 800bc2e:	4622      	mov	r2, r4
 800bc30:	4620      	mov	r0, r4
 800bc32:	4629      	mov	r1, r5
 800bc34:	f7f4 fb42 	bl	80002bc <__adddf3>
 800bc38:	4604      	mov	r4, r0
 800bc3a:	460d      	mov	r5, r1
 800bc3c:	e020      	b.n	800bc80 <scalbn+0x90>
 800bc3e:	460b      	mov	r3, r1
 800bc40:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800bc44:	3936      	subs	r1, #54	@ 0x36
 800bc46:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800bc4a:	4296      	cmp	r6, r2
 800bc4c:	dd0d      	ble.n	800bc6a <scalbn+0x7a>
 800bc4e:	2d00      	cmp	r5, #0
 800bc50:	a11b      	add	r1, pc, #108	@ (adr r1, 800bcc0 <scalbn+0xd0>)
 800bc52:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc56:	da02      	bge.n	800bc5e <scalbn+0x6e>
 800bc58:	a11b      	add	r1, pc, #108	@ (adr r1, 800bcc8 <scalbn+0xd8>)
 800bc5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc5e:	a318      	add	r3, pc, #96	@ (adr r3, 800bcc0 <scalbn+0xd0>)
 800bc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc64:	f7f4 fce0 	bl	8000628 <__aeabi_dmul>
 800bc68:	e7e6      	b.n	800bc38 <scalbn+0x48>
 800bc6a:	1872      	adds	r2, r6, r1
 800bc6c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bc70:	428a      	cmp	r2, r1
 800bc72:	dcec      	bgt.n	800bc4e <scalbn+0x5e>
 800bc74:	2a00      	cmp	r2, #0
 800bc76:	dd06      	ble.n	800bc86 <scalbn+0x96>
 800bc78:	f36f 531e 	bfc	r3, #20, #11
 800bc7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc80:	ec45 4b10 	vmov	d0, r4, r5
 800bc84:	bd70      	pop	{r4, r5, r6, pc}
 800bc86:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bc8a:	da08      	bge.n	800bc9e <scalbn+0xae>
 800bc8c:	2d00      	cmp	r5, #0
 800bc8e:	a10a      	add	r1, pc, #40	@ (adr r1, 800bcb8 <scalbn+0xc8>)
 800bc90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc94:	dac3      	bge.n	800bc1e <scalbn+0x2e>
 800bc96:	a10e      	add	r1, pc, #56	@ (adr r1, 800bcd0 <scalbn+0xe0>)
 800bc98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc9c:	e7bf      	b.n	800bc1e <scalbn+0x2e>
 800bc9e:	3236      	adds	r2, #54	@ 0x36
 800bca0:	f36f 531e 	bfc	r3, #20, #11
 800bca4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bca8:	4620      	mov	r0, r4
 800bcaa:	4b0d      	ldr	r3, [pc, #52]	@ (800bce0 <scalbn+0xf0>)
 800bcac:	4629      	mov	r1, r5
 800bcae:	2200      	movs	r2, #0
 800bcb0:	e7d8      	b.n	800bc64 <scalbn+0x74>
 800bcb2:	bf00      	nop
 800bcb4:	f3af 8000 	nop.w
 800bcb8:	c2f8f359 	.word	0xc2f8f359
 800bcbc:	01a56e1f 	.word	0x01a56e1f
 800bcc0:	8800759c 	.word	0x8800759c
 800bcc4:	7e37e43c 	.word	0x7e37e43c
 800bcc8:	8800759c 	.word	0x8800759c
 800bccc:	fe37e43c 	.word	0xfe37e43c
 800bcd0:	c2f8f359 	.word	0xc2f8f359
 800bcd4:	81a56e1f 	.word	0x81a56e1f
 800bcd8:	43500000 	.word	0x43500000
 800bcdc:	ffff3cb0 	.word	0xffff3cb0
 800bce0:	3c900000 	.word	0x3c900000

0800bce4 <with_errno>:
 800bce4:	b510      	push	{r4, lr}
 800bce6:	ed2d 8b02 	vpush	{d8}
 800bcea:	eeb0 8a40 	vmov.f32	s16, s0
 800bcee:	eef0 8a60 	vmov.f32	s17, s1
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	f7fc feec 	bl	8008ad0 <__errno>
 800bcf8:	eeb0 0a48 	vmov.f32	s0, s16
 800bcfc:	eef0 0a68 	vmov.f32	s1, s17
 800bd00:	ecbd 8b02 	vpop	{d8}
 800bd04:	6004      	str	r4, [r0, #0]
 800bd06:	bd10      	pop	{r4, pc}

0800bd08 <xflow>:
 800bd08:	4603      	mov	r3, r0
 800bd0a:	b507      	push	{r0, r1, r2, lr}
 800bd0c:	ec51 0b10 	vmov	r0, r1, d0
 800bd10:	b183      	cbz	r3, 800bd34 <xflow+0x2c>
 800bd12:	4602      	mov	r2, r0
 800bd14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bd18:	e9cd 2300 	strd	r2, r3, [sp]
 800bd1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd20:	f7f4 fc82 	bl	8000628 <__aeabi_dmul>
 800bd24:	ec41 0b10 	vmov	d0, r0, r1
 800bd28:	2022      	movs	r0, #34	@ 0x22
 800bd2a:	b003      	add	sp, #12
 800bd2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd30:	f7ff bfd8 	b.w	800bce4 <with_errno>
 800bd34:	4602      	mov	r2, r0
 800bd36:	460b      	mov	r3, r1
 800bd38:	e7ee      	b.n	800bd18 <xflow+0x10>
 800bd3a:	0000      	movs	r0, r0
 800bd3c:	0000      	movs	r0, r0
	...

0800bd40 <__math_uflow>:
 800bd40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd48 <__math_uflow+0x8>
 800bd44:	f7ff bfe0 	b.w	800bd08 <xflow>
 800bd48:	00000000 	.word	0x00000000
 800bd4c:	10000000 	.word	0x10000000

0800bd50 <__math_oflow>:
 800bd50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd58 <__math_oflow+0x8>
 800bd54:	f7ff bfd8 	b.w	800bd08 <xflow>
 800bd58:	00000000 	.word	0x00000000
 800bd5c:	70000000 	.word	0x70000000

0800bd60 <_init>:
 800bd60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd62:	bf00      	nop
 800bd64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd66:	bc08      	pop	{r3}
 800bd68:	469e      	mov	lr, r3
 800bd6a:	4770      	bx	lr

0800bd6c <_fini>:
 800bd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6e:	bf00      	nop
 800bd70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd72:	bc08      	pop	{r3}
 800bd74:	469e      	mov	lr, r3
 800bd76:	4770      	bx	lr
