Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/kentaro/core/core/ipcore_dir/fifo.vhd" in Library work.
Architecture fifo_a of Entity fifo is up to date.
Compiling vhdl file "/home/kentaro/core/recv_min.vhd" in Library work.
Entity <recv_min> compiled.
Entity <recv_min> (Architecture <recv_min>) compiled.
Compiling vhdl file "/home/kentaro/core/u232c.vhd" in Library work.
Architecture blackbox of Entity u232c is up to date.
Compiling vhdl file "/home/kentaro/core/sender.vhd" in Library work.
Architecture sender of Entity sender is up to date.
Compiling vhdl file "/home/kentaro/core/receiver.vhd" in Library work.
Architecture receiver of Entity receiver is up to date.
Compiling vhdl file "/home/kentaro/core/io.vhd" in Library work.
Architecture io of Entity io is up to date.
Compiling vhdl file "/home/kentaro/core/top.vhd" in Library work.
Architecture top of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <top>).

Analyzing hierarchy for entity <io> in library <work> (architecture <io>).

Analyzing hierarchy for entity <sender> in library <work> (architecture <sender>).

Analyzing hierarchy for entity <receiver> in library <work> (architecture <receiver>).

Analyzing hierarchy for entity <u232c> in library <work> (architecture <blackbox>) with generics.
	wtime = "0001101100010110"

Analyzing hierarchy for entity <recv_min> in library <work> (architecture <recv_min>) with generics.
	hwtime = "100000000000"
	wtime = "0001101100010110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <top>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ib> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <ib> in unit <top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <ib> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ib> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <io> in library <work> (Architecture <io>).
Entity <io> analyzed. Unit <io> generated.

Analyzing Entity <sender> in library <work> (Architecture <sender>).
WARNING:Xst:2211 - "/home/kentaro/core/sender.vhd" line 45: Instantiating black box module <fifo>.
Entity <sender> analyzed. Unit <sender> generated.

Analyzing generic Entity <u232c> in library <work> (Architecture <blackbox>).
	wtime = "0001101100010110"
Entity <u232c> analyzed. Unit <u232c> generated.

Analyzing Entity <receiver> in library <work> (Architecture <receiver>).
WARNING:Xst:753 - "/home/kentaro/core/receiver.vhd" line 45: Unconnected output port 'full' of component 'fifo'.
WARNING:Xst:2211 - "/home/kentaro/core/receiver.vhd" line 45: Instantiating black box module <fifo>.
Entity <receiver> analyzed. Unit <receiver> generated.

Analyzing generic Entity <recv_min> in library <work> (Architecture <recv_min>).
	hwtime = "100000000000"
	wtime = "0001101100010110"
WARNING:Xst:790 - "/home/kentaro/core/recv_min.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
Entity <recv_min> analyzed. Unit <recv_min> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <u232c>.
    Related source file is "/home/kentaro/core/u232c.vhd".
    Found 16-bit register for signal <countdown>.
    Found 16-bit subtractor for signal <countdown$addsub0000> created at line 35.
    Found 9-bit register for signal <sendbuf>.
    Found 4-bit up counter for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <u232c> synthesized.


Synthesizing Unit <recv_min>.
    Related source file is "/home/kentaro/core/recv_min.vhd".
    Found 8-bit register for signal <dout>.
    Found 16-bit register for signal <countdown>.
    Found 16-bit subtractor for signal <countdown$share0000> created at line 31.
    Found 8-bit register for signal <data>.
    Found 12-bit register for signal <hf_count>.
    Found 12-bit subtractor for signal <hf_count$addsub0000> created at line 47.
    Found 1-bit register for signal <ready_o>.
    Found 1-bit register for signal <rx_buf>.
    Found 4-bit register for signal <state>.
    Found 4-bit adder for signal <state$addsub0000> created at line 64.
    Summary:
	inferred  50 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <recv_min> synthesized.


Synthesizing Unit <sender>.
    Related source file is "/home/kentaro/core/sender.vhd".
WARNING:Xst:646 - Signal <dbuf<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <data>.
    Found 32-bit register for signal <dbuf>.
    Found 1-bit register for signal <go>.
    Found 1-bit register for signal <rd_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  42 D-type flip-flop(s).
Unit <sender> synthesized.


Synthesizing Unit <receiver>.
    Related source file is "/home/kentaro/core/receiver.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <data>.
    Found 1-bit register for signal <wr_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
Unit <receiver> synthesized.


Synthesizing Unit <io>.
    Related source file is "/home/kentaro/core/io.vhd".
Unit <io> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/kentaro/core/top.vhd".
WARNING:Xst:646 - Signal <full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wr_en> equivalent to <rd_en> has been removed
    Found 1-bit register for signal <rd_en>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 12-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 4-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 54
 1-bit register                                        : 46
 12-bit register                                       : 1
 16-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <myio/recv/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <myio/send/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <sendf>.
Loading core <fifo> for timing and area information for instance <recvbuf>.
WARNING:Xst:2677 - Node <dbuf_0> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_1> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_2> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_3> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_4> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_5> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_6> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_7> of sequential type is unconnected in block <send>.
WARNING:Xst:2677 - Node <dbuf_0> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <dbuf_1> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <dbuf_2> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <dbuf_3> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <dbuf_4> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <dbuf_5> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <dbuf_6> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <dbuf_7> of sequential type is unconnected in block <sender>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 12-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 4-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <u232c> ...

Optimizing unit <recv_min> ...

Optimizing unit <sender> ...

Optimizing unit <receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <myio/send/sendf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <myio/send/sendf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <myio/recv/recvbuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <myio/recv/recvbuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <myio/send/sendf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <myio/send/sendf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <myio/recv/recvbuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <myio/recv/recvbuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 151
 Flip-Flops                                            : 151

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 520
#      GND                         : 3
#      INV                         : 47
#      LUT1                        : 39
#      LUT2                        : 6
#      LUT3                        : 19
#      LUT4                        : 59
#      LUT5                        : 21
#      LUT6                        : 111
#      MUXCY                       : 117
#      MUXF7                       : 11
#      VCC                         : 3
#      XORCY                       : 84
# FlipFlops/Latches                : 309
#      FD                          : 66
#      FDE                         : 239
#      FDS                         : 2
#      FDSE                        : 2
# RAMS                             : 2
#      RAMB36_EXP                  : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             309  out of  28800     1%  
 Number of Slice LUTs:                  302  out of  28800     1%  
    Number used as Logic:               302  out of  28800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    475
   Number with an unused Flip Flop:     166  out of    475    34%  
   Number with an unused LUT:           173  out of    475    36%  
   Number of fully used LUT-FF pairs:   136  out of    475    28%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    480     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     60     3%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
MCLK1                              | IBUFG+BUFG             | 311   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                   | Buffer(FF name)                                                                                                                                                                                               | Load  |
-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
myio/recv/recvbuf/N0(myio/recv/recvbuf/XST_GND:G)| NONE(myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 4     |
myio/send/sendf/N0(myio/send/sendf/XST_GND:G)    | NONE(myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)  | 4     |
-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.647ns (Maximum Frequency: 274.198MHz)
   Minimum input arrival time before clock: 1.154ns
   Maximum output required time after clock: 3.259ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCLK1'
  Clock period: 3.647ns (frequency: 274.198MHz)
  Total number of paths / destination ports: 4532 / 719
-------------------------------------------------------------------------
Delay:               3.647ns (Levels of Logic = 4)
  Source:            myio/recv/recv_mino/hf_count_10 (FF)
  Destination:       myio/recv/recv_mino/countdown_9 (FF)
  Source Clock:      MCLK1 rising
  Destination Clock: MCLK1 rising

  Data Path: myio/recv/recv_mino/hf_count_10 to myio/recv/recv_mino/countdown_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.471   1.080  myio/recv/recv_mino/hf_count_10 (myio/recv/recv_mino/hf_count_10)
     LUT6:I0->O           11   0.094   0.631  myio/recv/recv_mino/countdown_cmp_eq000271 (myio/recv/recv_mino/countdown_cmp_eq000271)
     LUT4:I2->O            5   0.094   0.598  myio/recv/recv_mino/countdown_mux0000<11>2_SW0 (N32)
     LUT6:I4->O            3   0.094   0.491  myio/recv/recv_mino/countdown_mux0000<11>2 (myio/recv/recv_mino/N6)
     LUT6:I5->O            1   0.094   0.000  myio/recv/recv_mino/countdown_9_rstpot (myio/recv/recv_mino/countdown_9_rstpot)
     FD:D                     -0.018          myio/recv/recv_mino/countdown_9
    ----------------------------------------
    Total                      3.647ns (0.847ns logic, 2.800ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MCLK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            RS_RX (PAD)
  Destination:       myio/recv/recv_mino/rx_buf (FF)
  Destination Clock: MCLK1 rising

  Data Path: RS_RX to myio/recv/recv_mino/rx_buf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  RS_RX_IBUF (RS_RX_IBUF)
     FD:D                     -0.018          myio/recv/recv_mino/rx_buf
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MCLK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            myio/send/rs232c/sendbuf_0 (FF)
  Destination:       RS_TX (PAD)
  Source Clock:      MCLK1 rising

  Data Path: myio/send/rs232c/sendbuf_0 to RS_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.471   0.336  myio/send/rs232c/sendbuf_0 (myio/send/rs232c/sendbuf_0)
     OBUF:I->O                 2.452          RS_TX_OBUF (RS_TX)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.99 secs
 
--> 


Total memory usage is 585576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    9 (   0 filtered)

