// Seed: 67766693
module module_0 (
    input tri1 id_0,
    input supply1 id_1
    , id_9,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6,
    input wor id_7
);
  assign id_5 = 1'b0;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1
);
  wire id_3;
  tri0 id_4 = id_4 / 1, id_5, id_6, id_7, id_8 = id_5;
  logic [7:0][1] id_9 (1), id_10, id_11;
  assign id_8 = id_1;
  module_0(
      id_0, id_7, id_1, id_7, id_7, id_6, id_8, id_8
  );
endmodule
