Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb  9 20:59:53 2020
| Host         : desktop running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file nonce_top_control_sets_placed.rpt
| Design       : nonce_top
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |              86 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | btn_in/clear                              |                                     |                1 |              1 |
|  clk_IBUF_BUFG | btn_in/O_i_1_n_0                          |                                     |                1 |              1 |
|  clk_IBUF_BUFG | RX/tickgen/OversamplingTick               |                                     |                1 |              1 |
|  clk_IBUF_BUFG | RX/E[0]                                   |                                     |                2 |              7 |
|  clk_IBUF_BUFG | RX/tickgen/FSM_onehot_RxD_state_reg[2][0] |                                     |                1 |              8 |
|  clk_IBUF_BUFG | RX/RxD_data_ready_reg_0                   |                                     |                2 |              8 |
|  clk_IBUF_BUFG | RX/RxD_data_ready_reg_0                   | btn_in/send_data_reg[22]            |                2 |              8 |
|  clk_IBUF_BUFG | TX/tickgen/Acc_reg[18]_0[0]               |                                     |                2 |              8 |
|  clk_IBUF_BUFG | RX/tickgen/E[0]                           |                                     |                3 |             11 |
|  clk_IBUF_BUFG | TX/tickgen/E[0]                           |                                     |                3 |             12 |
|  clk_IBUF_BUFG | btn_in/E[0]                               |                                     |                3 |             14 |
|  clk_IBUF_BUFG |                                           | TX/FSM_onehot_TxD_state_reg_n_0_[0] |                5 |             19 |
|  clk_IBUF_BUFG | btn_in/nonce1                             |                                     |                6 |             23 |
|  clk_IBUF_BUFG |                                           |                                     |               12 |             40 |
+----------------+-------------------------------------------+-------------------------------------+------------------+----------------+


