`timescale 1ns / 1ps
`define TRUE 1'b1
`define FALSE 1'b0
`define RED 2'd0
`define YELLOW 2'd1
`define GREEN 2'd2

//DEFINIRE STARI         HIGHWAY         COUNTRY
`define S0 3'd0 //        GREEN             RED
`define S1 3'd1 //        YELLOW            RED
`define S2 3'd2 //         RED              RED
`define S3 3'd3 //         RED              GREEN
`define S4 3'd4 //         RED              YELLOW

`define Y2RDELAY 3
`define R2GDELAY 2

module CONTROL( hwy, country, X , clock , clear);

    output [1:0] hwy, country; // output de 2 biti pt stari -> VERDE, ROSU, GALBEN
    input X;
    reg [1:0] hwy, country;
    input clock, clear;
    
    
// Legaturi interne    

reg [2:0] state;
reg [2:0] next_state;

initial // Incep de la starea S0
begin 
state = `S0;
next_state = `S0;
end

always@(posedge clock)
state = next_state;


always@(state)
begin
    case (state)
    `S0 : begin hwy = `GREEN; country = `RED; end 
    `S1 : begin hwy = `YELLOW; country = `RED; end 
    `S2 : begin hwy = `RED; country = `RED; end
    `S3 : begin hwy = `RED; country = `GREEN; end 
    `S4 : begin hwy = `RED; country = `YELLOW; end
    endcase
end

always@ (state or clear or X)
begin
        if(clear)
        next_state = `S0;
        else
        case(state)
        `S0 : begin
              if(X)
              next_state = `S1;
              else
              next_state = `S0;
              end 
        `S1 : begin
              repeat(`Y2RDELAY) @(posedge clock)
              next_state = `S2;
              end
        `S2 : begin
              repeat(`R2GDELAY) @(posedge clock)
              next_state = `S3;
              end
        `S3 : begin
              if(X)
              next_state = `S3;
              else
              next_state = `S4;
              end
         `S4 : begin
               repeat (`Y2RDELAY) @ (posedge clock)
               next_state = `S0; 
               end
               
          default : next_state = `S0;          
        endcase


end
endmodule



module stimulus();


wire [1:0] MAIN, COUNTRY;
reg CAR; // masina = X 
reg CLOCK, CLEAR;

CONTROL test(MAIN, COUNTRY, CAR, CLOCK, CLEAR);

initial
begin
$display("VERDE = 10; GALBEN = 01; ROSU = 00\n");
$monitor($time, " Main sig = %b, Country sig = %b, CAR = %b\n", MAIN, COUNTRY, CAR);
end
//punere clock in functiune

initial
begin 
CLOCK = `FALSE;
forever #5 CLOCK = ~CLOCK;
end

initial
begin
CLEAR = `TRUE;
repeat(5) @(negedge CLOCK)
CLEAR = `FALSE;
end


initial
begin
        CAR = `FALSE;

        #50 CAR = `TRUE;
        #50 CAR = `FALSE;
        
        #50 CAR = `TRUE;
        #50 CAR = `FALSE;
        
        #50 CAR = `TRUE;
        #50 CAR = `FALSE;
        
        #100 $finish;
end

endmodule


