EESchema-LIBRARY Version 2.3  Date: 21-02-2013 11:13:20
#encoding utf-8
#
# MIMX8MQ6CVAHZAB
#
DEF MIMX8MQ6CVAHZAB U 0 10 Y Y 11 L N
F0 "U" 1100 500 60 H V C CNN
F1 "MIMX8MQ6CVAHZAB" 1100 400 60 H V C CNN
F2 "FBGA621_SOT1840-3_NXP" 1100 340 60 H I C CNN
F3 "~" 0 0 60 H V C CNN
$FPLIST
 FBGA621_SOT1840-3_NXP
 FBGA621_SOT1840-3_NXP-M
 FBGA621_SOT1840-3_NXP-L
$ENDFPLIST
DRAW
X VSS A2 0 -1400 300 R 59 59 9 1 W
X SAI1_MCLK A3 0 -3300 300 R 59 59 4 1 B
X ECSPI1_MOSI A4 3000 -3600 300 L 59 59 2 1 B
X ECSPI2_SS0 A5 3000 -3700 300 L 59 59 2 1 B
X UART3_RXD A6 3000 -3400 300 L 59 59 5 1 B
X UART1_TXD A7 3000 -3500 300 L 59 59 5 1 B
X USB2_RX_P A8 2600 200 300 L 59 59 6 1 B
X USB2_TX_P A9 2600 100 300 L 59 59 6 1 B
X VSS B1 0 -1500 300 R 59 59 9 1 W
X SAI1_TXD2 B2 3000 0 300 L 59 59 5 1 B
X SAI1_TXD6 B3 3000 -100 300 L 59 59 5 1 B
X ECSPI1_MISO B4 3000 -3800 300 L 59 59 2 1 B
X ECSPI2_MISO B5 3000 -3900 300 L 59 59 2 1 B
X UART2_RXD B6 3000 -3600 300 L 59 59 5 1 B
X UART3_TXD B7 3000 -3700 300 L 59 59 5 1 B
X USB2_RX_N B8 2600 0 300 L 59 59 6 1 B
X USB2_TX_N B9 2600 -100 300 L 59 59 6 1 B
X SAI1_TXD7 C1 3000 -200 300 L 59 59 5 1 B
X SAI1_TXD5 C2 3000 -300 300 L 59 59 5 1 B
X SAI3_TXD C3 0 -900 300 R 59 59 5 1 B
X SAI3_TXC C4 0 -1000 300 R 59 59 5 1 B
X ECSPI2_SCLK C5 3000 -4000 300 L 59 59 2 1 B
X UART4_RXD C6 3000 -3800 300 L 59 59 5 1 B
X UART1_RXD C7 3000 -3900 300 L 59 59 5 1 B
X VSS C8 0 -1600 300 R 59 59 9 1 W
X USB2_ID C9 2600 -200 300 L 59 59 6 1 B
X SAI1_TXD3 D1 3000 -400 300 L 59 59 5 1 B
X SAI1_TXD4 D2 3000 -500 300 L 59 59 5 1 B
X SAI3_MCLK D3 0 -1100 300 R 59 59 5 1 B
X ECSPI1_SS0 D4 3000 -4100 300 L 59 59 2 1 B
X ECSPI1_SCLK D5 3000 -4200 300 L 59 59 2 1 B
X UART2_TXD D6 3000 -4000 300 L 59 59 5 1 B
X UART4_TXD D7 3000 -4100 300 L 59 59 5 1 B
X NVCC_UART D8 0 0 300 R 59 59 8 1 W
X USB2_VBUS D9 2600 -300 300 L 59 59 6 1 B
X SAI1_TXC E1 0 -3400 300 R 59 59 4 1 B
X SAI1_TXD1 E2 3000 -600 300 L 59 59 5 1 B
X NVCC_SAI3 E3 0 -100 300 R 59 59 8 1 W
X VSS E4 0 -1700 300 R 59 59 9 1 W
X ECSPI2_MOSI E5 3000 -4300 300 L 59 59 2 1 B
X SPDIF_EXT_CLK E6 0 -3200 300 R 59 59 5 1 U
X I2C1_SCL E7 0 -1700 300 R 59 59 3 1 B
X I2C1_SDA E8 0 -1800 300 R 59 59 3 1 B
X I2C3_SDA E9 0 -2300 300 R 59 59 3 1 B
X SAI1_RXD5 F1 3000 -700 300 L 59 59 5 1 B
X SAI1_TXD0 F2 3000 -800 300 L 59 59 5 1 B
X SAI3_RXD F3 0 -1200 300 R 59 59 5 1 B
X SAI3_RXC F4 0 -1300 300 R 59 59 5 1 B
X NVCC_ECSPI F5 0 -200 300 R 59 59 8 1 W
X SPDIF_TX F6 0 -3300 300 R 59 59 5 1 U
X I2C2_SDA F7 0 -2000 300 R 59 59 3 1 B
X I2C4_SCL F8 0 -2600 300 R 59 59 3 1 B
X I2C4_SDA F9 0 -2700 300 R 59 59 3 1 B
X SAI1_RXD7 G1 3000 -900 300 L 59 59 5 1 B
X SAI1_RXD6 G2 3000 -1000 300 L 59 59 5 1 B
X SAI3_TXFS G3 0 -1400 300 R 59 59 5 1 B
X SAI3_RXFS G4 0 -1500 300 R 59 59 5 1 B
X SAI2_TXD0 G5 0 -600 300 R 59 59 5 1 B
X SPDIF_RX G6 0 -3400 300 R 59 59 5 1 U
X I2C2_SCL G7 0 -2100 300 R 59 59 3 1 B
X I2C3_SCL G8 0 -2400 300 R 59 59 3 1 B
X VSS G9 0 -1800 300 R 59 59 9 1 W
X SAI1_TXFS H1 0 -3500 300 R 59 59 4 1 B
X SAI1_RXD2 H2 3000 -1100 300 L 59 59 5 1 B
X SAI2_RXC H3 0 0 300 R 59 59 5 1 B
X SAI2_TXFS H4 0 -100 300 R 59 59 5 1 B
X SAI2_MCLK H5 0 -200 300 R 59 59 5 1 B
X SAI2_RXD0 H6 0 -700 300 R 59 59 5 1 B
X NVCC_I2C H7 0 -300 300 R 59 59 8 1 W
X VSS H8 0 -1900 300 R 59 59 9 1 W
X VSS H9 0 -2000 300 R 59 59 9 1 W
X SAI1_RXD4 J1 3000 -1200 300 L 59 59 5 1 B
X SAI1_RXD3 J2 3000 -1300 300 L 59 59 5 1 B
X VSS J3 0 -2100 300 R 59 59 9 1 W
X SAI2_RXFS J4 0 -300 300 R 59 59 5 1 B
X SAI2_TXC J5 0 -400 300 R 59 59 5 1 B
X GPIO1_IO15 J6 0 0 300 R 59 59 3 1 B
X NVCC_SAI2 J7 0 -400 300 R 59 59 8 1 W
X VSS J8 0 -2200 300 R 59 59 9 1 W
X VDD_GPU J9 0 -2900 300 R 59 59 8 1 W
X SAI1_RXC K1 0 -3600 300 R 59 59 4 1 B
X SAI1_RXD0 K2 3000 -1400 300 L 59 59 5 1 B
X NVCC_SAI1 K3 0 -2000 300 R 59 59 7 1 W
X SAI5_MCLK K4 3000 -1700 300 L 59 59 5 1 B
X SAI5_RXD3 K5 0 -1700 300 R 59 59 5 1 B
X GPIO1_IO13 K6 0 -100 300 R 59 59 3 1 B
X GPIO1_IO14 K7 0 -200 300 R 59 59 3 1 B
X VSS K8 0 -2300 300 R 59 59 9 1 W
X VDD_GPU K9 0 -3000 300 R 59 59 8 1 W
X SAI1_RXFS L1 0 -3700 300 R 59 59 4 1 B
X SAI1_RXD1 L2 3000 -1500 300 L 59 59 5 1 B
X NVCC_SAI1 L3 0 -2100 300 R 59 59 7 1 W
X SAI5_RXD1 L4 0 -1800 300 R 59 59 5 1 B
X SAI5_RXC L5 3000 -1800 300 L 59 59 5 1 B
X GPIO1_IO11 L6 0 -300 300 R 59 59 3 1 B
X GPIO1_IO12 L7 0 -400 300 R 59 59 3 1 B
X VSS L8 0 -2400 300 R 59 59 9 1 W
X VDD_GPU L9 0 -3100 300 R 59 59 8 1 W
X HDMI_TX_P_LN_3 M1 3400 -1000 300 L 59 59 3 1 B
X HDMI_TX_M_LN_3 M2 3400 -1100 300 L 59 59 3 1 B
X NVCC_SAI5 M3 0 -500 300 R 59 59 8 1 W
X SAI5_RXD2 M4 0 -1900 300 R 59 59 5 1 B
X SAI5_RXD0 M5 0 -2000 300 R 59 59 5 1 B
X GPIO1_IO09 M6 0 -500 300 R 59 59 3 1 B
X GPIO1_IO10 M7 0 -600 300 R 59 59 3 1 B
X VSS M8 0 -2500 300 R 59 59 9 1 W
X VDD_GPU M9 0 -3200 300 R 59 59 8 1 W
X HDMI_TX_M_LN_2 N1 3400 -1200 300 L 59 59 3 1 B
X HDMI_TX_P_LN_2 N2 3400 -1300 300 L 59 59 3 1 B
X VSS N3 0 -2600 300 R 59 59 9 1 W
X SAI5_RXFS N4 3000 -1900 300 L 59 59 5 1 B
X GPIO1_IO06 N5 0 -700 300 R 59 59 3 1 B
X GPIO1_IO07 N6 0 -800 300 R 59 59 3 1 B
X GPIO1_IO08 N7 0 -900 300 R 59 59 3 1 B
X VDD_VPU N8 0 -3300 300 R 59 59 8 1 W
X VDD_VPU N9 0 -3400 300 R 59 59 8 1 W
X HDMI_REXT P1 3400 -1400 300 L 59 59 3 1 U
X HDMI_AVDDIO P2 0 -400 300 R 59 59 7 1 W
X HDMI_DDC_SDA P3 3400 -1500 300 L 59 59 3 1 U
X GPIO1_IO03 P4 0 -1000 300 R 59 59 3 1 B
X GPIO1_IO04 P5 0 -1100 300 R 59 59 3 1 B
X VSS P6 0 -2700 300 R 59 59 9 1 W
X GPIO1_IO054 P7 0 -1200 300 R 59 59 3 1 B
X VSS P8 0 -2800 300 R 59 59 9 1 W
X VDD_VPU P9 0 -3500 300 R 59 59 8 1 W
X HDMI_REFCLK_N R1 3400 -1600 300 L 59 59 3 1 U
X HDMI_REFCLK_P R2 3400 -1700 300 L 59 59 3 1 U
X HDMI_DDC_SCL R3 3400 -1800 300 L 59 59 3 1 U
X GPIO1_IO02 R4 0 -1300 300 R 59 59 3 1 B
X NVCC_GPIO1 R5 0 -2200 300 R 59 59 7 1 W
X NVCC_GPIO1 R6 0 -2300 300 R 59 59 7 1 W
X VSS R7 0 -2900 300 R 59 59 9 1 W
X VDD_SOC R8 0 -3600 300 R 59 59 8 1 W
X VDD_SOC R9 0 -3700 300 R 59 59 8 1 W
X HDMI_TX_P_LN_0 T1 3400 -1900 300 L 59 59 3 1 B
X HDMI_TX_M_LN_0 T2 3400 -2000 300 L 59 59 3 1 B
X VSS T3 0 -3000 300 R 59 59 9 1 W
X VSS T4 0 -3100 300 R 59 59 9 1 W
X JTAG_TCK T5 3400 -2800 300 L 59 59 3 1 U
X GPIO1_IO00 T6 0 -1400 300 R 59 59 3 1 B
X GPIO1_IO01 T7 0 -1500 300 R 59 59 3 1 B
X VDD_SOC T8 0 -3800 300 R 59 59 8 1 W
X VSS T9 0 -3200 300 R 59 59 9 1 W
X HDMI_TX_M_LN_1 U1 3400 -2100 300 L 59 59 3 1 B
X HDMI_TX_P_LN_1 U2 3400 -2200 300 L 59 59 3 1 B
X HDMI_AVDDCORE U3 0 -600 300 R 59 59 7 1 W
X HDMI_AVDDCORE U4 0 -700 300 R 59 59 7 1 W
X JTAG_TDO U5 3400 -2900 300 L 59 59 3 1 U
X JTAG_TRST_B U6 3400 -3000 300 L 59 59 3 1 U
X JTAG_MOD U7 3400 -3100 300 L 59 59 3 1 U
X VSS U8 0 -3300 300 R 59 59 9 1 W
X VSS U9 0 -3400 300 R 59 59 9 1 W
X HDMI_AUX_P V1 3400 -2300 300 L 59 59 3 1 U
X HDMI_AUX_N V2 3400 -2400 300 L 59 59 3 1 U
X HDMI_AVDDCLK V3 0 -500 300 R 59 59 7 1 W
X VSS V4 0 -3500 300 R 59 59 9 1 W
X JTAG_TMS V5 3400 -3200 300 L 59 59 3 1 U
X BOOT_MODE1 V6 2200 0 300 L 59 59 1 1 B
X TEST_MODE V7 0 -3500 300 R 59 59 5 1 U
X VSS V8 0 -3600 300 R 59 59 9 1 W
X VDD_DRAM V9 0 -3900 300 R 59 59 8 1 W
X VSS W1 0 -3700 300 R 59 59 9 1 W
X HDMI_HPD W2 3400 -2500 300 L 59 59 3 1 U
X HDMI_CEC W3 3400 -2600 300 L 59 59 3 1 U
X NVCC_JTAG W4 0 -600 300 R 59 59 8 1 W
X JTAG_TDI W5 3400 -3300 300 L 59 59 3 1 U
X BOOT_MODE0 W6 2200 -100 300 L 59 59 1 1 B
X VSS W7 0 -3800 300 R 59 59 9 1 W
X VSS W8 0 -3900 300 R 59 59 9 1 W
X VSS W9 0 -4000 300 R 59 59 9 1 W
X DRAM_DQ21 Y1 0 0 300 R 59 59 2 1 B
X VSS Y2 0 -4100 300 R 59 59 9 1 W
X VSS Y3 0 -4200 300 R 59 59 9 1 W
X VSS Y4 0 -4300 300 R 59 59 9 1 W
X VSS Y5 0 -4400 300 R 59 59 9 1 W
X VDD_DRAM Y6 0 -4000 300 R 59 59 8 1 W
X VSS Y7 0 -4500 300 R 59 59 9 1 W
X VDD_DRAM Y8 0 -4100 300 R 59 59 8 1 W
X VSS Y9 0 -4600 300 R 59 59 9 1 W
X USB2_DP A10 2600 -400 300 L 59 59 6 1 B
X USB1_RESREF A11 0 -3700 300 R 59 59 5 1 B
X USB1_RX_P A12 0 -3800 300 R 59 59 5 1 B
X USB1_TX_P A13 0 -3900 300 R 59 59 5 1 B
X USB1_DP A14 0 -4000 300 R 59 59 5 1 B
X MIPI_DSI_D3_N A15 3800 0 300 L 59 59 4 1 B
X MIPI_DSI_D1_N A16 3800 -100 300 L 59 59 4 1 B
X MIPI_DSI_D0_N A17 3800 -200 300 L 59 59 4 1 B
X MIPI_DSI_D2_N A18 3800 -300 300 L 59 59 4 1 B
X MIPI_CSI2_CLK_N A19 0 -2900 300 R 59 59 3 1 B
X MIPI_CSI2_D1_N A20 3800 -400 300 L 59 59 4 1 B
X MIPI_CSI2_D2_N A21 3800 -500 300 L 59 59 4 1 B
X MIPI_CSI1_CLK_N A22 0 -3000 300 R 59 59 3 1 B
X MIPI_CSI1_D0_N A23 3800 -600 300 L 59 59 4 1 B
X VSS A24 0 -4700 300 R 59 59 9 1 W
X DRAM_DQ22 AA1 0 -100 300 R 59 59 2 1 B
X DRAM_DQ20 AA2 0 -200 300 R 59 59 2 1 B
X DRAM_DQ26 AA3 0 -300 300 R 59 59 2 1 B
X DRAM_DQ25 AA4 0 -400 300 R 59 59 2 1 B
X VSS AA5 0 -4800 300 R 59 59 9 1 W
X DRAM_DQ27 AA6 0 -500 300 R 59 59 2 1 B
X DRAM_DQ30 AA7 0 -600 300 R 59 59 2 1 B
X DRAM_DQ28 AA8 0 -700 300 R 59 59 2 1 B
X DRAM_DQ31 AA9 0 -800 300 R 59 59 2 1 B
X DRAM_DQ23 AB1 0 -900 300 R 59 59 2 1 B
X VSS AB2 0 -4900 300 R 59 59 9 1 W
X NVCC_DRAM AB3 0 -2400 300 R 59 59 7 1 W
X DRAM_DQ24 AB4 0 -1000 300 R 59 59 2 1 B
X DRAM_DQS3_P AB5 0 -1100 300 R 59 59 2 1 B
X DRAM_DM3 AB6 0 -1200 300 R 59 59 2 1 B
X DRAM_DQ29 AB7 0 -1300 300 R 59 59 2 1 B
X NVCC_DRAM AB8 0 -2500 300 R 59 59 7 1 W
X VSS AB9 0 -5000 300 R 59 59 9 1 W
X DRAM_DQS2_N AC1 0 -1400 300 R 59 59 2 1 B
X DRAM_DQS2_P AC2 0 -1500 300 R 59 59 2 1 B
X NVCC_DRAM AC3 0 -2600 300 R 59 59 7 1 W
X VSS AC4 2800 0 300 L 59 59 9 1 W
X DRAM_DQS3_N AC5 0 -1600 300 R 59 59 2 1 B
X NVCC_DRAM AC6 0 -2700 300 R 59 59 7 1 W
X DRAM_AC28 AC7 0 -1700 300 R 59 59 2 1 B
X NVCC_DRAM AC8 0 -2800 300 R 59 59 7 1 W
X DRAM_AC23 AC9 0 -1800 300 R 59 59 2 1 B
X VSS AD1 2800 -100 300 L 59 59 9 1 W
X DRAM_DQ17 AD2 0 -1900 300 R 59 59 2 1 B
X DRAM_DM2 AD3 0 -2000 300 R 59 59 2 1 B
X DRAM_DQ19 AD4 0 -2100 300 R 59 59 2 1 B
X NVCC_DRAM AD5 0 -2900 300 R 59 59 7 1 W
X DRAM_AC31 AD6 0 -2200 300 R 59 59 2 1 B
X VSS AD7 2800 -200 300 L 59 59 9 1 W
X DRAM_AC22 AD8 0 -2300 300 R 59 59 2 1 B
X VSS AD9 2800 -300 300 L 59 59 9 1 W
X VSS AE2 2800 -400 300 L 59 59 9 1 W
X DRAM_DQ16 AE3 0 -2400 300 R 59 59 2 1 B
X DRAM_DQ18 AE4 0 -2500 300 R 59 59 2 1 B
X VSS AE5 2800 -500 300 L 59 59 9 1 W
X DRAM_AC30 AE6 0 -2600 300 R 59 59 2 1 B
X DRAM_AC29 AE7 0 -2700 300 R 59 59 2 1 B
X DRAM_AC32 AE8 0 -2800 300 R 59 59 2 1 B
X DRAM_AC33 AE9 0 -2900 300 R 59 59 2 1 B
X USB2_DN B10 2600 -500 300 L 59 59 6 1 B
X USB2_RESREF B11 2600 -600 300 L 59 59 6 1 B
X USB1_RX_N B12 0 -4100 300 R 59 59 5 1 B
X USB1_TX_N B13 0 -4200 300 R 59 59 5 1 B
X USB1_DN B14 0 -4300 300 R 59 59 5 1 B
X MIPI_DSI_D3_P B15 3800 -700 300 L 59 59 4 1 B
X MIPI_DSI_D1_P B16 3800 -800 300 L 59 59 4 1 B
X MIPI_DSI_D0_P B17 3800 -900 300 L 59 59 4 1 B
X MIPI_DSI_D2_P B18 3800 -1000 300 L 59 59 4 1 B
X MIPI_CSI2_CLK_P B19 0 -3100 300 R 59 59 3 1 B
X MIPI_CSI2_D1_P B20 3800 -1100 300 L 59 59 4 1 B
X MIPI_CSI2_D2_P B21 3800 -1200 300 L 59 59 4 1 B
X MIPI_CSI1_CLK_P B22 0 -3200 300 R 59 59 3 1 B
X MIPI_CSI1_D0_P B23 3800 -1300 300 L 59 59 4 1 B
X MIPI_CSI1_D2_N B24 3800 -1400 300 L 59 59 4 1 B
X VSS B25 2800 -600 300 L 59 59 9 1 W
X VSS C10 2800 -700 300 L 59 59 9 1 W
X USB2_VPTX C11 0 -2500 300 R 59 59 8 1 W
X USB1_VPTX C12 0 -1900 300 R 59 59 8 1 W
X VSS C13 2800 -800 300 L 59 59 9 1 W
X USB1_ID C14 0 -4400 300 R 59 59 5 1 B
X VSS C15 2800 -900 300 L 59 59 9 1 W
X MIPI_DSI_CLK_N C16 0 -3300 300 R 59 59 3 1 U
X MIPI_DSI_REXT C17 0 -3400 300 R 59 59 3 1 U
X MIPI_VDDHA C18 0 -900 300 R 59 59 7 1 W
X MIPI_CSI2_D3_N C19 3800 -1500 300 L 59 59 4 1 B
X MIPI_CSI2_D0_N C20 3800 -1600 300 L 59 59 4 1 B
X MIPI_CSI1_D3_N C21 3800 -1700 300 L 59 59 4 1 B
X MIPI_CSI1_D1_N C22 3800 -1800 300 L 59 59 4 1 B
X MIPI_CSI1_D2_P C23 3800 -1900 300 L 59 59 4 1 B
X VSS C24 2800 -1000 300 L 59 59 9 1 W
X PCIE2_RESREF C25 3800 -2500 300 L 59 59 4 1 B
X VSS D10 2800 -1100 300 L 59 59 9 1 W
X USB2_VP D11 0 -2600 300 R 59 59 8 1 W
X USB1_VP D12 0 -2000 300 R 59 59 8 1 W
X VSS D13 2800 -1200 300 L 59 59 9 1 W
X USB1_VBUS D14 0 -4500 300 R 59 59 5 1 B
X VSS D15 2800 -1300 300 L 59 59 9 1 W
X MIPI_DSI_CLK_P D16 0 -3500 300 R 59 59 3 1 U
X MIPI_VDDHA D17 0 -1000 300 R 59 59 7 1 W
X MIPI_VDDHA D18 0 -1100 300 R 59 59 7 1 W
X MIPI_CSI2_D3_P D19 3800 -2000 300 L 59 59 4 1 B
X MIPI_CSI2_D0_P D20 3800 -2100 300 L 59 59 4 1 B
X MIPI_CSI1_D3_P D21 3800 -2200 300 L 59 59 4 1 B
X MIPI_CSI1_D1_P D22 3800 -2300 300 L 59 59 4 1 B
X VSS D23 2800 -1400 300 L 59 59 9 1 W
X PCIE2_RXN_N D24 3800 -2600 300 L 59 59 4 1 B
X PCIE2_RXN_P D25 3800 -2700 300 L 59 59 4 1 B
X VSS E10 2800 -1500 300 L 59 59 9 1 W
X USB2_DVDD E11 0 -2300 300 R 59 59 8 1 W
X USB1_DVDD E12 0 -1700 300 R 59 59 8 1 W
X VSS E13 2800 -1600 300 L 59 59 9 1 W
X VSS E14 2800 -1700 300 L 59 59 9 1 W
X MIPI_VDD E15 0 -1200 300 R 59 59 7 1 W
X VSS E16 2800 -1800 300 L 59 59 9 1 W
X MIPI_VDDA E17 0 -1300 300 R 59 59 7 1 W
X MIPI_VDDA E18 0 -1400 300 R 59 59 7 1 W
X VSS E19 2800 -1900 300 L 59 59 9 1 W
X VSS E20 2800 -2000 300 L 59 59 9 1 W
X VSS E21 2800 -2100 300 L 59 59 9 1 W
X VSS E22 2800 -2200 300 L 59 59 9 1 W
X VSS E23 2800 -2300 300 L 59 59 9 1 W
X PCIE2_TXN_N E24 3800 -2800 300 L 59 59 4 1 B
X PCIE2_TXN_P E25 3800 -2900 300 L 59 59 4 1 B
X VSS F10 2800 -2400 300 L 59 59 9 1 W
X USB2_VPH F11 0 -2700 300 R 59 59 8 1 W
X USB1_VPH F12 0 -2100 300 R 59 59 8 1 W
X VSS F13 2800 -2500 300 L 59 59 9 1 W
X VSS F14 2800 -2600 300 L 59 59 9 1 W
X MIPI_VDD F15 0 -1500 300 R 59 59 7 1 W
X VSS F16 2800 -2700 300 L 59 59 9 1 W
X MIPI_VDDA F17 0 -1600 300 R 59 59 7 1 W
X MIPI_VDDA F18 0 -1700 300 R 59 59 7 1 W
X MIPI_VDDPLL F19 0 -1800 300 R 59 59 7 1 W
X VSS F20 2800 -2800 300 L 59 59 9 1 W
X NAND_CE2_B F21 0 0 300 R 59 59 4 1 B
X PCIE_VP F22 0 -1000 300 R 59 59 8 1 W
X PCIE_VPTXC F23 0 -1100 300 R 59 59 8 1 W
X PCIE2_REF_PAD_C_LK_N F24 3800 -3000 300 L 59 59 4 1 B
X PCIE2_REF_PAD_C_LK_P F25 3800 -3100 300 L 59 59 4 1 B
X VSS G10 2800 -2900 300 L 59 59 9 1 W
X USB2_VDD33 G11 0 -2400 300 R 59 59 8 1 W
X USB1_VDD33 G12 0 -1800 300 R 59 59 8 1 W
X VSS G13 2800 -3000 300 L 59 59 9 1 W
X VDD_ARM G14 0 -4200 300 R 59 59 8 1 W
X VDD_ARM G15 0 -4300 300 R 59 59 8 1 W
X VDD_ARM G16 0 -4400 300 R 59 59 8 1 W
X VSS G17 2800 -3100 300 L 59 59 9 1 W
X VSS G18 2800 -3200 300 L 59 59 9 1 W
X NAND_ALE G19 0 -100 300 R 59 59 4 1 U
X NAND_DATA00 G20 0 -200 300 R 59 59 4 1 B
X NAND_CE1_B G21 0 -300 300 R 59 59 4 1 B
X PCIE_VP G22 0 -1200 300 R 59 59 8 1 W
X PCIE_VPTXC G23 0 -1300 300 R 59 59 8 1 W
X VSS G24 2800 -3300 300 L 59 59 9 1 W
X PCIE1_RESREF G25 3800 -3200 300 L 59 59 4 1 B
X VSS H10 2800 -3400 300 L 59 59 9 1 W
X VSS H11 2800 -3500 300 L 59 59 9 1 W
X VSS H12 2800 -3600 300 L 59 59 9 1 W
X VSS H13 2800 -3700 300 L 59 59 9 1 W
X VDD_ARM H14 0 -4500 300 R 59 59 8 1 W
X VDD_ARM H15 0 -4600 300 R 59 59 8 1 W
X VDD_ARM H16 0 -4700 300 R 59 59 8 1 W
X VSS H17 2800 -3800 300 L 59 59 9 1 W
X VSS H18 2800 -3900 300 L 59 59 9 1 W
X NAND_CE0_B H19 0 -400 300 R 59 59 4 1 B
X NAND_CE3_B H20 0 -500 300 R 59 59 4 1 B
X NAND_CLE H21 0 -600 300 R 59 59 4 1 U
X NAND_DATA02 H22 0 -700 300 R 59 59 4 1 B
X PCIE_VPH H23 0 -1400 300 R 59 59 8 1 W
X PCIE1_RXN_N H24 3800 -3300 300 L 59 59 4 1 B
X PCIE1_RXN_P H25 3800 -3400 300 L 59 59 4 1 B
X VDD_GPU J10 0 -4800 300 R 59 59 8 1 W
X VSS J11 2800 -4000 300 L 59 59 9 1 W
X VSS J12 2800 -4100 300 L 59 59 9 1 W
X VSS J13 2800 -4200 300 L 59 59 9 1 W
X VSS J14 2800 -4300 300 L 59 59 9 1 W
X VDD_ARM J15 0 -4900 300 R 59 59 8 1 W
X VDD_ARM J16 0 -5000 300 R 59 59 8 1 W
X VSS J17 2800 -4400 300 L 59 59 9 1 W
X VSS J18 2800 -4500 300 L 59 59 9 1 W
X VSS J19 2800 -4600 300 L 59 59 9 1 W
X NAND_DATA01 J20 0 -800 300 R 59 59 4 1 B
X NAND_DATA03 J21 0 -900 300 R 59 59 4 1 B
X NAND_DATA05 J22 0 -1000 300 R 59 59 4 1 B
X PCIE_VPH J23 0 -1500 300 R 59 59 8 1 W
X PCIE1_TXN_N J24 3800 -3500 300 L 59 59 4 1 B
X PCIE1_TXN_P J25 3800 -3600 300 L 59 59 4 1 B
X VDD_GPU K10 2400 0 300 L 59 59 8 1 W
X VSS K11 2800 -4700 300 L 59 59 9 1 W
X VDD_SOC K12 2400 -100 300 L 59 59 8 1 W
X VSSA_FPLL_ARM K13 0 0 300 R 59 59 11 1 W
X VDDA_1P8_FPLL_ARM K14 0 -200 300 R 59 59 9 1 W
X VDD_ARM K15 2400 -200 300 L 59 59 8 1 W
X VDD_ARM K16 2400 -300 300 L 59 59 8 1 W
X VSS K17 2800 -4800 300 L 59 59 9 1 W
X VSS K18 2800 -4900 300 L 59 59 9 1 W
X NAND_RE_B K19 0 -1100 300 R 59 59 4 1 U
X NAND_READY_B K20 0 -1200 300 R 59 59 4 1 U
X NAND_WP_B K21 0 -1300 300 R 59 59 4 1 U
X NAND_WE_B K22 0 -1400 300 R 59 59 4 1 U
X VSS K23 0 0 300 R 59 59 10 1 W
X PCIE1_REF_PAD_C_LK_N K24 3800 -3700 300 L 59 59 4 1 B
X PCIE1_REF_PAD_C_LK_P K25 3800 -3800 300 L 59 59 4 1 B
X VDD_GPU L10 2400 -400 300 L 59 59 8 1 W
X VSS L11 0 -100 300 R 59 59 10 1 W
X VDD_SOC L12 2400 -500 300 L 59 59 8 1 W
X VDD_SOC L13 2400 -600 300 L 59 59 8 1 W
X VSS L14 0 -200 300 R 59 59 10 1 W
X VDD_ARM L15 2400 -700 300 L 59 59 8 1 W
X VDD_ARM L16 2400 -800 300 L 59 59 8 1 W
X VSS L17 0 -300 300 R 59 59 10 1 W
X NVCC_NAND L18 0 -3000 300 R 59 59 7 1 W
X NAND_DATA06 L19 0 -1500 300 R 59 59 4 1 B
X NAND_DATA04 L20 0 -1600 300 R 59 59 4 1 B
X SD2_CD_B L21 0 -2200 300 R 59 59 5 1 B
X SD2_CLK L22 0 -2300 300 R 59 59 5 1 B
X NVCC_SD1 L23 0 -2000 300 R 59 59 4 1 W
X SD1_CMD L24 3000 -2100 300 L 59 59 5 1 B
X SD1_CLK L25 3000 -2200 300 L 59 59 5 1 B
X VDD_GPU M10 2400 -900 300 L 59 59 8 1 W
X VSS M11 0 -400 300 R 59 59 10 1 W
X VDD_SOC M12 2400 -1000 300 L 59 59 8 1 W
X VDD_SOC M13 2400 -1100 300 L 59 59 8 1 W
X VSS M14 0 -500 300 R 59 59 10 1 W
X VDD_ARM M15 2400 -1200 300 L 59 59 8 1 W
X VDD_ARM M16 2400 -1300 300 L 59 59 8 1 W
X VSS M17 0 -600 300 R 59 59 10 1 W
X NVCC_NAND M18 0 -3100 300 R 59 59 7 1 W
X NAND_DATA07 M19 0 -1700 300 R 59 59 4 1 B
X NAND_DQS M20 0 -1800 300 R 59 59 4 1 U
X SD2_WP M21 0 -2400 300 R 59 59 5 1 B
X SD2_CMD M22 0 -2500 300 R 59 59 5 1 B
X NVCC_SD1 M23 0 -2100 300 R 59 59 4 1 W
X SD1_DATA1 M24 3000 -2300 300 L 59 59 5 1 B
X SD1_DATA0 M25 3000 -2400 300 L 59 59 5 1 B
X VDD_VPU N10 2400 -1400 300 L 59 59 8 1 W
X VDDA_1P8_SPLL_VIDEO2 N11 0 -300 300 R 59 59 9 1 W
X VSSA_SPLL_VIDEO2 N12 0 -100 300 R 59 59 11 1 W
X VDD_SOC N13 2400 -1500 300 L 59 59 8 1 W
X VSS N14 0 -700 300 R 59 59 10 1 W
X VSS N15 0 -800 300 R 59 59 10 1 W
X VSS N16 0 -900 300 R 59 59 10 1 W
X VSS N17 0 -1000 300 R 59 59 10 1 W
X VSS N18 0 -1100 300 R 59 59 10 1 W
X ENET_MDIO N19 3000 -4500 300 L 59 59 2 1 B
X ENET_MDC N20 3000 -4600 300 L 59 59 2 1 B
X SD2_DATA1 N21 0 -2600 300 R 59 59 5 1 B
X SD2_DATA0 N22 0 -2700 300 R 59 59 5 1 B
X NVCC_SD2 N23 0 -2300 300 R 59 59 4 1 W
X SD1_DATA4 N24 3000 -2500 300 L 59 59 5 1 B
X SD1_DATA2 N25 3000 -2600 300 L 59 59 5 1 B
X VDD_VPU P10 2400 -1600 300 L 59 59 8 1 W
X VSS P11 0 -1200 300 R 59 59 10 1 W
X VDD_SOC P12 2400 -1700 300 L 59 59 8 1 W
X VDD_SOC P13 2400 -1800 300 L 59 59 8 1 W
X VSS P14 0 -1300 300 R 59 59 10 1 W
X VDD_SOC P15 2400 -1900 300 L 59 59 8 1 W
X VDD_SOC P16 2400 -2000 300 L 59 59 8 1 W
X VSS P17 0 -1400 300 R 59 59 10 1 W
X VSS P18 0 -1500 300 R 59 59 10 1 W
X ENET_TX_CTL P19 3000 -4700 300 L 59 59 2 1 B
X ENET_TD3 P20 3000 -5000 300 L 59 59 2 1 B
X SD2_DATA3 P21 0 -2800 300 R 59 59 5 1 B
X SD2_DATA2 P22 0 -2900 300 R 59 59 5 1 B
X VSS P23 0 -1600 300 R 59 59 10 1 W
X SD1_DATA5 P24 3000 -2700 300 L 59 59 5 1 B
X SD1_DATA3 P25 3000 -2800 300 L 59 59 5 1 B
X VDD_SOC R10 2400 -2100 300 L 59 59 8 1 W
X VDD_SOC R11 2400 -2200 300 L 59 59 8 1 W
X VDD_SOC R12 2400 -2300 300 L 59 59 8 1 W
X VDD_SOC R13 2400 -2400 300 L 59 59 8 1 W
X VDD_SOC R14 2400 -2500 300 L 59 59 8 1 W
X VDD_SOC R15 2400 -2600 300 L 59 59 8 1 W
X VDD_SOC R16 2400 -2700 300 L 59 59 8 1 W
X EFUSE_VQPS R17 0 -200 300 R 59 59 7 1 W
X VDD_SNVS R18 0 0 300 R 59 59 9 1 W
X ENET_TD2 R19 3400 -100 300 L 59 59 3 1 B
X ENET_TD0 R20 3400 -200 300 L 59 59 3 1 B
X ENET_TD1 R21 3400 -300 300 L 59 59 3 1 B
X SD2_RESET_B R22 0 -3000 300 R 59 59 5 1 B
X CLK1_P R23 0 0 300 R 59 59 1 1 B
X SD1_RESET_B R24 3000 -2900 300 L 59 59 5 1 B
X SD1_DATA6 R25 3000 -3000 300 L 59 59 5 1 B
X VSS T10 0 -1700 300 R 59 59 10 1 W
X VSS T11 0 -1800 300 R 59 59 10 1 W
X VSS T12 0 -1900 300 R 59 59 10 1 W
X VSS T13 0 -2000 300 R 59 59 10 1 W
X VSSA_SPLL_DRAM T14 0 -200 300 R 59 59 11 1 W
X VDDA_1P8_SPLL_DRAM T15 0 -400 300 R 59 59 9 1 W
X VDDA_1P8_TSENSOR T16 0 -500 300 R 59 59 9 1 W
X VDD_SOC T17 2400 -2800 300 L 59 59 8 1 W
X NVCC_ENET T18 0 -700 300 R 59 59 8 1 W
X ENET_TXC T19 3000 -4800 300 L 59 59 2 1 B
X ENET_RXC T20 3000 -4900 300 L 59 59 2 1 B
X ENET_RX_CTL T21 3400 -800 300 L 59 59 3 1 B
X CLK2_P T22 2200 -300 300 L 59 59 1 1 B
X CLK1_N T23 0 -100 300 R 59 59 1 1 B
X SD1_STROBE T24 3000 -3100 300 L 59 59 5 1 B
X SD1_DATA7 T25 3000 -3200 300 L 59 59 5 1 B
X VDD_DRAM U10 2400 -2900 300 L 59 59 8 1 W
X VDD_DRAM U11 2400 -3000 300 L 59 59 8 1 W
X VDD_DRAM U12 2400 -3100 300 L 59 59 8 1 W
X VDD_DRAM U13 2400 -3200 300 L 59 59 8 1 W
X VDD_DRAM U14 2400 -3300 300 L 59 59 8 1 W
X VSS U15 0 -2100 300 R 59 59 10 1 W
X VSSA_FPLL U16 0 -300 300 R 59 59 11 1 W
X VDDA_1P8_FPLL U17 0 -600 300 R 59 59 9 1 W
X VSS U18 0 -2200 300 R 59 59 10 1 W
X ENET_RD0 U19 3400 -400 300 L 59 59 3 1 B
X ENET_RD2 U20 3400 -500 300 L 59 59 3 1 B
X ENET_RD1 U21 3400 -600 300 L 59 59 3 1 B
X CLK2_N U22 2200 -400 300 L 59 59 1 1 B
X VDDA_1P8_LVDS U23 0 -700 300 R 59 59 9 1 W
X XTALO_25M U24 0 0 300 R 59 59 6 1 U
X XTALI_25M U25 0 -100 300 R 59 59 6 1 U
X VDD_DRAM V10 2400 -3400 300 L 59 59 8 1 W
X VDD_DRAM V11 2400 -3500 300 L 59 59 8 1 W
X VDD_DRAM V12 2400 -3600 300 L 59 59 8 1 W
X VDD_DRAM V13 2400 -3700 300 L 59 59 8 1 W
X VDD_DRAM V14 2400 -3800 300 L 59 59 8 1 W
X VDD_DRAM V15 2400 -3900 300 L 59 59 8 1 W
X VSS V16 0 -2300 300 R 59 59 10 1 W
X VSSA_SPLL V17 0 -400 300 R 59 59 11 1 W
X VDDA_0P9 V18 0 -800 300 R 59 59 9 1 W
X ENET_RD3 V19 3400 -700 300 L 59 59 3 1 B
X PMIC_ON_REQ V20 0 -2600 300 R 59 59 4 1 U
X PMIC_STBY_REQ V21 0 -2700 300 R 59 59 4 1 U
X RTC V22 0 -3000 300 R 59 59 4 1 U
X VSSA_XTAL_25M V23 0 -500 300 R 59 59 11 1 W
X XTALO_27M V24 0 -200 300 R 59 59 6 1 U
X XTALI_27M V25 0 -300 300 R 59 59 6 1 U
X VSS W10 0 -2400 300 R 59 59 10 1 W
X VSS W11 0 -2500 300 R 59 59 10 1 W
X VSS W12 0 -2600 300 R 59 59 10 1 W
X VSS W13 0 -2700 300 R 59 59 10 1 W
X VSS W14 0 -2800 300 R 59 59 10 1 W
X VSS W15 0 -2900 300 R 59 59 10 1 W
X VSS W16 0 -3000 300 R 59 59 10 1 W
X VDDA_1P8_SPLL W17 0 -900 300 R 59 59 9 1 W
X NVCC_SNVS W18 0 -800 300 R 59 59 8 1 W
X RTC_RESET_B W19 0 -3100 300 R 59 59 4 1 U
X POR_B W20 0 -2800 300 R 59 59 4 1 U
X ONOFF W21 0 -2400 300 R 59 59 4 1 U
X VSSA_XTAL_27M W22 0 -600 300 R 59 59 11 1 W
X VDDA_1P8_XTAL_27M W23 0 -1000 300 R 59 59 9 1 W
X VDDA_1P8_XTAL_25M W24 0 -1100 300 R 59 59 9 1 W
X VSS W25 0 -3100 300 R 59 59 10 1 W
X VDD_DRAM Y10 2400 -4000 300 L 59 59 8 1 W
X VSS Y11 0 -3200 300 R 59 59 10 1 W
X NVCC_DRAM Y12 0 -3200 300 R 59 59 7 1 W
X VSS Y13 0 -3300 300 R 59 59 10 1 W
X NVCC_DRAM Y14 0 -3300 300 R 59 59 7 1 W
X VSS Y15 0 -3400 300 R 59 59 10 1 W
X VDD_DRAM Y16 2400 -4100 300 L 59 59 8 1 W
X VSS Y17 0 -3500 300 R 59 59 10 1 W
X VDD_DRAM Y18 2400 -4200 300 L 59 59 8 1 W
X VSS Y19 0 -3600 300 R 59 59 10 1 W
X VDD_DRAM Y20 2400 -4300 300 L 59 59 8 1 W
X VSS Y21 0 -3700 300 R 59 59 10 1 W
X VSS Y22 0 -3800 300 R 59 59 10 1 W
X VSS Y23 0 -3900 300 R 59 59 10 1 W
X VSS Y24 0 -4000 300 R 59 59 10 1 W
X DRAM_DQ05 Y25 0 -3000 300 R 59 59 2 1 B
X NVCC_DRAM AA10 0 -3400 300 R 59 59 7 1 W
X VDDA_DRAM AA11 0 -1200 300 R 59 59 9 1 W
X DRAM_AC27 AA12 0 -3100 300 R 59 59 2 1 B
X DRAM_ZN AA13 0 -3200 300 R 59 59 2 1 B
X DRAM_VREF AA14 0 0 300 R 59 59 7 1 B
X NVCC_DRAM AA15 0 -3500 300 R 59 59 7 1 W
X VSS AA16 0 -4100 300 R 59 59 10 1 W
X DRAM_DQ15 AA17 0 -3300 300 R 59 59 2 1 B
X DRAM_DQ12 AA18 0 -3400 300 R 59 59 2 1 B
X DRAM_DQ14 AA19 0 -3500 300 R 59 59 2 1 B
X DRAM_DQ11 AA20 0 -3600 300 R 59 59 2 1 B
X VSS AA21 0 -4200 300 R 59 59 10 1 W
X DRAM_DQ09 AA22 0 -3700 300 R 59 59 2 1 B
X DRAM_DQ10 AA23 0 -3800 300 R 59 59 2 1 B
X DRAM_DQ04 AA24 0 -3900 300 R 59 59 2 1 B
X DRAM_DQ06 AA25 0 -4000 300 R 59 59 2 1 B
X DRAM_AC35 AB10 0 -4100 300 R 59 59 2 1 B
X VSS AB11 0 -4300 300 R 59 59 10 1 W
X DRAM_AC26 AB12 0 -4200 300 R 59 59 2 1 B
X DRAM_RESET_N AB13 0 -4300 300 R 59 59 2 1 B
X DRAM_AC19 AB14 0 -4400 300 R 59 59 2 1 B
X DRAM_AC07 AB15 0 -4500 300 R 59 59 2 1 B
X DRAM_AC14 AB16 0 -4600 300 R 59 59 2 1 B
X NVCC_DRAM AB17 0 -3600 300 R 59 59 7 1 W
X VSS AB18 0 -4400 300 R 59 59 10 1 W
X DRAM_DQ13 AB19 0 -4700 300 R 59 59 2 1 B
X DRAM_DM1 AB20 0 -4800 300 R 59 59 2 1 B
X DRAM_DQS1_P AB21 0 -4900 300 R 59 59 2 1 B
X DRAM_DQ08 AB22 3000 0 300 L 59 59 2 1 B
X NVCC_DRAM AB23 0 -3700 300 R 59 59 7 1 W
X VSS AB24 0 -4500 300 R 59 59 10 1 W
X DRAM_DQ07 AB25 3000 -100 300 L 59 59 2 1 B
X DRAM_AC34 AC10 3000 -200 300 L 59 59 2 1 B
X DRAM_AC38 AC11 3000 -300 300 L 59 59 2 1 B
X DRAM_AC36 AC12 3000 -400 300 L 59 59 2 1 B
X DRAM_ALERT_N AC13 3000 -500 300 L 59 59 2 1 B
X NVCC_DRAM AC14 0 -3800 300 R 59 59 7 1 W
X DRAM_AC15 AC15 3000 -600 300 L 59 59 2 1 B
X DRAM_AC00 AC16 3000 -700 300 L 59 59 2 1 B
X NVCC_DRAM AC17 0 -3900 300 R 59 59 7 1 W
X DRAM_AC03 AC18 3000 -800 300 L 59 59 2 1 B
X VSS AC19 0 -4600 300 R 59 59 10 1 W
X NVCC_DRAM AC20 0 -4000 300 R 59 59 7 1 W
X DRAM_DQS1_N AC21 3000 -900 300 L 59 59 2 1 B
X VSS AC22 0 -4700 300 R 59 59 10 1 W
X NVCC_DRAM AC23 0 -4100 300 R 59 59 7 1 W
X DRAM_DQS0_P AC24 3000 -1000 300 L 59 59 2 1 B
X DRAM_DQS0_N AC25 3000 -1100 300 L 59 59 2 1 B
X DRAM_AC20 AD10 3000 -1200 300 L 59 59 2 1 B
X VSS AD11 0 -4800 300 R 59 59 10 1 W
X DRAM_AC24 AD12 3000 -1300 300 L 59 59 2 1 B
X VSS AD13 0 -4900 300 R 59 59 10 1 W
X DRAM_AC04 AD14 3000 -1400 300 L 59 59 2 1 B
X DRAM_AC17 AD15 3000 -1500 300 L 59 59 2 1 B
X VSS AD16 0 -5000 300 R 59 59 10 1 W
X DRAM_AC08 AD17 3000 -1600 300 L 59 59 2 1 B
X NVCC_DRAM AD18 0 -4200 300 R 59 59 7 1 W
X DRAM_AC12 AD19 3000 -1700 300 L 59 59 2 1 B
X DRAM_AC10 AD20 3000 -1800 300 L 59 59 2 1 B
X NVCC_DRAM AD21 0 -4300 300 R 59 59 7 1 W
X DRAM_DQ03 AD22 3000 -1900 300 L 59 59 2 1 B
X DRAM_DM0 AD23 3000 -2000 300 L 59 59 2 1 B
X DRAM_DQ01 AD24 3000 -2100 300 L 59 59 2 1 B
X VSS AD25 1600 0 300 L 59 59 10 1 W
X DRAM_AC21 AE10 3000 -2200 300 L 59 59 2 1 B
X DRAM_AC37 AE11 3000 -2300 300 L 59 59 2 1 B
X DRAM_AC25 AE12 3000 -2400 300 L 59 59 2 1 B
X DRAM_AC06 AE13 3000 -2500 300 L 59 59 2 1 B
X DRAM_AC05 AE14 3000 -2600 300 L 59 59 2 1 B
X DRAM_AC16 AE15 3000 -2700 300 L 59 59 2 1 B
X DRAM_AC09 AE16 3000 -2800 300 L 59 59 2 1 B
X DRAM_AC01 AE17 3000 -2900 300 L 59 59 2 1 B
X DRAM_AC02 AE18 3000 -3000 300 L 59 59 2 1 B
X DRAM_AC13 AE19 3000 -3100 300 L 59 59 2 1 B
X DRAM_AC11 AE20 3000 -3200 300 L 59 59 2 1 B
X VSS AE21 1600 -100 300 L 59 59 10 1 W
X DRAM_DQ02 AE22 3000 -3300 300 L 59 59 2 1 B
X DRAM_DQ00 AE23 3000 -3400 300 L 59 59 2 1 B
X VSS AE24 1600 -200 300 L 59 59 10 1 W
P 2 1 1 5 300 300 300 -600 N
P 2 1 1 5 300 -600 1900 -600 N
P 2 1 1 5 1900 -600 1900 300 N
P 2 1 1 5 1900 300 300 300 N
P 2 2 1 5 300 200 300 -5200 N
P 2 2 1 5 300 -5200 2700 -5200 N
P 2 2 1 5 2700 -5200 2700 200 N
P 2 2 1 5 2700 200 300 200 N
P 2 3 1 5 300 200 300 -3700 N
P 2 3 1 5 300 -3700 3100 -3700 N
P 2 3 1 5 3100 -3700 3100 200 N
P 2 3 1 5 3100 200 300 200 N
P 2 4 1 5 300 200 300 -4000 N
P 2 4 1 5 300 -4000 3500 -4000 N
P 2 4 1 5 3500 -4000 3500 200 N
P 2 4 1 5 3500 200 300 200 N
P 2 5 1 5 300 200 300 -4700 N
P 2 5 1 5 300 -4700 2700 -4700 N
P 2 5 1 5 2700 -4700 2700 200 N
P 2 5 1 5 2700 200 300 200 N
P 2 6 1 5 300 400 300 -800 N
P 2 6 1 5 300 -800 2300 -800 N
P 2 6 1 5 2300 -800 2300 400 N
P 2 6 1 5 2300 400 300 400 N
P 2 7 1 5 300 300 300 -4500 N
P 2 7 1 5 300 -4500 1700 -4500 N
P 2 7 1 5 1700 -4500 1700 300 N
P 2 7 1 5 1700 300 300 300 N
P 2 8 1 5 300 200 300 -5200 N
P 2 8 1 5 300 -5200 2100 -5200 N
P 2 8 1 5 2100 -5200 2100 200 N
P 2 8 1 5 2100 200 300 200 N
P 2 9 1 5 300 200 300 -5200 N
P 2 9 1 5 300 -5200 2500 -5200 N
P 2 9 1 5 2500 -5200 2500 200 N
P 2 9 1 5 2500 200 300 200 N
P 2 10 1 5 300 200 300 -5200 N
P 2 10 1 5 300 -5200 1300 -5200 N
P 2 10 1 5 1300 -5200 1300 200 N
P 2 10 1 5 1300 200 300 200 N
P 2 11 1 5 300 200 300 -800 N
P 2 11 1 5 300 -800 1900 -800 N
P 2 11 1 5 1900 -800 1900 200 N
P 2 11 1 5 1900 200 300 200 N
ENDDRAW
ENDDEF










#
#End Library
