Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Apr  4 15:47:14 2023
| Host         : LAPTOP-PM3670FV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LFSR_timing_summary_routed.rpt -pb LFSR_timing_summary_routed.pb -rpx LFSR_timing_summary_routed.rpx -warn_on_violation
| Design       : LFSR
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.484        0.000                      0                  197        0.166        0.000                      0                  197        3.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.484        0.000                      0                  197        0.166        0.000                      0                  197        3.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.890ns (22.658%)  route 3.038ns (77.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.057     6.131    Clk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518     6.649 f  count_reg[7]/Q
                         net (fo=2, routed)           0.856     7.505    count_reg_n_0_[7]
    SLICE_X113Y106       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_8/O
                         net (fo=1, routed)           0.433     8.061    count[31]_i_8_n_0
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     8.185 f  count[31]_i_5/O
                         net (fo=3, routed)           0.927     9.112    count[31]_i_5_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I2_O)        0.124     9.236 r  count[31]_i_1/O
                         net (fo=31, routed)          0.822    10.059    count[31]_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.856    13.621    Clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDRE (Setup_fdre_C_R)       -0.524    13.542    count_reg[29]
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.890ns (22.658%)  route 3.038ns (77.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.057     6.131    Clk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518     6.649 f  count_reg[7]/Q
                         net (fo=2, routed)           0.856     7.505    count_reg_n_0_[7]
    SLICE_X113Y106       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_8/O
                         net (fo=1, routed)           0.433     8.061    count[31]_i_8_n_0
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     8.185 f  count[31]_i_5/O
                         net (fo=3, routed)           0.927     9.112    count[31]_i_5_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I2_O)        0.124     9.236 r  count[31]_i_1/O
                         net (fo=31, routed)          0.822    10.059    count[31]_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.856    13.621    Clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDRE (Setup_fdre_C_R)       -0.524    13.542    count_reg[30]
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.890ns (22.658%)  route 3.038ns (77.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.057     6.131    Clk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518     6.649 f  count_reg[7]/Q
                         net (fo=2, routed)           0.856     7.505    count_reg_n_0_[7]
    SLICE_X113Y106       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_8/O
                         net (fo=1, routed)           0.433     8.061    count[31]_i_8_n_0
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     8.185 f  count[31]_i_5/O
                         net (fo=3, routed)           0.927     9.112    count[31]_i_5_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I2_O)        0.124     9.236 r  count[31]_i_1/O
                         net (fo=31, routed)          0.822    10.059    count[31]_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.856    13.621    Clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDRE (Setup_fdre_C_R)       -0.524    13.542    count_reg[31]
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.890ns (22.690%)  route 3.032ns (77.310%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.057     6.131    Clk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518     6.649 f  count_reg[7]/Q
                         net (fo=2, routed)           0.856     7.505    count_reg_n_0_[7]
    SLICE_X113Y106       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_8/O
                         net (fo=1, routed)           0.433     8.061    count[31]_i_8_n_0
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     8.185 f  count[31]_i_5/O
                         net (fo=3, routed)           0.927     9.112    count[31]_i_5_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I2_O)        0.124     9.236 r  count[31]_i_1/O
                         net (fo=31, routed)          0.817    10.053    count[31]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.860    13.625    Clk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.546    count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.890ns (22.690%)  route 3.032ns (77.310%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.057     6.131    Clk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518     6.649 f  count_reg[7]/Q
                         net (fo=2, routed)           0.856     7.505    count_reg_n_0_[7]
    SLICE_X113Y106       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_8/O
                         net (fo=1, routed)           0.433     8.061    count[31]_i_8_n_0
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     8.185 f  count[31]_i_5/O
                         net (fo=3, routed)           0.927     9.112    count[31]_i_5_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I2_O)        0.124     9.236 r  count[31]_i_1/O
                         net (fo=31, routed)          0.817    10.053    count[31]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.860    13.625    Clk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.546    count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.890ns (22.690%)  route 3.032ns (77.310%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.057     6.131    Clk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518     6.649 f  count_reg[7]/Q
                         net (fo=2, routed)           0.856     7.505    count_reg_n_0_[7]
    SLICE_X113Y106       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_8/O
                         net (fo=1, routed)           0.433     8.061    count[31]_i_8_n_0
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     8.185 f  count[31]_i_5/O
                         net (fo=3, routed)           0.927     9.112    count[31]_i_5_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I2_O)        0.124     9.236 r  count[31]_i_1/O
                         net (fo=31, routed)          0.817    10.053    count[31]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.860    13.625    Clk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.546    count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.890ns (22.690%)  route 3.032ns (77.310%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.057     6.131    Clk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518     6.649 f  count_reg[7]/Q
                         net (fo=2, routed)           0.856     7.505    count_reg_n_0_[7]
    SLICE_X113Y106       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_8/O
                         net (fo=1, routed)           0.433     8.061    count[31]_i_8_n_0
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     8.185 f  count[31]_i_5/O
                         net (fo=3, routed)           0.927     9.112    count[31]_i_5_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I2_O)        0.124     9.236 r  count[31]_i_1/O
                         net (fo=31, routed)          0.817    10.053    count[31]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.860    13.625    Clk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.546    count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.890ns (21.015%)  route 3.345ns (78.985%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.056     6.130    Clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  count_reg[15]/Q
                         net (fo=2, routed)           0.857     7.505    count_reg_n_0_[15]
    SLICE_X113Y108       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_7/O
                         net (fo=1, routed)           0.401     8.030    count[31]_i_7_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I4_O)        0.124     8.154 f  count[31]_i_4/O
                         net (fo=3, routed)           0.968     9.121    count[31]_i_4_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I1_O)        0.124     9.245 r  Stages_LFSR[1]_i_1/O
                         net (fo=67, routed)          1.119    10.365    Stages_LFSR
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.857    13.622    Clk_IBUF_BUFG
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[19]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       FDCE (Setup_fdce_C_CE)      -0.169    13.858    Stages_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.890ns (21.015%)  route 3.345ns (78.985%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.056     6.130    Clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  count_reg[15]/Q
                         net (fo=2, routed)           0.857     7.505    count_reg_n_0_[15]
    SLICE_X113Y108       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_7/O
                         net (fo=1, routed)           0.401     8.030    count[31]_i_7_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I4_O)        0.124     8.154 f  count[31]_i_4/O
                         net (fo=3, routed)           0.968     9.121    count[31]_i_4_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I1_O)        0.124     9.245 r  Stages_LFSR[1]_i_1/O
                         net (fo=67, routed)          1.119    10.365    Stages_LFSR
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.857    13.622    Clk_IBUF_BUFG
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[20]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       FDCE (Setup_fdce_C_CE)      -0.169    13.858    Stages_LFSR_reg[20]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.890ns (21.015%)  route 3.345ns (78.985%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.056     6.130    Clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  count_reg[15]/Q
                         net (fo=2, routed)           0.857     7.505    count_reg_n_0_[15]
    SLICE_X113Y108       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  count[31]_i_7/O
                         net (fo=1, routed)           0.401     8.030    count[31]_i_7_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I4_O)        0.124     8.154 f  count[31]_i_4/O
                         net (fo=3, routed)           0.968     9.121    count[31]_i_4_n_0
    SLICE_X113Y110       LUT5 (Prop_lut5_I1_O)        0.124     9.245 r  Stages_LFSR[1]_i_1/O
                         net (fo=67, routed)          1.119    10.365    Stages_LFSR
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.857    13.622    Clk_IBUF_BUFG
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[21]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       FDCE (Setup_fdce_C_CE)      -0.169    13.858    Stages_LFSR_reg[21]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  3.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.718     1.805    Clk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  Stages_LFSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  Stages_LFSR_reg[2]/Q
                         net (fo=2, routed)           0.111     2.056    Output_OBUF[6]
    SLICE_X113Y105       FDCE                                         r  Stages_LFSR_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.994     2.336    Clk_IBUF_BUFG
    SLICE_X113Y105       FDCE                                         r  Stages_LFSR_reg[3]_lopt_replica/C
                         clock pessimism             -0.516     1.821    
    SLICE_X113Y105       FDCE (Hold_fdce_C_D)         0.070     1.891    Stages_LFSR_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.718     1.805    Clk_IBUF_BUFG
    SLICE_X110Y105       FDCE                                         r  Stages_LFSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  Stages_LFSR_reg[6]/Q
                         net (fo=1, routed)           0.113     2.058    p_56_in
    SLICE_X111Y106       FDCE                                         r  Stages_LFSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.994     2.336    Clk_IBUF_BUFG
    SLICE_X111Y106       FDCE                                         r  Stages_LFSR_reg[7]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y106       FDCE (Hold_fdce_C_D)         0.071     1.892    Stages_LFSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.718     1.805    Clk_IBUF_BUFG
    SLICE_X110Y106       FDCE                                         r  Stages_LFSR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  Stages_LFSR_reg[14]/Q
                         net (fo=1, routed)           0.121     2.066    p_48_in
    SLICE_X110Y106       FDCE                                         r  Stages_LFSR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.994     2.336    Clk_IBUF_BUFG
    SLICE_X110Y106       FDCE                                         r  Stages_LFSR_reg[15]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X110Y106       FDCE (Hold_fdce_C_D)         0.075     1.880    Stages_LFSR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.717     1.804    Clk_IBUF_BUFG
    SLICE_X110Y107       FDCE                                         r  Stages_LFSR_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  Stages_LFSR_reg[42]/Q
                         net (fo=1, routed)           0.121     2.065    p_20_in
    SLICE_X110Y107       FDCE                                         r  Stages_LFSR_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.993     2.335    Clk_IBUF_BUFG
    SLICE_X110Y107       FDCE                                         r  Stages_LFSR_reg[43]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X110Y107       FDCE (Hold_fdce_C_D)         0.075     1.879    Stages_LFSR_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.718     1.805    Clk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  Stages_LFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  Stages_LFSR_reg[3]/Q
                         net (fo=2, routed)           0.125     2.071    Output_OBUF[5]
    SLICE_X111Y105       FDCE                                         r  Stages_LFSR_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.994     2.336    Clk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  Stages_LFSR_reg[4]_lopt_replica/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y105       FDCE (Hold_fdce_C_D)         0.075     1.880    Stages_LFSR_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.094%)  route 0.123ns (48.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.718     1.805    Clk_IBUF_BUFG
    SLICE_X110Y106       FDCE                                         r  Stages_LFSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDCE (Prop_fdce_C_Q)         0.128     1.933 r  Stages_LFSR_reg[18]/Q
                         net (fo=1, routed)           0.123     2.055    p_44_in
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.991     2.333    Clk_IBUF_BUFG
    SLICE_X108Y106       FDCE                                         r  Stages_LFSR_reg[19]/C
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       FDCE (Hold_fdce_C_D)         0.022     1.862    Stages_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.717     1.804    Clk_IBUF_BUFG
    SLICE_X111Y107       FDCE                                         r  Stages_LFSR_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  Stages_LFSR_reg[47]/Q
                         net (fo=1, routed)           0.104     2.049    p_15_in
    SLICE_X111Y107       FDCE                                         r  Stages_LFSR_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.993     2.335    Clk_IBUF_BUFG
    SLICE_X111Y107       FDCE                                         r  Stages_LFSR_reg[48]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X111Y107       FDCE (Hold_fdce_C_D)         0.047     1.851    Stages_LFSR_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.717     1.804    Clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  Stages_LFSR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  Stages_LFSR_reg[27]/Q
                         net (fo=1, routed)           0.104     2.049    p_35_in
    SLICE_X109Y106       FDCE                                         r  Stages_LFSR_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.991     2.333    Clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  Stages_LFSR_reg[28]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X109Y106       FDCE (Hold_fdce_C_D)         0.047     1.851    Stages_LFSR_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.824%)  route 0.114ns (47.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.717     1.804    Clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  Stages_LFSR_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDCE (Prop_fdce_C_Q)         0.128     1.932 r  Stages_LFSR_reg[34]/Q
                         net (fo=1, routed)           0.114     2.046    p_28_in
    SLICE_X111Y106       FDCE                                         r  Stages_LFSR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.994     2.336    Clk_IBUF_BUFG
    SLICE_X111Y106       FDCE                                         r  Stages_LFSR_reg[35]/C
                         clock pessimism             -0.494     1.843    
    SLICE_X111Y106       FDCE (Hold_fdce_C_D)        -0.006     1.837    Stages_LFSR_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Stages_LFSR_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Stages_LFSR_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.717     1.804    Clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  Stages_LFSR_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  Stages_LFSR_reg[30]/Q
                         net (fo=1, routed)           0.145     2.090    p_32_in
    SLICE_X109Y106       FDCE                                         r  Stages_LFSR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.991     2.333    Clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  Stages_LFSR_reg[31]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X109Y106       FDCE (Hold_fdce_C_D)         0.075     1.879    Stages_LFSR_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y105  Stages_LFSR_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  Stages_LFSR_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  Stages_LFSR_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y106  Stages_LFSR_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y106  Stages_LFSR_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  Stages_LFSR_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  Stages_LFSR_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  Stages_LFSR_reg[14]/C



