# Toolchain

## Modeling Tool, Simulator
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | TCAD 2018  | P. -Y. Chen, X. Peng and S. Yu   | NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning | [Paper](https://ieeexplore.ieee.org/document/8246561) |                |          |
|    1    | IEDM 2019              | X. Peng, S. Huang, Y. Luo, X. Sun and S. Yu   |  DNN+NeuroSim: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators with Versatile Device Technologies                  |  [Paper](https://ieeexplore.ieee.org/document/8993491)        |             |          |
|    1    | TCSI 2024  | J. Lee, A. Lu, W. Li and S. Yu        |NeuroSim V1.4: Extending Technology Support for Digital Compute-in-Memory Toward 1nm Node                     |[Paper](https://ieeexplore.ieee.org/document/10443264)          |            |          |
|    2    | TCAD 2012           | X. Dong, C. Xu, Y. Xie and N. P. Jouppi           | NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory         | [Paper](https://ieeexplore.ieee.org/document/6218223), [Source](https://github.com/SEAL-UCSB/NVSim)             |  NVM        |
|    3    | TCAD 2017           |L. Xia et al.       | MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System         |[Paper](https://ieeexplore.ieee.org/document/7984877)        | Design Optimization, Energy Efficiency, memristors          |          |
|    3    | TCAD 2023           | Z. Zhu et al.             | MNSIM 2.0: A Behavior-Level Modeling Tool for Processing-In-Memory Architectures         |[Paper](https://ieeexplore.ieee.org/document/10058114), [Source](https://github.com/thu-nics/MNSIM-2.0)             | PIM  architecture performance modeling and evaluation tool     |          |
|    4    | ASP-DAC 2025        | C. Wang, Z. Chen, S. Huang           | MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator      |[Paper](https://arxiv.org/abs/2409.14838)             |          |          |
|    5    | ISCA'23           | T Ma, Y Feng, X Zhang, Y Zhu           | CAMJ: Enabling System-Level Energy Modeling and Architectural Exploration for In-Sensor Visual Computing         | [Paper](https://arxiv.org/abs/2304.03320)            | Energy Modeling; CIS, Sensor           |          |
|    5    | SPIE 2004           |                    | A simulation tool for evaluating digital camera image quality         |[Paper](https://web.stanford.edu/~wandell/data/papers/SPIE-2004-Simulator-5294-17.pdf), [Source](https://github.com/ISET/isetcam)             | Matlab, evaluation toolkit         | Application      |
|    5    |            |                    |          |[Paper]()             |          |          |
|    6    | TVLSI2019   | B. C. Lim and M. Horowitz | An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification     |[Paper](https://ieeexplore.ieee.org/document/8495030/keywords#keywords)             | Template Model, Mixes-signal SoC, Verilog, Validation         |          |
|    7    | ASP-DAC 2016      | R. Chen, Z. Shao, C. -L. Yang and Tao Li        | MCSSim: A Memory Channel Storage Simulator        |[Paper](https://ieeexplore.ieee.org/abstract/document/7428004)       | NVDIMM, memory channel storage technic, cycle-accurate simulator         |          |
|    8    | ASP-DAC 2016      | Yizi Gu, Y. Liu, Y. Wang, H. Li and H. Yang     | NVPsim: A Simulator for Architecture Explorations of Nonvolatile Processors         |[Paper](https://ieeexplore.ieee.org/document/7428003)             | Nonvolatile Processor simulator, Performance& energy evaluation       |          |


## Architecture NAS
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | DAC2023    |  J. Chen et al.     | AutoDCIM: An Automated Digital CIM Compiler    | [Paper](https://ieeexplore.ieee.org/document/10247976)             | EDA, Layout Optimization, Template-based Generation         |          |
|    2    |            |                    |          |[Paper]()             |          |          |
|    3    |            |                    |          |[Paper]()             |          |          |
|    4    |            |                    |          |[Paper]()             |          |          |


## Hardware-and-Software Co-design
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    |  DAC 2023          | Z. Du, W. Zhang, Z. Zhou, Z. Shao and L. Ju         | Accelerating DNN Inference with Heterogeneous Multi-DPU Engines          | [Paper](https://ieeexplore.ieee.org/document/10247793)          |  FPGA, CNN accelerator, DPU, pipeline     |          |
|    2    |  DATE 2024         | C. Zhang, Z. Yuan, X. Li and G. Sun                 |Algorithm-Hardware Co-Design for Energy-Efficient A/D Conversion in ReRAM-Based Accelerators          |[Paper](https://ieeexplore.ieee.org/document/10546760)             | Quantization, Re-RAM, Power Reduction     |          |
|    3    |  TCAD 2022         | F. Tu et al.                   | SDP: Co-Designing Algorithm, Dataflow, and Architecture for In-SRAM Sparse NN Acceleration          |[Paper](https://ieeexplore.ieee.org/document/9768124)             | Digital PIM, NN, Sparsity Weight, SRAM         |          |
|    4    |            |                    |          |[Paper]()             |          |          |
|    5    |  ICICM 2023     |   K. Xu et al.       | An Automated Deployment with Reconfigurable Digital Controller for SRAM-based Computation-in-Memory          |[Paper](https://ieeexplore.ieee.org/document/10365985)     | Deployment Strategy, CIM,         |          |
|    5    |  ACM 2024       |   X. Gao et al.      | Static Scheduling of Weight Programming for DNN Acceleration with Resource Constrained PIM         |[Paper](https://ieeexplore.ieee.org/document/10365985)             | Deployment Strategy,         |          |

## Others
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | Nature Electron 2024    | Guo, Y., Yan, Z., Yu, X. et al   | Hardware design and the fairness of a neural network    | [Paper](https://www.nature.com/articles/s41928-024-01213-0#citeas)       |          |          |
|    2    |            |                    |          |[Paper]()             |          |          |
|    3    |            |                    |          |[Paper]()             |          |          |
|    4    |            |                    |          |[Paper]()             |          |          |




