//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux jd4691@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Mon Sep 13 22:49:52 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log17318642b3776.0"
set_working_dir /home/jd4691/research/NTT_CPU/hybird
solution file add ./src/utils.cpp
# /INPUTFILES/1
solution file add ./src/ntt.cpp
# /INPUTFILES/2
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/jd4691/research/NTT_CPU/hybird/catapult.log"
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: /usr/include/gnu/stubs.h(7): cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314188kB, peak memory usage 1314188kB (SOL-9)
# Error: go analyze: Failed analyze
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(25): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/include/ntt.h(8): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning: $PROJECT_HOME/include/ntt.h(9): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(47): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(47): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(66): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(67): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(74): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(76): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(82): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(85): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(87): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(89): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(90): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(99): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(100): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(110): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(111): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(112): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(123): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(126): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(127): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(128): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(139): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(141): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(147): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(149): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(151): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(152): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(161): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(162): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(172): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(173): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(174): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(184): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(185): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning: $PROJECT_HOME/src/ntt.cpp(191): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(25): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(25):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Error: $PROJECT_HOME/src/utils.cpp(67): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/utils.cpp(67):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: $PROJECT_HOME/src/utils.cpp(68): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/utils.cpp(68):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: $PROJECT_HOME/src/utils.cpp(71): identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/utils.cpp(71):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# $PROJECT_HOME/src/ntt.cpp(58): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Error: go analyze: Failed analyze
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(9): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(191): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(58): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.60 seconds, memory usage 1445284kB, peak memory usage 1445856kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'hybrid.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(59): Found top design routine 'hybrid' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(59): Synthesizing routine 'hybrid' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(59): Inlining routine 'hybrid' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(59): Optimizing block '/hybrid' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'twiddle_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'revArr' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'tw' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'tw_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# Design 'hybrid' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'hybrid.v1': elapsed time 12.84 seconds, memory usage 1445284kB, peak memory usage 1510820kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1366, Real ops = 466, Vars = 223 (SOL-21)
# Input file has changed
solution new -state new -solution hybrid.v1 hybrid
# Info: Branching solution 'hybrid.v2' at state 'new' (PRJ-2)
# hybrid.v2
go compile
# Info: Starting transformation 'analyze' on solution 'hybrid.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(9): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(191): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(58): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'hybrid.v2': elapsed time 3.58 seconds, memory usage 1445752kB, peak memory usage 1511288kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'hybrid.v2' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(59): Found top design routine 'hybrid' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(59): Synthesizing routine 'hybrid' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(59): Inlining routine 'hybrid' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(59): Optimizing block '/hybrid' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'twiddle_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'revArr' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'tw' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): INOUT port 'tw_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# Design 'hybrid' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'hybrid.v2': elapsed time 17.70 seconds, memory usage 1511288kB, peak memory usage 1511288kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -1 -part xc7vx485tffg1157-1
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'hybrid.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-1_beh.lib' [mgc_Xilinx-VIRTEX-7-1_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'hybrid.v2': elapsed time 1.13 seconds, memory usage 1511288kB, peak memory usage 1511288kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go allocate
# Info: Starting transformation 'assembly' on solution 'hybrid.v2' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v2': elapsed time 2.05 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Starting transformation 'loops' on solution 'hybrid.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v2': elapsed time 0.22 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v2': elapsed time 8.78 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v2' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v2': elapsed time 0.26 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v2' (SOL-8)
# Design 'hybrid' contains '547' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v2': elapsed time 3.94 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (14 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (14 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(185): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(141): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(76): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 26258 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 33935, Area (Datapath, Register, Total) = 19195.78, 0.00, 19195.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 40335, Area (Datapath, Register, Total) = 12695.78, 0.00, 12695.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v2': elapsed time 2.84 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'hybrid.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
# Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v2': elapsed time 30.10 seconds, memory usage 1510880kB, peak memory usage 1511908kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'hybrid.v2': elapsed time 36.81 seconds, memory usage 1510880kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 20784, Real ops = 525, Vars = 1788 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:S2_COPY_LOOP:for:conc.itm(9:5), S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:S5_COPY_LOOP:for:conc.itm(9:5), S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (12 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#12:f1.sva, butterFly#16:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#4:f1.sva, S1_OUTER_LOOP:for:asn#6.itm, S1_OUTER_LOOP:for:asn#7.itm, S2_COPY_LOOP:for:asn.itm, S5_COPY_LOOP:for:asn.itm' (9 registers deleted). (FSM-3)
# Creating shared register 'butterFly#11:f1.sva' for variables 'butterFly#11:f1.sva, butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#3:f1.sva, butterFly#6:f1.sva, butterFly#8:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#15:f1.sva' for variables 'butterFly#15:f1.sva, butterFly#19:f1.sva, butterFly#23:f1.sva, butterFly#7:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'modulo_add:base#1.sva' for variables 'modulo_add:base#1.sva, modulo_add:base#10.sva, modulo_add:base#13.sva, modulo_add:base#14.sva, modulo_add:base#17.sva, modulo_add:base#18.sva, modulo_add:base#2.sva, modulo_add:base#21.sva, modulo_add:base#22.sva, modulo_add:base#5.sva, modulo_add:base#6.sva, modulo_add:base#9.sva, modulo_add:base#11.sva, modulo_add:base#12.sva, modulo_add:base#15.sva, modulo_add:base#16.sva, modulo_add:base#19.sva, modulo_add:base#20.sva, modulo_add:base#23.sva, modulo_add:base#3.sva, modulo_add:base#4.sva, modulo_add:base#7.sva, modulo_add:base#8.sva, modulo_add:base.sva, mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#21:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#25:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#7:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#9:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:z:slc(mult:z:mul:cmp.z)(31-0).itm' (29 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:tw:asn.itm' for variables 'butterFly#10:tw:asn.itm, butterFly#11:tw:asn.itm, butterFly#14:tw:asn.itm, butterFly#15:tw:asn.itm, butterFly#18:tw:asn.itm, butterFly#19:tw:asn.itm, butterFly#22:tw:asn.itm, butterFly#23:tw:asn.itm, butterFly#2:tw:asn.itm, butterFly#3:tw:asn.itm, butterFly#6:tw:asn.itm, butterFly#7:tw:asn.itm, modulo_add#10:mux.itm, modulo_add#12:mux.itm, modulo_add#13:mux.itm, modulo_add#14:mux.itm, modulo_add#16:mux.itm, modulo_add#17:mux.itm, modulo_add#18:mux.itm, modulo_add#1:mux.itm, modulo_add#20:mux.itm, modulo_add#21:mux.itm, modulo_add#22:mux.itm, modulo_add#2:mux.itm, modulo_add#4:mux.itm, modulo_add#5:mux.itm, modulo_add#6:mux.itm, modulo_add#8:mux.itm, modulo_add#9:mux.itm, modulo_add:mux.itm' (29 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:tw_h:asn.itm' for variables 'butterFly#10:tw_h:asn.itm, butterFly#12:tw_h:asn.itm, butterFly#16:tw_h:asn.itm, butterFly#1:tw_h:asn.itm, butterFly#20:tw_h:asn.itm, butterFly#4:tw_h:asn.itm, modulo_add#11:mux.itm, modulo_add#15:mux.itm, modulo_add#19:mux.itm, modulo_add#23:mux.itm, modulo_add#3:mux.itm, modulo_add#7:mux.itm, mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#12:z:asn.itm, mult#14:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#18:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#22:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#4:z:slc(mult:z:mul:cmp.z)(31-0).itm' (18 registers deleted). (FSM-3)
# Creating shared register 'butterFly#13:tw_h:asn.itm' for variables 'butterFly#13:tw_h:asn.itm, butterFly#17:tw_h:asn.itm, butterFly#21:tw_h:asn.itm, butterFly#2:tw_h:asn.itm, butterFly#5:tw_h:asn.itm, butterFly#8:tw_h:asn.itm, mult#11:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#13:z:asn.itm, mult#15:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#19:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#23:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#2:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#5:z:slc(mult:z:mul:cmp.z)(31-0).itm' (12 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:tw_h:asn.itm' for variables 'butterFly#14:tw_h:asn.itm, butterFly#18:tw_h:asn.itm, butterFly#22:tw_h:asn.itm, butterFly#6:tw_h:asn.itm, butterFly#9:tw_h:asn.itm, butterFly:tw_h:asn.itm, mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#20:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#24:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#3:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#6:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#8:z:slc(mult:z:mul:cmp.z)(31-0).itm' (11 registers deleted). (FSM-3)
# Creating shared register 'mult:x#1.sva' for variables 'mult:x#1.sva, mult:x#10.sva, mult:x#11.sva, mult:x#12.sva, mult:x#13.sva, mult:x#14.sva, mult:x#17.sva, mult:x#18.sva, mult:x#21.sva, mult:x#22.sva, mult:x#25.sva, mult:x#3.sva, mult:x#4.sva, mult:x#7.sva' (13 registers deleted). (FSM-3)
# Creating shared register 'mult:x#15.sva' for variables 'mult:x#15.sva, mult:x#19.sva, mult:x#2.sva, mult:x#23.sva, mult:x#5.sva, mult:x#8.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'mult:x#16.sva' for variables 'mult:x#16.sva, mult:x#20.sva, mult:x#24.sva, mult:x#6.sva, mult:x#9.sva, mult:x.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm, operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm' (13 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm' for variables 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm, operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm, operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm' (9 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)
# Warning: Extrapolation detected. Script '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v2': elapsed time 16.97 seconds, memory usage 1510880kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 7216, Real ops = 2873, Vars = 1816 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'hybrid.v2': elapsed time 20.26 seconds, memory usage 1510880kB, peak memory usage 1511908kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 7368, Real ops = 2815, Vars = 6989 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Running transformation 'extract' on solution 'hybrid.v2': elapsed time 23.01 seconds, memory usage 1576416kB, peak memory usage 1576416kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'hybrid.v2': elapsed time 29.15 seconds, memory usage 1576416kB, peak memory usage 1576416kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 7317, Real ops = 2830, Vars = 1771 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v3' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v3/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'hybrid.v3' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v3': elapsed time 2.31 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Starting transformation 'loops' on solution 'hybrid.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v3': elapsed time 0.24 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v3': elapsed time 9.23 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v3': elapsed time 0.27 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v3' (SOL-8)
# Design 'hybrid' contains '547' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v3': elapsed time 3.30 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(185): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(141): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(76): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 10578 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 20815, Area (Datapath, Register, Total) = 16159.78, 0.00, 16159.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 27279, Area (Datapath, Register, Total) = 11878.78, 0.00, 11878.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v3': elapsed time 3.20 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'hybrid.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
# Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v3': elapsed time 22.26 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'hybrid.v3': elapsed time 34.13 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 13715, Real ops = 612, Vars = 1750 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_OUTER_LOOP:c(1).sva' for variables 'S2_OUTER_LOOP:c(1).sva, S5_OUTER_LOOP:c(1).sva, operator<<20,true>#15:slc(operator<<20,true>#15:acc)(14).itm, operator<<20,true>#1:slc(operator<<20,true>#1:acc)(14).itm, operator<<20,true>#8:slc(operator<<20,true>#8:acc)(14).itm' (4 registers deleted). (FSM-3)
# Creating shared register 'modulo_sub#10:mux.itm' for variables 'modulo_sub#10:mux.itm, modulo_sub#11:mux.itm, modulo_sub#12:mux.itm, modulo_sub#13:mux.itm, modulo_sub#14:mux.itm, modulo_sub#15:mux.itm, modulo_sub#16:mux.itm, modulo_sub#17:mux.itm, modulo_sub#18:mux.itm, modulo_sub#19:mux.itm, modulo_sub#1:mux.itm, modulo_sub#20:mux.itm, modulo_sub#21:mux.itm, modulo_sub#22:mux.itm, modulo_sub#23:mux.itm, modulo_sub#2:mux.itm, modulo_sub#3:mux.itm, modulo_sub#4:mux.itm, modulo_sub#5:mux.itm, modulo_sub#6:mux.itm, modulo_sub#7:mux.itm, modulo_sub#8:mux.itm, modulo_sub#9:mux.itm, modulo_sub:mux.itm' (23 registers deleted). (FSM-3)
# Creating shared register 'mult:x#10.sva' for variables 'mult:x#10.sva, mult:x#11.sva, mult:x#12.sva, mult:x#14.sva, mult:x#15.sva, mult:x.sva, mult:x#1.sva' (6 registers deleted). (FSM-3)
# Creating shared register 'mult:x#16.sva' for variables 'mult:x#16.sva, mult:x#17.sva, mult:x#18.sva, mult:x#19.sva, mult:x#24.sva, mult:x#25.sva, mult:x#3.sva, mult:x#4.sva, mult:x#5.sva' (8 registers deleted). (FSM-3)
# Creating shared register 'mult:x#2.sva' for variables 'mult:x#2.sva, mult:x#20.sva, mult:x#21.sva, mult:x#22.sva, mult:x#23.sva, mult:x#6.sva, mult:x#7.sva, mult:x#8.sva, mult:x#9.sva' (8 registers deleted). (FSM-3)
# Creating shared register 'butterFly#12:tw:asn.itm' for variables 'butterFly#12:tw:asn.itm, butterFly#20:tw:asn.itm, butterFly#4:tw:asn.itm, butterFly#10:tw:asn.itm, butterFly#14:tw:asn.itm, butterFly#16:tw:asn.itm, butterFly#1:tw:asn.itm, butterFly#8:tw:asn.itm, butterFly#18:tw:asn.itm, butterFly#22:tw:asn.itm, butterFly#3:tw:asn.itm, butterFly#6:tw:asn.itm, modulo_add#10:mux.itm, modulo_add#13:mux.itm, modulo_add#14:mux.itm, modulo_add#17:mux.itm, modulo_add#18:mux.itm, modulo_add#1:mux.itm, modulo_add#21:mux.itm, modulo_add#22:mux.itm, modulo_add#2:mux.itm, modulo_add#5:mux.itm, modulo_add#6:mux.itm, modulo_add#9:mux.itm' (23 registers deleted). (FSM-3)
# Creating shared register 'butterFly#13:tw:asn.itm' for variables 'butterFly#13:tw:asn.itm, butterFly#21:tw:asn.itm, butterFly#5:tw:asn.itm, butterFly#11:tw:asn.itm, butterFly#15:tw:asn.itm, butterFly#17:tw:asn.itm, butterFly#9:tw:asn.itm, butterFly:tw:asn.itm, butterFly#19:tw:asn.itm, butterFly#23:tw:asn.itm, butterFly#2:tw:asn.itm, butterFly#7:tw:asn.itm, operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm, operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm, operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm, operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm, operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm, operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm' (17 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#12:operator>><96,false>#12:slc(mult#12:t:mul)(51-20).itm, operator>><96,false>#13:operator>><96,false>#13:slc(mult#13:t:mul)(51-20).itm, operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm, operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm, operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm' (19 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:tw_h:asn.itm' for variables 'butterFly#10:tw_h:asn.itm, butterFly#12:tw_h:asn.itm, butterFly#16:tw_h:asn.itm, butterFly#1:tw_h:asn.itm, butterFly#20:tw_h:asn.itm, butterFly#4:tw_h:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#13:tw_h:asn.itm' for variables 'butterFly#13:tw_h:asn.itm, butterFly#17:tw_h:asn.itm, butterFly#21:tw_h:asn.itm, butterFly#2:tw_h:asn.itm, butterFly#5:tw_h:asn.itm, butterFly#8:tw_h:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:tw_h:asn.itm' for variables 'butterFly#14:tw_h:asn.itm, butterFly#18:tw_h:asn.itm, butterFly#22:tw_h:asn.itm, butterFly#6:tw_h:asn.itm, butterFly#9:tw_h:asn.itm, butterFly:tw_h:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#11:f1.sva, butterFly#12:f1.sva, butterFly#15:f1.sva, butterFly#16:f1.sva, butterFly#19:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#23:f1.sva, butterFly#3:f1.sva, butterFly#4:f1.sva, butterFly#7:f1.sva' (11 registers deleted). (FSM-3)
# Creating shared register 'butterFly#13:f1.sva' for variables 'butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva, butterFly#8:f1.sva, mult#11:z_:mul.itm, mult#17:z_:mul.itm, mult#21:z_:mul.itm, mult#25:z_:mul.itm, mult#3:z_:mul.itm, mult#7:z_:mul.itm' (11 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#6:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'mult#10:z:mul.itm' for variables 'mult#10:z:mul.itm, mult#12:z:mul.itm, mult#13:z:mul.itm, mult#14:z:mul.itm, mult#18:z:mul.itm, mult#1:z:mul.itm, mult#22:z:mul.itm, mult#4:z:mul.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'mult#15:z:mul.itm' for variables 'mult#15:z:mul.itm, mult#19:z:mul.itm, mult#23:z:mul.itm, mult#2:z:mul.itm, mult#5:z:mul.itm, mult#8:z:mul.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'mult#16:z:mul.itm' for variables 'mult#16:z:mul.itm, mult#20:z:mul.itm, mult#24:z:mul.itm, mult#6:z:mul.itm, mult#9:z:mul.itm, mult:z:mul.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v3': elapsed time 11.03 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4876, Real ops = 1838, Vars = 1781 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v3' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'hybrid.v3': elapsed time 19.54 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 5188, Real ops = 1912, Vars = 4915 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v3': elapsed time 22.28 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'hybrid.v3': elapsed time 24.59 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 5074, Real ops = 1889, Vars = 1671 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 5.26 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.63 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v4' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v4/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 5.26 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.63 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'hybrid.v4' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v4': elapsed time 2.26 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Starting transformation 'loops' on solution 'hybrid.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v4': elapsed time 0.31 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v4': elapsed time 9.09 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v4' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v4': elapsed time 0.27 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v4' (SOL-8)
# Design 'hybrid' contains '547' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v4': elapsed time 3.13 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(185): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(141): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(76): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 25746 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 33423, Area (Datapath, Register, Total) = 19195.78, 0.00, 19195.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 39823, Area (Datapath, Register, Total) = 12695.78, 0.00, 12695.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v4': elapsed time 3.09 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'hybrid.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
# Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v4': elapsed time 22.87 seconds, memory usage 1773540kB, peak memory usage 1839076kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'hybrid.v4': elapsed time 38.52 seconds, memory usage 1773540kB, peak memory usage 1839076kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 20614, Real ops = 525, Vars = 1788 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v4' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:acc.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (12 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#12:f1.sva, butterFly#16:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#4:f1.sva, S1_OUTER_LOOP:for:asn#6.itm, S1_OUTER_LOOP:for:asn#7.itm, S2_COPY_LOOP:for:asn.itm, S5_COPY_LOOP:for:asn.itm, butterFly#14:tw_h:asn.itm, butterFly#18:tw_h:asn.itm, butterFly#22:tw_h:asn.itm, butterFly#6:tw_h:asn.itm, butterFly#9:tw_h:asn.itm, butterFly:tw_h:asn.itm' (15 registers deleted). (FSM-3)
# Creating shared register 'butterFly#11:f1.sva' for variables 'butterFly#11:f1.sva, butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#3:f1.sva, butterFly#6:f1.sva, butterFly#8:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#15:f1.sva' for variables 'butterFly#15:f1.sva, butterFly#19:f1.sva, butterFly#23:f1.sva, butterFly#7:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'modulo_add:base#1.sva' for variables 'modulo_add:base#1.sva, modulo_add:base#10.sva, modulo_add:base#13.sva, modulo_add:base#14.sva, modulo_add:base#17.sva, modulo_add:base#18.sva, modulo_add:base#2.sva, modulo_add:base#21.sva, modulo_add:base#22.sva, modulo_add:base#5.sva, modulo_add:base#6.sva, modulo_add:base#9.sva, modulo_add:base#11.sva, modulo_add:base#12.sva, modulo_add:base#15.sva, modulo_add:base#16.sva, modulo_add:base#19.sva, modulo_add:base#20.sva, modulo_add:base#23.sva, modulo_add:base#3.sva, modulo_add:base#4.sva, modulo_add:base#7.sva, modulo_add:base#8.sva, modulo_add:base.sva, mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#21:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#25:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#7:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#9:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:z:slc(mult:z:mul:cmp.z)(31-0).itm' (29 registers deleted). (FSM-3)
# Creating shared register 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#20:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#24:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#3:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#6:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#8:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:x#16.sva, mult:x#20.sva, mult:x#24.sva, mult:x#6.sva, mult:x#9.sva, mult:x.sva' (11 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:tw:asn.itm' for variables 'butterFly#10:tw:asn.itm, butterFly#11:tw:asn.itm, butterFly#14:tw:asn.itm, butterFly#15:tw:asn.itm, butterFly#18:tw:asn.itm, butterFly#19:tw:asn.itm, butterFly#22:tw:asn.itm, butterFly#23:tw:asn.itm, butterFly#2:tw:asn.itm, butterFly#3:tw:asn.itm, butterFly#6:tw:asn.itm, butterFly#7:tw:asn.itm, modulo_add#10:mux.itm, modulo_add#12:mux.itm, modulo_add#13:mux.itm, modulo_add#14:mux.itm, modulo_add#16:mux.itm, modulo_add#17:mux.itm, modulo_add#18:mux.itm, modulo_add#1:mux.itm, modulo_add#20:mux.itm, modulo_add#21:mux.itm, modulo_add#22:mux.itm, modulo_add#2:mux.itm, modulo_add#4:mux.itm, modulo_add#5:mux.itm, modulo_add#6:mux.itm, modulo_add#8:mux.itm, modulo_add#9:mux.itm, modulo_add:mux.itm' (29 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:tw_h:asn.itm' for variables 'butterFly#10:tw_h:asn.itm, butterFly#12:tw_h:asn.itm, butterFly#16:tw_h:asn.itm, butterFly#1:tw_h:asn.itm, butterFly#20:tw_h:asn.itm, butterFly#4:tw_h:asn.itm, modulo_add#11:mux.itm, modulo_add#15:mux.itm, modulo_add#19:mux.itm, modulo_add#23:mux.itm, modulo_add#3:mux.itm, modulo_add#7:mux.itm, mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#12:z:asn.itm, mult#14:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#18:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#22:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#4:z:slc(mult:z:mul:cmp.z)(31-0).itm' (18 registers deleted). (FSM-3)
# Creating shared register 'butterFly#13:tw_h:asn.itm' for variables 'butterFly#13:tw_h:asn.itm, butterFly#17:tw_h:asn.itm, butterFly#21:tw_h:asn.itm, butterFly#2:tw_h:asn.itm, butterFly#5:tw_h:asn.itm, butterFly#8:tw_h:asn.itm, mult#11:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#13:z:asn.itm, mult#15:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#19:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#23:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#2:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#5:z:slc(mult:z:mul:cmp.z)(31-0).itm' (12 registers deleted). (FSM-3)
# Creating shared register 'mult:x#1.sva' for variables 'mult:x#1.sva, mult:x#10.sva, mult:x#11.sva, mult:x#12.sva, mult:x#13.sva, mult:x#14.sva, mult:x#17.sva, mult:x#18.sva, mult:x#21.sva, mult:x#22.sva, mult:x#25.sva, mult:x#3.sva, mult:x#4.sva, mult:x#7.sva' (13 registers deleted). (FSM-3)
# Creating shared register 'mult:x#15.sva' for variables 'mult:x#15.sva, mult:x#19.sva, mult:x#2.sva, mult:x#23.sva, mult:x#5.sva, mult:x#8.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm, operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm' (13 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm' for variables 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm, operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm, operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm' (9 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v4': elapsed time 17.05 seconds, memory usage 1773540kB, peak memory usage 1839076kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 6590, Real ops = 2588, Vars = 1795 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v4' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'hybrid.v4': elapsed time 22.87 seconds, memory usage 1773540kB, peak memory usage 1839076kB (SOL-15)
# Info: Completed transformation 'instance' on solution 'hybrid.v4': elapsed time 23.08 seconds, memory usage 1773540kB, peak memory usage 1839076kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 6807, Real ops = 2554, Vars = 6430 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v4' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v4/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v4/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v4/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v4/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'hybrid.v4': elapsed time 25.95 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-15)
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'hybrid.v4': elapsed time 34.24 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 6736, Real ops = 2557, Vars = 1733 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 5.56 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.78 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v5' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 5.56 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.78 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'hybrid.v5' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v5': elapsed time 2.41 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Starting transformation 'loops' on solution 'hybrid.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v5': elapsed time 0.28 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v5': elapsed time 10.13 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v5' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v5': elapsed time 0.43 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v5' (SOL-8)
# Design 'hybrid' contains '547' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v5': elapsed time 3.69 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (12 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (12 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (12 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (12 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(185): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (12 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(141): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (12 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(76): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 24466 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 33423, Area (Datapath, Register, Total) = 19023.78, 0.00, 19023.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 39823, Area (Datapath, Register, Total) = 12002.78, 0.00, 12002.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v5': elapsed time 4.14 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'hybrid.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
# Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v5': elapsed time 22.76 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'hybrid.v5': elapsed time 43.78 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 19831, Real ops = 547, Vars = 1788 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:acc.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (12 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#12:f1.sva, butterFly#16:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#4:f1.sva, S1_OUTER_LOOP:for:asn#6.itm, S1_OUTER_LOOP:for:asn#7.itm, S2_COPY_LOOP:for:asn.itm, S5_COPY_LOOP:for:asn.itm, butterFly#14:tw_h:asn.itm, butterFly#18:tw_h:asn.itm, butterFly#22:tw_h:asn.itm, butterFly#6:tw_h:asn.itm, butterFly#9:tw_h:asn.itm, butterFly:tw_h:asn.itm, modulo_add#10:mux.itm, modulo_add#13:mux.itm, modulo_add#14:mux.itm, modulo_add#17:mux.itm, modulo_add#18:mux.itm, modulo_add#1:mux.itm, modulo_add#21:mux.itm, modulo_add#22:mux.itm, modulo_add#2:mux.itm, modulo_add#5:mux.itm, modulo_add#6:mux.itm, modulo_add#9:mux.itm' (27 registers deleted). (FSM-3)
# Creating shared register 'butterFly#11:f1.sva' for variables 'butterFly#11:f1.sva, butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#3:f1.sva, butterFly#6:f1.sva, butterFly#8:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#15:f1.sva' for variables 'butterFly#15:f1.sva, butterFly#19:f1.sva, butterFly#23:f1.sva, butterFly#7:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#20:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#24:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#3:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#6:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#8:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:x#16.sva, mult:x#20.sva, mult:x#24.sva, mult:x#6.sva, mult:x#9.sva, mult:x.sva' (11 registers deleted). (FSM-3)
# Creating shared register 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#21:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#25:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#7:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#9:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:z:slc(mult:z:mul:cmp.z)(31-0).itm' (5 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:tw:asn.itm' for variables 'butterFly#10:tw:asn.itm, butterFly#11:tw:asn.itm, butterFly#14:tw:asn.itm, butterFly#15:tw:asn.itm, butterFly#18:tw:asn.itm, butterFly#19:tw:asn.itm, butterFly#22:tw:asn.itm, butterFly#23:tw:asn.itm, butterFly#2:tw:asn.itm, butterFly#3:tw:asn.itm, butterFly#6:tw:asn.itm, butterFly#7:tw:asn.itm, modulo_add:base#1.sva, modulo_add:base#10.sva, modulo_add:base#11.sva, modulo_add:base#12.sva, modulo_add:base#13.sva, modulo_add:base#14.sva, modulo_add:base#15.sva, modulo_add:base#16.sva, modulo_add:base#17.sva, modulo_add:base#18.sva, modulo_add:base#19.sva, modulo_add:base#2.sva, modulo_add:base#20.sva, modulo_add:base#21.sva, modulo_add:base#22.sva, modulo_add:base#23.sva, modulo_add:base#3.sva, modulo_add:base#4.sva, modulo_add:base#5.sva, modulo_add:base#6.sva, modulo_add:base#7.sva, modulo_add:base#8.sva, modulo_add:base#9.sva, modulo_add:base.sva' (35 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:tw_h:asn.itm' for variables 'butterFly#10:tw_h:asn.itm, butterFly#12:tw_h:asn.itm, butterFly#16:tw_h:asn.itm, butterFly#1:tw_h:asn.itm, butterFly#20:tw_h:asn.itm, butterFly#4:tw_h:asn.itm, mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#12:z:asn.itm, mult#14:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#18:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#22:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#4:z:slc(mult:z:mul:cmp.z)(31-0).itm' (12 registers deleted). (FSM-3)
# Creating shared register 'butterFly#13:tw_h:asn.itm' for variables 'butterFly#13:tw_h:asn.itm, butterFly#17:tw_h:asn.itm, butterFly#21:tw_h:asn.itm, butterFly#2:tw_h:asn.itm, butterFly#5:tw_h:asn.itm, butterFly#8:tw_h:asn.itm, mult#11:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#13:z:asn.itm, mult#15:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#19:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#23:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#2:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#5:z:slc(mult:z:mul:cmp.z)(31-0).itm' (12 registers deleted). (FSM-3)
# Creating shared register 'mult:x#1.sva' for variables 'mult:x#1.sva, mult:x#10.sva, mult:x#11.sva, mult:x#12.sva, mult:x#13.sva, mult:x#14.sva, mult:x#17.sva, mult:x#18.sva, mult:x#21.sva, mult:x#22.sva, mult:x#25.sva, mult:x#3.sva, mult:x#4.sva, mult:x#7.sva' (13 registers deleted). (FSM-3)
# Creating shared register 'mult:x#15.sva' for variables 'mult:x#15.sva, mult:x#19.sva, mult:x#2.sva, mult:x#23.sva, mult:x#5.sva, mult:x#8.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm, operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm' (13 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm' for variables 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm, operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm, operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm' (9 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'modulo_add#10:slc()(32).svs' for variables 'modulo_add#10:slc()(32).svs, modulo_add#11:slc()(32).svs, modulo_add#12:slc()(32).svs, modulo_add#13:slc()(32).svs, modulo_add#14:slc()(32).svs, modulo_add#15:slc()(32).svs, modulo_add#16:slc()(32).svs, modulo_add#17:slc()(32).svs, modulo_add#18:slc()(32).svs, modulo_add#19:slc()(32).svs, modulo_add#1:slc()(32).svs, modulo_add#20:slc()(32).svs, modulo_add#21:slc()(32).svs, modulo_add#22:slc()(32).svs, modulo_add#23:slc()(32).svs, modulo_add#2:slc()(32).svs, modulo_add#3:slc()(32).svs, modulo_add#4:slc()(32).svs, modulo_add#5:slc()(32).svs, modulo_add#6:slc()(32).svs, modulo_add#7:slc()(32).svs, modulo_add#8:slc()(32).svs, modulo_add#9:slc()(32).svs, modulo_add:slc()(32).svs' (23 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'butterFly#12:tw:and.cse(3:2).sva' for variables 'butterFly#12:tw:and.cse(3:2).sva, butterFly:tw:and.cse(3:2).sva, butterFly#16:tw:and.cse(2).sva, butterFly#4:tw:and.cse(2).sva, modulo_add#10:slc()(32).svs, modulo_add#11:slc()(32).svs, modulo_add#12:slc()(32).svs, modulo_add#13:slc()(32).svs, modulo_add#14:slc()(32).svs, modulo_add#15:slc()(32).svs, modulo_add#16:slc()(32).svs, modulo_add#17:slc()(32).svs, modulo_add#18:slc()(32).svs, modulo_add#19:slc()(32).svs, modulo_add#1:slc()(32).svs, modulo_add#20:slc()(32).svs, modulo_add#21:slc()(32).svs, modulo_add#22:slc()(32).svs, modulo_add#23:slc()(32).svs, modulo_add#2:slc()(32).svs, modulo_add#3:slc()(32).svs, modulo_add#4:slc()(32).svs, modulo_add#5:slc()(32).svs, modulo_add#6:slc()(32).svs, modulo_add#7:slc()(32).svs, modulo_add#8:slc()(32).svs, modulo_add#9:slc()(32).svs, modulo_add:slc()(32).svs' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v5': elapsed time 22.14 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 6514, Real ops = 2670, Vars = 1846 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v5' (SOL-8)
# Info: Running transformation 'instance' on solution 'hybrid.v5': elapsed time 23.15 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'hybrid.v5': elapsed time 26.34 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 6635, Real ops = 2543, Vars = 6237 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v5' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v5': elapsed time 18.77 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'hybrid.v5': elapsed time 33.79 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 6539, Real ops = 2551, Vars = 1787 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 5.88 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.94 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v6' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v6/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 5.88 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.94 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'hybrid.v6' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v6': elapsed time 2.41 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Starting transformation 'loops' on solution 'hybrid.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v6': elapsed time 0.28 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v6': elapsed time 10.46 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v6' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v6': elapsed time 0.29 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v6' (SOL-8)
# Design 'hybrid' contains '547' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v6': elapsed time 3.55 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(185): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(141): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(76): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 21810 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 30767, Area (Datapath, Register, Total) = 16283.78, 0.00, 16283.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 32047, Area (Datapath, Register, Total) = 14446.78, 0.00, 14446.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v6': elapsed time 2.78 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'hybrid.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
# Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v6': elapsed time 23.19 seconds, memory usage 2035684kB, peak memory usage 2101220kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'hybrid.v6': elapsed time 38.22 seconds, memory usage 2035684kB, peak memory usage 2101220kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 16605, Real ops = 524, Vars = 1719 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:acc.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (12 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#12:f1.sva, butterFly#15:f1.sva, butterFly#16:f1.sva, butterFly#19:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#23:f1.sva, butterFly#4:f1.sva, butterFly#7:f1.sva, S1_OUTER_LOOP:for:asn#6.itm, S1_OUTER_LOOP:for:asn#7.itm, S2_COPY_LOOP:for:asn.itm, S5_COPY_LOOP:for:asn.itm' (13 registers deleted). (FSM-3)
# Creating shared register 'butterFly#11:f1.sva' for variables 'butterFly#11:f1.sva, butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva, butterFly#8:f1.sva' (6 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#3:f1.sva, butterFly#6:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#10:z:asn.itm' for variables 'mult#10:z:asn.itm, mult#12:z:asn.itm, mult#14:z:asn.itm, mult#18:z:asn.itm, mult#1:z:asn.itm, mult#22:z:asn.itm, mult#4:z:asn.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#11:z:asn.itm' for variables 'mult#11:z:asn.itm, mult#13:z:asn.itm, mult#15:z:asn.itm, mult#19:z:asn.itm, mult#23:z:asn.itm, mult#2:z:asn.itm, mult#5:z:asn.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#16:z:asn.itm' for variables 'mult#16:z:asn.itm, mult#20:z:asn.itm, mult#24:z:asn.itm, mult#3:z:asn.itm, mult#6:z:asn.itm, mult#8:z:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'mult#17:z:asn.itm' for variables 'mult#17:z:asn.itm, mult#21:z:asn.itm, mult#25:z:asn.itm, mult#7:z:asn.itm, mult#9:z:asn.itm, mult:z:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm' (11 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_OUTER_LOOP:c(1).sva' for variables 'S2_OUTER_LOOP:c(1).sva, S5_OUTER_LOOP:c(1).sva, operator<<20,true>#15:slc(operator<<20,true>#15:acc)(14).itm, operator<<20,true>#1:slc(operator<<20,true>#1:acc)(14).itm, operator<<20,true>#8:slc(operator<<20,true>#8:acc)(14).itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v6': elapsed time 15.70 seconds, memory usage 2035684kB, peak memory usage 2101220kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 5838, Real ops = 2268, Vars = 1722 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v6' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'hybrid.v6': elapsed time 19.49 seconds, memory usage 2035684kB, peak memory usage 2101220kB (SOL-15)
# Info: Completed transformation 'instance' on solution 'hybrid.v6': elapsed time 19.63 seconds, memory usage 2035684kB, peak memory usage 2101220kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 6338, Real ops = 2407, Vars = 6016 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v6' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v6/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v6/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v6/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v6/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v6': elapsed time 29.01 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'hybrid.v6': elapsed time 31.46 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 6247, Real ops = 2402, Vars = 1694 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 6.25 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.125 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v7' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v7/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 6.25 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.125 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'hybrid.v7' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v7': elapsed time 2.29 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Starting transformation 'loops' on solution 'hybrid.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v7': elapsed time 0.27 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v7': elapsed time 9.91 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v7' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v7': elapsed time 0.27 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v7' (SOL-8)
# Design 'hybrid' contains '547' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v7': elapsed time 3.76 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(185): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(141): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(76): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 21810 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 30767, Area (Datapath, Register, Total) = 16283.78, 0.00, 16283.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 32047, Area (Datapath, Register, Total) = 14446.78, 0.00, 14446.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v7': elapsed time 2.97 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'hybrid.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
# Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v7': elapsed time 22.42 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'hybrid.v7': elapsed time 35.89 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 16605, Real ops = 524, Vars = 1719 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v7' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:acc.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (12 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#12:f1.sva, butterFly#15:f1.sva, butterFly#16:f1.sva, butterFly#19:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#23:f1.sva, butterFly#4:f1.sva, butterFly#7:f1.sva, S1_OUTER_LOOP:for:asn#6.itm, S1_OUTER_LOOP:for:asn#7.itm, S2_COPY_LOOP:for:asn.itm, S5_COPY_LOOP:for:asn.itm' (13 registers deleted). (FSM-3)
# Creating shared register 'butterFly#11:f1.sva' for variables 'butterFly#11:f1.sva, butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva, butterFly#8:f1.sva' (6 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#3:f1.sva, butterFly#6:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#10:z:asn.itm' for variables 'mult#10:z:asn.itm, mult#12:z:asn.itm, mult#14:z:asn.itm, mult#18:z:asn.itm, mult#1:z:asn.itm, mult#22:z:asn.itm, mult#4:z:asn.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#11:z:asn.itm' for variables 'mult#11:z:asn.itm, mult#13:z:asn.itm, mult#15:z:asn.itm, mult#19:z:asn.itm, mult#23:z:asn.itm, mult#2:z:asn.itm, mult#5:z:asn.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#16:z:asn.itm' for variables 'mult#16:z:asn.itm, mult#20:z:asn.itm, mult#24:z:asn.itm, mult#3:z:asn.itm, mult#6:z:asn.itm, mult#8:z:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'mult#17:z:asn.itm' for variables 'mult#17:z:asn.itm, mult#21:z:asn.itm, mult#25:z:asn.itm, mult#7:z:asn.itm, mult#9:z:asn.itm, mult:z:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm' (11 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_OUTER_LOOP:c(1).sva' for variables 'S2_OUTER_LOOP:c(1).sva, S5_OUTER_LOOP:c(1).sva, operator<<20,true>#15:slc(operator<<20,true>#15:acc)(14).itm, operator<<20,true>#1:slc(operator<<20,true>#1:acc)(14).itm, operator<<20,true>#8:slc(operator<<20,true>#8:acc)(14).itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v7': elapsed time 14.35 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 5838, Real ops = 2268, Vars = 1722 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v7' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'hybrid.v7': elapsed time 18.84 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 6248, Real ops = 2379, Vars = 5944 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v7' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v7/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v7/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v7/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v7/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Running transformation 'extract' on solution 'hybrid.v7': elapsed time 23.40 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'hybrid.v7': elapsed time 30.12 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 6180, Real ops = 2371, Vars = 1682 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v8' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v8/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'hybrid.v8' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v8': elapsed time 2.33 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Starting transformation 'loops' on solution 'hybrid.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v8': elapsed time 0.25 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v8': elapsed time 9.20 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v8' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v8': elapsed time 0.37 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v8' (SOL-8)
# Design 'hybrid' contains '547' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v8': elapsed time 3.37 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(185): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(141): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(76): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 21810 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 30767, Area (Datapath, Register, Total) = 16283.78, 0.00, 16283.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 32047, Area (Datapath, Register, Total) = 14446.78, 0.00, 14446.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v8': elapsed time 2.47 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'hybrid.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
# Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(77): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(127): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(128): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
# Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v8': elapsed time 22.58 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'hybrid.v8': elapsed time 35.43 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 16605, Real ops = 524, Vars = 1719 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v8' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:acc.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (12 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#12:f1.sva, butterFly#15:f1.sva, butterFly#16:f1.sva, butterFly#19:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#23:f1.sva, butterFly#4:f1.sva, butterFly#7:f1.sva, S1_OUTER_LOOP:for:asn#6.itm, S1_OUTER_LOOP:for:asn#7.itm, S2_COPY_LOOP:for:asn.itm, S5_COPY_LOOP:for:asn.itm' (13 registers deleted). (FSM-3)
# Creating shared register 'butterFly#11:f1.sva' for variables 'butterFly#11:f1.sva, butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva, butterFly#8:f1.sva' (6 registers deleted). (FSM-3)
# Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#3:f1.sva, butterFly#6:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#10:z:asn.itm' for variables 'mult#10:z:asn.itm, mult#12:z:asn.itm, mult#14:z:asn.itm, mult#18:z:asn.itm, mult#1:z:asn.itm, mult#22:z:asn.itm, mult#4:z:asn.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#11:z:asn.itm' for variables 'mult#11:z:asn.itm, mult#13:z:asn.itm, mult#15:z:asn.itm, mult#19:z:asn.itm, mult#23:z:asn.itm, mult#2:z:asn.itm, mult#5:z:asn.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'mult#16:z:asn.itm' for variables 'mult#16:z:asn.itm, mult#20:z:asn.itm, mult#24:z:asn.itm, mult#3:z:asn.itm, mult#6:z:asn.itm, mult#8:z:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'mult#17:z:asn.itm' for variables 'mult#17:z:asn.itm, mult#21:z:asn.itm, mult#25:z:asn.itm, mult#7:z:asn.itm, mult#9:z:asn.itm, mult:z:asn.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm' (11 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_OUTER_LOOP:c(1).sva' for variables 'S2_OUTER_LOOP:c(1).sva, S5_OUTER_LOOP:c(1).sva, operator<<20,true>#15:slc(operator<<20,true>#15:acc)(14).itm, operator<<20,true>#1:slc(operator<<20,true>#1:acc)(14).itm, operator<<20,true>#8:slc(operator<<20,true>#8:acc)(14).itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v8': elapsed time 14.27 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 5838, Real ops = 2268, Vars = 1722 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v8' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'hybrid.v8': elapsed time 19.18 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 6342, Real ops = 2407, Vars = 6020 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v8' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v8/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v8/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v8/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v8/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v8': elapsed time 22.87 seconds, memory usage 2428900kB, peak memory usage 2428900kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'hybrid.v8': elapsed time 30.77 seconds, memory usage 2428900kB, peak memory usage 2428900kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 6273, Real ops = 2417, Vars = 1690 (SOL-21)
go assembly
directive set /hybrid/x:rsc -BLOCK_SIZE 32
# Info: Branching solution 'hybrid.v9' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v9/CDesignChecker/design_checker.sh'
# /hybrid/x:rsc/BLOCK_SIZE 32
directive set /hybrid/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# /hybrid/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /hybrid/twiddle_h:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# /hybrid/twiddle_h:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /hybrid/core/xx:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# /hybrid/core/xx:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 32
# /hybrid/core/xx:rsc/BLOCK_SIZE 32
directive set /hybrid/core/yy:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# /hybrid/core/yy:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 32
# /hybrid/core/yy:rsc/BLOCK_SIZE 32
directive set /hybrid/core/S1_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S1_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S6_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S6_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v9': elapsed time 0.27 seconds, memory usage 2428900kB, peak memory usage 2428900kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Running transformation 'memories' on solution 'hybrid.v9': elapsed time 29.18 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v9': elapsed time 59.22 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v9': elapsed time 81.50 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'hybrid.v9': elapsed time 87.66 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 11337, Real ops = 475, Vars = 361 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v9' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v9': elapsed time 2.14 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 11337, Real ops = 475, Vars = 361 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v9' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 22.63 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 44.72 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 67.38 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 93.83 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 123.84 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 145.87 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 167.98 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 190.84 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 217.68 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 247.71 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 269.75 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 291.82 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 313.89 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 341.60 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 371.60 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 393.46 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Design 'hybrid' contains '2609' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v9': elapsed time 405.35 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 28515, Real ops = 2609, Vars = 3139 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 24764 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 20418, Area (Datapath, Register, Total) = 80963.02, 0.00, 80963.02 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 28.87 seconds, memory usage 2568180kB, peak memory usage 2568180kB (SOL-15)
# Info: Optimized LOOP 'S5_INNER_LOOP2:for': Latency = 20930, Area (Datapath, Register, Total) = 80963.02, 0.00, 80963.02 (CRAAS-18)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 21698, Area (Datapath, Register, Total) = 75312.02, 0.00, 75312.02 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 58.94 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-15)
# Info: Optimized LOOP 'S2_INNER_LOOP3:for': Latency = 22978, Area (Datapath, Register, Total) = 75312.02, 0.00, 75312.02 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 79.69 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-15)
# Info: Optimized LOOP 'S2_INNER_LOOP3:for': Latency = 22978, Area (Datapath, Register, Total) = 75312.02, 0.00, 75312.02 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 100.75 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-15)
# Info: Optimized LOOP 'S2_INNER_LOOP3:for': Latency = 22978, Area (Datapath, Register, Total) = 75312.02, 0.00, 75312.02 (CRAAS-18)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v9': elapsed time 120.14 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 28515, Real ops = 2609, Vars = 3139 (SOL-21)
go assembly
directive set /hybrid/core/xx:rsc -INTERLEAVE 2
# Info: Branching solution 'hybrid.v10' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v10/CDesignChecker/design_checker.sh'
# /hybrid/core/xx:rsc/INTERLEAVE 2
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 16
# /hybrid/core/xx:rsc/BLOCK_SIZE 16
directive set /hybrid/core/yy:rsc -INTERLEAVE 2
# /hybrid/core/yy:rsc/INTERLEAVE 2
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 16
# /hybrid/core/yy:rsc/BLOCK_SIZE 16
directive set /hybrid/core/S2_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP1/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S2_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP2/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S2_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP3/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP1/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP2/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP3/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v10': elapsed time 0.26 seconds, memory usage 2764788kB, peak memory usage 2764788kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Resource '/hybrid/core/xx:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Resource '/hybrid/core/yy:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 32 of 64 branches of 'S34_OUTER_LOOP:for:switch#1' at $PROJECT_HOME/src/ntt.cpp(132) to 'S34_OUTER_LOOP:for:switch' at $PROJECT_HOME/src/ntt.cpp(131). (OPT-17)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Running transformation 'memories' on solution 'hybrid.v10': elapsed time 23.45 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v10': elapsed time 53.46 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v10': elapsed time 75.77 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v10': elapsed time 98.03 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'hybrid.v10': elapsed time 104.82 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v10' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v10': elapsed time 2.32 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v10' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 22.27 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 44.52 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 70.77 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 100.79 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 123.63 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 145.93 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 168.23 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 194.55 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 224.66 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 247.49 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 269.17 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 291.39 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 318.42 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 348.44 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 370.73 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 393.70 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 416.71 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 442.26 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 472.29 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 494.51 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 516.79 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 539.64 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 566.06 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 596.08 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 618.72 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 641.40 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 663.78 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 689.85 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 719.86 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# Design 'hybrid' contains '3029' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v10': elapsed time 729.57 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35695, Real ops = 3029, Vars = 3413 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'hybrid.v10': elapsed time 22.57 seconds, memory usage 2912248kB, peak memory usage 2912248kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 24724 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,4,32,16,16,32,1)' to schedule '/hybrid/core'. 4 are needed, but only 2 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(61):  please merge accesses to 'xx:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'architect' on solution 'hybrid.v10': elapsed time 52.73 seconds, memory usage 2912248kB, peak memory usage 2977784kB (SOL-15)
# Info: Completed transformation 'architect' on solution 'hybrid.v10': elapsed time 54.97 seconds, memory usage 2912248kB, peak memory usage 2977784kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35695, Real ops = 3029, Vars = 3413 (SOL-21)
# Error: Design 'hybrid' could not schedule partition '/hybrid/core' - resource competition
go assembly
directive set /hybrid/core/S2_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'hybrid.v11' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v11/CDesignChecker/design_checker.sh'
# /hybrid/core/S2_INNER_LOOP1/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S2_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_INNER_LOOP2/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S2_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_INNER_LOOP3/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP1/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP2/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP3/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v11': elapsed time 0.23 seconds, memory usage 3174392kB, peak memory usage 3174392kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Resource '/hybrid/core/xx:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Resource '/hybrid/core/yy:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 32 of 64 branches of 'S34_OUTER_LOOP:for:switch#1' at $PROJECT_HOME/src/ntt.cpp(132) to 'S34_OUTER_LOOP:for:switch' at $PROJECT_HOME/src/ntt.cpp(131). (OPT-17)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Running transformation 'memories' on solution 'hybrid.v11': elapsed time 29.86 seconds, memory usage 3239928kB, peak memory usage 3239928kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v11': elapsed time 59.88 seconds, memory usage 3239928kB, peak memory usage 3239928kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v11': elapsed time 82.60 seconds, memory usage 3239928kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v11': elapsed time 104.70 seconds, memory usage 3239928kB, peak memory usage 3305464kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'hybrid.v11': elapsed time 106.52 seconds, memory usage 3239928kB, peak memory usage 3305464kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v11' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v11': elapsed time 2.33 seconds, memory usage 3239928kB, peak memory usage 3305464kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v11' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 22.32 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 45.00 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 75.02 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 97.91 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 120.15 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 142.23 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 167.93 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 197.95 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 220.93 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 243.52 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 266.49 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 291.74 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 321.76 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 344.26 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 367.04 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 389.95 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 415.52 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 445.54 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 468.29 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 490.99 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 513.28 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 539.34 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 569.35 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 592.34 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 614.22 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 636.41 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# Design 'hybrid' contains '2993' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v11': elapsed time 644.67 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35611, Real ops = 2993, Vars = 3401 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'hybrid.v11': elapsed time 22.66 seconds, memory usage 3248120kB, peak memory usage 3305464kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 24764 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,4,32,16,16,32,1)' to schedule '/hybrid/core'. 4 are needed, but only 2 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(61):  please merge accesses to 'xx:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'architect' on solution 'hybrid.v11': elapsed time 49.05 seconds, memory usage 3248120kB, peak memory usage 3313656kB (SOL-15)
# Info: Completed transformation 'architect' on solution 'hybrid.v11': elapsed time 51.88 seconds, memory usage 3248120kB, peak memory usage 3313656kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35611, Real ops = 2993, Vars = 3401 (SOL-21)
# Error: Design 'hybrid' could not schedule partition '/hybrid/core' - resource competition
go assembly
directive set /hybrid/core/S2_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 2
# Info: Branching solution 'hybrid.v12' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v12/CDesignChecker/design_checker.sh'
# /hybrid/core/S2_INNER_LOOP1/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP2/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP3/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP1/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP2/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP3/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v12': elapsed time 0.25 seconds, memory usage 3379192kB, peak memory usage 3379192kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Resource '/hybrid/core/xx:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Resource '/hybrid/core/yy:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 32 of 64 branches of 'S34_OUTER_LOOP:for:switch#1' at $PROJECT_HOME/src/ntt.cpp(132) to 'S34_OUTER_LOOP:for:switch' at $PROJECT_HOME/src/ntt.cpp(131). (OPT-17)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Running transformation 'memories' on solution 'hybrid.v12': elapsed time 29.86 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v12': elapsed time 59.87 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v12': elapsed time 82.32 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v12': elapsed time 105.29 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'hybrid.v12': elapsed time 106.31 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v12' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v12': elapsed time 2.47 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v12' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 22.48 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 44.42 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 76.72 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 99.42 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 122.03 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 144.88 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 170.35 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 200.37 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 222.76 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 244.69 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 267.10 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 294.32 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 324.32 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 347.24 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 369.55 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 391.98 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 418.15 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 448.16 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 470.05 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 492.82 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 515.31 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 541.99 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 572.00 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 594.56 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 617.50 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 640.39 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 665.80 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 695.81 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 718.62 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v12': elapsed time 741.63 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# Design 'hybrid' contains '3029' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v12': elapsed time 761.47 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35695, Real ops = 3029, Vars = 3413 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'hybrid.v12': elapsed time 27.63 seconds, memory usage 3444728kB, peak memory usage 3444728kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 24724 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,4,32,16,16,32,1)' to schedule '/hybrid/core'. 4 are needed, but only 2 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(61):  please merge accesses to 'xx:rsc(0)(1)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'hybrid.v12': elapsed time 51.32 seconds, memory usage 3444728kB, peak memory usage 3510264kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35695, Real ops = 3029, Vars = 3413 (SOL-21)
# Error: Design 'hybrid' could not schedule partition '/hybrid/core' - resource competition
go assembly
directive set /hybrid/core/S2_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'hybrid.v13' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v13/CDesignChecker/design_checker.sh'
# /hybrid/core/S2_INNER_LOOP1/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_INNER_LOOP2/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_INNER_LOOP3/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP1/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP2/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP3/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(66): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(76): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(100): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(85): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(112): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(111): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(126): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(123): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(141): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(139): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(152): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(162): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(161): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(147): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(173): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(185): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v13': elapsed time 0.27 seconds, memory usage 3575800kB, peak memory usage 3575800kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(61): Resource '/hybrid/core/xx:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(61): Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Resource '/hybrid/core/yy:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(62): Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 32 of 64 branches of 'S34_OUTER_LOOP:for:switch#1' at $PROJECT_HOME/src/ntt.cpp(132) to 'S34_OUTER_LOOP:for:switch' at $PROJECT_HOME/src/ntt.cpp(131). (OPT-17)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Running transformation 'memories' on solution 'hybrid.v13': elapsed time 29.82 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v13': elapsed time 59.83 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v13': elapsed time 82.58 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'hybrid.v13': elapsed time 104.66 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v13' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v13': elapsed time 2.34 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 14305, Real ops = 475, Vars = 427 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v13' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 22.88 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 46.64 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 76.65 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 99.52 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 122.42 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 145.17 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 170.42 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 200.43 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 223.42 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 246.37 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 269.11 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 294.22 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 324.23 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 347.19 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 370.14 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 393.06 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 417.95 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 447.96 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 470.90 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 493.82 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 516.79 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v13': elapsed time 541.72 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-15)
# Design 'hybrid' contains '2993' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v13': elapsed time 564.80 seconds, memory usage 3575800kB, peak memory usage 3641336kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35611, Real ops = 2993, Vars = 3401 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'hybrid.v13': elapsed time 23.28 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(162): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(152): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(100): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(174): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(161): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(126): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(112): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(173): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(147): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(139): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(123): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(111): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(85): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(66): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled SEQUENTIAL '/hybrid/core' (total length 24764 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,4,32,16,16,32,1)' to schedule '/hybrid/core'. 4 are needed, but only 2 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(61):  please merge accesses to 'xx:rsc(0)(1)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'hybrid.v13': elapsed time 44.97 seconds, memory usage 3641336kB, peak memory usage 3641336kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 35611, Real ops = 2993, Vars = 3401 (SOL-21)
# Error: Design 'hybrid' could not schedule partition '/hybrid/core' - resource competition
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(9): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(155): expected an expression (CRD-29)
# Warning: $PROJECT_HOME/src/ntt.cpp(201): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(56): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
# Error: go analyze: Failed analyze
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(155): expected an expression (CRD-29)
# Warning: $PROJECT_HOME/src/ntt.cpp(201): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(56): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.44 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
# Error: go analyze: Failed analyze
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(201): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(56): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.87 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'hybrid.v14' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(57): Found top design routine 'hybrid' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(57): Synthesizing routine 'hybrid' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'hybrid' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Optimizing block '/hybrid' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'twiddle_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'revArr' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'tw' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'tw_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(87): Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(102): Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(116): Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(113): Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(127): Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(145): Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(143): Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(158): Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(155): Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(170): Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(181): Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(194): Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# Design 'hybrid' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'hybrid.v14': elapsed time 18.92 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'hybrid.v14' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'hybrid.v14': elapsed time 0.62 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'hybrid.v14' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v14': elapsed time 2.19 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 32
# /hybrid/core/xx:rsc/BLOCK_SIZE 32
directive set /hybrid/core/xx:rsc -INTERLEAVE 1
# /hybrid/core/xx:rsc/INTERLEAVE 1
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 32
# /hybrid/core/yy:rsc/BLOCK_SIZE 32
directive set /hybrid/core/yy:rsc -INTERLEAVE 1
# /hybrid/core/yy:rsc/INTERLEAVE 1
directive set /hybrid/core/S1_OUTER_LOOP -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S1_OUTER_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S2_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S2_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S5_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S6_OUTER_LOOP -PIPELINE_INIT_INTERVAL 0
# /hybrid/core/S6_OUTER_LOOP/PIPELINE_INIT_INTERVAL 0
go extract
# Info: Starting transformation 'loops' on solution 'hybrid.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(87): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(102): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(116): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(113): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(130): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(127): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(145): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(143): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(158): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(155): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(170): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(181): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(195): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(194): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v14': elapsed time 0.26 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1267, Real ops = 481, Vars = 251 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Completed transformation 'memories' on solution 'hybrid.v14': elapsed time 25.45 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v14' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v14': elapsed time 0.74 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v14' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v14': elapsed time 22.89 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-15)
# Design 'hybrid' contains '1441' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v14': elapsed time 30.09 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 10343, Real ops = 1441, Vars = 1409 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(170): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(158): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(102): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(195): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(167): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(155): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(145): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(130): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(116): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(87): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(74): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(194): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(181): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(143): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(127): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(113): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(72): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(64): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled SEQUENTIAL '/hybrid/core' (total length 28298 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 28295, Area (Datapath, Register, Total) = 91475.90, 0.00, 91475.90 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 38535, Area (Datapath, Register, Total) = 71975.90, 0.00, 71975.90 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v14': elapsed time 18.17 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 10343, Real ops = 1441, Vars = 1409 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'hybrid.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.qb' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(88): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.qb' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adrb' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(89): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(75): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(75): Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
# Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(131): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(131): Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
# Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(132): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(132): Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
# Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Global signal 'xx:rsc(0)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).qb' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).web' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).db' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).adrb' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).qa' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).wea' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).da' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(0)(0).adra' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).qb' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).web' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).db' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).adrb' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).qa' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).wea' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).da' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(1)(0).adra' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).qb' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).web' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).db' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).adrb' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).qa' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).wea' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).da' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(2)(0).adra' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).qb' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).web' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).db' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).adrb' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).qa' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).wea' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).da' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(3)(0).adra' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).qb' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).web' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).db' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).adrb' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).qa' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).wea' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).da' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(4)(0).adra' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).qb' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).web' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).db' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).adrb' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).qa' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).wea' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).da' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(5)(0).adra' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).qb' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).web' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).db' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).adrb' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).qa' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).wea' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).da' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(6)(0).adra' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).qb' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).web' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).db' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).adrb' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).qa' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).wea' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).da' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(7)(0).adra' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).qb' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).web' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).db' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).adrb' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).qa' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).wea' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).da' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(8)(0).adra' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).qb' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).web' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).db' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).adrb' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).qa' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).wea' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).da' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(9)(0).adra' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).qb' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).web' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).db' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).adrb' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).qa' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).wea' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).da' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(10)(0).adra' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).qb' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).web' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).db' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).adrb' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).qa' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).wea' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).da' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(11)(0).adra' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).qb' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).web' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).db' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).adrb' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).qa' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).wea' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).da' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(12)(0).adra' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).qb' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).web' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).db' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).adrb' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).qa' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).wea' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).da' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(13)(0).adra' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).qb' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).web' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).db' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).adrb' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).qa' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).wea' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).da' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(14)(0).adra' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).qb' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).web' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).db' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).adrb' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).qa' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).wea' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).da' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(15)(0).adra' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).qb' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).web' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).db' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).adrb' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).qa' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).wea' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).da' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(16)(0).adra' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).qb' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).web' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).db' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).adrb' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).qa' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).wea' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).da' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(17)(0).adra' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).qb' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).web' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).db' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).adrb' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).qa' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).wea' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).da' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(18)(0).adra' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).qb' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).web' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).db' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).adrb' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).qa' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).wea' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).da' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(19)(0).adra' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).qb' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).web' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).db' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).adrb' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).qa' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).wea' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).da' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(20)(0).adra' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).qb' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).web' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).db' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).adrb' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).qa' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).wea' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).da' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(21)(0).adra' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).qb' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).web' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).db' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).adrb' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).qa' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).wea' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).da' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(22)(0).adra' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).qb' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).web' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).db' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).adrb' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).qa' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).wea' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).da' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(23)(0).adra' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).qb' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).web' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).db' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).adrb' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).qa' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).wea' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).da' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(24)(0).adra' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).qb' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).web' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).db' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).adrb' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).qa' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).wea' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).da' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(25)(0).adra' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).qb' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).web' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).db' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).adrb' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).qa' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).wea' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).da' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(26)(0).adra' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).qb' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).web' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).db' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).adrb' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).qa' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).wea' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).da' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(27)(0).adra' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).qb' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).web' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).db' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).adrb' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).qa' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).wea' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).da' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(28)(0).adra' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).qb' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).web' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).db' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).adrb' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).qa' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).wea' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).da' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(29)(0).adra' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).qb' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).web' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).db' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).adrb' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).qa' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).wea' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).da' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(30)(0).adra' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).qb' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).web' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).db' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).adrb' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).qa' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).wea' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).da' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'xx:rsc(31)(0).adra' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).qb' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).web' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).db' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).adrb' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).qa' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).wea' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).da' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(0)(0).adra' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).qb' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).web' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).db' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).adrb' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).qa' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).wea' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).da' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(1)(0).adra' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).qb' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).web' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).db' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).adrb' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).qa' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).wea' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).da' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(2)(0).adra' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).qb' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).web' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).db' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).adrb' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).qa' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).wea' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).da' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(3)(0).adra' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).qb' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).web' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).db' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).adrb' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).qa' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).wea' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).da' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(4)(0).adra' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).qb' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).web' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).db' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).adrb' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).qa' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).wea' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).da' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(5)(0).adra' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).qb' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).web' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).db' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).adrb' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).qa' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).wea' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).da' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(6)(0).adra' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).qb' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).web' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).db' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).adrb' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).qa' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).wea' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).da' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(7)(0).adra' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).qb' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).web' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).db' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).adrb' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).qa' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).wea' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).da' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(8)(0).adra' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).qb' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).web' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).db' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).adrb' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).qa' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).wea' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).da' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(9)(0).adra' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).qb' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).web' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).db' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).adrb' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).qa' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).wea' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).da' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(10)(0).adra' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).qb' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).web' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).db' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).adrb' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).qa' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).wea' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).da' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(11)(0).adra' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).qb' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).web' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).db' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).adrb' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).qa' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).wea' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).da' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(12)(0).adra' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).qb' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).web' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).db' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).adrb' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).qa' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).wea' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).da' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(13)(0).adra' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).qb' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).web' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).db' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).adrb' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).qa' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).wea' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).da' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(14)(0).adra' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).qb' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).web' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).db' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).adrb' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).qa' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).wea' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).da' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(15)(0).adra' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).qb' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).web' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).db' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).adrb' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).qa' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).wea' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).da' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(16)(0).adra' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).qb' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).web' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).db' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).adrb' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).qa' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).wea' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).da' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(17)(0).adra' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).qb' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).web' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).db' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).adrb' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).qa' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).wea' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).da' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(18)(0).adra' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).qb' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).web' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).db' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).adrb' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).qa' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).wea' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).da' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(19)(0).adra' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).qb' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).web' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).db' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).adrb' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).qa' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).wea' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).da' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(20)(0).adra' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).qb' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).web' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).db' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).adrb' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).qa' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).wea' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).da' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(21)(0).adra' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).qb' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).web' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).db' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).adrb' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).qa' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).wea' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).da' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(22)(0).adra' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).qb' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).web' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).db' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).adrb' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).qa' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).wea' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).da' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(23)(0).adra' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).qb' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).web' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).db' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).adrb' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).qa' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).wea' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).da' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(24)(0).adra' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).qb' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).web' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).db' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).adrb' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).qa' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).wea' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).da' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(25)(0).adra' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).qb' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).web' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).db' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).adrb' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).qa' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).wea' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).da' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(26)(0).adra' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).qb' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).web' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).db' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).adrb' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).qa' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).wea' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).da' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(27)(0).adra' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).qb' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).web' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).db' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).adrb' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).qa' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).wea' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).da' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(28)(0).adra' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).qb' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).web' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).db' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).adrb' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).qa' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).wea' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).da' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(29)(0).adra' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).qb' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).web' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).db' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).adrb' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).qa' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).wea' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).da' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(30)(0).adra' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).qb' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).web' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).db' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).adrb' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).qa' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).wea' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).da' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'yy:rsc(31)(0).adra' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).WDATA' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).WLAST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).WUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).WVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).WREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).BID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).BRESP' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).BUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).BVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).BREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).RID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).RDATA' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).RRESP' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).RLAST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).RUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).RVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).RREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(0)(0)' (SCHD-46)
# Global signal 'x:rsc(0)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(0)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).WDATA' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).WLAST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).WUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).WVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).WREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).BID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).BRESP' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).BUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).BVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).BREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).RID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).RDATA' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).RRESP' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).RLAST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).RUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).RVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).RREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(1)(0)' (SCHD-46)
# Global signal 'x:rsc(1)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(1)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).WDATA' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).WLAST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).WUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).WVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).WREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).BID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).BRESP' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).BUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).BVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).BREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).RID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).RDATA' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).RRESP' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).RLAST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).RUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).RVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).RREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(2)(0)' (SCHD-46)
# Global signal 'x:rsc(2)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(2)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).WDATA' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).WLAST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).WUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).WVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).WREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).BID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).BRESP' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).BUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).BVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).BREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).RID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).RDATA' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).RRESP' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).RLAST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).RUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).RVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).RREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(3)(0)' (SCHD-46)
# Global signal 'x:rsc(3)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(3)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).WDATA' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).WLAST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).WUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).WVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).WREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).BID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).BRESP' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).BUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).BVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).BREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).RID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).RDATA' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).RRESP' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).RLAST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).RUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).RVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).RREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(4)(0)' (SCHD-46)
# Global signal 'x:rsc(4)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(4)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).WDATA' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).WLAST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).WUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).WVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).WREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).BID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).BRESP' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).BUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).BVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).BREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).RID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).RDATA' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).RRESP' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).RLAST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).RUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).RVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).RREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(5)(0)' (SCHD-46)
# Global signal 'x:rsc(5)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(5)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).WDATA' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).WLAST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).WUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).WVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).WREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).BID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).BRESP' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).BUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).BVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).BREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).RID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).RDATA' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).RRESP' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).RLAST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).RUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).RVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).RREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(6)(0)' (SCHD-46)
# Global signal 'x:rsc(6)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(6)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).WDATA' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).WLAST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).WUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).WVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).WREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).BID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).BRESP' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).BUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).BVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).BREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).RID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).RDATA' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).RRESP' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).RLAST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).RUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).RVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).RREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(7)(0)' (SCHD-46)
# Global signal 'x:rsc(7)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(7)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).WDATA' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).WLAST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).WUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).WVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).WREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).BID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).BRESP' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).BUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).BVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).BREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).RID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).RDATA' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).RRESP' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).RLAST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).RUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).RVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).RREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(8)(0)' (SCHD-46)
# Global signal 'x:rsc(8)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(8)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).WDATA' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).WLAST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).WUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).WVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).WREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).BID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).BRESP' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).BUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).BVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).BREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).RID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).RDATA' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).RRESP' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).RLAST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).RUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).RVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).RREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(9)(0)' (SCHD-46)
# Global signal 'x:rsc(9)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(9)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).WDATA' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).WLAST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).WUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).WVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).WREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).BID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).BRESP' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).BUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).BVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).BREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).RID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).RDATA' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).RRESP' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).RLAST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).RUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).RVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).RREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(10)(0)' (SCHD-46)
# Global signal 'x:rsc(10)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(10)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).WDATA' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).WLAST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).WUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).WVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).WREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).BID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).BRESP' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).BUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).BVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).BREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).RID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).RDATA' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).RRESP' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).RLAST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).RUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).RVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).RREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(11)(0)' (SCHD-46)
# Global signal 'x:rsc(11)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(11)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).WDATA' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).WLAST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).WUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).WVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).WREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).BID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).BRESP' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).BUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).BVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).BREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).RID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).RDATA' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).RRESP' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).RLAST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).RUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).RVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).RREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(12)(0)' (SCHD-46)
# Global signal 'x:rsc(12)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(12)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).WDATA' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).WLAST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).WUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).WVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).WREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).BID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).BRESP' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).BUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).BVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).BREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).RID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).RDATA' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).RRESP' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).RLAST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).RUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).RVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).RREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(13)(0)' (SCHD-46)
# Global signal 'x:rsc(13)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(13)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).WDATA' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).WLAST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).WUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).WVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).WREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).BID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).BRESP' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).BUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).BVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).BREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).RID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).RDATA' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).RRESP' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).RLAST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).RUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).RVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).RREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(14)(0)' (SCHD-46)
# Global signal 'x:rsc(14)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(14)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).WDATA' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).WLAST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).WUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).WVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).WREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).BID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).BRESP' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).BUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).BVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).BREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).RID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).RDATA' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).RRESP' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).RLAST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).RUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).RVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).RREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(15)(0)' (SCHD-46)
# Global signal 'x:rsc(15)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(15)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).WDATA' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).WLAST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).WUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).WVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).WREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).BID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).BRESP' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).BUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).BVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).BREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).RID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).RDATA' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).RRESP' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).RLAST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).RUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).RVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).RREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(16)(0)' (SCHD-46)
# Global signal 'x:rsc(16)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(16)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).WDATA' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).WLAST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).WUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).WVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).WREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).BID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).BRESP' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).BUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).BVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).BREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).RID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).RDATA' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).RRESP' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).RLAST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).RUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).RVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).RREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(17)(0)' (SCHD-46)
# Global signal 'x:rsc(17)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(17)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).WDATA' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).WLAST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).WUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).WVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).WREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).BID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).BRESP' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).BUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).BVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).BREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).RID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).RDATA' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).RRESP' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).RLAST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).RUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).RVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).RREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(18)(0)' (SCHD-46)
# Global signal 'x:rsc(18)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(18)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).WDATA' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).WLAST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).WUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).WVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).WREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).BID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).BRESP' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).BUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).BVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).BREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).RID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).RDATA' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).RRESP' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).RLAST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).RUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).RVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).RREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(19)(0)' (SCHD-46)
# Global signal 'x:rsc(19)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(19)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).WDATA' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).WLAST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).WUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).WVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).WREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).BID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).BRESP' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).BUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).BVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).BREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).RID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).RDATA' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).RRESP' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).RLAST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).RUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).RVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).RREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(20)(0)' (SCHD-46)
# Global signal 'x:rsc(20)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(20)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).WDATA' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).WLAST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).WUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).WVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).WREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).BID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).BRESP' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).BUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).BVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).BREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).RID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).RDATA' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).RRESP' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).RLAST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).RUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).RVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).RREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(21)(0)' (SCHD-46)
# Global signal 'x:rsc(21)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(21)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).WDATA' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).WLAST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).WUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).WVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).WREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).BID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).BRESP' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).BUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).BVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).BREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).RID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).RDATA' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).RRESP' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).RLAST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).RUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).RVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).RREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(22)(0)' (SCHD-46)
# Global signal 'x:rsc(22)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(22)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).WDATA' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).WLAST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).WUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).WVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).WREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).BID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).BRESP' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).BUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).BVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).BREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).RID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).RDATA' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).RRESP' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).RLAST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).RUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).RVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).RREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(23)(0)' (SCHD-46)
# Global signal 'x:rsc(23)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(23)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).WDATA' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).WLAST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).WUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).WVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).WREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).BID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).BRESP' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).BUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).BVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).BREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).RID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).RDATA' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).RRESP' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).RLAST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).RUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).RVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).RREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(24)(0)' (SCHD-46)
# Global signal 'x:rsc(24)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(24)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).WDATA' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).WLAST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).WUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).WVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).WREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).BID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).BRESP' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).BUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).BVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).BREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).RID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).RDATA' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).RRESP' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).RLAST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).RUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).RVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).RREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(25)(0)' (SCHD-46)
# Global signal 'x:rsc(25)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(25)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).WDATA' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).WLAST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).WUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).WVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).WREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).BID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).BRESP' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).BUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).BVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).BREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).RID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).RDATA' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).RRESP' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).RLAST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).RUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).RVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).RREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(26)(0)' (SCHD-46)
# Global signal 'x:rsc(26)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(26)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).WDATA' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).WLAST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).WUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).WVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).WREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).BID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).BRESP' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).BUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).BVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).BREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).RID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).RDATA' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).RRESP' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).RLAST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).RUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).RVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).RREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(27)(0)' (SCHD-46)
# Global signal 'x:rsc(27)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(27)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).WDATA' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).WLAST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).WUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).WVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).WREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).BID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).BRESP' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).BUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).BVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).BREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).RID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).RDATA' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).RRESP' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).RLAST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).RUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).RVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).RREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(28)(0)' (SCHD-46)
# Global signal 'x:rsc(28)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(28)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).WDATA' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).WLAST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).WUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).WVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).WREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).BID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).BRESP' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).BUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).BVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).BREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).RID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).RDATA' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).RRESP' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).RLAST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).RUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).RVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).RREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(29)(0)' (SCHD-46)
# Global signal 'x:rsc(29)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(29)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).WDATA' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).WLAST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).WUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).WVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).WREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).BID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).BRESP' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).BUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).BVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).BREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).RID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).RDATA' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).RRESP' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).RLAST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).RUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).RVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).RREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(30)(0)' (SCHD-46)
# Global signal 'x:rsc(30)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(30)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).WDATA' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).WLAST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).WUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).WVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).WREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).BID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).BRESP' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).BUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).BVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).BREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).RID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).RDATA' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).RRESP' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).RLAST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).RUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).RVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).RREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(66): Creating buffer for wait controller for component 'x:rsc(31)(0)' (SCHD-46)
# Global signal 'x:rsc(31)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc(31)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Global signal 'x:rsc.triosy(31)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(31)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(30)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(30)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(29)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(29)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(28)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(28)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(27)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(27)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(26)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(26)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(25)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(25)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(24)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(24)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(23)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(23)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(22)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(22)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(21)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(21)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(20)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(20)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(19)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(19)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(18)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(18)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(17)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(17)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(16)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(16)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(15)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(15)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(14)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(14)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(13)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(13)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(12)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(12)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(11)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(11)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(10)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(10)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(9)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(9)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(8)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(8)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(7)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(6)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(5)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(4)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(3)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(2)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(1)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'x:rsc.triosy(0)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
# Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 23.71 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 48.64 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 78.69 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 102.07 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 125.20 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 148.40 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 172.87 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 203.01 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 225.92 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 249.16 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 272.18 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 297.37 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 327.39 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 350.04 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 372.33 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'hybrid.v14': elapsed time 390.01 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 205830, Real ops = 2303, Vars = 12269 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v14' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 29.14 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 59.15 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 82.41 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 105.51 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 128.87 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#10.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#10.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#10.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#14.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#10.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#10.itm, butterFly#11:f1:equal.tmp, butterFly#15:f1:equal.tmp, butterFly#19:f1:equal.tmp, butterFly#23:f1:equal.tmp, butterFly#3:f1:equal.tmp, butterFly#7:f1:equal.tmp' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#11.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#11.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#11.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#22.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#11.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#11.itm, butterFly#11:f1:equal.tmp#3, butterFly#15:f1:equal.tmp#3, butterFly#19:f1:equal.tmp#3, butterFly#23:f1:equal.tmp#3, butterFly#3:f1:equal.tmp#3, butterFly#7:f1:equal.tmp#3' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#12.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#12.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#12.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#26.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#12.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#12.itm, butterFly#11:f1:equal.tmp#5, butterFly#15:f1:equal.tmp#5, butterFly#19:f1:equal.tmp#5, butterFly#23:f1:equal.tmp#5, butterFly#3:f1:equal.tmp#5, butterFly#7:f1:equal.tmp#5' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#13.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#13.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#13.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#28.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#13.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#13.itm, butterFly#11:f1:equal.tmp#6, butterFly#15:f1:equal.tmp#6, butterFly#19:f1:equal.tmp#6, butterFly#23:f1:equal.tmp#6, butterFly#3:f1:equal.tmp#6, butterFly#7:f1:equal.tmp#6' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#14.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#14.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#14.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#29.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#14.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#14.itm, butterFly#11:f1:equal.tmp#7, butterFly#15:f1:equal.tmp#7, butterFly#19:f1:equal.tmp#7, butterFly#23:f1:equal.tmp#7, butterFly#3:f1:equal.tmp#7, butterFly#7:f1:equal.tmp#7' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#16.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#16.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#16.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#30.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#16.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#16.itm, butterFly#12:f1:equal.tmp, butterFly#16:f1:equal.tmp, butterFly#20:f1:equal.tmp, butterFly#4:f1:equal.tmp, butterFly#8:f1:equal.tmp, butterFly:f1:equal.tmp' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#17.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#17.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#17.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:nor.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#17.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#17.itm, butterFly#12:f1:equal.tmp#3, butterFly#16:f1:equal.tmp#3, butterFly#20:f1:equal.tmp#3, butterFly#4:f1:equal.tmp#3, butterFly#8:f1:equal.tmp#3, butterFly:f1:equal.tmp#3' (10 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#18.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#18.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#18.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#10.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#18.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#18.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#19.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#19.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#19.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#11.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#19.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#19.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#2.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#2.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#2.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#12.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#2.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#2.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#20.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#20.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#20.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#13.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#20.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#20.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#21.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#21.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#21.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#14.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#21.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#21.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#22.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#22.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#22.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#16.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#22.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#22.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#23.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#23.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#23.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#17.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#23.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#23.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#24.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#24.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#24.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#18.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#24.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#24.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#25.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#25.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#25.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#19.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#25.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#25.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#26.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#26.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#26.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#2.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#26.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#26.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#27.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#27.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#27.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#20.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#27.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#27.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#28.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#28.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#28.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#21.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#28.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#28.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#29.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#29.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#29.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#22.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#29.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#29.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#30.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#30.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#30.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#23.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#30.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#30.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#4.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#4.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#4.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#24.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#4.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#4.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#45.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#45.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#5.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#25.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#5.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#45.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#5.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#5.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#6.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#26.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#6.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#5.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#53.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#53.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#8.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#27.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#8.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#53.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#57.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#57.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#9.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#28.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#9.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#57.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#59.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#59.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:nor.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#29.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:nor.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#59.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#6.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#6.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#30.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#6.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#60.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#60.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#4.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#60.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#61.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#61.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#5.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#61.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#8.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#8.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#6.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#8.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#9.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#9.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#8.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#9.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor#1.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor#1.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#9.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:nor#1.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:nor.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:nor.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:k(5:0).sva(4:0)' for variables 'S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:acc.svs' for variables 'S1_OUTER_LOOP:for:acc.svs, S2_COPY_LOOP:for:acc#5.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc#6.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.svs' (6 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#1.itm' for variables 'S1_OUTER_LOOP:for:nor#1.itm, S2_COPY_LOOP:for:nor#1.itm, S34_OUTER_LOOP:for:b:nor#1.itm, S5_COPY_LOOP:for:nor#1.itm, S6_OUTER_LOOP:for:nor#1.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#14.itm' for variables 'S1_OUTER_LOOP:for:nor#14.itm, S2_COPY_LOOP:for:nor#14.itm, S34_OUTER_LOOP:for:b:nor#14.itm, S5_COPY_LOOP:for:nor#14.itm, S6_OUTER_LOOP:for:nor#14.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#25.itm' for variables 'S1_OUTER_LOOP:for:nor#25.itm, S34_OUTER_LOOP:for:a:nor#1.itm, S6_OUTER_LOOP:for:nor#25.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#26.itm' for variables 'S1_OUTER_LOOP:for:nor#26.itm, S34_OUTER_LOOP:for:a:nor#14.itm, S6_OUTER_LOOP:for:nor#26.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#28.itm' for variables 'S1_OUTER_LOOP:for:nor#28.itm, S34_OUTER_LOOP:for:a:nor#3.itm, S6_OUTER_LOOP:for:nor#28.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#3.itm' for variables 'S1_OUTER_LOOP:for:nor#3.itm, S2_COPY_LOOP:for:nor#3.itm, S34_OUTER_LOOP:for:b:nor#3.itm, S5_COPY_LOOP:for:nor#3.itm, S6_OUTER_LOOP:for:nor#3.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#32.itm' for variables 'S1_OUTER_LOOP:for:nor#32.itm, S34_OUTER_LOOP:for:a:nor#7.itm, S6_OUTER_LOOP:for:nor#32.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#39.itm' for variables 'S1_OUTER_LOOP:for:nor#39.itm, S34_OUTER_LOOP:for:a:nor.itm, S6_OUTER_LOOP:for:nor#39.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor#7.itm' for variables 'S1_OUTER_LOOP:for:nor#7.itm, S2_COPY_LOOP:for:nor#7.itm, S34_OUTER_LOOP:for:b:nor#7.itm, S5_COPY_LOOP:for:nor#7.itm, S6_OUTER_LOOP:for:nor#7.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:nor.itm' for variables 'S1_OUTER_LOOP:for:nor.itm, S2_COPY_LOOP:for:nor.itm, S34_OUTER_LOOP:for:b:nor.itm, S5_COPY_LOOP:for:nor.itm, S6_OUTER_LOOP:for:nor.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:r(4:0).sva(3:0)' for variables 'S2_INNER_LOOP1:r(4:0).sva(3:0), S5_INNER_LOOP1:r(4:0).sva(3:0), S2_INNER_LOOP2:r(4:0).sva(3:0), S2_INNER_LOOP3:r(4:0).sva(3:0), S5_INNER_LOOP2:r(4:0).sva(3:0), S5_INNER_LOOP3:r(4:0).sva(3:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:for:p(5:2).sva#1' for variables 'S2_INNER_LOOP1:for:p(5:2).sva#1, S2_INNER_LOOP2:for:p(5:2).sva#1, S2_INNER_LOOP3:for:p(5:2).sva#1, S5_INNER_LOOP1:for:p(5:2).sva#1, S5_INNER_LOOP2:for:p(5:2).sva#1, S5_INNER_LOOP3:for:p(5:2).sva#1' (5 registers deleted). (FSM-3)
# Creating shared register 'operator+<20,true>#12:acc.psp(2:0).sva' for variables 'operator+<20,true>#12:acc.psp(2:0).sva, operator+<20,true>#28:acc.psp(2:0).sva, operator+<20,true>#44:acc.psp(2:0).sva, operator+<20,true>#60:acc.psp(2:0).sva, operator+<20,true>#76:acc.psp(2:0).sva, operator+<20,true>#92:acc.psp(2:0).sva' (5 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:for:p(5:2).sva(2:0)' for variables 'S2_INNER_LOOP1:for:p(5:2).sva(2:0), S2_INNER_LOOP2:for:p(5:2).sva(2:0), S2_INNER_LOOP3:for:p(5:2).sva(2:0), S5_INNER_LOOP1:for:p(5:2).sva(2:0), S5_INNER_LOOP2:for:p(5:2).sva(2:0), S5_INNER_LOOP3:for:p(5:2).sva(2:0)' (5 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 153.78 seconds, memory usage 4231160kB, peak memory usage 4231160kB (SOL-15)
# Creating shared register 'tmp#16.sva#22' for variables 'tmp#16.sva#22, tmp#27.sva#22, tmp#54.sva#22, tmp#25.sva#22, tmp#37.sva#22, tmp#10.sva, tmp#17.sva, tmp#2.sva, tmp#28.sva, tmp#38.sva, tmp#46.sva' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#16.sva#23' for variables 'tmp#16.sva#23, tmp#27.sva#23, tmp#54.sva#23, tmp#25.sva#23, tmp#37.sva#23, tmp#10.sva#1, tmp#17.sva#1, tmp#2.sva#1, tmp#28.sva#1, tmp#38.sva#1, tmp#46.sva#1' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#16.sva#26' for variables 'tmp#16.sva#26, tmp#27.sva#26, tmp#54.sva#26, tmp#25.sva#26, tmp#37.sva#26, tmp#10.sva#3, tmp#17.sva#3, tmp#2.sva#3, tmp#28.sva#3, tmp#38.sva#3, tmp#46.sva#3' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#16.sva#31' for variables 'tmp#16.sva#31, tmp#27.sva#31, tmp#54.sva#31, tmp#25.sva#31, tmp#37.sva#31, tmp#12.sva, tmp#19.sva, tmp#30.sva, tmp#4.sva, tmp#40.sva, tmp#48.sva' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#16.sva#4' for variables 'tmp#16.sva#4, tmp#27.sva#4, tmp#54.sva#4, tmp#25.sva#4, tmp#37.sva#4, tmp#12.sva#1, tmp#19.sva#1, tmp#30.sva#1, tmp#4.sva#1, tmp#40.sva#1, tmp#48.sva#1' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#16.sva#8' for variables 'tmp#16.sva#8, tmp#27.sva#8, tmp#54.sva#8, tmp#25.sva#8, tmp#37.sva#8, tmp#12.sva#3, tmp#19.sva#3, tmp#30.sva#3, tmp#4.sva#3, tmp#40.sva#3, tmp#48.sva#3' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva' for variables 'tmp#26.sva, tmp#55.sva, tmp#36.sva, tmp#13.sva, tmp#20.sva, tmp#3.sva, tmp#31.sva, tmp#41.sva, tmp#49.sva' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#1' for variables 'tmp#26.sva#1, tmp#55.sva#1, tmp#36.sva#1, tmp#13.sva#1, tmp#20.sva#1, tmp#3.sva#1, tmp#31.sva#1, tmp#41.sva#1, tmp#49.sva#1' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#10' for variables 'tmp#26.sva#10, tmp#55.sva#10, tmp#36.sva#10, tmp#16.sva#10, tmp#27.sva#10, tmp#54.sva#10, tmp#13.sva#3, tmp#20.sva#3, tmp#3.sva#3, tmp#31.sva#3, tmp#41.sva#3, tmp#49.sva#3' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#26' for variables 'tmp#26.sva#26, tmp#55.sva#26, tmp#36.sva#26, tmp#21.sva, tmp#32.sva, tmp#42.sva, tmp#50.sva, tmp#8.sva, tmp.sva' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#27' for variables 'tmp#26.sva#27, tmp#55.sva#27, tmp#36.sva#27, tmp#21.sva#1, tmp#32.sva#1, tmp#42.sva#1, tmp#50.sva#1, tmp#8.sva#1, tmp.sva#1' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#29' for variables 'tmp#26.sva#29, tmp#55.sva#29, tmp#36.sva#29, tmp#21.sva#3, tmp#32.sva#3, tmp#42.sva#3, tmp#50.sva#3, tmp#8.sva#3, tmp.sva#3' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#5' for variables 'tmp#26.sva#5, tmp#55.sva#5, tmp#36.sva#5, tmp#16.sva#5, tmp#27.sva#5, tmp#54.sva#5, tmp#22.sva, tmp#33.sva, tmp#43.sva, tmp#5.sva, tmp#51.sva, tmp#9.sva' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#6' for variables 'tmp#26.sva#6, tmp#55.sva#6, tmp#36.sva#6, tmp#16.sva#6, tmp#27.sva#6, tmp#54.sva#6, tmp#22.sva#1, tmp#33.sva#1, tmp#43.sva#1, tmp#5.sva#1, tmp#51.sva#1, tmp#9.sva#1' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#26.sva#8' for variables 'tmp#26.sva#8, tmp#55.sva#8, tmp#36.sva#8, tmp#22.sva#3, tmp#33.sva#3, tmp#43.sva#3, tmp#5.sva#3, tmp#51.sva#3, tmp#9.sva#3' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#1.sva#7' for variables 'tmp#1.sva#7, tmp#11.sva#7, tmp#18.sva#7, tmp#29.sva#7, tmp#39.sva#7, tmp#47.sva#7, tmp#16.sva#21, tmp#27.sva#21, tmp#54.sva#21, tmp#25.sva#21, tmp#37.sva#21' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#10.sva#2' for variables 'tmp#10.sva#2, tmp#17.sva#2, tmp#2.sva#2, tmp#28.sva#2, tmp#38.sva#2, tmp#46.sva#2, tmp#16.sva#25, tmp#27.sva#25, tmp#54.sva#25, tmp#25.sva#25, tmp#37.sva#25' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#10.sva#4' for variables 'tmp#10.sva#4, tmp#17.sva#4, tmp#2.sva#4, tmp#28.sva#4, tmp#38.sva#4, tmp#46.sva#4, tmp#16.sva#27, tmp#27.sva#27, tmp#54.sva#27, tmp#25.sva#27, tmp#37.sva#27' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#10.sva#5' for variables 'tmp#10.sva#5, tmp#17.sva#5, tmp#2.sva#5, tmp#28.sva#5, tmp#38.sva#5, tmp#46.sva#5, tmp#16.sva#28, tmp#27.sva#28, tmp#54.sva#28, tmp#25.sva#28, tmp#37.sva#28' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#10.sva#6' for variables 'tmp#10.sva#6, tmp#17.sva#6, tmp#2.sva#6, tmp#28.sva#6, tmp#38.sva#6, tmp#46.sva#6, tmp#16.sva#29, tmp#27.sva#29, tmp#54.sva#29, tmp#25.sva#29, tmp#37.sva#29' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#10.sva#7' for variables 'tmp#10.sva#7, tmp#17.sva#7, tmp#2.sva#7, tmp#28.sva#7, tmp#38.sva#7, tmp#46.sva#7, tmp#16.sva#30, tmp#27.sva#30, tmp#54.sva#30, tmp#25.sva#30, tmp#37.sva#30' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#12.sva#2' for variables 'tmp#12.sva#2, tmp#19.sva#2, tmp#30.sva#2, tmp#4.sva#2, tmp#40.sva#2, tmp#48.sva#2, tmp#16.sva#7, tmp#27.sva#7, tmp#54.sva#7, tmp#25.sva#7, tmp#37.sva#7' (10 registers deleted). (FSM-3)
# Creating shared register 'tmp#12.sva#4' for variables 'tmp#12.sva#4, tmp#19.sva#4, tmp#30.sva#4, tmp#4.sva#4, tmp#40.sva#4, tmp#48.sva#4, tmp#25.sva#12, tmp#37.sva#12' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#12.sva#5' for variables 'tmp#12.sva#5, tmp#19.sva#5, tmp#30.sva#5, tmp#4.sva#5, tmp#40.sva#5, tmp#48.sva#5, tmp#25.sva#17, tmp#37.sva#17' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#12.sva#6' for variables 'tmp#12.sva#6, tmp#19.sva#6, tmp#30.sva#6, tmp#4.sva#6, tmp#40.sva#6, tmp#48.sva#6, tmp#25.sva#18, tmp#37.sva#18' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#12.sva#7' for variables 'tmp#12.sva#7, tmp#19.sva#7, tmp#30.sva#7, tmp#4.sva#7, tmp#40.sva#7, tmp#48.sva#7, tmp#25.sva#20, tmp#37.sva#20' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#13.sva#2' for variables 'tmp#13.sva#2, tmp#20.sva#2, tmp#3.sva#2, tmp#31.sva#2, tmp#41.sva#2, tmp#49.sva#2, tmp#25.sva#24, tmp#37.sva#24' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#13.sva#4' for variables 'tmp#13.sva#4, tmp#20.sva#4, tmp#3.sva#4, tmp#31.sva#4, tmp#41.sva#4, tmp#49.sva#4, tmp#25.sva#3, tmp#37.sva#3' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#13.sva#5' for variables 'tmp#13.sva#5, tmp#20.sva#5, tmp#3.sva#5, tmp#31.sva#5, tmp#41.sva#5, tmp#49.sva#5, tmp#25.sva#5, tmp#37.sva#5' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#13.sva#6' for variables 'tmp#13.sva#6, tmp#20.sva#6, tmp#3.sva#6, tmp#31.sva#6, tmp#41.sva#6, tmp#49.sva#6, tmp#25.sva#6, tmp#37.sva#6' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#13.sva#7' for variables 'tmp#13.sva#7, tmp#20.sva#7, tmp#3.sva#7, tmp#31.sva#7, tmp#41.sva#7, tmp#49.sva#7, tmp#25.sva#9, tmp#37.sva#9' (7 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva' for variables 'tmp#14.sva, tmp#23.sva, tmp#34.sva, tmp#44.sva, tmp#52.sva, tmp#6.sva, tmp#26.sva#11, tmp#55.sva#11, tmp#36.sva#11' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva#1' for variables 'tmp#14.sva#1, tmp#23.sva#1, tmp#34.sva#1, tmp#44.sva#1, tmp#52.sva#1, tmp#6.sva#1, tmp#26.sva#12, tmp#55.sva#12, tmp#36.sva#12, tmp#16.sva#12, tmp#27.sva#12, tmp#54.sva#12' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva#2' for variables 'tmp#14.sva#2, tmp#23.sva#2, tmp#34.sva#2, tmp#44.sva#2, tmp#52.sva#2, tmp#6.sva#2, tmp#26.sva#13, tmp#55.sva#13, tmp#36.sva#13' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva#3' for variables 'tmp#14.sva#3, tmp#23.sva#3, tmp#34.sva#3, tmp#44.sva#3, tmp#52.sva#3, tmp#6.sva#3, tmp#26.sva#14, tmp#55.sva#14, tmp#36.sva#14' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva#4' for variables 'tmp#14.sva#4, tmp#23.sva#4, tmp#34.sva#4, tmp#44.sva#4, tmp#52.sva#4, tmp#6.sva#4, tmp#26.sva#15, tmp#55.sva#15, tmp#36.sva#15' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva#5' for variables 'tmp#14.sva#5, tmp#23.sva#5, tmp#34.sva#5, tmp#44.sva#5, tmp#52.sva#5, tmp#6.sva#5, tmp#26.sva#16, tmp#55.sva#16, tmp#36.sva#16' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva#6' for variables 'tmp#14.sva#6, tmp#23.sva#6, tmp#34.sva#6, tmp#44.sva#6, tmp#52.sva#6, tmp#6.sva#6, tmp#26.sva#17, tmp#55.sva#17, tmp#36.sva#17, tmp#16.sva#17, tmp#27.sva#17, tmp#54.sva#17' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#14.sva#7' for variables 'tmp#14.sva#7, tmp#23.sva#7, tmp#34.sva#7, tmp#44.sva#7, tmp#52.sva#7, tmp#6.sva#7, tmp#26.sva#18, tmp#55.sva#18, tmp#36.sva#18, tmp#16.sva#18, tmp#27.sva#18, tmp#54.sva#18' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva' for variables 'tmp#15.sva, tmp#24.sva, tmp#35.sva, tmp#45.sva, tmp#53.sva, tmp#7.sva, tmp#26.sva#19, tmp#55.sva#19, tmp#36.sva#19' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva#1' for variables 'tmp#15.sva#1, tmp#24.sva#1, tmp#35.sva#1, tmp#45.sva#1, tmp#53.sva#1, tmp#7.sva#1, tmp#26.sva#2, tmp#55.sva#2, tmp#36.sva#2' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva#2' for variables 'tmp#15.sva#2, tmp#24.sva#2, tmp#35.sva#2, tmp#45.sva#2, tmp#53.sva#2, tmp#7.sva#2, tmp#26.sva#20, tmp#55.sva#20, tmp#36.sva#20, tmp#16.sva#20, tmp#27.sva#20, tmp#54.sva#20' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva#3' for variables 'tmp#15.sva#3, tmp#24.sva#3, tmp#35.sva#3, tmp#45.sva#3, tmp#53.sva#3, tmp#7.sva#3, tmp#26.sva#21, tmp#55.sva#21, tmp#36.sva#21' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva#4' for variables 'tmp#15.sva#4, tmp#24.sva#4, tmp#35.sva#4, tmp#45.sva#4, tmp#53.sva#4, tmp#7.sva#4, tmp#26.sva#22, tmp#55.sva#22, tmp#36.sva#22' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva#5' for variables 'tmp#15.sva#5, tmp#24.sva#5, tmp#35.sva#5, tmp#45.sva#5, tmp#53.sva#5, tmp#7.sva#5, tmp#26.sva#23, tmp#55.sva#23, tmp#36.sva#23' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva#6' for variables 'tmp#15.sva#6, tmp#24.sva#6, tmp#35.sva#6, tmp#45.sva#6, tmp#53.sva#6, tmp#7.sva#6, tmp#26.sva#24, tmp#55.sva#24, tmp#36.sva#24, tmp#16.sva#24, tmp#27.sva#24, tmp#54.sva#24' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#15.sva#7' for variables 'tmp#15.sva#7, tmp#24.sva#7, tmp#35.sva#7, tmp#45.sva#7, tmp#53.sva#7, tmp#7.sva#7, tmp#26.sva#25, tmp#55.sva#25, tmp#36.sva#25' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#21.sva#2' for variables 'tmp#21.sva#2, tmp#32.sva#2, tmp#42.sva#2, tmp#50.sva#2, tmp#8.sva#2, tmp.sva#2, tmp#26.sva#28, tmp#55.sva#28, tmp#36.sva#28' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#21.sva#4' for variables 'tmp#21.sva#4, tmp#32.sva#4, tmp#42.sva#4, tmp#50.sva#4, tmp#8.sva#4, tmp.sva#4, tmp#26.sva#3, tmp#55.sva#3, tmp#36.sva#3, tmp#16.sva#3, tmp#27.sva#3, tmp#54.sva#3' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#21.sva#5' for variables 'tmp#21.sva#5, tmp#32.sva#5, tmp#42.sva#5, tmp#50.sva#5, tmp#8.sva#5, tmp.sva#5, tmp#26.sva#30, tmp#55.sva#30, tmp#36.sva#30' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#21.sva#6' for variables 'tmp#21.sva#6, tmp#32.sva#6, tmp#42.sva#6, tmp#50.sva#6, tmp#8.sva#6, tmp.sva#6, tmp#26.sva#31, tmp#55.sva#31, tmp#36.sva#31' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#21.sva#7' for variables 'tmp#21.sva#7, tmp#32.sva#7, tmp#42.sva#7, tmp#50.sva#7, tmp#8.sva#7, tmp.sva#7, tmp#26.sva#4, tmp#55.sva#4, tmp#36.sva#4' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#22.sva#2' for variables 'tmp#22.sva#2, tmp#33.sva#2, tmp#43.sva#2, tmp#5.sva#2, tmp#51.sva#2, tmp#9.sva#2, tmp#26.sva#7, tmp#55.sva#7, tmp#36.sva#7' (8 registers deleted). (FSM-3)
# Creating shared register 'tmp#22.sva#4' for variables 'tmp#22.sva#4, tmp#33.sva#4, tmp#43.sva#4, tmp#5.sva#4, tmp#51.sva#4, tmp#9.sva#4, tmp#26.sva#9, tmp#55.sva#9, tmp#36.sva#9, tmp#16.sva#9, tmp#27.sva#9, tmp#54.sva#9' (11 registers deleted). (FSM-3)
# Creating shared register 'tmp#22.sva#5' for variables 'tmp#22.sva#5, tmp#33.sva#5, tmp#43.sva#5, tmp#5.sva#5, tmp#51.sva#5, tmp#9.sva#5, tmp#37.sva#10' (6 registers deleted). (FSM-3)
# Creating shared register 'tmp#22.sva#6' for variables 'tmp#22.sva#6, tmp#33.sva#6, tmp#43.sva#6, tmp#5.sva#6, tmp#51.sva#6, tmp#9.sva#6' (5 registers deleted). (FSM-3)
# Creating shared register 'tmp#22.sva#7' for variables 'tmp#22.sva#7, tmp#33.sva#7, tmp#43.sva#7, tmp#5.sva#7, tmp#51.sva#7, tmp#9.sva#7' (5 registers deleted). (FSM-3)
# Creating shared register 'modulo_add:base#1.sva' for variables 'modulo_add:base#1.sva, modulo_add:base#12.sva, modulo_add:base#13.sva, modulo_add:base#16.sva, modulo_add:base#17.sva, modulo_add:base#20.sva, modulo_add:base#21.sva, modulo_add:base#4.sva, modulo_add:base#5.sva, modulo_add:base#8.sva, modulo_add:base#9.sva, modulo_add:base.sva, modulo_add:base#10.sva, modulo_add:base#11.sva, modulo_add:base#14.sva, modulo_add:base#15.sva, modulo_add:base#18.sva, modulo_add:base#19.sva, modulo_add:base#2.sva, modulo_add:base#22.sva, modulo_add:base#23.sva, modulo_add:base#3.sva, modulo_add:base#6.sva, modulo_add:base#7.sva, mult#11:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#13:z:asn.itm, mult#15:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#19:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#23:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#2:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#5:z:slc(mult:z:mul:cmp.z)(31-0).itm, tmp#1.sva, tmp#11.sva, tmp#18.sva, tmp#29.sva, tmp#39.sva, tmp#47.sva, tmp#16.sva#11, tmp#27.sva#11, tmp#54.sva#11, tmp#25.sva#11, tmp#37.sva#11' (41 registers deleted). (FSM-3)
# Creating shared register 'mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#12:z:asn.itm, mult#14:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#18:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#22:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#4:z:slc(mult:z:mul:cmp.z)(31-0).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm, operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm, operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm, tmp#1.sva#1, tmp#11.sva#1, tmp#18.sva#1, tmp#29.sva#1, tmp#39.sva#1, tmp#47.sva#1, tmp#16.sva#13, tmp#27.sva#13, tmp#54.sva#13, tmp#25.sva#13, tmp#37.sva#13' (23 registers deleted). (FSM-3)
# Creating shared register 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#20:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#24:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#3:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#6:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#8:z:slc(mult:z:mul:cmp.z)(31-0).itm, tmp#1.sva#2, tmp#11.sva#2, tmp#18.sva#2, tmp#29.sva#2, tmp#39.sva#2, tmp#47.sva#2, tmp#16.sva#14, tmp#27.sva#14, tmp#54.sva#14, tmp#25.sva#14, tmp#37.sva#14' (16 registers deleted). (FSM-3)
# Creating shared register 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#21:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#25:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#7:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#9:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:z:slc(mult:z:mul:cmp.z)(31-0).itm, tmp#1.sva#3, tmp#11.sva#3, tmp#18.sva#3, tmp#29.sva#3, tmp#39.sva#3, tmp#47.sva#3, tmp#16.sva#15, tmp#27.sva#15, tmp#54.sva#15, tmp#25.sva#15, tmp#37.sva#15' (16 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm, operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm, operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm, operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm, operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm, tmp#1.sva#4, tmp#11.sva#4, tmp#18.sva#4, tmp#29.sva#4, tmp#39.sva#4, tmp#47.sva#4, tmp#16.sva#16, tmp#27.sva#16, tmp#54.sva#16, tmp#25.sva#16, tmp#37.sva#16' (16 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm' for variables 'operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm, tmp#1.sva#5, tmp#11.sva#5, tmp#18.sva#5, tmp#29.sva#5, tmp#39.sva#5, tmp#47.sva#5, tmp#16.sva#19, tmp#27.sva#19, tmp#54.sva#19, tmp#25.sva#19, tmp#37.sva#19' (16 registers deleted). (FSM-3)
# Creating shared register 'operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm' for variables 'operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm, operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm, operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm, tmp#1.sva#6, tmp#11.sva#6, tmp#18.sva#6, tmp#29.sva#6, tmp#39.sva#6, tmp#47.sva#6, tmp#16.sva#2, tmp#27.sva#2, tmp#54.sva#2, tmp#25.sva#2, tmp#37.sva#2' (16 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:tf.sva' for variables 'S2_INNER_LOOP1:tf.sva, S2_INNER_LOOP2:tf.sva, S2_INNER_LOOP3:tf.sva, S5_INNER_LOOP1:tf.sva, S5_INNER_LOOP2:tf.sva, S5_INNER_LOOP3:tf.sva, tmp#16.sva, tmp#27.sva, tmp#54.sva, tmp#25.sva, tmp#37.sva' (10 registers deleted). (FSM-3)
# Creating shared register 'S2_INNER_LOOP1:tfh.sva' for variables 'S2_INNER_LOOP1:tfh.sva, S2_INNER_LOOP2:tfh.sva, S2_INNER_LOOP3:tfh.sva, S5_INNER_LOOP1:tfh.sva, S5_INNER_LOOP2:tfh.sva, S5_INNER_LOOP3:tfh.sva, tmp#16.sva#1, tmp#27.sva#1, tmp#54.sva#1, tmp#25.sva#1, tmp#37.sva#1' (10 registers deleted). (FSM-3)
# Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0), S2_INNER_LOOP1:for:p(5:2).sva(2:0), S2_INNER_LOOP2:for:p(5:2).sva(2:0), S2_INNER_LOOP3:for:p(5:2).sva(2:0), S5_INNER_LOOP1:for:p(5:2).sva(2:0), S5_INNER_LOOP2:for:p(5:2).sva(2:0), S5_INNER_LOOP3:for:p(5:2).sva(2:0)' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 184.54 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 208.01 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 231.44 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 254.45 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 278.36 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 308.37 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 331.89 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 355.39 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 378.82 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 402.31 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 432.32 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 455.75 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 479.17 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 502.69 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 526.00 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 556.01 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 580.06 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 41875, Real ops = 14556, Vars = 11579 (SOL-21)
# Info: Starting transformation 'instance' on solution 'hybrid.v14' (SOL-8)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 23.33 seconds, memory usage 4296696kB, peak memory usage 4296696kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 46.87 seconds, memory usage 4296696kB, peak memory usage 4296696kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 71.84 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 101.86 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 124.80 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 147.99 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 171.30 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 195.63 seconds, memory usage 4362232kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 225.65 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 248.91 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 272.00 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 296.09 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 323.92 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'hybrid.v14': elapsed time 338.75 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 41623, Real ops = 14274, Vars = 38484 (SOL-21)
# Info: Starting transformation 'extract' on solution 'hybrid.v14' (SOL-8)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 23.32 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 46.37 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 76.38 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_sim_rtl.vhdl
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 99.66 seconds, memory usage 4624376kB, peak memory usage 4624376kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 122.67 seconds, memory usage 4755448kB, peak memory usage 4755448kB (SOL-15)
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 145.15 seconds, memory usage 4755448kB, peak memory usage 4755448kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 171.46 seconds, memory usage 4820984kB, peak memory usage 4820984kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 202.73 seconds, memory usage 4820984kB, peak memory usage 4820984kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 225.58 seconds, memory usage 4886520kB, peak memory usage 4886520kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 248.37 seconds, memory usage 4886520kB, peak memory usage 4886520kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'hybrid.v14': elapsed time 253.83 seconds, memory usage 4886520kB, peak memory usage 4886520kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 41550, Real ops = 14298, Vars = 11357 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid16 ADD {} {VERSION v15 SID sid16 BRANCH_SID sid15 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/hybird/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name hybrid}: Race condition
# Info: Branching solution 'hybrid.v15' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v15/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'hybrid.v15' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v15': elapsed time 2.42 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
directive set /hybrid/core/S1_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S1_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S2_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S2_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S6_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S6_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(87): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(102): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(116): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(113): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(130): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(127): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(145): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(143): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(158): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(155): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(170): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(181): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(195): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(194): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v15': elapsed time 0.33 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1267, Real ops = 481, Vars = 251 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Completed transformation 'memories' on solution 'hybrid.v15': elapsed time 27.09 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v15' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v15': elapsed time 0.80 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v15' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v15': elapsed time 23.18 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v15': elapsed time 46.18 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v15': elapsed time 69.14 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Design 'hybrid' contains '1463' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v15': elapsed time 72.53 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 9993, Real ops = 1463, Vars = 1435 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(170): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(158): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(102): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(90): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(167): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(155): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(130): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(116): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(87): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(194): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(181): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(143): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(127): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(113): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(72): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(64): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled SEQUENTIAL '/hybrid/core' (total length 21876 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 6776, Area (Datapath, Register, Total) = 88295.90, 0.00, 88295.90 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 7096, Area (Datapath, Register, Total) = 81881.90, 0.00, 81881.90 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v15': elapsed time 17.47 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 9993, Real ops = 1463, Vars = 1435 (SOL-21)
go assembly
directive set /hybrid/core/S2_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid17 SET /hybrid/core/xx:rsc {BLOCK_SIZE 32}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/x:rsc {BLOCK_SIZE 32}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/yy:rsc {INTERLEAVE 1}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/xx:rsc {INTERLEAVE 1}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/twiddle_h:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DESIGN sid17 ADD {} {VERSION v16 SID sid17 BRANCH_SID sid16 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/hybird/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name hybrid}: Race condition
# Info: Branching solution 'hybrid.v16' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v16/CDesignChecker/design_checker.sh'
# /hybrid/core/S2_INNER_LOOP1/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(87): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(102): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(116): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(113): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(130): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(127): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(145): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(143): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(158): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(155): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(170): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(181): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(195): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(194): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v16': elapsed time 0.24 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1267, Real ops = 481, Vars = 251 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Completed transformation 'memories' on solution 'hybrid.v16': elapsed time 24.52 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v16' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v16': elapsed time 0.71 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v16' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v16': elapsed time 22.86 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v16': elapsed time 45.76 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Design 'hybrid' contains '1472' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v16': elapsed time 53.75 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 9959, Real ops = 1472, Vars = 1448 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v16' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(170): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(158): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(102): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(184): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(167): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(155): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(130): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(116): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(87): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(194): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(181): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(143): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(127): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(113): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(72): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(64): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled SEQUENTIAL '/hybrid/core' (total length 21780 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 6440, Area (Datapath, Register, Total) = 88368.90, 0.00, 88368.90 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 6700, Area (Datapath, Register, Total) = 81954.90, 0.00, 81954.90 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v16': elapsed time 14.92 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 9959, Real ops = 1472, Vars = 1448 (SOL-21)
go assembly
directive set /hybrid/core/S2_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid18 SET /hybrid/core/xx:rsc {BLOCK_SIZE 32}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/x:rsc {BLOCK_SIZE 32}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/yy:rsc {INTERLEAVE 1}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/xx:rsc {INTERLEAVE 1}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/twiddle_h:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S5_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S5_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S5_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S2_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S2_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S2_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S2_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S2_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S2_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S5_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S5_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid18 SET /hybrid/core/S5_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DESIGN sid18 ADD {} {VERSION v17 SID sid18 BRANCH_SID sid17 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/hybird/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name hybrid}: Race condition
# Info: Branching solution 'hybrid.v17' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v17/CDesignChecker/design_checker.sh'
# /hybrid/core/S2_INNER_LOOP3/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP1/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP2/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 2
# /hybrid/core/S5_INNER_LOOP3/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(90): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(87): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(102): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(99): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(116): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(113): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(130): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(127): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(145): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(143): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(158): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(155): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(170): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(184): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(181): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(195): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(194): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v17': elapsed time 0.22 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1267, Real ops = 481, Vars = 251 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Completed transformation 'memories' on solution 'hybrid.v17': elapsed time 24.43 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v17' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v17': elapsed time 0.69 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v17' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v17': elapsed time 22.92 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v17': elapsed time 45.79 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Design 'hybrid' contains '1508' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v17': elapsed time 51.95 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 9805, Real ops = 1508, Vars = 1494 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v17' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(102): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(167): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(155): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(130): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(99): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(87): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(194): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(181): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(143): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(127): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(113): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(72): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(64): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled SEQUENTIAL '/hybrid/core' (total length 21492 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 5432, Area (Datapath, Register, Total) = 88368.90, 0.00, 88368.90 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 5512, Area (Datapath, Register, Total) = 81954.90, 0.00, 81954.90 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v17': elapsed time 14.49 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 9805, Real ops = 1508, Vars = 1494 (SOL-21)
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(151): label "S2_COPY_LOOP" has already been defined (CRD-247)
# Warning: $PROJECT_HOME/src/ntt.cpp(217): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(56): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 3.68 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Error: go analyze: Failed analyze
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(217): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(56): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 3.96 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'hybrid.v18' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(57): Found top design routine 'hybrid' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(57): Synthesizing routine 'hybrid' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'hybrid' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(47): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/utils.cpp(18): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(31): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Optimizing block '/hybrid' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'twiddle_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'revArr' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'tw' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(57): INOUT port 'tw_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(98): Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(95): Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(110): Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(107): Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(124): Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(121): Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(135): Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(153): Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(171): Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(186): Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(183): Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(200): Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(197): Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(210): Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(91): Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# Design 'hybrid' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v18/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'hybrid.v18': elapsed time 18.66 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1407, Real ops = 495, Vars = 244 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'hybrid.v18' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'hybrid.v18': elapsed time 0.64 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 1407, Real ops = 495, Vars = 244 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'hybrid.v18' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v18': elapsed time 2.27 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1407, Real ops = 495, Vars = 244 (SOL-21)
directive set /hybrid/core/xx:rsc -INTERLEAVE 2
# /hybrid/core/xx:rsc/INTERLEAVE 2
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 16
# /hybrid/core/xx:rsc/BLOCK_SIZE 16
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 16
# /hybrid/core/yy:rsc/BLOCK_SIZE 16
directive set /hybrid/core/yy:rsc -INTERLEAVE 2
# /hybrid/core/yy:rsc/INTERLEAVE 2
directive set /hybrid/core/S2_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP2/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(98): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(95): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(110): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(107): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(91): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(124): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(121): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(138): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(135): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(153): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(171): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(186): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(183): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(200): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(197): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(211): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(210): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v18': elapsed time 0.29 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1421, Real ops = 495, Vars = 251 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/core/xx:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Resource '/hybrid/core/yy:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 29.85 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Merged 32 of 64 branches of 'S34_OUTER_LOOP:for:switch#1' at $PROJECT_HOME/src/ntt.cpp(144) to 'S34_OUTER_LOOP:for:switch' at $PROJECT_HOME/src/ntt.cpp(143). (OPT-17)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 59.87 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 82.83 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 105.67 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 128.44 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'hybrid.v18': elapsed time 129.67 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 11199, Real ops = 495, Vars = 841 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v18' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v18': elapsed time 1.84 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 11199, Real ops = 495, Vars = 841 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v18' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 22.54 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 52.51 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 82.52 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 105.48 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 128.39 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 151.19 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 176.28 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 206.29 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 229.13 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 252.05 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 274.54 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 300.08 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 330.10 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 353.01 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 375.97 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 398.78 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 423.83 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 453.85 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 476.72 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 499.48 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 522.33 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 547.58 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 577.60 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 600.45 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 623.30 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 646.24 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 671.38 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 701.39 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 724.29 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 747.19 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 770.11 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 795.24 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 825.26 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 849.25 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 872.21 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 895.10 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 920.19 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 950.25 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 973.10 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 995.94 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1018.84 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1043.97 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1073.99 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1096.82 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1119.70 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1142.49 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1167.70 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1197.72 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1220.59 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1243.31 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1266.17 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1291.42 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1321.43 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1343.95 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1366.59 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1389.40 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Design 'hybrid' contains '5993' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v18': elapsed time 1408.72 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 27201, Real ops = 5993, Vars = 3209 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v18' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'hybrid.v18': elapsed time 23.13 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'hybrid.v18': elapsed time 46.11 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(183): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(171): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(138): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(107): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(95): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(210): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(197): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(167): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(135): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(121): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(91): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(72): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(64): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled SEQUENTIAL '/hybrid/core' (total length 14228 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 3050, Area (Datapath, Register, Total) = 104224.16, 0.00, 104224.16 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'hybrid.v18': elapsed time 69.15 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Optimized LOOP 'S2_INNER_LOOP3': Latency = 3066, Area (Datapath, Register, Total) = 103010.16, 0.00, 103010.16 (CRAAS-18)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 3050, Area (Datapath, Register, Total) = 103010.16, 0.00, 103010.16 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v18': elapsed time 97.90 seconds, memory usage 5279736kB, peak memory usage 5279736kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 27201, Real ops = 5993, Vars = 3209 (SOL-21)
go assembly
directive set /hybrid/core/S2_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 1
# CU_DIRECTIVE sid21 SET /hybrid/core/xx:rsc {BLOCK_SIZE 32}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/x:rsc {BLOCK_SIZE 32}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/yy:rsc {INTERLEAVE 1}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/xx:rsc {INTERLEAVE 1}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/twiddle_h:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S5_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S5_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S5_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S2_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S2_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S5_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S5_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S5_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S2_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S2_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S2_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid21 SET /hybrid/core/S2_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DESIGN sid21 ADD {} {VERSION v19 SID sid21 BRANCH_SID sid20 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/hybird/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name hybrid}: Race condition
# Info: Branching solution 'hybrid.v19' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v19/CDesignChecker/design_checker.sh'
# /hybrid/core/S2_INNER_LOOP1/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S2_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S2_INNER_LOOP3/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP1 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP1/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP2/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_INNER_LOOP3 -PIPELINE_INIT_INTERVAL 1
# /hybrid/core/S5_INNER_LOOP3/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v19' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(64): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(74): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(72): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(98): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(95): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(110): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(107): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(91): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(124): Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(121): Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(138): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(135): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(153): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(151): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(174): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(171): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(186): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(183): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(167): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(200): Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(197): Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(211): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(210): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v19': elapsed time 0.27 seconds, memory usage 5410808kB, peak memory usage 5410808kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1421, Real ops = 495, Vars = 251 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v19' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Resource '/hybrid/core/xx:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(59): Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Resource '/hybrid/core/yy:rsc' split into 32 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(60): Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(57): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Running transformation 'memories' on solution 'hybrid.v19': elapsed time 22.93 seconds, memory usage 5476344kB, peak memory usage 5476344kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v19': elapsed time 52.94 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-15)
# Info: Merged 32 of 64 branches of 'S34_OUTER_LOOP:for:switch#1' at $PROJECT_HOME/src/ntt.cpp(144) to 'S34_OUTER_LOOP:for:switch' at $PROJECT_HOME/src/ntt.cpp(143). (OPT-17)
# Info: Running transformation 'memories' on solution 'hybrid.v19': elapsed time 75.41 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v19': elapsed time 98.16 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v19': elapsed time 120.98 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'hybrid.v19': elapsed time 128.58 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 11199, Real ops = 495, Vars = 841 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'hybrid.v19' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'hybrid.v19': elapsed time 1.84 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 11199, Real ops = 495, Vars = 841 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v19' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 22.77 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 46.69 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 76.71 seconds, memory usage 5476344kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 99.57 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 122.43 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 145.05 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 170.45 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 200.46 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 223.20 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 246.16 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 269.09 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 294.18 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 324.20 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 346.61 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 369.54 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 392.27 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 417.98 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 447.99 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 470.68 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 493.37 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 516.36 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 541.81 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 571.82 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 594.74 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 617.63 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 640.44 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 665.65 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 695.66 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 718.14 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 740.99 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 763.86 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 789.37 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 819.38 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 842.18 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 864.96 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 887.83 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 913.20 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 943.22 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 966.05 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 988.18 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1010.55 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1037.04 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1067.07 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1089.44 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1112.38 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1135.16 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1160.84 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1190.86 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1213.04 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1235.61 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1257.88 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1284.63 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1314.64 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1337.54 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v19': elapsed time 1360.34 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Design 'hybrid' contains '5993' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'hybrid.v19': elapsed time 1380.09 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 27201, Real ops = 5993, Vars = 3209 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'hybrid.v19' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'hybrid.v19': elapsed time 27.72 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(183): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(171): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(138): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(107): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(95): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(210): Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(197): Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(167): Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(151): Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(135): Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(121): Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(91): Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(72): Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(64): Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled SEQUENTIAL '/hybrid/core' (total length 14228 c-steps) (SCHD-8)
# Info: Running transformation 'allocate' on solution 'hybrid.v19': elapsed time 57.83 seconds, memory usage 5541880kB, peak memory usage 5541880kB (SOL-15)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 2034, Area (Datapath, Register, Total) = 104224.16, 0.00, 104224.16 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(57): Final schedule of SEQUENTIAL '/hybrid/core': Latency = 2034, Area (Datapath, Register, Total) = 103010.16, 0.00, 103010.16 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Running transformation 'allocate' on solution 'hybrid.v19': elapsed time 81.03 seconds, memory usage 5672952kB, peak memory usage 5672952kB (SOL-15)
# Info: Optimized LOOP 'S34_OUTER_LOOP:for': Latency = 2034, Area (Datapath, Register, Total) = 103010.16, 0.00, 103010.16 (CRAAS-18)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'hybrid.v19': elapsed time 92.99 seconds, memory usage 5672952kB, peak memory usage 5672952kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 27201, Real ops = 5993, Vars = 3209 (SOL-21)
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/utils.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
# Input file has changed
solution new -state new -solution solution.v3 solution
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
# solution.v4
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(217): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/config.h(26):           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# $MGC_HOME/shared/include/ac_int.h(2812): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# $MGC_HOME/shared/include/ac_int.h(2812): Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 3.78 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'hybrid.v20' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(57): Found top design routine 'hybrid' specified by directive (CIN-52)
# $PROJECT_HOME/include/ntt.h(8): Synthesizing routine 'hybrid' (CIN-13)
# $PROJECT_HOME/include/ntt.h(8): Inlining routine 'hybrid' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'butterFly' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>><96, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_add' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-=<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<20, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Optimizing block '/hybrid' ... (CIN-4)
# $PROJECT_HOME/include/ntt.h(8): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/include/ntt.h(8): INOUT port 'twiddle_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/include/ntt.h(8): INOUT port 'revArr' is only used as an input. (OPT-10)
# $PROJECT_HOME/include/ntt.h(8): INOUT port 'tw' is only used as an input. (OPT-10)
# $PROJECT_HOME/include/ntt.h(8): INOUT port 'tw_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 32 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 8 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 32 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 64 times. (LOOP-2)
# Design 'hybrid' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $MGC_HOME/shared/include/ac_int.h, using $PROJECT_HOME/src/utils.cpp for header dependencies.
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v20/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'hybrid.v20': elapsed time 15.20 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1053, Real ops = 351, Vars = 178 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'hybrid.v20' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'hybrid.v20': elapsed time 0.60 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 1053, Real ops = 351, Vars = 178 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'hybrid.v20' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'hybrid.v20': elapsed time 1.87 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1053, Real ops = 351, Vars = 178 (SOL-21)
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 32
# /hybrid/core/xx:rsc/BLOCK_SIZE 32
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 32
# /hybrid/core/yy:rsc/BLOCK_SIZE 32
go allocate
# Info: Starting transformation 'loops' on solution 'hybrid.v20' (SOL-8)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_int.h(2812): Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/ntt.h(8): Loop '/hybrid/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'hybrid.v20': elapsed time 0.25 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1067, Real ops = 351, Vars = 185 (SOL-21)
# Info: Starting transformation 'memories' on solution 'hybrid.v20' (SOL-8)
# Error: internal assertion failed (var.type() == SIF_Constant::d_class_id || var.get_length() == libsize || var.get_property_int("ORIG_LEN") == libsize) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_flows_api.cxx line 4376 (ASSERT-1)
# $PROJECT_HOME/include/ntt.h(8): Resource '/hybrid/core/xx:rsc' split into 64 x 2 blocks (MEM-11)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(32)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(32)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(33)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(33)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(34)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(34)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(35)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(35)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(36)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(36)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(37)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(37)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(38)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(38)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(39)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(39)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(40)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(40)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(41)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(41)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(42)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(42)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(43)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(43)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(44)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(44)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(45)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(45)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(46)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(46)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(47)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(47)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(48)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(48)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(49)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(49)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(50)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(50)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(51)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(51)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(52)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(52)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(53)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(53)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(54)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(54)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(55)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(55)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(56)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(56)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(57)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(57)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(58)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(58)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(59)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(59)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(60)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(60)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(61)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(61)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(62)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(62)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(63)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/xx:rsc(63)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Error: internal assertion failed (var.type() == SIF_Constant::d_class_id || var.get_length() == libsize || var.get_property_int("ORIG_LEN") == libsize) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_flows_api.cxx line 4376 (ASSERT-1)
# $PROJECT_HOME/include/ntt.h(8): Resource '/hybrid/core/yy:rsc' split into 64 x 2 blocks (MEM-11)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(32)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(32)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(33)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(33)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(34)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(34)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(35)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(35)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(36)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(36)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(37)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(37)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(38)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(38)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(39)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(39)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(40)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(40)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(41)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(41)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(42)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(42)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(43)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(43)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(44)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(44)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(45)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(45)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(46)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(46)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(47)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(47)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(48)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(48)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(49)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(49)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(50)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(50)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(51)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(51)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(52)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(52)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(53)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(53)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(54)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(54)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(55)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(55)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(56)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(56)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(57)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(57)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(58)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(58)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(59)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(59)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(60)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(60)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(61)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(61)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(62)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(62)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(63)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/core/yy:rsc(63)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Resource '/hybrid/x:rsc' split into 128 x 1 blocks (MEM-11)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(32)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(33)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(34)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(35)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(36)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(37)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(38)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(39)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(40)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(41)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(42)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(43)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(44)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(45)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(46)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(47)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(48)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(49)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(50)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(51)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(52)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(53)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(54)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(55)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(56)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(57)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(58)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(59)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(60)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(61)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(62)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(63)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(64)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(65)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(66)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(67)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(68)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(69)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(70)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(71)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(72)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(73)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(74)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(75)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(76)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(77)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(78)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(79)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(80)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(81)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(82)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(83)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(84)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(85)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(86)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(87)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(88)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(89)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(90)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(91)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(92)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(93)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(94)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(95)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(96)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(97)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(98)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(99)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(100)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(101)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(102)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(103)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(104)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(105)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(106)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(107)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(108)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(109)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(110)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(111)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(112)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(113)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(114)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(115)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(116)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(117)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(118)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(119)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(120)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(121)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(122)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(123)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(124)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(125)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(126)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/x:rsc(127)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Error: internal assertion failed (var.type() == SIF_Constant::d_class_id || var.get_length() == libsize || var.get_property_int("ORIG_LEN") == libsize) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_flows_api.cxx line 4376 (ASSERT-1)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
# Error: internal assertion failed (var.type() == SIF_Constant::d_class_id || var.get_length() == libsize || var.get_property_int("ORIG_LEN") == libsize) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_flows_api.cxx line 4376 (ASSERT-1)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
# Error: internal assertion failed (var.type() == SIF_Constant::d_class_id || var.get_length() == libsize || var.get_property_int("ORIG_LEN") == libsize) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_flows_api.cxx line 4376 (ASSERT-1)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 20). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 4096 x 32). (MEM-4)
# $PROJECT_HOME/include/ntt.h(8): Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 4096 x 32). (MEM-4)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 31.09 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 61.12 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 83.84 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 106.53 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 128.54 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 154.91 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 184.93 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Merged 64 of 128 branches of 'S6_OUTER_LOOP:for:p:switch#1' at $MGC_HOME/shared/include/ac_int.h(1982) to 'S6_OUTER_LOOP:for:p:switch' at $MGC_HOME/shared/include/ac_int.h(1982). (OPT-17)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 207.78 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 230.01 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 252.59 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 278.70 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 308.72 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 331.64 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 353.78 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 376.62 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 402.52 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 432.53 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 454.87 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 477.42 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 499.71 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 526.32 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Completed transformation 'assembly' on solution 'hybrid.v20': elapsed time 544.33 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 23915, Real ops = 351, Vars = 1479 (SOL-21)
# Error: go: error transforming design
