$date
	Tue Sep 12 15:52:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FA_tb $end
$var wire 1 ! sum $end
$var wire 1 " carryout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carryin $end
$scope module HA $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % carryin $end
$var wire 1 " carryout $end
$var wire 1 & summid $end
$var wire 1 ! sum $end
$var wire 1 ' carrymid2 $end
$var wire 1 ( carrymid1 $end
$scope module HA1 $end
$var wire 1 # A $end
$var wire 1 ) ABbar $end
$var wire 1 * Abar $end
$var wire 1 + AbarB $end
$var wire 1 $ B $end
$var wire 1 , Bbar $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 & A $end
$var wire 1 - ABbar $end
$var wire 1 . Abar $end
$var wire 1 / AbarB $end
$var wire 1 % B $end
$var wire 1 0 Bbar $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
1%
1$
1#
x"
x!
$end
#1
1"
00
0,
0*
1(
#2
0-
0)
0+
#3
0&
#4
1.
0'
#5
1/
#6
1!
#10
0#
#11
0"
1*
0(
#12
1+
#13
1&
#14
1"
0.
1'
#15
0/
#16
0!
#20
0%
0$
1#
#21
0"
10
0'
1,
0+
0*
#22
1-
1)
0&
#23
1!
1&
1.
0-
#24
0.
1-
0!
#25
1!
#30
0#
#31
1*
0)
#32
0&
#33
1.
0-
#34
0!
#50
