

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'
================================================================
* Date:           Mon Sep  4 09:34:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_merge_i_m_l_j_m  |      769|      769|         3|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_m = alloca i32 1"   --->   Operation 6 'alloca' 'j_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_m = alloca i32 1"   --->   Operation 7 'alloca' 'i_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_151_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_151"   --->   Operation 9 'read' 'tmp_151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten50"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_m"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j_m"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i10 %indvar_flatten50" [bert_layer.cpp:154]   --->   Operation 14 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln154 = icmp_eq  i10 %indvar_flatten50_load, i10 768" [bert_layer.cpp:154]   --->   Operation 15 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln154_1 = add i10 %indvar_flatten50_load, i10 1" [bert_layer.cpp:154]   --->   Operation 16 'add' 'add_ln154_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.inc66, void %for.inc69.exitStub" [bert_layer.cpp:154]   --->   Operation 17 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_m_load = load i7 %j_m" [bert_layer.cpp:155]   --->   Operation 18 'load' 'j_m_load' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_m_load = load i4 %i_m" [bert_layer.cpp:154]   --->   Operation 19 'load' 'i_m_load' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln154 = add i4 %i_m_load, i4 1" [bert_layer.cpp:154]   --->   Operation 20 'add' 'add_ln154' <Predicate = (!icmp_ln154)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln155 = icmp_eq  i7 %j_m_load, i7 64" [bert_layer.cpp:155]   --->   Operation 21 'icmp' 'icmp_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln154 = select i1 %icmp_ln155, i7 0, i7 %j_m_load" [bert_layer.cpp:154]   --->   Operation 22 'select' 'select_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln154_1 = select i1 %icmp_ln155, i4 %add_ln154, i4 %i_m_load" [bert_layer.cpp:154]   --->   Operation 23 'select' 'select_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i4 %select_ln154_1" [bert_layer.cpp:154]   --->   Operation 24 'trunc' 'trunc_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln154_1, i32 2, i32 3" [bert_layer.cpp:157]   --->   Operation 25 'partselect' 'tmp_s' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i7 %select_ln154" [bert_layer.cpp:155]   --->   Operation 26 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln154, i32 2, i32 5" [bert_layer.cpp:157]   --->   Operation 27 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 %lshr_ln6" [bert_layer.cpp:157]   --->   Operation 28 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i6 %tmp_37" [bert_layer.cpp:157]   --->   Operation 29 'zext' 'zext_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v86_addr = getelementptr i32 %v86, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 30 'getelementptr' 'v86_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v86_1_addr = getelementptr i32 %v86_1, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 31 'getelementptr' 'v86_1_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v86_2_addr = getelementptr i32 %v86_2, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 32 'getelementptr' 'v86_2_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v86_3_addr = getelementptr i32 %v86_3, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 33 'getelementptr' 'v86_3_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v86_4_addr = getelementptr i32 %v86_4, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 34 'getelementptr' 'v86_4_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v86_5_addr = getelementptr i32 %v86_5, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 35 'getelementptr' 'v86_5_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v86_6_addr = getelementptr i32 %v86_6, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 36 'getelementptr' 'v86_6_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v86_7_addr = getelementptr i32 %v86_7, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 37 'getelementptr' 'v86_7_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v86_8_addr = getelementptr i32 %v86_8, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 38 'getelementptr' 'v86_8_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v86_9_addr = getelementptr i32 %v86_9, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 39 'getelementptr' 'v86_9_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v86_10_addr = getelementptr i32 %v86_10, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 40 'getelementptr' 'v86_10_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v86_11_addr = getelementptr i32 %v86_11, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 41 'getelementptr' 'v86_11_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v86_12_addr = getelementptr i32 %v86_12, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 42 'getelementptr' 'v86_12_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v86_13_addr = getelementptr i32 %v86_13, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 43 'getelementptr' 'v86_13_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v86_14_addr = getelementptr i32 %v86_14, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 44 'getelementptr' 'v86_14_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v86_15_addr = getelementptr i32 %v86_15, i64 0, i64 %zext_ln157" [bert_layer.cpp:157]   --->   Operation 45 'getelementptr' 'v86_15_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%v86_load = load i6 %v86_addr" [bert_layer.cpp:157]   --->   Operation 46 'load' 'v86_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%v86_1_load = load i6 %v86_1_addr" [bert_layer.cpp:157]   --->   Operation 47 'load' 'v86_1_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%v86_2_load = load i6 %v86_2_addr" [bert_layer.cpp:157]   --->   Operation 48 'load' 'v86_2_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%v86_3_load = load i6 %v86_3_addr" [bert_layer.cpp:157]   --->   Operation 49 'load' 'v86_3_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%v86_4_load = load i6 %v86_4_addr" [bert_layer.cpp:157]   --->   Operation 50 'load' 'v86_4_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%v86_5_load = load i6 %v86_5_addr" [bert_layer.cpp:157]   --->   Operation 51 'load' 'v86_5_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%v86_6_load = load i6 %v86_6_addr" [bert_layer.cpp:157]   --->   Operation 52 'load' 'v86_6_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%v86_7_load = load i6 %v86_7_addr" [bert_layer.cpp:157]   --->   Operation 53 'load' 'v86_7_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%v86_8_load = load i6 %v86_8_addr" [bert_layer.cpp:157]   --->   Operation 54 'load' 'v86_8_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%v86_9_load = load i6 %v86_9_addr" [bert_layer.cpp:157]   --->   Operation 55 'load' 'v86_9_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%v86_10_load = load i6 %v86_10_addr" [bert_layer.cpp:157]   --->   Operation 56 'load' 'v86_10_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%v86_11_load = load i6 %v86_11_addr" [bert_layer.cpp:157]   --->   Operation 57 'load' 'v86_11_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%v86_12_load = load i6 %v86_12_addr" [bert_layer.cpp:157]   --->   Operation 58 'load' 'v86_12_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%v86_13_load = load i6 %v86_13_addr" [bert_layer.cpp:157]   --->   Operation 59 'load' 'v86_13_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%v86_14_load = load i6 %v86_14_addr" [bert_layer.cpp:157]   --->   Operation 60 'load' 'v86_14_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%v86_15_load = load i6 %v86_15_addr" [bert_layer.cpp:157]   --->   Operation 61 'load' 'v86_15_load' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 62 [1/1] (0.95ns)   --->   "%switch_ln158 = switch i4 %select_ln154_1, void %arrayidx6224.case.11, i4 0, void %arrayidx6224.case.0, i4 1, void %arrayidx6224.case.1, i4 2, void %arrayidx6224.case.2, i4 3, void %arrayidx6224.case.3, i4 4, void %arrayidx6224.case.4, i4 5, void %arrayidx6224.case.5, i4 6, void %arrayidx6224.case.6, i4 7, void %arrayidx6224.case.7, i4 8, void %arrayidx6224.case.8, i4 9, void %arrayidx6224.case.9, i4 10, void %arrayidx6224.case.10" [bert_layer.cpp:158]   --->   Operation 62 'switch' 'switch_ln158' <Predicate = (!icmp_ln154)> <Delay = 0.95>
ST_1 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln155 = add i7 %select_ln154, i7 1" [bert_layer.cpp:155]   --->   Operation 63 'add' 'add_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln155 = store i10 %add_ln154_1, i10 %indvar_flatten50" [bert_layer.cpp:155]   --->   Operation 64 'store' 'store_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln155 = store i4 %select_ln154_1, i4 %i_m" [bert_layer.cpp:155]   --->   Operation 65 'store' 'store_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln155 = store i7 %add_ln155, i7 %j_m" [bert_layer.cpp:155]   --->   Operation 66 'store' 'store_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc63" [bert_layer.cpp:155]   --->   Operation 67 'br' 'br_ln155' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.90>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%v86_load = load i6 %v86_addr" [bert_layer.cpp:157]   --->   Operation 68 'load' 'v86_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%v86_1_load = load i6 %v86_1_addr" [bert_layer.cpp:157]   --->   Operation 69 'load' 'v86_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%v86_2_load = load i6 %v86_2_addr" [bert_layer.cpp:157]   --->   Operation 70 'load' 'v86_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%v86_3_load = load i6 %v86_3_addr" [bert_layer.cpp:157]   --->   Operation 71 'load' 'v86_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v86_load, i32 %v86_1_load, i32 %v86_2_load, i32 %v86_3_load, i2 %trunc_ln155" [bert_layer.cpp:157]   --->   Operation 72 'mux' 'tmp_38' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%v86_4_load = load i6 %v86_4_addr" [bert_layer.cpp:157]   --->   Operation 73 'load' 'v86_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%v86_5_load = load i6 %v86_5_addr" [bert_layer.cpp:157]   --->   Operation 74 'load' 'v86_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%v86_6_load = load i6 %v86_6_addr" [bert_layer.cpp:157]   --->   Operation 75 'load' 'v86_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%v86_7_load = load i6 %v86_7_addr" [bert_layer.cpp:157]   --->   Operation 76 'load' 'v86_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 77 [1/1] (1.82ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v86_4_load, i32 %v86_5_load, i32 %v86_6_load, i32 %v86_7_load, i2 %trunc_ln155" [bert_layer.cpp:157]   --->   Operation 77 'mux' 'tmp_39' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%v86_8_load = load i6 %v86_8_addr" [bert_layer.cpp:157]   --->   Operation 78 'load' 'v86_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%v86_9_load = load i6 %v86_9_addr" [bert_layer.cpp:157]   --->   Operation 79 'load' 'v86_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%v86_10_load = load i6 %v86_10_addr" [bert_layer.cpp:157]   --->   Operation 80 'load' 'v86_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%v86_11_load = load i6 %v86_11_addr" [bert_layer.cpp:157]   --->   Operation 81 'load' 'v86_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 82 [1/1] (1.82ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v86_8_load, i32 %v86_9_load, i32 %v86_10_load, i32 %v86_11_load, i2 %trunc_ln155" [bert_layer.cpp:157]   --->   Operation 82 'mux' 'tmp_40' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%v86_12_load = load i6 %v86_12_addr" [bert_layer.cpp:157]   --->   Operation 83 'load' 'v86_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%v86_13_load = load i6 %v86_13_addr" [bert_layer.cpp:157]   --->   Operation 84 'load' 'v86_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%v86_14_load = load i6 %v86_14_addr" [bert_layer.cpp:157]   --->   Operation 85 'load' 'v86_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%v86_15_load = load i6 %v86_15_addr" [bert_layer.cpp:157]   --->   Operation 86 'load' 'v86_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 87 [1/1] (1.82ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v86_12_load, i32 %v86_13_load, i32 %v86_14_load, i32 %v86_15_load, i2 %trunc_ln155" [bert_layer.cpp:157]   --->   Operation 87 'mux' 'tmp_41' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.82ns)   --->   "%v89 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %tmp_38, i32 %tmp_39, i32 %tmp_40, i32 %tmp_41, i2 %trunc_ln154" [bert_layer.cpp:157]   --->   Operation 88 'mux' 'v89' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_merge_i_m_l_j_m_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i7 %select_ln154" [bert_layer.cpp:155]   --->   Operation 91 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln156 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [bert_layer.cpp:156]   --->   Operation 92 'specpipeline' 'specpipeline_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [bert_layer.cpp:155]   --->   Operation 93 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln158 = add i10 %tmp_151_read, i10 %zext_ln155" [bert_layer.cpp:158]   --->   Operation 94 'add' 'add_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i10 %add_ln158" [bert_layer.cpp:158]   --->   Operation 95 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%v74_0_addr = getelementptr i32 %v74_0, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 96 'getelementptr' 'v74_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%v74_1_addr = getelementptr i32 %v74_1, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 97 'getelementptr' 'v74_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%v74_2_addr = getelementptr i32 %v74_2, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 98 'getelementptr' 'v74_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%v74_3_addr = getelementptr i32 %v74_3, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 99 'getelementptr' 'v74_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%v74_4_addr = getelementptr i32 %v74_4, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 100 'getelementptr' 'v74_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%v74_5_addr = getelementptr i32 %v74_5, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 101 'getelementptr' 'v74_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%v74_6_addr = getelementptr i32 %v74_6, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 102 'getelementptr' 'v74_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%v74_7_addr = getelementptr i32 %v74_7, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 103 'getelementptr' 'v74_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%v74_8_addr = getelementptr i32 %v74_8, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 104 'getelementptr' 'v74_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%v74_9_addr = getelementptr i32 %v74_9, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 105 'getelementptr' 'v74_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%v74_10_addr = getelementptr i32 %v74_10, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 106 'getelementptr' 'v74_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%v74_11_addr = getelementptr i32 %v74_11, i64 0, i64 %zext_ln158" [bert_layer.cpp:158]   --->   Operation 107 'getelementptr' 'v74_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_10_addr" [bert_layer.cpp:158]   --->   Operation 108 'store' 'store_ln158' <Predicate = (select_ln154_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 109 'br' 'br_ln158' <Predicate = (select_ln154_1 == 10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_9_addr" [bert_layer.cpp:158]   --->   Operation 110 'store' 'store_ln158' <Predicate = (select_ln154_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 111 'br' 'br_ln158' <Predicate = (select_ln154_1 == 9)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_8_addr" [bert_layer.cpp:158]   --->   Operation 112 'store' 'store_ln158' <Predicate = (select_ln154_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 113 'br' 'br_ln158' <Predicate = (select_ln154_1 == 8)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_7_addr" [bert_layer.cpp:158]   --->   Operation 114 'store' 'store_ln158' <Predicate = (select_ln154_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 115 'br' 'br_ln158' <Predicate = (select_ln154_1 == 7)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_6_addr" [bert_layer.cpp:158]   --->   Operation 116 'store' 'store_ln158' <Predicate = (select_ln154_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 117 'br' 'br_ln158' <Predicate = (select_ln154_1 == 6)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_5_addr" [bert_layer.cpp:158]   --->   Operation 118 'store' 'store_ln158' <Predicate = (select_ln154_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 119 'br' 'br_ln158' <Predicate = (select_ln154_1 == 5)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_4_addr" [bert_layer.cpp:158]   --->   Operation 120 'store' 'store_ln158' <Predicate = (select_ln154_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 121 'br' 'br_ln158' <Predicate = (select_ln154_1 == 4)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_3_addr" [bert_layer.cpp:158]   --->   Operation 122 'store' 'store_ln158' <Predicate = (select_ln154_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 123 'br' 'br_ln158' <Predicate = (select_ln154_1 == 3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_2_addr" [bert_layer.cpp:158]   --->   Operation 124 'store' 'store_ln158' <Predicate = (select_ln154_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 125 'br' 'br_ln158' <Predicate = (select_ln154_1 == 2)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_1_addr" [bert_layer.cpp:158]   --->   Operation 126 'store' 'store_ln158' <Predicate = (select_ln154_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 127 'br' 'br_ln158' <Predicate = (select_ln154_1 == 1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_0_addr" [bert_layer.cpp:158]   --->   Operation 128 'store' 'store_ln158' <Predicate = (select_ln154_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 129 'br' 'br_ln158' <Predicate = (select_ln154_1 == 0)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln158 = store i32 %v89, i10 %v74_11_addr" [bert_layer.cpp:158]   --->   Operation 130 'store' 'store_ln158' <Predicate = (select_ln154_1 == 15) | (select_ln154_1 == 14) | (select_ln154_1 == 13) | (select_ln154_1 == 12) | (select_ln154_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx6224.exit" [bert_layer.cpp:158]   --->   Operation 131 'br' 'br_ln158' <Predicate = (select_ln154_1 == 15) | (select_ln154_1 == 14) | (select_ln154_1 == 13) | (select_ln154_1 == 12) | (select_ln154_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	'alloca' operation ('i_m') [31]  (0 ns)
	'load' operation ('i_m_load', bert_layer.cpp:154) on local variable 'i_m' [45]  (0 ns)
	'add' operation ('add_ln154', bert_layer.cpp:154) [46]  (1.74 ns)
	'select' operation ('select_ln154_1', bert_layer.cpp:154) [51]  (1.02 ns)
	'getelementptr' operation ('v86_addr', bert_layer.cpp:157) [61]  (0 ns)
	'load' operation ('v86_load', bert_layer.cpp:157) on array 'v86' [77]  (3.25 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'load' operation ('v86_load', bert_layer.cpp:157) on array 'v86' [77]  (3.25 ns)
	'mux' operation ('tmp_38', bert_layer.cpp:157) [81]  (1.83 ns)
	'mux' operation ('v89', bert_layer.cpp:157) [97]  (1.83 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln158', bert_layer.cpp:158) [98]  (1.73 ns)
	'getelementptr' operation ('v74_1_addr', bert_layer.cpp:158) [101]  (0 ns)
	'store' operation ('store_ln158', bert_layer.cpp:158) of variable 'v89', bert_layer.cpp:157 on array 'v74_1' [141]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
