$date
	Mon Aug 31 21:01:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#200
0!
1"
#400
1!
1#
#600
0!
0#
#1200
