#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Feb 28 11:53:43 2017
# Process ID: 2617
# Current directory: /home/jeffmaggio/cstars/jeffstuff/code/project_1
# Command line: vivado
# Log file: /home/jeffmaggio/cstars/jeffstuff/code/project_1/vivado.log
# Journal file: /home/jeffmaggio/cstars/jeffstuff/code/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jeffmaggio/cstars/jeffstuff/code/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/kmk2864/Desktop/vivado_export/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/jeffmaggio/cstars/vivado_design/create_ip', nor could it be found using path '/home/kmk2864/vivado_design/create_ip'.
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory '/home/jeffmaggio/cstars/jeffstuff/code/project_1/project_1.cache/ip', nor could it be found using path '/home/kmk2864/Desktop/vivado_export/project_1/project_1.cache/ip'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
WARNING: [Project 1-231] Project 'project_1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jeffmaggio/cstars/vivado_design/create_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
save_project_as Kevin_reference /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference -force
ipx::open_ipxact_file /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/component.xml
CRITICAL WARNING: [IP_Flow 19-4646] Synthesis file 'kmk_star_fsm.h' is packaged with isInclude property although it may not be recognized as a synthesis IS_GLOBAL_INCLUDE after IP delivery.
ipx::unload_core /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/component.xml
ipx::open_ipxact_file /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/component.xml
CRITICAL WARNING: [IP_Flow 19-4646] Synthesis file 'kmk_star_fsm.h' is packaged with isInclude property although it may not be recognized as a synthesis IS_GLOBAL_INCLUDE after IP delivery.
ipx::unload_core /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/component.xml
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/kmk_star_fsm.h" into library work
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/kmk_star_fsm.v" into library work [/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/kmk_star_fsm.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/./kmk_star_fsm.h" included at line 9. [/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/kmk_star_fsm.v:9]
[Tue Feb 28 11:56:18 2017] Launched synth_1...
Run output will be captured here: /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.runs/synth_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:06:49
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 6293.023 ; gain = 360.441 ; free physical = 246 ; free virtual = 18854
launch_runs impl_1
[Tue Feb 28 12:04:06 2017] Launched impl_1...
Run output will be captured here: /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 28 12:04:56 2017] Launched impl_1...
Run output will be captured here: /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'kmk_star_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.sim/sim_1/behav'
xvlog -m64 --relax -prj kmk_star_fsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/kmk_star_fsm.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.srcs/sources_1/imports/create_ip/kmk_star_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmk_star_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.1/bin/unwrapped/lnx64.o/xelab -wto 32647fb3d37a4278900a5dcd7b714655 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot kmk_star_fsm_behav xil_defaultlib.kmk_star_fsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.kmk_star_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot kmk_star_fsm_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.sim/sim_1/behav/xsim.dir/kmk_star_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 12:07:15 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jeffmaggio/cstars/jeffstuff/code/kevin_reference/Kevin_reference/Kevin_reference.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "kmk_star_fsm_behav -key {Behavioral:sim_1:Functional:kmk_star_fsm} -tclbatch {kmk_star_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source kmk_star_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kmk_star_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6628.449 ; gain = 14.051 ; free physical = 1020 ; free virtual = 18884
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 19:14:24 2017...
