SCUBA, Version Diamond_2.2_Production (99)
Mon Jul 08 10:04:32 2013
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\2.2\ispfpga\bin\nt\scuba.exe -w -n fifo -lang verilog -synth synplify -bus_exp 7 -bb -arch ep5c00 -type fifoblk -addr_width 9 -data_width 18 -num_words 512 -no_enable -pe -1 -pf -1 -e 
    Circuit name     : fifo
    Module type      : fifoblk
    Module Version   : 4.9
    Ports            : 
    Inputs       : Data[17:0], Clock, WrEn, RdEn, Reset
    Outputs      : Q[17:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : fifo.v
    Verilog template : fifo_tmpl.v
    Verilog testbench: tb_fifo_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo.srp
    Estimated Resource Usage:
            LUT : 70
            EBR : 1
            Reg : 32
  
END   SCUBA Module Synthesis

