Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto f517fa97af9341dda7e0d6a715be2972 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.pulse_controller
Compiling module xil_defaultlib.display_controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
