{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566991540944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566991540950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 13:25:40 2019 " "Processing started: Wed Aug 28 13:25:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566991540950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991540950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991540950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566991542033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566991542033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgabrain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpgabrain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgabrain-bhv " "Found design unit 1: fpgabrain-bhv" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551141 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgabrain " "Found entity 1: fpgabrain" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551172 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551187 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551219 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "G:/fpga-brain/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum8 " "Found entity 1: sum8" {  } { { "sum8.bdf" "" { Schematic "G:/fpga-brain/sum8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net-bhv " "Found design unit 1: net-bhv" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551282 ""} { "Info" "ISGN_ENTITY_NAME" "1 net " "Found entity 1: net" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron-bdf_type " "Found design unit 1: neuron-bdf_type" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551297 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mul_altfp_mult_trn-RTL " "Found design unit 1: altfp_mul_altfp_mult_trn-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mul-RTL " "Found design unit 2: altfp_mul-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551359 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mul_altfp_mult_trn " "Found entity 1: altfp_mul_altfp_mult_trn" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551359 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mul " "Found entity 2: altfp_mul" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_addsub_altbarrel_shift_35e-RTL " "Found design unit 1: altfp_addsub_altbarrel_shift_35e-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_addsub_altbarrel_shift_olb-RTL " "Found design unit 2: altfp_addsub_altbarrel_shift_olb-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_addsub_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_addsub_altpriority_encoder_3e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_addsub_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_addsub_altpriority_encoder_6e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_addsub_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_addsub_altpriority_encoder_be8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_addsub_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_addsub_altpriority_encoder_3v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_addsub_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_addsub_altpriority_encoder_6v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_addsub_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_addsub_altpriority_encoder_bv7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_addsub_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_addsub_altpriority_encoder_r08-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_addsub_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_addsub_altpriority_encoder_rf8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_addsub_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_addsub_altpriority_encoder_qb6-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_addsub_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_addsub_altpriority_encoder_nh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_addsub_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_addsub_altpriority_encoder_qh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_addsub_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_addsub_altpriority_encoder_vh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_addsub_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_addsub_altpriority_encoder_fj8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_addsub_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_addsub_altpriority_encoder_n28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_addsub_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_addsub_altpriority_encoder_q28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_addsub_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_addsub_altpriority_encoder_v28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_addsub_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_addsub_altpriority_encoder_f48-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_addsub_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_addsub_altpriority_encoder_e48-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_addsub_altfp_add_sub_55j-RTL " "Found design unit 21: altfp_addsub_altfp_add_sub_55j-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_addsub-RTL " "Found design unit 22: altfp_addsub-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_addsub_altbarrel_shift_35e " "Found entity 1: altfp_addsub_altbarrel_shift_35e" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_addsub_altbarrel_shift_olb " "Found entity 2: altfp_addsub_altbarrel_shift_olb" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_addsub_altpriority_encoder_3e8 " "Found entity 3: altfp_addsub_altpriority_encoder_3e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_addsub_altpriority_encoder_6e8 " "Found entity 4: altfp_addsub_altpriority_encoder_6e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_addsub_altpriority_encoder_be8 " "Found entity 5: altfp_addsub_altpriority_encoder_be8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_addsub_altpriority_encoder_3v7 " "Found entity 6: altfp_addsub_altpriority_encoder_3v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_addsub_altpriority_encoder_6v7 " "Found entity 7: altfp_addsub_altpriority_encoder_6v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_addsub_altpriority_encoder_bv7 " "Found entity 8: altfp_addsub_altpriority_encoder_bv7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_addsub_altpriority_encoder_r08 " "Found entity 9: altfp_addsub_altpriority_encoder_r08" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_addsub_altpriority_encoder_rf8 " "Found entity 10: altfp_addsub_altpriority_encoder_rf8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_addsub_altpriority_encoder_qb6 " "Found entity 11: altfp_addsub_altpriority_encoder_qb6" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_addsub_altpriority_encoder_nh8 " "Found entity 12: altfp_addsub_altpriority_encoder_nh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_addsub_altpriority_encoder_qh8 " "Found entity 13: altfp_addsub_altpriority_encoder_qh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_addsub_altpriority_encoder_vh8 " "Found entity 14: altfp_addsub_altpriority_encoder_vh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_addsub_altpriority_encoder_fj8 " "Found entity 15: altfp_addsub_altpriority_encoder_fj8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_addsub_altpriority_encoder_n28 " "Found entity 16: altfp_addsub_altpriority_encoder_n28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_addsub_altpriority_encoder_q28 " "Found entity 17: altfp_addsub_altpriority_encoder_q28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_addsub_altpriority_encoder_v28 " "Found entity 18: altfp_addsub_altpriority_encoder_v28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_addsub_altpriority_encoder_f48 " "Found entity 19: altfp_addsub_altpriority_encoder_f48" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_addsub_altpriority_encoder_e48 " "Found entity 20: altfp_addsub_altpriority_encoder_e48" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_addsub_altfp_add_sub_55j " "Found entity 21: altfp_addsub_altfp_add_sub_55j" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_addsub " "Found entity 22: altfp_addsub" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfpcompm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfpcompm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfpcompM_altfp_compare_58b-RTL " "Found design unit 1: altfpcompM_altfp_compare_58b-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfpcompm-RTL " "Found design unit 2: altfpcompm-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551469 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfpcompM_altfp_compare_58b " "Found entity 1: altfpcompM_altfp_compare_58b" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551469 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfpcompM " "Found entity 2: altfpcompM" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1port-SYN " "Found design unit 1: ram1port-SYN" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551500 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1port " "Found entity 1: ram1port" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16-bhv " "Found design unit 1: ram16-bhv" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551516 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram16 " "Found entity 1: ram16" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991551516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991551516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgabrain " "Elaborating entity \"fpgabrain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "areset fpgabrain.vhdl(179) " "VHDL Signal Declaration warning at fpgabrain.vhdl(179): used implicit default value for signal \"areset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked fpgabrain.vhdl(180) " "Verilog HDL or VHDL warning at fpgabrain.vhdl(180): object \"locked\" assigned a value but never read" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i0 fpgabrain.vhdl(183) " "VHDL Signal Declaration warning at fpgabrain.vhdl(183): used explicit default value for signal \"i0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 183 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i1 fpgabrain.vhdl(184) " "VHDL Signal Declaration warning at fpgabrain.vhdl(184): used explicit default value for signal \"i1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 184 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2 fpgabrain.vhdl(185) " "VHDL Signal Declaration warning at fpgabrain.vhdl(185): used explicit default value for signal \"i2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 185 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i3 fpgabrain.vhdl(186) " "VHDL Signal Declaration warning at fpgabrain.vhdl(186): used explicit default value for signal \"i3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 186 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i4 fpgabrain.vhdl(187) " "VHDL Signal Declaration warning at fpgabrain.vhdl(187): used explicit default value for signal \"i4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 187 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h0 fpgabrain.vhdl(188) " "VHDL Signal Declaration warning at fpgabrain.vhdl(188): used explicit default value for signal \"wi0_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 188 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h1 fpgabrain.vhdl(189) " "VHDL Signal Declaration warning at fpgabrain.vhdl(189): used explicit default value for signal \"wi0_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 189 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h2 fpgabrain.vhdl(190) " "VHDL Signal Declaration warning at fpgabrain.vhdl(190): used explicit default value for signal \"wi0_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 190 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h3 fpgabrain.vhdl(191) " "VHDL Signal Declaration warning at fpgabrain.vhdl(191): used explicit default value for signal \"wi0_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h4 fpgabrain.vhdl(192) " "VHDL Signal Declaration warning at fpgabrain.vhdl(192): used explicit default value for signal \"wi0_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h0 fpgabrain.vhdl(193) " "VHDL Signal Declaration warning at fpgabrain.vhdl(193): used explicit default value for signal \"wi1_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h1 fpgabrain.vhdl(194) " "VHDL Signal Declaration warning at fpgabrain.vhdl(194): used explicit default value for signal \"wi1_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h2 fpgabrain.vhdl(195) " "VHDL Signal Declaration warning at fpgabrain.vhdl(195): used explicit default value for signal \"wi1_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h3 fpgabrain.vhdl(196) " "VHDL Signal Declaration warning at fpgabrain.vhdl(196): used explicit default value for signal \"wi1_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h4 fpgabrain.vhdl(197) " "VHDL Signal Declaration warning at fpgabrain.vhdl(197): used explicit default value for signal \"wi1_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 197 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h0 fpgabrain.vhdl(198) " "VHDL Signal Declaration warning at fpgabrain.vhdl(198): used explicit default value for signal \"wi2_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 198 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h1 fpgabrain.vhdl(199) " "VHDL Signal Declaration warning at fpgabrain.vhdl(199): used explicit default value for signal \"wi2_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 199 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h2 fpgabrain.vhdl(200) " "VHDL Signal Declaration warning at fpgabrain.vhdl(200): used explicit default value for signal \"wi2_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 200 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h3 fpgabrain.vhdl(201) " "VHDL Signal Declaration warning at fpgabrain.vhdl(201): used explicit default value for signal \"wi2_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 201 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h4 fpgabrain.vhdl(202) " "VHDL Signal Declaration warning at fpgabrain.vhdl(202): used explicit default value for signal \"wi2_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 202 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h0 fpgabrain.vhdl(203) " "VHDL Signal Declaration warning at fpgabrain.vhdl(203): used explicit default value for signal \"wi3_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 203 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h1 fpgabrain.vhdl(204) " "VHDL Signal Declaration warning at fpgabrain.vhdl(204): used explicit default value for signal \"wi3_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h2 fpgabrain.vhdl(205) " "VHDL Signal Declaration warning at fpgabrain.vhdl(205): used explicit default value for signal \"wi3_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 205 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h3 fpgabrain.vhdl(206) " "VHDL Signal Declaration warning at fpgabrain.vhdl(206): used explicit default value for signal \"wi3_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 206 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h4 fpgabrain.vhdl(207) " "VHDL Signal Declaration warning at fpgabrain.vhdl(207): used explicit default value for signal \"wi3_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 207 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h0 fpgabrain.vhdl(208) " "VHDL Signal Declaration warning at fpgabrain.vhdl(208): used explicit default value for signal \"wi4_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 208 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h1 fpgabrain.vhdl(209) " "VHDL Signal Declaration warning at fpgabrain.vhdl(209): used explicit default value for signal \"wi4_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 209 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h2 fpgabrain.vhdl(210) " "VHDL Signal Declaration warning at fpgabrain.vhdl(210): used explicit default value for signal \"wi4_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 210 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h3 fpgabrain.vhdl(211) " "VHDL Signal Declaration warning at fpgabrain.vhdl(211): used explicit default value for signal \"wi4_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h4 fpgabrain.vhdl(212) " "VHDL Signal Declaration warning at fpgabrain.vhdl(212): used explicit default value for signal \"wi4_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 212 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h5 fpgabrain.vhdl(214) " "VHDL Signal Declaration warning at fpgabrain.vhdl(214): used explicit default value for signal \"wh0_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 214 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h6 fpgabrain.vhdl(215) " "VHDL Signal Declaration warning at fpgabrain.vhdl(215): used explicit default value for signal \"wh0_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 215 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h7 fpgabrain.vhdl(216) " "VHDL Signal Declaration warning at fpgabrain.vhdl(216): used explicit default value for signal \"wh0_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h8 fpgabrain.vhdl(217) " "VHDL Signal Declaration warning at fpgabrain.vhdl(217): used explicit default value for signal \"wh0_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 217 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h9 fpgabrain.vhdl(218) " "VHDL Signal Declaration warning at fpgabrain.vhdl(218): used explicit default value for signal \"wh0_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 218 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h5 fpgabrain.vhdl(219) " "VHDL Signal Declaration warning at fpgabrain.vhdl(219): used explicit default value for signal \"wh1_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 219 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553344 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h6 fpgabrain.vhdl(220) " "VHDL Signal Declaration warning at fpgabrain.vhdl(220): used explicit default value for signal \"wh1_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 220 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h7 fpgabrain.vhdl(221) " "VHDL Signal Declaration warning at fpgabrain.vhdl(221): used explicit default value for signal \"wh1_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h8 fpgabrain.vhdl(222) " "VHDL Signal Declaration warning at fpgabrain.vhdl(222): used explicit default value for signal \"wh1_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h9 fpgabrain.vhdl(223) " "VHDL Signal Declaration warning at fpgabrain.vhdl(223): used explicit default value for signal \"wh1_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 223 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h5 fpgabrain.vhdl(224) " "VHDL Signal Declaration warning at fpgabrain.vhdl(224): used explicit default value for signal \"wh2_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 224 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h6 fpgabrain.vhdl(225) " "VHDL Signal Declaration warning at fpgabrain.vhdl(225): used explicit default value for signal \"wh2_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h7 fpgabrain.vhdl(226) " "VHDL Signal Declaration warning at fpgabrain.vhdl(226): used explicit default value for signal \"wh2_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 226 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h8 fpgabrain.vhdl(227) " "VHDL Signal Declaration warning at fpgabrain.vhdl(227): used explicit default value for signal \"wh2_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 227 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h9 fpgabrain.vhdl(228) " "VHDL Signal Declaration warning at fpgabrain.vhdl(228): used explicit default value for signal \"wh2_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 228 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h5 fpgabrain.vhdl(229) " "VHDL Signal Declaration warning at fpgabrain.vhdl(229): used explicit default value for signal \"wh3_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 229 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h6 fpgabrain.vhdl(230) " "VHDL Signal Declaration warning at fpgabrain.vhdl(230): used explicit default value for signal \"wh3_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h7 fpgabrain.vhdl(231) " "VHDL Signal Declaration warning at fpgabrain.vhdl(231): used explicit default value for signal \"wh3_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 231 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h8 fpgabrain.vhdl(232) " "VHDL Signal Declaration warning at fpgabrain.vhdl(232): used explicit default value for signal \"wh3_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 232 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h9 fpgabrain.vhdl(233) " "VHDL Signal Declaration warning at fpgabrain.vhdl(233): used explicit default value for signal \"wh3_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 233 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h5 fpgabrain.vhdl(234) " "VHDL Signal Declaration warning at fpgabrain.vhdl(234): used explicit default value for signal \"wh4_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 234 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h6 fpgabrain.vhdl(235) " "VHDL Signal Declaration warning at fpgabrain.vhdl(235): used explicit default value for signal \"wh4_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 235 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h7 fpgabrain.vhdl(236) " "VHDL Signal Declaration warning at fpgabrain.vhdl(236): used explicit default value for signal \"wh4_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h8 fpgabrain.vhdl(237) " "VHDL Signal Declaration warning at fpgabrain.vhdl(237): used explicit default value for signal \"wh4_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 237 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h9 fpgabrain.vhdl(238) " "VHDL Signal Declaration warning at fpgabrain.vhdl(238): used explicit default value for signal \"wh4_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 238 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out0 fpgabrain.vhdl(240) " "VHDL Signal Declaration warning at fpgabrain.vhdl(240): used explicit default value for signal \"wh5_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 240 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out1 fpgabrain.vhdl(241) " "VHDL Signal Declaration warning at fpgabrain.vhdl(241): used explicit default value for signal \"wh5_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 241 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out2 fpgabrain.vhdl(242) " "VHDL Signal Declaration warning at fpgabrain.vhdl(242): used explicit default value for signal \"wh5_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 242 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out0 fpgabrain.vhdl(243) " "VHDL Signal Declaration warning at fpgabrain.vhdl(243): used explicit default value for signal \"wh6_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 243 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out1 fpgabrain.vhdl(244) " "VHDL Signal Declaration warning at fpgabrain.vhdl(244): used explicit default value for signal \"wh6_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 244 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out2 fpgabrain.vhdl(245) " "VHDL Signal Declaration warning at fpgabrain.vhdl(245): used explicit default value for signal \"wh6_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 245 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out0 fpgabrain.vhdl(246) " "VHDL Signal Declaration warning at fpgabrain.vhdl(246): used explicit default value for signal \"wh7_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 246 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out1 fpgabrain.vhdl(247) " "VHDL Signal Declaration warning at fpgabrain.vhdl(247): used explicit default value for signal \"wh7_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out2 fpgabrain.vhdl(248) " "VHDL Signal Declaration warning at fpgabrain.vhdl(248): used explicit default value for signal \"wh7_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out0 fpgabrain.vhdl(249) " "VHDL Signal Declaration warning at fpgabrain.vhdl(249): used explicit default value for signal \"wh8_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 249 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out1 fpgabrain.vhdl(250) " "VHDL Signal Declaration warning at fpgabrain.vhdl(250): used explicit default value for signal \"wh8_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out2 fpgabrain.vhdl(251) " "VHDL Signal Declaration warning at fpgabrain.vhdl(251): used explicit default value for signal \"wh8_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 251 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out0 fpgabrain.vhdl(252) " "VHDL Signal Declaration warning at fpgabrain.vhdl(252): used explicit default value for signal \"wh9_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 252 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out1 fpgabrain.vhdl(253) " "VHDL Signal Declaration warning at fpgabrain.vhdl(253): used explicit default value for signal \"wh9_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 253 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out2 fpgabrain.vhdl(254) " "VHDL Signal Declaration warning at fpgabrain.vhdl(254): used explicit default value for signal \"wh9_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 254 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 "|fpgabrain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:c1 " "Elaborating entity \"pll\" for hierarchy \"pll:c1\"" {  } { { "fpgabrain.vhdl" "c1" { Text "G:/fpga-brain/fpgabrain.vhdl" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:c1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:c1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:c1\|altpll:altpll_component " "Instantiated megafunction \"pll:c1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 56 " "Parameter \"clk1_divide_by\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 149 " "Parameter \"clk1_multiply_by\" = \"149\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991553516 ""}  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991553516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991553625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991553625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16 ram16:c2 " "Elaborating entity \"ram16\" for hierarchy \"ram16:c2\"" {  } { { "fpgabrain.vhdl" "c2" { Text "G:/fpga-brain/fpgabrain.vhdl" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net net:c3 " "Elaborating entity \"net\" for hierarchy \"net:c3\"" {  } { { "fpgabrain.vhdl" "c3" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_addrCol net.vhd(103) " "VHDL Signal Declaration warning at net.vhd(103): used explicit default value for signal \"s_addrCol\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjMatrixNeuronId net.vhd(136) " "Verilog HDL or VHDL warning at net.vhd(136): object \"adjMatrixNeuronId\" assigned a value but never read" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjMatrixNeuronIdInv net.vhd(139) " "Verilog HDL or VHDL warning at net.vhd(139): object \"adjMatrixNeuronIdInv\" assigned a value but never read" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "linksArray net.vhd(145) " "VHDL Signal Declaration warning at net.vhd(145): used explicit default value for signal \"linksArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "linksArraySize net.vhd(156) " "VHDL Signal Declaration warning at net.vhd(156): used explicit default value for signal \"linksArraySize\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 156 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "childLayerArray net.vhd(173) " "VHDL Signal Declaration warning at net.vhd(173): used explicit default value for signal \"childLayerArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 173 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronsLayerArrayArray net.vhd(188) " "VHDL Signal Declaration warning at net.vhd(188): used explicit default value for signal \"neuronsLayerArrayArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 188 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronsLayerSizeArray net.vhd(196) " "VHDL Signal Declaration warning at net.vhd(196): used explicit default value for signal \"neuronsLayerSizeArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronSize net.vhd(201) " "VHDL Signal Declaration warning at net.vhd(201): used explicit default value for signal \"neuronSize\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 201 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronAdjRAMrowSize net.vhd(202) " "VHDL Signal Declaration warning at net.vhd(202): used explicit default value for signal \"neuronAdjRAMrowSize\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 202 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "adjNeuronIdColStartAddr net.vhd(223) " "VHDL Variable Declaration warning at net.vhd(223): used initial value expression for variable \"adjNeuronIdColStartAddr\" because variable was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 223 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991553688 "|fpgabrain|net:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mul net:c3\|altfp_mul:c0 " "Elaborating entity \"altfp_mul\" for hierarchy \"net:c3\|altfp_mul:c0\"" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mul_altfp_mult_trn net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component " "Elaborating entity \"altfp_mul_altfp_mult_trn\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\"" {  } { { "altfp_mul.vhd" "altfp_mul_altfp_mult_trn_component" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991553859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mul.vhd" "exp_add_adder" { Text "G:/fpga-brain/altfp_mul.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554017 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991554017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "G:/fpga-brain/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991554125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991554125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mul.vhd" "exp_adj_adder" { Text "G:/fpga-brain/altfp_mul.vhd" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554204 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991554204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "G:/fpga-brain/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991554298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991554298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mul.vhd" "exp_bias_subtr" { Text "G:/fpga-brain/altfp_mul.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1337 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554375 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1337 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991554375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "G:/fpga-brain/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991554469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991554469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mul.vhd" "man_round_adder" { Text "G:/fpga-brain/altfp_mul.vhd" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554532 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991554532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "G:/fpga-brain/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991554642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991554642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mul.vhd" "man_product2_mult" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991554828 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991554828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991554953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991554953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991554953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub net:c3\|altfp_addsub:c1 " "Elaborating entity \"altfp_addsub\" for hierarchy \"net:c3\|altfp_addsub:c1\"" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altfp_add_sub_55j net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component " "Elaborating entity \"altfp_addsub_altfp_add_sub_55j\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\"" {  } { { "altfp_addsub.vhd" "altfp_addsub_altfp_add_sub_55j_component" { Text "G:/fpga-brain/altfp_addsub.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altbarrel_shift_35e net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"altfp_addsub_altbarrel_shift_35e\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "altfp_addsub.vhd" "lbarrel_shift" { Text "G:/fpga-brain/altfp_addsub.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altbarrel_shift_olb net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"altfp_addsub_altbarrel_shift_olb\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "altfp_addsub.vhd" "rbarrel_shift" { Text "G:/fpga-brain/altfp_addsub.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_qb6 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"altfp_addsub_altpriority_encoder_qb6\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "altfp_addsub.vhd" "leading_zeroes_cnt" { Text "G:/fpga-brain/altfp_addsub.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_r08 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"altfp_addsub_altpriority_encoder_r08\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder7" { Text "G:/fpga-brain/altfp_addsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_be8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"altfp_addsub_altpriority_encoder_be8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder10" { Text "G:/fpga-brain/altfp_addsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_6e8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"altfp_addsub_altpriority_encoder_6e8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder11" { Text "G:/fpga-brain/altfp_addsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_3e8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11\|altfp_addsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"altfp_addsub_altpriority_encoder_3e8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11\|altfp_addsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder13" { Text "G:/fpga-brain/altfp_addsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_bv7 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"altfp_addsub_altpriority_encoder_bv7\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder9" { Text "G:/fpga-brain/altfp_addsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_6v7 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"altfp_addsub_altpriority_encoder_6v7\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder15" { Text "G:/fpga-brain/altfp_addsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_3v7 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15\|altfp_addsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"altfp_addsub_altpriority_encoder_3v7\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15\|altfp_addsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder17" { Text "G:/fpga-brain/altfp_addsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_rf8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"altfp_addsub_altpriority_encoder_rf8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder8" { Text "G:/fpga-brain/altfp_addsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_e48 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"altfp_addsub_altpriority_encoder_e48\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "altfp_addsub.vhd" "trailing_zeros_cnt" { Text "G:/fpga-brain/altfp_addsub.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_fj8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"altfp_addsub_altpriority_encoder_fj8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder21" { Text "G:/fpga-brain/altfp_addsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_vh8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"altfp_addsub_altpriority_encoder_vh8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder23" { Text "G:/fpga-brain/altfp_addsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_qh8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"altfp_addsub_altpriority_encoder_qh8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder25" { Text "G:/fpga-brain/altfp_addsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_nh8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25\|altfp_addsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"altfp_addsub_altpriority_encoder_nh8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25\|altfp_addsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder27" { Text "G:/fpga-brain/altfp_addsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_f48 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"altfp_addsub_altpriority_encoder_f48\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder22" { Text "G:/fpga-brain/altfp_addsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_v28 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"altfp_addsub_altpriority_encoder_v28\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder30" { Text "G:/fpga-brain/altfp_addsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_q28 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"altfp_addsub_altpriority_encoder_q28\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder32" { Text "G:/fpga-brain/altfp_addsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_n28 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32\|altfp_addsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"altfp_addsub_altpriority_encoder_n28\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32\|altfp_addsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder34" { Text "G:/fpga-brain/altfp_addsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_addsub.vhd" "add_sub1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4514 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991555844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991555844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991555844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991555844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991555844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991555844 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4514 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991555844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "G:/fpga-brain/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991555968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991555968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991555969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_addsub.vhd" "add_sub2" { Text "G:/fpga-brain/altfp_addsub.vhd" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556048 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991556048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_addsub.vhd" "add_sub3" { Text "G:/fpga-brain/altfp_addsub.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4536 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556126 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4536 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991556126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "G:/fpga-brain/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991556220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991556220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_addsub.vhd" "add_sub4" { Text "G:/fpga-brain/altfp_addsub.vhd" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556297 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991556297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "G:/fpga-brain/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991556406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991556406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_addsub.vhd" "add_sub5" { Text "G:/fpga-brain/altfp_addsub.vhd" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556469 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991556469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "G:/fpga-brain/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991556578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991556578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_addsub.vhd" "add_sub6" { Text "G:/fpga-brain/altfp_addsub.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556659 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991556659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_addsub.vhd" "man_2comp_res_lower" { Text "G:/fpga-brain/altfp_addsub.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556735 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991556735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ql " "Found entity 1: add_sub_3ql" {  } { { "db/add_sub_3ql.tdf" "" { Text "G:/fpga-brain/db/add_sub_3ql.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991556844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991556844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ql net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated " "Elaborating entity \"add_sub_3ql\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_addsub.vhd" "man_2comp_res_upper0" { Text "G:/fpga-brain/altfp_addsub.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4613 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991556922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991556922 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4613 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991556922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8bl " "Found entity 1: add_sub_8bl" {  } { { "db/add_sub_8bl.tdf" "" { Text "G:/fpga-brain/db/add_sub_8bl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991557031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991557031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8bl net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated " "Elaborating entity \"add_sub_8bl\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_addsub.vhd" "man_2comp_res_upper1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557110 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991557110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_addsub.vhd" "man_add_sub_upper0" { Text "G:/fpga-brain/altfp_addsub.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557250 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991557250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "man_add_sub_upper1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557344 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991557344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_addsub.vhd" "man_res_rounding_add_sub_lower" { Text "G:/fpga-brain/altfp_addsub.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557422 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991557422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "G:/fpga-brain/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991557532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991557532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "man_res_rounding_add_sub_upper1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557610 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991557610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "G:/fpga-brain/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991557734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991557734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_addsub.vhd" "trailing_zeros_limit_comparator" { Text "G:/fpga-brain/altfp_addsub.vhd" 4743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991557907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566991557907 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566991557907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "G:/fpga-brain/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566991558016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991558016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991558016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:c4 " "Elaborating entity \"VGA\" for hierarchy \"VGA:c4\"" {  } { { "fpgabrain.vhdl" "c4" { Text "G:/fpga-brain/fpgabrain.vhdl" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991558062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:c4\|SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:c4\|SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "G:/fpga-brain/VGA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WW SYNC.vhd(15) " "VHDL Signal Declaration warning at SYNC.vhd(15): used explicit default value for signal \"WW\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HH SYNC.vhd(16) " "VHDL Signal Declaration warning at SYNC.vhd(16): used explicit default value for signal \"HH\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HFP SYNC.vhd(17) " "VHDL Signal Declaration warning at SYNC.vhd(17): used explicit default value for signal \"HFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HS SYNC.vhd(18) " "VHDL Signal Declaration warning at SYNC.vhd(18): used explicit default value for signal \"HS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HBP SYNC.vhd(19) " "VHDL Signal Declaration warning at SYNC.vhd(19): used explicit default value for signal \"HBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VFP SYNC.vhd(20) " "VHDL Signal Declaration warning at SYNC.vhd(20): used explicit default value for signal \"VFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VS SYNC.vhd(21) " "VHDL Signal Declaration warning at SYNC.vhd(21): used explicit default value for signal \"VS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VBP SYNC.vhd(22) " "VHDL Signal Declaration warning at SYNC.vhd(22): used explicit default value for signal \"VBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566991558079 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult1 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult1\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 43 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult3 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult3\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 52 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult5 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult5\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult7 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_mult7\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 70 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out2 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out2\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 79 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out4 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out4\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 84 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out6 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out6\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 89 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out8 " "Synthesized away node \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\|mac_out8\"" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } } { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } } { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 218 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566991558422 "|fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1566991558422 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1566991558422 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "net:c3\|linksWeightArray " "RAM logic \"net:c3\|linksWeightArray\" is uninferred due to inappropriate RAM size" {  } { { "net.vhd" "linksWeightArray" { Text "G:/fpga-brain/net.vhd" 159 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1566991558656 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1566991558656 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R GND " "Pin \"VGA_R\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566991559469 "|fpgabrain|VGA_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[9\] GND " "Pin \"RA\[9\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566991559469 "|fpgabrain|RA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[11\] GND " "Pin \"RA\[11\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566991559469 "|fpgabrain|RA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[12\] GND " "Pin \"RA\[12\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566991559469 "|fpgabrain|RA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566991559469 "|fpgabrain|CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[0\] GND " "Pin \"BA\[0\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566991559469 "|fpgabrain|BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[1\] GND " "Pin \"BA\[1\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566991559469 "|fpgabrain|BA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566991559469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566991559548 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "940 " "940 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566991560391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566991561359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566991561359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "471 " "Implemented 471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566991561531 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566991561531 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1566991561531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "425 " "Implemented 425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566991561531 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1566991561531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566991561531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566991561579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 13:26:01 2019 " "Processing ended: Wed Aug 28 13:26:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566991561579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566991561579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566991561579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566991561579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1566991563312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566991563312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 13:26:02 2019 " "Processing started: Wed Aug 28 13:26:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566991563312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1566991563312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1566991563312 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1566991563422 ""}
{ "Info" "0" "" "Project  = fpgabrain" {  } {  } 0 0 "Project  = fpgabrain" 0 0 "Fitter" 0 0 1566991563422 ""}
{ "Info" "0" "" "Revision = fpgabrain" {  } {  } 0 0 "Revision = fpgabrain" 0 0 "Fitter" 0 0 1566991563422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1566991563782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1566991563782 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpgabrain EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"fpgabrain\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566991563797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566991563829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566991563829 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 149 296 0 0 " "Implementing clock multiplication of 149, clock division of 296, and phase shift of 0 degrees (0 ps) for pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1566991563876 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 149 56 0 0 " "Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1566991563876 ""}  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1566991563876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566991563923 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1566991563938 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566991564141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566991564141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566991564141 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566991564141 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566991564141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566991564141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566991564141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566991564141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566991564141 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566991564141 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1566991564141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566991564344 ""}  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566991564344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566991564344 ""}  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566991564344 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpgabrain.sdc " "Synopsys Design Constraints File file not found: 'fpgabrain.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1566991564439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1566991564439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1566991564453 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1566991564453 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1566991564453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1566991564453 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1566991564453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566991564453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566991564485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1566991564485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566991564485 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 clk\[1\] CLK_OUT~output " "PLL \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK_OUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 272 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1566991564501 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566991564516 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1566991564532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566991564859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566991564956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566991564969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566991565751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566991565751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566991565985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "G:/fpga-brain/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1566991566438 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566991566438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1566991566783 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1566991566783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566991566783 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1566991566891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566991566891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566991567049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566991567049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566991567251 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566991567578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/fpga-brain/output_files/fpgabrain.fit.smsg " "Generated suppressed messages file G:/fpga-brain/output_files/fpgabrain.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566991567828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5514 " "Peak virtual memory: 5514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566991568360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 13:26:08 2019 " "Processing ended: Wed Aug 28 13:26:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566991568360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566991568360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566991568360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566991568360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1566991569520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566991569520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 13:26:09 2019 " "Processing started: Wed Aug 28 13:26:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566991569520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1566991569520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1566991569520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1566991570078 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1566991570329 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1566991570361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566991570687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 13:26:10 2019 " "Processing ended: Wed Aug 28 13:26:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566991570687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566991570687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566991570687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1566991570687 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1566991571365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1566991572125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566991572125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 13:26:11 2019 " "Processing started: Wed Aug 28 13:26:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566991572125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1566991572125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpgabrain -c fpgabrain " "Command: quartus_sta fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1566991572125 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1566991572235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1566991572875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1566991572875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991572921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991572921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpgabrain.sdc " "Synopsys Design Constraints File file not found: 'fpgabrain.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1566991573063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573063 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1566991573063 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1566991573063 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1566991573063 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1566991573063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573063 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1566991573063 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1566991573063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1566991573063 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1566991573063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1566991573094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1566991573109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1566991573109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.828 " "Worst-case setup slack is -0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -3.102 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.828              -3.102 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -0.817 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.489              -0.817 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.687               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1566991573109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1566991573125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.455 " "Worst-case minimum pulse width slack is 3.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.455               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.455               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 CLK  " "    9.934               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.583               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.583               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573125 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1566991573157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1566991573172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1566991573391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1566991573469 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1566991573485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1566991573485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.354 " "Worst-case setup slack is -0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -0.592 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.354              -0.592 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -0.612 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.222              -0.612 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.622               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1566991573500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1566991573500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.437 " "Worst-case minimum pulse width slack is 3.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.437               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.437               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 CLK  " "    9.943               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.581               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.581               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573500 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1566991573547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1566991573656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.377 " "Worst-case setup slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.377               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.962               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.962               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.243               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1566991573672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1566991573672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.540 " "Worst-case minimum pulse width slack is 3.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.540               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.540               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLK  " "    9.594               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.663               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.663               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566991573687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1566991573687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1566991574062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1566991574062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566991574156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 13:26:14 2019 " "Processing ended: Wed Aug 28 13:26:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566991574156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566991574156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566991574156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1566991574156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1566991575283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566991575297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 13:26:15 2019 " "Processing started: Wed Aug 28 13:26:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566991575297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1566991575297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1566991575297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1566991576312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_85c_slow.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_85c_slow.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991576609 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_0c_slow.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_0c_slow.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991576797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_min_1200mv_0c_fast.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_min_1200mv_0c_fast.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991576985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991577156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_85c_vhd_slow.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_85c_vhd_slow.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991577220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_0c_vhd_slow.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_0c_vhd_slow.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991577281 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_min_1200mv_0c_vhd_fast.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_min_1200mv_0c_vhd_fast.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991577344 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_vhd.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_vhd.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566991577406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566991577438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 13:26:17 2019 " "Processing ended: Wed Aug 28 13:26:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566991577438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566991577438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566991577438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1566991577438 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus Prime Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1566991578221 ""}
