0.6
2018.2
Jun 14 2018
20:41:02
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1659097207,verilog,,D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Decoder_7SEG.v,,clk_wiz_0,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1659097207,verilog,,D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Decoder_7SEG.v,1658973093,verilog,,D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/bin2bcd.v,,Decoder_7SEG,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Servo.v,1658734655,verilog,,,,Servo,,,,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Servo_2.v,1659097616,verilog,,,,Servo_2,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/bin2bcd.v,1658971417,verilog,,D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/clk_divider.v,,bin2bcd,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/clk_divider.v,1658973598,verilog,,D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/counter.v,,clk_divider,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/counter.v,1658966597,verilog,,D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/servo_mux.v,,counter,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/servo_mux.v,1658971317,verilog,,D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Servo_2.v,,servo_mux,,,../../../../SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0,,,,,
