[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MaskNeg/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 63
LIB: work
FILE: ${SURELOG_DIR}/tests/MaskNeg/dut.sv
n<> u<62> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<62> s<60> l<1:1>
  n<> u<60> t<Source_text> p<62> c<30> s<61> l<1:1> el<9:10>
    n<> u<30> t<Description> p<60> c<29> s<59> l<1:1> el<3:10>
      n<> u<29> t<Module_declaration> p<30> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_ansi_header> p<29> c<2> s<27> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<27> t<Non_port_module_item> p<29> c<26> s<28> l<2:4> el<2:33>
          n<> u<26> t<Module_or_generate_item> p<27> c<25> l<2:4> el<2:33>
            n<> u<25> t<Module_common_item> p<26> c<24> l<2:4> el<2:33>
              n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<2:4> el<2:33>
                n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:4> el<2:33>
                  n<> u<22> t<Parameter_declaration> p<23> c<18> l<2:4> el<2:32>
                    n<> u<18> t<Data_type_or_implicit> p<22> c<17> s<21> l<2:14> el<2:25>
                      n<> u<17> t<Data_type> p<18> c<6> l<2:14> el<2:25>
                        n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<2:14> el<2:19>
                        n<> u<16> t<Packed_dimension> p<17> c<15> l<2:20> el<2:25>
                          n<> u<15> t<Constant_range> p<16> c<10> l<2:21> el<2:24>
                            n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:21> el<2:22>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<2:21> el<2:22>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<2:21> el<2:22>
                                  n<1> u<7> t<INT_CONST> p<8> l<2:21> el<2:22>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<2:23> el<2:24>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<2:23> el<2:24>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<2:23> el<2:24>
                                  n<0> u<11> t<INT_CONST> p<12> l<2:23> el<2:24>
                    n<> u<21> t<Param_assignment_list> p<22> c<20> l<2:26> el<2:32>
                      n<> u<20> t<Param_assignment> p<21> c<19> l<2:26> el<2:32>
                        n<RESVAL> u<19> t<STRING_CONST> p<20> l<2:26> el<2:32>
        n<> u<28> t<ENDMODULE> p<29> l<3:1> el<3:10>
    n<> u<59> t<Description> p<60> c<58> l<5:1> el<9:10>
      n<> u<58> t<Module_declaration> p<59> c<34> l<5:1> el<9:10>
        n<> u<34> t<Module_ansi_header> p<58> c<31> s<56> l<5:1> el<5:12>
          n<module> u<31> t<Module_keyword> p<34> s<32> l<5:1> el<5:7>
          n<top> u<32> t<STRING_CONST> p<34> s<33> l<5:8> el<5:11>
          n<> u<33> t<Package_import_declaration_list> p<34> l<5:11> el<5:11>
        n<> u<56> t<Non_port_module_item> p<58> c<55> s<57> l<6:4> el<8:14>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<6:4> el<8:14>
            n<> u<54> t<Module_instantiation> p<55> c<35> l<6:4> el<8:14>
              n<dut> u<35> t<STRING_CONST> p<54> s<48> l<6:4> el<6:7>
              n<> u<48> t<Parameter_value_assignment> p<54> c<47> s<53> l<6:8> el<8:5>
                n<> u<47> t<Parameter_assignment_list> p<48> c<46> l<7:7> el<7:23>
                  n<> u<46> t<Named_parameter_assignment> p<47> c<36> l<7:7> el<7:23>
                    n<RESVAL> u<36> t<STRING_CONST> p<46> s<45> l<7:8> el<7:14>
                    n<> u<45> t<Param_expression> p<46> c<44> l<7:15> el<7:22>
                      n<> u<44> t<Mintypmax_expression> p<45> c<43> l<7:15> el<7:22>
                        n<> u<43> t<Expression> p<44> c<42> l<7:15> el<7:22>
                          n<> u<42> t<Unary_Tilda> p<43> s<41> l<7:15> el<7:16>
                          n<> u<41> t<Expression> p<43> c<40> l<7:16> el<7:22>
                            n<> u<40> t<Expression> p<41> c<39> l<7:17> el<7:21>
                              n<> u<39> t<Primary> p<40> c<38> l<7:17> el<7:21>
                                n<> u<38> t<Primary_literal> p<39> c<37> l<7:17> el<7:21>
                                  n<2'h0> u<37> t<INT_CONST> p<38> l<7:17> el<7:21>
              n<> u<53> t<Hierarchical_instance> p<54> c<50> l<8:6> el<8:13>
                n<> u<50> t<Name_of_instance> p<53> c<49> s<52> l<8:6> el<8:11>
                  n<u_dut> u<49> t<STRING_CONST> p<50> l<8:6> el<8:11>
                n<> u<52> t<Port_connection_list> p<53> c<51> l<8:12> el<8:12>
                  n<> u<51> t<Ordered_port_connection> p<52> l<8:12> el<8:12>
        n<> u<57> t<ENDMODULE> p<58> l<9:1> el<9:10>
  n<// top> u<61> t<LINE_COMMENT> p<62> l<9:11> el<9:17>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
Identifier                                             2
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         2
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefModule                                              1
RefTypespec                                            1
SourceFile                                             1
------------------------------------------------------------
Total:                                                16
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MaskNeg/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.RESVAL), line:2:26, endln:2:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.RESVAL), line:2:14, endln:2:25
      |vpiParent:
      \_Parameter: (work@dut.RESVAL), line:2:26, endln:2:32
      |vpiFullName:work@dut.RESVAL
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:19
    |vpiName:RESVAL
    |vpiFullName:work@dut.RESVAL
  |vpiParamAssign:
  \_ParamAssign: , line:2:26, endln:2:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
    |vpiLhs:
    \_Parameter: (work@dut.RESVAL), line:2:26, endln:2:32
  |vpiTypespec:
  \_LogicTypespec: , line:2:14, endln:2:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
    |vpiRange:
    \_Range: , line:2:20, endln:2:25
      |vpiParent:
      \_LogicTypespec: , line:2:14, endln:2:19
      |vpiLeftRange:
      \_Constant: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:23, endln:2:24
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:14, endln:2:19
  |vpiDefName:work@dut
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:5:8, endln:5:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:5:1, endln:9:10
    |vpiName:work@top
  |vpiTypespec:
  \_ModuleTypespec: (work@dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:6:4, endln:6:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:5:1, endln:9:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
|vpiTypespec:
\_ModuleTypespec: (work@dut)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:5:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
