/* Generated by Yosys 0.19+20 (git sha1 a82eff2e2, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1658304998991/work=/usr/local/src/conda/yosys-0.19_21_ga82eff2e2 -fdebug-prefix-map=/home/emonlux/miniconda3/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

(* hdlname = "\\simpleCounter" *)
(* top =  1  *)
(* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:12.1-48.10" *)
module simpleCounter(clk, btnu, btnc, led);
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _000_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _001_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _002_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _003_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _004_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _005_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _006_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _007_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _008_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _009_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _010_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _011_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _012_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _013_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _014_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _015_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _016_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46.18-46.23|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] _040_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46.18-46.23|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v:270.23-270.24" *)
  (* unused_bits = "0" *)
  wire [3:0] _041_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141.20-141.27|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "0 1 2 3 5 6 7 8 11 12 16 17 18" *)
  wire [18:0] _042_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _043_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _044_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _045_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _046_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _047_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _048_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.8-261.10" *)
  wire _049_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:261.12-261.14" *)
  wire _050_;
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1978.8-1978.9" *)
  wire _051_;
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1978.8-1978.9" *)
  wire _052_;
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1978.8-1978.9" *)
  wire _053_;
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1978.8-1978.9" *)
  wire _054_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _055_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _056_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _057_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _058_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _059_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _060_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _061_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _062_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _063_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _064_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _065_;
  (* force_downto = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _066_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _067_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _068_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _069_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _070_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _071_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _072_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _073_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _074_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _075_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _076_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _077_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _078_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _079_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _080_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _081_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _082_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _083_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _084_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _085_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _086_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _087_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _088_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _089_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _090_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _091_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _092_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _093_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _094_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _095_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _096_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _097_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _098_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _099_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _100_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _101_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _102_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _103_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _104_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _105_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _106_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _107_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _108_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _109_;
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _110_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _111_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _112_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:56.6-56.12" *)
  wire _113_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _114_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _115_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _116_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:55.6-55.12" *)
  wire _117_;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:17.22-17.26" *)
  input btnc;
  wire btnc;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:16.22-16.26" *)
  input btnu;
  wire btnu;
  (* CLASS = "clock" *)
  (* CLOCK_SIGNAL = "yes" *)
  (* IS_EXPLICIT = 32'd1 *)
  (* NAME = "clk" *)
  (* PERIOD = "10.000000" *)
  (* SOURCE_WIRES = "clk" *)
  (* WAVEFORM = "0.000000 5.000000" *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:15.22-15.25" *)
  input clk;
  wire clk;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:22.11-22.13" *)
  wire f1;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:22.15-22.17" *)
  wire f2;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:18.24-18.27" *)
  output [3:0] led;
  wire [3:0] led;
  (* CLASS = "clock" *)
  (* CLOCK_SIGNAL = "yes" *)
  (* IS_PROPAGATED = 32'd1 *)
  (* NAME = "my_debounceCounter.clk" *)
  (* PERIOD = "10.000000" *)
  (* SOURCE_WIRES = "my_debounceCounter.clk" *)
  (* WAVEFORM = "0.000000 5.000000" *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:54.22-54.25" *)
  wire \my_debounceCounter.clk ;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:65.22-65.30" *)
  wire \my_debounceCounter.clrTimer ;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:131.18-131.23" *)
  wire [18:0] \my_debounceCounter.count ;
  (* onehot = 32'd1 *)
  wire [3:0] \my_debounceCounter.cs ;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:56.22-56.27" *)
  wire \my_debounceCounter.noisy ;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:55.22-55.27" *)
  wire \my_debounceCounter.reset ;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:22.19-22.29" *)
  wire one_shot_1;
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:22.31-22.41" *)
  wire one_shot_2;
  assign _021_ = 32'd244 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.noisy , \my_debounceCounter.reset , \my_debounceCounter.cs [1], \my_debounceCounter.cs [3], _062_[0] };
  assign _000_ = 32'd0 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { _056_[0], _061_[3:2], \my_debounceCounter.count [7:6] };
  assign _001_ = 32'd268435456 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { _056_[0], _061_[3:2], \my_debounceCounter.count [7:6] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _121_ (
    .I0(_000_),
    .I1(_001_),
    .O(_062_[0]),
    .S(_061_[5])
  );
  assign _056_[0] = 16'h8000 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:242.5-245.4" *) { \my_debounceCounter.count [4:2], _055_[0] };
  assign _055_[0] = 4'h8 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) \my_debounceCounter.count [1:0];
  assign _002_ = 32'd0 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { _057_[4:3], \my_debounceCounter.count [14], \my_debounceCounter.count [10:9] };
  assign _003_ = 32'd16777216 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { _057_[4:3], \my_debounceCounter.count [14], \my_debounceCounter.count [10:9] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _126_ (
    .I0(_002_),
    .I1(_003_),
    .O(_061_[5]),
    .S(\my_debounceCounter.count [8])
  );
  assign _057_[4] = 4'h8 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) { \my_debounceCounter.count [17], \my_debounceCounter.count [13] };
  assign _057_[3] = 4'h1 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) \my_debounceCounter.count [12:11];
  assign _061_[2] = 4'h8 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) \my_debounceCounter.count [16:15];
  assign _061_[3] = 4'h4 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) { \my_debounceCounter.count [18], \my_debounceCounter.count [5] };
  assign _020_ = 32'd15990784 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.noisy , \my_debounceCounter.reset , \my_debounceCounter.cs [0], \my_debounceCounter.cs [2], _062_[0] };
  assign _019_ = 32'd16252928 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.noisy , \my_debounceCounter.reset , _063_[2], \my_debounceCounter.cs [2], _062_[0] };
  assign _063_[2] = 4'he >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) { \my_debounceCounter.cs [1], \my_debounceCounter.cs [3] };
  assign _004_ = 32'd252645128 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.cs [2], \my_debounceCounter.cs [0], \my_debounceCounter.noisy , _062_[0], \my_debounceCounter.cs [3] };
  assign _005_ = 32'd4294967295 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.cs [2], \my_debounceCounter.cs [0], \my_debounceCounter.noisy , _062_[0], \my_debounceCounter.cs [3] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _136_ (
    .I0(_004_),
    .I1(_005_),
    .O(_018_),
    .S(\my_debounceCounter.reset )
  );
  assign \my_debounceCounter.clrTimer  = 8'h01 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:231.5-234.4" *) { \my_debounceCounter.cs [3:2], \my_debounceCounter.reset  };
  assign _042_[4] = 16'h7f80 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:242.5-245.4" *) { \my_debounceCounter.count [4:2], _055_[0] };
  assign _006_ = 32'd0 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [3:1], \my_debounceCounter.count [5], \my_debounceCounter.count [0] };
  assign _007_ = 32'd2147483648 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [3:1], \my_debounceCounter.count [5], \my_debounceCounter.count [0] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _141_ (
    .I0(_006_),
    .I1(_007_),
    .O(_058_[0]),
    .S(\my_debounceCounter.count [4])
  );
  assign _066_[0] = 4'h8 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) { \my_debounceCounter.count [6], _058_[0] };
  assign _042_[9] = 16'h7f80 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:242.5-245.4" *) { \my_debounceCounter.count [9:7], _066_[0] };
  assign _008_ = 32'd2147483648 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [8], \my_debounceCounter.count [9], \my_debounceCounter.count [7:6], _058_[0] };
  assign _009_ = 32'd2147483647 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [8], \my_debounceCounter.count [9], \my_debounceCounter.count [7:6], _058_[0] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _146_ (
    .I0(_008_),
    .I1(_009_),
    .O(_042_[10]),
    .S(\my_debounceCounter.count [10])
  );
  assign _010_ = 32'd0 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [10:9], \my_debounceCounter.count [7:6], _058_[0] };
  assign _011_ = 32'd2147483648 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [10:9], \my_debounceCounter.count [7:6], _058_[0] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _149_ (
    .I0(_010_),
    .I1(_011_),
    .O(_059_[0]),
    .S(\my_debounceCounter.count [8])
  );
  assign _042_[13] = 16'h7f80 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:242.5-245.4" *) { \my_debounceCounter.count [13:11], _059_[0] };
  assign _042_[14] = 32'd2147450880 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [14:11], _059_[0] };
  assign _012_ = 32'd2147483648 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [13], \my_debounceCounter.count [14], \my_debounceCounter.count [12:11], _059_[0] };
  assign _013_ = 32'd2147483647 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [13], \my_debounceCounter.count [14], \my_debounceCounter.count [12:11], _059_[0] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _154_ (
    .I0(_012_),
    .I1(_013_),
    .O(_042_[15]),
    .S(\my_debounceCounter.count [15])
  );
  assign _014_ = 32'd0 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [13], \my_debounceCounter.count [14], \my_debounceCounter.count [12:11], _059_[0] };
  assign _015_ = 32'd2147483648 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [13], \my_debounceCounter.count [14], \my_debounceCounter.count [12:11], _059_[0] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _157_ (
    .I0(_014_),
    .I1(_015_),
    .O(_060_[0]),
    .S(\my_debounceCounter.count [15])
  );
  assign _016_ = 32'd0 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [14], \my_debounceCounter.count [12:11], _061_[2], _059_[0] };
  assign _017_ = 32'd2147483648 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [14], \my_debounceCounter.count [12:11], _061_[2], _059_[0] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _160_ (
    .I0(_016_),
    .I1(_017_),
    .O(_064_[0]),
    .S(\my_debounceCounter.count [13])
  );
  assign _065_[0] = 4'h8 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) { _041_[1], _040_[0] };
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _162_ (
    .C(\my_debounceCounter.clk ),
    .CE(_114_),
    .D(_023_),
    .Q(_040_[0]),
    .R(\my_debounceCounter.reset )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _163_ (
    .C(\my_debounceCounter.clk ),
    .CE(_115_),
    .D(_024_),
    .Q(_041_[1]),
    .R(\my_debounceCounter.reset )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _164_ (
    .C(\my_debounceCounter.clk ),
    .CE(_116_),
    .D(_025_),
    .Q(_041_[2]),
    .R(\my_debounceCounter.reset )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _165_ (
    .C(\my_debounceCounter.clk ),
    .CE(_117_),
    .D(_026_),
    .Q(_041_[3]),
    .R(\my_debounceCounter.reset )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _166_ (
    .C(\my_debounceCounter.clk ),
    .CE(_112_),
    .D(one_shot_1),
    .Q(one_shot_2),
    .R(_113_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _167_ (
    .C(\my_debounceCounter.clk ),
    .CE(_077_),
    .D(_037_),
    .Q(\my_debounceCounter.count [0]),
    .R(_078_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _168_ (
    .C(\my_debounceCounter.clk ),
    .CE(_079_),
    .D(_027_),
    .Q(\my_debounceCounter.count [1]),
    .R(_080_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _169_ (
    .C(\my_debounceCounter.clk ),
    .CE(_081_),
    .D(_028_),
    .Q(\my_debounceCounter.count [2]),
    .R(_082_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _170_ (
    .C(\my_debounceCounter.clk ),
    .CE(_083_),
    .D(_038_),
    .Q(\my_debounceCounter.count [3]),
    .R(_084_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _171_ (
    .C(\my_debounceCounter.clk ),
    .CE(_085_),
    .D(_042_[4]),
    .Q(\my_debounceCounter.count [4]),
    .R(\my_debounceCounter.clrTimer )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _172_ (
    .C(\my_debounceCounter.clk ),
    .CE(_086_),
    .D(_022_),
    .Q(\my_debounceCounter.count [5]),
    .R(_087_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _173_ (
    .C(\my_debounceCounter.clk ),
    .CE(_088_),
    .D(_029_),
    .Q(\my_debounceCounter.count [6]),
    .R(_089_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _174_ (
    .C(\my_debounceCounter.clk ),
    .CE(_090_),
    .D(_030_),
    .Q(\my_debounceCounter.count [7]),
    .R(_091_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _175_ (
    .C(\my_debounceCounter.clk ),
    .CE(_092_),
    .D(_031_),
    .Q(\my_debounceCounter.count [8]),
    .R(_093_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _176_ (
    .C(\my_debounceCounter.clk ),
    .CE(_094_),
    .D(_042_[9]),
    .Q(\my_debounceCounter.count [9]),
    .R(\my_debounceCounter.clrTimer )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _177_ (
    .C(\my_debounceCounter.clk ),
    .CE(_095_),
    .D(_042_[10]),
    .Q(\my_debounceCounter.count [10]),
    .R(\my_debounceCounter.clrTimer )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _178_ (
    .C(\my_debounceCounter.clk ),
    .CE(_096_),
    .D(_032_),
    .Q(\my_debounceCounter.count [11]),
    .R(_097_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _179_ (
    .C(\my_debounceCounter.clk ),
    .CE(_098_),
    .D(_033_),
    .Q(\my_debounceCounter.count [12]),
    .R(_099_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _180_ (
    .C(\my_debounceCounter.clk ),
    .CE(_100_),
    .D(_042_[13]),
    .Q(\my_debounceCounter.count [13]),
    .R(\my_debounceCounter.clrTimer )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _181_ (
    .C(\my_debounceCounter.clk ),
    .CE(_101_),
    .D(_042_[14]),
    .Q(\my_debounceCounter.count [14]),
    .R(\my_debounceCounter.clrTimer )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _182_ (
    .C(\my_debounceCounter.clk ),
    .CE(_102_),
    .D(_042_[15]),
    .Q(\my_debounceCounter.count [15]),
    .R(\my_debounceCounter.clrTimer )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _183_ (
    .C(\my_debounceCounter.clk ),
    .CE(_103_),
    .D(_034_),
    .Q(\my_debounceCounter.count [16]),
    .R(_104_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _184_ (
    .C(\my_debounceCounter.clk ),
    .CE(_105_),
    .D(_035_),
    .Q(\my_debounceCounter.count [17]),
    .R(_106_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _185_ (
    .C(\my_debounceCounter.clk ),
    .CE(_107_),
    .D(_036_),
    .Q(\my_debounceCounter.count [18]),
    .R(_108_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _186_ (
    .C(\my_debounceCounter.clk ),
    .CE(_069_),
    .D(f1),
    .Q(\my_debounceCounter.noisy ),
    .R(_070_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _187_ (
    .C(\my_debounceCounter.clk ),
    .CE(_067_),
    .D(_039_),
    .Q(f1),
    .R(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _188_ (
    .C(\my_debounceCounter.clk ),
    .CE(_073_),
    .D(_018_),
    .Q(\my_debounceCounter.cs [0]),
    .R(_074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _189_ (
    .C(\my_debounceCounter.clk ),
    .CE(_109_),
    .D(_019_),
    .Q(\my_debounceCounter.cs [1]),
    .R(_110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _190_ (
    .C(\my_debounceCounter.clk ),
    .CE(_075_),
    .D(_020_),
    .Q(\my_debounceCounter.cs [2]),
    .R(_076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _191_ (
    .C(\my_debounceCounter.clk ),
    .CE(_071_),
    .D(_021_),
    .Q(\my_debounceCounter.cs [3]),
    .R(_072_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67" *)
  FDRE_ZINI #(
    .IS_C_INVERTED(1'h0),
    .ZINI(1'h0)
  ) _192_ (
    .C(\my_debounceCounter.clk ),
    .CE(_111_),
    .D(_063_[2]),
    .Q(one_shot_1),
    .R(\my_debounceCounter.reset )
  );
  assign _023_ = 8'hd2 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:231.5-234.4" *) { _040_[0], one_shot_2, one_shot_1 };
  assign _024_ = 16'hdf20 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:242.5-245.4" *) { _041_[1], _040_[0], one_shot_2, one_shot_1 };
  assign _025_ = 16'hdf20 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:242.5-245.4" *) { _041_[2], _065_[0], one_shot_2, one_shot_1 };
  assign _037_ = 16'h00fe >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:242.5-245.4" *) { \my_debounceCounter.count [0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _022_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [5], _056_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _026_ = 32'd3758039040 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { _041_[3:2], _065_[0], one_shot_2, one_shot_1 };
  assign _027_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [1:0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _028_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [2], _055_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _029_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [6], _058_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _030_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [7], _066_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _032_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [11], _059_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _034_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [16], _060_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _035_ = 32'd16711168 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:253.5-256.4" *) { \my_debounceCounter.count [17], _064_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _043_ = 32'd4261412864 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [7], _066_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _044_ = 32'd16711422 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [7], _066_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _208_ (
    .I0(_043_),
    .I1(_044_),
    .O(_031_),
    .S(\my_debounceCounter.count [8])
  );
  assign _045_ = 32'd4261412864 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [11], _059_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _046_ = 32'd16711422 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [11], _059_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _211_ (
    .I0(_045_),
    .I1(_046_),
    .O(_033_),
    .S(\my_debounceCounter.count [12])
  );
  assign _047_ = 32'd4261412864 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [17], _064_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _048_ = 32'd16711422 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [17], _064_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _214_ (
    .I0(_047_),
    .I1(_048_),
    .O(_036_),
    .S(\my_debounceCounter.count [18])
  );
  assign _049_ = 32'd4261412864 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:265.5-268.4" *) { \my_debounceCounter.count [2], _055_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  assign _050_ = 32'd16711422 >> (* module_not_derived = 32'd1 *) (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:272.5-275.4" *) { \my_debounceCounter.count [2], _055_[0], \my_debounceCounter.reset , \my_debounceCounter.cs [2], \my_debounceCounter.cs [3] };
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53" *)
  MUXF6 _217_ (
    .I0(_049_),
    .I1(_050_),
    .O(_038_),
    .S(\my_debounceCounter.count [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4" *)
  IBUF_VPR #(
    .IBUF_LOW_PWR(32'sd0),
    .IN_TERM_UNTUNED_SPLIT_40(1'h0),
    .IN_TERM_UNTUNED_SPLIT_50(1'h0),
    .IN_TERM_UNTUNED_SPLIT_60(1'h0),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("btnc:U18"),
    .LVCMOS12_LVCMOS15_LVCMOS18_IN(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS25_LVCMOS33_LVTTL_IN(1'h1),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SSTL135_SSTL15_IN(1'h0)
  ) _218_ (
    .I(btnc),
    .O(_039_)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4" *)
  IBUF_VPR #(
    .IBUF_LOW_PWR(32'sd0),
    .IN_TERM_UNTUNED_SPLIT_40(1'h0),
    .IN_TERM_UNTUNED_SPLIT_50(1'h0),
    .IN_TERM_UNTUNED_SPLIT_60(1'h0),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("btnu:T18"),
    .LVCMOS12_LVCMOS15_LVCMOS18_IN(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS25_LVCMOS33_LVTTL_IN(1'h1),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SSTL135_SSTL15_IN(1'h0)
  ) _219_ (
    .I(btnu),
    .O(\my_debounceCounter.reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4" *)
  IBUF_VPR #(
    .IBUF_LOW_PWR(32'sd0),
    .IN_TERM_UNTUNED_SPLIT_40(1'h0),
    .IN_TERM_UNTUNED_SPLIT_50(1'h0),
    .IN_TERM_UNTUNED_SPLIT_60(1'h0),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("clk:W5"),
    .LVCMOS12_LVCMOS15_LVCMOS18_IN(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS25_LVCMOS33_LVTTL_IN(1'h1),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SSTL135_SSTL15_IN(1'h0)
  ) _220_ (
    .I(clk),
    .O(\my_debounceCounter.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6" *)
  T_INV _221_ (
    .TI(1'h1),
    .TO(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4" *)
  OBUFT_VPR #(
    .DRIVE(32'sd12),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("led[0]:U16"),
    .LVCMOS12_DRIVE_I12(1'h0),
    .LVCMOS12_DRIVE_I4(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS12_LVCMOS25_DRIVE_I8(1'h0),
    .LVCMOS15_DRIVE_I12(1'h0),
    .LVCMOS15_DRIVE_I8(1'h0),
    .LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4(1'h0),
    .LVCMOS15_SSTL15_DRIVE_I16_I_FIXED(1'h0),
    .LVCMOS18_DRIVE_I12_I8(1'h0),
    .LVCMOS18_DRIVE_I16(1'h0),
    .LVCMOS18_DRIVE_I24(1'h0),
    .LVCMOS25_DRIVE_I12(1'h0),
    .LVCMOS25_DRIVE_I16(1'h0),
    .LVCMOS33_DRIVE_I16(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I12_I16(1'h1),
    .LVCMOS33_LVTTL_DRIVE_I12_I8(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I4(1'h0),
    .LVTTL_DRIVE_I24(1'h0),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SLEW("SLOW"),
    .SSTL135_DRIVE_I_FIXED(1'h0),
    .SSTL135_SSTL15_SLEW_FAST(1'h0)
  ) _222_ (
    .I(_040_[0]),
    .O(led[0]),
    .T(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6" *)
  T_INV _223_ (
    .TI(1'h1),
    .TO(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4" *)
  OBUFT_VPR #(
    .DRIVE(32'sd12),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("led[1]:E19"),
    .LVCMOS12_DRIVE_I12(1'h0),
    .LVCMOS12_DRIVE_I4(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS12_LVCMOS25_DRIVE_I8(1'h0),
    .LVCMOS15_DRIVE_I12(1'h0),
    .LVCMOS15_DRIVE_I8(1'h0),
    .LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4(1'h0),
    .LVCMOS15_SSTL15_DRIVE_I16_I_FIXED(1'h0),
    .LVCMOS18_DRIVE_I12_I8(1'h0),
    .LVCMOS18_DRIVE_I16(1'h0),
    .LVCMOS18_DRIVE_I24(1'h0),
    .LVCMOS25_DRIVE_I12(1'h0),
    .LVCMOS25_DRIVE_I16(1'h0),
    .LVCMOS33_DRIVE_I16(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I12_I16(1'h1),
    .LVCMOS33_LVTTL_DRIVE_I12_I8(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I4(1'h0),
    .LVTTL_DRIVE_I24(1'h0),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SLEW("SLOW"),
    .SSTL135_DRIVE_I_FIXED(1'h0),
    .SSTL135_SSTL15_SLEW_FAST(1'h0)
  ) _224_ (
    .I(_041_[1]),
    .O(led[1]),
    .T(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6" *)
  T_INV _225_ (
    .TI(1'h1),
    .TO(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4" *)
  OBUFT_VPR #(
    .DRIVE(32'sd12),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("led[2]:U19"),
    .LVCMOS12_DRIVE_I12(1'h0),
    .LVCMOS12_DRIVE_I4(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS12_LVCMOS25_DRIVE_I8(1'h0),
    .LVCMOS15_DRIVE_I12(1'h0),
    .LVCMOS15_DRIVE_I8(1'h0),
    .LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4(1'h0),
    .LVCMOS15_SSTL15_DRIVE_I16_I_FIXED(1'h0),
    .LVCMOS18_DRIVE_I12_I8(1'h0),
    .LVCMOS18_DRIVE_I16(1'h0),
    .LVCMOS18_DRIVE_I24(1'h0),
    .LVCMOS25_DRIVE_I12(1'h0),
    .LVCMOS25_DRIVE_I16(1'h0),
    .LVCMOS33_DRIVE_I16(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I12_I16(1'h1),
    .LVCMOS33_LVTTL_DRIVE_I12_I8(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I4(1'h0),
    .LVTTL_DRIVE_I24(1'h0),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SLEW("SLOW"),
    .SSTL135_DRIVE_I_FIXED(1'h0),
    .SSTL135_SSTL15_SLEW_FAST(1'h0)
  ) _226_ (
    .I(_041_[2]),
    .O(led[2]),
    .T(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6" *)
  T_INV _227_ (
    .TI(1'h1),
    .TO(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4" *)
  OBUFT_VPR #(
    .DRIVE(32'sd12),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("led[3]:V19"),
    .LVCMOS12_DRIVE_I12(1'h0),
    .LVCMOS12_DRIVE_I4(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS12_LVCMOS25_DRIVE_I8(1'h0),
    .LVCMOS15_DRIVE_I12(1'h0),
    .LVCMOS15_DRIVE_I8(1'h0),
    .LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4(1'h0),
    .LVCMOS15_SSTL15_DRIVE_I16_I_FIXED(1'h0),
    .LVCMOS18_DRIVE_I12_I8(1'h0),
    .LVCMOS18_DRIVE_I16(1'h0),
    .LVCMOS18_DRIVE_I24(1'h0),
    .LVCMOS25_DRIVE_I12(1'h0),
    .LVCMOS25_DRIVE_I16(1'h0),
    .LVCMOS33_DRIVE_I16(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I12_I16(1'h1),
    .LVCMOS33_LVTTL_DRIVE_I12_I8(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I4(1'h0),
    .LVTTL_DRIVE_I24(1'h0),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SLEW("SLOW"),
    .SSTL135_DRIVE_I_FIXED(1'h0),
    .SSTL135_SSTL15_SLEW_FAST(1'h0)
  ) _228_ (
    .I(_041_[3]),
    .O(led[3]),
    .T(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _229_ (
    .VCC(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _230_ (
    .GND(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _231_ (
    .VCC(_069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _232_ (
    .GND(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _233_ (
    .VCC(_071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _234_ (
    .GND(_072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _235_ (
    .VCC(_073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _236_ (
    .GND(_074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _237_ (
    .VCC(_075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _238_ (
    .GND(_076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _239_ (
    .VCC(_077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _240_ (
    .GND(_078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _241_ (
    .VCC(_079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _242_ (
    .GND(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _243_ (
    .VCC(_081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _244_ (
    .GND(_082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _245_ (
    .VCC(_083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _246_ (
    .GND(_084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _247_ (
    .VCC(_085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _248_ (
    .VCC(_086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _249_ (
    .GND(_087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _250_ (
    .VCC(_088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _251_ (
    .GND(_089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _252_ (
    .VCC(_090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _253_ (
    .GND(_091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _254_ (
    .VCC(_092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _255_ (
    .GND(_093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _256_ (
    .VCC(_094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _257_ (
    .VCC(_095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _258_ (
    .VCC(_096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _259_ (
    .GND(_097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _260_ (
    .VCC(_098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _261_ (
    .GND(_099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _262_ (
    .VCC(_100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _263_ (
    .VCC(_101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _264_ (
    .VCC(_102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _265_ (
    .VCC(_103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _266_ (
    .GND(_104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _267_ (
    .VCC(_105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _268_ (
    .GND(_106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _269_ (
    .VCC(_107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _270_ (
    .GND(_108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _271_ (
    .VCC(_109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _272_ (
    .GND(_110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _273_ (
    .VCC(_111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _274_ (
    .VCC(_112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6" *)
  SR_GND _275_ (
    .GND(_113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _276_ (
    .VCC(_114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _277_ (
    .VCC(_115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _278_ (
    .VCC(_116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6" *)
  CE_VCC _279_ (
    .VCC(_117_)
  );
  assign _055_[3:1] = \my_debounceCounter.count [4:2];
  assign _056_[1] = \my_debounceCounter.count [5];
  assign { _057_[5], _057_[2:0] } = { \my_debounceCounter.count [8], \my_debounceCounter.count [14], \my_debounceCounter.count [10:9] };
  assign _058_[5:1] = { \my_debounceCounter.count [8], \my_debounceCounter.count [10:9], \my_debounceCounter.count [7:6] };
  assign _059_[3:1] = \my_debounceCounter.count [13:11];
  assign _060_[1] = \my_debounceCounter.count [16];
  assign { _061_[4], _061_[1:0] } = { _056_[0], \my_debounceCounter.count [7:6] };
  assign _062_[4:1] = { \my_debounceCounter.noisy , \my_debounceCounter.reset , \my_debounceCounter.cs [0], \my_debounceCounter.cs [2] };
  assign { _063_[4:3], _063_[1:0] } = { \my_debounceCounter.noisy , \my_debounceCounter.reset , \my_debounceCounter.cs [2], _062_[0] };
  assign _064_[2:1] = \my_debounceCounter.count [18:17];
  assign _065_[2:1] = _041_[3:2];
  assign _066_[1] = \my_debounceCounter.count [7];
  assign f2 = \my_debounceCounter.noisy ;
endmodule
