# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do udp_rx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/04_udp_rx/rtl {H:/FPGA/cyclone source/04_udp_rx/rtl/ip_checksum.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:20 on Aug 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/04_udp_rx/rtl" H:/FPGA/cyclone source/04_udp_rx/rtl/ip_checksum.v 
# -- Compiling module ip_checksum
# 
# Top level modules:
# 	ip_checksum
# End time: 14:00:20 on Aug 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/04_udp_rx/rtl {H:/FPGA/cyclone source/04_udp_rx/rtl/crc32_d8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:20 on Aug 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/04_udp_rx/rtl" H:/FPGA/cyclone source/04_udp_rx/rtl/crc32_d8.v 
# -- Compiling module crc32_d8
# 
# Top level modules:
# 	crc32_d8
# End time: 14:00:20 on Aug 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/04_udp_rx/rtl {H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:20 on Aug 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/04_udp_rx/rtl" H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v 
# -- Compiling module eth_udp_rx_gmii
# 
# Top level modules:
# 	eth_udp_rx_gmii
# End time: 14:00:20 on Aug 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/04_udp_rx/prj/../testbench {H:/FPGA/cyclone source/04_udp_rx/prj/../testbench/eth_udp_rx_gmii_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:20 on Aug 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/04_udp_rx/prj/../testbench" H:/FPGA/cyclone source/04_udp_rx/prj/../testbench/eth_udp_rx_gmii_tb.v 
# -- Compiling module eth_udp_rx_gmii_tb
# 
# Top level modules:
# 	eth_udp_rx_gmii_tb
# End time: 14:00:20 on Aug 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/04_udp_rx/prj/../testbench {H:/FPGA/cyclone source/04_udp_rx/prj/../testbench/eth_udp_tx_gmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:20 on Aug 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/04_udp_rx/prj/../testbench" H:/FPGA/cyclone source/04_udp_rx/prj/../testbench/eth_udp_tx_gmii.v 
# -- Compiling module eth_udp_tx_gmii
# 
# Top level modules:
# 	eth_udp_tx_gmii
# End time: 14:00:20 on Aug 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  eth_udp_rx_gmii_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" eth_udp_rx_gmii_tb 
# Start time: 14:00:20 on Aug 01,2023
# Loading work.eth_udp_rx_gmii_tb
# Loading work.eth_udp_tx_gmii
# Loading work.ip_checksum
# Loading work.crc32_d8
# Loading work.eth_udp_rx_gmii
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/FPGA/cyclone source/04_udp_rx/prj/../testbench/eth_udp_rx_gmii_tb.v(84)
#    Time: 2537 ns  Iteration: 0  Instance: /eth_udp_rx_gmii_tb
# Break in Module eth_udp_rx_gmii_tb at H:/FPGA/cyclone source/04_udp_rx/prj/../testbench/eth_udp_rx_gmii_tb.v line 84
# End time: 14:08:44 on Aug 01,2023, Elapsed time: 0:08:24
# Errors: 0, Warnings: 0
