#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020ab87a60d0 .scope module, "tb_cpu" "tb_cpu" 2 2;
 .timescale -9 -12;
v0000020ab88050a0_0 .var "clk", 0 0;
v0000020ab88067c0_0 .var/i "i", 31 0;
v0000020ab8805460_0 .var "reset", 0 0;
S_0000020ab87a79a0 .scope module, "dut" "CPU" 2 4, 3 2 0, S_0000020ab87a60d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000020ab8796930 .functor NOT 1, L_0000020ab8817700, C4<0>, C4<0>, C4<0>;
L_0000020ab87972d0 .functor AND 1, v0000020ab87a5290_0, L_0000020ab8818e20, C4<1>, C4<1>;
v0000020ab87fa640_0 .net "ALUCtrl", 2 0, L_0000020ab8797260;  1 drivers
v0000020ab87f9ce0_0 .net "ALUSrc", 0 0, v0000020ab87a5a10_0;  1 drivers
v0000020ab87f9d80_0 .net "Branch", 0 0, v0000020ab87a5290_0;  1 drivers
v0000020ab87f96a0_0 .net "BranchNE", 0 0, v0000020ab87a42f0_0;  1 drivers
v0000020ab87fae60_0 .net "MemRead", 0 0, L_0000020ab8796a80;  1 drivers
v0000020ab87fa5a0_0 .net "MemToReg", 0 0, v0000020ab87a5330_0;  1 drivers
v0000020ab87f9e20_0 .net "MemWrite", 0 0, v0000020ab87a4b10_0;  1 drivers
v0000020ab87fa6e0_0 .var "PC", 31 0;
v0000020ab87f9ec0_0 .net "PCNext", 31 0, L_0000020ab8818b00;  1 drivers
v0000020ab87faaa0_0 .net "PCPlus4", 31 0, L_0000020ab8817480;  1 drivers
v0000020ab8805960_0 .net "PCTarget", 31 0, L_0000020ab8818c40;  1 drivers
v0000020ab88053c0_0 .net "RegWrite", 0 0, L_0000020ab8796f50;  1 drivers
v0000020ab8806d60_0 .net "Zero", 0 0, L_0000020ab8817700;  1 drivers
L_0000020ab88202c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020ab8805c80_0 .net/2u *"_ivl_12", 31 0, L_0000020ab88202c8;  1 drivers
v0000020ab8805500_0 .net *"_ivl_16", 0 0, L_0000020ab8796930;  1 drivers
v0000020ab88060e0_0 .net *"_ivl_18", 0 0, L_0000020ab8818e20;  1 drivers
v0000020ab8805140_0 .net *"_ivl_6", 31 0, L_0000020ab8805fa0;  1 drivers
v0000020ab8806ae0_0 .net "aluB", 31 0, L_0000020ab8805b40;  1 drivers
v0000020ab88062c0_0 .net "aluY", 31 0, v0000020ab87a5bf0_0;  1 drivers
v0000020ab88069a0_0 .net "clk", 0 0, v0000020ab88050a0_0;  1 drivers
v0000020ab88058c0_0 .net "immB", 31 0, L_0000020ab8796e70;  1 drivers
v0000020ab8806400_0 .net "immI", 31 0, L_0000020ab8796d20;  1 drivers
v0000020ab8806e00_0 .net "immS", 31 0, L_0000020ab87970a0;  1 drivers
v0000020ab8805280_0 .net "instr", 31 0, L_0000020ab8797030;  1 drivers
v0000020ab8806c20_0 .net "memRData", 31 0, L_0000020ab8796540;  1 drivers
v0000020ab8806a40_0 .net "rd", 4 0, L_0000020ab88055a0;  1 drivers
v0000020ab8806360_0 .net "rd1", 31 0, L_0000020ab88187e0;  1 drivers
v0000020ab8806cc0_0 .net "rd2", 31 0, L_0000020ab8817c00;  1 drivers
v0000020ab8805aa0_0 .net "reset", 0 0, v0000020ab8805460_0;  1 drivers
v0000020ab8805320_0 .net "rs1", 4 0, L_0000020ab88051e0;  1 drivers
v0000020ab88064a0_0 .net "rs2", 4 0, L_0000020ab8805f00;  1 drivers
v0000020ab8806540_0 .net "takeBr", 0 0, L_0000020ab87972d0;  1 drivers
E_0000020ab879a5a0 .event posedge, v0000020ab8805aa0_0, v0000020ab87a4110_0;
L_0000020ab88051e0 .part L_0000020ab8797030, 15, 5;
L_0000020ab8805f00 .part L_0000020ab8797030, 20, 5;
L_0000020ab88055a0 .part L_0000020ab8797030, 7, 5;
L_0000020ab8805fa0 .functor MUXZ 32, L_0000020ab8796d20, L_0000020ab87970a0, v0000020ab87a4b10_0, C4<>;
L_0000020ab8805b40 .functor MUXZ 32, L_0000020ab8817c00, L_0000020ab8805fa0, v0000020ab87a5a10_0, C4<>;
L_0000020ab8817d40 .functor MUXZ 32, v0000020ab87a5bf0_0, L_0000020ab8796540, v0000020ab87a5330_0, C4<>;
L_0000020ab8817480 .arith/sum 32, v0000020ab87fa6e0_0, L_0000020ab88202c8;
L_0000020ab8818e20 .functor MUXZ 1, L_0000020ab8817700, L_0000020ab8796930, v0000020ab87a42f0_0, C4<>;
L_0000020ab8818c40 .arith/sum 32, v0000020ab87fa6e0_0, L_0000020ab8796e70;
L_0000020ab8818b00 .functor MUXZ 32, L_0000020ab8817480, L_0000020ab8818c40, L_0000020ab87972d0, C4<>;
S_0000020ab87a7b30 .scope module, "alu" "ALU" 3 31, 4 2 0, S_0000020ab87a79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUCtrl";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "Zero";
v0000020ab87a5470_0 .net "A", 31 0, L_0000020ab88187e0;  alias, 1 drivers
v0000020ab87a5510_0 .net "ALUCtrl", 2 0, L_0000020ab8797260;  alias, 1 drivers
v0000020ab87a58d0_0 .net "B", 31 0, L_0000020ab8805b40;  alias, 1 drivers
v0000020ab87a5bf0_0 .var "Y", 31 0;
v0000020ab87a51f0_0 .net "Zero", 0 0, L_0000020ab8817700;  alias, 1 drivers
L_0000020ab8820280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ab87a4890_0 .net/2u *"_ivl_0", 31 0, L_0000020ab8820280;  1 drivers
E_0000020ab879b360 .event anyedge, v0000020ab87a5510_0, v0000020ab87a5470_0, v0000020ab87a58d0_0;
L_0000020ab8817700 .cmp/eq 32, v0000020ab87a5bf0_0, L_0000020ab8820280;
S_0000020ab87878f0 .scope module, "ctrl" "Control" 3 34, 5 2 0, S_0000020ab87a79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "BranchNE";
    .port_info 8 /OUTPUT 3 "ALUCtrl";
P_0000020ab879ee50 .param/l "BRANCH" 1 5 24, C4<1100011>;
P_0000020ab879ee88 .param/l "LOAD" 1 5 22, C4<0000011>;
P_0000020ab879eec0 .param/l "OP" 1 5 20, C4<0110011>;
P_0000020ab879eef8 .param/l "OPIMM" 1 5 21, C4<0010011>;
P_0000020ab879ef30 .param/l "STORE" 1 5 23, C4<0100011>;
L_0000020ab8796f50 .functor BUFZ 1, v0000020ab87a4430_0, C4<0>, C4<0>, C4<0>;
L_0000020ab8796a80 .functor BUFZ 1, v0000020ab87a5f10_0, C4<0>, C4<0>, C4<0>;
L_0000020ab8797260 .functor BUFZ 3, v0000020ab87a4ed0_0, C4<000>, C4<000>, C4<000>;
v0000020ab87a5830_0 .net "ALUCtrl", 2 0, L_0000020ab8797260;  alias, 1 drivers
v0000020ab87a5650_0 .net "ALUSrc", 0 0, v0000020ab87a5a10_0;  alias, 1 drivers
v0000020ab87a5970_0 .net "Branch", 0 0, v0000020ab87a5290_0;  alias, 1 drivers
v0000020ab87a4e30_0 .net "BranchNE", 0 0, v0000020ab87a42f0_0;  alias, 1 drivers
v0000020ab87a4570_0 .net "MemRead", 0 0, L_0000020ab8796a80;  alias, 1 drivers
v0000020ab87a50b0_0 .net "MemToReg", 0 0, v0000020ab87a5330_0;  alias, 1 drivers
v0000020ab87a5790_0 .net "MemWrite", 0 0, v0000020ab87a4b10_0;  alias, 1 drivers
v0000020ab87a4610_0 .net "RegWrite", 0 0, L_0000020ab8796f50;  alias, 1 drivers
v0000020ab87a4ed0_0 .var "aluctrl_r", 2 0;
v0000020ab87a5a10_0 .var "alusrc_r", 0 0;
v0000020ab87a5290_0 .var "branch_r", 0 0;
v0000020ab87a42f0_0 .var "branchne_r", 0 0;
v0000020ab87a5e70_0 .net "funct3", 2 0, L_0000020ab8817ca0;  1 drivers
v0000020ab87a5ab0_0 .net "funct7", 6 0, L_0000020ab88177a0;  1 drivers
v0000020ab87a4f70_0 .net "instr", 31 0, L_0000020ab8797030;  alias, 1 drivers
v0000020ab87a5f10_0 .var "memread_r", 0 0;
v0000020ab87a5330_0 .var "memtoreg_r", 0 0;
v0000020ab87a4b10_0 .var "memwrite_r", 0 0;
v0000020ab87a49d0_0 .net "opcode", 6 0, L_0000020ab88173e0;  1 drivers
v0000020ab87a4430_0 .var "regwrite_r", 0 0;
E_0000020ab879b0a0 .event anyedge, v0000020ab87a49d0_0, v0000020ab87a5e70_0;
L_0000020ab88173e0 .part L_0000020ab8797030, 0, 7;
L_0000020ab8817ca0 .part L_0000020ab8797030, 12, 3;
L_0000020ab88177a0 .part L_0000020ab8797030, 25, 7;
S_0000020ab8787b90 .scope module, "dmem" "DMem" 3 32, 6 2 0, S_0000020ab87a79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
L_0000020ab8796540 .functor BUFZ 32, L_0000020ab8817200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ab87a4750_0 .net *"_ivl_0", 31 0, L_0000020ab8817200;  1 drivers
v0000020ab87a5b50_0 .net *"_ivl_3", 29 0, L_0000020ab8818420;  1 drivers
v0000020ab87a47f0_0 .net "addr", 31 0, v0000020ab87a5bf0_0;  alias, 1 drivers
v0000020ab87a4110_0 .net "clk", 0 0, v0000020ab88050a0_0;  alias, 1 drivers
v0000020ab87a5c90_0 .var/i "i", 31 0;
v0000020ab87a5d30 .array "mem", 1023 0, 31 0;
v0000020ab87a41b0_0 .net "memRead", 0 0, L_0000020ab8796a80;  alias, 1 drivers
v0000020ab87a4930_0 .net "memWrite", 0 0, v0000020ab87a4b10_0;  alias, 1 drivers
v0000020ab87a4250_0 .net "rdata", 31 0, L_0000020ab8796540;  alias, 1 drivers
v0000020ab87a4390_0 .net "wdata", 31 0, L_0000020ab8817c00;  alias, 1 drivers
E_0000020ab879ace0 .event posedge, v0000020ab87a4110_0;
L_0000020ab8817200 .array/port v0000020ab87a5d30, L_0000020ab8818420;
L_0000020ab8818420 .part v0000020ab87a5bf0_0, 2, 30;
S_0000020ab8785190 .scope module, "imem" "IMem" 3 27, 7 2 0, S_0000020ab87a79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0000020ab8797030 .functor BUFZ 32, L_0000020ab8805640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ab87a44d0_0 .net *"_ivl_0", 31 0, L_0000020ab8805640;  1 drivers
v0000020ab87a4a70_0 .net *"_ivl_3", 29 0, L_0000020ab88065e0;  1 drivers
v0000020ab87a4bb0_0 .net "addr", 31 0, v0000020ab87fa6e0_0;  1 drivers
v0000020ab87a4c50_0 .net "instr", 31 0, L_0000020ab8797030;  alias, 1 drivers
v0000020ab87a4cf0 .array "mem", 255 0, 31 0;
L_0000020ab8805640 .array/port v0000020ab87a4cf0, L_0000020ab88065e0;
L_0000020ab88065e0 .part v0000020ab87fa6e0_0, 2, 30;
S_0000020ab8785320 .scope module, "immgen" "ImmGen" 3 28, 8 2 0, S_0000020ab87a79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "immI";
    .port_info 2 /OUTPUT 32 "immS";
    .port_info 3 /OUTPUT 32 "immB";
L_0000020ab8796d20 .functor BUFZ 32, L_0000020ab8805a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ab87970a0 .functor BUFZ 32, L_0000020ab8805d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ab8796e70 .functor BUFZ 32, L_0000020ab8806220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ab87a4d90_0 .net "B", 31 0, L_0000020ab8806220;  1 drivers
v0000020ab87a5010_0 .net "I", 31 0, L_0000020ab8805a00;  1 drivers
v0000020ab8791480_0 .net "S", 31 0, L_0000020ab8805d20;  1 drivers
v0000020ab87fa780_0 .net *"_ivl_1", 0 0, L_0000020ab88056e0;  1 drivers
v0000020ab87f9060_0 .net *"_ivl_10", 19 0, L_0000020ab8806b80;  1 drivers
v0000020ab87f9100_0 .net *"_ivl_13", 6 0, L_0000020ab8805820;  1 drivers
v0000020ab87f9740_0 .net *"_ivl_15", 4 0, L_0000020ab8806ea0;  1 drivers
v0000020ab87fa320_0 .net *"_ivl_19", 0 0, L_0000020ab8806680;  1 drivers
v0000020ab87fa0a0_0 .net *"_ivl_2", 19 0, L_0000020ab8805780;  1 drivers
v0000020ab87f9920_0 .net *"_ivl_20", 18 0, L_0000020ab8805dc0;  1 drivers
v0000020ab87fa460_0 .net *"_ivl_23", 0 0, L_0000020ab8806180;  1 drivers
v0000020ab87f9420_0 .net *"_ivl_25", 0 0, L_0000020ab8806f40;  1 drivers
v0000020ab87f97e0_0 .net *"_ivl_27", 5 0, L_0000020ab8805e60;  1 drivers
v0000020ab87f9f60_0 .net *"_ivl_29", 3 0, L_0000020ab8806040;  1 drivers
L_0000020ab8820088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020ab87fabe0_0 .net/2u *"_ivl_30", 0 0, L_0000020ab8820088;  1 drivers
v0000020ab87fa000_0 .net *"_ivl_5", 11 0, L_0000020ab8806720;  1 drivers
v0000020ab87faa00_0 .net *"_ivl_9", 0 0, L_0000020ab8805be0;  1 drivers
v0000020ab87fa8c0_0 .net "immB", 31 0, L_0000020ab8796e70;  alias, 1 drivers
v0000020ab87fa820_0 .net "immI", 31 0, L_0000020ab8796d20;  alias, 1 drivers
v0000020ab87f9380_0 .net "immS", 31 0, L_0000020ab87970a0;  alias, 1 drivers
v0000020ab87fad20_0 .net "instr", 31 0, L_0000020ab8797030;  alias, 1 drivers
L_0000020ab88056e0 .part L_0000020ab8797030, 31, 1;
LS_0000020ab8805780_0_0 .concat [ 1 1 1 1], L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0;
LS_0000020ab8805780_0_4 .concat [ 1 1 1 1], L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0;
LS_0000020ab8805780_0_8 .concat [ 1 1 1 1], L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0;
LS_0000020ab8805780_0_12 .concat [ 1 1 1 1], L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0;
LS_0000020ab8805780_0_16 .concat [ 1 1 1 1], L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0, L_0000020ab88056e0;
LS_0000020ab8805780_1_0 .concat [ 4 4 4 4], LS_0000020ab8805780_0_0, LS_0000020ab8805780_0_4, LS_0000020ab8805780_0_8, LS_0000020ab8805780_0_12;
LS_0000020ab8805780_1_4 .concat [ 4 0 0 0], LS_0000020ab8805780_0_16;
L_0000020ab8805780 .concat [ 16 4 0 0], LS_0000020ab8805780_1_0, LS_0000020ab8805780_1_4;
L_0000020ab8806720 .part L_0000020ab8797030, 20, 12;
L_0000020ab8805a00 .concat [ 12 20 0 0], L_0000020ab8806720, L_0000020ab8805780;
L_0000020ab8805be0 .part L_0000020ab8797030, 31, 1;
LS_0000020ab8806b80_0_0 .concat [ 1 1 1 1], L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0;
LS_0000020ab8806b80_0_4 .concat [ 1 1 1 1], L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0;
LS_0000020ab8806b80_0_8 .concat [ 1 1 1 1], L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0;
LS_0000020ab8806b80_0_12 .concat [ 1 1 1 1], L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0;
LS_0000020ab8806b80_0_16 .concat [ 1 1 1 1], L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0, L_0000020ab8805be0;
LS_0000020ab8806b80_1_0 .concat [ 4 4 4 4], LS_0000020ab8806b80_0_0, LS_0000020ab8806b80_0_4, LS_0000020ab8806b80_0_8, LS_0000020ab8806b80_0_12;
LS_0000020ab8806b80_1_4 .concat [ 4 0 0 0], LS_0000020ab8806b80_0_16;
L_0000020ab8806b80 .concat [ 16 4 0 0], LS_0000020ab8806b80_1_0, LS_0000020ab8806b80_1_4;
L_0000020ab8805820 .part L_0000020ab8797030, 25, 7;
L_0000020ab8806ea0 .part L_0000020ab8797030, 7, 5;
L_0000020ab8805d20 .concat [ 5 7 20 0], L_0000020ab8806ea0, L_0000020ab8805820, L_0000020ab8806b80;
L_0000020ab8806680 .part L_0000020ab8797030, 31, 1;
LS_0000020ab8805dc0_0_0 .concat [ 1 1 1 1], L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680;
LS_0000020ab8805dc0_0_4 .concat [ 1 1 1 1], L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680;
LS_0000020ab8805dc0_0_8 .concat [ 1 1 1 1], L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680;
LS_0000020ab8805dc0_0_12 .concat [ 1 1 1 1], L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680;
LS_0000020ab8805dc0_0_16 .concat [ 1 1 1 0], L_0000020ab8806680, L_0000020ab8806680, L_0000020ab8806680;
LS_0000020ab8805dc0_1_0 .concat [ 4 4 4 4], LS_0000020ab8805dc0_0_0, LS_0000020ab8805dc0_0_4, LS_0000020ab8805dc0_0_8, LS_0000020ab8805dc0_0_12;
LS_0000020ab8805dc0_1_4 .concat [ 3 0 0 0], LS_0000020ab8805dc0_0_16;
L_0000020ab8805dc0 .concat [ 16 3 0 0], LS_0000020ab8805dc0_1_0, LS_0000020ab8805dc0_1_4;
L_0000020ab8806180 .part L_0000020ab8797030, 31, 1;
L_0000020ab8806f40 .part L_0000020ab8797030, 7, 1;
L_0000020ab8805e60 .part L_0000020ab8797030, 25, 6;
L_0000020ab8806040 .part L_0000020ab8797030, 8, 4;
LS_0000020ab8806220_0_0 .concat [ 1 4 6 1], L_0000020ab8820088, L_0000020ab8806040, L_0000020ab8805e60, L_0000020ab8806f40;
LS_0000020ab8806220_0_4 .concat [ 1 19 0 0], L_0000020ab8806180, L_0000020ab8805dc0;
L_0000020ab8806220 .concat [ 12 20 0 0], LS_0000020ab8806220_0_0, LS_0000020ab8806220_0_4;
S_0000020ab8781220 .scope module, "rf" "RegFile" 3 29, 9 2 0, S_0000020ab87a79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0000020ab88200d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020ab87fa1e0_0 .net/2u *"_ivl_0", 4 0, L_0000020ab88200d0;  1 drivers
L_0000020ab8820160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020ab87f91a0_0 .net *"_ivl_11", 1 0, L_0000020ab8820160;  1 drivers
L_0000020ab88201a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020ab87fab40_0 .net/2u *"_ivl_14", 4 0, L_0000020ab88201a8;  1 drivers
v0000020ab87fac80_0 .net *"_ivl_16", 0 0, L_0000020ab8818560;  1 drivers
L_0000020ab88201f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ab87f92e0_0 .net/2u *"_ivl_18", 31 0, L_0000020ab88201f0;  1 drivers
v0000020ab87fa280_0 .net *"_ivl_2", 0 0, L_0000020ab8806860;  1 drivers
v0000020ab87fa140_0 .net *"_ivl_20", 31 0, L_0000020ab8817340;  1 drivers
v0000020ab87f9880_0 .net *"_ivl_22", 6 0, L_0000020ab8818d80;  1 drivers
L_0000020ab8820238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020ab87fadc0_0 .net *"_ivl_25", 1 0, L_0000020ab8820238;  1 drivers
L_0000020ab8820118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ab87f99c0_0 .net/2u *"_ivl_4", 31 0, L_0000020ab8820118;  1 drivers
v0000020ab87f9a60_0 .net *"_ivl_6", 31 0, L_0000020ab8806900;  1 drivers
v0000020ab87faf00_0 .net *"_ivl_8", 6 0, L_0000020ab88184c0;  1 drivers
v0000020ab87f94c0_0 .net "clk", 0 0, v0000020ab88050a0_0;  alias, 1 drivers
v0000020ab87fa3c0_0 .var/i "i", 31 0;
v0000020ab87f9b00_0 .net "rd", 4 0, L_0000020ab88055a0;  alias, 1 drivers
v0000020ab87f9240_0 .net "rd1", 31 0, L_0000020ab88187e0;  alias, 1 drivers
v0000020ab87f9560_0 .net "rd2", 31 0, L_0000020ab8817c00;  alias, 1 drivers
v0000020ab87f9ba0 .array "regs", 31 0, 31 0;
v0000020ab87f9c40_0 .net "rs1", 4 0, L_0000020ab88051e0;  alias, 1 drivers
v0000020ab87f9600_0 .net "rs2", 4 0, L_0000020ab8805f00;  alias, 1 drivers
v0000020ab87fa500_0 .net "wd", 31 0, L_0000020ab8817d40;  1 drivers
v0000020ab87fa960_0 .net "we", 0 0, L_0000020ab8796f50;  alias, 1 drivers
L_0000020ab8806860 .cmp/eq 5, L_0000020ab88051e0, L_0000020ab88200d0;
L_0000020ab8806900 .array/port v0000020ab87f9ba0, L_0000020ab88184c0;
L_0000020ab88184c0 .concat [ 5 2 0 0], L_0000020ab88051e0, L_0000020ab8820160;
L_0000020ab88187e0 .functor MUXZ 32, L_0000020ab8806900, L_0000020ab8820118, L_0000020ab8806860, C4<>;
L_0000020ab8818560 .cmp/eq 5, L_0000020ab8805f00, L_0000020ab88201a8;
L_0000020ab8817340 .array/port v0000020ab87f9ba0, L_0000020ab8818d80;
L_0000020ab8818d80 .concat [ 5 2 0 0], L_0000020ab8805f00, L_0000020ab8820238;
L_0000020ab8817c00 .functor MUXZ 32, L_0000020ab8817340, L_0000020ab88201f0, L_0000020ab8818560, C4<>;
    .scope S_0000020ab8785190;
T_0 ;
    %vpi_call 7 9 "$readmemh", "imem.hex", v0000020ab87a4cf0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000020ab8781220;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ab87fa3c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000020ab87fa3c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020ab87fa3c0_0;
    %store/vec4a v0000020ab87f9ba0, 4, 0;
    %load/vec4 v0000020ab87fa3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ab87fa3c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020ab87f9ba0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000020ab8781220;
T_2 ;
    %wait E_0000020ab879ace0;
    %load/vec4 v0000020ab87fa960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000020ab87f9b00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000020ab87fa500_0;
    %load/vec4 v0000020ab87f9b00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ab87f9ba0, 0, 4;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ab87f9ba0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020ab87a7b30;
T_3 ;
    %wait E_0000020ab879b360;
    %load/vec4 v0000020ab87a5510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ab87a5bf0_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000020ab87a5470_0;
    %load/vec4 v0000020ab87a58d0_0;
    %add;
    %store/vec4 v0000020ab87a5bf0_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000020ab87a5470_0;
    %load/vec4 v0000020ab87a58d0_0;
    %sub;
    %store/vec4 v0000020ab87a5bf0_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000020ab87a5470_0;
    %load/vec4 v0000020ab87a58d0_0;
    %xor;
    %store/vec4 v0000020ab87a5bf0_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000020ab87a5470_0;
    %load/vec4 v0000020ab87a58d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000020ab87a5bf0_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020ab8787b90;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ab87a5c90_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000020ab87a5c90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020ab87a5c90_0;
    %store/vec4a v0000020ab87a5d30, 4, 0;
    %load/vec4 v0000020ab87a5c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ab87a5c90_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000020ab8787b90;
T_5 ;
    %wait E_0000020ab879ace0;
    %load/vec4 v0000020ab87a4930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020ab87a4390_0;
    %load/vec4 v0000020ab87a47f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ab87a5d30, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020ab87878f0;
T_6 ;
    %wait E_0000020ab879b0a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a4430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a42f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %load/vec4 v0000020ab87a49d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a4430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5330_0, 0, 1;
    %load/vec4 v0000020ab87a5e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a4430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a5a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5330_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a4430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a5a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a5f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a5330_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a5a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a4b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab87a5290_0, 0, 1;
    %load/vec4 v0000020ab87a5e70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000020ab87a42f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab87a5a10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020ab87a4ed0_0, 0, 3;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020ab87a79a0;
T_7 ;
    %wait E_0000020ab879a5a0;
    %load/vec4 v0000020ab8805aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ab87fa6e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020ab87f9ec0_0;
    %assign/vec4 v0000020ab87fa6e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020ab87a60d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab88050a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ab8805460_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000020ab87a60d0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000020ab88050a0_0;
    %inv;
    %store/vec4 v0000020ab88050a0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020ab87a60d0;
T_10 ;
    %vpi_call 2 10 "$display", "=== CPU SIM ===" {0 0 0};
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ab8805460_0, 0, 1;
    %pushi/vec4 60, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020ab879ace0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 16 "$display", "==== REGISTERS ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ab88067c0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000020ab88067c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 18 "$display", "x%0d = 0x%08h", v0000020ab88067c0_0, &A<v0000020ab87f9ba0, v0000020ab88067c0_0 > {0 0 0};
    %load/vec4 v0000020ab88067c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ab88067c0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 20 "$display", "==== DATA MEM[0..31] ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ab88067c0_0, 0, 32;
T_10.4 ;
    %load/vec4 v0000020ab88067c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v0000020ab88067c0_0;
    %muli 4, 0, 32;
    %vpi_call 2 22 "$display", "DMEM[%0d] = 0x%08h", S<0,vec4,s32>, &A<v0000020ab87a5d30, v0000020ab88067c0_0 > {1 0 0};
    %load/vec4 v0000020ab88067c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ab88067c0_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\sim\tb_cpu.v";
    ".\src\cpu.v";
    ".\src\alu.v";
    ".\src\control.v";
    ".\src\dmem.v";
    ".\src\imem.v";
    ".\src\immgen.v";
    ".\src\regfile.v";
