-- VHDL for IBM SMS ALD group EAddressRegister
-- Title: EAddressRegister
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/18/2020 4:57:35 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EAddressRegister is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_SET_AR_U_POS: in STD_LOGIC;
		MS_RESET_E_AR: in STD_LOGIC;
		PS_RO_E_AR: in STD_LOGIC;
		PS_SET_E_AR: in STD_LOGIC;
		PS_SET_AR_T_POS: in STD_LOGIC;
		PS_SET_AR_H_POS: in STD_LOGIC;
		PS_SET_AR_TH_POS: in STD_LOGIC;
		PS_SET_AR_TTH_POS: in STD_LOGIC;
		PS_ADDR_CH_BUS_1: in STD_LOGIC_VECTOR (4 downTo 0);
		MS_E_AR_GT_OUT_UP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_E_AR_GT_OUT_TP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_E_AR_GT_OUT_HP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_E_AR_GT_OUT_THP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_E_AR_GT_OUT_TTHP_BUS: out STD_LOGIC_VECTOR (4 downTo 0));
end EAddressRegister;


ARCHITECTURE structural of EAddressRegister is

	 signal XX_MS_E_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal XX_MS_E_AR_GT_OUT_TTHP8B: STD_LOGIC;

BEGIN


	MS_E_AR_GT_OUT_UP_BUS <= (
		XX_MS_E_AR_GT_OUT_UP8B,
		XX_MS_E_AR_GT_OUT_UP4B,
		XX_MS_E_AR_GT_OUT_UP2B,
		XX_MS_E_AR_GT_OUT_UP1B,
		XX_MS_E_AR_GT_OUT_UP0B);

	MS_E_AR_GT_OUT_TP_BUS <= (
		XX_MS_E_AR_GT_OUT_TP8B,
		XX_MS_E_AR_GT_OUT_TP4B,
		XX_MS_E_AR_GT_OUT_TP2B,
		XX_MS_E_AR_GT_OUT_TP1B,
		XX_MS_E_AR_GT_OUT_TP0B);

	MS_E_AR_GT_OUT_HP_BUS <= (
		XX_MS_E_AR_GT_OUT_HP8B,
		XX_MS_E_AR_GT_OUT_HP4B,
		XX_MS_E_AR_GT_OUT_HP2B,
		XX_MS_E_AR_GT_OUT_HP1B,
		XX_MS_E_AR_GT_OUT_HP0B);

	MS_E_AR_GT_OUT_THP_BUS <= (
		XX_MS_E_AR_GT_OUT_THP8B,
		XX_MS_E_AR_GT_OUT_THP4B,
		XX_MS_E_AR_GT_OUT_THP2B,
		XX_MS_E_AR_GT_OUT_THP1B,
		XX_MS_E_AR_GT_OUT_THP0B);

	MS_E_AR_GT_OUT_TTHP_BUS <= (
		XX_MS_E_AR_GT_OUT_TTHP8B,
		XX_MS_E_AR_GT_OUT_TTHP4B,
		XX_MS_E_AR_GT_OUT_TTHP2B,
		XX_MS_E_AR_GT_OUT_TTHP1B,
		XX_MS_E_AR_GT_OUT_TTHP0B);

Page_14_14_10_1: ENTITY ALD_14_14_10_1_E_ADDRESS_REGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_BUS_1(0),
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_BUS_1(1),
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_BUS_1(2),
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_BUS_1(3),
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_BUS_1(4),
	MS_E_AR_GT_OUT_UP0B =>
		XX_MS_E_AR_GT_OUT_UP0B,
	MS_E_AR_GT_OUT_UP1B =>
		XX_MS_E_AR_GT_OUT_UP1B,
	MS_E_AR_GT_OUT_UP2B =>
		XX_MS_E_AR_GT_OUT_UP2B,
	MS_E_AR_GT_OUT_UP4B =>
		XX_MS_E_AR_GT_OUT_UP4B,
	MS_E_AR_GT_OUT_UP8B =>
		XX_MS_E_AR_GT_OUT_UP8B
	);

Page_14_14_11_1: ENTITY ALD_14_14_11_1_E_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_BUS_1(0),
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_BUS_1(1),
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_BUS_1(2),
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_BUS_1(3),
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_BUS_1(4),
	MS_E_AR_GT_OUT_TP0B =>
		XX_MS_E_AR_GT_OUT_TP0B,
	MS_E_AR_GT_OUT_TP1B =>
		XX_MS_E_AR_GT_OUT_TP1B,
	MS_E_AR_GT_OUT_TP2B =>
		XX_MS_E_AR_GT_OUT_TP2B,
	MS_E_AR_GT_OUT_TP4B =>
		XX_MS_E_AR_GT_OUT_TP4B,
	MS_E_AR_GT_OUT_TP8B =>
		XX_MS_E_AR_GT_OUT_TP8B
	);

Page_14_14_12_1: ENTITY ALD_14_14_12_1_E_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_BUS_1(0),
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_BUS_1(1),
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_BUS_1(2),
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_BUS_1(3),
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_BUS_1(4),
	MS_E_AR_GT_OUT_HP0B =>
		XX_MS_E_AR_GT_OUT_HP0B,
	MS_E_AR_GT_OUT_HP1B =>
		XX_MS_E_AR_GT_OUT_HP1B,
	MS_E_AR_GT_OUT_HP2B =>
		XX_MS_E_AR_GT_OUT_HP2B,
	MS_E_AR_GT_OUT_HP4B =>
		XX_MS_E_AR_GT_OUT_HP4B,
	MS_E_AR_GT_OUT_HP8B =>
		XX_MS_E_AR_GT_OUT_HP8B
	);

Page_14_14_13_1: ENTITY ALD_14_14_13_1_E_ADDRESS_REGSITER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_BUS_1(0),
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_BUS_1(1),
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_BUS_1(2),
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_BUS_1(3),
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_BUS_1(4),
	MS_E_AR_GT_OUT_THP0B =>
		XX_MS_E_AR_GT_OUT_THP0B,
	MS_E_AR_GT_OUT_THP1B =>
		XX_MS_E_AR_GT_OUT_THP1B,
	MS_E_AR_GT_OUT_THP2B =>
		XX_MS_E_AR_GT_OUT_THP2B,
	MS_E_AR_GT_OUT_THP4B =>
		XX_MS_E_AR_GT_OUT_THP4B,
	MS_E_AR_GT_OUT_THP8B =>
		XX_MS_E_AR_GT_OUT_THP8B
	);

Page_14_14_14_1: ENTITY ALD_14_14_14_1_E_ADDRESS_REGISTER_TEN_THOUSANDS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_BUS_1(0),
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_BUS_1(1),
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_BUS_1(2),
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_BUS_1(3),
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_BUS_1(4),
	MS_E_AR_GT_OUT_TTHP0B =>
		XX_MS_E_AR_GT_OUT_TTHP0B,
	MS_E_AR_GT_OUT_TTHP1B =>
		XX_MS_E_AR_GT_OUT_TTHP1B,
	MS_E_AR_GT_OUT_TTHP2B =>
		XX_MS_E_AR_GT_OUT_TTHP2B,
	MS_E_AR_GT_OUT_TTHP4B =>
		XX_MS_E_AR_GT_OUT_TTHP4B,
	MS_E_AR_GT_OUT_TTHP8B =>
		XX_MS_E_AR_GT_OUT_TTHP8B
	);


END;
