# Compile of Decode.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 15:38:16 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/clk \
sim:/decode/rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Flush \
sim:/decode/ImmediateValue \
sim:/decode/regOneAddress \
sim:/decode/regTwoAddress \
sim:/decode/regAddressDist1 \
sim:/decode/regAddressDist2 \
sim:/decode/opcode \
sim:/decode/ExtendedImmediate \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput \
sim:/decode/swapcheck \
sim:/decode/writeData1 \
sim:/decode/writeData2
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/Instruction 0011000011101010 0
force -freeze sim:/decode/Flush 0 0
run
force -freeze sim:/decode/rst 0 0
run
force -freeze sim:/decode/writeport1 11110000000000000000000000000000 0
force -freeze sim:/decode/writeport2 10110110000000000000000000000000 0
run
force -freeze sim:/decode/Instruction 0001010011101010 0
run
force -freeze sim:/decode/Instruction 0001010010101010 0
run
quit -sim
# End time: 16:45:51 on Apr 23,2024, Elapsed time: 1:07:35
# Errors: 0, Warnings: 2
# Compile of Decode.vhd failed with 1 errors.
# Compile of Decode.vhd was successful with warnings.
# Compile of Decode.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 16:49:59 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/clk \
sim:/decode/rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/swap \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/swapcheck \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/Instruction 001010 0
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
force -freeze sim:/decode/writeport1 10101010101111111111000000000011 0
force -freeze sim:/decode/writeport2 11111111101111111111000000000011 0
force -freeze sim:/decode/WriteAdd1 010 0
force -freeze sim:/decode/WriteAdd2 011 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
force -freeze sim:/decode/ImmediateValue 1011111100001010 0
run
force -freeze sim:/decode/rst 0 0
run
force -freeze sim:/decode/rst 1 0
run
force -freeze sim:/decode/Instruction 0010100100010111 0
run
run
quit -sim
# End time: 17:12:25 on Apr 23,2024, Elapsed time: 0:22:26
# Errors: 0, Warnings: 4
# Compile of Decode.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 17:12:39 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 16:49:59 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/clk \
sim:/decode/rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/swap \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/swapcheck \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/Instruction 001010 0
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
force -freeze sim:/decode/writeport1 10101010101111111111000000000011 0
force -freeze sim:/decode/writeport2 11111111101111111111000000000011 0
force -freeze sim:/decode/WriteAdd1 010 0
force -freeze sim:/decode/WriteAdd2 011 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
force -freeze sim:/decode/ImmediateValue 1011111100001010 0
run
force -freeze sim:/decode/rst 0 0
run
force -freeze sim:/decode/rst 1 0
run
force -freeze sim:/decode/Instruction 0010100100010111 0
run
run
quit -sim
# End time: 17:16:06 on Apr 23,2024, Elapsed time: 0:03:27
# Errors: 0, Warnings: 2
# Compile of Decode.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 17:16:18 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 17:12:39 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 16:49:59 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/clk \
sim:/decode/rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/swap \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/swapcheck \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/Instruction 001010 0
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
force -freeze sim:/decode/writeport1 10101010101111111111000000000011 0
force -freeze sim:/decode/writeport2 11111111101111111111000000000011 0
force -freeze sim:/decode/WriteAdd1 010 0
force -freeze sim:/decode/WriteAdd2 011 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
force -freeze sim:/decode/ImmediateValue 1011111100001010 0
run
force -freeze sim:/decode/rst 0 0
run
force -freeze sim:/decode/rst 1 0
run
force -freeze sim:/decode/Instruction 0010100100010111 0
run
run
quit -sim
# End time: 17:26:10 on Apr 23,2024, Elapsed time: 0:09:52
# Errors: 0, Warnings: 2
# Compile of Decode.vhd was successful.
# Load canceled
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 17:26:29 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 17:16:18 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 17:12:39 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 16:49:59 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/clk \
sim:/decode/rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/swap \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/swapcheck \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/rst 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/Instruction 001010 0
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
# Value length (6) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 001010 0.
# 
force -freeze sim:/decode/writeport1 10101010101111111111000000000011 0
force -freeze sim:/decode/writeport2 11111111101111111111000000000011 0
force -freeze sim:/decode/WriteAdd1 010 0
force -freeze sim:/decode/WriteAdd2 011 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
force -freeze sim:/decode/ImmediateValue 1011111100001010 0
run
force -freeze sim:/decode/rst 0 0
run
force -freeze sim:/decode/rst 1 0
run
force -freeze sim:/decode/Instruction 0010100100010111 0
run
run
run
quit -sim
# End time: 17:32:27 on Apr 23,2024, Elapsed time: 0:05:58
# Errors: 0, Warnings: 2
# Compile of RegFile.vhd was successful.
# Compile of Decode.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 17:35:19 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/swap \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/swapcheck \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 1 0
force -freeze sim:/decode/Instruction 0010100010100110 0
force -freeze sim:/decode/writeport1 11111111110000000000111111111100 0
force -freeze sim:/decode/writeport2 00000000001111111111000000000011 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
force -freeze sim:/decode/ImmediateValue 1000000011111100 0
run
force -freeze sim:/decode/Rst 0 0
run
force -freeze sim:/decode/Instruction 0010100010010110 0
run
force -freeze sim:/decode/writeBackEnable 0 0
mem save -o decode.mem -f mti -data symbolic -addr hex /decode/RegFile1/ram
quit -sim
# End time: 23:06:36 on Apr 23,2024, Elapsed time: 5:31:17
# Errors: 0, Warnings: 5
# Compile of ALU.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of PredictorReg.vhd was successful.
# Compile of Data_Memory.vhd was successful.
# Compile of ProtectedFlagReg.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Memory.vhd failed with 1 errors.
# Compile of WriteBack.vhd was successful.
# Compile of ExecuteMemory_Reg.vhd was successful.
# Compile of FetchDecode_Reg.vhd was successful.
# 17 compiles, 1 failed with 1 error.
# Compile of MemoryWriteBack_Reg.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of PredictorReg.vhd was successful.
# Compile of Data_Memory.vhd was successful.
# Compile of ProtectedFlagReg.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Memory.vhd failed with 1 errors.
# Compile of WriteBack.vhd was successful.
# Compile of ExecuteMemory_Reg.vhd was successful.
# Compile of FetchDecode_Reg.vhd was successful.
# Compile of MemoryWriteBack_Reg.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# 19 compiles, 1 failed with 1 error.
