// Seed: 1416812494
module module_0 (
    output tri id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4
);
  for (id_6 = 1 == 1; 1 != id_4; id_2 = id_4 && id_6) begin : id_7
    assign id_2 = id_7;
  end
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3
    , id_25,
    input supply0 id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wand id_11,
    output tri id_12
    , id_26,
    input tri0 id_13,
    output uwire id_14,
    input wire id_15,
    output wire id_16,
    output supply1 id_17,
    input wor id_18,
    output wire id_19,
    output tri0 id_20,
    input wire id_21,
    input tri0 id_22,
    input supply1 id_23
);
  wire id_27;
  module_0(
      id_20, id_11, id_26, id_14, id_2
  );
  assign id_25 = id_23;
  tri id_28 = 1;
endmodule
