# Week 0 â€“ My RISC-V SoC Tapeout Experience  

This repository records the activities completed during **Week 0** of my **10-week RISC-V SoC Tapeout journey**, organized by **VLSI System Design (VSD)** in collaboration with **IIT Gandhinagar**.  

---

## ğŸ–¥ï¸ Program Intro  
The **RISC-V SoC Tapeout Program** is an intensive 10-week hands-on training where participants design, simulate, and prepare a **RISC-V System-on-Chip (SoC)** for tapeout.  
The program emphasizes:  
- Gaining a solid understanding of **Digital VLSI Design Fundamentals**.  
- Learning how to use **Open-Source EDA Tools** such as **Icarus Verilog, GTKWave, Yosys, OpenLane, OpenROAD**, and more.  
- Building practical knowledge of **ASIC flows** and chip-level verification.  
- Developing a systematic approach to **plan, implement, and validate a mini SoC project**.  

This repo specifically documents the work done in **Week 0**, covering both introductory learning and tool setup.  

---

## ğŸ“Œ Week 0 Tasks  

### ğŸ“ Task 1: Documentation for Getting Started Video  
- I Prepared notes based on the introductory video **Digital VLSI SoC Design and Planning**.  
- I Got an idea on the entire design flow and planning involved in a Chip Fabrication.  

ğŸ“œ [See Task 1](./Task-1.md)  

---

### ğŸ› ï¸ Task 2: Environment Setup  
- Installed the required software: **Icarus Verilog**, **GTKWave**, and **Yosys**.  
- Saved installation screenshots in the `Screenshots/` folder.

ğŸ“œ [See Task 2](./Task-2.md)  

---

## ğŸ“‚ Repository Details
- `Task-1.md` â†’ Documentation of Getting started video  
- `Task-2.md` â†’ Tool setup steps and screenshots  
- `Screenshots/` â†’ Folder with captured screenshots  

---

## ğŸš€ Upcoming Work  
- Will Continue documenting tasks for later weeks.  
- Keep the format consistent throughout the 10-week journey.  

---

## ğŸŒŸ Acknowledgments  
I sincerely thank:  

- **Kunal Ghosh**, Founder of **VLSI System Design (VSD)**, for creating this unique program.  
- **IIT Gandhinagar** for supporting and co-hosting the RISC-V SoC Tapeout initiative.  
- The **VSD community** for fostering growth in Indiaâ€™s **semiconductor ecosystem** and moving towards **self-sufficiency in chip design**.  

This program plays a vital role in **strengthening Indiaâ€™s semiconductor roadmap**, inspiring future engineers, and accelerating innovation in VLSI and chip design.  
