/*
 * Copyright 2015-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2018 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

/dts-v1/;
#include "s32v234-evb2016q4.dtsi"

&fec {
	phy-mode = "rgmii";
	status = "okay";
	fixed-link {
		speed=<1000>;
		full-duplex;
	};
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		phy0: ethernet-phy@3 {
			reg = <3>;
		};
		/* Mini Bluebox has 8 NXP TJA1102 PHYs. */
		phy1: ethernet-phy@4 {
			reg = <4>;
			max-speed = <100>;
		};
		phy2: ethernet-phy@5 {
			reg = <5>;
			max-speed = <100>;
		};
		phy3: ethernet-phy@6 {
			reg = <6>;
			max-speed = <100>;
		};
		phy4: ethernet-phy@7 {
			reg = <7>;
			max-speed = <100>;
		};
		phy5: ethernet-phy@8 {
			reg = <8>;
			max-speed = <100>;
		};
		phy6: ethernet-phy@9 {
			reg = <9>;
			max-speed = <100>;
		};
		phy7: ethernet-phy@10 {
			reg = <10>;
			max-speed = <100>;
		};
		phy8: ethernet-phy@11 {
			reg = <11>;
			max-speed = <100>;
		};
	};
};

&spi0 {
	#address-cells = <1>;
	#size-cells = <0>;

	sja1105p@0 {
		compatible = "nxp,sja1105p-switch";
		spi-max-frequency = <0x3D0900>;  // 4000000
		spi-cpha;
		fsl,spi-cs-sck-delay = <100>;
		fsl,spi-sck-cs-delay = <100>;

		reg = <0>;
		port-0 {
			is-host = <0x1>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-1 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-2 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-3 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-4 {
			is-host = <0x0>;
			null-phy = <0x0>;
			phy-ref = < &phy0 >;
		};
	};

	sja1105p@1 {
		compatible = "nxp,sja1105p-switch";
		spi-max-frequency = <0x3D0900>;
		spi-cpha;
		fsl,spi-cs-sck-delay = <100>;
		fsl,spi-sck-cs-delay = <100>;

		reg = <5>;
		port-0 {
			is-host = <0x1>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-1 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-2 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-3 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-4 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
	};

	sja1105p@2 {
		compatible = "nxp,sja1105p-switch";
		spi-max-frequency = <0x3D0900>;
		fsl,spi-cs-sck-delay = <100>;
		fsl,spi-sck-cs-delay = <100>;

		reg = <4>;
		port-0 {
			is-host = <0x1>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-1 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-2 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-3 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-4 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
	};
};

&pinctrl {
	status = "okay";

	s32v234-bbmini {

		pinctrl_dcu: dcugrp {
			fsl,pins = <
				S32V234_PAD_PH8__DCU_HSYNC_C1
				S32V234_PAD_PH9__DCU_VSYNC_C2
				S32V234_PAD_PH10__DCU_DE_C3
				S32V234_PAD_PH12__DCU_PCLK_D1_DSE_34
				S32V234_PAD_PH13__DCU_R0_D2
				S32V234_PAD_PH14__DCU_R1_D3
				S32V234_PAD_PH15__DCU_R2_D4
				S32V234_PAD_PJ0__DCU_R3_D5
				S32V234_PAD_PJ1__DCU_R4_D6
				S32V234_PAD_PJ2__DCU_R5_D7
				S32V234_PAD_PJ3__DCU_R6_D8
				S32V234_PAD_PJ4__DCU_R7_D9
				S32V234_PAD_PJ5__DCU_G0_D10
				S32V234_PAD_PJ6__DCU_G1_D11
				S32V234_PAD_PJ7__DCU_G2_D12
				S32V234_PAD_PJ8__DCU_G3_D13
				S32V234_PAD_PJ9__DCU_G4_D14
				S32V234_PAD_PJ10__DCU_G5_D15
				S32V234_PAD_PJ11__DCU_G6_D16
				S32V234_PAD_PJ12__DCU_G7_D17
				S32V234_PAD_PJ13__DCU_B0_D18
				S32V234_PAD_PJ14__DCU_B1_D19
				S32V234_PAD_PJ15__DCU_B2_D20
				S32V234_PAD_PK0__DCU_B3_D21
				S32V234_PAD_PK1__DCU_B4_D22
				S32V234_PAD_PK2__DCU_B5_D23
				S32V234_PAD_PK3__DCU_B6_D24
				S32V234_PAD_PK4__DCU_B7_D25
				>;
		};
	};
};
