// Seed: 3055001901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    .id_13(id_11),
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_12 = 1 - id_4;
  id_14(
      .id_0(id_7), .id_1(id_8), .id_2(1), .id_3(""), .id_4(1), .id_5(1), .id_6(1), .id_7(1)
  );
endmodule
program module_1 (
    input  wire  id_0,
    output wor   id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    output uwire id_6
    , id_9,
    output logic id_7
);
  tri0 id_10;
  initial id_7 = #1 1'b0;
  wire id_11;
  wire id_12;
  supply1 id_13 = 1'b0, id_14;
  assign id_14 = id_10;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13,
      id_11,
      id_14,
      id_10,
      id_14
  );
  assign modCall_1.id_12 = 0;
  assign id_6 = (id_2);
  wire id_15;
endprogram
