// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_TOP_Pipeline_VITIS_LOOP_61_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        channel_out_din,
        channel_out_full_n,
        channel_out_write,
        CHANNEL_V_address0,
        CHANNEL_V_ce0,
        CHANNEL_V_q0,
        CHANNEL_V_address1,
        CHANNEL_V_ce1,
        CHANNEL_V_q1,
        xr_dout,
        xr_empty_n,
        xr_read,
        xi_dout,
        xi_empty_n,
        xi_read
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] channel_out_din;
input   channel_out_full_n;
output   channel_out_write;
output  [5:0] CHANNEL_V_address0;
output   CHANNEL_V_ce0;
input  [15:0] CHANNEL_V_q0;
output  [5:0] CHANNEL_V_address1;
output   CHANNEL_V_ce1;
input  [15:0] CHANNEL_V_q1;
input  [15:0] xr_dout;
input   xr_empty_n;
output   xr_read;
input  [15:0] xi_dout;
input   xi_empty_n;
output   xi_read;

reg ap_idle;
reg[15:0] channel_out_din;
reg channel_out_write;
reg[5:0] CHANNEL_V_address0;
reg CHANNEL_V_ce0;
reg[5:0] CHANNEL_V_address1;
reg CHANNEL_V_ce1;
reg xr_read;
reg xi_read;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage31;
reg   [0:0] icmp_ln61_reg_2618;
reg    ap_block_state32_pp0_stage31_iter0;
reg    ap_block_pp0_stage31_subdone;
reg    ap_condition_exit_pp0_iter0_stage31;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    xr_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg    xi_blk_n;
reg    channel_out_blk_n;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_block_pp0_stage31;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
reg  signed [15:0] reg_786;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state34_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state35_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg  signed [15:0] reg_790;
reg    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state37_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state39_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state41_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state44_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state26_pp0_stage25_iter0;
reg    ap_block_pp0_stage25_11001;
reg    ap_block_state29_pp0_stage28_iter0;
reg    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state33_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] reg_795;
reg  signed [15:0] reg_799;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state42_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
reg    ap_block_pp0_stage31_11001;
wire   [0:0] icmp_ln61_fu_811_p2;
wire  signed [23:0] sext_ln1171_fu_828_p1;
reg  signed [23:0] sext_ln1171_reg_2632;
wire  signed [23:0] sext_ln1171_2_fu_836_p1;
reg  signed [23:0] sext_ln1171_2_reg_2659;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state36_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg  signed [15:0] DATA_TEMP_V_4_reg_2691;
reg  signed [15:0] DATA_TEMP_V_5_reg_2696;
reg  signed [15:0] DATA_TEMP_V_7_reg_2721;
wire  signed [23:0] sext_ln1171_4_fu_873_p1;
reg  signed [23:0] sext_ln1171_4_reg_2731;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state38_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [15:0] tmp_51_reg_2763;
wire  signed [23:0] sext_ln1171_6_fu_894_p1;
reg  signed [23:0] sext_ln1171_6_reg_2768;
reg   [15:0] tmp_63_reg_2825;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state40_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [15:0] tmp_58_reg_2845;
wire  signed [23:0] sext_ln1171_8_fu_1005_p1;
reg  signed [23:0] sext_ln1171_8_reg_2875;
reg   [15:0] tmp_53_reg_2892;
reg   [15:0] tmp_64_reg_2902;
reg   [15:0] tmp_70_reg_2907;
reg   [15:0] tmp_59_reg_2927;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state43_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
reg   [15:0] tmp_65_reg_2962;
reg   [15:0] tmp_71_reg_2972;
wire  signed [23:0] sext_ln1171_10_fu_1110_p1;
reg  signed [23:0] sext_ln1171_10_reg_2992;
reg   [15:0] tmp_54_reg_3009;
reg   [15:0] tmp_77_reg_3024;
reg   [15:0] tmp_66_reg_3049;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
reg   [15:0] tmp_72_reg_3089;
reg   [15:0] tmp_78_reg_3099;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
reg   [15:0] tmp_55_reg_3114;
reg   [15:0] tmp_60_reg_3124;
reg   [15:0] tmp_84_reg_3139;
wire  signed [23:0] sext_ln1171_12_fu_1263_p1;
reg  signed [23:0] sext_ln1171_12_reg_3159;
reg   [15:0] tmp_67_reg_3181;
reg   [15:0] tmp_73_reg_3216;
reg   [15:0] tmp_79_reg_3221;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
reg   [15:0] tmp_85_reg_3261;
reg   [15:0] tmp_91_reg_3266;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
reg   [15:0] tmp_s_reg_3281;
reg   [15:0] tmp_62_reg_3286;
wire  signed [23:0] sext_ln1171_14_fu_1421_p1;
reg  signed [23:0] sext_ln1171_14_reg_3321;
reg   [15:0] tmp_74_reg_3343;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
reg   [15:0] tmp_80_reg_3383;
reg   [15:0] tmp_86_reg_3388;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
reg   [15:0] tmp_92_reg_3428;
reg   [15:0] tmp_98_reg_3433;
reg   [15:0] tmp_69_reg_3453;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
reg   [15:0] tmp_75_reg_3488;
reg   [15:0] tmp_81_reg_3498;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
reg   [15:0] tmp_87_reg_3533;
reg   [15:0] tmp_93_reg_3543;
reg   [15:0] tmp_99_reg_3583;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
reg   [15:0] tmp_76_reg_3598;
reg   [15:0] tmp_82_reg_3608;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
reg   [15:0] tmp_88_reg_3643;
reg   [15:0] tmp_94_reg_3653;
reg   [15:0] tmp_100_reg_3698;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
reg   [15:0] tmp_83_reg_3713;
reg   [15:0] tmp_89_reg_3718;
reg   [15:0] tmp_95_reg_3768;
reg   [15:0] tmp_101_reg_3778;
reg   [15:0] tmp_90_reg_3793;
reg   [15:0] tmp_102_reg_3828;
reg  signed [15:0] CHANNEL_V_load_63_reg_3833;
reg   [15:0] tmp_97_reg_3838;
reg   [15:0] tmp_103_reg_3863;
reg   [15:0] tmp_104_reg_3878;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage20;
wire    ap_block_pp0_stage21;
wire    ap_block_pp0_stage23;
wire    ap_block_pp0_stage24;
wire    ap_block_pp0_stage26;
wire    ap_block_pp0_stage27;
wire    ap_block_pp0_stage29;
wire    ap_block_pp0_stage30;
reg   [4:0] data_idx_1_fu_178;
wire   [4:0] data_idx_3_fu_817_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_data_idx;
reg    ap_block_pp0_stage22_01001;
reg    ap_block_pp0_stage25_01001;
reg    ap_block_pp0_stage28_01001;
reg    ap_block_pp0_stage31_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage11_01001;
wire  signed [15:0] sext_ln1171_fu_828_p0;
wire  signed [23:0] grp_fu_2095_p2;
wire   [15:0] tmp_50_fu_856_p4;
wire  signed [23:0] tmp_51_fu_885_p1;
wire   [23:0] grp_fu_2102_p3;
wire  signed [23:0] grp_fu_2111_p2;
wire   [15:0] tmp_56_fu_902_p4;
wire  signed [23:0] tmp_57_fu_934_p1;
wire   [23:0] grp_fu_2117_p3;
wire   [15:0] tmp_57_fu_934_p4;
wire  signed [23:0] grp_fu_2125_p2;
wire  signed [23:0] tmp_52_fu_964_p1;
wire   [23:0] grp_fu_2131_p3;
wire   [15:0] tmp_52_fu_964_p4;
wire  signed [23:0] tmp_58_fu_981_p1;
wire   [23:0] grp_fu_2140_p3;
wire  signed [23:0] tmp_53_fu_1012_p1;
wire   [23:0] grp_fu_2149_p3;
wire  signed [23:0] tmp_64_fu_1028_p1;
wire   [23:0] grp_fu_2158_p3;
wire  signed [23:0] grp_fu_2166_p2;
wire  signed [23:0] tmp_59_fu_1050_p1;
wire   [23:0] grp_fu_2172_p3;
wire  signed [23:0] tmp_65_fu_1084_p1;
wire   [23:0] grp_fu_2180_p3;
wire  signed [23:0] tmp_71_fu_1097_p1;
wire   [23:0] grp_fu_2188_p3;
wire  signed [23:0] tmp_54_fu_1117_p1;
wire   [23:0] grp_fu_2196_p3;
wire  signed [23:0] grp_fu_2205_p2;
wire  signed [23:0] tmp_66_fu_1154_p1;
wire   [23:0] grp_fu_2211_p3;
wire  signed [23:0] tmp_72_fu_1195_p1;
wire   [23:0] grp_fu_2219_p3;
wire  signed [23:0] tmp_78_fu_1208_p1;
wire   [23:0] grp_fu_2227_p3;
wire  signed [23:0] tmp_55_fu_1217_p1;
wire   [23:0] grp_fu_2235_p3;
wire  signed [23:0] tmp_60_fu_1230_p1;
wire   [23:0] grp_fu_2244_p3;
wire  signed [23:0] grp_fu_2252_p2;
wire   [15:0] sext_ln1171_12_fu_1263_p0;
wire  signed [23:0] tmp_67_fu_1275_p1;
wire   [23:0] grp_fu_2258_p3;
wire  signed [23:0] tmp_73_fu_1309_p1;
wire   [23:0] grp_fu_2266_p3;
wire  signed [23:0] tmp_79_fu_1318_p1;
wire   [23:0] grp_fu_2274_p3;
wire  signed [23:0] tmp_61_fu_1341_p1;
wire   [23:0] grp_fu_2282_p3;
wire   [15:0] tmp_61_fu_1341_p4;
wire  signed [23:0] tmp_85_fu_1366_p1;
wire   [23:0] grp_fu_2290_p3;
wire  signed [23:0] grp_fu_2298_p2;
wire  signed [23:0] tmp_s_fu_1384_p1;
wire   [23:0] grp_fu_2304_p3;
wire  signed [23:0] tmp_62_fu_1393_p1;
wire   [23:0] grp_fu_2313_p3;
wire  signed [23:0] tmp_74_fu_1432_p1;
wire   [23:0] grp_fu_2322_p3;
wire  signed [23:0] tmp_80_fu_1470_p1;
wire   [23:0] grp_fu_2330_p3;
wire  signed [23:0] tmp_86_fu_1479_p1;
wire   [23:0] grp_fu_2338_p3;
wire  signed [23:0] tmp_68_fu_1502_p1;
wire   [23:0] grp_fu_2346_p3;
wire   [15:0] tmp_68_fu_1502_p4;
wire  signed [23:0] tmp_92_fu_1527_p1;
wire   [23:0] grp_fu_2354_p3;
wire  signed [23:0] grp_fu_2362_p2;
wire  signed [23:0] trunc_ln717_7_fu_1545_p1;
wire   [23:0] grp_fu_2368_p3;
wire  signed [23:0] tmp_69_fu_1559_p1;
wire   [23:0] grp_fu_2377_p3;
wire  signed [23:0] tmp_75_fu_1590_p1;
wire   [23:0] grp_fu_2385_p3;
wire  signed [23:0] tmp_81_fu_1603_p1;
wire   [23:0] grp_fu_2393_p3;
wire  signed [23:0] tmp_87_fu_1637_p1;
wire   [23:0] grp_fu_2401_p3;
wire  signed [23:0] tmp_93_fu_1650_p1;
wire   [23:0] grp_fu_2409_p3;
wire  signed [23:0] trunc_ln717_s_fu_1666_p1;
wire   [23:0] grp_fu_2417_p3;
wire  signed [23:0] tmp_99_fu_1698_p1;
wire   [23:0] grp_fu_2425_p3;
wire  signed [23:0] tmp_76_fu_1707_p1;
wire   [23:0] grp_fu_2433_p3;
wire  signed [23:0] tmp_82_fu_1720_p1;
wire   [23:0] grp_fu_2441_p3;
wire  signed [23:0] tmp_88_fu_1754_p1;
wire   [23:0] grp_fu_2449_p3;
wire  signed [23:0] tmp_94_fu_1767_p1;
wire   [23:0] grp_fu_2457_p3;
wire  signed [23:0] trunc_ln717_1_fu_1787_p1;
wire   [23:0] grp_fu_2465_p3;
wire  signed [23:0] tmp_100_fu_1819_p1;
wire   [23:0] grp_fu_2473_p3;
wire  signed [23:0] tmp_83_fu_1828_p1;
wire   [23:0] grp_fu_2481_p3;
wire  signed [23:0] tmp_89_fu_1837_p1;
wire   [23:0] grp_fu_2489_p3;
wire  signed [23:0] tmp_95_fu_1886_p1;
wire   [23:0] grp_fu_2497_p3;
wire  signed [23:0] tmp_101_fu_1899_p1;
wire   [23:0] grp_fu_2505_p3;
wire  signed [23:0] trunc_ln717_2_fu_1908_p1;
wire   [23:0] grp_fu_2513_p3;
wire  signed [23:0] tmp_90_fu_1918_p1;
wire   [23:0] grp_fu_2521_p3;
wire  signed [23:0] tmp_96_fu_1956_p1;
wire   [23:0] grp_fu_2529_p3;
wire   [15:0] tmp_96_fu_1956_p4;
wire  signed [23:0] tmp_102_fu_1973_p1;
wire   [23:0] grp_fu_2537_p3;
wire  signed [23:0] trunc_ln717_3_fu_1982_p1;
wire   [23:0] grp_fu_2545_p3;
wire  signed [23:0] tmp_97_fu_1992_p1;
wire   [23:0] grp_fu_2553_p3;
wire  signed [23:0] tmp_103_fu_2023_p1;
wire   [23:0] grp_fu_2561_p3;
wire  signed [23:0] trunc_ln717_4_fu_2032_p1;
wire   [23:0] grp_fu_2569_p3;
wire  signed [23:0] tmp_104_fu_2056_p1;
wire   [23:0] grp_fu_2577_p3;
wire  signed [23:0] trunc_ln717_5_fu_2065_p1;
wire   [23:0] grp_fu_2585_p3;
wire  signed [23:0] trunc_ln717_6_fu_2085_p1;
wire   [23:0] grp_fu_2593_p3;
wire   [23:0] grp_fu_2102_p2;
wire  signed [15:0] grp_fu_2111_p0;
wire  signed [15:0] grp_fu_2117_p0;
wire   [23:0] grp_fu_2117_p2;
wire  signed [15:0] grp_fu_2125_p0;
wire  signed [15:0] grp_fu_2131_p0;
wire   [23:0] grp_fu_2131_p2;
wire  signed [15:0] grp_fu_2140_p0;
wire   [23:0] grp_fu_2140_p2;
wire   [23:0] grp_fu_2149_p2;
wire  signed [15:0] grp_fu_2158_p0;
wire   [23:0] grp_fu_2158_p2;
wire  signed [15:0] grp_fu_2166_p0;
wire  signed [15:0] grp_fu_2172_p0;
wire   [23:0] grp_fu_2172_p2;
wire  signed [15:0] grp_fu_2180_p0;
wire   [23:0] grp_fu_2180_p2;
wire  signed [15:0] grp_fu_2188_p0;
wire   [23:0] grp_fu_2188_p2;
wire   [23:0] grp_fu_2196_p2;
wire  signed [15:0] grp_fu_2205_p0;
wire  signed [15:0] grp_fu_2211_p0;
wire   [23:0] grp_fu_2211_p2;
wire  signed [15:0] grp_fu_2219_p0;
wire   [23:0] grp_fu_2219_p2;
wire  signed [15:0] grp_fu_2227_p0;
wire   [23:0] grp_fu_2227_p2;
wire   [23:0] grp_fu_2235_p2;
wire  signed [15:0] grp_fu_2244_p0;
wire   [23:0] grp_fu_2244_p2;
wire  signed [15:0] grp_fu_2252_p0;
wire  signed [15:0] grp_fu_2258_p0;
wire   [23:0] grp_fu_2258_p2;
wire  signed [15:0] grp_fu_2266_p0;
wire   [23:0] grp_fu_2266_p2;
wire  signed [15:0] grp_fu_2274_p0;
wire   [23:0] grp_fu_2274_p2;
wire  signed [15:0] grp_fu_2282_p0;
wire   [23:0] grp_fu_2282_p2;
wire  signed [15:0] grp_fu_2290_p0;
wire   [23:0] grp_fu_2290_p2;
wire  signed [15:0] grp_fu_2298_p0;
wire  signed [15:0] grp_fu_2304_p0;
wire   [23:0] grp_fu_2304_p2;
wire  signed [15:0] grp_fu_2313_p0;
wire   [23:0] grp_fu_2313_p2;
wire  signed [15:0] grp_fu_2322_p0;
wire   [23:0] grp_fu_2322_p2;
wire  signed [15:0] grp_fu_2330_p0;
wire   [23:0] grp_fu_2330_p2;
wire  signed [15:0] grp_fu_2338_p0;
wire   [23:0] grp_fu_2338_p2;
wire  signed [15:0] grp_fu_2346_p0;
wire   [23:0] grp_fu_2346_p2;
wire  signed [15:0] grp_fu_2354_p0;
wire   [23:0] grp_fu_2354_p2;
wire  signed [15:0] grp_fu_2362_p0;
wire   [23:0] grp_fu_2368_p2;
wire  signed [15:0] grp_fu_2377_p0;
wire   [23:0] grp_fu_2377_p2;
wire  signed [15:0] grp_fu_2385_p0;
wire   [23:0] grp_fu_2385_p2;
wire  signed [15:0] grp_fu_2393_p0;
wire   [23:0] grp_fu_2393_p2;
wire  signed [15:0] grp_fu_2401_p0;
wire   [23:0] grp_fu_2401_p2;
wire  signed [15:0] grp_fu_2409_p0;
wire   [23:0] grp_fu_2409_p2;
wire  signed [15:0] grp_fu_2417_p0;
wire   [23:0] grp_fu_2417_p2;
wire  signed [15:0] grp_fu_2425_p0;
wire   [23:0] grp_fu_2425_p2;
wire  signed [15:0] grp_fu_2433_p0;
wire   [23:0] grp_fu_2433_p2;
wire  signed [15:0] grp_fu_2441_p0;
wire   [23:0] grp_fu_2441_p2;
wire  signed [15:0] grp_fu_2449_p0;
wire   [23:0] grp_fu_2449_p2;
wire  signed [15:0] grp_fu_2457_p0;
wire   [23:0] grp_fu_2457_p2;
wire  signed [15:0] grp_fu_2465_p0;
wire   [23:0] grp_fu_2465_p2;
wire  signed [15:0] grp_fu_2473_p0;
wire   [23:0] grp_fu_2473_p2;
wire  signed [15:0] grp_fu_2481_p0;
wire   [23:0] grp_fu_2481_p2;
wire  signed [15:0] grp_fu_2489_p0;
wire   [23:0] grp_fu_2489_p2;
wire  signed [15:0] grp_fu_2497_p0;
wire   [23:0] grp_fu_2497_p2;
wire  signed [15:0] grp_fu_2505_p0;
wire   [23:0] grp_fu_2505_p2;
wire  signed [15:0] grp_fu_2513_p0;
wire   [23:0] grp_fu_2513_p2;
wire  signed [15:0] grp_fu_2521_p0;
wire   [23:0] grp_fu_2521_p2;
wire  signed [15:0] grp_fu_2529_p0;
wire   [23:0] grp_fu_2529_p2;
wire  signed [15:0] grp_fu_2537_p0;
wire   [23:0] grp_fu_2537_p2;
wire  signed [15:0] grp_fu_2545_p0;
wire   [23:0] grp_fu_2545_p2;
wire  signed [15:0] grp_fu_2553_p0;
wire   [23:0] grp_fu_2553_p2;
wire  signed [15:0] grp_fu_2561_p0;
wire   [23:0] grp_fu_2561_p2;
wire  signed [15:0] grp_fu_2569_p0;
wire   [23:0] grp_fu_2569_p2;
wire  signed [15:0] grp_fu_2577_p0;
wire   [23:0] grp_fu_2577_p2;
wire  signed [15:0] grp_fu_2585_p0;
wire   [23:0] grp_fu_2585_p2;
wire  signed [15:0] grp_fu_2593_p0;
wire   [23:0] grp_fu_2593_p2;
reg    grp_fu_2095_ce;
reg    grp_fu_2102_ce;
reg    grp_fu_2111_ce;
reg    grp_fu_2117_ce;
reg    grp_fu_2125_ce;
reg    grp_fu_2131_ce;
reg    grp_fu_2140_ce;
reg    grp_fu_2149_ce;
reg    grp_fu_2158_ce;
reg    grp_fu_2166_ce;
reg    grp_fu_2172_ce;
reg    grp_fu_2180_ce;
reg    grp_fu_2188_ce;
reg    grp_fu_2196_ce;
reg    grp_fu_2205_ce;
reg    grp_fu_2211_ce;
reg    grp_fu_2219_ce;
reg    grp_fu_2227_ce;
reg    grp_fu_2235_ce;
reg    grp_fu_2244_ce;
reg    grp_fu_2252_ce;
reg    grp_fu_2258_ce;
reg    grp_fu_2266_ce;
reg    grp_fu_2274_ce;
reg    grp_fu_2282_ce;
reg    grp_fu_2290_ce;
reg    grp_fu_2298_ce;
reg    grp_fu_2304_ce;
reg    grp_fu_2313_ce;
reg    grp_fu_2322_ce;
reg    grp_fu_2330_ce;
reg    grp_fu_2338_ce;
reg    grp_fu_2346_ce;
reg    grp_fu_2354_ce;
reg    grp_fu_2362_ce;
reg    grp_fu_2368_ce;
reg    grp_fu_2377_ce;
reg    grp_fu_2385_ce;
reg    grp_fu_2393_ce;
reg    grp_fu_2401_ce;
reg    grp_fu_2409_ce;
reg    grp_fu_2417_ce;
reg    grp_fu_2425_ce;
reg    grp_fu_2433_ce;
reg    grp_fu_2441_ce;
reg    grp_fu_2449_ce;
reg    grp_fu_2457_ce;
reg    grp_fu_2465_ce;
reg    grp_fu_2473_ce;
reg    grp_fu_2481_ce;
reg    grp_fu_2489_ce;
reg    grp_fu_2497_ce;
reg    grp_fu_2505_ce;
reg    grp_fu_2513_ce;
reg    grp_fu_2521_ce;
reg    grp_fu_2529_ce;
reg    grp_fu_2537_ce;
reg    grp_fu_2545_ce;
reg    grp_fu_2553_ce;
reg    grp_fu_2561_ce;
reg    grp_fu_2569_ce;
reg    grp_fu_2577_ce;
reg    grp_fu_2585_ce;
reg    grp_fu_2593_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [31:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U793(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(xr_dout),
    .din1(CHANNEL_V_q1),
    .ce(grp_fu_2095_ce),
    .dout(grp_fu_2095_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U794(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_786),
    .din1(reg_790),
    .din2(grp_fu_2102_p2),
    .ce(grp_fu_2102_ce),
    .dout(grp_fu_2102_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U795(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2111_p0),
    .din1(CHANNEL_V_q0),
    .ce(grp_fu_2111_ce),
    .dout(grp_fu_2111_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U796(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2117_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2117_p2),
    .ce(grp_fu_2117_ce),
    .dout(grp_fu_2117_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U797(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2125_p0),
    .din1(CHANNEL_V_q0),
    .ce(grp_fu_2125_ce),
    .dout(grp_fu_2125_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U798(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2131_p0),
    .din1(reg_790),
    .din2(grp_fu_2131_p2),
    .ce(grp_fu_2131_ce),
    .dout(grp_fu_2131_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U799(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2140_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2140_p2),
    .ce(grp_fu_2140_ce),
    .dout(grp_fu_2140_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U800(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_786),
    .din1(reg_790),
    .din2(grp_fu_2149_p2),
    .ce(grp_fu_2149_ce),
    .dout(grp_fu_2149_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U801(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2158_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2158_p2),
    .ce(grp_fu_2158_ce),
    .dout(grp_fu_2158_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U802(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2166_p0),
    .din1(CHANNEL_V_q0),
    .ce(grp_fu_2166_ce),
    .dout(grp_fu_2166_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U803(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2172_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2172_p2),
    .ce(grp_fu_2172_ce),
    .dout(grp_fu_2172_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U804(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2180_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2180_p2),
    .ce(grp_fu_2180_ce),
    .dout(grp_fu_2180_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U805(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2188_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2188_p2),
    .ce(grp_fu_2188_ce),
    .dout(grp_fu_2188_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U806(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DATA_TEMP_V_4_reg_2691),
    .din1(reg_790),
    .din2(grp_fu_2196_p2),
    .ce(grp_fu_2196_ce),
    .dout(grp_fu_2196_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U807(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2205_p0),
    .din1(CHANNEL_V_q0),
    .ce(grp_fu_2205_ce),
    .dout(grp_fu_2205_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U808(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2211_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2211_p2),
    .ce(grp_fu_2211_ce),
    .dout(grp_fu_2211_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U809(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2219_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2219_p2),
    .ce(grp_fu_2219_ce),
    .dout(grp_fu_2219_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U810(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2227_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2227_p2),
    .ce(grp_fu_2227_ce),
    .dout(grp_fu_2227_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U811(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DATA_TEMP_V_5_reg_2696),
    .din1(reg_790),
    .din2(grp_fu_2235_p2),
    .ce(grp_fu_2235_ce),
    .dout(grp_fu_2235_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U812(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2244_p0),
    .din1(reg_799),
    .din2(grp_fu_2244_p2),
    .ce(grp_fu_2244_ce),
    .dout(grp_fu_2244_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U813(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2252_p0),
    .din1(CHANNEL_V_q0),
    .ce(grp_fu_2252_ce),
    .dout(grp_fu_2252_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U814(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2258_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2258_p2),
    .ce(grp_fu_2258_ce),
    .dout(grp_fu_2258_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U815(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2266_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2266_p2),
    .ce(grp_fu_2266_ce),
    .dout(grp_fu_2266_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U816(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2274_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2274_p2),
    .ce(grp_fu_2274_ce),
    .dout(grp_fu_2274_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U817(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2282_p0),
    .din1(reg_799),
    .din2(grp_fu_2282_p2),
    .ce(grp_fu_2282_ce),
    .dout(grp_fu_2282_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U818(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2290_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2290_p2),
    .ce(grp_fu_2290_ce),
    .dout(grp_fu_2290_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U819(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2298_p0),
    .din1(CHANNEL_V_q0),
    .ce(grp_fu_2298_ce),
    .dout(grp_fu_2298_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U820(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2304_p0),
    .din1(reg_790),
    .din2(grp_fu_2304_p2),
    .ce(grp_fu_2304_ce),
    .dout(grp_fu_2304_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U821(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2313_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2313_p2),
    .ce(grp_fu_2313_ce),
    .dout(grp_fu_2313_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U822(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2322_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2322_p2),
    .ce(grp_fu_2322_ce),
    .dout(grp_fu_2322_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U823(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2330_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2330_p2),
    .ce(grp_fu_2330_ce),
    .dout(grp_fu_2330_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U824(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2338_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2338_p2),
    .ce(grp_fu_2338_ce),
    .dout(grp_fu_2338_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U825(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2346_p0),
    .din1(reg_799),
    .din2(grp_fu_2346_p2),
    .ce(grp_fu_2346_ce),
    .dout(grp_fu_2346_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U826(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2354_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2354_p2),
    .ce(grp_fu_2354_ce),
    .dout(grp_fu_2354_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U827(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2362_p0),
    .din1(CHANNEL_V_q0),
    .ce(grp_fu_2362_ce),
    .dout(grp_fu_2362_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U828(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DATA_TEMP_V_7_reg_2721),
    .din1(reg_790),
    .din2(grp_fu_2368_p2),
    .ce(grp_fu_2368_ce),
    .dout(grp_fu_2368_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U829(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2377_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2377_p2),
    .ce(grp_fu_2377_ce),
    .dout(grp_fu_2377_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U830(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2385_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2385_p2),
    .ce(grp_fu_2385_ce),
    .dout(grp_fu_2385_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U831(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2393_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2393_p2),
    .ce(grp_fu_2393_ce),
    .dout(grp_fu_2393_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U832(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2401_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2401_p2),
    .ce(grp_fu_2401_ce),
    .dout(grp_fu_2401_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U833(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2409_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2409_p2),
    .ce(grp_fu_2409_ce),
    .dout(grp_fu_2409_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U834(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2417_p0),
    .din1(reg_790),
    .din2(grp_fu_2417_p2),
    .ce(grp_fu_2417_ce),
    .dout(grp_fu_2417_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U835(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2425_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2425_p2),
    .ce(grp_fu_2425_ce),
    .dout(grp_fu_2425_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U836(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2433_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2433_p2),
    .ce(grp_fu_2433_ce),
    .dout(grp_fu_2433_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U837(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2441_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2441_p2),
    .ce(grp_fu_2441_ce),
    .dout(grp_fu_2441_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U838(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2449_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2449_p2),
    .ce(grp_fu_2449_ce),
    .dout(grp_fu_2449_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U839(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2457_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2457_p2),
    .ce(grp_fu_2457_ce),
    .dout(grp_fu_2457_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U840(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2465_p0),
    .din1(reg_790),
    .din2(grp_fu_2465_p2),
    .ce(grp_fu_2465_ce),
    .dout(grp_fu_2465_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U841(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2473_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2473_p2),
    .ce(grp_fu_2473_ce),
    .dout(grp_fu_2473_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U842(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2481_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2481_p2),
    .ce(grp_fu_2481_ce),
    .dout(grp_fu_2481_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U843(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2489_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2489_p2),
    .ce(grp_fu_2489_ce),
    .dout(grp_fu_2489_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U844(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2497_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2497_p2),
    .ce(grp_fu_2497_ce),
    .dout(grp_fu_2497_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U845(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2505_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2505_p2),
    .ce(grp_fu_2505_ce),
    .dout(grp_fu_2505_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U846(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2513_p0),
    .din1(reg_790),
    .din2(grp_fu_2513_p2),
    .ce(grp_fu_2513_ce),
    .dout(grp_fu_2513_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U847(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2521_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2521_p2),
    .ce(grp_fu_2521_ce),
    .dout(grp_fu_2521_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U848(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2529_p0),
    .din1(CHANNEL_V_q1),
    .din2(grp_fu_2529_p2),
    .ce(grp_fu_2529_ce),
    .dout(grp_fu_2529_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U849(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2537_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2537_p2),
    .ce(grp_fu_2537_ce),
    .dout(grp_fu_2537_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U850(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2545_p0),
    .din1(reg_790),
    .din2(grp_fu_2545_p2),
    .ce(grp_fu_2545_ce),
    .dout(grp_fu_2545_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U851(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2553_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2553_p2),
    .ce(grp_fu_2553_ce),
    .dout(grp_fu_2553_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U852(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2561_p0),
    .din1(CHANNEL_V_q0),
    .din2(grp_fu_2561_p2),
    .ce(grp_fu_2561_ce),
    .dout(grp_fu_2561_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U853(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2569_p0),
    .din1(reg_790),
    .din2(grp_fu_2569_p2),
    .ce(grp_fu_2569_ce),
    .dout(grp_fu_2569_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U854(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2577_p0),
    .din1(reg_790),
    .din2(grp_fu_2577_p2),
    .ce(grp_fu_2577_ce),
    .dout(grp_fu_2577_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U855(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2585_p0),
    .din1(reg_799),
    .din2(grp_fu_2585_p2),
    .ce(grp_fu_2585_ce),
    .dout(grp_fu_2585_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U856(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2593_p0),
    .din1(CHANNEL_V_load_63_reg_3833),
    .din2(grp_fu_2593_p2),
    .ce(grp_fu_2593_ce),
    .dout(grp_fu_2593_p3)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage31),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage31) | ((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln61_fu_811_p2 == 1'd0))) begin
            data_idx_1_fu_178 <= data_idx_3_fu_817_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            data_idx_1_fu_178 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_790 <= CHANNEL_V_q1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_790 <= CHANNEL_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_load_63_reg_3833 <= CHANNEL_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DATA_TEMP_V_4_reg_2691 <= xr_dout;
        DATA_TEMP_V_5_reg_2696 <= xi_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        DATA_TEMP_V_7_reg_2721 <= xi_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln61_reg_2618 <= icmp_ln61_fu_811_p2;
        tmp_102_reg_3828 <= {{tmp_102_fu_1973_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_786 <= xi_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_795 <= xr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_799 <= CHANNEL_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sext_ln1171_10_reg_2992 <= sext_ln1171_10_fu_1110_p1;
        tmp_54_reg_3009 <= {{tmp_54_fu_1117_p1[23:8]}};
        tmp_77_reg_3024 <= {{grp_fu_2205_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        sext_ln1171_12_reg_3159 <= sext_ln1171_12_fu_1263_p1;
        tmp_67_reg_3181 <= {{tmp_67_fu_1275_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        sext_ln1171_14_reg_3321 <= sext_ln1171_14_fu_1421_p1;
        tmp_74_reg_3343 <= {{tmp_74_fu_1432_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln1171_2_reg_2659 <= sext_ln1171_2_fu_836_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sext_ln1171_4_reg_2731 <= sext_ln1171_4_fu_873_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln1171_6_reg_2768 <= sext_ln1171_6_fu_894_p1;
        tmp_51_reg_2763 <= {{tmp_51_fu_885_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        sext_ln1171_8_reg_2875 <= sext_ln1171_8_fu_1005_p1;
        tmp_53_reg_2892 <= {{tmp_53_fu_1012_p1[23:8]}};
        tmp_64_reg_2902 <= {{tmp_64_fu_1028_p1[23:8]}};
        tmp_70_reg_2907 <= {{grp_fu_2166_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sext_ln1171_reg_2632 <= sext_ln1171_fu_828_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        tmp_100_reg_3698 <= {{tmp_100_fu_1819_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        tmp_101_reg_3778 <= {{tmp_101_fu_1899_p1[23:8]}};
        tmp_95_reg_3768 <= {{tmp_95_fu_1886_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_103_reg_3863 <= {{tmp_103_fu_2023_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_104_reg_3878 <= {{tmp_104_fu_2056_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_55_reg_3114 <= {{tmp_55_fu_1217_p1[23:8]}};
        tmp_60_reg_3124 <= {{tmp_60_fu_1230_p1[23:8]}};
        tmp_84_reg_3139 <= {{grp_fu_2252_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_58_reg_2845 <= {{tmp_58_fu_981_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_59_reg_2927 <= {{tmp_59_fu_1050_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_62_reg_3286 <= {{tmp_62_fu_1393_p1[23:8]}};
        tmp_s_reg_3281 <= {{tmp_s_fu_1384_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_63_reg_2825 <= {{grp_fu_2125_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_65_reg_2962 <= {{tmp_65_fu_1084_p1[23:8]}};
        tmp_71_reg_2972 <= {{tmp_71_fu_1097_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_66_reg_3049 <= {{tmp_66_fu_1154_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_69_reg_3453 <= {{tmp_69_fu_1559_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_72_reg_3089 <= {{tmp_72_fu_1195_p1[23:8]}};
        tmp_78_reg_3099 <= {{tmp_78_fu_1208_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_73_reg_3216 <= {{tmp_73_fu_1309_p1[23:8]}};
        tmp_79_reg_3221 <= {{tmp_79_fu_1318_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_75_reg_3488 <= {{tmp_75_fu_1590_p1[23:8]}};
        tmp_81_reg_3498 <= {{tmp_81_fu_1603_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        tmp_76_reg_3598 <= {{tmp_76_fu_1707_p1[23:8]}};
        tmp_82_reg_3608 <= {{tmp_82_fu_1720_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_80_reg_3383 <= {{tmp_80_fu_1470_p1[23:8]}};
        tmp_86_reg_3388 <= {{tmp_86_fu_1479_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        tmp_83_reg_3713 <= {{tmp_83_fu_1828_p1[23:8]}};
        tmp_89_reg_3718 <= {{tmp_89_fu_1837_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_85_reg_3261 <= {{tmp_85_fu_1366_p1[23:8]}};
        tmp_91_reg_3266 <= {{grp_fu_2298_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_87_reg_3533 <= {{tmp_87_fu_1637_p1[23:8]}};
        tmp_93_reg_3543 <= {{tmp_93_fu_1650_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp_88_reg_3643 <= {{tmp_88_fu_1754_p1[23:8]}};
        tmp_94_reg_3653 <= {{tmp_94_fu_1767_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_90_reg_3793 <= {{tmp_90_fu_1918_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_92_reg_3428 <= {{tmp_92_fu_1527_p1[23:8]}};
        tmp_98_reg_3433 <= {{grp_fu_2362_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_97_reg_3838 <= {{tmp_97_fu_1992_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln61_reg_2618 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp_99_reg_3583 <= {{tmp_99_fu_1698_p1[23:8]}};
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            CHANNEL_V_address0 = 64'd63;
        end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            CHANNEL_V_address0 = 64'd61;
        end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            CHANNEL_V_address0 = 64'd54;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            CHANNEL_V_address0 = 64'd60;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            CHANNEL_V_address0 = 64'd46;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            CHANNEL_V_address0 = 64'd59;
        end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            CHANNEL_V_address0 = 64'd45;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            CHANNEL_V_address0 = 64'd58;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            CHANNEL_V_address0 = 64'd51;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            CHANNEL_V_address0 = 64'd37;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            CHANNEL_V_address0 = 64'd57;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            CHANNEL_V_address0 = 64'd50;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            CHANNEL_V_address0 = 64'd36;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            CHANNEL_V_address0 = 64'd22;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            CHANNEL_V_address0 = 64'd56;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            CHANNEL_V_address0 = 64'd42;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            CHANNEL_V_address0 = 64'd28;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            CHANNEL_V_address0 = 64'd14;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            CHANNEL_V_address0 = 64'd48;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            CHANNEL_V_address0 = 64'd34;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            CHANNEL_V_address0 = 64'd20;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            CHANNEL_V_address0 = 64'd40;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            CHANNEL_V_address0 = 64'd33;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            CHANNEL_V_address0 = 64'd19;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            CHANNEL_V_address0 = 64'd32;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            CHANNEL_V_address0 = 64'd25;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            CHANNEL_V_address0 = 64'd11;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            CHANNEL_V_address0 = 64'd24;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            CHANNEL_V_address0 = 64'd10;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            CHANNEL_V_address0 = 64'd16;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            CHANNEL_V_address0 = 64'd8;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            CHANNEL_V_address0 = 64'd1;
        end else begin
            CHANNEL_V_address0 = 'bx;
        end
    end else begin
        CHANNEL_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            CHANNEL_V_address1 = 64'd62;
        end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            CHANNEL_V_address1 = 64'd55;
        end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            CHANNEL_V_address1 = 64'd47;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            CHANNEL_V_address1 = 64'd53;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            CHANNEL_V_address1 = 64'd39;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            CHANNEL_V_address1 = 64'd52;
        end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            CHANNEL_V_address1 = 64'd38;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            CHANNEL_V_address1 = 64'd31;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            CHANNEL_V_address1 = 64'd44;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            CHANNEL_V_address1 = 64'd30;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            CHANNEL_V_address1 = 64'd23;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            CHANNEL_V_address1 = 64'd43;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            CHANNEL_V_address1 = 64'd29;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            CHANNEL_V_address1 = 64'd15;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            CHANNEL_V_address1 = 64'd49;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            CHANNEL_V_address1 = 64'd35;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            CHANNEL_V_address1 = 64'd21;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            CHANNEL_V_address1 = 64'd7;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            CHANNEL_V_address1 = 64'd41;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            CHANNEL_V_address1 = 64'd27;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            CHANNEL_V_address1 = 64'd13;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            CHANNEL_V_address1 = 64'd6;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            CHANNEL_V_address1 = 64'd26;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            CHANNEL_V_address1 = 64'd12;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            CHANNEL_V_address1 = 64'd5;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            CHANNEL_V_address1 = 64'd18;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            CHANNEL_V_address1 = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            CHANNEL_V_address1 = 64'd17;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            CHANNEL_V_address1 = 64'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            CHANNEL_V_address1 = 64'd9;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            CHANNEL_V_address1 = 64'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            CHANNEL_V_address1 = 64'd0;
        end else begin
            CHANNEL_V_address1 = 'bx;
        end
    end else begin
        CHANNEL_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        CHANNEL_V_ce0 = 1'b1;
    end else begin
        CHANNEL_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        CHANNEL_V_ce1 = 1'b1;
    end else begin
        CHANNEL_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (icmp_ln61_reg_2618 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_condition_exit_pp0_iter0_stage31 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage31 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_data_idx = 5'd0;
    end else begin
        ap_sig_allocacmp_data_idx = data_idx_1_fu_178;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage31) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage28) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        channel_out_blk_n = channel_out_full_n;
    end else begin
        channel_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        channel_out_din = {{trunc_ln717_6_fu_2085_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        channel_out_din = {{trunc_ln717_5_fu_2065_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        channel_out_din = {{trunc_ln717_4_fu_2032_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        channel_out_din = {{trunc_ln717_3_fu_1982_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage31_01001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        channel_out_din = {{trunc_ln717_2_fu_1908_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage28_01001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        channel_out_din = {{trunc_ln717_1_fu_1787_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage25_01001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        channel_out_din = {{trunc_ln717_s_fu_1666_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage22_01001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        channel_out_din = {{trunc_ln717_7_fu_1545_p1[23:8]}};
    end else begin
        channel_out_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage31_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage28_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        channel_out_write = 1'b1;
    end else begin
        channel_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2095_ce = 1'b1;
    end else begin
        grp_fu_2095_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2102_ce = 1'b1;
    end else begin
        grp_fu_2102_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2111_ce = 1'b1;
    end else begin
        grp_fu_2111_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2117_ce = 1'b1;
    end else begin
        grp_fu_2117_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2125_ce = 1'b1;
    end else begin
        grp_fu_2125_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2131_ce = 1'b1;
    end else begin
        grp_fu_2131_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2140_ce = 1'b1;
    end else begin
        grp_fu_2140_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_2149_ce = 1'b1;
    end else begin
        grp_fu_2149_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_2158_ce = 1'b1;
    end else begin
        grp_fu_2158_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_2166_ce = 1'b1;
    end else begin
        grp_fu_2166_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_2172_ce = 1'b1;
    end else begin
        grp_fu_2172_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_2180_ce = 1'b1;
    end else begin
        grp_fu_2180_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_2188_ce = 1'b1;
    end else begin
        grp_fu_2188_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_2196_ce = 1'b1;
    end else begin
        grp_fu_2196_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_2205_ce = 1'b1;
    end else begin
        grp_fu_2205_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2211_ce = 1'b1;
    end else begin
        grp_fu_2211_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2219_ce = 1'b1;
    end else begin
        grp_fu_2219_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2227_ce = 1'b1;
    end else begin
        grp_fu_2227_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2235_ce = 1'b1;
    end else begin
        grp_fu_2235_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2244_ce = 1'b1;
    end else begin
        grp_fu_2244_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2252_ce = 1'b1;
    end else begin
        grp_fu_2252_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2258_ce = 1'b1;
    end else begin
        grp_fu_2258_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2266_ce = 1'b1;
    end else begin
        grp_fu_2266_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2274_ce = 1'b1;
    end else begin
        grp_fu_2274_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2282_ce = 1'b1;
    end else begin
        grp_fu_2282_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2290_ce = 1'b1;
    end else begin
        grp_fu_2290_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2298_ce = 1'b1;
    end else begin
        grp_fu_2298_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2304_ce = 1'b1;
    end else begin
        grp_fu_2304_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_2313_ce = 1'b1;
    end else begin
        grp_fu_2313_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2322_ce = 1'b1;
    end else begin
        grp_fu_2322_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2330_ce = 1'b1;
    end else begin
        grp_fu_2330_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2338_ce = 1'b1;
    end else begin
        grp_fu_2338_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2346_ce = 1'b1;
    end else begin
        grp_fu_2346_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2354_ce = 1'b1;
    end else begin
        grp_fu_2354_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2362_ce = 1'b1;
    end else begin
        grp_fu_2362_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2368_ce = 1'b1;
    end else begin
        grp_fu_2368_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_2377_ce = 1'b1;
    end else begin
        grp_fu_2377_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_2385_ce = 1'b1;
    end else begin
        grp_fu_2385_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_2393_ce = 1'b1;
    end else begin
        grp_fu_2393_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_2401_ce = 1'b1;
    end else begin
        grp_fu_2401_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_2409_ce = 1'b1;
    end else begin
        grp_fu_2409_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_2417_ce = 1'b1;
    end else begin
        grp_fu_2417_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_2425_ce = 1'b1;
    end else begin
        grp_fu_2425_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        grp_fu_2433_ce = 1'b1;
    end else begin
        grp_fu_2433_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        grp_fu_2441_ce = 1'b1;
    end else begin
        grp_fu_2441_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        grp_fu_2449_ce = 1'b1;
    end else begin
        grp_fu_2449_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        grp_fu_2457_ce = 1'b1;
    end else begin
        grp_fu_2457_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        grp_fu_2465_ce = 1'b1;
    end else begin
        grp_fu_2465_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        grp_fu_2473_ce = 1'b1;
    end else begin
        grp_fu_2473_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2481_ce = 1'b1;
    end else begin
        grp_fu_2481_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2489_ce = 1'b1;
    end else begin
        grp_fu_2489_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2497_ce = 1'b1;
    end else begin
        grp_fu_2497_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2505_ce = 1'b1;
    end else begin
        grp_fu_2505_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2513_ce = 1'b1;
    end else begin
        grp_fu_2513_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2521_ce = 1'b1;
    end else begin
        grp_fu_2521_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2529_ce = 1'b1;
    end else begin
        grp_fu_2529_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        grp_fu_2537_ce = 1'b1;
    end else begin
        grp_fu_2537_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2545_ce = 1'b1;
    end else begin
        grp_fu_2545_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2553_ce = 1'b1;
    end else begin
        grp_fu_2553_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2561_ce = 1'b1;
    end else begin
        grp_fu_2561_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2569_ce = 1'b1;
    end else begin
        grp_fu_2569_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2577_ce = 1'b1;
    end else begin
        grp_fu_2577_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2585_ce = 1'b1;
    end else begin
        grp_fu_2585_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_2593_ce = 1'b1;
    end else begin
        grp_fu_2593_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xi_blk_n = xi_empty_n;
    end else begin
        xi_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xi_read = 1'b1;
    end else begin
        xi_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xr_blk_n = xr_empty_n;
    end else begin
        xr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln61_reg_2618 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xr_read = 1'b1;
    end else begin
        xr_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_01001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_01001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_01001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage28_11001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage28_subdone = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_01001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage31_11001 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0));
end

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0));
end

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)));
end

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0 = ((icmp_ln61_reg_2618 == 1'd0) & (channel_out_full_n == 1'b0));
end

assign ap_block_state33_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp0_stage1_iter1 = (channel_out_full_n == 1'b0);
end

assign ap_block_state35_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp0_stage3_iter1 = (channel_out_full_n == 1'b0);
end

assign ap_block_state37_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state38_pp0_stage5_iter1 = (channel_out_full_n == 1'b0);
end

assign ap_block_state39_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)));
end

assign ap_block_state40_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state44_pp0_stage11_iter1 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((icmp_ln61_reg_2618 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln61_reg_2618 == 1'd0) & (xr_empty_n == 1'b0)));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage31;

assign data_idx_3_fu_817_p2 = (ap_sig_allocacmp_data_idx + 5'd1);

assign grp_fu_2102_p2 = {{tmp_50_fu_856_p4}, {8'd0}};

assign grp_fu_2111_p0 = sext_ln1171_reg_2632;

assign grp_fu_2117_p0 = sext_ln1171_2_reg_2659;

assign grp_fu_2117_p2 = {{tmp_56_fu_902_p4}, {8'd0}};

assign grp_fu_2125_p0 = sext_ln1171_reg_2632;

assign grp_fu_2131_p0 = sext_ln1171_4_fu_873_p1;

assign grp_fu_2131_p2 = {{tmp_51_reg_2763}, {8'd0}};

assign grp_fu_2140_p0 = sext_ln1171_4_fu_873_p1;

assign grp_fu_2140_p2 = {{tmp_57_fu_934_p4}, {8'd0}};

assign grp_fu_2149_p2 = {{tmp_52_fu_964_p4}, {8'd0}};

assign grp_fu_2158_p0 = sext_ln1171_2_reg_2659;

assign grp_fu_2158_p2 = {{tmp_63_reg_2825}, {8'd0}};

assign grp_fu_2166_p0 = sext_ln1171_reg_2632;

assign grp_fu_2172_p0 = sext_ln1171_6_reg_2768;

assign grp_fu_2172_p2 = {{tmp_58_reg_2845}, {8'd0}};

assign grp_fu_2180_p0 = sext_ln1171_4_reg_2731;

assign grp_fu_2180_p2 = {{tmp_64_reg_2902}, {8'd0}};

assign grp_fu_2188_p0 = sext_ln1171_2_reg_2659;

assign grp_fu_2188_p2 = {{tmp_70_reg_2907}, {8'd0}};

assign grp_fu_2196_p2 = {{tmp_53_reg_2892}, {8'd0}};

assign grp_fu_2205_p0 = sext_ln1171_reg_2632;

assign grp_fu_2211_p0 = sext_ln1171_6_reg_2768;

assign grp_fu_2211_p2 = {{tmp_65_reg_2962}, {8'd0}};

assign grp_fu_2219_p0 = sext_ln1171_4_reg_2731;

assign grp_fu_2219_p2 = {{tmp_71_reg_2972}, {8'd0}};

assign grp_fu_2227_p0 = sext_ln1171_2_reg_2659;

assign grp_fu_2227_p2 = {{tmp_77_reg_3024}, {8'd0}};

assign grp_fu_2235_p2 = {{tmp_54_reg_3009}, {8'd0}};

assign grp_fu_2244_p0 = sext_ln1171_8_reg_2875;

assign grp_fu_2244_p2 = {{tmp_59_reg_2927}, {8'd0}};

assign grp_fu_2252_p0 = sext_ln1171_reg_2632;

assign grp_fu_2258_p0 = sext_ln1171_8_reg_2875;

assign grp_fu_2258_p2 = {{tmp_66_reg_3049}, {8'd0}};

assign grp_fu_2266_p0 = sext_ln1171_6_reg_2768;

assign grp_fu_2266_p2 = {{tmp_72_reg_3089}, {8'd0}};

assign grp_fu_2274_p0 = sext_ln1171_4_reg_2731;

assign grp_fu_2274_p2 = {{tmp_78_reg_3099}, {8'd0}};

assign grp_fu_2282_p0 = sext_ln1171_10_reg_2992;

assign grp_fu_2282_p2 = {{tmp_60_reg_3124}, {8'd0}};

assign grp_fu_2290_p0 = sext_ln1171_2_reg_2659;

assign grp_fu_2290_p2 = {{tmp_84_reg_3139}, {8'd0}};

assign grp_fu_2298_p0 = sext_ln1171_reg_2632;

assign grp_fu_2304_p0 = sext_ln1171_12_fu_1263_p1;

assign grp_fu_2304_p2 = {{tmp_55_reg_3114}, {8'd0}};

assign grp_fu_2313_p0 = sext_ln1171_12_fu_1263_p1;

assign grp_fu_2313_p2 = {{tmp_61_fu_1341_p4}, {8'd0}};

assign grp_fu_2322_p0 = sext_ln1171_8_reg_2875;

assign grp_fu_2322_p2 = {{tmp_73_reg_3216}, {8'd0}};

assign grp_fu_2330_p0 = sext_ln1171_6_reg_2768;

assign grp_fu_2330_p2 = {{tmp_79_reg_3221}, {8'd0}};

assign grp_fu_2338_p0 = sext_ln1171_4_reg_2731;

assign grp_fu_2338_p2 = {{tmp_85_reg_3261}, {8'd0}};

assign grp_fu_2346_p0 = sext_ln1171_10_reg_2992;

assign grp_fu_2346_p2 = {{tmp_67_reg_3181}, {8'd0}};

assign grp_fu_2354_p0 = sext_ln1171_2_reg_2659;

assign grp_fu_2354_p2 = {{tmp_91_reg_3266}, {8'd0}};

assign grp_fu_2362_p0 = sext_ln1171_reg_2632;

assign grp_fu_2368_p2 = {{tmp_s_reg_3281}, {8'd0}};

assign grp_fu_2377_p0 = sext_ln1171_12_reg_3159;

assign grp_fu_2377_p2 = {{tmp_68_fu_1502_p4}, {8'd0}};

assign grp_fu_2385_p0 = sext_ln1171_10_reg_2992;

assign grp_fu_2385_p2 = {{tmp_74_reg_3343}, {8'd0}};

assign grp_fu_2393_p0 = sext_ln1171_8_reg_2875;

assign grp_fu_2393_p2 = {{tmp_80_reg_3383}, {8'd0}};

assign grp_fu_2401_p0 = sext_ln1171_6_reg_2768;

assign grp_fu_2401_p2 = {{tmp_86_reg_3388}, {8'd0}};

assign grp_fu_2409_p0 = sext_ln1171_4_reg_2731;

assign grp_fu_2409_p2 = {{tmp_92_reg_3428}, {8'd0}};

assign grp_fu_2417_p0 = sext_ln1171_14_reg_3321;

assign grp_fu_2417_p2 = {{tmp_62_reg_3286}, {8'd0}};

assign grp_fu_2425_p0 = sext_ln1171_2_reg_2659;

assign grp_fu_2425_p2 = {{tmp_98_reg_3433}, {8'd0}};

assign grp_fu_2433_p0 = sext_ln1171_12_reg_3159;

assign grp_fu_2433_p2 = {{tmp_75_reg_3488}, {8'd0}};

assign grp_fu_2441_p0 = sext_ln1171_10_reg_2992;

assign grp_fu_2441_p2 = {{tmp_81_reg_3498}, {8'd0}};

assign grp_fu_2449_p0 = sext_ln1171_8_reg_2875;

assign grp_fu_2449_p2 = {{tmp_87_reg_3533}, {8'd0}};

assign grp_fu_2457_p0 = sext_ln1171_6_reg_2768;

assign grp_fu_2457_p2 = {{tmp_93_reg_3543}, {8'd0}};

assign grp_fu_2465_p0 = sext_ln1171_14_reg_3321;

assign grp_fu_2465_p2 = {{tmp_69_reg_3453}, {8'd0}};

assign grp_fu_2473_p0 = sext_ln1171_4_reg_2731;

assign grp_fu_2473_p2 = {{tmp_99_reg_3583}, {8'd0}};

assign grp_fu_2481_p0 = sext_ln1171_12_reg_3159;

assign grp_fu_2481_p2 = {{tmp_82_reg_3608}, {8'd0}};

assign grp_fu_2489_p0 = sext_ln1171_10_reg_2992;

assign grp_fu_2489_p2 = {{tmp_88_reg_3643}, {8'd0}};

assign grp_fu_2497_p0 = sext_ln1171_8_reg_2875;

assign grp_fu_2497_p2 = {{tmp_94_reg_3653}, {8'd0}};

assign grp_fu_2505_p0 = sext_ln1171_6_reg_2768;

assign grp_fu_2505_p2 = {{tmp_100_reg_3698}, {8'd0}};

assign grp_fu_2513_p0 = sext_ln1171_14_reg_3321;

assign grp_fu_2513_p2 = {{tmp_76_reg_3598}, {8'd0}};

assign grp_fu_2521_p0 = sext_ln1171_12_reg_3159;

assign grp_fu_2521_p2 = {{tmp_89_reg_3718}, {8'd0}};

assign grp_fu_2529_p0 = sext_ln1171_10_reg_2992;

assign grp_fu_2529_p2 = {{tmp_95_reg_3768}, {8'd0}};

assign grp_fu_2537_p0 = sext_ln1171_8_reg_2875;

assign grp_fu_2537_p2 = {{tmp_101_reg_3778}, {8'd0}};

assign grp_fu_2545_p0 = sext_ln1171_14_reg_3321;

assign grp_fu_2545_p2 = {{tmp_83_reg_3713}, {8'd0}};

assign grp_fu_2553_p0 = sext_ln1171_12_reg_3159;

assign grp_fu_2553_p2 = {{tmp_96_fu_1956_p4}, {8'd0}};

assign grp_fu_2561_p0 = sext_ln1171_10_reg_2992;

assign grp_fu_2561_p2 = {{tmp_102_reg_3828}, {8'd0}};

assign grp_fu_2569_p0 = sext_ln1171_14_reg_3321;

assign grp_fu_2569_p2 = {{tmp_90_reg_3793}, {8'd0}};

assign grp_fu_2577_p0 = sext_ln1171_12_reg_3159;

assign grp_fu_2577_p2 = {{tmp_103_reg_3863}, {8'd0}};

assign grp_fu_2585_p0 = sext_ln1171_14_reg_3321;

assign grp_fu_2585_p2 = {{tmp_97_reg_3838}, {8'd0}};

assign grp_fu_2593_p0 = sext_ln1171_14_reg_3321;

assign grp_fu_2593_p2 = {{tmp_104_reg_3878}, {8'd0}};

assign icmp_ln61_fu_811_p2 = ((ap_sig_allocacmp_data_idx == 5'd16) ? 1'b1 : 1'b0);

assign sext_ln1171_10_fu_1110_p1 = DATA_TEMP_V_5_reg_2696;

assign sext_ln1171_12_fu_1263_p0 = reg_795;

assign sext_ln1171_12_fu_1263_p1 = $signed(sext_ln1171_12_fu_1263_p0);

assign sext_ln1171_14_fu_1421_p1 = DATA_TEMP_V_7_reg_2721;

assign sext_ln1171_2_fu_836_p1 = reg_786;

assign sext_ln1171_4_fu_873_p1 = reg_795;

assign sext_ln1171_6_fu_894_p1 = reg_786;

assign sext_ln1171_8_fu_1005_p1 = DATA_TEMP_V_4_reg_2691;

assign sext_ln1171_fu_828_p0 = xr_dout;

assign sext_ln1171_fu_828_p1 = sext_ln1171_fu_828_p0;

assign tmp_100_fu_1819_p1 = grp_fu_2473_p3;

assign tmp_101_fu_1899_p1 = grp_fu_2505_p3;

assign tmp_102_fu_1973_p1 = grp_fu_2537_p3;

assign tmp_103_fu_2023_p1 = grp_fu_2561_p3;

assign tmp_104_fu_2056_p1 = grp_fu_2577_p3;

assign tmp_50_fu_856_p4 = {{grp_fu_2095_p2[23:8]}};

assign tmp_51_fu_885_p1 = grp_fu_2102_p3;

assign tmp_52_fu_964_p1 = grp_fu_2131_p3;

assign tmp_52_fu_964_p4 = {{tmp_52_fu_964_p1[23:8]}};

assign tmp_53_fu_1012_p1 = grp_fu_2149_p3;

assign tmp_54_fu_1117_p1 = grp_fu_2196_p3;

assign tmp_55_fu_1217_p1 = grp_fu_2235_p3;

assign tmp_56_fu_902_p4 = {{grp_fu_2111_p2[23:8]}};

assign tmp_57_fu_934_p1 = grp_fu_2117_p3;

assign tmp_57_fu_934_p4 = {{tmp_57_fu_934_p1[23:8]}};

assign tmp_58_fu_981_p1 = grp_fu_2140_p3;

assign tmp_59_fu_1050_p1 = grp_fu_2172_p3;

assign tmp_60_fu_1230_p1 = grp_fu_2244_p3;

assign tmp_61_fu_1341_p1 = grp_fu_2282_p3;

assign tmp_61_fu_1341_p4 = {{tmp_61_fu_1341_p1[23:8]}};

assign tmp_62_fu_1393_p1 = grp_fu_2313_p3;

assign tmp_64_fu_1028_p1 = grp_fu_2158_p3;

assign tmp_65_fu_1084_p1 = grp_fu_2180_p3;

assign tmp_66_fu_1154_p1 = grp_fu_2211_p3;

assign tmp_67_fu_1275_p1 = grp_fu_2258_p3;

assign tmp_68_fu_1502_p1 = grp_fu_2346_p3;

assign tmp_68_fu_1502_p4 = {{tmp_68_fu_1502_p1[23:8]}};

assign tmp_69_fu_1559_p1 = grp_fu_2377_p3;

assign tmp_71_fu_1097_p1 = grp_fu_2188_p3;

assign tmp_72_fu_1195_p1 = grp_fu_2219_p3;

assign tmp_73_fu_1309_p1 = grp_fu_2266_p3;

assign tmp_74_fu_1432_p1 = grp_fu_2322_p3;

assign tmp_75_fu_1590_p1 = grp_fu_2385_p3;

assign tmp_76_fu_1707_p1 = grp_fu_2433_p3;

assign tmp_78_fu_1208_p1 = grp_fu_2227_p3;

assign tmp_79_fu_1318_p1 = grp_fu_2274_p3;

assign tmp_80_fu_1470_p1 = grp_fu_2330_p3;

assign tmp_81_fu_1603_p1 = grp_fu_2393_p3;

assign tmp_82_fu_1720_p1 = grp_fu_2441_p3;

assign tmp_83_fu_1828_p1 = grp_fu_2481_p3;

assign tmp_85_fu_1366_p1 = grp_fu_2290_p3;

assign tmp_86_fu_1479_p1 = grp_fu_2338_p3;

assign tmp_87_fu_1637_p1 = grp_fu_2401_p3;

assign tmp_88_fu_1754_p1 = grp_fu_2449_p3;

assign tmp_89_fu_1837_p1 = grp_fu_2489_p3;

assign tmp_90_fu_1918_p1 = grp_fu_2521_p3;

assign tmp_92_fu_1527_p1 = grp_fu_2354_p3;

assign tmp_93_fu_1650_p1 = grp_fu_2409_p3;

assign tmp_94_fu_1767_p1 = grp_fu_2457_p3;

assign tmp_95_fu_1886_p1 = grp_fu_2497_p3;

assign tmp_96_fu_1956_p1 = grp_fu_2529_p3;

assign tmp_96_fu_1956_p4 = {{tmp_96_fu_1956_p1[23:8]}};

assign tmp_97_fu_1992_p1 = grp_fu_2553_p3;

assign tmp_99_fu_1698_p1 = grp_fu_2425_p3;

assign tmp_s_fu_1384_p1 = grp_fu_2304_p3;

assign trunc_ln717_1_fu_1787_p1 = grp_fu_2465_p3;

assign trunc_ln717_2_fu_1908_p1 = grp_fu_2513_p3;

assign trunc_ln717_3_fu_1982_p1 = grp_fu_2545_p3;

assign trunc_ln717_4_fu_2032_p1 = grp_fu_2569_p3;

assign trunc_ln717_5_fu_2065_p1 = grp_fu_2585_p3;

assign trunc_ln717_6_fu_2085_p1 = grp_fu_2593_p3;

assign trunc_ln717_7_fu_1545_p1 = grp_fu_2368_p3;

assign trunc_ln717_s_fu_1666_p1 = grp_fu_2417_p3;

endmodule //TOP_TOP_Pipeline_VITIS_LOOP_61_1
