module top_module(
    output reg zero
);

    initial begin
        zero = 1'b0;
    end

endmodule
