0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/ASUS/Documents/FPGA_mini_projects/Single_Port_RAM/Single_Port_RAM.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/ASUS/Documents/FPGA_mini_projects/Single_Port_RAM/Single_Port_RAM.srcs/sources_1/new/ram.v,1744976219,verilog,,,,ram,,,,,,,,
