; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7, ptr addrspace(1) readnone captures(none) %8) local_unnamed_addr !dbg !6 {
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %11 = shl i32 %10, 2, !dbg !10
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %.lobit2 = lshr i32 %12, 4, !dbg !11
  %13 = and i32 %.lobit2, 3, !dbg !11
  %14 = or disjoint i32 %13, %11, !dbg !12
  %15 = icmp slt i32 %14, %6, !dbg !13
  %16 = shl i32 %12, 2, !dbg !14
  %17 = and i32 %16, 60, !dbg !14
  %18 = shl i32 %14, 12, !dbg !15
  %19 = or disjoint i32 %18, %17
  br label %20, !dbg !16

20:                                               ; preds = %9, %20
  %21 = phi float [ 0.000000e+00, %9 ], [ %57, %20 ]
  %22 = phi float [ 0.000000e+00, %9 ], [ %58, %20 ]
  %23 = phi float [ 0.000000e+00, %9 ], [ %71, %20 ]
  %24 = phi float [ 0.000000e+00, %9 ], [ %72, %20 ]
  %25 = phi i32 [ 0, %9 ], [ %76, %20 ]
  %26 = or i32 %19, %25, !dbg !17
  %27 = sext i32 %26 to i64, !dbg !18
  %28 = getelementptr half, ptr addrspace(1) %2, i64 %27, !dbg !18
  %29 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %28, i1 %15) #5, !dbg !19
  %30 = extractvalue { i32, i32 } %29, 0, !dbg !19
  %31 = bitcast i32 %30 to <2 x half>, !dbg !19
  %32 = extractvalue { i32, i32 } %29, 1, !dbg !19
  %33 = bitcast i32 %32 to <2 x half>, !dbg !19
  %34 = getelementptr half, ptr addrspace(1) %3, i64 %27, !dbg !20
  %35 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %34, i1 %15) #5, !dbg !21
  %36 = extractvalue { i32, i32 } %35, 0, !dbg !21
  %37 = bitcast i32 %36 to <2 x half>, !dbg !21
  %38 = extractvalue { i32, i32 } %35, 1, !dbg !21
  %39 = bitcast i32 %38 to <2 x half>, !dbg !21
  %40 = getelementptr half, ptr addrspace(1) %0, i64 %27, !dbg !22
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %40, i1 %15) #5, !dbg !23
  %42 = extractvalue { i32, i32 } %41, 0, !dbg !23
  %43 = bitcast i32 %42 to <2 x half>, !dbg !23
  %44 = extractvalue { i32, i32 } %41, 1, !dbg !23
  %45 = bitcast i32 %44 to <2 x half>, !dbg !23
  %46 = fpext <2 x half> %31 to <2 x float>, !dbg !24
  %47 = fpext <2 x half> %37 to <2 x float>, !dbg !25
  %48 = fpext <2 x half> %43 to <2 x float>, !dbg !26
  %49 = fadd <2 x float> %46, %47, !dbg !27
  %50 = fadd <2 x float> %49, %48, !dbg !28
  %51 = fmul <2 x float> %50, %50, !dbg !29
  %52 = extractelement <2 x float> %51, i64 0, !dbg !29
  %53 = fmul <2 x float> %50, %50, !dbg !29
  %54 = extractelement <2 x float> %53, i64 1, !dbg !29
  %55 = fadd float %21, %52, !dbg !30
  %56 = fadd float %22, %54, !dbg !30
  %57 = select i1 %15, float %55, float %21, !dbg !31
  %58 = select i1 %15, float %56, float %22, !dbg !31
  %59 = fptrunc <2 x float> %50 to <2 x half>, !dbg !32
  %60 = fpext <2 x half> %33 to <2 x float>, !dbg !24
  %61 = fpext <2 x half> %39 to <2 x float>, !dbg !25
  %62 = fpext <2 x half> %45 to <2 x float>, !dbg !26
  %63 = fadd <2 x float> %60, %61, !dbg !27
  %64 = fadd <2 x float> %63, %62, !dbg !28
  %65 = fmul <2 x float> %64, %64, !dbg !29
  %66 = extractelement <2 x float> %65, i64 0, !dbg !29
  %67 = fmul <2 x float> %64, %64, !dbg !29
  %68 = extractelement <2 x float> %67, i64 1, !dbg !29
  %69 = fadd float %23, %66, !dbg !30
  %70 = fadd float %24, %68, !dbg !30
  %71 = select i1 %15, float %69, float %23, !dbg !31
  %72 = select i1 %15, float %70, float %24, !dbg !31
  %73 = fptrunc <2 x float> %64 to <2 x half>, !dbg !32
  %74 = bitcast <2 x half> %59 to i32, !dbg !32
  %75 = bitcast <2 x half> %73 to i32, !dbg !32
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %74, i32 %75, ptr addrspace(1) %40, i1 %15) #5, !dbg !32
  %76 = add nuw nsw i32 %25, 64, !dbg !16
  %77 = icmp samesign ult i32 %25, 4032, !dbg !16
  br i1 %77, label %20, label %78, !dbg !16

78:                                               ; preds = %20
  %79 = and i32 %12, 3, !dbg !11
  %80 = or disjoint i32 %11, %79, !dbg !12
  %81 = icmp slt i32 %80, %6, !dbg !13
  %82 = and i32 %12, 63, !dbg !14
  %83 = fadd float %57, %58, !dbg !33
  %84 = fadd float %71, %83, !dbg !33
  %85 = fadd float %72, %84, !dbg !33
  %86 = bitcast float %85 to i32, !dbg !38
  %87 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %86, i32 8, i32 31), !dbg !38
  %88 = bitcast i32 %87 to float, !dbg !38
  %89 = fadd float %85, %88, !dbg !33
  %90 = bitcast float %89 to i32, !dbg !38
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %90, i32 4, i32 31), !dbg !38
  %92 = bitcast i32 %91 to float, !dbg !38
  %93 = fadd float %89, %92, !dbg !33
  %94 = bitcast float %93 to i32, !dbg !38
  %95 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %94, i32 2, i32 31), !dbg !38
  %96 = bitcast i32 %95 to float, !dbg !38
  %97 = fadd float %93, %96, !dbg !33
  %98 = bitcast float %97 to i32, !dbg !38
  %99 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %98, i32 1, i32 31), !dbg !38
  %100 = bitcast i32 %99 to float, !dbg !38
  %101 = fadd float %97, %100, !dbg !33
  %102 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %13, !dbg !39
  %103 = bitcast float %101 to <1 x i32>, !dbg !39
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %102, <1 x i32> %103, i1 true) #5, !dbg !39
  tail call void @llvm.nvvm.barrier0(), !dbg !39
  %104 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %79, !dbg !39
  %105 = load float, ptr addrspace(3) %104, align 4, !dbg !39
  %106 = tail call float @llvm.nvvm.div.full(float %105, float 4.096000e+03), !dbg !40
  %107 = tail call float @llvm.nvvm.div.full(float %101, float 4.096000e+03), !dbg !40
  %108 = fadd float %106, 0x3EE4F8B580000000, !dbg !41
  %109 = fadd float %107, 0x3EE4F8B580000000, !dbg !41
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !39
  %.not.i = icmp eq i32 %110, 0, !dbg !39
  br i1 %.not.i, label %113, label %111, !dbg !39

111:                                              ; preds = %78
  %112 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %108), !dbg !39
  br label %__nv_rsqrtf.exit, !dbg !39

113:                                              ; preds = %78
  %114 = tail call float @llvm.nvvm.rsqrt.approx.f(float %108), !dbg !39
  br label %__nv_rsqrtf.exit, !dbg !39

__nv_rsqrtf.exit:                                 ; preds = %111, %113
  %.0.i = phi float [ %112, %111 ], [ %114, %113 ], !dbg !39
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !39
  %116 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !39
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !39
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !39
  %.not.i16 = icmp eq i32 %118, 0, !dbg !39
  br i1 %.not.i16, label %121, label %119, !dbg !39

119:                                              ; preds = %__nv_rsqrtf.exit
  %120 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %109), !dbg !39
  br label %__nv_rsqrtf.exit18, !dbg !39

121:                                              ; preds = %__nv_rsqrtf.exit
  %122 = tail call float @llvm.nvvm.rsqrt.approx.f(float %109), !dbg !39
  br label %__nv_rsqrtf.exit18, !dbg !39

__nv_rsqrtf.exit18:                               ; preds = %119, %121
  %.0.i17 = phi float [ %120, %119 ], [ %122, %121 ], !dbg !39
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %123 = sext i32 %80 to i64, !dbg !43
  %124 = getelementptr float, ptr addrspace(1) %1, i64 %123, !dbg !43
  %125 = and i32 %12, 60, !dbg !44
  %126 = icmp eq i32 %125, 0, !dbg !44
  %127 = bitcast float %.0.i to i32, !dbg !44
  %128 = and i1 %126, %81, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %127, ptr addrspace(1) %124, i1 %128) #5, !dbg !44
  %129 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %82
  %130 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %17
  %131 = zext nneg i32 %82 to i64, !dbg !45
  %132 = getelementptr inbounds nuw i8, ptr addrspace(3) %130, i32 8
  %133 = insertelement <2 x float> poison, float %.0.i17, i64 0, !dbg !46
  %134 = shufflevector <2 x float> %133, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !46
  br label %135, !dbg !45

135:                                              ; preds = %__nv_rsqrtf.exit18, %135
  %indvars.iv = phi i64 [ 0, %__nv_rsqrtf.exit18 ], [ %indvars.iv.next, %135 ]
  %136 = or disjoint i64 %indvars.iv, %131, !dbg !47
  %137 = getelementptr half, ptr addrspace(1) %4, i64 %136, !dbg !48
  %138 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %137, i1 true) #5, !dbg !49
  %139 = bitcast i16 %138 to half, !dbg !49
  %140 = fpext half %139 to float, !dbg !50
  %141 = trunc nuw nsw i64 %indvars.iv to i32, !dbg !51
  %142 = or i32 %19, %141, !dbg !51
  %143 = sext i32 %142 to i64, !dbg !52
  %144 = getelementptr half, ptr addrspace(1) %0, i64 %143, !dbg !52
  %145 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %144, i1 %15) #5, !dbg !53
  %146 = extractvalue { i32, i32 } %145, 0, !dbg !53
  %147 = bitcast i32 %146 to <2 x half>, !dbg !53
  %148 = extractvalue { i32, i32 } %145, 1, !dbg !53
  %149 = bitcast i32 %148 to <2 x half>, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !54
  %150 = bitcast float %140 to <1 x i32>, !dbg !54
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %129, <1 x i32> %150, i1 true) #5, !dbg !54
  tail call void @llvm.nvvm.barrier0(), !dbg !54
  %151 = getelementptr half, ptr addrspace(1) %5, i64 %143, !dbg !55
  %152 = fpext <2 x half> %147 to <2 x float>, !dbg !56
  %153 = fmul <2 x float> %134, %152, !dbg !46
  %154 = load <2 x float>, ptr addrspace(3) %130, align 16, !dbg !54
  %155 = fmul <2 x float> %154, %153, !dbg !54
  %156 = fptrunc <2 x float> %155 to <2 x half>, !dbg !57
  %157 = fpext <2 x half> %149 to <2 x float>, !dbg !56
  %158 = fmul <2 x float> %134, %157, !dbg !46
  %159 = load <2 x float>, ptr addrspace(3) %132, align 8, !dbg !54
  %160 = fmul <2 x float> %159, %158, !dbg !54
  %161 = fptrunc <2 x float> %160 to <2 x half>, !dbg !57
  %162 = bitcast <2 x half> %156 to i32, !dbg !57
  %163 = bitcast <2 x half> %161 to i32, !dbg !57
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %162, i32 %163, ptr addrspace(1) %151, i1 %15) #5, !dbg !57
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 64, !dbg !45
  %164 = icmp samesign ult i64 %indvars.iv, 4032, !dbg !45
  br i1 %164, label %135, label %165, !dbg !45

165:                                              ; preds = %135
  ret void, !dbg !58
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cjjwjnmyb5ylskx6e3eg4yueoaqwlte7kuhtcnu2a4ncpavggv5i.py", directory: "./local_cache/jj")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8, !"reqntidx", i32 64}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 24, column: 21, scope: !6)
!14 = !DILocation(line: 25, column: 37, scope: !6)
!15 = !DILocation(line: 35, column: 46, scope: !6)
!16 = !DILocation(line: 29, column: 40, scope: !6)
!17 = !DILocation(line: 35, column: 41, scope: !6)
!18 = !DILocation(line: 35, column: 34, scope: !6)
!19 = !DILocation(line: 35, column: 51, scope: !6)
!20 = !DILocation(line: 36, column: 34, scope: !6)
!21 = !DILocation(line: 36, column: 51, scope: !6)
!22 = !DILocation(line: 37, column: 38, scope: !6)
!23 = !DILocation(line: 37, column: 55, scope: !6)
!24 = !DILocation(line: 35, column: 113, scope: !6)
!25 = !DILocation(line: 36, column: 113, scope: !6)
!26 = !DILocation(line: 37, column: 117, scope: !6)
!27 = !DILocation(line: 38, column: 22, scope: !6)
!28 = !DILocation(line: 39, column: 22, scope: !6)
!29 = !DILocation(line: 41, column: 22, scope: !6)
!30 = !DILocation(line: 43, column: 23, scope: !6)
!31 = !DILocation(line: 44, column: 48, scope: !6)
!32 = !DILocation(line: 45, column: 55, scope: !6)
!33 = !DILocation(line: 256, column: 15, scope: !34, inlinedAt: !37)
!34 = distinct !DILexicalBlockFile(scope: !36, file: !35, discriminator: 0)
!35 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!36 = distinct !DILexicalBlockFile(scope: !6, file: !35, discriminator: 0)
!37 = !DILocation(line: 46, column: 25, scope: !6)
!38 = !DILocation(line: 286, column: 36, scope: !36, inlinedAt: !37)
!39 = !DILocation(line: 51, column: 28, scope: !6)
!40 = !DILocation(line: 48, column: 20, scope: !6)
!41 = !DILocation(line: 50, column: 20, scope: !6)
!42 = !DILocation(line: 52, column: 4, scope: !6)
!43 = !DILocation(line: 53, column: 28, scope: !6)
!44 = !DILocation(line: 53, column: 40, scope: !6)
!45 = !DILocation(line: 54, column: 40, scope: !6)
!46 = !DILocation(line: 63, column: 24, scope: !6)
!47 = !DILocation(line: 55, column: 31, scope: !6)
!48 = !DILocation(line: 60, column: 35, scope: !6)
!49 = !DILocation(line: 60, column: 42, scope: !6)
!50 = !DILocation(line: 60, column: 95, scope: !6)
!51 = !DILocation(line: 61, column: 46, scope: !6)
!52 = !DILocation(line: 61, column: 39, scope: !6)
!53 = !DILocation(line: 61, column: 56, scope: !6)
!54 = !DILocation(line: 65, column: 24, scope: !6)
!55 = !DILocation(line: 66, column: 29, scope: !6)
!56 = !DILocation(line: 61, column: 118, scope: !6)
!57 = !DILocation(line: 66, column: 53, scope: !6)
!58 = !DILocation(line: 54, column: 4, scope: !6)
