$date
	Sat Oct 22 20:18:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#63859
b1101 !
1"
#63862
b1101 &
b1101 %
1$
#63863
0"
#63866
b101000 &
b101000 %
#63870
b10100 &
b10100 %
#63874
b1010 &
b1010 %
#63878
b101 &
b101 %
#63882
b10000 &
b10000 %
#63886
b1000 &
b1000 %
#63890
b100 &
b100 %
#63894
b10 &
b10 %
#63898
b1 &
b1 %
1#
#63902
b0 &
0#
b0 %
0$
#1058540
b100 !
1"
#1058542
b100 &
b100 %
1$
#1058543
0"
#1058546
b10 &
b10 %
#1058550
b1 &
1#
b1 %
#1058554
b0 &
b0 %
0#
0$
#2111655
b11100 !
1"
#2111658
b11100 &
b11100 %
1$
#2111659
0"
#2111662
b1110 &
b1110 %
#2111666
b111 &
b111 %
#2111670
b10110 &
b10110 %
#2111674
b1011 &
b1011 %
#2111678
b100010 &
b100010 %
#2111682
b10001 &
b10001 %
#2111686
b110100 &
b110100 %
#2111690
b11010 &
b11010 %
#2111694
b1101 &
b1101 %
#2111698
b101000 &
b101000 %
#2111702
b10100 &
b10100 %
#2111706
b1010 &
b1010 %
#2111710
b101 &
b101 %
#2111714
b10000 &
b10000 %
#2111718
b1000 &
b1000 %
#2111722
b100 &
b100 %
#2111726
b10 &
b10 %
#2111730
b1 &
b1 %
1#
#2111734
b0 &
0#
b0 %
0$
#4500012
