Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Aug 08 11:19:52 2024
| Host         : msts-elec running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DES_timing_summary_routed.rpt -rpx DES_timing_summary_routed.rpx
| Design       : DES
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 122 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.269    -1292.681                     64                   64        0.574        0.000                      0                   64        4.500        0.000                       0                   185  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -21.269    -1292.681                     64                   64        0.574        0.000                      0                   64        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           64  Failing Endpoints,  Worst Slack      -21.269ns,  Total Violation    -1292.681ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.269ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        31.150ns  (logic 4.548ns (14.600%)  route 26.602ns (85.400%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.117    22.424    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.548 r  inner_register2/data_out[19]_i_3/O
                         net (fo=5, routed)           0.323    22.871    inner_register2/inner_feistel/round_9/sbox_out[8]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    22.995 r  inner_register2/data_out[62]_i_14/O
                         net (fo=4, routed)           0.985    23.980    inner_register2/inner_feistel/round_10/sbox_in[20]
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124    24.104 r  inner_register2/data_out[62]_i_3/O
                         net (fo=7, routed)           0.567    24.671    inner_register2/inner_feistel/round_10/sbox_out[15]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.795 r  inner_register2/data_out[61]_i_18/O
                         net (fo=4, routed)           0.990    25.785    inner_register2/inner_feistel/round_11/sbox_in[35]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    25.909 r  inner_register2/data_out[59]_i_4/O
                         net (fo=7, routed)           0.612    26.522    inner_register2/inner_feistel/round_11/sbox_out[23]
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    26.646 r  inner_register2/data_out[32]_i_17/O
                         net (fo=4, routed)           1.133    27.779    inner_register2/inner_feistel/round_12/sbox_in[13]
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124    27.903 r  inner_register2/data_out[32]_i_4/O
                         net (fo=5, routed)           0.435    28.338    inner_register2/inner_feistel/round_12/sbox_out[10]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124    28.462 r  inner_register2/data_out[57]_i_23/O
                         net (fo=4, routed)           1.234    29.696    inner_register2/inner_feistel/round_13/sbox_in[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.820 r  inner_register2/data_out[57]_i_5/O
                         net (fo=5, routed)           0.711    30.531    inner_register2/inner_feistel/round_13/sbox_out[7]
    SLICE_X46Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.655 r  inner_register2/data_out[50]_i_26/O
                         net (fo=4, routed)           0.966    31.622    inner_register2/inner_feistel/round_14/sbox_in[47]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    31.746 r  inner_register2/data_out[2]_i_5/O
                         net (fo=3, routed)           0.634    32.379    inner_register2/inner_feistel/round_14/sbox_out[30]
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.124    32.503 r  inner_register2/data_out[27]_i_34/O
                         net (fo=4, routed)           0.839    33.343    inner_register2/inner_feistel/round_15/sbox_in[24]
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.467 r  inner_register2/data_out[13]_i_6/O
                         net (fo=2, routed)           0.857    34.323    inner_register2/inner_feistel/round_15/sbox_out[17]
    SLICE_X44Y63         LUT6 (Prop_lut6_I4_O)        0.124    34.447 r  inner_register2/data_out[60]_i_33/O
                         net (fo=4, routed)           0.883    35.331    inner_register2/inner_feistel/round_16/sbox_in[33]
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124    35.455 r  inner_register2/data_out[60]_i_6/O
                         net (fo=1, routed)           0.154    35.609    inner_register2/inner_feistel/round_16/sbox_out[22]
    SLICE_X47Y66         LUT5 (Prop_lut5_I4_O)        0.124    35.733 r  inner_register2/data_out[60]_i_1/O
                         net (fo=1, routed)           0.000    35.733    inner_register3/D[60]
    SLICE_X47Y66         FDRE                                         r  inner_register3/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.431    14.218    inner_register3/CLK
    SLICE_X47Y66         FDRE                                         r  inner_register3/data_out_reg[60]/C
                         clock pessimism              0.249    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.032    14.464    inner_register3/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -35.733    
  -------------------------------------------------------------------
                         slack                                -21.269    

Slack (VIOLATED) :        -21.248ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        31.125ns  (logic 4.548ns (14.612%)  route 26.577ns (85.388%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 14.217 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.048    22.356    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.480 r  inner_register2/data_out[21]_i_3/O
                         net (fo=5, routed)           0.621    23.101    inner_register2/inner_feistel/round_9/sbox_out[9]
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.124    23.225 r  inner_register2/data_out[60]_i_14/O
                         net (fo=4, routed)           0.877    24.102    inner_register2/inner_feistel/round_10/sbox_in[32]
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.226 r  inner_register2/data_out[58]_i_3/O
                         net (fo=7, routed)           0.347    24.573    inner_register2/inner_feistel/round_10/sbox_out[23]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.124    24.697 r  inner_register2/data_out[57]_i_18/O
                         net (fo=4, routed)           1.049    25.746    inner_register2/inner_feistel/round_11/sbox_in[11]
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  inner_register2/data_out[29]_i_4/O
                         net (fo=7, routed)           0.786    26.656    inner_register2/inner_feistel/round_11/sbox_out[6]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    26.780 r  inner_register2/data_out[60]_i_19/O
                         net (fo=4, routed)           1.068    27.848    inner_register2/inner_feistel/round_12/sbox_in[31]
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  inner_register2/data_out[60]_i_4/O
                         net (fo=5, routed)           0.872    28.844    inner_register2/inner_feistel/round_12/sbox_out[22]
    SLICE_X44Y52         LUT4 (Prop_lut4_I2_O)        0.124    28.968 r  inner_register2/data_out[27]_i_23/O
                         net (fo=4, routed)           0.830    29.798    inner_register2/inner_feistel/round_13/sbox_in[25]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    29.922 r  inner_register2/data_out[7]_i_5/O
                         net (fo=5, routed)           0.541    30.463    inner_register2/inner_feistel/round_13/sbox_out[16]
    SLICE_X46Y52         LUT5 (Prop_lut5_I3_O)        0.124    30.587 r  inner_register2/data_out[50]_i_24/O
                         net (fo=4, routed)           1.012    31.598    inner_register2/inner_feistel/round_14/sbox_in[46]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124    31.722 r  inner_register2/data_out[4]_i_5/O
                         net (fo=3, routed)           0.335    32.057    inner_register2/inner_feistel/round_14/sbox_out[31]
    SLICE_X46Y57         LUT5 (Prop_lut5_I3_O)        0.124    32.181 r  inner_register2/data_out[61]_i_34/O
                         net (fo=4, routed)           1.283    33.464    inner_register2/inner_feistel/round_15/sbox_in[34]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.588 r  inner_register2/data_out[47]_i_6/O
                         net (fo=2, routed)           0.765    34.353    inner_register2/inner_feistel/round_15/sbox_out[20]
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.124    34.477 r  inner_register2/data_out[36]_i_32/O
                         net (fo=4, routed)           0.688    35.165    inner_register2/inner_feistel/round_16/sbox_in[39]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.124    35.289 r  inner_register2/data_out[10]_i_6/O
                         net (fo=1, routed)           0.294    35.583    inner_register2/inner_feistel/round_16/sbox_out[24]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.124    35.707 r  inner_register2/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000    35.707    inner_register3/D[10]
    SLICE_X44Y67         FDRE                                         r  inner_register3/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.430    14.217    inner_register3/CLK
    SLICE_X44Y67         FDRE                                         r  inner_register3/data_out_reg[10]/C
                         clock pessimism              0.249    14.466    
                         clock uncertainty           -0.035    14.431    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.029    14.460    inner_register3/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -35.707    
  -------------------------------------------------------------------
                         slack                                -21.248    

Slack (VIOLATED) :        -21.199ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        31.131ns  (logic 4.548ns (14.609%)  route 26.583ns (85.391%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 14.224 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.048    22.356    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.480 r  inner_register2/data_out[21]_i_3/O
                         net (fo=5, routed)           0.621    23.101    inner_register2/inner_feistel/round_9/sbox_out[9]
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.124    23.225 r  inner_register2/data_out[60]_i_14/O
                         net (fo=4, routed)           0.954    24.179    inner_register2/inner_feistel/round_10/sbox_in[32]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    24.303 r  inner_register2/data_out[60]_i_3/O
                         net (fo=7, routed)           0.530    24.833    inner_register2/inner_feistel/round_10/sbox_out[22]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.124    24.957 r  inner_register2/data_out[27]_i_17/O
                         net (fo=4, routed)           0.976    25.933    inner_register2/inner_feistel/round_11/sbox_in[25]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    26.057 r  inner_register2/data_out[27]_i_4/O
                         net (fo=7, routed)           0.522    26.579    inner_register2/inner_feistel/round_11/sbox_out[18]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    26.703 r  inner_register2/data_out[32]_i_22/O
                         net (fo=4, routed)           1.156    27.859    inner_register2/inner_feistel/round_12/sbox_in[17]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.983 r  inner_register2/data_out[30]_i_4/O
                         net (fo=5, routed)           0.287    28.269    inner_register2/inner_feistel/round_12/sbox_out[11]
    SLICE_X43Y63         LUT4 (Prop_lut4_I2_O)        0.124    28.393 r  inner_register2/data_out[51]_i_28/O
                         net (fo=4, routed)           1.168    29.562    inner_register2/inner_feistel/round_13/sbox_in[43]
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.686 r  inner_register2/data_out[3]_i_5/O
                         net (fo=5, routed)           0.555    30.241    inner_register2/inner_feistel/round_13/sbox_out[30]
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.365 r  inner_register2/data_out[62]_i_27/O
                         net (fo=4, routed)           1.233    31.598    inner_register2/inner_feistel/round_14/sbox_in[22]
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.722 r  inner_register2/data_out[62]_i_5/O
                         net (fo=3, routed)           0.466    32.187    inner_register2/inner_feistel/round_14/sbox_out[15]
    SLICE_X46Y52         LUT5 (Prop_lut5_I3_O)        0.124    32.311 r  inner_register2/data_out[37]_i_31/O
                         net (fo=4, routed)           1.136    33.448    inner_register2/inner_feistel/round_15/sbox_in[37]
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.572 r  inner_register2/data_out[15]_i_6/O
                         net (fo=2, routed)           0.669    34.240    inner_register2/inner_feistel/round_15/sbox_out[25]
    SLICE_X48Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.364 r  inner_register2/data_out[50]_i_29/O
                         net (fo=4, routed)           0.936    35.300    inner_register2/inner_feistel/round_16/sbox_in[45]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    35.424 r  inner_register2/data_out[2]_i_6/O
                         net (fo=1, routed)           0.165    35.589    inner_register2/inner_feistel/round_16/sbox_out[30]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.124    35.713 r  inner_register2/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    35.713    inner_register3/D[2]
    SLICE_X46Y57         FDRE                                         r  inner_register3/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.437    14.224    inner_register3/CLK
    SLICE_X46Y57         FDRE                                         r  inner_register3/data_out_reg[2]/C
                         clock pessimism              0.249    14.473    
                         clock uncertainty           -0.035    14.438    
    SLICE_X46Y57         FDRE (Setup_fdre_C_D)        0.077    14.515    inner_register3/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -35.713    
  -------------------------------------------------------------------
                         slack                                -21.199    

Slack (VIOLATED) :        -21.103ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        31.031ns  (logic 4.548ns (14.656%)  route 26.483ns (85.344%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.117    22.424    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.548 r  inner_register2/data_out[19]_i_3/O
                         net (fo=5, routed)           0.323    22.871    inner_register2/inner_feistel/round_9/sbox_out[8]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    22.995 r  inner_register2/data_out[62]_i_14/O
                         net (fo=4, routed)           0.985    23.980    inner_register2/inner_feistel/round_10/sbox_in[20]
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124    24.104 r  inner_register2/data_out[62]_i_3/O
                         net (fo=7, routed)           0.567    24.671    inner_register2/inner_feistel/round_10/sbox_out[15]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.795 r  inner_register2/data_out[61]_i_18/O
                         net (fo=4, routed)           0.990    25.785    inner_register2/inner_feistel/round_11/sbox_in[35]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    25.909 r  inner_register2/data_out[59]_i_4/O
                         net (fo=7, routed)           0.612    26.522    inner_register2/inner_feistel/round_11/sbox_out[23]
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    26.646 r  inner_register2/data_out[32]_i_17/O
                         net (fo=4, routed)           1.133    27.779    inner_register2/inner_feistel/round_12/sbox_in[13]
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124    27.903 r  inner_register2/data_out[32]_i_4/O
                         net (fo=5, routed)           0.435    28.338    inner_register2/inner_feistel/round_12/sbox_out[10]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124    28.462 r  inner_register2/data_out[57]_i_23/O
                         net (fo=4, routed)           1.234    29.696    inner_register2/inner_feistel/round_13/sbox_in[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.820 r  inner_register2/data_out[57]_i_5/O
                         net (fo=5, routed)           0.711    30.531    inner_register2/inner_feistel/round_13/sbox_out[7]
    SLICE_X46Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.655 r  inner_register2/data_out[50]_i_26/O
                         net (fo=4, routed)           0.966    31.622    inner_register2/inner_feistel/round_14/sbox_in[47]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    31.746 r  inner_register2/data_out[2]_i_5/O
                         net (fo=3, routed)           0.634    32.379    inner_register2/inner_feistel/round_14/sbox_out[30]
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.124    32.503 r  inner_register2/data_out[27]_i_34/O
                         net (fo=4, routed)           0.839    33.343    inner_register2/inner_feistel/round_15/sbox_in[24]
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.467 r  inner_register2/data_out[13]_i_6/O
                         net (fo=2, routed)           0.857    34.323    inner_register2/inner_feistel/round_15/sbox_out[17]
    SLICE_X44Y63         LUT6 (Prop_lut6_I4_O)        0.124    34.447 r  inner_register2/data_out[60]_i_33/O
                         net (fo=4, routed)           0.604    35.051    inner_register2/inner_feistel/round_16/sbox_in[33]
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    35.175 r  inner_register2/data_out[46]_i_6/O
                         net (fo=1, routed)           0.315    35.490    inner_register2/inner_feistel/round_16/sbox_out[20]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    35.614 r  inner_register2/data_out[46]_i_1/O
                         net (fo=1, routed)           0.000    35.614    inner_register3/D[46]
    SLICE_X46Y63         FDRE                                         r  inner_register3/data_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.433    14.220    inner_register3/CLK
    SLICE_X46Y63         FDRE                                         r  inner_register3/data_out_reg[46]/C
                         clock pessimism              0.249    14.469    
                         clock uncertainty           -0.035    14.434    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.077    14.511    inner_register3/data_out_reg[46]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -35.614    
  -------------------------------------------------------------------
                         slack                                -21.103    

Slack (VIOLATED) :        -21.102ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        31.032ns  (logic 4.548ns (14.656%)  route 26.484ns (85.344%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.117    22.424    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.548 r  inner_register2/data_out[19]_i_3/O
                         net (fo=5, routed)           0.323    22.871    inner_register2/inner_feistel/round_9/sbox_out[8]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    22.995 r  inner_register2/data_out[62]_i_14/O
                         net (fo=4, routed)           0.985    23.980    inner_register2/inner_feistel/round_10/sbox_in[20]
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124    24.104 r  inner_register2/data_out[62]_i_3/O
                         net (fo=7, routed)           0.567    24.671    inner_register2/inner_feistel/round_10/sbox_out[15]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.795 r  inner_register2/data_out[61]_i_18/O
                         net (fo=4, routed)           0.990    25.785    inner_register2/inner_feistel/round_11/sbox_in[35]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    25.909 r  inner_register2/data_out[59]_i_4/O
                         net (fo=7, routed)           0.612    26.522    inner_register2/inner_feistel/round_11/sbox_out[23]
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    26.646 r  inner_register2/data_out[32]_i_17/O
                         net (fo=4, routed)           1.133    27.779    inner_register2/inner_feistel/round_12/sbox_in[13]
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124    27.903 r  inner_register2/data_out[32]_i_4/O
                         net (fo=5, routed)           0.435    28.338    inner_register2/inner_feistel/round_12/sbox_out[10]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124    28.462 r  inner_register2/data_out[57]_i_23/O
                         net (fo=4, routed)           1.234    29.696    inner_register2/inner_feistel/round_13/sbox_in[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.820 r  inner_register2/data_out[57]_i_5/O
                         net (fo=5, routed)           0.711    30.531    inner_register2/inner_feistel/round_13/sbox_out[7]
    SLICE_X46Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.655 r  inner_register2/data_out[50]_i_26/O
                         net (fo=4, routed)           0.966    31.622    inner_register2/inner_feistel/round_14/sbox_in[47]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    31.746 r  inner_register2/data_out[2]_i_5/O
                         net (fo=3, routed)           0.634    32.379    inner_register2/inner_feistel/round_14/sbox_out[30]
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.124    32.503 r  inner_register2/data_out[27]_i_34/O
                         net (fo=4, routed)           0.839    33.343    inner_register2/inner_feistel/round_15/sbox_in[24]
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.467 r  inner_register2/data_out[13]_i_6/O
                         net (fo=2, routed)           0.857    34.323    inner_register2/inner_feistel/round_15/sbox_out[17]
    SLICE_X44Y63         LUT6 (Prop_lut6_I4_O)        0.124    34.447 r  inner_register2/data_out[60]_i_33/O
                         net (fo=4, routed)           0.608    35.056    inner_register2/inner_feistel/round_16/sbox_in[33]
    SLICE_X45Y65         LUT6 (Prop_lut6_I4_O)        0.124    35.180 r  inner_register2/data_out[40]_i_6/O
                         net (fo=1, routed)           0.311    35.491    inner_register2/inner_feistel/round_16/sbox_out[21]
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.124    35.615 r  inner_register2/data_out[40]_i_1/O
                         net (fo=1, routed)           0.000    35.615    inner_register3/D[40]
    SLICE_X42Y65         FDRE                                         r  inner_register3/data_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.431    14.218    inner_register3/CLK
    SLICE_X42Y65         FDRE                                         r  inner_register3/data_out_reg[40]/C
                         clock pessimism              0.249    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.081    14.513    inner_register3/data_out_reg[40]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -35.615    
  -------------------------------------------------------------------
                         slack                                -21.102    

Slack (VIOLATED) :        -21.006ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.894ns  (logic 4.548ns (14.721%)  route 26.346ns (85.279%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.117    22.424    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.548 r  inner_register2/data_out[19]_i_3/O
                         net (fo=5, routed)           0.323    22.871    inner_register2/inner_feistel/round_9/sbox_out[8]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    22.995 r  inner_register2/data_out[62]_i_14/O
                         net (fo=4, routed)           0.985    23.980    inner_register2/inner_feistel/round_10/sbox_in[20]
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124    24.104 r  inner_register2/data_out[62]_i_3/O
                         net (fo=7, routed)           0.567    24.671    inner_register2/inner_feistel/round_10/sbox_out[15]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.795 r  inner_register2/data_out[61]_i_18/O
                         net (fo=4, routed)           0.990    25.785    inner_register2/inner_feistel/round_11/sbox_in[35]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    25.909 r  inner_register2/data_out[59]_i_4/O
                         net (fo=7, routed)           0.612    26.522    inner_register2/inner_feistel/round_11/sbox_out[23]
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    26.646 r  inner_register2/data_out[32]_i_17/O
                         net (fo=4, routed)           1.133    27.779    inner_register2/inner_feistel/round_12/sbox_in[13]
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124    27.903 r  inner_register2/data_out[32]_i_4/O
                         net (fo=5, routed)           0.435    28.338    inner_register2/inner_feistel/round_12/sbox_out[10]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124    28.462 r  inner_register2/data_out[57]_i_23/O
                         net (fo=4, routed)           1.234    29.696    inner_register2/inner_feistel/round_13/sbox_in[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.820 r  inner_register2/data_out[57]_i_5/O
                         net (fo=5, routed)           0.711    30.531    inner_register2/inner_feistel/round_13/sbox_out[7]
    SLICE_X46Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.655 r  inner_register2/data_out[50]_i_26/O
                         net (fo=4, routed)           0.966    31.622    inner_register2/inner_feistel/round_14/sbox_in[47]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    31.746 r  inner_register2/data_out[2]_i_5/O
                         net (fo=3, routed)           0.634    32.379    inner_register2/inner_feistel/round_14/sbox_out[30]
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.124    32.503 r  inner_register2/data_out[27]_i_34/O
                         net (fo=4, routed)           0.612    33.115    inner_register2/inner_feistel/round_15/sbox_in[24]
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.239 r  inner_register2/data_out[27]_i_6/O
                         net (fo=3, routed)           0.194    33.433    inner_register2/inner_feistel/round_15/sbox_out[18]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    33.557 r  inner_register2/data_out[32]_i_34/O
                         net (fo=4, routed)           1.241    34.798    inner_register2/inner_feistel/round_16/sbox_in[17]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124    34.922 r  inner_register2/data_out[20]_i_6/O
                         net (fo=1, routed)           0.430    35.352    inner_register2/inner_feistel/round_16/sbox_out[9]
    SLICE_X48Y59         LUT5 (Prop_lut5_I4_O)        0.124    35.476 r  inner_register2/data_out[20]_i_1/O
                         net (fo=1, routed)           0.000    35.476    inner_register3/D[20]
    SLICE_X48Y59         FDRE                                         r  inner_register3/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.439    14.226    inner_register3/CLK
    SLICE_X48Y59         FDRE                                         r  inner_register3/data_out_reg[20]/C
                         clock pessimism              0.249    14.475    
                         clock uncertainty           -0.035    14.440    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.031    14.471    inner_register3/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -35.476    
  -------------------------------------------------------------------
                         slack                                -21.006    

Slack (VIOLATED) :        -20.999ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.890ns  (logic 4.548ns (14.723%)  route 26.342ns (85.277%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.228 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.048    22.356    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.480 r  inner_register2/data_out[21]_i_3/O
                         net (fo=5, routed)           0.621    23.101    inner_register2/inner_feistel/round_9/sbox_out[9]
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.124    23.225 r  inner_register2/data_out[60]_i_14/O
                         net (fo=4, routed)           0.954    24.179    inner_register2/inner_feistel/round_10/sbox_in[32]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    24.303 r  inner_register2/data_out[60]_i_3/O
                         net (fo=7, routed)           0.530    24.833    inner_register2/inner_feistel/round_10/sbox_out[22]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.124    24.957 r  inner_register2/data_out[27]_i_17/O
                         net (fo=4, routed)           0.976    25.933    inner_register2/inner_feistel/round_11/sbox_in[25]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    26.057 r  inner_register2/data_out[27]_i_4/O
                         net (fo=7, routed)           0.522    26.579    inner_register2/inner_feistel/round_11/sbox_out[18]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    26.703 r  inner_register2/data_out[32]_i_22/O
                         net (fo=4, routed)           1.156    27.859    inner_register2/inner_feistel/round_12/sbox_in[17]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.983 r  inner_register2/data_out[30]_i_4/O
                         net (fo=5, routed)           0.287    28.269    inner_register2/inner_feistel/round_12/sbox_out[11]
    SLICE_X43Y63         LUT4 (Prop_lut4_I2_O)        0.124    28.393 r  inner_register2/data_out[51]_i_28/O
                         net (fo=4, routed)           1.168    29.562    inner_register2/inner_feistel/round_13/sbox_in[43]
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.686 r  inner_register2/data_out[3]_i_5/O
                         net (fo=5, routed)           0.555    30.241    inner_register2/inner_feistel/round_13/sbox_out[30]
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.365 r  inner_register2/data_out[62]_i_27/O
                         net (fo=4, routed)           1.233    31.598    inner_register2/inner_feistel/round_14/sbox_in[22]
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.722 r  inner_register2/data_out[62]_i_5/O
                         net (fo=3, routed)           0.466    32.187    inner_register2/inner_feistel/round_14/sbox_out[15]
    SLICE_X46Y52         LUT5 (Prop_lut5_I3_O)        0.124    32.311 r  inner_register2/data_out[37]_i_31/O
                         net (fo=4, routed)           1.136    33.448    inner_register2/inner_feistel/round_15/sbox_in[37]
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.572 r  inner_register2/data_out[15]_i_6/O
                         net (fo=2, routed)           0.669    34.240    inner_register2/inner_feistel/round_15/sbox_out[25]
    SLICE_X48Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.364 r  inner_register2/data_out[50]_i_29/O
                         net (fo=4, routed)           0.702    35.066    inner_register2/inner_feistel/round_16/sbox_in[45]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.190 r  inner_register2/data_out[50]_i_6/O
                         net (fo=1, routed)           0.158    35.348    inner_register2/inner_feistel/round_16/sbox_out[29]
    SLICE_X48Y56         LUT5 (Prop_lut5_I4_O)        0.124    35.472 r  inner_register2/data_out[50]_i_1/O
                         net (fo=1, routed)           0.000    35.472    inner_register3/D[50]
    SLICE_X48Y56         FDRE                                         r  inner_register3/data_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441    14.228    inner_register3/CLK
    SLICE_X48Y56         FDRE                                         r  inner_register3/data_out_reg[50]/C
                         clock pessimism              0.249    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.031    14.473    inner_register3/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -35.472    
  -------------------------------------------------------------------
                         slack                                -20.999    

Slack (VIOLATED) :        -20.981ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.859ns  (logic 4.548ns (14.738%)  route 26.311ns (85.262%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 14.216 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.048    22.356    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.480 r  inner_register2/data_out[21]_i_3/O
                         net (fo=5, routed)           0.621    23.101    inner_register2/inner_feistel/round_9/sbox_out[9]
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.124    23.225 r  inner_register2/data_out[60]_i_14/O
                         net (fo=4, routed)           0.877    24.102    inner_register2/inner_feistel/round_10/sbox_in[32]
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.226 r  inner_register2/data_out[58]_i_3/O
                         net (fo=7, routed)           0.347    24.573    inner_register2/inner_feistel/round_10/sbox_out[23]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.124    24.697 r  inner_register2/data_out[57]_i_18/O
                         net (fo=4, routed)           1.049    25.746    inner_register2/inner_feistel/round_11/sbox_in[11]
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  inner_register2/data_out[29]_i_4/O
                         net (fo=7, routed)           0.786    26.656    inner_register2/inner_feistel/round_11/sbox_out[6]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    26.780 r  inner_register2/data_out[60]_i_19/O
                         net (fo=4, routed)           1.068    27.848    inner_register2/inner_feistel/round_12/sbox_in[31]
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  inner_register2/data_out[60]_i_4/O
                         net (fo=5, routed)           0.872    28.844    inner_register2/inner_feistel/round_12/sbox_out[22]
    SLICE_X44Y52         LUT4 (Prop_lut4_I2_O)        0.124    28.968 r  inner_register2/data_out[27]_i_23/O
                         net (fo=4, routed)           0.826    29.794    inner_register2/inner_feistel/round_13/sbox_in[25]
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    29.918 r  inner_register2/data_out[27]_i_5/O
                         net (fo=5, routed)           0.183    30.102    inner_register2/inner_feistel/round_13/sbox_out[18]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.124    30.226 r  inner_register2/data_out[32]_i_28/O
                         net (fo=4, routed)           1.222    31.448    inner_register2/inner_feistel/round_14/sbox_in[17]
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.572 r  inner_register2/data_out[20]_i_5/O
                         net (fo=2, routed)           0.299    31.870    inner_register2/inner_feistel/round_14/sbox_out[9]
    SLICE_X47Y59         LUT5 (Prop_lut5_I3_O)        0.124    31.994 r  inner_register2/data_out[61]_i_32/O
                         net (fo=4, routed)           1.140    33.135    inner_register2/inner_feistel/round_15/sbox_in[32]
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    33.259 r  inner_register2/data_out[61]_i_6/O
                         net (fo=3, routed)           0.623    33.882    inner_register2/inner_feistel/round_15/sbox_out[22]
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    34.006 r  inner_register2/data_out[26]_i_29/O
                         net (fo=4, routed)           0.923    34.929    inner_register2/inner_feistel/round_16/sbox_in[25]
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.053 r  inner_register2/data_out[12]_i_6/O
                         net (fo=1, routed)           0.264    35.317    inner_register2/inner_feistel/round_16/sbox_out[17]
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.124    35.441 r  inner_register2/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000    35.441    inner_register3/D[12]
    SLICE_X41Y67         FDRE                                         r  inner_register3/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.429    14.216    inner_register3/CLK
    SLICE_X41Y67         FDRE                                         r  inner_register3/data_out_reg[12]/C
                         clock pessimism              0.249    14.465    
                         clock uncertainty           -0.035    14.430    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031    14.461    inner_register3/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -35.441    
  -------------------------------------------------------------------
                         slack                                -20.981    

Slack (VIOLATED) :        -20.976ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.851ns  (logic 4.548ns (14.742%)  route 26.303ns (85.258%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 14.214 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.048    22.356    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.480 r  inner_register2/data_out[21]_i_3/O
                         net (fo=5, routed)           0.621    23.101    inner_register2/inner_feistel/round_9/sbox_out[9]
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.124    23.225 r  inner_register2/data_out[60]_i_14/O
                         net (fo=4, routed)           0.877    24.102    inner_register2/inner_feistel/round_10/sbox_in[32]
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.226 r  inner_register2/data_out[58]_i_3/O
                         net (fo=7, routed)           0.347    24.573    inner_register2/inner_feistel/round_10/sbox_out[23]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.124    24.697 r  inner_register2/data_out[57]_i_18/O
                         net (fo=4, routed)           1.049    25.746    inner_register2/inner_feistel/round_11/sbox_in[11]
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  inner_register2/data_out[29]_i_4/O
                         net (fo=7, routed)           0.786    26.656    inner_register2/inner_feistel/round_11/sbox_out[6]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    26.780 r  inner_register2/data_out[60]_i_19/O
                         net (fo=4, routed)           1.068    27.848    inner_register2/inner_feistel/round_12/sbox_in[31]
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  inner_register2/data_out[60]_i_4/O
                         net (fo=5, routed)           0.453    28.425    inner_register2/inner_feistel/round_12/sbox_out[22]
    SLICE_X43Y63         LUT4 (Prop_lut4_I2_O)        0.124    28.549 r  inner_register2/data_out[63]_i_24/O
                         net (fo=4, routed)           0.993    29.542    inner_register2/inner_feistel/round_13/sbox_in[23]
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.124    29.666 r  inner_register2/data_out[1]_i_5/O
                         net (fo=5, routed)           0.714    30.380    inner_register2/inner_feistel/round_13/sbox_out[13]
    SLICE_X46Y62         LUT5 (Prop_lut5_I3_O)        0.124    30.504 r  inner_register2/data_out[32]_i_27/O
                         net (fo=4, routed)           1.037    31.541    inner_register2/inner_feistel/round_14/sbox_in[12]
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.665 r  inner_register2/data_out[30]_i_5/O
                         net (fo=3, routed)           0.181    31.846    inner_register2/inner_feistel/round_14/sbox_out[11]
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.124    31.970 r  inner_register2/data_out[37]_i_29/O
                         net (fo=4, routed)           1.243    33.213    inner_register2/inner_feistel/round_15/sbox_in[41]
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.337 r  inner_register2/data_out[37]_i_6/O
                         net (fo=3, routed)           0.852    34.190    inner_register2/inner_feistel/round_15/sbox_out[27]
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    34.314 r  inner_register2/data_out[26]_i_32/O
                         net (fo=4, routed)           0.584    34.898    inner_register2/inner_feistel/round_16/sbox_in[28]
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124    35.022 r  inner_register2/data_out[8]_i_6/O
                         net (fo=1, routed)           0.287    35.309    inner_register2/inner_feistel/round_16/sbox_out[19]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    35.433 r  inner_register2/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    35.433    inner_register3/D[8]
    SLICE_X43Y68         FDRE                                         r  inner_register3/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.427    14.214    inner_register3/CLK
    SLICE_X43Y68         FDRE                                         r  inner_register3/data_out_reg[8]/C
                         clock pessimism              0.249    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.029    14.457    inner_register3/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -35.433    
  -------------------------------------------------------------------
                         slack                                -20.976    

Slack (VIOLATED) :        -20.974ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.851ns  (logic 4.548ns (14.742%)  route 26.303ns (85.258%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 14.214 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X29Y58         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.038 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          0.731     5.769    inner_register2/plaintext_w[7]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  inner_register2/data_out[51]_i_36/O
                         net (fo=4, routed)           1.275     7.168    inner_register2/inner_feistel/round_1/sbox_in[46]
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  inner_register2/data_out[51]_i_7/O
                         net (fo=5, routed)           0.330     7.622    inner_register2/inner_feistel/round_1/sbox_out[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  inner_register2/data_out[32]_i_38/O
                         net (fo=4, routed)           0.970     8.716    inner_register2/inner_feistel/round_2/sbox_in[14]
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  inner_register2/data_out[32]_i_7/O
                         net (fo=9, routed)           0.503     9.343    inner_register2/inner_feistel/round_2/sbox_out[10]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.467 r  inner_register2/data_out[53]_i_44/O
                         net (fo=4, routed)           1.149    10.616    inner_register2/inner_feistel/round_3/sbox_in[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  inner_register2/data_out[39]_i_8/O
                         net (fo=7, routed)           0.482    11.223    inner_register2/inner_feistel/round_3/sbox_out[3]
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.347 r  inner_register2/data_out[50]_i_45/O
                         net (fo=4, routed)           1.189    12.536    inner_register2/inner_feistel/round_4/sbox_in[42]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.660 r  inner_register2/data_out[4]_i_8/O
                         net (fo=7, routed)           0.552    13.212    inner_register2/inner_feistel/round_4/sbox_out[31]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  inner_register2/data_out[37]_i_48/O
                         net (fo=4, routed)           1.115    14.451    inner_register2/inner_feistel/round_5/sbox_in[36]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  inner_register2/data_out[25]_i_9/O
                         net (fo=5, routed)           0.708    15.283    inner_register2/inner_feistel/round_5/sbox_out[26]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  inner_register2/data_out[52]_i_51/O
                         net (fo=4, routed)           1.022    16.429    inner_register2/inner_feistel/round_6/sbox_in[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.553 r  inner_register2/data_out[34]_i_9/O
                         net (fo=5, routed)           0.494    17.046    inner_register2/inner_feistel/round_6/sbox_out[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.170 r  inner_register2/data_out[63]_i_53/O
                         net (fo=4, routed)           1.601    18.772    inner_register2/inner_feistel/round_7/sbox_in[18]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.896 r  inner_register2/data_out[45]_i_10/O
                         net (fo=2, routed)           0.319    19.215    inner_register2/inner_feistel/round_7/sbox_out[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  inner_register2/data_out[26]_i_55/O
                         net (fo=4, routed)           1.235    20.573    inner_register2/inner_feistel/round_8/sbox_in[27]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  inner_register2/data_out[26]_i_10/O
                         net (fo=3, routed)           0.486    21.183    inner_register2/inner_feistel/round_8/sbox_out[18]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.307 r  inner_register2/data_out[33]_i_16/O
                         net (fo=4, routed)           1.117    22.424    inner_register2/inner_feistel/round_9/sbox_in[17]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.548 r  inner_register2/data_out[19]_i_3/O
                         net (fo=5, routed)           0.323    22.871    inner_register2/inner_feistel/round_9/sbox_out[8]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    22.995 r  inner_register2/data_out[62]_i_14/O
                         net (fo=4, routed)           0.985    23.980    inner_register2/inner_feistel/round_10/sbox_in[20]
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124    24.104 r  inner_register2/data_out[62]_i_3/O
                         net (fo=7, routed)           0.567    24.671    inner_register2/inner_feistel/round_10/sbox_out[15]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.795 r  inner_register2/data_out[61]_i_18/O
                         net (fo=4, routed)           0.990    25.785    inner_register2/inner_feistel/round_11/sbox_in[35]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    25.909 r  inner_register2/data_out[59]_i_4/O
                         net (fo=7, routed)           0.612    26.522    inner_register2/inner_feistel/round_11/sbox_out[23]
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    26.646 r  inner_register2/data_out[32]_i_17/O
                         net (fo=4, routed)           1.133    27.779    inner_register2/inner_feistel/round_12/sbox_in[13]
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124    27.903 r  inner_register2/data_out[32]_i_4/O
                         net (fo=5, routed)           0.435    28.338    inner_register2/inner_feistel/round_12/sbox_out[10]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124    28.462 r  inner_register2/data_out[57]_i_23/O
                         net (fo=4, routed)           1.234    29.696    inner_register2/inner_feistel/round_13/sbox_in[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.820 r  inner_register2/data_out[57]_i_5/O
                         net (fo=5, routed)           0.711    30.531    inner_register2/inner_feistel/round_13/sbox_out[7]
    SLICE_X46Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.655 r  inner_register2/data_out[50]_i_26/O
                         net (fo=4, routed)           0.973    31.628    inner_register2/inner_feistel/round_14/sbox_in[47]
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.752 r  inner_register2/data_out[48]_i_5/O
                         net (fo=2, routed)           0.167    31.919    inner_register2/inner_feistel/round_14/sbox_out[28]
    SLICE_X47Y58         LUT5 (Prop_lut5_I3_O)        0.124    32.043 r  inner_register2/data_out[53]_i_29/O
                         net (fo=4, routed)           1.168    33.212    inner_register2/inner_feistel/round_15/sbox_in[2]
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    33.336 r  inner_register2/data_out[53]_i_6/O
                         net (fo=2, routed)           0.740    34.075    inner_register2/inner_feistel/round_15/sbox_out[1]
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    34.199 r  inner_register2/data_out[26]_i_30/O
                         net (fo=4, routed)           0.827    35.026    inner_register2/inner_feistel/round_16/sbox_in[26]
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124    35.150 r  inner_register2/data_out[26]_i_6/O
                         net (fo=1, routed)           0.159    35.309    inner_register2/inner_feistel/round_16/sbox_out[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.124    35.433 r  inner_register2/data_out[26]_i_1/O
                         net (fo=1, routed)           0.000    35.433    inner_register3/D[26]
    SLICE_X40Y68         FDRE                                         r  inner_register3/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.427    14.214    inner_register3/CLK
    SLICE_X40Y68         FDRE                                         r  inner_register3/data_out_reg[26]/C
                         clock pessimism              0.249    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)        0.031    14.459    inner_register3/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -35.433    
  -------------------------------------------------------------------
                         slack                                -20.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 inner_register2/plaintext_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.231ns (24.701%)  route 0.704ns (75.299%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.407    inner_register2/CLK
    SLICE_X32Y64         FDRE                                         r  inner_register2/plaintext_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  inner_register2/plaintext_reg[60]/Q
                         net (fo=9, routed)           0.326     1.874    inner_register2/plaintext_w[60]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.919 r  inner_register2/data_out[61]_i_2/O
                         net (fo=9, routed)           0.378     2.298    inner_register2/inner_feistel/r_plntxt[6][16]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.343 r  inner_register2/data_out[61]_i_1/O
                         net (fo=1, routed)           0.000     2.343    inner_register3/D[61]
    SLICE_X45Y56         FDRE                                         r  inner_register3/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.929    inner_register3/CLK
    SLICE_X45Y56         FDRE                                         r  inner_register3/data_out_reg[61]/C
                         clock pessimism             -0.251     1.677    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.091     1.768    inner_register3/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.276ns (27.641%)  route 0.723ns (72.359%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.412    inner_register1/CLK
    SLICE_X33Y51         FDRE                                         r  inner_register1/key_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  inner_register1/key_r_reg[17]/Q
                         net (fo=15, routed)          0.552     2.105    inner_register2/Q[14]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  inner_register2/data_out[62]_i_34/O
                         net (fo=4, routed)           0.119     2.269    inner_register2/inner_feistel/round_16/sbox_in[21]
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     2.314 r  inner_register2/data_out[62]_i_6/O
                         net (fo=1, routed)           0.052     2.366    inner_register2/inner_feistel/round_16/sbox_out[15]
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.045     2.411 r  inner_register2/data_out[62]_i_1/O
                         net (fo=1, routed)           0.000     2.411    inner_register3/D[62]
    SLICE_X43Y52         FDRE                                         r  inner_register3/data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.929    inner_register3/CLK
    SLICE_X43Y52         FDRE                                         r  inner_register3/data_out_reg[62]/C
                         clock pessimism             -0.251     1.677    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.092     1.769    inner_register3/data_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.276ns (26.340%)  route 0.772ns (73.660%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register1/CLK
    SLICE_X31Y57         FDRE                                         r  inner_register1/key_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  inner_register1/key_r_reg[14]/Q
                         net (fo=15, routed)          0.427     1.979    inner_register2/Q[12]
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.024 r  inner_register2/data_out[51]_i_29/O
                         net (fo=4, routed)           0.168     2.191    inner_register2/inner_feistel/round_15/sbox_in[45]
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.045     2.236 r  inner_register2/data_out[5]_i_6/O
                         net (fo=3, routed)           0.177     2.413    inner_register2/inner_feistel/round_15/sbox_out[31]
    SLICE_X46Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.458 r  inner_register2/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.458    inner_register3/D[5]
    SLICE_X46Y61         FDRE                                         r  inner_register3/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.927    inner_register3/CLK
    SLICE_X46Y61         FDRE                                         r  inner_register3/data_out_reg[5]/C
                         clock pessimism             -0.251     1.675    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.120     1.795    inner_register3/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.276ns (24.522%)  route 0.850ns (75.478%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register1/CLK
    SLICE_X31Y57         FDRE                                         r  inner_register1/key_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  inner_register1/key_r_reg[14]/Q
                         net (fo=15, routed)          0.427     1.979    inner_register2/Q[12]
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.024 r  inner_register2/data_out[51]_i_29/O
                         net (fo=4, routed)           0.251     2.275    inner_register2/inner_feistel/round_15/sbox_in[45]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.045     2.320 r  inner_register2/data_out[3]_i_6/O
                         net (fo=3, routed)           0.171     2.491    inner_register2/inner_feistel/round_15/sbox_out[30]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.536 r  inner_register2/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.536    inner_register3/D[3]
    SLICE_X42Y61         FDRE                                         r  inner_register3/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.829     1.926    inner_register3/CLK
    SLICE_X42Y61         FDRE                                         r  inner_register3/data_out_reg[3]/C
                         clock pessimism             -0.251     1.674    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     1.795    inner_register3/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.276ns (24.533%)  route 0.849ns (75.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.411    inner_register1/CLK
    SLICE_X35Y52         FDRE                                         r  inner_register1/key_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  inner_register1/key_r_reg[11]/Q
                         net (fo=15, routed)          0.669     2.221    inner_register2/Q[9]
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.266 r  inner_register2/data_out[52]_i_33/O
                         net (fo=4, routed)           0.121     2.388    inner_register2/inner_feistel/round_16/sbox_in[5]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.433 r  inner_register2/data_out[38]_i_6/O
                         net (fo=1, routed)           0.059     2.492    inner_register2/inner_feistel/round_16/sbox_out[3]
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.045     2.537 r  inner_register2/data_out[38]_i_1/O
                         net (fo=1, routed)           0.000     2.537    inner_register3/D[38]
    SLICE_X44Y51         FDRE                                         r  inner_register3/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.930    inner_register3/CLK
    SLICE_X44Y51         FDRE                                         r  inner_register3/data_out_reg[38]/C
                         clock pessimism             -0.251     1.678    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.091     1.769    inner_register3/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.299ns (26.328%)  route 0.837ns (73.672%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.558     1.408    inner_register1/CLK
    SLICE_X34Y60         FDRE                                         r  inner_register1/key_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.572 r  inner_register1/key_r_reg[62]/Q
                         net (fo=15, routed)          0.652     2.224    inner_register2/Q[54]
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.045     2.269 r  inner_register2/data_out[26]_i_33/O
                         net (fo=4, routed)           0.127     2.396    inner_register2/inner_feistel/round_16/sbox_in[29]
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.441 r  inner_register2/data_out[26]_i_6/O
                         net (fo=1, routed)           0.058     2.499    inner_register2/inner_feistel/round_16/sbox_out[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.544 r  inner_register2/data_out[26]_i_1/O
                         net (fo=1, routed)           0.000     2.544    inner_register3/D[26]
    SLICE_X40Y68         FDRE                                         r  inner_register3/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.822     1.919    inner_register3/CLK
    SLICE_X40Y68         FDRE                                         r  inner_register3/data_out_reg[26]/C
                         clock pessimism             -0.251     1.667    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.092     1.759    inner_register3/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 inner_register2/plaintext_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.231ns (19.983%)  route 0.925ns (80.017%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.407    inner_register2/CLK
    SLICE_X37Y64         FDRE                                         r  inner_register2/plaintext_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  inner_register2/plaintext_reg[45]/Q
                         net (fo=6, routed)           0.532     2.081    inner_register2/plaintext_w[45]
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.045     2.126 r  inner_register2/data_out[44]_i_2/O
                         net (fo=4, routed)           0.393     2.518    inner_register2/inner_feistel/r_plntxt[7][18]
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.563 r  inner_register2/data_out[44]_i_1/O
                         net (fo=1, routed)           0.000     2.563    inner_register3/D[44]
    SLICE_X43Y49         FDRE                                         r  inner_register3/data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.931    inner_register3/CLK
    SLICE_X43Y49         FDRE                                         r  inner_register3/data_out_reg[44]/C
                         clock pessimism             -0.246     1.684    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092     1.776    inner_register3/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.276ns (24.214%)  route 0.864ns (75.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.406    inner_register1/CLK
    SLICE_X35Y64         FDRE                                         r  inner_register1/key_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  inner_register1/key_r_reg[20]/Q
                         net (fo=15, routed)          0.591     2.139    inner_register2/Q[17]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.184 r  inner_register2/data_out[26]_i_31/O
                         net (fo=4, routed)           0.222     2.405    inner_register2/inner_feistel/round_16/sbox_in[27]
    SLICE_X41Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.450 r  inner_register2/data_out[6]_i_6/O
                         net (fo=1, routed)           0.051     2.501    inner_register2/inner_feistel/round_16/sbox_out[16]
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.546 r  inner_register2/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.546    inner_register3/D[6]
    SLICE_X41Y68         FDRE                                         r  inner_register3/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.822     1.919    inner_register3/CLK
    SLICE_X41Y68         FDRE                                         r  inner_register3/data_out_reg[6]/C
                         clock pessimism             -0.251     1.667    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.091     1.758    inner_register3/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.276ns (23.429%)  route 0.902ns (76.571%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.411    inner_register1/CLK
    SLICE_X35Y52         FDRE                                         r  inner_register1/key_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  inner_register1/key_r_reg[11]/Q
                         net (fo=15, routed)          0.669     2.221    inner_register2/Q[9]
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.266 r  inner_register2/data_out[52]_i_33/O
                         net (fo=4, routed)           0.182     2.448    inner_register2/inner_feistel/round_16/sbox_in[5]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.493 r  inner_register2/data_out[34]_i_6/O
                         net (fo=1, routed)           0.051     2.545    inner_register2/inner_feistel/round_16/sbox_out[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.045     2.590 r  inner_register2/data_out[34]_i_1/O
                         net (fo=1, routed)           0.000     2.590    inner_register3/D[34]
    SLICE_X45Y51         FDRE                                         r  inner_register3/data_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.930    inner_register3/CLK
    SLICE_X45Y51         FDRE                                         r  inner_register3/data_out_reg[34]/C
                         clock pessimism             -0.251     1.678    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.091     1.769    inner_register3/data_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inner_register3/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.276ns (23.425%)  route 0.902ns (76.575%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.406    inner_register1/CLK
    SLICE_X35Y64         FDRE                                         r  inner_register1/key_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  inner_register1/key_r_reg[20]/Q
                         net (fo=15, routed)          0.591     2.139    inner_register2/Q[17]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.184 r  inner_register2/data_out[26]_i_31/O
                         net (fo=4, routed)           0.229     2.412    inner_register2/inner_feistel/round_16/sbox_in[27]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.457 r  inner_register2/data_out[12]_i_6/O
                         net (fo=1, routed)           0.082     2.540    inner_register2/inner_feistel/round_16/sbox_out[17]
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.045     2.585 r  inner_register2/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.585    inner_register3/D[12]
    SLICE_X41Y67         FDRE                                         r  inner_register3/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.822     1.920    inner_register3/CLK
    SLICE_X41Y67         FDRE                                         r  inner_register3/data_out_reg[12]/C
                         clock pessimism             -0.251     1.668    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.092     1.760    inner_register3/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.824    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   inner_register2/plaintext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   inner_register2/plaintext_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y57   inner_register2/plaintext_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y62   inner_register2/plaintext_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y63   inner_register2/plaintext_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y60   inner_register2/plaintext_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y67   inner_register3/data_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y49   inner_register3/data_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y66   inner_register3/data_out_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y62   inner_register2/plaintext_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y63   inner_register2/plaintext_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y51   inner_register3/data_out_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y51   inner_register3/data_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y59   inner_register3/data_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y57   inner_register3/data_out_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   inner_register3/data_out_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y68   inner_register3/data_out_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   inner_register3/data_out_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y52   inner_register3/data_out_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   inner_register2/plaintext_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67   inner_register3/data_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   inner_register3/data_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   inner_register3/data_out_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   inner_register3/data_out_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y57   inner_register3/data_out_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   inner_register3/data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   inner_register2/plaintext_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   inner_register3/data_out_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   inner_register3/data_out_reg[44]/C



