 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_Filter
Version: S-2021.06-SP4
Date   : Mon Nov 20 19:11:22 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: x_reg_2__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DOUT_s_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Filter         5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                   Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  x_reg_2__1_/CK (DFFR_X1)                                0.00       0.00 r
  x_reg_2__1_/Q (DFFR_X1)                                 0.12       0.12 r
  mult_59_I3_U315/Z (XOR2_X1)                             0.09       0.21 r
  mult_59_I3_U338/ZN (INV_X1)                             0.03       0.25 f
  mult_59_I3_U313/ZN (NAND2_X1)                           0.04       0.28 r
  mult_59_I3_U212/Z (BUF_X1)                              0.06       0.34 r
  mult_59_I3_U372/ZN (OAI22_X1)                           0.04       0.38 f
  mult_59_I3_U50/S (FA_X1)                                0.11       0.50 f
  mult_59_I3_U339/ZN (INV_X1)                             0.03       0.52 r
  mult_59_I3_U283/ZN (OR2_X1)                             0.04       0.56 r
  mult_59_I3_U285/ZN (NAND3_X1)                           0.03       0.59 f
  mult_59_I3_U311/ZN (NAND2_X1)                           0.03       0.62 r
  mult_59_I3_U251/ZN (AND3_X1)                            0.06       0.68 r
  mult_59_I3_U437/ZN (OAI222_X1)                          0.05       0.73 f
  mult_59_I3_U260/ZN (NAND2_X1)                           0.03       0.76 r
  mult_59_I3_U250/ZN (AND3_X1)                            0.07       0.83 r
  mult_59_I3_U224/ZN (OAI222_X1)                          0.05       0.88 f
  mult_59_I3_U239/ZN (NAND2_X1)                           0.04       0.91 r
  mult_59_I3_U218/ZN (NAND3_X1)                           0.04       0.95 f
  mult_59_I3_U244/ZN (NAND2_X1)                           0.04       1.00 r
  mult_59_I3_U233/ZN (NAND3_X1)                           0.04       1.04 f
  mult_59_I3_U263/Z (XOR2_X1)                             0.07       1.11 f
  add_4_root_add_0_root_add_65_G7_U1_2/CO (FA_X1)         0.10       1.21 f    mo 
  add_4_root_add_0_root_add_65_G7_U1_3/CO (FA_X1)         0.10       1.31 f    mo 
  add_4_root_add_0_root_add_65_G7_U4/ZN (NAND2_X1)        0.03       1.34 r
  add_4_root_add_0_root_add_65_G7_U6/ZN (NAND3_X1)        0.04       1.38 f
  add_4_root_add_0_root_add_65_G7_U1_5/CO (FA_X1)         0.10       1.48 f    mo 
  add_4_root_add_0_root_add_65_G7_U10/ZN (NAND2_X1)       0.03       1.51 r
  add_4_root_add_0_root_add_65_G7_U12/ZN (NAND3_X1)       0.05       1.56 f
  add_4_root_add_0_root_add_65_G7_U16/ZN (NAND2_X1)       0.04       1.60 r
  add_4_root_add_0_root_add_65_G7_U18/ZN (NAND3_X1)       0.04       1.63 f
  add_4_root_add_0_root_add_65_G7_U1_8/S (FA_X1)          0.14       1.77 r    mo 
  add_2_root_add_0_root_add_65_G7_U1_8/S (FA_X1)          0.12       1.89 f    mo 
  add_0_root_add_0_root_add_65_G7_U1_8/S (FA_X1)          0.15       2.04 r    mo 
  U443/ZN (NAND2_X1)                                      0.03       2.06 f
  U437/ZN (NAND2_X1)                                      0.03       2.09 r
  DOUT_s_reg_8_/D (DFFR_X1)                               0.01       2.10 r
  data arrival time                                                  2.10

  clock CLK (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  clock uncertainty                                      -0.07       2.13
  DOUT_s_reg_8_/CK (DFFR_X1)                              0.00       2.13 r
  library setup time                                     -0.03       2.10
  data required time                                                 2.10
  -----------------------------------------------------------------------------------------------
  data required time                                                 2.10
  data arrival time                                                 -2.10
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
