<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.179490</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x1976680: i16 = rotl 0x1bac7e8, 0x1bac9f0
  0x1bac7e8: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x1786308, 0x19764e0, undef:i64
    0x19764e0: i64 = add 0x1bacd30, 0x1976478
      0x1bacd30: i64 = bitcast 0x1bacb28
        0x1bacb28: v2i32 = BUILD_VECTOR 0x1bac920, 0x1bacac0
          0x1bac920: i32 = extract_vector_elt 0x19767b8, Constant:i32&lt;2&gt;
            0x19767b8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1786308, 0x1baccc8, undef:i64
              0x1baccc8: i64 = AssertAlign 0x1bad070
                0x1bad070: i64,ch = CopyFromReg 0x1786308, Register:i64 %3
                  0x1975f98: i64 = Register %3
              0x1bac718: i64 = undef
            0x1bacf38: i32 = Constant&lt;2&gt;
          0x1bacac0: i32 = extract_vector_elt 0x19767b8, Constant:i32&lt;3&gt;
            0x19767b8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1786308, 0x1baccc8, undef:i64
              0x1baccc8: i64 = AssertAlign 0x1bad070
                0x1bad070: i64,ch = CopyFromReg 0x1786308, Register:i64 %3
                  0x1975f98: i64 = Register %3
              0x1bac718: i64 = undef
            0x1baca58: i32 = Constant&lt;3&gt;
      0x1976478: i64 = shl 0x1bac6b0, Constant:i32&lt;1&gt;
        0x1bac6b0: i64,i1 = MAD_U64_U32 0x1bad3b0, 0x1bacb90, 0x1976340
          0x1bad3b0: i32 = and 0x1bad2e0, Constant:i32&lt;65535&gt;
            0x1bad2e0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1786308, 0x1bad278, undef:i64
              0x1bad278: i64 = add nuw 0x1bad1a8, Constant:i64&lt;4&gt;
                0x1bad1a8: i64 = AssertAlign 0x1976958
                  0x1976958: i64,ch = CopyFromReg 0x1786308, Register:i64 %2

                0x1bad210: i64 = Constant&lt;4&gt;
              0x1bac718: i64 = undef
            0x1bad348: i32 = Constant&lt;65535&gt;
          0x1bacb90: i32,ch = CopyFromReg 0x1786308, Register:i32 %4
            0x19760d0: i32 = Register %4
          0x1976340: i64 = add nuw nsw 0x1bac8b8, 0x19762d8
            0x1bac8b8: i64 = zero_extend 0x1976618
              0x1976618: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1786308, 0x1bad4e8, undef:i64
                0x1bad4e8: i64 = add 0x1975e60, Constant:i64&lt;28&gt;
                  0x1975e60: i64 = AssertAlign 0x1bad070

                  0x19768f0: i64 = Constant&lt;28&gt;
                0x1bac718: i64 = undef
            0x19762d8: i64 = zero_extend 0x1976068
              0x1976068: i32 = AssertZext 0x1bad008, ValueType:ch:i10
                0x1bad008: i32,ch = CopyFromReg 0x1786308, Register:i32 %0
                  0x19761a0: i32 = Register %0
        0x1bace68: i32 = Constant&lt;1&gt;
    0x1bac718: i64 = undef
  0x1bac9f0: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x1786308, 0x19765b0, undef:i64
    0x19765b0: i64 = add 0x1bac850, 0x1976478
      0x1bac850: i64 = bitcast 0x1bacfa0
        0x1bacfa0: v2i32 = BUILD_VECTOR 0x1975ec8, 0x1baced0
          0x1975ec8: i32 = extract_vector_elt 0x1bac780, Constant:i32&lt;0&gt;
            0x1bac780: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1786308, 0x1bac648, undef:i64
              0x1bac648: i64 = add nuw 0x1baccc8, Constant:i64&lt;16&gt;
                0x1baccc8: i64 = AssertAlign 0x1bad070
                  0x1bad070: i64,ch = CopyFromReg 0x1786308, Register:i64 %3

                0x1bac5e0: i64 = Constant&lt;16&gt;
              0x1bac718: i64 = undef
            0x1bacd98: i32 = Constant&lt;0&gt;
          0x1baced0: i32 = extract_vector_elt 0x1bac780, Constant:i32&lt;1&gt;
            0x1bac780: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1786308, 0x1bac648, undef:i64
              0x1bac648: i64 = add nuw 0x1baccc8, Constant:i64&lt;16&gt;
                0x1baccc8: i64 = AssertAlign 0x1bad070
                  0x1bad070: i64,ch = CopyFromReg 0x1786308, Register:i64 %3

                0x1bac5e0: i64 = Constant&lt;16&gt;
              0x1bac718: i64 = undef
            0x1bace68: i32 = Constant&lt;1&gt;
      0x1976478: i64 = shl 0x1bac6b0, Constant:i32&lt;1&gt;
        0x1bac6b0: i64,i1 = MAD_U64_U32 0x1bad3b0, 0x1bacb90, 0x1976340
          0x1bad3b0: i32 = and 0x1bad2e0, Constant:i32&lt;65535&gt;
            0x1bad2e0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1786308, 0x1bad278, undef:i64
              0x1bad278: i64 = add nuw 0x1bad1a8, Constant:i64&lt;4&gt;
                0x1bad1a8: i64 = AssertAlign 0x1976958
                  0x1976958: i64,ch = CopyFromReg 0x1786308, Register:i64 %2

                0x1bad210: i64 = Constant&lt;4&gt;
              0x1bac718: i64 = undef
            0x1bad348: i32 = Constant&lt;65535&gt;
          0x1bacb90: i32,ch = CopyFromReg 0x1786308, Register:i32 %4
            0x19760d0: i32 = Register %4
          0x1976340: i64 = add nuw nsw 0x1bac8b8, 0x19762d8
            0x1bac8b8: i64 = zero_extend 0x1976618
              0x1976618: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1786308, 0x1bad4e8, undef:i64
                0x1bad4e8: i64 = add 0x1975e60, Constant:i64&lt;28&gt;
                  0x1975e60: i64 = AssertAlign 0x1bad070

                  0x19768f0: i64 = Constant&lt;28&gt;
                0x1bac718: i64 = undef
            0x19762d8: i64 = zero_extend 0x1976068
              0x1976068: i32 = AssertZext 0x1bad008, ValueType:ch:i10
                0x1bad008: i32,ch = CopyFromReg 0x1786308, Register:i32 %0
                  0x19761a0: i32 = Register %0
        0x1bace68: i32 = Constant&lt;1&gt;
    0x1bac718: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
