#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Oct 30 22:02:23 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sun Oct 30 22:02:59 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  40.000       {0 20}         Declared              4722           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     25.000 MHz      35.327 MHz         40.000         28.307         11.693
 jtag_TCK_Inferred            1.000 MHz     118.540 MHz       1000.000          8.436        495.782
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.693       0.000              0          22581
 jtag_TCK_Inferred      jtag_TCK_Inferred          495.782       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.198       0.000              0          22581
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.271       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     32.640       0.000              0           1625
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.744       0.000              0           1625
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.011       0.000              0           4722
 jtag_TCK_Inferred                                 499.503       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.588       0.000              0          22581
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.631       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.245       0.000              0          22581
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.309       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     33.591       0.000              0           1625
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.675       0.000              0           1625
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            19.055       0.000              0           4722
 jtag_TCK_Inferred                                 499.422       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/u_gen_ram/ram_3_30_2/gateop/WD
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.404
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.840       4.404         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_144/Q1                    tco                   0.261       4.665 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=166)      0.446       5.111         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_98_140/Y0                    td                    0.214       5.325 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=144)      0.435       5.760         u_tinyriscv_core/ex_csr_we_o
 CLMA_98_144/Y2                    td                    0.284       6.044 r       u_tinyriscv_core/u_csr_reg/N101_4/gateop_perm/Z
                                   net (fanout=2)        0.428       6.472         u_tinyriscv_core/u_csr_reg/_N20633
 CLMA_98_141/Y0                    td                    0.214       6.686 r       u_tinyriscv_core/u_csr_reg/N100_2/gateop_perm/Z
                                   net (fanout=96)       1.266       7.952         u_tinyriscv_core/u_csr_reg/_N20636
 CLMA_126_136/Y0                   td                    0.282       8.234 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_5/gateop/F
                                   net (fanout=1)        0.262       8.496         u_tinyriscv_core/u_csr_reg/_N22479
 CLMA_126_136/Y1                   td                    0.169       8.665 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_7/gateop_perm/Z
                                   net (fanout=1)        1.298       9.963         u_tinyriscv_core/u_csr_reg/_N22481
 CLMA_106_160/Y0                   td                    0.383      10.346 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.264      10.610         u_tinyriscv_core/csr_ex_data_o [17]
 CLMA_106_160/Y1                   td                    0.276      10.886 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_33_5/gateop_perm/Z
                                   net (fanout=5)        1.864      12.750         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [33]
 CLMA_42_156/Y6CD                  td                    0.128      12.878 r       CLKROUTE_85/Z    
                                   net (fanout=1)        0.757      13.635         _N684            
                                                         0.442      14.077 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_8/gateop_A2/Cout
                                                         0.000      14.077         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [18]
 CLMA_54_176/COUT                  td                    0.097      14.174 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.174         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [22]
                                                         0.060      14.234 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      14.234         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_54_180/Y3                    td                    0.340      14.574 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        1.209      15.783         _N6              
 CLMA_58_157/Y3                    td                    0.276      16.059 r       u_tinyriscv_core/u_exu/N87_4_3/gateop_perm/Z
                                   net (fanout=1)        0.922      16.981         u_tinyriscv_core/u_exu/_N22074
 CLMA_58_181/Y2                    td                    0.284      17.265 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.472      17.737         u_tinyriscv_core/_N18977
 CLMA_58_169/Y2                    td                    0.165      17.902 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        0.429      18.331         u_tinyriscv_core/_N22683
 CLMA_58_172/Y0                    td                    0.383      18.714 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.477      19.191         u_tinyriscv_core/u_ifu/_N23806
 CLMA_66_172/Y1                    td                    0.209      19.400 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=15)       1.128      20.528         u_tinyriscv_core/u_ifu/N44
 CLMA_66_168/Y0                    td                    0.164      20.692 r       u_rib/N74_31_4/gateop/F
                                   net (fanout=1)        0.455      21.147         u_rib/mux_m_addr [31]
 CLMA_70_172/Y0                    td                    0.164      21.311 r       u_rib/N351/gateop/Z
                                   net (fanout=2)        0.263      21.574         u_rib/N351       
 CLMA_70_172/Y1                    td                    0.169      21.743 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.262      22.005         u_rib/_N20407    
 CLMA_70_172/Y2                    td                    0.165      22.170 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=94)       1.155      23.325         u_rib/slave_sel [1]
 CLMA_30_196/Y0                    td                    0.214      23.539 r       u_rib/N138_10/gateop_perm/Z
                                   net (fanout=1)        0.425      23.964         u_rib/N138 [10]  
 CLMA_30_200/Y1                    td                    0.382      24.346 r       u_rib/N169_42_4/gateop_perm/Z
                                   net (fanout=1)        0.262      24.608         u_rib/_N22140    
 CLMA_30_201/Y1                    td                    0.169      24.777 r       u_rib/N169_42_5/gateop_perm/Z
                                   net (fanout=6)        0.266      25.043         u_rib/mux_s_data [10]
 CLMA_30_201/Y2                    td                    0.216      25.259 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[2]/gateop_perm/Z
                                   net (fanout=2)        2.071      27.330         u_tinyriscv_core/u_exu/u_exu_mem/_N7139
 CLMA_66_256/Y6CD                  td                    0.383      27.713 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[2]_muxf6_perm/Z
                                   net (fanout=7)        2.216      29.929         _N7459           
 CLMA_106_297/Y0                   td                    0.282      30.211 r       u_rib/N239_38/gateop_perm/Z
                                   net (fanout=64)       2.461      32.672         s1_data_o[2]     
 CLMS_26_337/AD                                                            r       u_ram/u_gen_ram/ram_3_30_2/gateop/WD

 Data arrival time                                                  32.672         Logic Levels: 25 
                                                                                   Logic: 6.775ns(23.967%), Route: 21.493ns(76.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.560      43.752         ntclkbufg_1      
 CLMS_26_337/CLK                                                           r       u_ram/u_gen_ram/ram_3_30_2/gateop/WCLK
 clock pessimism                                         0.372      44.124                          
 clock uncertainty                                      -0.050      44.074                          

 Setup time                                              0.291      44.365                          

 Data required time                                                 44.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.365                          
 Data arrival time                                                 -32.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/u_gen_ram/ram_3_36_2/gateop/WD
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.404
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.840       4.404         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_144/Q1                    tco                   0.261       4.665 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=166)      0.446       5.111         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_98_140/Y0                    td                    0.214       5.325 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=144)      0.435       5.760         u_tinyriscv_core/ex_csr_we_o
 CLMA_98_144/Y2                    td                    0.284       6.044 r       u_tinyriscv_core/u_csr_reg/N101_4/gateop_perm/Z
                                   net (fanout=2)        0.428       6.472         u_tinyriscv_core/u_csr_reg/_N20633
 CLMA_98_141/Y0                    td                    0.214       6.686 r       u_tinyriscv_core/u_csr_reg/N100_2/gateop_perm/Z
                                   net (fanout=96)       1.266       7.952         u_tinyriscv_core/u_csr_reg/_N20636
 CLMA_126_136/Y0                   td                    0.282       8.234 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_5/gateop/F
                                   net (fanout=1)        0.262       8.496         u_tinyriscv_core/u_csr_reg/_N22479
 CLMA_126_136/Y1                   td                    0.169       8.665 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_7/gateop_perm/Z
                                   net (fanout=1)        1.298       9.963         u_tinyriscv_core/u_csr_reg/_N22481
 CLMA_106_160/Y0                   td                    0.383      10.346 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.264      10.610         u_tinyriscv_core/csr_ex_data_o [17]
 CLMA_106_160/Y1                   td                    0.276      10.886 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_33_5/gateop_perm/Z
                                   net (fanout=5)        1.864      12.750         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [33]
 CLMA_42_156/Y6CD                  td                    0.128      12.878 r       CLKROUTE_85/Z    
                                   net (fanout=1)        0.757      13.635         _N684            
                                                         0.442      14.077 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_8/gateop_A2/Cout
                                                         0.000      14.077         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [18]
 CLMA_54_176/COUT                  td                    0.097      14.174 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.174         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [22]
                                                         0.060      14.234 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      14.234         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_54_180/Y3                    td                    0.340      14.574 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        1.209      15.783         _N6              
 CLMA_58_157/Y3                    td                    0.276      16.059 r       u_tinyriscv_core/u_exu/N87_4_3/gateop_perm/Z
                                   net (fanout=1)        0.922      16.981         u_tinyriscv_core/u_exu/_N22074
 CLMA_58_181/Y2                    td                    0.284      17.265 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.472      17.737         u_tinyriscv_core/_N18977
 CLMA_58_169/Y2                    td                    0.165      17.902 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        0.429      18.331         u_tinyriscv_core/_N22683
 CLMA_58_172/Y0                    td                    0.383      18.714 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.477      19.191         u_tinyriscv_core/u_ifu/_N23806
 CLMA_66_172/Y1                    td                    0.209      19.400 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=15)       1.128      20.528         u_tinyriscv_core/u_ifu/N44
 CLMA_66_168/Y0                    td                    0.164      20.692 r       u_rib/N74_31_4/gateop/F
                                   net (fanout=1)        0.455      21.147         u_rib/mux_m_addr [31]
 CLMA_70_172/Y0                    td                    0.164      21.311 r       u_rib/N351/gateop/Z
                                   net (fanout=2)        0.263      21.574         u_rib/N351       
 CLMA_70_172/Y1                    td                    0.169      21.743 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.262      22.005         u_rib/_N20407    
 CLMA_70_172/Y2                    td                    0.165      22.170 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=94)       1.155      23.325         u_rib/slave_sel [1]
 CLMA_30_196/Y0                    td                    0.214      23.539 r       u_rib/N138_10/gateop_perm/Z
                                   net (fanout=1)        0.425      23.964         u_rib/N138 [10]  
 CLMA_30_200/Y1                    td                    0.382      24.346 r       u_rib/N169_42_4/gateop_perm/Z
                                   net (fanout=1)        0.262      24.608         u_rib/_N22140    
 CLMA_30_201/Y1                    td                    0.169      24.777 r       u_rib/N169_42_5/gateop_perm/Z
                                   net (fanout=6)        0.266      25.043         u_rib/mux_s_data [10]
 CLMA_30_201/Y2                    td                    0.216      25.259 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[2]/gateop_perm/Z
                                   net (fanout=2)        2.071      27.330         u_tinyriscv_core/u_exu/u_exu_mem/_N7139
 CLMA_66_256/Y6CD                  td                    0.383      27.713 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[2]_muxf6_perm/Z
                                   net (fanout=7)        2.216      29.929         _N7459           
 CLMA_106_297/Y0                   td                    0.282      30.211 r       u_rib/N239_38/gateop_perm/Z
                                   net (fanout=64)       2.277      32.488         s1_data_o[2]     
 CLMS_18_317/AD                                                            r       u_ram/u_gen_ram/ram_3_36_2/gateop/WD

 Data arrival time                                                  32.488         Logic Levels: 25 
                                                                                   Logic: 6.775ns(24.124%), Route: 21.309ns(75.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.541      43.733         ntclkbufg_1      
 CLMS_18_317/CLK                                                           r       u_ram/u_gen_ram/ram_3_36_2/gateop/WCLK
 clock pessimism                                         0.372      44.105                          
 clock uncertainty                                      -0.050      44.055                          

 Setup time                                              0.291      44.346                          

 Data required time                                                 44.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.346                          
 Data arrival time                                                 -32.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/u_gen_ram/ram_3_19_2/gateop/WD
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.404
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.840       4.404         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_144/Q1                    tco                   0.261       4.665 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=166)      0.446       5.111         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_98_140/Y0                    td                    0.214       5.325 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=144)      0.435       5.760         u_tinyriscv_core/ex_csr_we_o
 CLMA_98_144/Y2                    td                    0.284       6.044 r       u_tinyriscv_core/u_csr_reg/N101_4/gateop_perm/Z
                                   net (fanout=2)        0.428       6.472         u_tinyriscv_core/u_csr_reg/_N20633
 CLMA_98_141/Y0                    td                    0.214       6.686 r       u_tinyriscv_core/u_csr_reg/N100_2/gateop_perm/Z
                                   net (fanout=96)       1.266       7.952         u_tinyriscv_core/u_csr_reg/_N20636
 CLMA_126_136/Y0                   td                    0.282       8.234 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_5/gateop/F
                                   net (fanout=1)        0.262       8.496         u_tinyriscv_core/u_csr_reg/_N22479
 CLMA_126_136/Y1                   td                    0.169       8.665 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_7/gateop_perm/Z
                                   net (fanout=1)        1.298       9.963         u_tinyriscv_core/u_csr_reg/_N22481
 CLMA_106_160/Y0                   td                    0.383      10.346 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.264      10.610         u_tinyriscv_core/csr_ex_data_o [17]
 CLMA_106_160/Y1                   td                    0.276      10.886 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_33_5/gateop_perm/Z
                                   net (fanout=5)        1.864      12.750         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [33]
 CLMA_42_156/Y6CD                  td                    0.128      12.878 r       CLKROUTE_85/Z    
                                   net (fanout=1)        0.757      13.635         _N684            
                                                         0.442      14.077 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_8/gateop_A2/Cout
                                                         0.000      14.077         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [18]
 CLMA_54_176/COUT                  td                    0.097      14.174 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.174         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [22]
                                                         0.060      14.234 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      14.234         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_54_180/Y3                    td                    0.340      14.574 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        1.209      15.783         _N6              
 CLMA_58_157/Y3                    td                    0.276      16.059 r       u_tinyriscv_core/u_exu/N87_4_3/gateop_perm/Z
                                   net (fanout=1)        0.922      16.981         u_tinyriscv_core/u_exu/_N22074
 CLMA_58_181/Y2                    td                    0.284      17.265 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.472      17.737         u_tinyriscv_core/_N18977
 CLMA_58_169/Y2                    td                    0.165      17.902 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        0.429      18.331         u_tinyriscv_core/_N22683
 CLMA_58_172/Y0                    td                    0.383      18.714 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.477      19.191         u_tinyriscv_core/u_ifu/_N23806
 CLMA_66_172/Y1                    td                    0.209      19.400 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=15)       1.128      20.528         u_tinyriscv_core/u_ifu/N44
 CLMA_66_168/Y0                    td                    0.164      20.692 r       u_rib/N74_31_4/gateop/F
                                   net (fanout=1)        0.455      21.147         u_rib/mux_m_addr [31]
 CLMA_70_172/Y0                    td                    0.164      21.311 r       u_rib/N351/gateop/Z
                                   net (fanout=2)        0.263      21.574         u_rib/N351       
 CLMA_70_172/Y1                    td                    0.169      21.743 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.262      22.005         u_rib/_N20407    
 CLMA_70_172/Y2                    td                    0.165      22.170 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=94)       1.155      23.325         u_rib/slave_sel [1]
 CLMA_30_196/Y0                    td                    0.214      23.539 r       u_rib/N138_10/gateop_perm/Z
                                   net (fanout=1)        0.425      23.964         u_rib/N138 [10]  
 CLMA_30_200/Y1                    td                    0.382      24.346 r       u_rib/N169_42_4/gateop_perm/Z
                                   net (fanout=1)        0.262      24.608         u_rib/_N22140    
 CLMA_30_201/Y1                    td                    0.169      24.777 r       u_rib/N169_42_5/gateop_perm/Z
                                   net (fanout=6)        0.266      25.043         u_rib/mux_s_data [10]
 CLMA_30_201/Y2                    td                    0.216      25.259 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[2]/gateop_perm/Z
                                   net (fanout=2)        2.071      27.330         u_tinyriscv_core/u_exu/u_exu_mem/_N7139
 CLMA_66_256/Y6CD                  td                    0.383      27.713 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[2]_muxf6_perm/Z
                                   net (fanout=7)        2.216      29.929         _N7459           
 CLMA_106_297/Y0                   td                    0.282      30.211 r       u_rib/N239_38/gateop_perm/Z
                                   net (fanout=64)       2.248      32.459         s1_data_o[2]     
 CLMS_26_281/AD                                                            r       u_ram/u_gen_ram/ram_3_19_2/gateop/WD

 Data arrival time                                                  32.459         Logic Levels: 25 
                                                                                   Logic: 6.775ns(24.149%), Route: 21.280ns(75.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.560      43.752         ntclkbufg_1      
 CLMS_26_281/CLK                                                           r       u_ram/u_gen_ram/ram_3_19_2/gateop/WCLK
 clock pessimism                                         0.372      44.124                          
 clock uncertainty                                      -0.050      44.074                          

 Setup time                                              0.291      44.365                          

 Data required time                                                 44.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.365                          
 Data arrival time                                                 -32.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.435
  Launch Clock Delay      :  3.785
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.593       3.785         ntclkbufg_1      
 CLMA_90_124/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/CLK

 CLMA_90_124/Q1                    tco                   0.223       4.008 f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.237       4.245         u_tinyriscv_core/ie_dec_pc_o [24]
 CLMA_90_120/M1                                                            f       u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/D

 Data arrival time                                                   4.245         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.871       4.435         ntclkbufg_1      
 CLMA_90_120/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/CLK
 clock pessimism                                        -0.372       4.063                          
 clock uncertainty                                       0.000       4.063                          

 Hold time                                              -0.016       4.047                          

 Data required time                                                  4.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.047                          
 Data arrival time                                                  -4.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.556       3.748         ntclkbufg_1      
 CLMA_86_32/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_32/Q1                     tco                   0.223       3.971 f       u_jtag_top/u_jtag_dm/rx/recv_data[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.297       4.268         u_jtag_top/u_jtag_dm/rx_data [6]
 CLMA_82_32/M0                                                             f       u_jtag_top/u_jtag_dm/rx_data_r[6]/opit_0/D

 Data arrival time                                                   4.268         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.885%), Route: 0.297ns(57.115%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.837       4.401         ntclkbufg_1      
 CLMA_82_32/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[6]/opit_0/CLK
 clock pessimism                                        -0.372       4.029                          
 clock uncertainty                                       0.000       4.029                          

 Hold time                                              -0.016       4.013                          

 Data required time                                                  4.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.013                          
 Data arrival time                                                  -4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_ifu/pc[15]/opit_0_L6Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_ifu/pc_dff/qout_r[15]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.581       3.773         ntclkbufg_1      
 CLMA_130_121/CLK                                                          r       u_tinyriscv_core/u_ifu/pc[15]/opit_0_L6Q_perm/CLK

 CLMA_130_121/Y2                   tco                   0.281       4.054 f       u_tinyriscv_core/u_ifu/pc[15]/opit_0_L6Q_perm/Q
                                   net (fanout=4)        0.255       4.309         m0_addr_i[15]    
 CLMA_130_129/M2                                                           f       u_tinyriscv_core/u_ifu/pc_dff/qout_r[15]/opit_0_inv/D

 Data arrival time                                                   4.309         Logic Levels: 0  
                                                                                   Logic: 0.281ns(52.425%), Route: 0.255ns(47.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.854       4.418         ntclkbufg_1      
 CLMA_130_129/CLK                                                          r       u_tinyriscv_core/u_ifu/pc_dff/qout_r[15]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.046                          
 clock uncertainty                                       0.000       4.046                          

 Hold time                                              -0.016       4.030                          

 Data required time                                                  4.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.030                          
 Data arrival time                                                  -4.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  6.027
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.836     504.236         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.236 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.791     506.027         ntclkbufg_0      
 CLMA_98_40/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_40/Q0                     tco                   0.241     506.268 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.764     507.032         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_37/Y1                     td                    0.382     507.414 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.812     508.226         u_jtag_top/u_jtag_driver/N282
 CLMA_82_37/Y1                     td                    0.169     508.395 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.344     509.739         u_jtag_top/u_jtag_driver/_N20560
 CLMA_42_48/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.739         Logic Levels: 2  
                                                                                   Logic: 0.792ns(21.336%), Route: 2.920ns(78.664%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.519    1003.636         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.636 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.512    1005.148         ntclkbufg_0      
 CLMA_42_48/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.600    1005.748                          
 clock uncertainty                                      -0.050    1005.698                          

 Setup time                                             -0.177    1005.521                          

 Data required time                                               1005.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.521                          
 Data arrival time                                                -509.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L1
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.160
  Launch Clock Delay      :  6.027
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.836     504.236         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.236 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.791     506.027         ntclkbufg_0      
 CLMA_98_40/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_40/Q0                     tco                   0.241     506.268 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.764     507.032         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_37/Y1                     td                    0.382     507.414 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.402     508.816         u_jtag_top/u_jtag_driver/N282
 CLMA_50_45/Y1                     td                    0.382     509.198 r       u_jtag_top/u_jtag_driver/N118_27[21]/gateop_perm/Z
                                   net (fanout=1)        0.444     509.642         u_jtag_top/u_jtag_driver/N118 [21]
 CLMA_58_49/A1                                                             r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L1

 Data arrival time                                                 509.642         Logic Levels: 2  
                                                                                   Logic: 1.005ns(27.801%), Route: 2.610ns(72.199%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.519    1003.636         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.636 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.524    1005.160         ntclkbufg_0      
 CLMA_58_49/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.600    1005.760                          
 clock uncertainty                                      -0.050    1005.710                          

 Setup time                                             -0.248    1005.462                          

 Data required time                                               1005.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.462                          
 Data arrival time                                                -509.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L3
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  6.027
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.836     504.236         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.236 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.791     506.027         ntclkbufg_0      
 CLMA_98_40/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_40/Q0                     tco                   0.241     506.268 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.764     507.032         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_37/Y1                     td                    0.382     507.414 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.439     508.853         u_jtag_top/u_jtag_driver/N282
 CLMA_42_45/Y1                     td                    0.382     509.235 r       u_jtag_top/u_jtag_driver/N118_27[28]/gateop_perm/Z
                                   net (fanout=1)        0.290     509.525         u_jtag_top/u_jtag_driver/N118 [28]
 CLMA_46_44/B3                                                             r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L3

 Data arrival time                                                 509.525         Logic Levels: 2  
                                                                                   Logic: 1.005ns(28.731%), Route: 2.493ns(71.269%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.519    1003.636         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.636 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.520    1005.156         ntclkbufg_0      
 CLMA_46_44/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.600    1005.756                          
 clock uncertainty                                      -0.050    1005.706                          

 Setup time                                             -0.341    1005.365                          

 Data required time                                               1005.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.365                          
 Data arrival time                                                -509.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[24]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.113
  Launch Clock Delay      :  5.178
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.519       3.636         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.636 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.542       5.178         ntclkbufg_0      
 CLMA_78_48/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_48/Q1                     tco                   0.223       5.401 f       u_jtag_top/u_jtag_driver/rx/recv_data[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.314       5.715         u_jtag_top/u_jtag_driver/rx_data [24]
 CLMA_86_40/M2                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[24]/opit_0_inv/D

 Data arrival time                                                   5.715         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.527%), Route: 0.314ns(58.473%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.990       4.289         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.289 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.824       6.113         ntclkbufg_0      
 CLMA_86_40/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[24]/opit_0_inv/CLK
 clock pessimism                                        -0.653       5.460                          
 clock uncertainty                                       0.000       5.460                          

 Hold time                                              -0.016       5.444                          

 Data required time                                                  5.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.444                          
 Data arrival time                                                  -5.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.098
  Launch Clock Delay      :  5.167
  Clock Pessimism Removal :  -0.898

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.519       3.636         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.636 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       5.167         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_41/Q0                     tco                   0.224       5.391 r       u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       5.528         u_jtag_top/u_jtag_driver/rx_data [17]
 CLMA_30_40/M2                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D

 Data arrival time                                                   5.528         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.990       4.289         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.289 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.809       6.098         ntclkbufg_0      
 CLMA_30_40/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/CLK
 clock pessimism                                        -0.898       5.200                          
 clock uncertainty                                       0.000       5.200                          

 Hold time                                              -0.012       5.188                          

 Data required time                                                  5.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.188                          
 Data arrival time                                                  -5.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.075
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  -0.898

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.519       3.636         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.636 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.508       5.144         ntclkbufg_0      
 CLMA_50_65/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_65/Q0                     tco                   0.224       5.368 r       u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.506         u_jtag_top/u_jtag_driver/rx_data [32]
 CLMA_50_64/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/D

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.990       4.289         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.289 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.786       6.075         ntclkbufg_0      
 CLMA_50_64/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/CLK
 clock pessimism                                        -0.898       5.177                          
 clock uncertainty                                       0.000       5.177                          

 Hold time                                              -0.012       5.165                          

 Data required time                                                  5.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.165                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=218)      1.905       6.564         jtag_rst_n       
 CLMA_58_88/Y1                     td                    0.276       6.840 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      4.477      11.317         gpio_0/N9        
 DRM_122_332/RSTA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.317         Logic Levels: 1  
                                                                                   Logic: 0.537ns(7.761%), Route: 6.382ns(92.239%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.561      43.753         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.125                          
 clock uncertainty                                      -0.050      44.075                          

 Recovery time                                          -0.118      43.957                          

 Data required time                                                 43.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.957                          
 Data arrival time                                                 -11.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=218)      1.905       6.564         jtag_rst_n       
 CLMA_58_88/Y1                     td                    0.276       6.840 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      4.502      11.342         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.342         Logic Levels: 1  
                                                                                   Logic: 0.537ns(7.733%), Route: 6.407ns(92.267%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.586      43.778         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.150                          
 clock uncertainty                                      -0.050      44.100                          

 Recovery time                                          -0.118      43.982                          

 Data required time                                                 43.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.982                          
 Data arrival time                                                 -11.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[18]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.730
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=218)      1.905       6.564         jtag_rst_n       
 CLMA_58_88/Y1                     td                    0.276       6.840 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      4.283      11.123         gpio_0/N9        
 CLMA_138_317/RS                                                           r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[18]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.123         Logic Levels: 1  
                                                                                   Logic: 0.537ns(7.985%), Route: 6.188ns(92.015%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.538      43.730         ntclkbufg_1      
 CLMA_138_317/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      44.102                          
 clock uncertainty                                      -0.050      44.052                          

 Recovery time                                          -0.277      43.775                          

 Data required time                                                 43.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.775                          
 Data arrival time                                                 -11.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.394
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.544       3.736         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_58_88/Q0                     tco                   0.223       3.959 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.144       4.103         u_rst_ctrl/jtag_rst_r [4]
 CLMA_58_88/Y1                     td                    0.154       4.257 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      0.257       4.514         gpio_0/N9        
 DRM_62_84/RSTB[0]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.514         Logic Levels: 1  
                                                                                   Logic: 0.377ns(48.458%), Route: 0.401ns(51.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.830       4.394         ntclkbufg_1      
 DRM_62_84/CLKB[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.796                          
 clock uncertainty                                       0.000       3.796                          

 Removal time                                           -0.026       3.770                          

 Data required time                                                  3.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.770                          
 Data arrival time                                                  -4.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.544       3.736         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_58_88/Q0                     tco                   0.223       3.959 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.144       4.103         u_rst_ctrl/jtag_rst_r [4]
 CLMA_58_88/Y1                     td                    0.154       4.257 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      0.279       4.536         gpio_0/N9        
 DRM_62_84/RSTA[0]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.536         Logic Levels: 1  
                                                                                   Logic: 0.377ns(47.125%), Route: 0.423ns(52.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.835       4.399         ntclkbufg_1      
 DRM_62_84/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.598       3.801                          
 clock uncertainty                                       0.000       3.801                          

 Removal time                                           -0.053       3.748                          

 Data required time                                                  3.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.748                          
 Data arrival time                                                  -4.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.544       3.736         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_58_88/Q0                     tco                   0.223       3.959 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.144       4.103         u_rst_ctrl/jtag_rst_r [4]
 CLMA_58_88/Y1                     td                    0.154       4.257 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      0.658       4.915         gpio_0/N9        
 DRM_62_124/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.915         Logic Levels: 1  
                                                                                   Logic: 0.377ns(31.976%), Route: 0.802ns(68.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.855       4.419         ntclkbufg_1      
 DRM_62_124/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.372       4.047                          
 clock uncertainty                                       0.000       4.047                          

 Removal time                                           -0.026       4.021                          

 Data required time                                                  4.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.021                          
 Data arrival time                                                  -4.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.894                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.858       4.422         ntclkbufg_1      
 CLMA_30_265/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_30_265/Q0                    tco                   0.258       4.680 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        2.950       7.630         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.122       7.752 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.752         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788      10.540 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084      10.624         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                  10.624         Logic Levels: 2  
                                                                                   Logic: 3.168ns(51.080%), Route: 3.034ns(48.920%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.836       4.236         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.236 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.790       6.026         ntclkbufg_0      
 CLMA_106_36/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_106_36/Q0                    tco                   0.239       6.265 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        0.948       7.213         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       7.335 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.335         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      10.123 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.183         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.183         Logic Levels: 2  
                                                                                   Logic: 3.149ns(75.752%), Route: 1.008ns(24.248%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.815       4.379         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_42_92/Q0                     tco                   0.261       4.640 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.472       5.112         jtag_halt_req_o  
 CLMA_46_108/Y0                    td                    0.174       5.286 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.697       6.983         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       7.105 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.105         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788       9.893 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.054         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.054         Logic Levels: 3  
                                                                                   Logic: 3.345ns(58.943%), Route: 2.330ns(41.057%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.397       1.571         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.571         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.500%), Route: 0.542ns(34.500%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.397       1.571         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.571         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.500%), Route: 0.542ns(34.500%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.935       0.994 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.994         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.094       1.088 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.861       1.949         nt_jtag_TMS      
 CLMA_114_40/C3                                                            r       u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.949         Logic Levels: 2  
                                                                                   Logic: 1.029ns(52.796%), Route: 0.920ns(47.204%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/u_gen_ram/ram_3_30_2/gateop/WD
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.563
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.496       3.563         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_144/Q1                    tco                   0.209       3.772 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=166)      0.376       4.148         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_98_140/Y0                    td                    0.171       4.319 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=144)      0.375       4.694         u_tinyriscv_core/ex_csr_we_o
 CLMA_98_144/Y2                    td                    0.227       4.921 r       u_tinyriscv_core/u_csr_reg/N101_4/gateop_perm/Z
                                   net (fanout=2)        0.362       5.283         u_tinyriscv_core/u_csr_reg/_N20633
 CLMA_98_141/Y0                    td                    0.192       5.475 f       u_tinyriscv_core/u_csr_reg/N100_2/gateop_perm/Z
                                   net (fanout=96)       0.945       6.420         u_tinyriscv_core/u_csr_reg/_N20636
 CLMA_126_136/Y0                   td                    0.226       6.646 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_5/gateop/F
                                   net (fanout=1)        0.241       6.887         u_tinyriscv_core/u_csr_reg/_N22479
 CLMA_126_136/Y1                   td                    0.143       7.030 f       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_7/gateop_perm/Z
                                   net (fanout=1)        1.011       8.041         u_tinyriscv_core/u_csr_reg/_N22481
 CLMA_106_160/Y0                   td                    0.308       8.349 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.243       8.592         u_tinyriscv_core/csr_ex_data_o [17]
 CLMA_106_160/Y1                   td                    0.217       8.809 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_33_5/gateop_perm/Z
                                   net (fanout=5)        1.861      10.670         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [33]
 CLMA_42_156/Y6CD                  td                    0.090      10.760 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.551      11.311         _N684            
                                                         0.355      11.666 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_8/gateop_A2/Cout
                                                         0.000      11.666         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [18]
 CLMA_54_176/COUT                  td                    0.083      11.749 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.749         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [22]
                                                         0.055      11.804 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      11.804         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_54_180/Y3                    td                    0.272      12.076 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        0.884      12.960         _N6              
 CLMA_58_157/Y3                    td                    0.221      13.181 r       u_tinyriscv_core/u_exu/N87_4_3/gateop_perm/Z
                                   net (fanout=1)        0.697      13.878         u_tinyriscv_core/u_exu/_N22074
 CLMA_58_181/Y2                    td                    0.227      14.105 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.371      14.476         u_tinyriscv_core/_N18977
 CLMA_58_169/Y2                    td                    0.132      14.608 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        0.359      14.967         u_tinyriscv_core/_N22683
 CLMA_58_172/Y0                    td                    0.308      15.275 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.400      15.675         u_tinyriscv_core/u_ifu/_N23806
 CLMA_66_172/Y1                    td                    0.167      15.842 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=15)       0.879      16.721         u_tinyriscv_core/u_ifu/N44
 CLMA_66_168/Y0                    td                    0.131      16.852 r       u_rib/N74_31_4/gateop/F
                                   net (fanout=1)        0.355      17.207         u_rib/mux_m_addr [31]
 CLMA_70_172/Y0                    td                    0.131      17.338 r       u_rib/N351/gateop/Z
                                   net (fanout=2)        0.242      17.580         u_rib/N351       
 CLMA_70_172/Y1                    td                    0.135      17.715 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.241      17.956         u_rib/_N20407    
 CLMA_70_172/Y2                    td                    0.132      18.088 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=94)       0.884      18.972         u_rib/slave_sel [1]
 CLMA_30_196/Y0                    td                    0.171      19.143 r       u_rib/N138_10/gateop_perm/Z
                                   net (fanout=1)        0.362      19.505         u_rib/N138 [10]  
 CLMA_30_200/Y1                    td                    0.307      19.812 r       u_rib/N169_42_4/gateop_perm/Z
                                   net (fanout=1)        0.241      20.053         u_rib/_N22140    
 CLMA_30_201/Y1                    td                    0.135      20.188 r       u_rib/N169_42_5/gateop_perm/Z
                                   net (fanout=6)        0.247      20.435         u_rib/mux_s_data [10]
 CLMA_30_201/Y2                    td                    0.193      20.628 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[2]/gateop_perm/Z
                                   net (fanout=2)        1.663      22.291         u_tinyriscv_core/u_exu/u_exu_mem/_N7139
 CLMA_66_256/Y6CD                  td                    0.281      22.572 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[2]_muxf6_perm/Z
                                   net (fanout=7)        1.890      24.462         _N7459           
 CLMA_106_297/Y0                   td                    0.225      24.687 f       u_rib/N239_38/gateop_perm/Z
                                   net (fanout=64)       2.333      27.020         s1_data_o[2]     
 CLMS_26_337/AD                                                            f       u_ram/u_gen_ram/ram_3_30_2/gateop/WD

 Data arrival time                                                  27.020         Logic Levels: 25 
                                                                                   Logic: 5.444ns(23.208%), Route: 18.013ns(76.792%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.304      43.113         ntclkbufg_1      
 CLMS_26_337/CLK                                                           r       u_ram/u_gen_ram/ram_3_30_2/gateop/WCLK
 clock pessimism                                         0.258      43.371                          
 clock uncertainty                                      -0.050      43.321                          

 Setup time                                              0.287      43.608                          

 Data required time                                                 43.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.608                          
 Data arrival time                                                 -27.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/u_gen_ram/ram_3_36_2/gateop/WD
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.097
  Launch Clock Delay      :  3.563
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.496       3.563         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_144/Q1                    tco                   0.209       3.772 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=166)      0.376       4.148         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_98_140/Y0                    td                    0.171       4.319 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=144)      0.375       4.694         u_tinyriscv_core/ex_csr_we_o
 CLMA_98_144/Y2                    td                    0.227       4.921 r       u_tinyriscv_core/u_csr_reg/N101_4/gateop_perm/Z
                                   net (fanout=2)        0.362       5.283         u_tinyriscv_core/u_csr_reg/_N20633
 CLMA_98_141/Y0                    td                    0.192       5.475 f       u_tinyriscv_core/u_csr_reg/N100_2/gateop_perm/Z
                                   net (fanout=96)       0.945       6.420         u_tinyriscv_core/u_csr_reg/_N20636
 CLMA_126_136/Y0                   td                    0.226       6.646 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_5/gateop/F
                                   net (fanout=1)        0.241       6.887         u_tinyriscv_core/u_csr_reg/_N22479
 CLMA_126_136/Y1                   td                    0.143       7.030 f       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_7/gateop_perm/Z
                                   net (fanout=1)        1.011       8.041         u_tinyriscv_core/u_csr_reg/_N22481
 CLMA_106_160/Y0                   td                    0.308       8.349 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.243       8.592         u_tinyriscv_core/csr_ex_data_o [17]
 CLMA_106_160/Y1                   td                    0.217       8.809 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_33_5/gateop_perm/Z
                                   net (fanout=5)        1.861      10.670         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [33]
 CLMA_42_156/Y6CD                  td                    0.090      10.760 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.551      11.311         _N684            
                                                         0.355      11.666 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_8/gateop_A2/Cout
                                                         0.000      11.666         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [18]
 CLMA_54_176/COUT                  td                    0.083      11.749 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.749         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [22]
                                                         0.055      11.804 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      11.804         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_54_180/Y3                    td                    0.272      12.076 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        0.884      12.960         _N6              
 CLMA_58_157/Y3                    td                    0.221      13.181 r       u_tinyriscv_core/u_exu/N87_4_3/gateop_perm/Z
                                   net (fanout=1)        0.697      13.878         u_tinyriscv_core/u_exu/_N22074
 CLMA_58_181/Y2                    td                    0.227      14.105 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.371      14.476         u_tinyriscv_core/_N18977
 CLMA_58_169/Y2                    td                    0.132      14.608 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        0.359      14.967         u_tinyriscv_core/_N22683
 CLMA_58_172/Y0                    td                    0.308      15.275 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.400      15.675         u_tinyriscv_core/u_ifu/_N23806
 CLMA_66_172/Y1                    td                    0.167      15.842 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=15)       0.879      16.721         u_tinyriscv_core/u_ifu/N44
 CLMA_66_168/Y0                    td                    0.131      16.852 r       u_rib/N74_31_4/gateop/F
                                   net (fanout=1)        0.355      17.207         u_rib/mux_m_addr [31]
 CLMA_70_172/Y0                    td                    0.131      17.338 r       u_rib/N351/gateop/Z
                                   net (fanout=2)        0.242      17.580         u_rib/N351       
 CLMA_70_172/Y1                    td                    0.135      17.715 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.241      17.956         u_rib/_N20407    
 CLMA_70_172/Y2                    td                    0.132      18.088 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=94)       0.884      18.972         u_rib/slave_sel [1]
 CLMA_30_196/Y0                    td                    0.171      19.143 r       u_rib/N138_10/gateop_perm/Z
                                   net (fanout=1)        0.362      19.505         u_rib/N138 [10]  
 CLMA_30_200/Y1                    td                    0.307      19.812 r       u_rib/N169_42_4/gateop_perm/Z
                                   net (fanout=1)        0.241      20.053         u_rib/_N22140    
 CLMA_30_201/Y1                    td                    0.135      20.188 r       u_rib/N169_42_5/gateop_perm/Z
                                   net (fanout=6)        0.247      20.435         u_rib/mux_s_data [10]
 CLMA_30_201/Y2                    td                    0.193      20.628 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[2]/gateop_perm/Z
                                   net (fanout=2)        1.663      22.291         u_tinyriscv_core/u_exu/u_exu_mem/_N7139
 CLMA_66_256/Y6CD                  td                    0.281      22.572 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[2]_muxf6_perm/Z
                                   net (fanout=7)        1.890      24.462         _N7459           
 CLMA_106_297/Y0                   td                    0.225      24.687 f       u_rib/N239_38/gateop_perm/Z
                                   net (fanout=64)       2.164      26.851         s1_data_o[2]     
 CLMS_18_317/AD                                                            f       u_ram/u_gen_ram/ram_3_36_2/gateop/WD

 Data arrival time                                                  26.851         Logic Levels: 25 
                                                                                   Logic: 5.444ns(23.377%), Route: 17.844ns(76.623%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.288      43.097         ntclkbufg_1      
 CLMS_18_317/CLK                                                           r       u_ram/u_gen_ram/ram_3_36_2/gateop/WCLK
 clock pessimism                                         0.258      43.355                          
 clock uncertainty                                      -0.050      43.305                          

 Setup time                                              0.287      43.592                          

 Data required time                                                 43.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.592                          
 Data arrival time                                                 -26.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/u_gen_ram/ram_3_19_2/gateop/WD
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.563
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.496       3.563         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_144/Q1                    tco                   0.209       3.772 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=166)      0.376       4.148         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_98_140/Y0                    td                    0.171       4.319 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=144)      0.375       4.694         u_tinyriscv_core/ex_csr_we_o
 CLMA_98_144/Y2                    td                    0.227       4.921 r       u_tinyriscv_core/u_csr_reg/N101_4/gateop_perm/Z
                                   net (fanout=2)        0.362       5.283         u_tinyriscv_core/u_csr_reg/_N20633
 CLMA_98_141/Y0                    td                    0.192       5.475 f       u_tinyriscv_core/u_csr_reg/N100_2/gateop_perm/Z
                                   net (fanout=96)       0.945       6.420         u_tinyriscv_core/u_csr_reg/_N20636
 CLMA_126_136/Y0                   td                    0.226       6.646 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_5/gateop/F
                                   net (fanout=1)        0.241       6.887         u_tinyriscv_core/u_csr_reg/_N22479
 CLMA_126_136/Y1                   td                    0.143       7.030 f       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_7/gateop_perm/Z
                                   net (fanout=1)        1.011       8.041         u_tinyriscv_core/u_csr_reg/_N22481
 CLMA_106_160/Y0                   td                    0.308       8.349 r       u_tinyriscv_core/u_csr_reg/N65_or[17]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.243       8.592         u_tinyriscv_core/csr_ex_data_o [17]
 CLMA_106_160/Y1                   td                    0.217       8.809 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_33_5/gateop_perm/Z
                                   net (fanout=5)        1.861      10.670         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [33]
 CLMA_42_156/Y6CD                  td                    0.090      10.760 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.551      11.311         _N684            
                                                         0.355      11.666 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_8/gateop_A2/Cout
                                                         0.000      11.666         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [18]
 CLMA_54_176/COUT                  td                    0.083      11.749 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.749         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [22]
                                                         0.055      11.804 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      11.804         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_54_180/Y3                    td                    0.272      12.076 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        0.884      12.960         _N6              
 CLMA_58_157/Y3                    td                    0.221      13.181 r       u_tinyriscv_core/u_exu/N87_4_3/gateop_perm/Z
                                   net (fanout=1)        0.697      13.878         u_tinyriscv_core/u_exu/_N22074
 CLMA_58_181/Y2                    td                    0.227      14.105 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.371      14.476         u_tinyriscv_core/_N18977
 CLMA_58_169/Y2                    td                    0.132      14.608 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        0.359      14.967         u_tinyriscv_core/_N22683
 CLMA_58_172/Y0                    td                    0.308      15.275 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.400      15.675         u_tinyriscv_core/u_ifu/_N23806
 CLMA_66_172/Y1                    td                    0.167      15.842 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=15)       0.879      16.721         u_tinyriscv_core/u_ifu/N44
 CLMA_66_168/Y0                    td                    0.131      16.852 r       u_rib/N74_31_4/gateop/F
                                   net (fanout=1)        0.355      17.207         u_rib/mux_m_addr [31]
 CLMA_70_172/Y0                    td                    0.131      17.338 r       u_rib/N351/gateop/Z
                                   net (fanout=2)        0.242      17.580         u_rib/N351       
 CLMA_70_172/Y1                    td                    0.135      17.715 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.241      17.956         u_rib/_N20407    
 CLMA_70_172/Y2                    td                    0.132      18.088 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=94)       0.884      18.972         u_rib/slave_sel [1]
 CLMA_30_196/Y0                    td                    0.171      19.143 r       u_rib/N138_10/gateop_perm/Z
                                   net (fanout=1)        0.362      19.505         u_rib/N138 [10]  
 CLMA_30_200/Y1                    td                    0.307      19.812 r       u_rib/N169_42_4/gateop_perm/Z
                                   net (fanout=1)        0.241      20.053         u_rib/_N22140    
 CLMA_30_201/Y1                    td                    0.135      20.188 r       u_rib/N169_42_5/gateop_perm/Z
                                   net (fanout=6)        0.247      20.435         u_rib/mux_s_data [10]
 CLMA_30_201/Y2                    td                    0.193      20.628 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[2]/gateop_perm/Z
                                   net (fanout=2)        1.663      22.291         u_tinyriscv_core/u_exu/u_exu_mem/_N7139
 CLMA_66_256/Y6CD                  td                    0.281      22.572 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[2]_muxf6_perm/Z
                                   net (fanout=7)        1.890      24.462         _N7459           
 CLMA_106_297/Y0                   td                    0.225      24.687 f       u_rib/N239_38/gateop_perm/Z
                                   net (fanout=64)       2.125      26.812         s1_data_o[2]     
 CLMS_26_281/AD                                                            f       u_ram/u_gen_ram/ram_3_19_2/gateop/WD

 Data arrival time                                                  26.812         Logic Levels: 25 
                                                                                   Logic: 5.444ns(23.416%), Route: 17.805ns(76.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.304      43.113         ntclkbufg_1      
 CLMS_26_281/CLK                                                           r       u_ram/u_gen_ram/ram_3_19_2/gateop/WCLK
 clock pessimism                                         0.258      43.371                          
 clock uncertainty                                      -0.050      43.321                          

 Setup time                                              0.287      43.608                          

 Data required time                                                 43.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.608                          
 Data arrival time                                                 -26.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  3.138
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.329       3.138         ntclkbufg_1      
 CLMA_90_124/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/CLK

 CLMA_90_124/Q1                    tco                   0.197       3.335 f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.235       3.570         u_tinyriscv_core/ie_dec_pc_o [24]
 CLMA_90_120/M1                                                            f       u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/D

 Data arrival time                                                   3.570         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.526       3.593         ntclkbufg_1      
 CLMA_90_120/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/CLK
 clock pessimism                                        -0.258       3.335                          
 clock uncertainty                                       0.000       3.335                          

 Hold time                                              -0.010       3.325                          

 Data required time                                                  3.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.325                          
 Data arrival time                                                  -3.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  3.105
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.296       3.105         ntclkbufg_1      
 CLMA_86_32/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_32/Q1                     tco                   0.197       3.302 f       u_jtag_top/u_jtag_dm/rx/recv_data[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.294       3.596         u_jtag_top/u_jtag_dm/rx_data [6]
 CLMA_82_32/M0                                                             f       u_jtag_top/u_jtag_dm/rx_data_r[6]/opit_0/D

 Data arrival time                                                   3.596         Logic Levels: 0  
                                                                                   Logic: 0.197ns(40.122%), Route: 0.294ns(59.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.496       3.563         ntclkbufg_1      
 CLMA_82_32/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[6]/opit_0/CLK
 clock pessimism                                        -0.258       3.305                          
 clock uncertainty                                       0.000       3.305                          

 Hold time                                              -0.010       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                  -3.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[0]/opit_0/CLK
Endpoint    : u_rst_ctrl/jtag_rst_r[1]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.282       3.091         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[0]/opit_0/CLK

 CLMA_58_88/Q1                     tco                   0.197       3.288 f       u_rst_ctrl/jtag_rst_r[0]/opit_0/Q
                                   net (fanout=1)        0.139       3.427         u_rst_ctrl/jtag_rst_r [0]
 CLMA_58_88/AD                                                             f       u_rst_ctrl/jtag_rst_r[1]/opit_0/D

 Data arrival time                                                   3.427         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.478       3.545         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[1]/opit_0/CLK
 clock pessimism                                        -0.454       3.091                          
 clock uncertainty                                       0.000       3.091                          

 Hold time                                               0.028       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                  -3.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.346
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.653     503.781         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.781 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.444     505.225         ntclkbufg_0      
 CLMA_98_40/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_40/Q0                     tco                   0.193     505.418 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.614     506.032         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_37/Y1                     td                    0.307     506.339 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.649     506.988         u_jtag_top/u_jtag_driver/N282
 CLMA_82_37/Y1                     td                    0.143     507.131 f       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.096     508.227         u_jtag_top/u_jtag_driver/_N20560
 CLMA_42_48/AD                                                             f       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.227         Logic Levels: 2  
                                                                                   Logic: 0.643ns(21.419%), Route: 2.359ns(78.581%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.156    1003.096         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.096 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.250    1004.346         ntclkbufg_0      
 CLMA_42_48/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1005.031                          
 clock uncertainty                                      -0.050    1004.981                          

 Setup time                                             -0.123    1004.858                          

 Data required time                                               1004.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.858                          
 Data arrival time                                                -508.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.653     503.781         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.781 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.444     505.225         ntclkbufg_0      
 CLMA_98_40/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_40/Q0                     tco                   0.193     505.418 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.614     506.032         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_37/Y2                     td                    0.173     506.205 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.485     506.690         u_jtag_top/u_jtag_driver/N229
 CLMA_94_40/Y1                     td                    0.185     506.875 f       u_jtag_top/u_jtag_driver/N233_8/gateop_perm/Z
                                   net (fanout=40)       1.233     508.108         u_jtag_top/u_jtag_driver/N233
 CLMA_58_28/CE                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE

 Data arrival time                                                 508.108         Logic Levels: 2  
                                                                                   Logic: 0.551ns(19.112%), Route: 2.332ns(80.888%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.156    1003.096         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.096 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.286    1004.382         ntclkbufg_0      
 CLMA_58_28/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CLK
 clock pessimism                                         0.685    1005.067                          
 clock uncertainty                                      -0.050    1005.017                          

 Setup time                                             -0.212    1004.805                          

 Data required time                                               1004.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.805                          
 Data arrival time                                                -508.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[14]/opit_0_L5Q_perm/L3
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.354
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.653     503.781         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.781 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.444     505.225         ntclkbufg_0      
 CLMA_98_40/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_40/Q0                     tco                   0.193     505.418 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.614     506.032         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_37/Y1                     td                    0.307     506.339 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.051     507.390         u_jtag_top/u_jtag_driver/N282
 CLMA_46_36/Y0                     td                    0.308     507.698 r       u_jtag_top/u_jtag_driver/N118_27[14]/gateop_perm/Z
                                   net (fanout=1)        0.368     508.066         u_jtag_top/u_jtag_driver/N118 [14]
 CLMA_46_44/C3                                                             r       u_jtag_top/u_jtag_driver/shift_reg[14]/opit_0_L5Q_perm/L3

 Data arrival time                                                 508.066         Logic Levels: 2  
                                                                                   Logic: 0.808ns(28.441%), Route: 2.033ns(71.559%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.156    1003.096         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.096 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.258    1004.354         ntclkbufg_0      
 CLMA_46_44/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1005.039                          
 clock uncertainty                                      -0.050    1004.989                          

 Setup time                                             -0.223    1004.766                          

 Data required time                                               1004.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.766                          
 Data arrival time                                                -508.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[24]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.963
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  -0.384

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.156       3.096         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.096 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.284       4.380         ntclkbufg_0      
 CLMA_78_48/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_48/Q1                     tco                   0.198       4.578 r       u_jtag_top/u_jtag_driver/rx/recv_data[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.307       4.885         u_jtag_top/u_jtag_driver/rx_data [24]
 CLMA_86_40/M2                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[24]/opit_0_inv/D

 Data arrival time                                                   4.885         Logic Levels: 0  
                                                                                   Logic: 0.198ns(39.208%), Route: 0.307ns(60.792%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.413       3.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.483       4.963         ntclkbufg_0      
 CLMA_86_40/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[24]/opit_0_inv/CLK
 clock pessimism                                        -0.384       4.579                          
 clock uncertainty                                       0.000       4.579                          

 Hold time                                              -0.003       4.576                          

 Data required time                                                  4.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.576                          
 Data arrival time                                                  -4.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.946
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  -0.554

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.156       3.096         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.096 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269       4.365         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_41/Q0                     tco                   0.198       4.563 r       u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.702         u_jtag_top/u_jtag_driver/rx_data [17]
 CLMA_30_40/M2                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D

 Data arrival time                                                   4.702         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.413       3.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.466       4.946         ntclkbufg_0      
 CLMA_30_40/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/CLK
 clock pessimism                                        -0.554       4.392                          
 clock uncertainty                                       0.000       4.392                          

 Hold time                                              -0.003       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                  -4.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.924
  Launch Clock Delay      :  4.343
  Clock Pessimism Removal :  -0.554

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.156       3.096         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.096 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.247       4.343         ntclkbufg_0      
 CLMA_50_65/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_65/Q0                     tco                   0.198       4.541 r       u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.681         u_jtag_top/u_jtag_driver/rx_data [32]
 CLMA_50_64/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/D

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.413       3.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.444       4.924         ntclkbufg_0      
 CLMA_50_64/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/CLK
 clock pessimism                                        -0.554       4.370                          
 clock uncertainty                                       0.000       4.370                          

 Hold time                                              -0.003       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                  -4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[19]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.209       3.765 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=218)      1.524       5.289         jtag_rst_n       
 CLMA_58_88/Y1                     td                    0.217       5.506 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      3.992       9.498         gpio_0/N9        
 CLMA_138_317/RS                                                           f       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[19]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.498         Logic Levels: 1  
                                                                                   Logic: 0.426ns(7.169%), Route: 5.516ns(92.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.284      43.093         ntclkbufg_1      
 CLMA_138_317/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      43.351                          
 clock uncertainty                                      -0.050      43.301                          

 Recovery time                                          -0.212      43.089                          

 Data required time                                                 43.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.089                          
 Data arrival time                                                  -9.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[20]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.209       3.765 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=218)      1.524       5.289         jtag_rst_n       
 CLMA_58_88/Y1                     td                    0.217       5.506 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      3.992       9.498         gpio_0/N9        
 CLMA_138_317/RS                                                           f       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[20]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.498         Logic Levels: 1  
                                                                                   Logic: 0.426ns(7.169%), Route: 5.516ns(92.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.284      43.093         ntclkbufg_1      
 CLMA_138_317/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[20]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      43.351                          
 clock uncertainty                                      -0.050      43.301                          

 Recovery time                                          -0.212      43.089                          

 Data required time                                                 43.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.089                          
 Data arrival time                                                  -9.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[18]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.209       3.765 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=218)      1.524       5.289         jtag_rst_n       
 CLMA_58_88/Y1                     td                    0.217       5.506 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      3.992       9.498         gpio_0/N9        
 CLMA_138_317/RS                                                           f       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[18]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.498         Logic Levels: 1  
                                                                                   Logic: 0.426ns(7.169%), Route: 5.516ns(92.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.284      43.093         ntclkbufg_1      
 CLMA_138_317/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      43.351                          
 clock uncertainty                                      -0.050      43.301                          

 Recovery time                                          -0.212      43.089                          

 Data required time                                                 43.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.089                          
 Data arrival time                                                  -9.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.282       3.091         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_58_88/Q0                     tco                   0.197       3.288 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.138       3.426         u_rst_ctrl/jtag_rst_r [4]
 CLMA_58_88/Y1                     td                    0.136       3.562 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      0.247       3.809         gpio_0/N9        
 DRM_62_84/RSTB[0]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.809         Logic Levels: 1  
                                                                                   Logic: 0.333ns(46.379%), Route: 0.385ns(53.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.486       3.553         ntclkbufg_1      
 DRM_62_84/CLKB[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Removal time                                           -0.003       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                  -3.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.282       3.091         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_58_88/Q0                     tco                   0.197       3.288 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.138       3.426         u_rst_ctrl/jtag_rst_r [4]
 CLMA_58_88/Y1                     td                    0.136       3.562 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      0.269       3.831         gpio_0/N9        
 DRM_62_84/RSTA[0]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.831         Logic Levels: 1  
                                                                                   Logic: 0.333ns(45.000%), Route: 0.407ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.491       3.558         ntclkbufg_1      
 DRM_62_84/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.416       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Removal time                                           -0.026       3.116                          

 Data required time                                                  3.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.116                          
 Data arrival time                                                  -3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.530
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.282       3.091         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_58_88/Q0                     tco                   0.197       3.288 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.138       3.426         u_rst_ctrl/jtag_rst_r [4]
 CLMA_58_88/Y1                     td                    0.136       3.562 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=501)      0.401       3.963         gpio_0/N9        
 DRM_62_64/RSTB[0]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.963         Logic Levels: 1  
                                                                                   Logic: 0.333ns(38.188%), Route: 0.539ns(61.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.463       3.530         ntclkbufg_1      
 DRM_62_64/CLKB[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Removal time                                           -0.003       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.519       3.586         ntclkbufg_1      
 CLMA_30_265/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_30_265/Q0                    tco                   0.206       3.792 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        2.901       6.693         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.081       6.774 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.774         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       8.823 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084       8.907         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                   8.907         Logic Levels: 2  
                                                                                   Logic: 2.336ns(43.902%), Route: 2.985ns(56.098%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.653       3.781         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.781 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.444       5.225         ntclkbufg_0      
 CLMA_106_36/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_106_36/Q0                    tco                   0.192       5.417 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        0.871       6.288         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       6.369 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.369         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049       8.418 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.478         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                   8.478         Logic Levels: 2  
                                                                                   Logic: 2.322ns(71.380%), Route: 0.931ns(28.620%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4722)     1.469       3.536         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_42_92/Q0                     tco                   0.209       3.745 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.373       4.118         jtag_halt_req_o  
 CLMA_46_108/Y0                    td                    0.139       4.257 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.598       5.855         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       5.936 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.936         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       7.985 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161       8.146         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                   8.146         Logic Levels: 3  
                                                                                   Logic: 2.478ns(53.753%), Route: 2.132ns(46.247%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.373       1.370         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.370         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.190%), Route: 0.518ns(37.810%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.373       1.370         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.370         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.190%), Route: 0.518ns(37.810%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.781       0.840 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.840         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.911 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.735       1.646         nt_jtag_TMS      
 CLMA_114_40/C3                                                            r       u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.646         Logic Levels: 2  
                                                                                   Logic: 0.852ns(51.762%), Route: 0.794ns(48.238%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 39.000 sec
Action report_timing: CPU time elapsed is 21.344 sec
Current time: Sun Oct 30 22:03:00 2022
Action report_timing: Peak memory pool usage is 579,538,944 bytes
Report timing is finished successfully.
