m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/Quartus Project/simulation/modelsim
T_opt
Z1 !s110 1738550298
Vi6zYlLoGY`ZE_;OjYB7Re0
04 20 4 work Stimulation_Register fast 0
=1-40c2ba52dc6b-67a02c1a-219-2c3c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vRegister
!s110 1738550297
!i10b 1
!s100 kCH7k0BV=F4_LnJSdGeZW3
I@jLe0DYz<eaJG:VG<RgXk2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738548188
8D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/RTL/Register.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/RTL/Register.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1738550297.412000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/RTL/Register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/RTL/Register.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@register
vStimulation_Register
R1
!i10b 1
!s100 dKc82;LD9ZcjWKHZUVH>M1
I36:3^a9>CdZ_Bjk3z<CMf3
R2
R0
w1738548921
8D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/Quartus Project/../Stimulation/Stimulation_Register.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/Quartus Project/../Stimulation/Stimulation_Register.v
L0 3
R3
r1
!s85 0
31
!s108 1738550298.068000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/Quartus Project/../Stimulation/Stimulation_Register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/Quartus Project/../Stimulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/Quartus Project/../Stimulation/Stimulation_Register.v|
!i113 0
R4
!s92 -vlog01compat -work work {+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Register/Quartus Project/../Stimulation} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@stimulation_@register
