/*
 * SPDX-FileCopyrightText: 2021 Klas Nordmark
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 * SPDX-License-Identifier: Apache-2.0
 */

// This include is relative to $CARAVEL_PATH (see Makefile)
#include "verilog/dv/caravel/defs.h"

void main()
{

    uint32_t testval;

    reg_spimaster_config = 0xa002; // Enable, prescaler = 2

    // We use all of the GPIOs
    reg_mprj_io_37 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_36 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_35 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_34 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_33 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_32 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_31 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_30 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_29 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_28 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_27 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_26 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_25 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_24 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_23 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_22 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_21 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_20 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_19 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_18 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_17 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_16 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_15 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_14 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_13 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_12 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_11 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_10 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_9 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_8 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_7 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_6 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_5 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_4 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_3 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_2 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_1 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_0 = GPIO_MODE_USER_STD_OUTPUT;

    // Set UART clock to 64 kbaud (enable before I/O configuration)
    reg_uart_clkdiv = 625;
    reg_uart_enable = 1;

    // Apply configuration
    reg_mprj_xfer = 1;
    while (reg_mprj_xfer == 1);

    // Configure LA probes [31:0] as inputs to Subservient
    reg_la0_oenb = reg_la0_iena = 0x00000000;
    reg_la1_oenb = reg_la1_iena = 0x00000000;    // [63:32]
	reg_la2_oenb = reg_la2_iena = 0x00000000;    // [95:64]
	reg_la3_oenb = reg_la3_iena = 0x00000000;    // [127:96]

    // Put Subservient in debug mode
    reg_la0_data = 0x00000000;

    // Write program to Subservient
    int serv_hex_length = 740;
    int serv_hex_start_addr = 0;
static const uint8_t serv_hex[740]={0x13,0x01,0x01,0xfe,0x23,0x2e,0x11,0x00,0x23,0x2a,0x91,0x00,0x23,0x28,0x21,0x01,
    0x23,0x26,0x31,0x01,0x23,0x22,0x51,0x01,0x23,0x2c,0x81,0x00,0x23,0x24,0x41,0x01,
    0xef,0x00,0x00,0x12,0x13,0x09,0x40,0x16,0x13,0x05,0x09,0x04,0x93,0x05,0x40,0x16,
    0xef,0x00,0xc0,0x07,0xef,0x00,0xc0,0x11,0xb7,0x07,0x00,0x40,0xb7,0x19,0x00,0xc0,
    0x23,0xa0,0xa7,0x00,0x93,0x04,0x00,0x00,0x93,0x89,0x09,0xc0,0x13,0x09,0x09,0x08,
    0x93,0x0a,0x00,0x04,0x13,0x94,0x24,0x00,0x13,0x0a,0x04,0x02,0x93,0x84,0x84,0x00,
    0xb3,0x07,0x34,0x01,0x33,0x07,0x89,0x00,0x83,0xa7,0x07,0x00,0x03,0x27,0x07,0x00,
    0x63,0x04,0xf7,0x00,0xef,0x00,0xc0,0x0a,0x13,0x04,0x44,0x00,0xe3,0x12,0x44,0xff,
    0xe3,0x9a,0x54,0xfd,0xef,0x00,0xc0,0x0a,0x83,0x20,0xc1,0x01,0x03,0x24,0x81,0x01,
    0x83,0x24,0x41,0x01,0x03,0x29,0x01,0x01,0x83,0x29,0xc1,0x00,0x03,0x2a,0x81,0x00,
    0x83,0x2a,0x41,0x00,0x13,0x01,0x01,0x02,0x67,0x80,0x00,0x00,0xb7,0x06,0x00,0xc0,
    0x37,0x16,0x00,0xc0,0x93,0x07,0x00,0x00,0x93,0x88,0x06,0x40,0x13,0x06,0x06,0x80,
    0x13,0x03,0x00,0x04,0x13,0x88,0x87,0x00,0xb3,0x0e,0xf5,0x00,0x83,0x8e,0x0e,0x00,
    0x13,0x97,0x27,0x00,0x33,0x0e,0x17,0x01,0x23,0x20,0xde,0x01,0x33,0x8e,0xf5,0x00,
    0x03,0x0e,0x0e,0x00,0x33,0x07,0xc7,0x00,0x93,0x87,0x17,0x00,0x23,0x20,0xc7,0x01,
    0xe3,0x9c,0x07,0xfd,0xe3,0x98,0x67,0xfc,0xb7,0x17,0x08,0x01,0x93,0x87,0x87,0x80,
    0x23,0xa0,0xf6,0x00,0xb7,0x17,0x08,0x00,0x93,0x87,0x87,0x80,0x23,0xa0,0xf6,0x00,
    0x37,0x17,0x00,0xc0,0x83,0x27,0x07,0x00,0xe3,0x8e,0x07,0xfe,0x67,0x80,0x00,0x00,
    0xb7,0x07,0x00,0x40,0x13,0x07,0x00,0x02,0x23,0xa2,0xe7,0x00,0x6f,0x00,0x00,0x00,
    0xb7,0x07,0x00,0x40,0x13,0x07,0x00,0x01,0x23,0xa2,0xe7,0x00,0x6f,0x00,0x00,0x00,
    0xb7,0x07,0x00,0x80,0x03,0xa7,0x07,0x00,0x23,0x22,0xe0,0x2e,0x67,0x80,0x00,0x00,
    0xb7,0x07,0x00,0x80,0x03,0xa5,0x07,0x00,0x83,0x27,0x40,0x2e,0x33,0x05,0xf5,0x40,
    0x67,0x80,0x00,0x00,0x05,0x0b,0x06,0x05,0x07,0x06,0x0b,0x05,0x03,0x05,0x00,0x08,
    0x06,0x09,0x05,0x0e,0x00,0x08,0x0a,0x0e,0x0b,0x07,0x0b,0x06,0x01,0x0e,0x0a,0x04,
    0x09,0x04,0x03,0x00,0x06,0x08,0x01,0x06,0x05,0x0a,0x0e,0x0d,0x08,0x01,0x05,0x07,
    0x05,0x05,0x08,0x06,0x05,0x03,0x07,0x06,0x03,0x09,0x0b,0x09,0x0c,0x0a,0x04,0x06,
    0x07,0x03,0x0d,0x0e,0x0d,0x01,0x05,0x07,0x0e,0x05,0x00,0x05,0x01,0x03,0x04,0x04,
    0x0b,0x08,0x03,0x03,0x02,0x0c,0x09,0x02,0x05,0x0c,0x0e,0x00,0x0d,0x06,0x05,0x07,
    0x0c,0x0a,0x0c,0x0e,0x03,0x00,0x0e,0x0a,0x03,0x0a,0x03,0x01,0x01,0x03,0x02,0x0e,
    0x02,0x0a,0x07,0x0d,0x0b,0x05,0x0e,0x0a,0x05,0x0d,0x0d,0x07,0x04,0x02,0x09,0x0d,
    0x0c,0x0b,0x0c,0x05,0x03,0x01,0x00,0x00,0xc5,0x01,0x00,0x00,0x01,0x01,0x00,0x00,
    0x40,0x01,0x00,0x00,0x59,0x01,0x00,0x00,0x4a,0x01,0x00,0x00,0x0d,0x02,0x00,0x00,
    0x87,0x01,0x00,0x00,0xc7,0x00,0x00,0x00,0xf9,0x00,0x00,0x00,0xaa,0x00,0x00,0x00,
    0x03,0x01,0x00,0x00,0xe6,0x00,0x00,0x00,0x07,0x01,0x00,0x00,0x74,0x01,0x00,0x00,
    0x4b,0x01,0x00,0x00,0xf4,0x00,0x00,0x00,0x14,0x01,0x00,0x00,0x1d,0x01,0x00,0x00,
    0xb6,0x01,0x00,0x00,0x4a,0x01,0x00,0x00,0xab,0x01,0x00,0x00,0xfb,0x01,0x00,0x00,
    0xef,0x01,0x00,0x00,0xd6,0x01,0x00,0x00,0x51,0x02,0x00,0x00,0x90,0x01,0x00,0x00,
    0xfd,0x01,0x00,0x00,0xe9,0x01,0x00,0x00,0x03,0x02,0x00,0x00,0x2b,0x03,0x00,0x00,
    0xbb,0x02,0x00,0x00,0x96,0x00,0x00,0x00,0x52,0x01,0x00,0x00,0x50,0x01,0x00,0x00,
    0x6b,0x01,0x00,0x00,0x5a,0x01,0x00,0x00,0x0a,0x01,0x00,0x00,0x81,0x01,0x00,0x00,
    0xef,0x00,0x00,0x00,0x37,0x01,0x00,0x00,0x9f,0x01,0x00,0x00,0x3f,0x01,0x00,0x00,
    0x3b,0x01,0x00,0x00,0x59,0x01,0x00,0x00,0x13,0x01,0x00,0x00,0xbc,0x01,0x00,0x00,
    0x86,0x01,0x00,0x00,0x6b,0x01,0x00,0x00,0x30,0x02,0x00,0x00,0xef,0x01,0x00,0x00,
    0x3c,0x02,0x00,0x00,0x11,0x02,0x00,0x00,0xf6,0x01,0x00,0x00,0xe2,0x02,0x00,0x00,
    0x37,0x02,0x00,0x00,0x3f,0x01,0x00,0x00,0xf5,0x01,0x00,0x00,0x9f,0x01,0x00,0x00,
    0xd1,0x01,0x00,0x00,0xba,0x01,0x00,0x00,0xc7,0x01,0x00,0x00,0x85,0x02,0x00,0x00,
    0xf6,0x01,0x00,0x00};


    for (int i = 0; i < serv_hex_length; i+=4) {
        uint32_t word = serv_hex[i] | ((serv_hex[i+1]) << 8) | ((serv_hex[i+2]) << 16) | ((serv_hex[i+3]) << 24);
        volatile uint32_t* wr_addr = 0x30000000 + i + serv_hex_start_addr;
        *wr_addr = word;
    }

    // Put Subservient out of debug mode
    reg_la0_data = 0x00000001;

    // Idle
    while(true);
}
