Source Block: hdl/projects/daq2/a10gx/system_top.v@180:190@HdlIdDef
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;
  wire              adc0_enable_a_s;

Diff Content:
- 185   wire              eth_tx_reset_s;

Clone Blocks:
Clone Blocks 1:
hdl/projects/usdrx1/a5gt/system_top.v@238:248
  wire              rx_clk;
  wire              adc_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire    [  4:0]   spi_csn;
  wire              spi_clk;

Clone Blocks 2:
hdl/projects/daq2/a10gx/system_top.v@179:189
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;

Clone Blocks 3:
hdl/projects/daq2/a10gx/system_top.v@182:192
  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;
  wire              adc0_enable_a_s;
  wire    [ 31:0]   adc0_data_a_s;
  wire              adc0_enable_b_s;

Clone Blocks 4:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@180:190
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;
  wire              adc0_enable_a_s;

Clone Blocks 5:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@182:192
  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;
  wire              adc0_enable_a_s;
  wire    [ 31:0]   adc0_data_a_s;
  wire              adc0_enable_b_s;

Clone Blocks 6:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@179:189
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;

Clone Blocks 7:
hdl/projects/usdrx1/a5gt/system_top.v@240:250

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire    [  4:0]   spi_csn;
  wire              spi_clk;
  wire              spi_mosi;
  wire              spi_miso;

Clone Blocks 8:
hdl/projects/daq2/a10gx/system_top.v@181:191

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;
  wire              adc0_enable_a_s;
  wire    [ 31:0]   adc0_data_a_s;

Clone Blocks 9:
hdl/projects/usdrx1/a5gt/system_top.v@241:251
  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire    [  4:0]   spi_csn;
  wire              spi_clk;
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk;

Clone Blocks 10:
hdl/projects/usdrx1/a5gt/system_top.v@239:249
  wire              adc_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire    [  4:0]   spi_csn;
  wire              spi_clk;
  wire              spi_mosi;

Clone Blocks 11:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@181:191

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;
  wire              eth_tx_mode_1g_s;
  wire              eth_tx_mode_10m_100m_n_s;
  wire              spi_mosi;
  wire              spi_miso;
  wire              adc0_enable_a_s;
  wire    [ 31:0]   adc0_data_a_s;

