{"files":[{"patch":"@@ -892,0 +892,1 @@\n+        \/\/ Need extras for table lookup: x7, x11, x13\n","filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"},{"patch":"@@ -2882,1 +2882,1 @@\n-  li(tmp, 64);\n+  mv(tmp, 64);\n@@ -4346,1 +4346,1 @@\n-  Register tmp3_reg = noreg, tmp4_reg = noreg, tmp5_reg = noreg, result_reg = noreg;\n+  Register tmp3_reg = noreg, tmp4_reg = noreg, result_reg = noreg;\n@@ -4350,1 +4350,0 @@\n-  tmp5_reg = allocate_if_noreg(tmp5_reg, available_regs, pushed_regs);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":2,"deletions":3,"binary":false,"changes":5,"status":"modified"},{"patch":"@@ -3018,1 +3018,1 @@\n-                                           r_bitmap, super_klass_index, true);\n+                                           r_bitmap, super_klass_index, \/*stub_is_near*\/ true);\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}