{"name":"SEMC","description":"SEMC","groupName":"SEMC","prependToName":"","baseAddress":"0x402F0000","addressBlock":{"offset":"0","size":"0x1000","usage":"registers"},"interrupts":[{"name":"SEMC","value":109}],"registers":{"MCR":{"name":"MCR","description":"Module Control Register","addressOffset":"0","size":32,"access":"read-write","resetValue":"0x10000002","resetMask":"0xFFFFFFFF","fields":{"SWRST":{"name":"SWRST","description":"Software Reset","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SWRST_0","description":"No reset","value":"0"},{"name":"SWRST_1","description":"Reset","value":"0x1"}]},"MDIS":{"name":"MDIS","description":"Module Disable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MDIS_0","description":"Module enabled","value":"0"},{"name":"MDIS_1","description":"Module disabled","value":"0x1"}]},"DQSMD":{"name":"DQSMD","description":"DQS (read strobe) mode","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DQSMD_0","description":"Dummy read strobe loopbacked internally","value":"0"},{"name":"DQSMD_1","description":"Dummy read strobe loopbacked from DQS pad","value":"0x1"}]},"WPOL0":{"name":"WPOL0","description":"WAIT/RDY polarity for SRAM/NOR","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WPOL0_0","description":"WAIT/RDY polarity is not changed.","value":"0"},{"name":"WPOL0_1","description":"WAIT/RDY polarity is inverted.","value":"0x1"}]},"WPOL1":{"name":"WPOL1","description":"R/B# polarity for NAND device","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WPOL1_0","description":"R/B# polarity is not changed.","value":"0"},{"name":"WPOL1_1","description":"R/B# polarity is inverted.","value":"0x1"}]},"CTO":{"name":"CTO","description":"Command Execution timeout cycles","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"BTO":{"name":"BTO","description":"Bus timeout cycles","bitOffset":24,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"BTO_0","description":"255*1","value":"0"},{"name":"BTO_1","description":"255*2","value":"0x1"},{"name":"BTO_31","description":"255*231","value":"0x1F"}]}}},"IOCR":{"name":"IOCR","description":"IO MUX Control Register","addressOffset":"0x4","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"MUX_A8":{"name":"MUX_A8","description":"SEMC_ADDR08 output selection","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"MUX_A8_0","description":"SDRAM Address bit 8 (A8) or NOR/SRAM Address bit 24 (A24) in ADMUX 16bit mode","value":"0"},{"name":"MUX_A8_1","description":"NAND CE#","value":"0x1"},{"name":"MUX_A8_2","description":"NOR CE#","value":"0x2"},{"name":"MUX_A8_3","description":"SRAM CE#","value":"0x3"},{"name":"MUX_A8_4","description":"DBI CSX","value":"0x4"},{"name":"MUX_A8_5","description":"SDRAM Address bit 8 (A8) or NOR/SRAM Address bit 24 (A24) in ADMUX 16bit mode","value":"0x5"},{"name":"MUX_A8_6","description":"SDRAM Address bit 8 (A8) or NOR/SRAM Address bit 24 (A24) in ADMUX 16bit mode","value":"0x6"},{"name":"MUX_A8_7","description":"SDRAM Address bit 8 (A8) or NOR/SRAM Address bit 24 (A24) in ADMUX 16bit mode","value":"0x7"}]},"MUX_CSX0":{"name":"MUX_CSX0","description":"SEMC_CSX0 output selection","bitOffset":3,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"MUX_CSX0_1","description":"SDRAM CS1","value":"0x1"},{"name":"MUX_CSX0_2","description":"SDRAM CS2","value":"0x2"},{"name":"MUX_CSX0_3","description":"SDRAM CS3","value":"0x3"},{"name":"MUX_CSX0_4","description":"NAND CE#","value":"0x4"},{"name":"MUX_CSX0_5","description":"NOR CE#","value":"0x5"},{"name":"MUX_CSX0_6","description":"SRAM CE#","value":"0x6"},{"name":"MUX_CSX0_7","description":"DBI CSX","value":"0x7"}]},"MUX_CSX1":{"name":"MUX_CSX1","description":"SEMC_CSX1 output selection","bitOffset":6,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"MUX_CSX1_1","description":"SDRAM CS1","value":"0x1"},{"name":"MUX_CSX1_2","description":"SDRAM CS2","value":"0x2"},{"name":"MUX_CSX1_3","description":"SDRAM CS3","value":"0x3"},{"name":"MUX_CSX1_4","description":"NAND CE#","value":"0x4"},{"name":"MUX_CSX1_5","description":"NOR CE#","value":"0x5"},{"name":"MUX_CSX1_6","description":"SRAM CE#","value":"0x6"},{"name":"MUX_CSX1_7","description":"DBI CSX","value":"0x7"}]},"MUX_CSX2":{"name":"MUX_CSX2","description":"SEMC_CSX2 output selection","bitOffset":9,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"MUX_CSX2_1","description":"SDRAM CS1","value":"0x1"},{"name":"MUX_CSX2_2","description":"SDRAM CS2","value":"0x2"},{"name":"MUX_CSX2_3","description":"SDRAM CS3","value":"0x3"},{"name":"MUX_CSX2_4","description":"NAND CE#","value":"0x4"},{"name":"MUX_CSX2_5","description":"NOR CE#","value":"0x5"},{"name":"MUX_CSX2_6","description":"SRAM CE#","value":"0x6"},{"name":"MUX_CSX2_7","description":"DBI CSX","value":"0x7"}]},"MUX_CSX3":{"name":"MUX_CSX3","description":"SEMC_CSX3 output selection","bitOffset":12,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"MUX_CSX3_1","description":"SDRAM CS1","value":"0x1"},{"name":"MUX_CSX3_2","description":"SDRAM CS2","value":"0x2"},{"name":"MUX_CSX3_3","description":"SDRAM CS3","value":"0x3"},{"name":"MUX_CSX3_4","description":"NAND CE#","value":"0x4"},{"name":"MUX_CSX3_5","description":"NOR CE#","value":"0x5"},{"name":"MUX_CSX3_6","description":"SRAM CE#","value":"0x6"},{"name":"MUX_CSX3_7","description":"DBI CSX","value":"0x7"}]},"MUX_RDY":{"name":"MUX_RDY","description":"SEMC_RDY function selection","bitOffset":15,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"MUX_RDY_0","description":"NAND R/B# input","value":"0"},{"name":"MUX_RDY_1","description":"SDRAM CS1","value":"0x1"},{"name":"MUX_RDY_2","description":"SDRAM CS2","value":"0x2"},{"name":"MUX_RDY_3","description":"SDRAM CS3","value":"0x3"},{"name":"MUX_RDY_4","description":"NOR CE#","value":"0x4"},{"name":"MUX_RDY_5","description":"SRAM CE#","value":"0x5"},{"name":"MUX_RDY_6","description":"DBI CSX","value":"0x6"}]},"MUX_CLKX0":{"name":"MUX_CLKX0","description":"SEMC_CLKX0 function selection","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MUX_CLKX0_0","description":"NOR clock","value":"0"},{"name":"MUX_CLKX0_1","description":"SRAM clock","value":"0x1"}]},"MUX_CLKX1":{"name":"MUX_CLKX1","description":"SEMC_CLKX1 function selection","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MUX_CLKX1_0","description":"NOR clock","value":"0"},{"name":"MUX_CLKX1_1","description":"SRAM clock","value":"0x1"}]}}},"BMCR0":{"name":"BMCR0","description":"Bus (AXI) Master Control Register 0","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"WQOS":{"name":"WQOS","description":"Weight of QOS","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WAGE":{"name":"WAGE","description":"Weight of AGE","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WSH":{"name":"WSH","description":"Weight of Slave Hit without read/write switch","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"WRWS":{"name":"WRWS","description":"Weight of slave hit with Read/Write Switch","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"BMCR1":{"name":"BMCR1","description":"Bus (AXI) Master Control Register 1","addressOffset":"0xC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"WQOS":{"name":"WQOS","description":"Weight of QOS","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WAGE":{"name":"WAGE","description":"Weight of AGE","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WPH":{"name":"WPH","description":"Weight of Page Hit","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"WRWS":{"name":"WRWS","description":"Weight of slave hit without Read/Write Switch","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"WBR":{"name":"WBR","description":"Weight of Bank Rotation","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"BR[%s]":{"name":"BR[%s]","description":"Base Register n","addressOffset":"0x10","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"VLD":{"name":"VLD","description":"Valid","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VLD_0","description":"The memory is invalid, can not be accessed.","value":"0"},{"name":"VLD_1","description":"The memory is valid, can be accessed.","value":"0x1"}]},"MS":{"name":"MS","description":"Memory size","bitOffset":1,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"MS_0","description":"4KB","value":"0"},{"name":"MS_1","description":"8KB","value":"0x1"},{"name":"MS_2","description":"16KB","value":"0x2"},{"name":"MS_3","description":"32KB","value":"0x3"},{"name":"MS_4","description":"64KB","value":"0x4"},{"name":"MS_5","description":"128KB","value":"0x5"},{"name":"MS_6","description":"256KB","value":"0x6"},{"name":"MS_7","description":"512KB","value":"0x7"},{"name":"MS_8","description":"1MB","value":"0x8"},{"name":"MS_9","description":"2MB","value":"0x9"},{"name":"MS_10","description":"4MB","value":"0xA"},{"name":"MS_11","description":"8MB","value":"0xB"},{"name":"MS_12","description":"16MB","value":"0xC"},{"name":"MS_13","description":"32MB","value":"0xD"},{"name":"MS_14","description":"64MB","value":"0xE"},{"name":"MS_15","description":"128MB","value":"0xF"},{"name":"MS_16","description":"256MB","value":"0x10"},{"name":"MS_17","description":"512MB","value":"0x11"},{"name":"MS_18","description":"1GB","value":"0x12"},{"name":"MS_19","description":"2GB","value":"0x13"},{"name":"MS_20","description":"4GB","value":"0x14"},{"name":"MS_21","description":"4GB","value":"0x15"},{"name":"MS_22","description":"4GB","value":"0x16"},{"name":"MS_23","description":"4GB","value":"0x17"},{"name":"MS_24","description":"4GB","value":"0x18"},{"name":"MS_25","description":"4GB","value":"0x19"},{"name":"MS_26","description":"4GB","value":"0x1A"},{"name":"MS_27","description":"4GB","value":"0x1B"},{"name":"MS_28","description":"4GB","value":"0x1C"},{"name":"MS_29","description":"4GB","value":"0x1D"},{"name":"MS_30","description":"4GB","value":"0x1E"},{"name":"MS_31","description":"4GB","value":"0x1F"}]},"BA":{"name":"BA","description":"Base Address","bitOffset":12,"bitWidth":20,"access":"read-write","enumeratedValues":[]}}},"DLLCR":{"name":"DLLCR","description":"DLL Control Register","addressOffset":"0x34","size":32,"access":"read-write","resetValue":"0x100","resetMask":"0xFFFFFFFF","fields":{"DLLEN":{"name":"DLLEN","description":"DLL calibration enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DLLEN_0","description":"DLL calibration is disabled.","value":"0"},{"name":"DLLEN_1","description":"DLL calibration is enabled.","value":"0x1"}]},"DLLRESET":{"name":"DLLRESET","description":"DLL Reset","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DLLRESET_0","description":"DLL is not reset.","value":"0"},{"name":"DLLRESET_1","description":"DLL is reset.","value":"0x1"}]},"SLVDLYTARGET":{"name":"SLVDLYTARGET","description":"Delay Target for Slave","bitOffset":3,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"OVRDEN":{"name":"OVRDEN","description":"Override Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OVRDEN_0","description":"The delay cell number is not overridden.","value":"0"},{"name":"OVRDEN_1","description":"The delay cell number is overridden.","value":"0x1"}]},"OVRDVAL":{"name":"OVRDVAL","description":"Override Value","bitOffset":9,"bitWidth":6,"access":"read-write","enumeratedValues":[]}}},"INTEN":{"name":"INTEN","description":"Interrupt Enable Register","addressOffset":"0x38","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IPCMDDONEEN":{"name":"IPCMDDONEEN","description":"IP command done interrupt enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IPCMDDONEEN_0","description":"Interrupt is disabled","value":"0"},{"name":"IPCMDDONEEN_1","description":"Interrupt is enabled","value":"0x1"}]},"IPCMDERREN":{"name":"IPCMDERREN","description":"IP command error interrupt enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IPCMDERREN_0","description":"Interrupt is disabled","value":"0"},{"name":"IPCMDERREN_1","description":"Interrupt is enabled","value":"0x1"}]},"AXICMDERREN":{"name":"AXICMDERREN","description":"AXI command error interrupt enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXICMDERREN_0","description":"Interrupt is disabled","value":"0"},{"name":"AXICMDERREN_1","description":"Interrupt is enabled","value":"0x1"}]},"AXIBUSERREN":{"name":"AXIBUSERREN","description":"AXI bus error interrupt enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXIBUSERREN_0","description":"Interrupt is disabled","value":"0"},{"name":"AXIBUSERREN_1","description":"Interrupt is enabled","value":"0x1"}]},"NDPAGEENDEN":{"name":"NDPAGEENDEN","description":"NAND page end interrupt enable","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NDPAGEENDEN_0","description":"Interrupt is disabled","value":"0"},{"name":"NDPAGEENDEN_1","description":"Interrupt is enabled","value":"0x1"}]},"NDNOPENDEN":{"name":"NDNOPENDEN","description":"NAND no pending AXI access interrupt enable","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NDNOPENDEN_0","description":"Interrupt is disabled","value":"0"},{"name":"NDNOPENDEN_1","description":"Interrupt is enabled","value":"0x1"}]}}},"INTR":{"name":"INTR","description":"Interrupt Register","addressOffset":"0x3C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IPCMDDONE":{"name":"IPCMDDONE","description":"IP command normal done interrupt","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IPCMDDONE_0","description":"IP command is not done.","value":"0"},{"name":"IPCMDDONE_1","description":"IP command is done.","value":"0x1"}]},"IPCMDERR":{"name":"IPCMDERR","description":"IP command error done interrupt","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IPCMDERR_0","description":"No IP command error.","value":"0"},{"name":"IPCMDERR_1","description":"IP command error occurs.","value":"0x1"}]},"AXICMDERR":{"name":"AXICMDERR","description":"AXI command error interrupt","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXICMDERR_0","description":"No AXI command error.","value":"0"},{"name":"AXICMDERR_1","description":"AXI command error occurs.","value":"0x1"}]},"AXIBUSERR":{"name":"AXIBUSERR","description":"AXI bus error interrupt","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXIBUSERR_0","description":"No AXI bus error.","value":"0"},{"name":"AXIBUSERR_1","description":"AXI bus error occurs.","value":"0x1"}]},"NDPAGEEND":{"name":"NDPAGEEND","description":"NAND page end interrupt","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NDPAGEEND_0","description":"The last address of main space in the NAND is not written by AXI command.","value":"0"},{"name":"NDPAGEEND_1","description":"The last address of main space in the NAND is written by AXI command.","value":"0x1"}]},"NDNOPEND":{"name":"NDNOPEND","description":"NAND no pending AXI write transaction interrupt","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NDNOPEND_0","description":"At least one NAND AXI write transaction is pending or no NAND write transaction is sent to the queue.","value":"0"},{"name":"NDNOPEND_1","description":"All NAND AXI write pending transactions are finished.","value":"0x1"}]}}},"SDRAMCR0":{"name":"SDRAMCR0","description":"SDRAM Control Register 0","addressOffset":"0x40","size":32,"access":"read-write","resetValue":"0xC26","resetMask":"0xFFFFFFFF","fields":{"PS":{"name":"PS","description":"Port Size","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PS_0","description":"8bit","value":"0"},{"name":"PS_1","description":"16bit","value":"0x1"}]},"BL":{"name":"BL","description":"Burst Length","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"BL_0","description":"1","value":"0"},{"name":"BL_1","description":"2","value":"0x1"},{"name":"BL_2","description":"4","value":"0x2"},{"name":"BL_3","description":"8","value":"0x3"},{"name":"BL_4","description":"8","value":"0x4"},{"name":"BL_5","description":"8","value":"0x5"},{"name":"BL_6","description":"8","value":"0x6"},{"name":"BL_7","description":"8","value":"0x7"}]},"COL8":{"name":"COL8","description":"Column 8 selection","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COL8_0","description":"Column address bit number is decided by COL field.","value":"0"},{"name":"COL8_1","description":"Column address bit number is 8. COL field is ignored.","value":"0x1"}]},"COL":{"name":"COL","description":"Column address bit number","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"COL_0","description":"12","value":"0"},{"name":"COL_1","description":"11","value":"0x1"},{"name":"COL_2","description":"10","value":"0x2"},{"name":"COL_3","description":"9","value":"0x3"}]},"CL":{"name":"CL","description":"CAS Latency","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CL_0","description":"1","value":"0"},{"name":"CL_1","description":"1","value":"0x1"},{"name":"CL_2","description":"2","value":"0x2"},{"name":"CL_3","description":"3","value":"0x3"}]},"BANK2":{"name":"BANK2","description":"2 Bank selection bit","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BANK2_0","description":"SDRAM device has 4 banks.","value":"0"},{"name":"BANK2_1","description":"SDRAM device has 2 banks.","value":"0x1"}]}}},"SDRAMCR1":{"name":"SDRAMCR1","description":"SDRAM Control Register 1","addressOffset":"0x44","size":32,"access":"read-write","resetValue":"0x994934","resetMask":"0xFFFFFFFF","fields":{"PRE2ACT":{"name":"PRE2ACT","description":"PRECHARGE to ACTIVE/REFRESH command wait time","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"ACT2RW":{"name":"ACT2RW","description":"ACTIVE to READ/WRITE delay","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RFRC":{"name":"RFRC","description":"REFRESH recovery time","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"WRC":{"name":"WRC","description":"WRITE recovery time","bitOffset":13,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"CKEOFF":{"name":"CKEOFF","description":"CKE off minimum time","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"ACT2PRE":{"name":"ACT2PRE","description":"ACTIVE to PRECHARGE minimum time","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"SDRAMCR2":{"name":"SDRAMCR2","description":"SDRAM Control Register 2","addressOffset":"0x48","size":32,"access":"read-write","resetValue":"0x80000EEE","resetMask":"0xFFFFFFFF","fields":{"SRRC":{"name":"SRRC","description":"SELF REFRESH recovery time","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"REF2REF":{"name":"REF2REF","description":"REFRESH to REFRESH delay","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"ACT2ACT":{"name":"ACT2ACT","description":"ACTIVE to ACTIVE delay","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"ITO":{"name":"ITO","description":"SDRAM idle timeout","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"ITO_0","description":"IDLE timeout period is 256*Prescale period.","value":"0"},{"name":"ITO_1","description":"IDLE timeout period is ITO*Prescale period.","value":"0x1"},{"name":"ITO_2","description":"IDLE timeout period is ITO*Prescale period.","value":"0x2"},{"name":"ITO_3","description":"IDLE timeout period is ITO*Prescale period.","value":"0x3"},{"name":"ITO_4","description":"IDLE timeout period is ITO*Prescale period.","value":"0x4"},{"name":"ITO_5","description":"IDLE timeout period is ITO*Prescale period.","value":"0x5"},{"name":"ITO_6","description":"IDLE timeout period is ITO*Prescale period.","value":"0x6"},{"name":"ITO_7","description":"IDLE timeout period is ITO*Prescale period.","value":"0x7"},{"name":"ITO_8","description":"IDLE timeout period is ITO*Prescale period.","value":"0x8"},{"name":"ITO_9","description":"IDLE timeout period is ITO*Prescale period.","value":"0x9"}]}}},"SDRAMCR3":{"name":"SDRAMCR3","description":"SDRAM Control Register 3","addressOffset":"0x4C","size":32,"access":"read-write","resetValue":"0x40808000","resetMask":"0xFFFFFFFF","fields":{"REN":{"name":"REN","description":"Refresh enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REN_0","description":"The SEMC does not send AUTO REFRESH command automatically","value":"0"},{"name":"REN_1","description":"The SEMC sends AUTO REFRESH command automatically","value":"0x1"}]},"REBL":{"name":"REBL","description":"Refresh burst length","bitOffset":1,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REBL_0","description":"1","value":"0"},{"name":"REBL_1","description":"2","value":"0x1"},{"name":"REBL_2","description":"3","value":"0x2"},{"name":"REBL_3","description":"4","value":"0x3"},{"name":"REBL_4","description":"5","value":"0x4"},{"name":"REBL_5","description":"6","value":"0x5"},{"name":"REBL_6","description":"7","value":"0x6"},{"name":"REBL_7","description":"8","value":"0x7"}]},"PRESCALE":{"name":"PRESCALE","description":"Prescaler period","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"PRESCALE_0","description":"(256*16+1) clock cycles","value":"0"},{"name":"PRESCALE_1","description":"(PRESCALE*16+1) clock cycles","value":"0x1"},{"name":"PRESCALE_2","description":"(PRESCALE*16+1) clock cycles","value":"0x2"},{"name":"PRESCALE_3","description":"(PRESCALE*16+1) clock cycles","value":"0x3"},{"name":"PRESCALE_4","description":"(PRESCALE*16+1) clock cycles","value":"0x4"},{"name":"PRESCALE_5","description":"(PRESCALE*16+1) clock cycles","value":"0x5"},{"name":"PRESCALE_6","description":"(PRESCALE*16+1) clock cycles","value":"0x6"},{"name":"PRESCALE_7","description":"(PRESCALE*16+1) clock cycles","value":"0x7"},{"name":"PRESCALE_8","description":"(PRESCALE*16+1) clock cycles","value":"0x8"},{"name":"PRESCALE_9","description":"(PRESCALE*16+1) clock cycles","value":"0x9"}]},"RT":{"name":"RT","description":"Refresh timer period","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"RT_0","description":"(256+1)*(Prescaler period)","value":"0"},{"name":"RT_1","description":"(RT+1)*(Prescaler period)","value":"0x1"},{"name":"RT_2","description":"(RT+1)*(Prescaler period)","value":"0x2"},{"name":"RT_3","description":"(RT+1)*(Prescaler period)","value":"0x3"},{"name":"RT_4","description":"(RT+1)*(Prescaler period)","value":"0x4"},{"name":"RT_5","description":"(RT+1)*(Prescaler period)","value":"0x5"},{"name":"RT_6","description":"(RT+1)*(Prescaler period)","value":"0x6"},{"name":"RT_7","description":"(RT+1)*(Prescaler period)","value":"0x7"},{"name":"RT_8","description":"(RT+1)*(Prescaler period)","value":"0x8"},{"name":"RT_9","description":"(RT+1)*(Prescaler period)","value":"0x9"}]},"UT":{"name":"UT","description":"Urgent refresh threshold","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"UT_0","description":"256*(Prescaler period)","value":"0"},{"name":"UT_1","description":"UT*(Prescaler period)","value":"0x1"},{"name":"UT_2","description":"UT*(Prescaler period)","value":"0x2"},{"name":"UT_3","description":"UT*(Prescaler period)","value":"0x3"},{"name":"UT_4","description":"UT*(Prescaler period)","value":"0x4"},{"name":"UT_5","description":"UT*(Prescaler period)","value":"0x5"},{"name":"UT_6","description":"UT*(Prescaler period)","value":"0x6"},{"name":"UT_7","description":"UT*(Prescaler period)","value":"0x7"},{"name":"UT_8","description":"UT*(Prescaler period)","value":"0x8"},{"name":"UT_9","description":"UT*(Prescaler period)","value":"0x9"}]}}},"NANDCR0":{"name":"NANDCR0","description":"NAND Control Register 0","addressOffset":"0x50","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PS":{"name":"PS","description":"Port Size","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PS_0","description":"8bit","value":"0"},{"name":"PS_1","description":"16bit","value":"0x1"}]},"SYNCEN":{"name":"SYNCEN","description":"Synchronous Mode Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SYNCEN_0","description":"Asynchronous mode is enabled.","value":"0"},{"name":"SYNCEN_1","description":"Synchronous mode is enabled.","value":"0x1"}]},"BL":{"name":"BL","description":"Burst Length","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"BL_0","description":"1","value":"0"},{"name":"BL_1","description":"2","value":"0x1"},{"name":"BL_2","description":"4","value":"0x2"},{"name":"BL_3","description":"8","value":"0x3"},{"name":"BL_4","description":"16","value":"0x4"},{"name":"BL_5","description":"32","value":"0x5"},{"name":"BL_6","description":"64","value":"0x6"},{"name":"BL_7","description":"64","value":"0x7"}]},"EDO":{"name":"EDO","description":"EDO mode enabled","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EDO_0","description":"EDO mode disabled","value":"0"},{"name":"EDO_1","description":"EDO mode enabled","value":"0x1"}]},"COL":{"name":"COL","description":"Column address bit number","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"COL_0","description":"16","value":"0"},{"name":"COL_1","description":"15","value":"0x1"},{"name":"COL_2","description":"14","value":"0x2"},{"name":"COL_3","description":"13","value":"0x3"},{"name":"COL_4","description":"12","value":"0x4"},{"name":"COL_5","description":"11","value":"0x5"},{"name":"COL_6","description":"10","value":"0x6"},{"name":"COL_7","description":"9","value":"0x7"}]}}},"NANDCR1":{"name":"NANDCR1","description":"NAND Control Register 1","addressOffset":"0x54","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CES":{"name":"CES","description":"CE# setup time","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEH":{"name":"CEH","description":"CE# hold time","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEL":{"name":"WEL","description":"WE# low time","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEH":{"name":"WEH","description":"WE# high time","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REL":{"name":"REL","description":"RE# low time","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REH":{"name":"REH","description":"RE# high time","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"TA":{"name":"TA","description":"Turnaround time","bitOffset":24,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEITV":{"name":"CEITV","description":"CE# interval time","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"NANDCR2":{"name":"NANDCR2","description":"NAND Control Register 2","addressOffset":"0x58","size":32,"access":"read-write","resetValue":"0x10410","resetMask":"0xFFFFFFFF","fields":{"TWHR":{"name":"TWHR","description":"WE# high to RE# low time","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"TRHW":{"name":"TRHW","description":"RE# high to WE# low time","bitOffset":6,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"TADL":{"name":"TADL","description":"Address cycle to data loading time","bitOffset":12,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"TRR":{"name":"TRR","description":"Ready to RE# low time","bitOffset":18,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"TWB":{"name":"TWB","description":"WE# high to busy time","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]}}},"NANDCR3":{"name":"NANDCR3","description":"NAND Control Register 3","addressOffset":"0x5C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"NDOPT1":{"name":"NDOPT1","description":"NAND option bit 1","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"NDOPT2":{"name":"NDOPT2","description":"NAND option bit 2","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"NDOPT3":{"name":"NDOPT3","description":"NAND option bit 3","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RDS":{"name":"RDS","description":"Read Data Setup time","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RDH":{"name":"RDH","description":"Read Data Hold time","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WDS":{"name":"WDS","description":"Write Data Setup time","bitOffset":24,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WDH":{"name":"WDH","description":"Write Data Hold time","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"NORCR0":{"name":"NORCR0","description":"NOR Control Register 0","addressOffset":"0x60","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PS":{"name":"PS","description":"Port Size","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PS_0","description":"8bit","value":"0"},{"name":"PS_1","description":"16bit","value":"0x1"}]},"SYNCEN":{"name":"SYNCEN","description":"Synchronous Mode Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SYNCEN_0","description":"Asynchronous mode is enabled.","value":"0"},{"name":"SYNCEN_1","description":"Synchronous mode is enabled. Only fixed latency mode is supported.","value":"0x1"}]},"BL":{"name":"BL","description":"Burst Length","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"BL_0","description":"1","value":"0"},{"name":"BL_1","description":"2","value":"0x1"},{"name":"BL_2","description":"4","value":"0x2"},{"name":"BL_3","description":"8","value":"0x3"},{"name":"BL_4","description":"16","value":"0x4"},{"name":"BL_5","description":"32","value":"0x5"},{"name":"BL_6","description":"64","value":"0x6"},{"name":"BL_7","description":"64","value":"0x7"}]},"AM":{"name":"AM","description":"Address Mode","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"AM_0","description":"Address/Data MUX mode (ADMUX)","value":"0"},{"name":"AM_1","description":"Advanced Address/Data MUX mode (AADM)","value":"0x1"}]},"ADVP":{"name":"ADVP","description":"ADV# Polarity","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ADVP_0","description":"ADV# is active low.","value":"0"},{"name":"ADVP_1","description":"ADV# is active high.","value":"0x1"}]},"ADVH":{"name":"ADVH","description":"ADV# level control during address hold state","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ADVH_0","description":"ADV# is high during address hold state.","value":"0"},{"name":"ADVH_1","description":"ADV# is low during address hold state.","value":"0x1"}]},"COL":{"name":"COL","description":"Column Address bit width","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"COL_0","description":"12 Bits","value":"0"},{"name":"COL_1","description":"11 Bits","value":"0x1"},{"name":"COL_2","description":"10 Bits","value":"0x2"},{"name":"COL_3","description":"9 Bits","value":"0x3"},{"name":"COL_4","description":"8 Bits","value":"0x4"},{"name":"COL_5","description":"7 Bits","value":"0x5"},{"name":"COL_6","description":"6 Bits","value":"0x6"},{"name":"COL_7","description":"5 Bits","value":"0x7"},{"name":"COL_8","description":"4 Bits","value":"0x8"},{"name":"COL_9","description":"3 Bits","value":"0x9"},{"name":"COL_10","description":"2 Bits","value":"0xA"},{"name":"COL_11","description":"12 Bits","value":"0xB"},{"name":"COL_12","description":"12 Bits","value":"0xC"},{"name":"COL_13","description":"12 Bits","value":"0xD"},{"name":"COL_14","description":"12 Bits","value":"0xE"},{"name":"COL_15","description":"12 Bits","value":"0xF"}]}}},"NORCR1":{"name":"NORCR1","description":"NOR Control Register 1","addressOffset":"0x64","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CES":{"name":"CES","description":"CE setup time","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEH":{"name":"CEH","description":"CE hold time","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"AS":{"name":"AS","description":"Address setup time","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"AH":{"name":"AH","description":"Address hold time","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEL":{"name":"WEL","description":"WE low time","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEH":{"name":"WEH","description":"WE high time","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REL":{"name":"REL","description":"RE low time","bitOffset":24,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REH":{"name":"REH","description":"RE high time","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"NORCR2":{"name":"NORCR2","description":"NOR Control Register 2","addressOffset":"0x68","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TA":{"name":"TA","description":"Turnaround time","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"AWDH":{"name":"AWDH","description":"Address to write data hold time","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"LC":{"name":"LC","description":"Latency count","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RD":{"name":"RD","description":"Read time","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEITV":{"name":"CEITV","description":"CE# interval time","bitOffset":24,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RDH":{"name":"RDH","description":"Read hold time","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"NORCR3":{"name":"NORCR3","description":"NOR Control Register 3","addressOffset":"0x6C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ASSR":{"name":"ASSR","description":"Address setup time for SYNC read","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"AHSR":{"name":"AHSR","description":"Address hold time for SYNC read","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"SRAMCR0":{"name":"SRAMCR0","description":"SRAM Control Register 0","addressOffset":"0x70","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PS":{"name":"PS","description":"Port Size","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PS_0","description":"8bit","value":"0"},{"name":"PS_1","description":"16bit","value":"0x1"}]},"SYNCEN":{"name":"SYNCEN","description":"Synchronous Mode Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SYNCEN_0","description":"Asynchronous mode is enabled.","value":"0"},{"name":"SYNCEN_1","description":"Synchronous mode is enabled. Only fixed latency mode is supported.","value":"0x1"}]},"BL":{"name":"BL","description":"Burst Length","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"BL_0","description":"1","value":"0"},{"name":"BL_1","description":"2","value":"0x1"},{"name":"BL_2","description":"4","value":"0x2"},{"name":"BL_3","description":"8","value":"0x3"},{"name":"BL_4","description":"16","value":"0x4"},{"name":"BL_5","description":"32","value":"0x5"},{"name":"BL_6","description":"64","value":"0x6"},{"name":"BL_7","description":"64","value":"0x7"}]},"AM":{"name":"AM","description":"Address Mode","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"AM_0","description":"Address/Data MUX mode (ADMUX)","value":"0"},{"name":"AM_1","description":"Advanced Address/Data MUX mode (AADM)","value":"0x1"}]},"ADVP":{"name":"ADVP","description":"ADV# polarity","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ADVP_0","description":"ADV# is active low.","value":"0"},{"name":"ADVP_1","description":"ADV# is active high.","value":"0x1"}]},"ADVH":{"name":"ADVH","description":"ADV# level control during address hold state","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ADVH_0","description":"ADV# is high during address hold state.","value":"0"},{"name":"ADVH_1","description":"ADV# is low during address hold state.","value":"0x1"}]},"COL":{"name":"COL","description":"Column Address bit width","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"COL_0","description":"12 Bits","value":"0"},{"name":"COL_1","description":"11 Bits","value":"0x1"},{"name":"COL_2","description":"10 Bits","value":"0x2"},{"name":"COL_3","description":"9 Bits","value":"0x3"},{"name":"COL_4","description":"8 Bits","value":"0x4"},{"name":"COL_5","description":"7 Bits","value":"0x5"},{"name":"COL_6","description":"6 Bits","value":"0x6"},{"name":"COL_7","description":"5 Bits","value":"0x7"},{"name":"COL_8","description":"4 Bits","value":"0x8"},{"name":"COL_9","description":"3 Bits","value":"0x9"},{"name":"COL_10","description":"2 Bits","value":"0xA"},{"name":"COL_11","description":"12 Bits","value":"0xB"},{"name":"COL_12","description":"12 Bits","value":"0xC"},{"name":"COL_13","description":"12 Bits","value":"0xD"},{"name":"COL_14","description":"12 Bits","value":"0xE"},{"name":"COL_15","description":"12 Bits","value":"0xF"}]}}},"SRAMCR1":{"name":"SRAMCR1","description":"SRAM Control Register 1","addressOffset":"0x74","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CES":{"name":"CES","description":"CE setup time","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEH":{"name":"CEH","description":"CE hold time","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"AS":{"name":"AS","description":"Address setup time","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"AH":{"name":"AH","description":"Address hold time","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEL":{"name":"WEL","description":"WE low time","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEH":{"name":"WEH","description":"WE high time","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REL":{"name":"REL","description":"RE low time","bitOffset":24,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REH":{"name":"REH","description":"RE high time","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"SRAMCR2":{"name":"SRAMCR2","description":"SRAM Control Register 2","addressOffset":"0x78","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"WDS":{"name":"WDS","description":"Write Data setup time","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WDH":{"name":"WDH","description":"Write Data hold time","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"TA":{"name":"TA","description":"Turnaround time","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"AWDH":{"name":"AWDH","description":"Address to write data hold time","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"LC":{"name":"LC","description":"Latency count","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RD":{"name":"RD","description":"Read time","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEITV":{"name":"CEITV","description":"CE# interval time","bitOffset":24,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RDH":{"name":"RDH","description":"Read hold time","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"SRAMCR3":{"name":"SRAMCR3","description":"SRAM Control Register 3","addressOffset":"0x7C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"DBICR0":{"name":"DBICR0","description":"DBI-B Control Register 0","addressOffset":"0x80","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PS":{"name":"PS","description":"Port Size","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PS_0","description":"8bit","value":"0"},{"name":"PS_1","description":"16bit","value":"0x1"}]},"BL":{"name":"BL","description":"Burst Length","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"BL_0","description":"1","value":"0"},{"name":"BL_1","description":"2","value":"0x1"},{"name":"BL_2","description":"4","value":"0x2"},{"name":"BL_3","description":"8","value":"0x3"},{"name":"BL_4","description":"16","value":"0x4"},{"name":"BL_5","description":"32","value":"0x5"},{"name":"BL_6","description":"64","value":"0x6"},{"name":"BL_7","description":"64","value":"0x7"}]},"COL":{"name":"COL","description":"Column Address bit width","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"COL_0","description":"12 Bits","value":"0"},{"name":"COL_1","description":"11 Bits","value":"0x1"},{"name":"COL_2","description":"10 Bits","value":"0x2"},{"name":"COL_3","description":"9 Bits","value":"0x3"},{"name":"COL_4","description":"8 Bits","value":"0x4"},{"name":"COL_5","description":"7 Bits","value":"0x5"},{"name":"COL_6","description":"6 Bits","value":"0x6"},{"name":"COL_7","description":"5 Bits","value":"0x7"},{"name":"COL_8","description":"4 Bits","value":"0x8"},{"name":"COL_9","description":"3 Bits","value":"0x9"},{"name":"COL_10","description":"2 Bits","value":"0xA"},{"name":"COL_11","description":"12 Bits","value":"0xB"},{"name":"COL_12","description":"12 Bits","value":"0xC"},{"name":"COL_13","description":"12 Bits","value":"0xD"},{"name":"COL_14","description":"12 Bits","value":"0xE"},{"name":"COL_15","description":"12 Bits","value":"0xF"}]}}},"DBICR1":{"name":"DBICR1","description":"DBI-B Control Register 1","addressOffset":"0x84","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CES":{"name":"CES","description":"CSX Setup Time","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEH":{"name":"CEH","description":"CSX Hold Time","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEL":{"name":"WEL","description":"WRX Low Time","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"WEH":{"name":"WEH","description":"WRX High Time","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REL":{"name":"REL","description":"RDX Low Time bit [3:0]","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REH":{"name":"REH","description":"RDX High Time bit [3:0]","bitOffset":20,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"CEITV":{"name":"CEITV","description":"CSX interval time","bitOffset":24,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"REL2":{"name":"REL2","description":"RDX Low Time bit [5:4]","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"REH2":{"name":"REH2","description":"RDX High Time bit [5:4]","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[]}}},"IPCR0":{"name":"IPCR0","description":"IP Command Control Register 0","addressOffset":"0x90","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"SA":{"name":"SA","description":"Slave address","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"IPCR1":{"name":"IPCR1","description":"IP Command Control Register 1","addressOffset":"0x94","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DATSZ":{"name":"DATSZ","description":"Data Size in Byte","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DATSZ_0","description":"4","value":"0"},{"name":"DATSZ_1","description":"1","value":"0x1"},{"name":"DATSZ_2","description":"2","value":"0x2"},{"name":"DATSZ_3","description":"3","value":"0x3"},{"name":"DATSZ_4","description":"4","value":"0x4"},{"name":"DATSZ_5","description":"4","value":"0x5"},{"name":"DATSZ_6","description":"4","value":"0x6"},{"name":"DATSZ_7","description":"4","value":"0x7"}]},"NAND_EXT_ADDR":{"name":"NAND_EXT_ADDR","description":"NAND Extended Address","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"IPCR2":{"name":"IPCR2","description":"IP Command Control Register 2","addressOffset":"0x98","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"BM0":{"name":"BM0","description":"Byte Mask for Byte 0 (IPTXDAT bit 7:0)","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BM0_0","description":"Byte is unmasked","value":"0"},{"name":"BM0_1","description":"Byte is masked","value":"0x1"}]},"BM1":{"name":"BM1","description":"Byte Mask for Byte 1 (IPTXDAT bit 15:8)","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BM1_0","description":"Byte is unmasked","value":"0"},{"name":"BM1_1","description":"Byte is masked","value":"0x1"}]},"BM2":{"name":"BM2","description":"Byte Mask for Byte 2 (IPTXDAT bit 23:16)","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BM2_0","description":"Byte is unmasked","value":"0"},{"name":"BM2_1","description":"Byte is masked","value":"0x1"}]},"BM3":{"name":"BM3","description":"Byte Mask for Byte 3 (IPTXDAT bit 31:24)","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BM3_0","description":"Byte is unmasked","value":"0"},{"name":"BM3_1","description":"Byte is masked","value":"0x1"}]}}},"IPCMD":{"name":"IPCMD","description":"IP Command Register","addressOffset":"0x9C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CMD":{"name":"CMD","description":"SDRAM Commands: 0x8: Read 0x9: Write 0xA: Mode Register Set 0xB: Active 0xC: Auto Refresh 0xD: Self Refresh 0xE: Precharge 0xF: Precharge All Others: Reserved Self Refresh is sent to all SDRAM devices because they share the same SEMC_CLK pin","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]},"KEY":{"name":"KEY","description":"This field should be written with 0xA55A when trigging an IP command for all device types","bitOffset":16,"bitWidth":16,"access":"write-only","enumeratedValues":[]}}},"IPTXDAT":{"name":"IPTXDAT","description":"TX DATA Register","addressOffset":"0xA0","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DAT":{"name":"DAT","description":"Data value to use for an IP write command","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"IPRXDAT":{"name":"IPRXDAT","description":"RX DATA Register","addressOffset":"0xB0","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DAT":{"name":"DAT","description":"Data returned by device for an IP read command.","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"STS0":{"name":"STS0","description":"Status Register 0","addressOffset":"0xC0","size":32,"access":"read-only","resetValue":"0x1","resetMask":"0xFFFFFFFF","fields":{"IDLE":{"name":"IDLE","description":"Indicating whether the SEMC is in idle state.","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"NARDY":{"name":"NARDY","description":"Indicating NAND device Ready/WAIT# pin level.","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NARDY_0","description":"NAND device is not ready","value":"0"},{"name":"NARDY_1","description":"NAND device is ready","value":"0x1"}]}}},"STS1":{"name":"STS1","description":"Status Register 1","addressOffset":"0xC4","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS2":{"name":"STS2","description":"Status Register 2","addressOffset":"0xC8","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"NDWRPEND":{"name":"NDWRPEND","description":"This field indicating whether there is pending AXI command (write) to NAND device.","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NDWRPEND_0","description":"No pending","value":"0"},{"name":"NDWRPEND_1","description":"Pending","value":"0x1"}]}}},"STS3":{"name":"STS3","description":"Status Register 3","addressOffset":"0xCC","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS4":{"name":"STS4","description":"Status Register 4","addressOffset":"0xD0","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS5":{"name":"STS5","description":"Status Register 5","addressOffset":"0xD4","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS6":{"name":"STS6","description":"Status Register 6","addressOffset":"0xD8","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS7":{"name":"STS7","description":"Status Register 7","addressOffset":"0xDC","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS8":{"name":"STS8","description":"Status Register 8","addressOffset":"0xE0","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS9":{"name":"STS9","description":"Status Register 9","addressOffset":"0xE4","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS10":{"name":"STS10","description":"Status Register 10","addressOffset":"0xE8","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS11":{"name":"STS11","description":"Status Register 11","addressOffset":"0xEC","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS12":{"name":"STS12","description":"Status Register 12","addressOffset":"0xF0","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"NDADDR":{"name":"NDADDR","description":"This field indicating the last write address (AXI command) to NAND device (without base address in SEMC_BR4).","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"STS13":{"name":"STS13","description":"Status Register 13","addressOffset":"0xF4","size":32,"access":"read-only","resetValue":"0x100","resetMask":"0xFFFFFFFF","fields":{"SLVLOCK":{"name":"SLVLOCK","description":"Sample clock slave delay line locked.","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SLVLOCK_0","description":"Slave delay line is not locked.","value":"0"},{"name":"SLVLOCK_1","description":"Slave delay line is locked.","value":"0x1"}]},"REFLOCK":{"name":"REFLOCK","description":"Sample clock reference delay line locked.","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REFLOCK_0","description":"Reference delay line is not locked.","value":"0"},{"name":"REFLOCK_1","description":"Reference delay line is locked.","value":"0x1"}]},"SLVSEL":{"name":"SLVSEL","description":"Sample clock slave delay line delay cell number selection.","bitOffset":2,"bitWidth":6,"access":"read-only","enumeratedValues":[]},"REFSEL":{"name":"REFSEL","description":"Sample clock reference delay line delay cell number selection.","bitOffset":8,"bitWidth":6,"access":"read-only","enumeratedValues":[]}}},"STS14":{"name":"STS14","description":"Status Register 14","addressOffset":"0xF8","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"STS15":{"name":"STS15","description":"Status Register 15","addressOffset":"0xFC","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}}},"derivedFrom":null}