$date
	Tue May 17 13:20:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_moore $end
$var reg 1 ! clk $end
$var reg 1 " in $end
$var reg 1 # rst $end
$scope module moore1 $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # rst $end
$var reg 2 $ next_state [1:0] $end
$var reg 2 % out [1:0] $end
$var reg 2 & pres_state [1:0] $end
$scope begin fsm $end
$upscope $end
$scope begin outputs $end
$upscope $end
$scope begin statereg $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
0#
0"
0!
$end
#10
1#
1!
#20
0!
#30
1!
#40
0!
#50
1!
#60
b1 $
0!
1"
#70
b1 %
b10 $
b1 &
1!
#80
0!
#90
b10 %
b11 $
b10 &
1!
#100
0!
#110
b11 %
b0 $
b11 &
1!
#120
0!
#130
b0 %
b1 $
b0 &
1!
#140
0!
#150
b1 %
b10 $
b1 &
1!
#160
0!
#170
b10 %
b11 $
b10 &
1!
#180
0!
#190
b11 %
b0 $
b11 &
1!
#200
0!
