<stg><name>secure_enclave_key_store_ghash_iteration</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="2">
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0  %x_prev_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %x_prev_V)

]]></node>
<StgValue><ssdm name="x_prev_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:1  %d_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %d_V)

]]></node>
<StgValue><ssdm name="d_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:2  %h_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %h_V)

]]></node>
<StgValue><ssdm name="h_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:3  %r_V_3 = xor i128 %d_V_read, %x_prev_V_read

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:0  %agg_result_V_i = phi i128 [ 0, %0 ], [ %agg_result_V_0_r_V_i, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:1  %lhs_V = phi i128 [ 0, %0 ], [ %lhs_V_r_V_i, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:2  %rhs_V = phi i128 [ %r_V_3, %0 ], [ %r_V_2, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %i_assign = phi i8 [ 0, %0 ], [ %i, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="8">
<![CDATA[
:4  %i_assign_cast1 = zext i8 %i_assign to i32

]]></node>
<StgValue><ssdm name="i_assign_cast1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %exitcond_i = icmp eq i8 %i_assign, -128

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %i = add i8 %i_assign, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_i, label %gf_mult.exit, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
._crit_edge.i:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %h_V_read, i32 %i_assign_cast1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge.i:1  %z_V = xor i128 %lhs_V, %rhs_V

]]></node>
<StgValue><ssdm name="z_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge.i:2  %agg_result_V_0_r_V_i = select i1 %tmp, i128 %z_V, i128 %agg_result_V_i

]]></node>
<StgValue><ssdm name="agg_result_V_0_r_V_i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge.i:3  %lhs_V_r_V_i = select i1 %tmp, i128 %z_V, i128 %lhs_V

]]></node>
<StgValue><ssdm name="lhs_V_r_V_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="127" op_0_bw="127" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:4  %r_V_1 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %rhs_V, i32 1, i32 127)

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="128" op_0_bw="127">
<![CDATA[
._crit_edge.i:5  %r_V_2 = zext i127 %r_V_1 to i128

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="128">
<![CDATA[
gf_mult.exit:0  ret i128 %agg_result_V_i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
