

##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 05 17:07:06 2015
#


Top view:               NMR_TOP
Operating conditions:   PA3.COMWC-2
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\constraint\NMR_TOP_syn.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: NA

                                                            Requested     Estimated     Requested     Estimated                 Clock        Clock 
Starting Clock                                              Frequency     Frequency     Period        Period        Slack       Type         Group 
---------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.clk_10k_0.clock_10khz                     1.0 MHz       191.5 MHz     1000.000      5.223         994.777     declared     1MHz  
ClockManagement_0.pllclk_0.GLA                              110.0 MHz     110.7 MHz     9.091         9.032         0.059       declared     100MHz
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk        20.0 MHz      113.3 MHz     50.000        8.828         20.586      declared     DSP   
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout            20.0 MHz      118.6 MHz     50.000        8.429         20.786      declared     50MHz 
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout         20.0 MHz      99.0 MHz      50.000        10.101        39.899      declared     8MHz  
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     10.0 MHz      24.3 MHz      100.000       41.096        29.452      declared     8MHz  
ddsclkout                                                   40.0 MHz      112.2 MHz     25.000        8.909         16.091      declared     32MHz 
===================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.pllclk_0.GLA                           |  0.000       False  |  0.000       False  |  4.545       False  |  4.546       False
ClockManagement_0.pllclk_0.GLA                           ddsclkout                                                |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  Diff grp    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.clk_10k_0.clock_10khz                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ddsclkout                                                ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ddsclkout                                                ddsclkout                                                |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  0.000       False  |  0.000       False  |  No paths    -      |  50.000      False
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      ddsclkout                                                |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  0.000       False  |  0.000       False  |  No paths    -      |  25.000      False
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  No paths    -      |  0.000       False  |  No paths    -      |  25.000      False
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.clk_10k_0.clock_10khz                  |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 


##### END OF TIMING REPORT #####]

