D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling module axis_fifo
-- Compiling module axis_async_fifo_def

Top level modules:
	axis_fifo
	axis_async_fifo_def

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling package config_reg_sv_unit
-- Importing package ising_config
-- Compiling module config_reg

Top level modules:
	config_reg

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling module adc_driver_tb

Top level modules:
	adc_driver_tb

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv {0 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling module delay_cal
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv(20): (vlog-2110) Illegal reference to net "word_out".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv(22): (vlog-2110) Illegal reference to net "word_out".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv(27): (vlog-2110) Illegal reference to net "word_out".

} {4.0 7.0} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling module axis_sync_fifo
-- Compiling module axis_async_fifo

Top level modules:
	axis_sync_fifo
	axis_async_fifo

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/ising_config.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/ising_config.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling package ising_config

Top level modules:
	--none--

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv {0 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
** Error: (vlog-13069) D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv(66): near "delay_cal_dac_word": syntax error, unexpected IDENTIFIER, expecting ')'.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv(92): (vlog-13282) 'dac_mux_sel_reg_inst' already declared in this scope.

} {3.0 5.0} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv {0 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
** Error (suppressible): D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(14): (vlog-2388) 'gpio_in' already declared in this scope (dac_driver_tb) at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(12).
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(66): (vlog-2730) Undefined variable: 'static_word'.
** Error: (vlog-13069) D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(70): near ";": syntax error, unexpected ';', expecting ')'.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(96): Illegal declaration after the statement near line '92'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlog-13053) D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(99): near "'i": Illegal base specifier in numeric constant.
** Error: (vlog-13057) D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(99): near "[end of file]": Expecting numeric digits.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(103): (vlog-2730) Undefined variable: 'fsm_val_out'.
** Error: (vlog-13069) D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(153): near "end": syntax error, unexpected end.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(162): (vlog-2730) Undefined variable: 'addr'.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(163): (vlog-2730) Undefined variable: 'data'.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(165): (vlog-2730) Undefined variable: 'gpio_write'.
** Error: (vlog-13069) D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv(171): near "endtask": syntax error, unexpected endtask.

} {4.0 15.0} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
-- Compiling package lookup_table_sv_unit
-- Importing package ising_config
-- Compiling module lookup_table

Top level modules:
	lookup_table

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv {0 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 28 2020
** Error: (vlog-13069) D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv(21): near "input": syntax error, unexpected input, expecting ')'.

} {3.0 4.0} {}}
