{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770477955690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770477955691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  7 23:25:55 2026 " "Processing started: Sat Feb  7 23:25:55 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770477955691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1770477955691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequential -c Sequential --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequential -c Sequential --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1770477955691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1770477956017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1770477956017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MultiBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MultiBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiBus-rtl " "Found design unit 1: MultiBus-rtl" {  } { { "MultiBus.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/MultiBus.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963449 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiBus " "Found entity 1: MultiBus" {  } { { "MultiBus.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/MultiBus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_Register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shift_Register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Register-rtl " "Found design unit 1: Shift_Register-rtl" {  } { { "Shift_Register.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/Shift_Register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/Shift_Register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-rtl " "Found design unit 1: Reg-rtl" {  } { { "Reg.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/Reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF_Full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_FF_Full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_Full-rtl " "Found design unit 1: D_FF_Full-rtl" {  } { { "D_FF_Full.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF_Full.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963451 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Full " "Found entity 1: D_FF_Full" {  } { { "D_FF_Full.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF_Full.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF_preset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_FF_preset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_preset-rtl " "Found design unit 1: D_FF_preset-rtl" {  } { { "D_FF_preset.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF_preset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963452 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_preset " "Found entity 1: D_FF_preset" {  } { { "D_FF_preset.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF_preset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF_Sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_FF_Sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_Sync-rtl " "Found design unit 1: D_FF_Sync-rtl" {  } { { "D_FF_Sync.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF_Sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963452 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Sync " "Found entity 1: D_FF_Sync" {  } { { "D_FF_Sync.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-rtl " "Found design unit 1: D_FF-rtl" {  } { { "D_FF.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963452 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_Latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_Latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-rtl " "Found design unit 1: D_Latch-rtl" {  } { { "D_Latch.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_Latch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963453 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Sequential/D_Latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770477963453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770477963453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiBus " "Elaborating entity \"MultiBus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1770477963496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770477963583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  7 23:26:03 2026 " "Processing ended: Sat Feb  7 23:26:03 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770477963583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770477963583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770477963583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1770477963583 ""}
