MP1 vdd b b0 PMOS
MP2 b0 a out PMOS  
MN1 out a gnd NMOS
MN2 out b gnd NMOS 