Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 27 11:18:15 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 428 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.607        0.000                      0                 3284        0.110        0.000                      0                 3284        2.633        0.000                       0                  1421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cpu_clk_inst/inst/fpga_clk  {0.000 5.000}        10.000          100.000         
  clkfbout_cpu_clk          {0.000 25.000}       50.000          20.000          
  cpu_clk_cpu_clk           {0.000 25.000}       50.000          20.000          
  upg_clk_cpu_clk           {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_clk_inst/inst/fpga_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpu_clk                                                                                                                                                            2.633        0.000                       0                     3  
  cpu_clk_cpu_clk                 2.607        0.000                      0                 2853        0.202        0.000                      0                 2853       24.500        0.000                       0                  1245  
  upg_clk_cpu_clk                94.043        0.000                      0                  301        0.110        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
upg_clk_cpu_clk  cpu_clk_cpu_clk       15.511        0.000                      0                  656        1.066        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  upg_clk_cpu_clk    cpu_clk_cpu_clk         45.630        0.000                      0                    2        0.869        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_inst/inst/fpga_clk
  To Clock:  cpu_clk_inst/inst/fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_inst/inst/fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_clk_inst/inst/fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpu_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.816ns  (logic 5.071ns (23.244%)  route 16.745ns (76.756%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 23.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.103    16.147    decoder/register_reg[27][1]_6
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.150    16.297 r  decoder/led[13]_i_1/O
                         net (fo=6, routed)           0.980    17.277    decoder/write_data[13]
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.326    17.603 r  decoder/RAM_inst_i_35/O
                         net (fo=4, routed)           2.270    19.873    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.953    23.996    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.419    
                         clock uncertainty           -0.202    23.217    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    22.480    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.480    
                         arrival time                         -19.873    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.674ns  (logic 5.071ns (23.397%)  route 16.603ns (76.603%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 23.952 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.103    16.147    decoder/register_reg[27][1]_6
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.150    16.297 r  decoder/led[13]_i_1/O
                         net (fo=6, routed)           0.980    17.277    decoder/write_data[13]
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.326    17.603 r  decoder/RAM_inst_i_35/O
                         net (fo=4, routed)           2.127    19.730    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.910    23.952    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.375    
                         clock uncertainty           -0.202    23.173    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    22.436    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.436    
                         arrival time                         -19.730    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.894ns  (logic 5.042ns (23.029%)  route 16.852ns (76.971%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 24.234 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.669    15.713    decoder/register_reg[27][1]_6
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.120    15.833 r  decoder/led[12]_i_1/O
                         net (fo=6, routed)           0.943    16.777    decoder/write_data[12]
    SLICE_X42Y32         LUT4 (Prop_lut4_I3_O)        0.327    17.104 r  decoder/RAM_inst_i_36/O
                         net (fo=4, routed)           2.847    19.951    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.192    24.234    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.657    
                         clock uncertainty           -0.202    23.455    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    22.718    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.718    
                         arrival time                         -19.951    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.864ns  (logic 5.042ns (23.061%)  route 16.822ns (76.939%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 24.234 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.928    15.972    decoder/register_reg[27][1]_6
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.120    16.092 r  decoder/led[7]_i_1/O
                         net (fo=6, routed)           0.861    16.952    decoder/write_data[7]
    SLICE_X48Y36         LUT4 (Prop_lut4_I3_O)        0.327    17.279 r  decoder/RAM_inst_i_41/O
                         net (fo=4, routed)           2.641    19.920    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.192    24.234    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.657    
                         clock uncertainty           -0.202    23.455    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    22.718    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.718    
                         arrival time                         -19.920    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.860ns  (logic 5.071ns (23.197%)  route 16.789ns (76.803%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 24.234 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.103    16.147    decoder/register_reg[27][1]_6
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.150    16.297 r  decoder/led[13]_i_1/O
                         net (fo=6, routed)           0.980    17.277    decoder/write_data[13]
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.326    17.603 r  decoder/RAM_inst_i_35/O
                         net (fo=4, routed)           2.314    19.917    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.192    24.234    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.657    
                         clock uncertainty           -0.202    23.455    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    22.718    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.718    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.965ns  (logic 5.071ns (23.087%)  route 16.894ns (76.913%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 24.365 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.103    16.147    decoder/register_reg[27][1]_6
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.150    16.297 r  decoder/led[13]_i_1/O
                         net (fo=6, routed)           0.980    17.277    decoder/write_data[13]
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.326    17.603 r  decoder/RAM_inst_i_35/O
                         net (fo=4, routed)           2.418    20.021    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.322    24.365    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.788    
                         clock uncertainty           -0.202    23.586    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    22.849    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.849    
                         arrival time                         -20.021    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.576ns  (logic 5.042ns (23.369%)  route 16.534ns (76.631%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 23.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.928    15.972    decoder/register_reg[27][1]_6
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.120    16.092 r  decoder/led[7]_i_1/O
                         net (fo=6, routed)           0.861    16.952    decoder/write_data[7]
    SLICE_X48Y36         LUT4 (Prop_lut4_I3_O)        0.327    17.279 r  decoder/RAM_inst_i_41/O
                         net (fo=4, routed)           2.352    19.632    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.953    23.996    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.419    
                         clock uncertainty           -0.202    23.217    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    22.480    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.480    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.809ns  (logic 5.046ns (23.137%)  route 16.763ns (76.863%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 24.234 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.044    16.088    decoder/register_reg[27][1]_6
    SLICE_X48Y21         LUT2 (Prop_lut2_I1_O)        0.119    16.207 r  decoder/led[9]_i_1/O
                         net (fo=6, routed)           1.013    17.220    decoder/write_data[9]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.552 r  decoder/RAM_inst_i_39/O
                         net (fo=4, routed)           2.313    19.865    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.192    24.234    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.657    
                         clock uncertainty           -0.202    23.455    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    22.718    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.718    
                         arrival time                         -19.865    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.750ns  (logic 4.873ns (23.484%)  route 15.877ns (76.516%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 23.379 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.950    15.994    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X37Y21         LUT2 (Prop_lut2_I1_O)        0.124    16.118 r  ProgramROM_inst/RAM_inst_i_56/O
                         net (fo=1, routed)           0.804    16.922    ProgramROM_inst/write_data[26]
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.154    17.076 r  ProgramROM_inst/RAM_inst_i_22/O
                         net (fo=4, routed)           1.731    18.806    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.337    23.379    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.803    
                         clock uncertainty           -0.202    22.601    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.940    21.661    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -18.806    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.519ns  (logic 5.046ns (23.449%)  route 16.473ns (76.551%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 23.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.820    -3.656    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.118    -3.538 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.595    -1.944    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.656     0.712 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.370     2.082    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.206 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.950     4.157    decoder/douta[9]
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.276     4.433 r  decoder/PC_reg[13]_i_4/O
                         net (fo=1, routed)           0.972     5.405    decoder/PC_reg[13]_i_4_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.704 r  decoder/PC[13]_i_3/O
                         net (fo=8, routed)           1.312     7.016    decoder/read_data_1[13]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.140 r  decoder/register[0][15]_i_68/O
                         net (fo=1, routed)           1.083     8.223    decoder/register[0][15]_i_68_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.347 f  decoder/register[0][15]_i_48/O
                         net (fo=20, routed)          0.955     9.302    decoder/register[0][15]_i_48_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.599    10.025    ProgramROM_inst/register_reg[27][3]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.149 r  ProgramROM_inst/register[0][15]_i_17/O
                         net (fo=2, routed)           0.782    10.931    ProgramROM_inst/register[0][15]_i_17_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  ProgramROM_inst/register[0][14]_i_6/O
                         net (fo=1, routed)           0.741    11.796    ProgramROM_inst/register[0][14]_i_6_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.920 r  ProgramROM_inst/register[0][14]_i_4/O
                         net (fo=3, routed)           0.783    12.703    ProgramROM_inst/ALU_result[14]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          0.917    13.744    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.868 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.635    14.503    ProgramROM_inst/control/IORead0__3
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.627 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.293    14.920    ProgramROM_inst/IOWrite
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    15.044 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.044    16.088    decoder/register_reg[27][1]_6
    SLICE_X48Y21         LUT2 (Prop_lut2_I1_O)        0.119    16.207 r  decoder/led[9]_i_1/O
                         net (fo=6, routed)           1.013    17.220    decoder/write_data[9]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.552 r  decoder/RAM_inst_i_39/O
                         net (fo=4, routed)           2.023    19.575    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.953    23.996    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.419    
                         clock uncertainty           -0.202    23.217    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    22.480    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.480    
                         arrival time                         -19.575    
  -------------------------------------------------------------------
                         slack                                  2.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.351ns  (logic 0.255ns (72.614%)  route 0.096ns (27.386%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 24.251 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.563    24.207    ifetch/cpu_clk
    SLICE_X53Y12         FDRE                                         r  ifetch/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.146    24.353 r  ifetch/PC_reg[16]/Q
                         net (fo=1, routed)           0.096    24.449    ifetch/PC[16]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    24.558 r  ifetch/branch_base_addr_carry__2/O[3]
                         net (fo=4, routed)           0.000    24.558    ifetch/D[16]
    SLICE_X50Y12         FDRE                                         r  ifetch/link_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.833    24.251    ifetch/cpu_clk
    SLICE_X50Y12         FDRE                                         r  ifetch/link_addr_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.222    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    24.356    ifetch/link_addr_reg[16]
  -------------------------------------------------------------------
                         required time                        -24.356    
                         arrival time                          24.558    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.374ns  (logic 0.257ns (68.711%)  route 0.117ns (31.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 24.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 24.206 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.562    24.206    ifetch/cpu_clk
    SLICE_X49Y14         FDRE                                         r  ifetch/PC_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.146    24.352 r  ifetch/PC_reg[22]/Q
                         net (fo=1, routed)           0.117    24.469    ifetch/PC[22]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.580 r  ifetch/branch_base_addr_carry__4/O[1]
                         net (fo=4, routed)           0.000    24.580    ifetch/D[22]
    SLICE_X50Y14         FDRE                                         r  ifetch/link_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.832    24.250    ifetch/cpu_clk
    SLICE_X50Y14         FDRE                                         r  ifetch/link_addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.242    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.134    24.376    ifetch/link_addr_reg[22]
  -------------------------------------------------------------------
                         required time                        -24.376    
                         arrival time                          24.580    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.082%)  route 0.131ns (33.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 24.253 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 24.208 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.564    24.208    ifetch/cpu_clk
    SLICE_X49Y11         FDRE                                         r  ifetch/PC_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.146    24.354 r  ifetch/PC_reg[11]/Q
                         net (fo=2, routed)           0.131    24.486    ifetch/fetch_addr[9]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    24.596 r  ifetch/branch_base_addr_carry__1/O[2]
                         net (fo=4, routed)           0.000    24.596    ifetch/D[11]
    SLICE_X50Y11         FDRE                                         r  ifetch/link_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.835    24.253    ifetch/cpu_clk
    SLICE_X50Y11         FDRE                                         r  ifetch/link_addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.245    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.134    24.379    ifetch/link_addr_reg[11]
  -------------------------------------------------------------------
                         required time                        -24.379    
                         arrival time                          24.596    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.371ns  (logic 0.257ns (69.359%)  route 0.114ns (30.642%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 24.251 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.563    24.207    ifetch/cpu_clk
    SLICE_X53Y12         FDRE                                         r  ifetch/PC_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.146    24.353 r  ifetch/PC_reg[14]/Q
                         net (fo=2, routed)           0.114    24.467    ifetch/fetch_addr[12]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.578 r  ifetch/branch_base_addr_carry__2/O[1]
                         net (fo=4, routed)           0.000    24.578    ifetch/D[14]
    SLICE_X50Y12         FDRE                                         r  ifetch/link_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.833    24.251    ifetch/cpu_clk
    SLICE_X50Y12         FDRE                                         r  ifetch/link_addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.222    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    24.356    ifetch/link_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        -24.356    
                         arrival time                          24.578    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.373ns  (logic 0.276ns (73.960%)  route 0.097ns (26.039%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 24.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 24.206 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.562    24.206    ifetch/cpu_clk
    SLICE_X52Y13         FDRE                                         r  ifetch/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.167    24.373 r  ifetch/PC_reg[20]/Q
                         net (fo=1, routed)           0.097    24.470    ifetch/PC[20]
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    24.579 r  ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=4, routed)           0.000    24.579    ifetch/D[20]
    SLICE_X50Y13         FDRE                                         r  ifetch/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.832    24.250    ifetch/cpu_clk
    SLICE_X50Y13         FDRE                                         r  ifetch/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.221    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134    24.355    ifetch/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -24.355    
                         arrival time                          24.579    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.375ns  (logic 0.277ns (73.833%)  route 0.098ns (26.167%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 24.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.561    24.205    ifetch/cpu_clk
    SLICE_X52Y16         FDRE                                         r  ifetch/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.167    24.372 r  ifetch/PC_reg[31]/Q
                         net (fo=1, routed)           0.098    24.470    ifetch/PC[31]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    24.580 r  ifetch/branch_base_addr_carry__6/O[2]
                         net (fo=3, routed)           0.000    24.580    ifetch/D[28]
    SLICE_X50Y16         FDRE                                         r  ifetch/link_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.830    24.248    ifetch/cpu_clk
    SLICE_X50Y16         FDRE                                         r  ifetch/link_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.219    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.134    24.353    ifetch/link_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        -24.353    
                         arrival time                          24.580    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.377ns  (logic 0.278ns (73.706%)  route 0.099ns (26.294%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 24.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.561    24.205    ifetch/cpu_clk
    SLICE_X52Y16         FDRE                                         r  ifetch/PC_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.167    24.372 r  ifetch/PC_reg[30]/Q
                         net (fo=1, routed)           0.099    24.471    ifetch/PC[30]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.582 r  ifetch/branch_base_addr_carry__6/O[1]
                         net (fo=4, routed)           0.000    24.582    ifetch/branch_base_addr[30]
    SLICE_X50Y16         FDRE                                         r  ifetch/link_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.830    24.248    ifetch/cpu_clk
    SLICE_X50Y16         FDRE                                         r  ifetch/link_addr_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.219    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.134    24.353    ifetch/link_addr_reg[30]
  -------------------------------------------------------------------
                         required time                        -24.353    
                         arrival time                          24.582    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.384ns  (logic 0.276ns (71.806%)  route 0.108ns (28.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 24.209 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.565    24.209    ifetch/cpu_clk
    SLICE_X52Y9          FDRE                                         r  ifetch/PC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.167    24.376 r  ifetch/PC_reg[4]/Q
                         net (fo=2, routed)           0.108    24.485    ifetch/fetch_addr[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    24.594 r  ifetch/branch_base_addr_carry/O[3]
                         net (fo=4, routed)           0.000    24.594    ifetch/D[4]
    SLICE_X50Y9          FDRE                                         r  ifetch/link_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.836    24.254    ifetch/cpu_clk
    SLICE_X50Y9          FDRE                                         r  ifetch/link_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.225    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.134    24.359    ifetch/link_addr_reg[4]
  -------------------------------------------------------------------
                         required time                        -24.359    
                         arrival time                          24.594    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.384ns  (logic 0.276ns (71.806%)  route 0.108ns (28.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 24.253 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 24.208 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.564    24.208    ifetch/cpu_clk
    SLICE_X52Y10         FDRE                                         r  ifetch/PC_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.167    24.375 r  ifetch/PC_reg[8]/Q
                         net (fo=2, routed)           0.108    24.484    ifetch/fetch_addr[6]
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    24.593 r  ifetch/branch_base_addr_carry__0/O[3]
                         net (fo=4, routed)           0.000    24.593    ifetch/D[8]
    SLICE_X50Y10         FDRE                                         r  ifetch/link_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.835    24.253    ifetch/cpu_clk
    SLICE_X50Y10         FDRE                                         r  ifetch/link_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.224    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.134    24.358    ifetch/link_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        -24.358    
                         arrival time                          24.593    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.387ns  (logic 0.278ns (71.816%)  route 0.109ns (28.184%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 24.253 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 24.208 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.564    24.208    ifetch/cpu_clk
    SLICE_X52Y10         FDRE                                         r  ifetch/PC_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.167    24.375 r  ifetch/PC_reg[6]/Q
                         net (fo=2, routed)           0.109    24.484    ifetch/fetch_addr[4]
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.595 r  ifetch/branch_base_addr_carry__0/O[1]
                         net (fo=4, routed)           0.000    24.595    ifetch/D[6]
    SLICE_X50Y10         FDRE                                         r  ifetch/link_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.835    24.253    ifetch/cpu_clk
    SLICE_X50Y10         FDRE                                         r  ifetch/link_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.224    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.134    24.358    ifetch/link_addr_reg[6]
  -------------------------------------------------------------------
                         required time                        -24.358    
                         arrival time                          24.595    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y0     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y0     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y18    decoder/register_reg[30][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y16    decoder/register_reg[30][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y19    decoder/register_reg[31][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y19    decoder/register_reg[31][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y16    decoder/register_reg[31][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y11    decoder/register_reg[3][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y7     decoder/register_reg[2][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y12    decoder/register_reg[2][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y12    decoder/register_reg[2][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y12    decoder/register_reg[2][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y12    decoder/register_reg[2][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y7     decoder/register_reg[2][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[2][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  upg_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       94.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.043ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.381ns (25.151%)  route 4.110ns (74.849%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.805     0.368    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.492 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.068     1.560    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.497    96.034    
                         clock uncertainty           -0.226    95.808    
    SLICE_X40Y24         FDCE (Setup_fdce_C_CE)      -0.205    95.603    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.603    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                 94.043    

Slack (MET) :             94.226ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.381ns (26.016%)  route 3.927ns (73.984%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.805     0.368    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.492 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.886     1.377    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.497    96.034    
                         clock uncertainty           -0.226    95.808    
    SLICE_X41Y24         FDCE (Setup_fdce_C_CE)      -0.205    95.603    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.603    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 94.226    

Slack (MET) :             94.298ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.381ns (26.198%)  route 3.890ns (73.802%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.805     0.368    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.492 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.849     1.341    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.497    96.034    
                         clock uncertainty           -0.226    95.808    
    SLICE_X42Y25         FDCE (Setup_fdce_C_CE)      -0.169    95.639    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.639    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                 94.298    

Slack (MET) :             94.411ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.381ns (26.950%)  route 3.743ns (73.050%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.805     0.368    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.492 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.702     1.193    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.497    96.036    
                         clock uncertainty           -0.226    95.810    
    SLICE_X41Y26         FDCE (Setup_fdce_C_CE)      -0.205    95.605    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 94.411    

Slack (MET) :             94.411ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.381ns (26.950%)  route 3.743ns (73.050%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.805     0.368    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.492 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.702     1.193    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.497    96.036    
                         clock uncertainty           -0.226    95.810    
    SLICE_X41Y26         FDCE (Setup_fdce_C_CE)      -0.205    95.605    uart_inst/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 94.411    

Slack (MET) :             94.442ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.182ns (22.196%)  route 4.143ns (77.804%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546    -3.930    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456    -3.474 f  uart_inst/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.812    -1.662    uart_inst/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.150    -1.512 f  uart_inst/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.757    -0.755    uart_inst/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I3_O)        0.328    -0.427 r  uart_inst/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.592     0.165    uart_inst/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.124     0.289 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.982     1.271    uart_inst/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I3_O)        0.124     1.395 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     1.395    uart_inst/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X39Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.497    96.034    
                         clock uncertainty           -0.226    95.808    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.029    95.837    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.837    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 94.442    

Slack (MET) :             94.571ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.381ns (27.743%)  route 3.597ns (72.257%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.718     0.281    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124     0.405 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.642     1.047    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X39Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.482    96.049    
                         clock uncertainty           -0.226    95.823    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.205    95.618    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.618    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 94.571    

Slack (MET) :             94.601ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 1.381ns (27.987%)  route 3.553ns (72.013%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.718     0.281    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124     0.405 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.599     1.003    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.497    96.036    
                         clock uncertainty           -0.226    95.810    
    SLICE_X40Y26         FDRE (Setup_fdre_C_CE)      -0.205    95.605    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                 94.601    

Slack (MET) :             94.601ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 1.381ns (27.987%)  route 3.553ns (72.013%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.718     0.281    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124     0.405 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.599     1.003    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.497    96.036    
                         clock uncertainty           -0.226    95.810    
    SLICE_X40Y26         FDRE (Setup_fdre_C_CE)      -0.205    95.605    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                 94.601    

Slack (MET) :             94.652ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.381ns (27.884%)  route 3.572ns (72.116%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 96.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.545    -3.931    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478    -3.453 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.019    -2.434    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.323    -2.111 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.407    -1.704    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.332    -1.372 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.811    -0.561    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.124    -0.437 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.805     0.368    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.492 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.530     1.022    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.428    96.529    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.460    96.069    
                         clock uncertainty           -0.226    95.843    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.169    95.674    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.674    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 94.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.187ns (37.291%)  route 0.314ns (62.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.314    -0.349    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.046    -0.303 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000    -0.303    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X34Y26         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X34Y26         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.221    -0.545    
    SLICE_X34Y26         FDSE (Hold_fdse_C_D)         0.131    -0.414    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.696%)  route 0.197ns (58.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.197    -0.468    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.008    -0.774    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.591    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.599    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X32Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.040    -0.806    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.075    -0.731    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.409%)  route 0.139ns (49.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.139    -0.526    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.008    -0.774    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.665    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.108%)  route 0.135ns (48.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.530    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.008    -0.774    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.672    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.199%)  route 0.342ns (64.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.342    -0.321    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
    SLICE_X34Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X34Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism              0.221    -0.545    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120    -0.425    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.171%)  route 0.378ns (72.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.378    -0.287    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X34Y23         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y23         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.221    -0.545    
    SLICE_X34Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.437    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.132    -0.533    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.027    -0.793    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.685    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.582%)  route 0.138ns (49.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.138    -0.527    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.008    -0.774    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.680    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.673%)  route 0.369ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.369    -0.295    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X34Y23         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y23         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.221    -0.545    
    SLICE_X34Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.451    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_cpu_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.511ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 0.580ns (5.351%)  route 10.259ns (94.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 23.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.461     2.990    ProgramROM_inst/upg_done_o
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.114 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          3.799     6.913    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.953    23.996    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.335    
                         clock uncertainty           -0.346    22.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.423    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                 15.511    

Slack (MET) :             15.571ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 0.580ns (5.381%)  route 10.200ns (94.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 23.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.419     2.948    decoder/upg_done_o
    SLICE_X52Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.072 r  decoder/RAM_inst_i_16/O
                         net (fo=15, routed)          3.781     6.853    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.953    23.996    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.335    
                         clock uncertainty           -0.346    22.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    22.423    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                 15.571    

Slack (MET) :             15.692ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.897ns  (logic 0.580ns (5.323%)  route 10.317ns (94.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 24.234 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.419     2.948    decoder/upg_done_o
    SLICE_X52Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.072 r  decoder/RAM_inst_i_16/O
                         net (fo=15, routed)          3.898     6.970    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.192    24.234    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.574    
                         clock uncertainty           -0.346    23.228    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    22.662    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                 15.692    

Slack (MET) :             15.743ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.976ns  (logic 0.580ns (5.284%)  route 10.396ns (94.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 24.365 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.461     2.990    ProgramROM_inst/upg_done_o
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.114 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          3.935     7.049    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.322    24.365    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.704    
                         clock uncertainty           -0.346    23.358    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.792    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 15.743    

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.491ns  (logic 0.580ns (5.528%)  route 9.911ns (94.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 23.952 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.419     2.948    decoder/upg_done_o
    SLICE_X52Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.072 r  decoder/RAM_inst_i_16/O
                         net (fo=15, routed)          3.492     6.564    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.910    23.952    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.292    
                         clock uncertainty           -0.346    22.946    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    22.380    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.380    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 15.815    

Slack (MET) :             15.837ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.469ns  (logic 0.580ns (5.540%)  route 9.889ns (94.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 23.952 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.461     2.990    ProgramROM_inst/upg_done_o
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.114 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          3.429     6.542    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.910    23.952    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.292    
                         clock uncertainty           -0.346    22.946    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.380    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.380    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 15.837    

Slack (MET) :             15.888ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 0.580ns (5.420%)  route 10.121ns (94.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 24.234 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.461     2.990    ProgramROM_inst/upg_done_o
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.114 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          3.660     6.774    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.192    24.234    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.574    
                         clock uncertainty           -0.346    23.228    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.662    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 15.888    

Slack (MET) :             15.940ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.580ns (5.381%)  route 10.199ns (94.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 24.365 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.419     2.948    decoder/upg_done_o
    SLICE_X52Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.072 r  decoder/RAM_inst_i_16/O
                         net (fo=15, routed)          3.780     6.852    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.322    24.365    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.704    
                         clock uncertainty           -0.346    23.358    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    22.792    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 15.940    

Slack (MET) :             15.949ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.401ns  (logic 0.580ns (5.576%)  route 9.821ns (94.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 23.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.470     2.999    ProgramROM_inst/upg_done_o
    SLICE_X48Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.123 r  ProgramROM_inst/RAM_inst_i_12/O
                         net (fo=15, routed)          3.351     6.474    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.953    23.996    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.335    
                         clock uncertainty           -0.346    22.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.423    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                 15.949    

Slack (MET) :             15.953ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.636ns  (logic 0.580ns (5.453%)  route 10.056ns (94.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 24.234 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.470     2.999    ProgramROM_inst/upg_done_o
    SLICE_X48Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.123 r  ProgramROM_inst/RAM_inst_i_12/O
                         net (fo=15, routed)          3.585     6.709    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.842    21.942    dmemory/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.042 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.192    24.234    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.574    
                         clock uncertainty           -0.346    23.228    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.662    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                 15.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.186ns (6.375%)  route 2.732ns (93.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.372     1.711    ifetch/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  ifetch/rom_i_8/O
                         net (fo=15, routed)          0.359     2.115    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.753     0.167    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.441    
                         clock uncertainty            0.346     0.788    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.261     1.049    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.186ns (5.642%)  route 3.111ns (94.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.242ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.372     1.711    ifetch/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  ifetch/rom_i_8/O
                         net (fo=15, routed)          0.738     2.494    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.828     0.242    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.517    
                         clock uncertainty            0.346     0.863    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261     1.124    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.186ns (5.460%)  route 3.221ns (94.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.313ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.372     1.711    ifetch/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  ifetch/rom_i_8/O
                         net (fo=15, routed)          0.848     2.604    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X1Y2          RAMB18E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.900     0.313    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.588    
                         clock uncertainty            0.346     0.934    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.261     1.195    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.186ns (5.667%)  route 3.096ns (94.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.681     2.020    ifetch/upg_done_o
    SLICE_X52Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.065 r  ifetch/rom_i_16/O
                         net (fo=15, routed)          0.415     2.480    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.753     0.167    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.441    
                         clock uncertainty            0.346     0.788    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.261     1.049    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.186ns (5.597%)  route 3.137ns (94.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.047     1.385    ifetch/upg_done_o
    SLICE_X47Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.430 r  ifetch/rom_i_5/O
                         net (fo=15, routed)          1.090     2.521    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.753     0.167    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.441    
                         clock uncertainty            0.346     0.788    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.261     1.049    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.186ns (5.357%)  route 3.286ns (94.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.372     1.711    ifetch/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  ifetch/rom_i_8/O
                         net (fo=15, routed)          0.914     2.669    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.891     0.305    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.580    
                         clock uncertainty            0.346     0.926    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261     1.187    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.186ns (5.231%)  route 3.369ns (94.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.319     1.657    ProgramROM_inst/upg_done_o
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.702 r  ProgramROM_inst/rom_i_43/O
                         net (fo=4, routed)           1.050     2.753    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.891     0.305    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.580    
                         clock uncertainty            0.346     0.926    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.307     1.233    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.186ns (5.484%)  route 3.206ns (94.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.298     1.636    ifetch/upg_done_o
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.681 r  ifetch/rom_i_10/O
                         net (fo=15, routed)          0.908     2.589    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.753     0.167    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.441    
                         clock uncertainty            0.346     0.788    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.261     1.049    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.186ns (5.198%)  route 3.392ns (94.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.372     1.711    ifetch/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  ifetch/rom_i_8/O
                         net (fo=15, routed)          1.020     2.775    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.937     0.351    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.625    
                         clock uncertainty            0.346     0.972    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261     1.233    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.186ns (5.221%)  route 3.377ns (94.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.242ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.319     1.657    ProgramROM_inst/upg_done_o
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.702 r  ProgramROM_inst/rom_i_43/O
                         net (fo=4, routed)           1.058     2.760    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.935    -0.646    ProgramROM_inst/cpu_clk
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.060    -0.586 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.828     0.242    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.517    
                         clock uncertainty            0.346     0.863    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.307     1.170    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  1.590    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       45.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.630ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.580ns (16.590%)  route 2.916ns (83.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 46.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.107    -1.364    segs_inst/upg_done_o
    SLICE_X55Y38         LUT3 (Prop_lut3_I2_O)        0.124    -1.240 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.809    -0.431    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X58Y32         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.510    46.611    segs_inst/cpu_clk
    SLICE_X58Y32         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660    45.951    
                         clock uncertainty           -0.346    45.605    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.405    45.200    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                         45.200    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                 45.630    

Slack (MET) :             45.676ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.580ns (16.590%)  route 2.916ns (83.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 46.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456    -3.471 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.107    -1.364    segs_inst/upg_done_o
    SLICE_X55Y38         LUT3 (Prop_lut3_I2_O)        0.124    -1.240 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.809    -0.431    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X58Y32         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.510    46.611    segs_inst/cpu_clk
    SLICE_X58Y32         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660    45.951    
                         clock uncertainty           -0.346    45.605    
    SLICE_X58Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    45.246    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                         45.246    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                 45.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.186ns (12.609%)  route 1.289ns (87.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         0.934     0.272    segs_inst/upg_done_o
    SLICE_X55Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.317 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.355     0.672    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X58Y32         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.856    -0.726    segs_inst/cpu_clk
    SLICE_X58Y32         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.451    
                         clock uncertainty            0.346    -0.105    
    SLICE_X58Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.186ns (12.609%)  route 1.289ns (87.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         0.934     0.272    segs_inst/upg_done_o
    SLICE_X55Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.317 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.355     0.672    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X58Y32         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.856    -0.726    segs_inst/cpu_clk
    SLICE_X58Y32         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.451    
                         clock uncertainty            0.346    -0.105    
    SLICE_X58Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.200    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.872    





