
---------- Begin Simulation Statistics ----------
final_tick                                76841984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 969828                       # Number of bytes of host memory used
host_op_rate                                   115605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1740.42                       # Real time elapsed on the host
host_tick_rate                               44151449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076842                       # Number of seconds simulated
sim_ticks                                 76841984000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  98320753                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57338435                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.536840                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.536840                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3245772                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1612566                       # number of floating regfile writes
system.cpu.idleCycles                         9218527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1457169                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22791796                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.472341                       # Inst execution rate
system.cpu.iew.exec_refs                     50091400                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18512604                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5266977                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33067933                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3541                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             72672                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19471228                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           237140903                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31578796                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1860815                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             226275183                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42465                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1922002                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1293315                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1977229                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          27641                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1090390                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         366779                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 245656141                       # num instructions consuming a value
system.cpu.iew.wb_count                     225123839                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636901                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156458731                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.464849                       # insts written-back per cycle
system.cpu.iew.wb_sent                      225592903                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                349706720                       # number of integer regfile reads
system.cpu.int_regfile_writes               180370027                       # number of integer regfile writes
system.cpu.ipc                               0.650686                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.650686                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3048383      1.34%      1.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             172916359     75.80%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               282314      0.12%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                151067      0.07%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              119067      0.05%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23420      0.01%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               392140      0.17%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               121736      0.05%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              368689      0.16%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11519      0.01%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31326921     13.73%     91.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17422619      7.64%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          643171      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1308254      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              228135998                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3227659                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6318408                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2975153                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4056807                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2960336                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012976                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2545847     86.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28235      0.95%     86.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    437      0.01%     86.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   941      0.03%     87.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  332      0.01%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 164002      5.54%     92.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102878      3.48%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             46307      1.56%     97.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            71350      2.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              224820292                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          597532235                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    222148686                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         269051324                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  237120804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 228135998                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20099                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        35940220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            152869                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12272                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     37451314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     144465442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.579174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.204319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80879081     55.99%     55.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10936500      7.57%     63.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11567332      8.01%     71.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10931188      7.57%     79.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9622821      6.66%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7655730      5.30%     91.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7319076      5.07%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3842832      2.66%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1710882      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       144465442                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.484449                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1050196                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1791330                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33067933                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19471228                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                97884578                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        153683969                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1527383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       184132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        376446                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        50398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           92                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4452385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2725                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8906334                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2817                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26413390                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18283732                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1683924                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11283903                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9966409                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.324129                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2478462                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1121995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             573305                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           548690                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       281363                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        35542415                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1257072                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    139192085                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.445489                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.420276                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85798768     61.64%     61.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12319530      8.85%     70.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8063660      5.79%     76.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12851170      9.23%     85.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3634684      2.61%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2334773      1.68%     89.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2110895      1.52%     91.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1306522      0.94%     92.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10772083      7.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    139192085                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10772083                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43799281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43799281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43834616                       # number of overall hits
system.cpu.dcache.overall_hits::total        43834616                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1336560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1336560                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1339135                       # number of overall misses
system.cpu.dcache.overall_misses::total       1339135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34332170478                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34332170478                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34332170478                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34332170478                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45135841                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45135841                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45173751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45173751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029644                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029644                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25686.965402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25686.965402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25637.572372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25637.572372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216902                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          478                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.326253                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   159.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       507223                       # number of writebacks
system.cpu.dcache.writebacks::total            507223                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       465249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       465249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       465249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       465249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       871311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       871311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       872546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       872546                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20643236982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20643236982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20696330982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20696330982                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019304                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019304                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019315                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23692.156970                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23692.156970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23719.472649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23719.472649                       # average overall mshr miss latency
system.cpu.dcache.replacements                 871658                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27372984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27372984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1092972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1092972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24997210000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24997210000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28465956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28465956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038396                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038396                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22870.860370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22870.860370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       462890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       462890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       630082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       630082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11604220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11604220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18417.000486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18417.000486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16426297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16426297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9334960478                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9334960478                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38322.743641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38322.743641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2359                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2359                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       241229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       241229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9039016482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9039016482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37470.687529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37470.687529                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        35335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         35335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2575                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2575                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        37910                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        37910                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067924                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067924                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1235                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1235                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     53094000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     53094000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032577                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032577                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42991.093117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42991.093117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.788337                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44707298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            872170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.259844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.788337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91219672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91219672                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86875700                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17999870                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36906832                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1389725                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1293315                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10087132                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                435021                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              245740163                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2065679                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31573381                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18517169                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        291095                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         45040                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           90004860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      126554077                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26413390                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13018176                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52701381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3446946                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4689                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         29899                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           44                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1029                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19679696                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1036858                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          144465442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.756638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.081686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                104398700     72.27%     72.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2134084      1.48%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2358408      1.63%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1919127      1.33%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2738812      1.90%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2963703      2.05%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2733629      1.89%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2762213      1.91%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22456766     15.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            144465442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.171868                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.823470                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15884624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15884624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15884624                       # number of overall hits
system.cpu.icache.overall_hits::total        15884624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3795064                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3795064                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3795064                       # number of overall misses
system.cpu.icache.overall_misses::total       3795064                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51442042453                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51442042453                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51442042453                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51442042453                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19679688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19679688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19679688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19679688                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.192842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.192842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13554.986807                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13554.986807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13554.986807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13554.986807                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16339                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               994                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.437626                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3580610                       # number of writebacks
system.cpu.icache.writebacks::total           3580610                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       213548                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       213548                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       213548                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       213548                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3581516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3581516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3581516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3581516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  46045308465                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46045308465                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  46045308465                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46045308465                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.181990                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.181990                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.181990                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.181990                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12856.373800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12856.373800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12856.373800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12856.373800                       # average overall mshr miss latency
system.cpu.icache.replacements                3580610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15884624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15884624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3795064                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3795064                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51442042453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51442042453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19679688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19679688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.192842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13554.986807                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13554.986807                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       213548                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       213548                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3581516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3581516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  46045308465                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46045308465                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.181990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.181990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12856.373800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12856.373800                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.571729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19466140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3581516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.435168                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.571729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999164                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999164                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42940892                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42940892                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19684935                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        371732                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2994488                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5005647                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                11837                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               27641                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2805658                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                56661                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  76841984000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1293315                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87960192                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9146493                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4938                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  37114235                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8946269                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              242847525                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                136643                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 669562                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 631561                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7386256                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               6                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           258669508                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   598965467                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                380154656                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3623935                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 44089260                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     104                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  87                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4931905                       # count of insts added to the skid buffer
system.cpu.rob.reads                        364990231                       # The number of ROB reads
system.cpu.rob.writes                       478794086                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3540959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               719779                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4260738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3540959                       # number of overall hits
system.l2.overall_hits::.cpu.data              719779                       # number of overall hits
system.l2.overall_hits::total                 4260738                       # number of overall hits
system.l2.demand_misses::.cpu.inst              39946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             152391                       # number of demand (read+write) misses
system.l2.demand_misses::total                 192337                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             39946                       # number of overall misses
system.l2.overall_misses::.cpu.data            152391                       # number of overall misses
system.l2.overall_misses::total                192337                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3110949500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11629144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14740093500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3110949500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11629144000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14740093500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3580905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           872170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4453075                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3580905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          872170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4453075                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.174726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.174726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77878.873980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76311.225729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76636.806751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77878.873980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76311.225729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76636.806751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107458                       # number of writebacks
system.l2.writebacks::total                    107458                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         39931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        152390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            192321                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        39931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       152390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           192321                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2702911500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10079083750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12781995250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2702911500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10079083750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12781995250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.174725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.174725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043188                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67689.551977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66140.060043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66461.776145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67689.551977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66140.060043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66461.776145                       # average overall mshr miss latency
system.l2.replacements                         186087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       507223                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           507223                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       507223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       507223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3578601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3578601                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3578601                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3578601                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              376                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  376                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.010526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.010526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.010526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            145723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145723                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95625                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7053626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7053626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        241348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            241348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.396212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73763.414379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73763.414379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6079612000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6079612000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.396212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63577.641830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63577.641830                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3540959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3540959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        39946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3110949500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3110949500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3580905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3580905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77878.873980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77878.873980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        39931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2702911500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2702911500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67689.551977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67689.551977                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        574056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            574056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4575517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4575517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       630822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        630822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80603.133918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80603.133918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3999471750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3999471750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70456.650225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70456.650225                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.425120                       # Cycle average of tags in use
system.l2.tags.total_refs                     8900867                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.814869                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.284811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3068.779799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4908.360510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.374607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.599165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3240                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71405799                       # Number of tag accesses
system.l2.tags.data_accesses                 71405799                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000535485750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              501926                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      192321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107458                       # Number of write requests accepted
system.mem_ctrls.readBursts                    192321                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107458                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    315                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                192321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.283438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.207122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.890242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6338     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.946057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.913705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.054109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3426     54.04%     54.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      1.15%     55.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2627     41.44%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      2.97%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.38%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   20160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12308544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6877312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    160.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   76840296500                       # Total gap between requests
system.mem_ctrls.avgGap                     256323.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2555584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9732800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6876032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33257652.483309123665                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 126659925.907170742750                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 89482749.430311426520                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        39931                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       152390                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107458                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1385141500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5053030000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1823803676000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34688.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33158.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16972246.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2555584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9752960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12308544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2555584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2555584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6877312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6877312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        39931                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       152390                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         192321                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107458                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107458                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33257652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    126922282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        160179935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33257652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33257652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     89499407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        89499407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     89499407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33257652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    126922282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       249679342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               192006                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107438                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7640                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2838059000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             960030000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6438171500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14781.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33531.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109686                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55859                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       133898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.126499                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.915697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.206742                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76473     57.11%     57.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38341     28.63%     85.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10194      7.61%     93.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3503      2.62%     95.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1535      1.15%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          778      0.58%     97.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          514      0.38%     98.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          335      0.25%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2225      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       133898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12288384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6876032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.917578                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               89.482749                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       481385940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       255862695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      695892960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276487740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6065267520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26195606280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7447864320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41418367455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.007002                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19108579500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2565680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55167724500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       474652920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       252280215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      675029880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     284338620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6065267520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26346500100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7320795840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41418865095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.013479                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18774590000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2565680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55501714000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              96696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107458                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76663                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95625                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96696                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       568767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       568767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 568767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19185856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19185856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19185856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            192325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  192325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              192325                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           201569500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          240401250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4212338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       614681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3580610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          443064                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             380                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           241348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          241348                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3581516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       630822                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10743031                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2616758                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13359789                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    458336960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88281152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              546618112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          186698                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6916416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4640153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4586883     98.85%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53178      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     92      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4640153                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76841984000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8541000499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5373809423                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1309477431                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
