

================================================================
== Vivado HLS Report for 'HystThresholdComp'
================================================================
* Date:           Fri May 26 21:01:40 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     6.888|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    196|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|     108|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     108|    301|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U  |Sobel_1920u_1080ufYi  |        3|  0|   0|    0|  1920|   24|     1|        46080|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        3|  0|   0|    0|  1920|   24|     1|        46080|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_185_p2                      |     +    |      0|  0|  13|          11|           1|
    |yi_fu_173_p2                      |     +    |      0|  0|  13|          11|           1|
    |and_ln460_1_fu_319_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln460_2_fu_394_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln460_fu_301_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln431_fu_167_p2              |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln432_fu_179_p2              |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln460_fu_259_p2              |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln461_1_fu_265_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_2_fu_271_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_3_fu_277_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_4_fu_307_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_5_fu_313_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_6_fu_325_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_7_fu_331_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_8_fu_337_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_fu_253_p2              |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln460_1_fu_289_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_2_fu_295_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_3_fu_343_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_4_fu_349_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_5_fu_385_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_6_fu_389_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_7_fu_399_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_fu_283_p2                |    or    |      0|  0|   2|           1|           1|
    |fifo7_din                         |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 196|         141|          60|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |fifo6_blk_n              |   9|          2|    1|          2|
    |fifo7_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_0_i_reg_156           |   9|          2|   11|         22|
    |yi_0_i_reg_145           |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   29|         62|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |icmp_ln432_reg_458                |   1|   0|    1|          0|
    |icmp_ln432_reg_458_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln460_reg_473                |   1|   0|    1|          0|
    |icmp_ln461_6_reg_478              |   1|   0|    1|          0|
    |icmp_ln461_7_reg_483              |   1|   0|    1|          0|
    |icmp_ln461_8_reg_488              |   1|   0|    1|          0|
    |line_buf_addr_reg_467             |  11|   0|   11|          0|
    |or_ln460_4_reg_493                |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |window_buf_0_1_3_fu_92            |   8|   0|    8|          0|
    |window_buf_0_1_fu_88              |   8|   0|    8|          0|
    |window_buf_1_1_3_fu_100           |   8|   0|    8|          0|
    |window_buf_1_1_fu_96              |   8|   0|    8|          0|
    |window_buf_2_1_3_fu_108           |   8|   0|    8|          0|
    |window_buf_2_1_fu_104             |   8|   0|    8|          0|
    |xi_0_i_reg_156                    |  11|   0|   11|          0|
    |yi_0_i_reg_145                    |  11|   0|   11|          0|
    |yi_reg_453                        |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 108|   0|  108|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_start       |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_full_n   |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_done        | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_idle        | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_ready       | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_out      | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_write    | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|fifo6_dout     |  in |    8|   ap_fifo  |       fifo6       |    pointer   |
|fifo6_empty_n  |  in |    1|   ap_fifo  |       fifo6       |    pointer   |
|fifo6_read     | out |    1|   ap_fifo  |       fifo6       |    pointer   |
|fifo7_din      | out |    8|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_full_n   |  in |    1|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_write    | out |    1|   ap_fifo  |       fifo7       |    pointer   |
+---------------+-----+-----+------------+-------------------+--------------+

