
---------- Begin Simulation Statistics ----------
final_tick                                41189375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    713                       # Simulator instruction rate (inst/s)
host_mem_usage                               12562988                       # Number of bytes of host memory used
host_op_rate                                      729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34144.11                       # Real time elapsed on the host
host_tick_rate                                 905764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24341749                       # Number of instructions simulated
sim_ops                                      24894640                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030926                       # Number of seconds simulated
sim_ticks                                 30926490000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.728735                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1204664                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1232661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1536                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6875                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1218494                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10658                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1624                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1287982                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21368                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1589                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7625446                       # Number of instructions committed
system.cpu.committedOps                       7732801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.374295                       # CPI: cycles per instruction
system.cpu.discardedOps                         19233                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3858977                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            214504                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2382720                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7823955                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296358                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1536                       # number of quiesce instructions executed
system.cpu.numCycles                         25730505                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1536                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5057193     65.40%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3214      0.04%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                 242232      3.13%     68.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2430162     31.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7732801                       # Class of committed instruction
system.cpu.quiesceCycles                     23751879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        17906550                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2264836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              714240                       # Transaction distribution
system.membus.trans_dist::ReadResp             715680                       # Transaction distribution
system.membus.trans_dist::WriteReq             431376                       # Transaction distribution
system.membus.trans_dist::WriteResp            431376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1056                       # Transaction distribution
system.membus.trans_dist::CleanEvict              782                       # Transaction distribution
system.membus.trans_dist::ReadExReq               558                       # Transaction distribution
system.membus.trans_dist::ReadExResp              559                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1259                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1130496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1130496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2266247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2296685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2260992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2260992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4558059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       179456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        33792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       230016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72593344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3409240                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004531                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3409170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      70      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3409240                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5844242310                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            30656625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              509390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5981375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           27056245                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4400333570                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             905750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       835584                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       835584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1437456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1437456                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        24096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4521984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4521984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4546080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        24288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        33792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     72385536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7703479750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          724                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   6134630923                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3944208000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       712704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       712704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       417792                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       417792                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2260992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2260992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1403460                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1403460    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1403460                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3293441000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3981312000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     26738688                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     75497472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     45613056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     73924608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       835584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     13025280                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      8503296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1576602582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    864588513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2441191095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    915446661                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1474886287                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2390332948                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2492049243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2339474800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4831524043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           70                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       374566                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       144860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         519425                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       374566                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       374566                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       374566                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       144860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        519425                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     45613056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         111872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45724928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        67584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     26738688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26806272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       712704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              714452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       417792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             418848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1474886287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3617352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1478503639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2185311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    864588513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            866773824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2185311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2339474800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3617352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2345277463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1129780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176017500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1286340                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             446558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      714451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     418848                       # Number of write requests accepted
system.mem_ctrls.readBursts                    714451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   418848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26174                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23045556860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3568550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41780444360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32289.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58539.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       626                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   665530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  389846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                714451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               418848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  631500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   25033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   24754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   24835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        77184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.098673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.691506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.895988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2205      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1745      2.26%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1236      1.60%      6.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1078      1.40%      8.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1168      1.51%      9.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1170      1.52%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1056      1.37%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1369      1.77%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66157     85.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        77184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1736.525547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1593.630123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    488.415648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              3      0.73%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          120     29.20%     29.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           42     10.22%     40.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          246     59.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1019.097324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    996.039959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     86.111784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              3      0.73%      0.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           40      9.73%     10.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          368     89.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45677440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26806336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45724864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26806272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1476.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       866.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1478.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    866.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30926223125                       # Total gap between requests
system.mem_ctrls.avgGap                      27288.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     45567232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       110208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        68608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     26737728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1473404579.698504447937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3563546.978658101521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2218421.812497959007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 864557471.604440093040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       712704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       417792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  41706516230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     73928130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32023030250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 551159386375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58518.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42317.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30324839.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1319219.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15907417245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1673070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13348533755                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3072                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9665066.243490                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2467292.724948                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1536    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5652750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11982625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     26343833250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14845541750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4101207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4101207                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4101207                       # number of overall hits
system.cpu.icache.overall_hits::total         4101207                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7863750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7863750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7863750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7863750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4101388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4101388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4101388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4101388                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43446.132597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43446.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43446.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43446.132597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7578500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7578500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.165746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.165746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.165746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.165746                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4101207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4101207                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4101388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4101388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43446.132597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43446.132597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.165746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.165746                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.512043                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1769905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          88495.250000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.512043                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.620141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.620141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8202957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8202957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       394064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           394064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       394064                       # number of overall hits
system.cpu.dcache.overall_hits::total          394064                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2341                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2341                       # number of overall misses
system.cpu.dcache.overall_misses::total          2341                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    171651750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    171651750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    171651750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    171651750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       396405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       396405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       396405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       396405                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005906                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73324.113627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73324.113627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73324.113627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73324.113627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1056                       # number of writebacks
system.cpu.dcache.writebacks::total              1056                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          524                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1817                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1817                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        15120                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15120                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    133898875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    133898875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    133898875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    133898875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     33402125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     33402125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004584                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004584                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73692.281233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73692.281233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73692.281233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73692.281233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.135251                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.135251                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1818                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       240179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          240179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    101183750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    101183750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77594.900307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77594.900307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     97405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     97405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     33402125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     33402125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77366.957903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77366.957903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21746.175130                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21746.175130                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       153885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         153885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       154922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       154922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67953.712633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67953.712633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13584                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13584                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65401.209677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65401.209677                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1130496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1130496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  11741319375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  11741319375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10385.989314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10385.989314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       310991                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       310991                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       819505                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       819505                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  11420573435                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  11420573435                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13935.941129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13935.941129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              142944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.627063                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10631406                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10631406                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41189375000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                41189520625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    713                       # Simulator instruction rate (inst/s)
host_mem_usage                               12562988                       # Number of bytes of host memory used
host_op_rate                                      729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34144.20                       # Real time elapsed on the host
host_tick_rate                                 905765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24341758                       # Number of instructions simulated
sim_ops                                      24894655                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030927                       # Number of seconds simulated
sim_ticks                                 30926635625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.728261                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1204665                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1232668                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1537                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6877                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1218494                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10658                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1624                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1287991                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21370                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1589                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7625455                       # Number of instructions committed
system.cpu.committedOps                       7732816                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.374322                       # CPI: cycles per instruction
system.cpu.discardedOps                         19240                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3858998                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            214504                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2382721                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7824140                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296356                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1536                       # number of quiesce instructions executed
system.cpu.numCycles                         25730738                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1536                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5057201     65.40%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3214      0.04%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                 242238      3.13%     68.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2430162     31.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7732816                       # Class of committed instruction
system.cpu.quiesceCycles                     23751879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        17906598                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2264840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              714240                       # Transaction distribution
system.membus.trans_dist::ReadResp             715682                       # Transaction distribution
system.membus.trans_dist::WriteReq             431376                       # Transaction distribution
system.membus.trans_dist::WriteResp            431376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1057                       # Transaction distribution
system.membus.trans_dist::CleanEvict              783                       # Transaction distribution
system.membus.trans_dist::ReadExReq               558                       # Transaction distribution
system.membus.trans_dist::ReadExResp              559                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1261                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1130496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1130496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2266253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2296691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2260992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2260992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4558065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       179648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        33792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       230208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72593536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3409242                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004531                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3409172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      70      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3409242                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5844251935                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            30656625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              509390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5981375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           27067745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4400333570                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             905750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       835584                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       835584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1437456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1437456                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        24096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4521984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4521984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4546080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        24288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        33792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     72385536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7703479750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          724                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   6134630923                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3944208000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       712704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       712704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       417792                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       417792                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2260992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2260992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     72351744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1403460                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1403460    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1403460                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3293441000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3981312000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     26738688                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     75497472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     45613056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     73924608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       835584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     13025280                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      8503296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1576595159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    864584442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2441179601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    915442350                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1474879342                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2390321692                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2492037509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2339463784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4831501293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           70                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       374564                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       144859                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         519423                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       374564                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       374564                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       374564                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       144859                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        519423                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     45613056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         112000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45725056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        67648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     26738688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26806336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       712704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              714454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1057                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       417792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             418849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1474879342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3621474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1478500816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2187370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    864584442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            866771812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2187370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2339463784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3621474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2345272628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1129780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176017500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1286345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             446558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      714453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     418849                       # Number of write requests accepted
system.mem_ctrls.readBursts                    714453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   418849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26174                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23045556860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3568560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41780496860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32289.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58539.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       626                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   665532                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  389846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                714453                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               418849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  631500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   25033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   24754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   24835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        77184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.098673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.691506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.895988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2205      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1745      2.26%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1236      1.60%      6.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1078      1.40%      8.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1168      1.51%      9.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1170      1.52%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1056      1.37%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1369      1.77%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66157     85.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        77184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1736.525547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1593.630123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    488.415648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              3      0.73%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          120     29.20%     29.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           42     10.22%     40.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          246     59.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1019.097324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    996.039959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     86.111784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              3      0.73%      0.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           40      9.73%     10.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          368     89.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45677568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26806336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45724992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26806336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1476.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       866.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1478.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    866.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30926664375                       # Total gap between requests
system.mem_ctrls.avgGap                      27288.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     45567232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       110336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        68608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     26737728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1473397641.842588901520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3567669.026074348483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2218411.366561311763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 864553400.641683936119                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       712704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1057                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       417792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  41706516230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     73980630                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32023030250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 551159386375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58518.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42298.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30296149.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1319219.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15907417245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1673070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13348679380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3072                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9665066.243490                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2467292.724948                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1536    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5652750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11982625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     26343978875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14845541750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4101218                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4101218                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4101218                       # number of overall hits
system.cpu.icache.overall_hits::total         4101218                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7863750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7863750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7863750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7863750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4101399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4101399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4101399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4101399                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43446.132597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43446.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43446.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43446.132597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7578500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7578500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.165746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.165746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.165746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.165746                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4101218                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4101218                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4101399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4101399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43446.132597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43446.132597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.165746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.165746                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.512060                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8489309                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24895.334311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.512060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.620141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.620141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8202979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8202979                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       394068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           394068                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       394068                       # number of overall hits
system.cpu.dcache.overall_hits::total          394068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2343                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2343                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2343                       # number of overall misses
system.cpu.dcache.overall_misses::total          2343                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    171772375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    171772375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    171772375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    171772375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       396411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       396411                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       396411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       396411                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005911                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73313.006829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73313.006829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73313.006829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73313.006829                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1057                       # number of writebacks
system.cpu.dcache.writebacks::total              1057                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          524                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        15120                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15120                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    134016250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    134016250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    134016250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    134016250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     33402125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     33402125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004589                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73675.783397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73675.783397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73675.783397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73675.783397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.135251                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.135251                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1820                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       240183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          240183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    101304375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    101304375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77568.434150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77568.434150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1261                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1261                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     97522375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     97522375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     33402125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     33402125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77337.331483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77337.331483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21746.175130                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21746.175130                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       153885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         153885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       154922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       154922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67953.712633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67953.712633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13584                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13584                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65401.209677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65401.209677                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1130496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1130496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  11741319375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  11741319375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10385.989314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10385.989314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       310991                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       310991                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       819505                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       819505                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  11420573435                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  11420573435                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13935.941129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13935.941129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              399424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            171.279588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10631432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10631432                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41189520625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
