
spot_welding_timmer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033dc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009ac  0800349c  0800349c  0001349c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003e48  08003e48  00013e48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003e4c  08003e4c  00013e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08003e50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002b0  2000006c  08003ebc  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000031c  08003ebc  0002031c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000782d5  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004a87  00000000  00000000  00098369  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0002f640  00000000  00000000  0009cdf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000027c0  00000000  00000000  000cc430  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002d00  00000000  00000000  000cebf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d946  00000000  00000000  000d18f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0001381e  00000000  00000000  000df236  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000f2a54  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00009284  00000000  00000000  000f2ad0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003484 	.word	0x08003484

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08003484 	.word	0x08003484

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000234:	b510      	push	{r4, lr}
 8000236:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000238:	f000 fe06 	bl	8000e48 <HAL_RCC_GetHCLKFreq>
 800023c:	21fa      	movs	r1, #250	; 0xfa
 800023e:	0089      	lsls	r1, r1, #2
 8000240:	f7ff ff6c 	bl	800011c <__udivsi3>
 8000244:	f000 f870 	bl	8000328 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000248:	2001      	movs	r0, #1
 800024a:	2200      	movs	r2, #0
 800024c:	0021      	movs	r1, r4
 800024e:	4240      	negs	r0, r0
 8000250:	f000 f830 	bl	80002b4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000254:	2000      	movs	r0, #0
 8000256:	bd10      	pop	{r4, pc}

08000258 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000258:	2310      	movs	r3, #16
 800025a:	4a06      	ldr	r2, [pc, #24]	; (8000274 <HAL_Init+0x1c>)
{
 800025c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800025e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000260:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000262:	430b      	orrs	r3, r1
 8000264:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000266:	f7ff ffe5 	bl	8000234 <HAL_InitTick>
  HAL_MspInit();
 800026a:	f001 fc7f 	bl	8001b6c <HAL_MspInit>
}
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	40022000 	.word	0x40022000

08000278 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000278:	4a02      	ldr	r2, [pc, #8]	; (8000284 <HAL_IncTick+0xc>)
 800027a:	6813      	ldr	r3, [r2, #0]
 800027c:	3301      	adds	r3, #1
 800027e:	6013      	str	r3, [r2, #0]
}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	200001c8 	.word	0x200001c8

08000288 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000288:	4b01      	ldr	r3, [pc, #4]	; (8000290 <HAL_GetTick+0x8>)
 800028a:	6818      	ldr	r0, [r3, #0]
}
 800028c:	4770      	bx	lr
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	200001c8 	.word	0x200001c8

08000294 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000294:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000296:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000298:	f7ff fff6 	bl	8000288 <HAL_GetTick>
  uint32_t wait = Delay;
 800029c:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800029e:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002a0:	1c63      	adds	r3, r4, #1
 80002a2:	1e5a      	subs	r2, r3, #1
 80002a4:	4193      	sbcs	r3, r2
 80002a6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002a8:	f7ff ffee 	bl	8000288 <HAL_GetTick>
 80002ac:	1b40      	subs	r0, r0, r5
 80002ae:	42a0      	cmp	r0, r4
 80002b0:	d3fa      	bcc.n	80002a8 <HAL_Delay+0x14>
  {
  }
}
 80002b2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002b4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002b4:	b570      	push	{r4, r5, r6, lr}
 80002b6:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002b8:	2800      	cmp	r0, #0
 80002ba:	da14      	bge.n	80002e6 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002bc:	230f      	movs	r3, #15
 80002be:	b2c0      	uxtb	r0, r0
 80002c0:	4003      	ands	r3, r0
 80002c2:	3b08      	subs	r3, #8
 80002c4:	4a11      	ldr	r2, [pc, #68]	; (800030c <HAL_NVIC_SetPriority+0x58>)
 80002c6:	089b      	lsrs	r3, r3, #2
 80002c8:	009b      	lsls	r3, r3, #2
 80002ca:	189b      	adds	r3, r3, r2
 80002cc:	2203      	movs	r2, #3
 80002ce:	4010      	ands	r0, r2
 80002d0:	4090      	lsls	r0, r2
 80002d2:	32fc      	adds	r2, #252	; 0xfc
 80002d4:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002d6:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d8:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002da:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002dc:	69dc      	ldr	r4, [r3, #28]
 80002de:	43ac      	bics	r4, r5
 80002e0:	4321      	orrs	r1, r4
 80002e2:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002e4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e6:	2503      	movs	r5, #3
 80002e8:	0883      	lsrs	r3, r0, #2
 80002ea:	4028      	ands	r0, r5
 80002ec:	40a8      	lsls	r0, r5
 80002ee:	35fc      	adds	r5, #252	; 0xfc
 80002f0:	002e      	movs	r6, r5
 80002f2:	4a07      	ldr	r2, [pc, #28]	; (8000310 <HAL_NVIC_SetPriority+0x5c>)
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	189b      	adds	r3, r3, r2
 80002f8:	22c0      	movs	r2, #192	; 0xc0
 80002fa:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002fc:	4029      	ands	r1, r5
 80002fe:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	0092      	lsls	r2, r2, #2
 8000302:	589c      	ldr	r4, [r3, r2]
 8000304:	43b4      	bics	r4, r6
 8000306:	4321      	orrs	r1, r4
 8000308:	5099      	str	r1, [r3, r2]
 800030a:	e7eb      	b.n	80002e4 <HAL_NVIC_SetPriority+0x30>
 800030c:	e000ed00 	.word	0xe000ed00
 8000310:	e000e100 	.word	0xe000e100

08000314 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000314:	231f      	movs	r3, #31
 8000316:	4018      	ands	r0, r3
 8000318:	3b1e      	subs	r3, #30
 800031a:	4083      	lsls	r3, r0
 800031c:	4a01      	ldr	r2, [pc, #4]	; (8000324 <HAL_NVIC_EnableIRQ+0x10>)
 800031e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000320:	4770      	bx	lr
 8000322:	46c0      	nop			; (mov r8, r8)
 8000324:	e000e100 	.word	0xe000e100

08000328 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000328:	4a09      	ldr	r2, [pc, #36]	; (8000350 <HAL_SYSTICK_Config+0x28>)
 800032a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800032c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032e:	4293      	cmp	r3, r2
 8000330:	d80d      	bhi.n	800034e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000332:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000334:	4a07      	ldr	r2, [pc, #28]	; (8000354 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	4808      	ldr	r0, [pc, #32]	; (8000358 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000338:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033a:	6a03      	ldr	r3, [r0, #32]
 800033c:	0609      	lsls	r1, r1, #24
 800033e:	021b      	lsls	r3, r3, #8
 8000340:	0a1b      	lsrs	r3, r3, #8
 8000342:	430b      	orrs	r3, r1
 8000344:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000346:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000348:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800034c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800034e:	4770      	bx	lr
 8000350:	00ffffff 	.word	0x00ffffff
 8000354:	e000e010 	.word	0xe000e010
 8000358:	e000ed00 	.word	0xe000ed00

0800035c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800035c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800035e:	680b      	ldr	r3, [r1, #0]
{ 
 8000360:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000362:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000364:	2300      	movs	r3, #0
{ 
 8000366:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000368:	9a02      	ldr	r2, [sp, #8]
 800036a:	40da      	lsrs	r2, r3
 800036c:	d101      	bne.n	8000372 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 800036e:	b007      	add	sp, #28
 8000370:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000372:	2201      	movs	r2, #1
 8000374:	409a      	lsls	r2, r3
 8000376:	9203      	str	r2, [sp, #12]
 8000378:	9903      	ldr	r1, [sp, #12]
 800037a:	9a02      	ldr	r2, [sp, #8]
 800037c:	400a      	ands	r2, r1
 800037e:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000380:	d100      	bne.n	8000384 <HAL_GPIO_Init+0x28>
 8000382:	e08c      	b.n	800049e <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000384:	9a01      	ldr	r2, [sp, #4]
 8000386:	2110      	movs	r1, #16
 8000388:	6852      	ldr	r2, [r2, #4]
 800038a:	0016      	movs	r6, r2
 800038c:	438e      	bics	r6, r1
 800038e:	2e02      	cmp	r6, #2
 8000390:	d10e      	bne.n	80003b0 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000392:	2507      	movs	r5, #7
 8000394:	401d      	ands	r5, r3
 8000396:	00ad      	lsls	r5, r5, #2
 8000398:	3901      	subs	r1, #1
 800039a:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 800039c:	08dc      	lsrs	r4, r3, #3
 800039e:	00a4      	lsls	r4, r4, #2
 80003a0:	1904      	adds	r4, r0, r4
 80003a2:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003a4:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003a6:	9901      	ldr	r1, [sp, #4]
 80003a8:	6909      	ldr	r1, [r1, #16]
 80003aa:	40a9      	lsls	r1, r5
 80003ac:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003ae:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003b0:	2403      	movs	r4, #3
 80003b2:	005f      	lsls	r7, r3, #1
 80003b4:	40bc      	lsls	r4, r7
 80003b6:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003b8:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003ba:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003bc:	4025      	ands	r5, r4
 80003be:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003c0:	2503      	movs	r5, #3
 80003c2:	4015      	ands	r5, r2
 80003c4:	40bd      	lsls	r5, r7
 80003c6:	4661      	mov	r1, ip
 80003c8:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003ca:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003cc:	2e01      	cmp	r6, #1
 80003ce:	d80f      	bhi.n	80003f0 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003d0:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80003d2:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003d4:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003d6:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003d8:	40bd      	lsls	r5, r7
 80003da:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80003dc:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80003de:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003e0:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003e2:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003e4:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003e6:	2101      	movs	r1, #1
 80003e8:	400d      	ands	r5, r1
 80003ea:	409d      	lsls	r5, r3
 80003ec:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80003ee:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80003f0:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003f2:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80003f4:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003f6:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003f8:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003fa:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003fc:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003fe:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000400:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000402:	420a      	tst	r2, r1
 8000404:	d04b      	beq.n	800049e <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000406:	2101      	movs	r1, #1
 8000408:	4c26      	ldr	r4, [pc, #152]	; (80004a4 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800040a:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800040c:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800040e:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000410:	430d      	orrs	r5, r1
 8000412:	61a5      	str	r5, [r4, #24]
 8000414:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000416:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000418:	400c      	ands	r4, r1
 800041a:	9405      	str	r4, [sp, #20]
 800041c:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800041e:	240f      	movs	r4, #15
 8000420:	4921      	ldr	r1, [pc, #132]	; (80004a8 <HAL_GPIO_Init+0x14c>)
 8000422:	00ad      	lsls	r5, r5, #2
 8000424:	00b6      	lsls	r6, r6, #2
 8000426:	186d      	adds	r5, r5, r1
 8000428:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800042a:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 800042c:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800042e:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000430:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000432:	2400      	movs	r4, #0
 8000434:	4288      	cmp	r0, r1
 8000436:	d00c      	beq.n	8000452 <HAL_GPIO_Init+0xf6>
 8000438:	491c      	ldr	r1, [pc, #112]	; (80004ac <HAL_GPIO_Init+0x150>)
 800043a:	3401      	adds	r4, #1
 800043c:	4288      	cmp	r0, r1
 800043e:	d008      	beq.n	8000452 <HAL_GPIO_Init+0xf6>
 8000440:	491b      	ldr	r1, [pc, #108]	; (80004b0 <HAL_GPIO_Init+0x154>)
 8000442:	3401      	adds	r4, #1
 8000444:	4288      	cmp	r0, r1
 8000446:	d004      	beq.n	8000452 <HAL_GPIO_Init+0xf6>
 8000448:	491a      	ldr	r1, [pc, #104]	; (80004b4 <HAL_GPIO_Init+0x158>)
 800044a:	3403      	adds	r4, #3
 800044c:	4288      	cmp	r0, r1
 800044e:	d100      	bne.n	8000452 <HAL_GPIO_Init+0xf6>
 8000450:	3c02      	subs	r4, #2
 8000452:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000454:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000456:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000458:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 800045a:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 800045c:	4c16      	ldr	r4, [pc, #88]	; (80004b8 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800045e:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000460:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8000462:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000464:	03d1      	lsls	r1, r2, #15
 8000466:	d401      	bmi.n	800046c <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000468:	003e      	movs	r6, r7
 800046a:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 800046c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800046e:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000470:	9e00      	ldr	r6, [sp, #0]
 8000472:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000474:	0391      	lsls	r1, r2, #14
 8000476:	d401      	bmi.n	800047c <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000478:	003e      	movs	r6, r7
 800047a:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 800047c:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800047e:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000480:	9e00      	ldr	r6, [sp, #0]
 8000482:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000484:	02d1      	lsls	r1, r2, #11
 8000486:	d401      	bmi.n	800048c <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000488:	003e      	movs	r6, r7
 800048a:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 800048c:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800048e:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000490:	9f00      	ldr	r7, [sp, #0]
 8000492:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000494:	0292      	lsls	r2, r2, #10
 8000496:	d401      	bmi.n	800049c <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000498:	402e      	ands	r6, r5
 800049a:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 800049c:	60e7      	str	r7, [r4, #12]
    position++;
 800049e:	3301      	adds	r3, #1
 80004a0:	e762      	b.n	8000368 <HAL_GPIO_Init+0xc>
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40010000 	.word	0x40010000
 80004ac:	48000400 	.word	0x48000400
 80004b0:	48000800 	.word	0x48000800
 80004b4:	48000c00 	.word	0x48000c00
 80004b8:	40010400 	.word	0x40010400

080004bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004bc:	2a00      	cmp	r2, #0
 80004be:	d001      	beq.n	80004c4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004c0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004c2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80004c4:	6281      	str	r1, [r0, #40]	; 0x28
}
 80004c6:	e7fc      	b.n	80004c2 <HAL_GPIO_WritePin+0x6>

080004c8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80004c8:	6803      	ldr	r3, [r0, #0]
 80004ca:	699a      	ldr	r2, [r3, #24]
 80004cc:	0792      	lsls	r2, r2, #30
 80004ce:	d501      	bpl.n	80004d4 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80004d0:	2200      	movs	r2, #0
 80004d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80004d4:	2201      	movs	r2, #1
 80004d6:	6999      	ldr	r1, [r3, #24]
 80004d8:	4211      	tst	r1, r2
 80004da:	d102      	bne.n	80004e2 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80004dc:	6999      	ldr	r1, [r3, #24]
 80004de:	430a      	orrs	r2, r1
 80004e0:	619a      	str	r2, [r3, #24]
  }
}
 80004e2:	4770      	bx	lr

080004e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80004e4:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 80004e6:	6804      	ldr	r4, [r0, #0]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80004e8:	4806      	ldr	r0, [pc, #24]	; (8000504 <I2C_TransferConfig+0x20>)
  tmpreg = hi2c->Instance->CR2;
 80004ea:	6865      	ldr	r5, [r4, #4]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80004ec:	0589      	lsls	r1, r1, #22
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80004ee:	4028      	ands	r0, r5
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80004f0:	9d03      	ldr	r5, [sp, #12]
 80004f2:	0d89      	lsrs	r1, r1, #22
 80004f4:	432b      	orrs	r3, r5
 80004f6:	4319      	orrs	r1, r3
 80004f8:	0412      	lsls	r2, r2, #16
 80004fa:	430a      	orrs	r2, r1
 80004fc:	4302      	orrs	r2, r0
                       (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 80004fe:	6062      	str	r2, [r4, #4]
}
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	fc009800 	.word	0xfc009800

08000508 <I2C_WaitOnFlagUntilTimeout>:
{
 8000508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050a:	0004      	movs	r4, r0
 800050c:	000e      	movs	r6, r1
 800050e:	0017      	movs	r7, r2
 8000510:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000512:	6822      	ldr	r2, [r4, #0]
 8000514:	6993      	ldr	r3, [r2, #24]
 8000516:	4033      	ands	r3, r6
 8000518:	1b9b      	subs	r3, r3, r6
 800051a:	4259      	negs	r1, r3
 800051c:	414b      	adcs	r3, r1
 800051e:	42bb      	cmp	r3, r7
 8000520:	d001      	beq.n	8000526 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8000522:	2000      	movs	r0, #0
 8000524:	e00e      	b.n	8000544 <I2C_WaitOnFlagUntilTimeout+0x3c>
    if (Timeout != HAL_MAX_DELAY)
 8000526:	1c6b      	adds	r3, r5, #1
 8000528:	d0f4      	beq.n	8000514 <I2C_WaitOnFlagUntilTimeout+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800052a:	2d00      	cmp	r5, #0
 800052c:	d10b      	bne.n	8000546 <I2C_WaitOnFlagUntilTimeout+0x3e>
        hi2c->State = HAL_I2C_STATE_READY;
 800052e:	0023      	movs	r3, r4
 8000530:	2220      	movs	r2, #32
 8000532:	3341      	adds	r3, #65	; 0x41
 8000534:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000536:	0022      	movs	r2, r4
 8000538:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800053a:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800053c:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 800053e:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000540:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8000542:	7023      	strb	r3, [r4, #0]
}
 8000544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000546:	f7ff fe9f 	bl	8000288 <HAL_GetTick>
 800054a:	9b06      	ldr	r3, [sp, #24]
 800054c:	1ac0      	subs	r0, r0, r3
 800054e:	4285      	cmp	r5, r0
 8000550:	d2df      	bcs.n	8000512 <I2C_WaitOnFlagUntilTimeout+0xa>
 8000552:	e7ec      	b.n	800052e <I2C_WaitOnFlagUntilTimeout+0x26>

08000554 <I2C_IsAcknowledgeFailed>:
{
 8000554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000556:	6803      	ldr	r3, [r0, #0]
{
 8000558:	0004      	movs	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800055a:	6998      	ldr	r0, [r3, #24]
 800055c:	2310      	movs	r3, #16
{
 800055e:	000e      	movs	r6, r1
 8000560:	0017      	movs	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000562:	4018      	ands	r0, r3
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000564:	2520      	movs	r5, #32
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000566:	2800      	cmp	r0, #0
 8000568:	d115      	bne.n	8000596 <I2C_IsAcknowledgeFailed+0x42>
}
 800056a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (Timeout != HAL_MAX_DELAY)
 800056c:	1c72      	adds	r2, r6, #1
 800056e:	d013      	beq.n	8000598 <I2C_IsAcknowledgeFailed+0x44>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000570:	2e00      	cmp	r6, #0
 8000572:	d10b      	bne.n	800058c <I2C_IsAcknowledgeFailed+0x38>
          hi2c->State = HAL_I2C_STATE_READY;
 8000574:	0023      	movs	r3, r4
 8000576:	2220      	movs	r2, #32
 8000578:	3341      	adds	r3, #65	; 0x41
 800057a:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800057c:	0022      	movs	r2, r4
 800057e:	2300      	movs	r3, #0
 8000580:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 8000582:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000584:	7013      	strb	r3, [r2, #0]
          return HAL_TIMEOUT;
 8000586:	2003      	movs	r0, #3
          __HAL_UNLOCK(hi2c);
 8000588:	7023      	strb	r3, [r4, #0]
 800058a:	e7ee      	b.n	800056a <I2C_IsAcknowledgeFailed+0x16>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800058c:	f7ff fe7c 	bl	8000288 <HAL_GetTick>
 8000590:	1bc0      	subs	r0, r0, r7
 8000592:	4286      	cmp	r6, r0
 8000594:	d3ee      	bcc.n	8000574 <I2C_IsAcknowledgeFailed+0x20>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000596:	6823      	ldr	r3, [r4, #0]
 8000598:	699a      	ldr	r2, [r3, #24]
 800059a:	422a      	tst	r2, r5
 800059c:	d0e6      	beq.n	800056c <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800059e:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 80005a0:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80005a2:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80005a4:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80005a6:	f7ff ff8f 	bl	80004c8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80005aa:	6822      	ldr	r2, [r4, #0]
 80005ac:	4908      	ldr	r1, [pc, #32]	; (80005d0 <I2C_IsAcknowledgeFailed+0x7c>)
 80005ae:	6853      	ldr	r3, [r2, #4]
    return HAL_ERROR;
 80005b0:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 80005b2:	400b      	ands	r3, r1
 80005b4:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80005b6:	2304      	movs	r3, #4
 80005b8:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80005ba:	0023      	movs	r3, r4
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005bc:	0022      	movs	r2, r4
    hi2c->State = HAL_I2C_STATE_READY;
 80005be:	3341      	adds	r3, #65	; 0x41
 80005c0:	701d      	strb	r5, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005c2:	2300      	movs	r3, #0
 80005c4:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 80005c6:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005c8:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80005ca:	7023      	strb	r3, [r4, #0]
 80005cc:	e7cd      	b.n	800056a <I2C_IsAcknowledgeFailed+0x16>
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	fe00e800 	.word	0xfe00e800

080005d4 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80005d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005d6:	0004      	movs	r4, r0
 80005d8:	000d      	movs	r5, r1
 80005da:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80005dc:	2702      	movs	r7, #2
 80005de:	6823      	ldr	r3, [r4, #0]
 80005e0:	699b      	ldr	r3, [r3, #24]
 80005e2:	423b      	tst	r3, r7
 80005e4:	d001      	beq.n	80005ea <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 80005e6:	2000      	movs	r0, #0
 80005e8:	e018      	b.n	800061c <I2C_WaitOnTXISFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80005ea:	0032      	movs	r2, r6
 80005ec:	0029      	movs	r1, r5
 80005ee:	0020      	movs	r0, r4
 80005f0:	f7ff ffb0 	bl	8000554 <I2C_IsAcknowledgeFailed>
 80005f4:	2800      	cmp	r0, #0
 80005f6:	d118      	bne.n	800062a <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 80005f8:	1c6b      	adds	r3, r5, #1
 80005fa:	d0f0      	beq.n	80005de <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80005fc:	2d00      	cmp	r5, #0
 80005fe:	d10e      	bne.n	800061e <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000600:	2220      	movs	r2, #32
 8000602:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8000604:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000606:	4313      	orrs	r3, r2
 8000608:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800060a:	0023      	movs	r3, r4
 800060c:	3341      	adds	r3, #65	; 0x41
 800060e:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000610:	0022      	movs	r2, r4
 8000612:	2300      	movs	r3, #0
 8000614:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8000616:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000618:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 800061a:	7023      	strb	r3, [r4, #0]
}
 800061c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800061e:	f7ff fe33 	bl	8000288 <HAL_GetTick>
 8000622:	1b80      	subs	r0, r0, r6
 8000624:	4285      	cmp	r5, r0
 8000626:	d2da      	bcs.n	80005de <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8000628:	e7ea      	b.n	8000600 <I2C_WaitOnTXISFlagUntilTimeout+0x2c>
      return HAL_ERROR;
 800062a:	2001      	movs	r0, #1
 800062c:	e7f6      	b.n	800061c <I2C_WaitOnTXISFlagUntilTimeout+0x48>

0800062e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800062e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000636:	2720      	movs	r7, #32
 8000638:	6823      	ldr	r3, [r4, #0]
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	423b      	tst	r3, r7
 800063e:	d001      	beq.n	8000644 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8000640:	2000      	movs	r0, #0
 8000642:	e016      	b.n	8000672 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000644:	0032      	movs	r2, r6
 8000646:	0029      	movs	r1, r5
 8000648:	0020      	movs	r0, r4
 800064a:	f7ff ff83 	bl	8000554 <I2C_IsAcknowledgeFailed>
 800064e:	2800      	cmp	r0, #0
 8000650:	d116      	bne.n	8000680 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000652:	2d00      	cmp	r5, #0
 8000654:	d10e      	bne.n	8000674 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000656:	2220      	movs	r2, #32
 8000658:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800065a:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800065c:	4313      	orrs	r3, r2
 800065e:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000660:	0023      	movs	r3, r4
 8000662:	3341      	adds	r3, #65	; 0x41
 8000664:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000666:	0022      	movs	r2, r4
 8000668:	2300      	movs	r3, #0
 800066a:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 800066c:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800066e:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8000670:	7023      	strb	r3, [r4, #0]
}
 8000672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000674:	f7ff fe08 	bl	8000288 <HAL_GetTick>
 8000678:	1b80      	subs	r0, r0, r6
 800067a:	4285      	cmp	r5, r0
 800067c:	d2dc      	bcs.n	8000638 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 800067e:	e7ea      	b.n	8000656 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
      return HAL_ERROR;
 8000680:	2001      	movs	r0, #1
 8000682:	e7f6      	b.n	8000672 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>

08000684 <HAL_I2C_Init>:
{
 8000684:	b570      	push	{r4, r5, r6, lr}
 8000686:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000688:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800068a:	2c00      	cmp	r4, #0
 800068c:	d03f      	beq.n	800070e <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800068e:	0025      	movs	r5, r4
 8000690:	3541      	adds	r5, #65	; 0x41
 8000692:	782b      	ldrb	r3, [r5, #0]
 8000694:	b2db      	uxtb	r3, r3
 8000696:	2b00      	cmp	r3, #0
 8000698:	d105      	bne.n	80006a6 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800069a:	0022      	movs	r2, r4
 800069c:	3240      	adds	r2, #64	; 0x40
 800069e:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 80006a0:	0020      	movs	r0, r4
 80006a2:	f001 fa7b 	bl	8001b9c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80006a6:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80006a8:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80006aa:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80006ac:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80006ae:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80006b0:	681a      	ldr	r2, [r3, #0]
 80006b2:	68a6      	ldr	r6, [r4, #8]
 80006b4:	438a      	bics	r2, r1
 80006b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80006b8:	6861      	ldr	r1, [r4, #4]
 80006ba:	4a1a      	ldr	r2, [pc, #104]	; (8000724 <HAL_I2C_Init+0xa0>)
 80006bc:	400a      	ands	r2, r1
 80006be:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80006c0:	6899      	ldr	r1, [r3, #8]
 80006c2:	4a19      	ldr	r2, [pc, #100]	; (8000728 <HAL_I2C_Init+0xa4>)
 80006c4:	4011      	ands	r1, r2
 80006c6:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80006c8:	2801      	cmp	r0, #1
 80006ca:	d121      	bne.n	8000710 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80006cc:	2180      	movs	r1, #128	; 0x80
 80006ce:	0209      	lsls	r1, r1, #8
 80006d0:	4331      	orrs	r1, r6
 80006d2:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80006d4:	6858      	ldr	r0, [r3, #4]
 80006d6:	4915      	ldr	r1, [pc, #84]	; (800072c <HAL_I2C_Init+0xa8>)
 80006d8:	4301      	orrs	r1, r0
 80006da:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80006dc:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80006de:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80006e0:	400a      	ands	r2, r1
 80006e2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80006e4:	6961      	ldr	r1, [r4, #20]
 80006e6:	6922      	ldr	r2, [r4, #16]
 80006e8:	430a      	orrs	r2, r1
 80006ea:	69a1      	ldr	r1, [r4, #24]
 80006ec:	0209      	lsls	r1, r1, #8
 80006ee:	430a      	orrs	r2, r1
 80006f0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80006f2:	6a21      	ldr	r1, [r4, #32]
 80006f4:	69e2      	ldr	r2, [r4, #28]
 80006f6:	430a      	orrs	r2, r1
 80006f8:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80006fa:	2201      	movs	r2, #1
 80006fc:	6819      	ldr	r1, [r3, #0]
 80006fe:	430a      	orrs	r2, r1
 8000700:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000702:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000704:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000706:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000708:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800070a:	3442      	adds	r4, #66	; 0x42
 800070c:	7020      	strb	r0, [r4, #0]
}
 800070e:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000710:	2184      	movs	r1, #132	; 0x84
 8000712:	0209      	lsls	r1, r1, #8
 8000714:	4331      	orrs	r1, r6
 8000716:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000718:	2802      	cmp	r0, #2
 800071a:	d1db      	bne.n	80006d4 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800071c:	2180      	movs	r1, #128	; 0x80
 800071e:	0109      	lsls	r1, r1, #4
 8000720:	6059      	str	r1, [r3, #4]
 8000722:	e7d7      	b.n	80006d4 <HAL_I2C_Init+0x50>
 8000724:	f0ffffff 	.word	0xf0ffffff
 8000728:	ffff7fff 	.word	0xffff7fff
 800072c:	02008000 	.word	0x02008000

08000730 <HAL_I2C_Master_Transmit>:
{
 8000730:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000732:	0005      	movs	r5, r0
{
 8000734:	b087      	sub	sp, #28
 8000736:	9103      	str	r1, [sp, #12]
 8000738:	9204      	str	r2, [sp, #16]
 800073a:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800073c:	3541      	adds	r5, #65	; 0x41
 800073e:	782b      	ldrb	r3, [r5, #0]
{
 8000740:	0004      	movs	r4, r0
    return HAL_BUSY;
 8000742:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000744:	2b20      	cmp	r3, #32
 8000746:	d157      	bne.n	80007f8 <HAL_I2C_Master_Transmit+0xc8>
    __HAL_LOCK(hi2c);
 8000748:	0023      	movs	r3, r4
 800074a:	3340      	adds	r3, #64	; 0x40
 800074c:	781a      	ldrb	r2, [r3, #0]
 800074e:	2a01      	cmp	r2, #1
 8000750:	d052      	beq.n	80007f8 <HAL_I2C_Master_Transmit+0xc8>
 8000752:	2601      	movs	r6, #1
 8000754:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8000756:	f7ff fd97 	bl	8000288 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800075a:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 800075c:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800075e:	9000      	str	r0, [sp, #0]
 8000760:	2319      	movs	r3, #25
 8000762:	0032      	movs	r2, r6
 8000764:	0209      	lsls	r1, r1, #8
 8000766:	0020      	movs	r0, r4
 8000768:	f7ff fece 	bl	8000508 <I2C_WaitOnFlagUntilTimeout>
 800076c:	2800      	cmp	r0, #0
 800076e:	d142      	bne.n	80007f6 <HAL_I2C_Master_Transmit+0xc6>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000770:	2321      	movs	r3, #33	; 0x21
 8000772:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000774:	3b11      	subs	r3, #17
 8000776:	19ad      	adds	r5, r5, r6
 8000778:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 800077a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800077c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800077e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8000780:	466b      	mov	r3, sp
 8000782:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8000784:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000786:	8563      	strh	r3, [r4, #42]	; 0x2a
 8000788:	2380      	movs	r3, #128	; 0x80
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800078a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800078c:	019b      	lsls	r3, r3, #6
 800078e:	2aff      	cmp	r2, #255	; 0xff
 8000790:	d921      	bls.n	80007d6 <HAL_I2C_Master_Transmit+0xa6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000792:	22ff      	movs	r2, #255	; 0xff
 8000794:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000796:	9300      	str	r3, [sp, #0]
 8000798:	2380      	movs	r3, #128	; 0x80
 800079a:	045b      	lsls	r3, r3, #17
 800079c:	9903      	ldr	r1, [sp, #12]
 800079e:	0020      	movs	r0, r4
 80007a0:	f7ff fea0 	bl	80004e4 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80007a4:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 80007a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80007a8:	003a      	movs	r2, r7
 80007aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80007ac:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d119      	bne.n	80007e6 <HAL_I2C_Master_Transmit+0xb6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80007b2:	f7ff ff3c 	bl	800062e <I2C_WaitOnSTOPFlagUntilTimeout>
 80007b6:	2800      	cmp	r0, #0
 80007b8:	d119      	bne.n	80007ee <HAL_I2C_Master_Transmit+0xbe>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80007ba:	2120      	movs	r1, #32
 80007bc:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80007be:	4e27      	ldr	r6, [pc, #156]	; (800085c <HAL_I2C_Master_Transmit+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80007c0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80007c2:	685a      	ldr	r2, [r3, #4]
 80007c4:	4032      	ands	r2, r6
 80007c6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80007c8:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80007ca:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80007cc:	3341      	adds	r3, #65	; 0x41
 80007ce:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80007d0:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 80007d2:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80007d4:	e010      	b.n	80007f8 <HAL_I2C_Master_Transmit+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 80007d6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80007d8:	b292      	uxth	r2, r2
 80007da:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	2380      	movs	r3, #128	; 0x80
 80007e0:	b2d2      	uxtb	r2, r2
 80007e2:	049b      	lsls	r3, r3, #18
 80007e4:	e7da      	b.n	800079c <HAL_I2C_Master_Transmit+0x6c>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80007e6:	f7ff fef5 	bl	80005d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80007ea:	2800      	cmp	r0, #0
 80007ec:	d006      	beq.n	80007fc <HAL_I2C_Master_Transmit+0xcc>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80007ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80007f0:	2001      	movs	r0, #1
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	d000      	beq.n	80007f8 <HAL_I2C_Master_Transmit+0xc8>
          return HAL_TIMEOUT;
 80007f6:	2003      	movs	r0, #3
}
 80007f8:	b007      	add	sp, #28
 80007fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80007fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80007fe:	6822      	ldr	r2, [r4, #0]
 8000800:	1c59      	adds	r1, r3, #1
 8000802:	6261      	str	r1, [r4, #36]	; 0x24
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8000808:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800080a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800080c:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800080e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000810:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000812:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8000814:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000816:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8000818:	2a00      	cmp	r2, #0
 800081a:	d1c4      	bne.n	80007a6 <HAL_I2C_Master_Transmit+0x76>
 800081c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0c1      	beq.n	80007a6 <HAL_I2C_Master_Transmit+0x76>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000822:	9700      	str	r7, [sp, #0]
 8000824:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000826:	2180      	movs	r1, #128	; 0x80
 8000828:	0020      	movs	r0, r4
 800082a:	f7ff fe6d 	bl	8000508 <I2C_WaitOnFlagUntilTimeout>
 800082e:	2800      	cmp	r0, #0
 8000830:	d1e1      	bne.n	80007f6 <HAL_I2C_Master_Transmit+0xc6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000832:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000834:	2bff      	cmp	r3, #255	; 0xff
 8000836:	d909      	bls.n	800084c <HAL_I2C_Master_Transmit+0x11c>
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800083c:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800083e:	045b      	lsls	r3, r3, #17
 8000840:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000842:	9903      	ldr	r1, [sp, #12]
 8000844:	0020      	movs	r0, r4
 8000846:	f7ff fe4d 	bl	80004e4 <I2C_TransferConfig>
 800084a:	e7ac      	b.n	80007a6 <HAL_I2C_Master_Transmit+0x76>
 800084c:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 800084e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000850:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8000852:	b292      	uxth	r2, r2
 8000854:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000856:	b2d2      	uxtb	r2, r2
 8000858:	9000      	str	r0, [sp, #0]
 800085a:	e7f2      	b.n	8000842 <HAL_I2C_Master_Transmit+0x112>
 800085c:	fe00e800 	.word	0xfe00e800

08000860 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000860:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000862:	0004      	movs	r4, r0
 8000864:	3441      	adds	r4, #65	; 0x41
 8000866:	7822      	ldrb	r2, [r4, #0]
{
 8000868:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800086a:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800086c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800086e:	2a20      	cmp	r2, #32
 8000870:	d118      	bne.n	80008a4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8000872:	001d      	movs	r5, r3
 8000874:	3540      	adds	r5, #64	; 0x40
 8000876:	782e      	ldrb	r6, [r5, #0]
 8000878:	2e01      	cmp	r6, #1
 800087a:	d013      	beq.n	80008a4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 800087c:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800087e:	3022      	adds	r0, #34	; 0x22
 8000880:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000882:	681e      	ldr	r6, [r3, #0]
 8000884:	3823      	subs	r0, #35	; 0x23
 8000886:	4386      	bics	r6, r0
 8000888:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800088a:	681e      	ldr	r6, [r3, #0]
 800088c:	4f06      	ldr	r7, [pc, #24]	; (80008a8 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 800088e:	403e      	ands	r6, r7
 8000890:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8000892:	681e      	ldr	r6, [r3, #0]
 8000894:	4331      	orrs	r1, r6
 8000896:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000898:	6819      	ldr	r1, [r3, #0]
 800089a:	4308      	orrs	r0, r1
 800089c:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 800089e:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80008a0:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80008a2:	7028      	strb	r0, [r5, #0]
  }
}
 80008a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	ffffefff 	.word	0xffffefff

080008ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80008ac:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80008ae:	0005      	movs	r5, r0
 80008b0:	3541      	adds	r5, #65	; 0x41
 80008b2:	782a      	ldrb	r2, [r5, #0]
{
 80008b4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80008b6:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80008b8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80008ba:	2a20      	cmp	r2, #32
 80008bc:	d117      	bne.n	80008ee <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80008be:	001c      	movs	r4, r3
 80008c0:	3440      	adds	r4, #64	; 0x40
 80008c2:	7826      	ldrb	r6, [r4, #0]
 80008c4:	2e01      	cmp	r6, #1
 80008c6:	d012      	beq.n	80008ee <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 80008c8:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80008ca:	3022      	adds	r0, #34	; 0x22
 80008cc:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 80008ce:	681e      	ldr	r6, [r3, #0]
 80008d0:	3823      	subs	r0, #35	; 0x23
 80008d2:	4386      	bics	r6, r0
 80008d4:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80008d6:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80008d8:	4f05      	ldr	r7, [pc, #20]	; (80008f0 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 80008da:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80008dc:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80008de:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 80008e0:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80008e2:	6819      	ldr	r1, [r3, #0]
 80008e4:	4308      	orrs	r0, r1
 80008e6:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80008e8:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80008ea:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 80008ec:	7020      	strb	r0, [r4, #0]
  }
}
 80008ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008f0:	fffff0ff 	.word	0xfffff0ff

080008f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008f6:	6803      	ldr	r3, [r0, #0]
{
 80008f8:	b085      	sub	sp, #20
 80008fa:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008fc:	07db      	lsls	r3, r3, #31
 80008fe:	d42f      	bmi.n	8000960 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000900:	682b      	ldr	r3, [r5, #0]
 8000902:	079b      	lsls	r3, r3, #30
 8000904:	d500      	bpl.n	8000908 <HAL_RCC_OscConfig+0x14>
 8000906:	e081      	b.n	8000a0c <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000908:	682b      	ldr	r3, [r5, #0]
 800090a:	071b      	lsls	r3, r3, #28
 800090c:	d500      	bpl.n	8000910 <HAL_RCC_OscConfig+0x1c>
 800090e:	e0bc      	b.n	8000a8a <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000910:	682b      	ldr	r3, [r5, #0]
 8000912:	075b      	lsls	r3, r3, #29
 8000914:	d500      	bpl.n	8000918 <HAL_RCC_OscConfig+0x24>
 8000916:	e0df      	b.n	8000ad8 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000918:	682b      	ldr	r3, [r5, #0]
 800091a:	06db      	lsls	r3, r3, #27
 800091c:	d51a      	bpl.n	8000954 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800091e:	696a      	ldr	r2, [r5, #20]
 8000920:	4cb5      	ldr	r4, [pc, #724]	; (8000bf8 <HAL_RCC_OscConfig+0x304>)
 8000922:	2304      	movs	r3, #4
 8000924:	2a01      	cmp	r2, #1
 8000926:	d000      	beq.n	800092a <HAL_RCC_OscConfig+0x36>
 8000928:	e14b      	b.n	8000bc2 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800092a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800092c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800092e:	430b      	orrs	r3, r1
 8000930:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000932:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000934:	431a      	orrs	r2, r3
 8000936:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000938:	f7ff fca6 	bl	8000288 <HAL_GetTick>
 800093c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800093e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000940:	4233      	tst	r3, r6
 8000942:	d100      	bne.n	8000946 <HAL_RCC_OscConfig+0x52>
 8000944:	e136      	b.n	8000bb4 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000946:	21f8      	movs	r1, #248	; 0xf8
 8000948:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800094a:	69ab      	ldr	r3, [r5, #24]
 800094c:	438a      	bics	r2, r1
 800094e:	00db      	lsls	r3, r3, #3
 8000950:	4313      	orrs	r3, r2
 8000952:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000954:	6a29      	ldr	r1, [r5, #32]
 8000956:	2900      	cmp	r1, #0
 8000958:	d000      	beq.n	800095c <HAL_RCC_OscConfig+0x68>
 800095a:	e159      	b.n	8000c10 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800095c:	2000      	movs	r0, #0
 800095e:	e013      	b.n	8000988 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000960:	210c      	movs	r1, #12
 8000962:	4ca5      	ldr	r4, [pc, #660]	; (8000bf8 <HAL_RCC_OscConfig+0x304>)
 8000964:	6862      	ldr	r2, [r4, #4]
 8000966:	400a      	ands	r2, r1
 8000968:	2a04      	cmp	r2, #4
 800096a:	d006      	beq.n	800097a <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800096c:	6863      	ldr	r3, [r4, #4]
 800096e:	400b      	ands	r3, r1
 8000970:	2b08      	cmp	r3, #8
 8000972:	d10b      	bne.n	800098c <HAL_RCC_OscConfig+0x98>
 8000974:	6863      	ldr	r3, [r4, #4]
 8000976:	03db      	lsls	r3, r3, #15
 8000978:	d508      	bpl.n	800098c <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800097a:	6823      	ldr	r3, [r4, #0]
 800097c:	039b      	lsls	r3, r3, #14
 800097e:	d5bf      	bpl.n	8000900 <HAL_RCC_OscConfig+0xc>
 8000980:	686b      	ldr	r3, [r5, #4]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d1bc      	bne.n	8000900 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000986:	2001      	movs	r0, #1
}
 8000988:	b005      	add	sp, #20
 800098a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800098c:	686b      	ldr	r3, [r5, #4]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d113      	bne.n	80009ba <HAL_RCC_OscConfig+0xc6>
 8000992:	2380      	movs	r3, #128	; 0x80
 8000994:	6822      	ldr	r2, [r4, #0]
 8000996:	025b      	lsls	r3, r3, #9
 8000998:	4313      	orrs	r3, r2
 800099a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800099c:	f7ff fc74 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009a0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80009a2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009a4:	02b6      	lsls	r6, r6, #10
 80009a6:	6823      	ldr	r3, [r4, #0]
 80009a8:	4233      	tst	r3, r6
 80009aa:	d1a9      	bne.n	8000900 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009ac:	f7ff fc6c 	bl	8000288 <HAL_GetTick>
 80009b0:	1bc0      	subs	r0, r0, r7
 80009b2:	2864      	cmp	r0, #100	; 0x64
 80009b4:	d9f7      	bls.n	80009a6 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 80009b6:	2003      	movs	r0, #3
 80009b8:	e7e6      	b.n	8000988 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d116      	bne.n	80009ec <HAL_RCC_OscConfig+0xf8>
 80009be:	6823      	ldr	r3, [r4, #0]
 80009c0:	4a8e      	ldr	r2, [pc, #568]	; (8000bfc <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c2:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009c4:	4013      	ands	r3, r2
 80009c6:	6023      	str	r3, [r4, #0]
 80009c8:	6823      	ldr	r3, [r4, #0]
 80009ca:	4a8d      	ldr	r2, [pc, #564]	; (8000c00 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009cc:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009ce:	4013      	ands	r3, r2
 80009d0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009d2:	f7ff fc59 	bl	8000288 <HAL_GetTick>
 80009d6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009d8:	6823      	ldr	r3, [r4, #0]
 80009da:	4233      	tst	r3, r6
 80009dc:	d100      	bne.n	80009e0 <HAL_RCC_OscConfig+0xec>
 80009de:	e78f      	b.n	8000900 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009e0:	f7ff fc52 	bl	8000288 <HAL_GetTick>
 80009e4:	1bc0      	subs	r0, r0, r7
 80009e6:	2864      	cmp	r0, #100	; 0x64
 80009e8:	d9f6      	bls.n	80009d8 <HAL_RCC_OscConfig+0xe4>
 80009ea:	e7e4      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009ec:	2b05      	cmp	r3, #5
 80009ee:	d105      	bne.n	80009fc <HAL_RCC_OscConfig+0x108>
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	6822      	ldr	r2, [r4, #0]
 80009f4:	02db      	lsls	r3, r3, #11
 80009f6:	4313      	orrs	r3, r2
 80009f8:	6023      	str	r3, [r4, #0]
 80009fa:	e7ca      	b.n	8000992 <HAL_RCC_OscConfig+0x9e>
 80009fc:	6823      	ldr	r3, [r4, #0]
 80009fe:	4a7f      	ldr	r2, [pc, #508]	; (8000bfc <HAL_RCC_OscConfig+0x308>)
 8000a00:	4013      	ands	r3, r2
 8000a02:	6023      	str	r3, [r4, #0]
 8000a04:	6823      	ldr	r3, [r4, #0]
 8000a06:	4a7e      	ldr	r2, [pc, #504]	; (8000c00 <HAL_RCC_OscConfig+0x30c>)
 8000a08:	4013      	ands	r3, r2
 8000a0a:	e7c6      	b.n	800099a <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a0c:	220c      	movs	r2, #12
 8000a0e:	4c7a      	ldr	r4, [pc, #488]	; (8000bf8 <HAL_RCC_OscConfig+0x304>)
 8000a10:	6863      	ldr	r3, [r4, #4]
 8000a12:	4213      	tst	r3, r2
 8000a14:	d006      	beq.n	8000a24 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000a16:	6863      	ldr	r3, [r4, #4]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	2b08      	cmp	r3, #8
 8000a1c:	d110      	bne.n	8000a40 <HAL_RCC_OscConfig+0x14c>
 8000a1e:	6863      	ldr	r3, [r4, #4]
 8000a20:	03db      	lsls	r3, r3, #15
 8000a22:	d40d      	bmi.n	8000a40 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a24:	6823      	ldr	r3, [r4, #0]
 8000a26:	079b      	lsls	r3, r3, #30
 8000a28:	d502      	bpl.n	8000a30 <HAL_RCC_OscConfig+0x13c>
 8000a2a:	68eb      	ldr	r3, [r5, #12]
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d1aa      	bne.n	8000986 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a30:	21f8      	movs	r1, #248	; 0xf8
 8000a32:	6822      	ldr	r2, [r4, #0]
 8000a34:	692b      	ldr	r3, [r5, #16]
 8000a36:	438a      	bics	r2, r1
 8000a38:	00db      	lsls	r3, r3, #3
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	6023      	str	r3, [r4, #0]
 8000a3e:	e763      	b.n	8000908 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a40:	68ea      	ldr	r2, [r5, #12]
 8000a42:	2301      	movs	r3, #1
 8000a44:	2a00      	cmp	r2, #0
 8000a46:	d00f      	beq.n	8000a68 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000a48:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a4a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a50:	f7ff fc1a 	bl	8000288 <HAL_GetTick>
 8000a54:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a56:	6823      	ldr	r3, [r4, #0]
 8000a58:	4233      	tst	r3, r6
 8000a5a:	d1e9      	bne.n	8000a30 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a5c:	f7ff fc14 	bl	8000288 <HAL_GetTick>
 8000a60:	1bc0      	subs	r0, r0, r7
 8000a62:	2802      	cmp	r0, #2
 8000a64:	d9f7      	bls.n	8000a56 <HAL_RCC_OscConfig+0x162>
 8000a66:	e7a6      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000a68:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a6a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000a6c:	439a      	bics	r2, r3
 8000a6e:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000a70:	f7ff fc0a 	bl	8000288 <HAL_GetTick>
 8000a74:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a76:	6823      	ldr	r3, [r4, #0]
 8000a78:	4233      	tst	r3, r6
 8000a7a:	d100      	bne.n	8000a7e <HAL_RCC_OscConfig+0x18a>
 8000a7c:	e744      	b.n	8000908 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a7e:	f7ff fc03 	bl	8000288 <HAL_GetTick>
 8000a82:	1bc0      	subs	r0, r0, r7
 8000a84:	2802      	cmp	r0, #2
 8000a86:	d9f6      	bls.n	8000a76 <HAL_RCC_OscConfig+0x182>
 8000a88:	e795      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a8a:	69ea      	ldr	r2, [r5, #28]
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	4c5a      	ldr	r4, [pc, #360]	; (8000bf8 <HAL_RCC_OscConfig+0x304>)
 8000a90:	2a00      	cmp	r2, #0
 8000a92:	d010      	beq.n	8000ab6 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000a94:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a96:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000a9c:	f7ff fbf4 	bl	8000288 <HAL_GetTick>
 8000aa0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000aa4:	4233      	tst	r3, r6
 8000aa6:	d000      	beq.n	8000aaa <HAL_RCC_OscConfig+0x1b6>
 8000aa8:	e732      	b.n	8000910 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000aaa:	f7ff fbed 	bl	8000288 <HAL_GetTick>
 8000aae:	1bc0      	subs	r0, r0, r7
 8000ab0:	2802      	cmp	r0, #2
 8000ab2:	d9f6      	bls.n	8000aa2 <HAL_RCC_OscConfig+0x1ae>
 8000ab4:	e77f      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000ab6:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ab8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000aba:	439a      	bics	r2, r3
 8000abc:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000abe:	f7ff fbe3 	bl	8000288 <HAL_GetTick>
 8000ac2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ac4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ac6:	4233      	tst	r3, r6
 8000ac8:	d100      	bne.n	8000acc <HAL_RCC_OscConfig+0x1d8>
 8000aca:	e721      	b.n	8000910 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000acc:	f7ff fbdc 	bl	8000288 <HAL_GetTick>
 8000ad0:	1bc0      	subs	r0, r0, r7
 8000ad2:	2802      	cmp	r0, #2
 8000ad4:	d9f6      	bls.n	8000ac4 <HAL_RCC_OscConfig+0x1d0>
 8000ad6:	e76e      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ad8:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ada:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000adc:	4c46      	ldr	r4, [pc, #280]	; (8000bf8 <HAL_RCC_OscConfig+0x304>)
 8000ade:	0552      	lsls	r2, r2, #21
 8000ae0:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000ae2:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ae4:	4213      	tst	r3, r2
 8000ae6:	d108      	bne.n	8000afa <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ae8:	69e3      	ldr	r3, [r4, #28]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	61e3      	str	r3, [r4, #28]
 8000aee:	69e3      	ldr	r3, [r4, #28]
 8000af0:	4013      	ands	r3, r2
 8000af2:	9303      	str	r3, [sp, #12]
 8000af4:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000af6:	2301      	movs	r3, #1
 8000af8:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000afa:	2780      	movs	r7, #128	; 0x80
 8000afc:	4e41      	ldr	r6, [pc, #260]	; (8000c04 <HAL_RCC_OscConfig+0x310>)
 8000afe:	007f      	lsls	r7, r7, #1
 8000b00:	6833      	ldr	r3, [r6, #0]
 8000b02:	423b      	tst	r3, r7
 8000b04:	d006      	beq.n	8000b14 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b06:	68ab      	ldr	r3, [r5, #8]
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d113      	bne.n	8000b34 <HAL_RCC_OscConfig+0x240>
 8000b0c:	6a22      	ldr	r2, [r4, #32]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	6223      	str	r3, [r4, #32]
 8000b12:	e030      	b.n	8000b76 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b14:	6833      	ldr	r3, [r6, #0]
 8000b16:	433b      	orrs	r3, r7
 8000b18:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b1a:	f7ff fbb5 	bl	8000288 <HAL_GetTick>
 8000b1e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b20:	6833      	ldr	r3, [r6, #0]
 8000b22:	423b      	tst	r3, r7
 8000b24:	d1ef      	bne.n	8000b06 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b26:	f7ff fbaf 	bl	8000288 <HAL_GetTick>
 8000b2a:	9b01      	ldr	r3, [sp, #4]
 8000b2c:	1ac0      	subs	r0, r0, r3
 8000b2e:	2864      	cmp	r0, #100	; 0x64
 8000b30:	d9f6      	bls.n	8000b20 <HAL_RCC_OscConfig+0x22c>
 8000b32:	e740      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
 8000b34:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d114      	bne.n	8000b64 <HAL_RCC_OscConfig+0x270>
 8000b3a:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b3c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b3e:	4393      	bics	r3, r2
 8000b40:	6223      	str	r3, [r4, #32]
 8000b42:	6a23      	ldr	r3, [r4, #32]
 8000b44:	3203      	adds	r2, #3
 8000b46:	4393      	bics	r3, r2
 8000b48:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000b4a:	f7ff fb9d 	bl	8000288 <HAL_GetTick>
 8000b4e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b50:	6a23      	ldr	r3, [r4, #32]
 8000b52:	423b      	tst	r3, r7
 8000b54:	d025      	beq.n	8000ba2 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b56:	f7ff fb97 	bl	8000288 <HAL_GetTick>
 8000b5a:	4b2b      	ldr	r3, [pc, #172]	; (8000c08 <HAL_RCC_OscConfig+0x314>)
 8000b5c:	1b80      	subs	r0, r0, r6
 8000b5e:	4298      	cmp	r0, r3
 8000b60:	d9f6      	bls.n	8000b50 <HAL_RCC_OscConfig+0x25c>
 8000b62:	e728      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b64:	2b05      	cmp	r3, #5
 8000b66:	d10b      	bne.n	8000b80 <HAL_RCC_OscConfig+0x28c>
 8000b68:	6a21      	ldr	r1, [r4, #32]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	430b      	orrs	r3, r1
 8000b6e:	6223      	str	r3, [r4, #32]
 8000b70:	6a23      	ldr	r3, [r4, #32]
 8000b72:	431a      	orrs	r2, r3
 8000b74:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000b76:	f7ff fb87 	bl	8000288 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b7a:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000b7c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b7e:	e00d      	b.n	8000b9c <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b80:	6a23      	ldr	r3, [r4, #32]
 8000b82:	4393      	bics	r3, r2
 8000b84:	2204      	movs	r2, #4
 8000b86:	6223      	str	r3, [r4, #32]
 8000b88:	6a23      	ldr	r3, [r4, #32]
 8000b8a:	4393      	bics	r3, r2
 8000b8c:	e7c0      	b.n	8000b10 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b8e:	f7ff fb7b 	bl	8000288 <HAL_GetTick>
 8000b92:	4b1d      	ldr	r3, [pc, #116]	; (8000c08 <HAL_RCC_OscConfig+0x314>)
 8000b94:	1b80      	subs	r0, r0, r6
 8000b96:	4298      	cmp	r0, r3
 8000b98:	d900      	bls.n	8000b9c <HAL_RCC_OscConfig+0x2a8>
 8000b9a:	e70c      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b9c:	6a23      	ldr	r3, [r4, #32]
 8000b9e:	423b      	tst	r3, r7
 8000ba0:	d0f5      	beq.n	8000b8e <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8000ba2:	9b00      	ldr	r3, [sp, #0]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d000      	beq.n	8000baa <HAL_RCC_OscConfig+0x2b6>
 8000ba8:	e6b6      	b.n	8000918 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000baa:	69e3      	ldr	r3, [r4, #28]
 8000bac:	4a17      	ldr	r2, [pc, #92]	; (8000c0c <HAL_RCC_OscConfig+0x318>)
 8000bae:	4013      	ands	r3, r2
 8000bb0:	61e3      	str	r3, [r4, #28]
 8000bb2:	e6b1      	b.n	8000918 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000bb4:	f7ff fb68 	bl	8000288 <HAL_GetTick>
 8000bb8:	1bc0      	subs	r0, r0, r7
 8000bba:	2802      	cmp	r0, #2
 8000bbc:	d800      	bhi.n	8000bc0 <HAL_RCC_OscConfig+0x2cc>
 8000bbe:	e6be      	b.n	800093e <HAL_RCC_OscConfig+0x4a>
 8000bc0:	e6f9      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000bc2:	3205      	adds	r2, #5
 8000bc4:	d103      	bne.n	8000bce <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000bc6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000bc8:	439a      	bics	r2, r3
 8000bca:	6362      	str	r2, [r4, #52]	; 0x34
 8000bcc:	e6bb      	b.n	8000946 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000bce:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000bd0:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000bd2:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000bd4:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000bd6:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000bd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000bda:	4393      	bics	r3, r2
 8000bdc:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000bde:	f7ff fb53 	bl	8000288 <HAL_GetTick>
 8000be2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000be4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000be6:	4233      	tst	r3, r6
 8000be8:	d100      	bne.n	8000bec <HAL_RCC_OscConfig+0x2f8>
 8000bea:	e6b3      	b.n	8000954 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000bec:	f7ff fb4c 	bl	8000288 <HAL_GetTick>
 8000bf0:	1bc0      	subs	r0, r0, r7
 8000bf2:	2802      	cmp	r0, #2
 8000bf4:	d9f6      	bls.n	8000be4 <HAL_RCC_OscConfig+0x2f0>
 8000bf6:	e6de      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	fffeffff 	.word	0xfffeffff
 8000c00:	fffbffff 	.word	0xfffbffff
 8000c04:	40007000 	.word	0x40007000
 8000c08:	00001388 	.word	0x00001388
 8000c0c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c10:	220c      	movs	r2, #12
 8000c12:	4c26      	ldr	r4, [pc, #152]	; (8000cac <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000c14:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c16:	6863      	ldr	r3, [r4, #4]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	2b08      	cmp	r3, #8
 8000c1c:	d100      	bne.n	8000c20 <HAL_RCC_OscConfig+0x32c>
 8000c1e:	e6b3      	b.n	8000988 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000c20:	6823      	ldr	r3, [r4, #0]
 8000c22:	4a23      	ldr	r2, [pc, #140]	; (8000cb0 <HAL_RCC_OscConfig+0x3bc>)
 8000c24:	4013      	ands	r3, r2
 8000c26:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c28:	2902      	cmp	r1, #2
 8000c2a:	d12f      	bne.n	8000c8c <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000c2c:	f7ff fb2c 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c30:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c32:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c34:	04b6      	lsls	r6, r6, #18
 8000c36:	6823      	ldr	r3, [r4, #0]
 8000c38:	4233      	tst	r3, r6
 8000c3a:	d121      	bne.n	8000c80 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c3c:	220f      	movs	r2, #15
 8000c3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c40:	4393      	bics	r3, r2
 8000c42:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000c44:	4313      	orrs	r3, r2
 8000c46:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c48:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000c4a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000c4c:	6862      	ldr	r2, [r4, #4]
 8000c4e:	430b      	orrs	r3, r1
 8000c50:	4918      	ldr	r1, [pc, #96]	; (8000cb4 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c52:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c54:	400a      	ands	r2, r1
 8000c56:	4313      	orrs	r3, r2
 8000c58:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c5a:	2380      	movs	r3, #128	; 0x80
 8000c5c:	6822      	ldr	r2, [r4, #0]
 8000c5e:	045b      	lsls	r3, r3, #17
 8000c60:	4313      	orrs	r3, r2
 8000c62:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c64:	f7ff fb10 	bl	8000288 <HAL_GetTick>
 8000c68:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c6a:	04ad      	lsls	r5, r5, #18
 8000c6c:	6823      	ldr	r3, [r4, #0]
 8000c6e:	422b      	tst	r3, r5
 8000c70:	d000      	beq.n	8000c74 <HAL_RCC_OscConfig+0x380>
 8000c72:	e673      	b.n	800095c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c74:	f7ff fb08 	bl	8000288 <HAL_GetTick>
 8000c78:	1b80      	subs	r0, r0, r6
 8000c7a:	2802      	cmp	r0, #2
 8000c7c:	d9f6      	bls.n	8000c6c <HAL_RCC_OscConfig+0x378>
 8000c7e:	e69a      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c80:	f7ff fb02 	bl	8000288 <HAL_GetTick>
 8000c84:	1bc0      	subs	r0, r0, r7
 8000c86:	2802      	cmp	r0, #2
 8000c88:	d9d5      	bls.n	8000c36 <HAL_RCC_OscConfig+0x342>
 8000c8a:	e694      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000c8c:	f7ff fafc 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c90:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c92:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c94:	04ad      	lsls	r5, r5, #18
 8000c96:	6823      	ldr	r3, [r4, #0]
 8000c98:	422b      	tst	r3, r5
 8000c9a:	d100      	bne.n	8000c9e <HAL_RCC_OscConfig+0x3aa>
 8000c9c:	e65e      	b.n	800095c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c9e:	f7ff faf3 	bl	8000288 <HAL_GetTick>
 8000ca2:	1b80      	subs	r0, r0, r6
 8000ca4:	2802      	cmp	r0, #2
 8000ca6:	d9f6      	bls.n	8000c96 <HAL_RCC_OscConfig+0x3a2>
 8000ca8:	e685      	b.n	80009b6 <HAL_RCC_OscConfig+0xc2>
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	feffffff 	.word	0xfeffffff
 8000cb4:	ffc2ffff 	.word	0xffc2ffff

08000cb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000cb8:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000cba:	4c14      	ldr	r4, [pc, #80]	; (8000d0c <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000cbc:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000cbe:	2210      	movs	r2, #16
 8000cc0:	0021      	movs	r1, r4
 8000cc2:	4668      	mov	r0, sp
 8000cc4:	f001 ffb4 	bl	8002c30 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000cc8:	0021      	movs	r1, r4
 8000cca:	ad04      	add	r5, sp, #16
 8000ccc:	2210      	movs	r2, #16
 8000cce:	3110      	adds	r1, #16
 8000cd0:	0028      	movs	r0, r5
 8000cd2:	f001 ffad 	bl	8002c30 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000cd6:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000cd8:	4e0d      	ldr	r6, [pc, #52]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x58>)
 8000cda:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000cdc:	401a      	ands	r2, r3
 8000cde:	2a08      	cmp	r2, #8
 8000ce0:	d111      	bne.n	8000d06 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000ce2:	200f      	movs	r0, #15
 8000ce4:	466a      	mov	r2, sp
 8000ce6:	0c99      	lsrs	r1, r3, #18
 8000ce8:	4001      	ands	r1, r0
 8000cea:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000cec:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000cee:	4002      	ands	r2, r0
 8000cf0:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000cf2:	03db      	lsls	r3, r3, #15
 8000cf4:	d505      	bpl.n	8000d02 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000cf6:	4807      	ldr	r0, [pc, #28]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000cf8:	f7ff fa10 	bl	800011c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000cfc:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000cfe:	b008      	add	sp, #32
 8000d00:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000d02:	4805      	ldr	r0, [pc, #20]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x60>)
 8000d04:	e7fa      	b.n	8000cfc <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000d06:	4803      	ldr	r0, [pc, #12]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000d08:	e7f9      	b.n	8000cfe <HAL_RCC_GetSysClockFreq+0x46>
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	0800349c 	.word	0x0800349c
 8000d10:	40021000 	.word	0x40021000
 8000d14:	007a1200 	.word	0x007a1200
 8000d18:	003d0900 	.word	0x003d0900

08000d1c <HAL_RCC_ClockConfig>:
{
 8000d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d1e:	2201      	movs	r2, #1
 8000d20:	4c43      	ldr	r4, [pc, #268]	; (8000e30 <HAL_RCC_ClockConfig+0x114>)
{
 8000d22:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d24:	6823      	ldr	r3, [r4, #0]
{
 8000d26:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d28:	4013      	ands	r3, r2
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d31c      	bcc.n	8000d68 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d2e:	6832      	ldr	r2, [r6, #0]
 8000d30:	0793      	lsls	r3, r2, #30
 8000d32:	d423      	bmi.n	8000d7c <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d34:	07d3      	lsls	r3, r2, #31
 8000d36:	d429      	bmi.n	8000d8c <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d38:	2301      	movs	r3, #1
 8000d3a:	6822      	ldr	r2, [r4, #0]
 8000d3c:	401a      	ands	r2, r3
 8000d3e:	4297      	cmp	r7, r2
 8000d40:	d367      	bcc.n	8000e12 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d42:	6833      	ldr	r3, [r6, #0]
 8000d44:	4c3b      	ldr	r4, [pc, #236]	; (8000e34 <HAL_RCC_ClockConfig+0x118>)
 8000d46:	075b      	lsls	r3, r3, #29
 8000d48:	d46a      	bmi.n	8000e20 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000d4a:	f7ff ffb5 	bl	8000cb8 <HAL_RCC_GetSysClockFreq>
 8000d4e:	6863      	ldr	r3, [r4, #4]
 8000d50:	4a39      	ldr	r2, [pc, #228]	; (8000e38 <HAL_RCC_ClockConfig+0x11c>)
 8000d52:	061b      	lsls	r3, r3, #24
 8000d54:	0f1b      	lsrs	r3, r3, #28
 8000d56:	5cd3      	ldrb	r3, [r2, r3]
 8000d58:	40d8      	lsrs	r0, r3
 8000d5a:	4b38      	ldr	r3, [pc, #224]	; (8000e3c <HAL_RCC_ClockConfig+0x120>)
 8000d5c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f7ff fa68 	bl	8000234 <HAL_InitTick>
  return HAL_OK;
 8000d64:	2000      	movs	r0, #0
 8000d66:	e008      	b.n	8000d7a <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d68:	6823      	ldr	r3, [r4, #0]
 8000d6a:	4393      	bics	r3, r2
 8000d6c:	430b      	orrs	r3, r1
 8000d6e:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d70:	6823      	ldr	r3, [r4, #0]
 8000d72:	4013      	ands	r3, r2
 8000d74:	4299      	cmp	r1, r3
 8000d76:	d0da      	beq.n	8000d2e <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000d78:	2001      	movs	r0, #1
}
 8000d7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d7c:	20f0      	movs	r0, #240	; 0xf0
 8000d7e:	492d      	ldr	r1, [pc, #180]	; (8000e34 <HAL_RCC_ClockConfig+0x118>)
 8000d80:	684b      	ldr	r3, [r1, #4]
 8000d82:	4383      	bics	r3, r0
 8000d84:	68b0      	ldr	r0, [r6, #8]
 8000d86:	4303      	orrs	r3, r0
 8000d88:	604b      	str	r3, [r1, #4]
 8000d8a:	e7d3      	b.n	8000d34 <HAL_RCC_ClockConfig+0x18>
 8000d8c:	4d29      	ldr	r5, [pc, #164]	; (8000e34 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d8e:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d90:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d92:	2a01      	cmp	r2, #1
 8000d94:	d11a      	bne.n	8000dcc <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d96:	039b      	lsls	r3, r3, #14
 8000d98:	d5ee      	bpl.n	8000d78 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d9a:	2103      	movs	r1, #3
 8000d9c:	686b      	ldr	r3, [r5, #4]
 8000d9e:	438b      	bics	r3, r1
 8000da0:	4313      	orrs	r3, r2
 8000da2:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000da4:	f7ff fa70 	bl	8000288 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000da8:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000daa:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d115      	bne.n	8000ddc <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000db0:	220c      	movs	r2, #12
 8000db2:	686b      	ldr	r3, [r5, #4]
 8000db4:	4013      	ands	r3, r2
 8000db6:	2b04      	cmp	r3, #4
 8000db8:	d0be      	beq.n	8000d38 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dba:	f7ff fa65 	bl	8000288 <HAL_GetTick>
 8000dbe:	9b01      	ldr	r3, [sp, #4]
 8000dc0:	1ac0      	subs	r0, r0, r3
 8000dc2:	4b1f      	ldr	r3, [pc, #124]	; (8000e40 <HAL_RCC_ClockConfig+0x124>)
 8000dc4:	4298      	cmp	r0, r3
 8000dc6:	d9f3      	bls.n	8000db0 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000dc8:	2003      	movs	r0, #3
 8000dca:	e7d6      	b.n	8000d7a <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dcc:	2a02      	cmp	r2, #2
 8000dce:	d102      	bne.n	8000dd6 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dd0:	019b      	lsls	r3, r3, #6
 8000dd2:	d4e2      	bmi.n	8000d9a <HAL_RCC_ClockConfig+0x7e>
 8000dd4:	e7d0      	b.n	8000d78 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dd6:	079b      	lsls	r3, r3, #30
 8000dd8:	d4df      	bmi.n	8000d9a <HAL_RCC_ClockConfig+0x7e>
 8000dda:	e7cd      	b.n	8000d78 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d012      	beq.n	8000e06 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000de0:	220c      	movs	r2, #12
 8000de2:	686b      	ldr	r3, [r5, #4]
 8000de4:	4213      	tst	r3, r2
 8000de6:	d0a7      	beq.n	8000d38 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de8:	f7ff fa4e 	bl	8000288 <HAL_GetTick>
 8000dec:	9b01      	ldr	r3, [sp, #4]
 8000dee:	1ac0      	subs	r0, r0, r3
 8000df0:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <HAL_RCC_ClockConfig+0x124>)
 8000df2:	4298      	cmp	r0, r3
 8000df4:	d9f4      	bls.n	8000de0 <HAL_RCC_ClockConfig+0xc4>
 8000df6:	e7e7      	b.n	8000dc8 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000df8:	f7ff fa46 	bl	8000288 <HAL_GetTick>
 8000dfc:	9b01      	ldr	r3, [sp, #4]
 8000dfe:	1ac0      	subs	r0, r0, r3
 8000e00:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <HAL_RCC_ClockConfig+0x124>)
 8000e02:	4298      	cmp	r0, r3
 8000e04:	d8e0      	bhi.n	8000dc8 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e06:	220c      	movs	r2, #12
 8000e08:	686b      	ldr	r3, [r5, #4]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	2b08      	cmp	r3, #8
 8000e0e:	d1f3      	bne.n	8000df8 <HAL_RCC_ClockConfig+0xdc>
 8000e10:	e792      	b.n	8000d38 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e12:	6822      	ldr	r2, [r4, #0]
 8000e14:	439a      	bics	r2, r3
 8000e16:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e18:	6822      	ldr	r2, [r4, #0]
 8000e1a:	421a      	tst	r2, r3
 8000e1c:	d1ac      	bne.n	8000d78 <HAL_RCC_ClockConfig+0x5c>
 8000e1e:	e790      	b.n	8000d42 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000e20:	6863      	ldr	r3, [r4, #4]
 8000e22:	4a08      	ldr	r2, [pc, #32]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000e24:	4013      	ands	r3, r2
 8000e26:	68f2      	ldr	r2, [r6, #12]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	6063      	str	r3, [r4, #4]
 8000e2c:	e78d      	b.n	8000d4a <HAL_RCC_ClockConfig+0x2e>
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	40022000 	.word	0x40022000
 8000e34:	40021000 	.word	0x40021000
 8000e38:	080034d6 	.word	0x080034d6
 8000e3c:	20000004 	.word	0x20000004
 8000e40:	00001388 	.word	0x00001388
 8000e44:	fffff8ff 	.word	0xfffff8ff

08000e48 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000e48:	4b01      	ldr	r3, [pc, #4]	; (8000e50 <HAL_RCC_GetHCLKFreq+0x8>)
 8000e4a:	6818      	ldr	r0, [r3, #0]
}
 8000e4c:	4770      	bx	lr
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	20000004 	.word	0x20000004

08000e54 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000e54:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e56:	4a05      	ldr	r2, [pc, #20]	; (8000e6c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	055b      	lsls	r3, r3, #21
 8000e5c:	0f5b      	lsrs	r3, r3, #29
 8000e5e:	5cd3      	ldrb	r3, [r2, r3]
 8000e60:	4a03      	ldr	r2, [pc, #12]	; (8000e70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e62:	6810      	ldr	r0, [r2, #0]
 8000e64:	40d8      	lsrs	r0, r3
}    
 8000e66:	4770      	bx	lr
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	080034e6 	.word	0x080034e6
 8000e70:	20000004 	.word	0x20000004

08000e74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000e74:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000e76:	6803      	ldr	r3, [r0, #0]
{
 8000e78:	b085      	sub	sp, #20
 8000e7a:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000e7c:	03db      	lsls	r3, r3, #15
 8000e7e:	d528      	bpl.n	8000ed2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e80:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000e82:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e84:	4c37      	ldr	r4, [pc, #220]	; (8000f64 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000e86:	0552      	lsls	r2, r2, #21
 8000e88:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000e8a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e8c:	4213      	tst	r3, r2
 8000e8e:	d108      	bne.n	8000ea2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000e90:	69e3      	ldr	r3, [r4, #28]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	61e3      	str	r3, [r4, #28]
 8000e96:	69e3      	ldr	r3, [r4, #28]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	9303      	str	r3, [sp, #12]
 8000e9c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea2:	2780      	movs	r7, #128	; 0x80
 8000ea4:	4e30      	ldr	r6, [pc, #192]	; (8000f68 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8000ea6:	007f      	lsls	r7, r7, #1
 8000ea8:	6833      	ldr	r3, [r6, #0]
 8000eaa:	423b      	tst	r3, r7
 8000eac:	d026      	beq.n	8000efc <HAL_RCCEx_PeriphCLKConfig+0x88>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000eae:	22c0      	movs	r2, #192	; 0xc0
 8000eb0:	6a23      	ldr	r3, [r4, #32]
 8000eb2:	0092      	lsls	r2, r2, #2
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	4e2d      	ldr	r6, [pc, #180]	; (8000f6c <HAL_RCCEx_PeriphCLKConfig+0xf8>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000eb8:	d132      	bne.n	8000f20 <HAL_RCCEx_PeriphCLKConfig+0xac>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000eba:	6a23      	ldr	r3, [r4, #32]
 8000ebc:	401e      	ands	r6, r3
 8000ebe:	686b      	ldr	r3, [r5, #4]
 8000ec0:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000ec2:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000ec4:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d103      	bne.n	8000ed2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000eca:	69e3      	ldr	r3, [r4, #28]
 8000ecc:	4a28      	ldr	r2, [pc, #160]	; (8000f70 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8000ece:	4013      	ands	r3, r2
 8000ed0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000ed2:	682a      	ldr	r2, [r5, #0]
 8000ed4:	07d3      	lsls	r3, r2, #31
 8000ed6:	d506      	bpl.n	8000ee6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000ed8:	2003      	movs	r0, #3
 8000eda:	4922      	ldr	r1, [pc, #136]	; (8000f64 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000edc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000ede:	4383      	bics	r3, r0
 8000ee0:	68a8      	ldr	r0, [r5, #8]
 8000ee2:	4303      	orrs	r3, r0
 8000ee4:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000ee6:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000ee8:	0693      	lsls	r3, r2, #26
 8000eea:	d517      	bpl.n	8000f1c <HAL_RCCEx_PeriphCLKConfig+0xa8>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000eec:	2110      	movs	r1, #16
 8000eee:	4a1d      	ldr	r2, [pc, #116]	; (8000f64 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000ef0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000ef2:	438b      	bics	r3, r1
 8000ef4:	68e9      	ldr	r1, [r5, #12]
 8000ef6:	430b      	orrs	r3, r1
 8000ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8000efa:	e00f      	b.n	8000f1c <HAL_RCCEx_PeriphCLKConfig+0xa8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000efc:	6833      	ldr	r3, [r6, #0]
 8000efe:	433b      	orrs	r3, r7
 8000f00:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000f02:	f7ff f9c1 	bl	8000288 <HAL_GetTick>
 8000f06:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f08:	6833      	ldr	r3, [r6, #0]
 8000f0a:	423b      	tst	r3, r7
 8000f0c:	d1cf      	bne.n	8000eae <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f0e:	f7ff f9bb 	bl	8000288 <HAL_GetTick>
 8000f12:	9b01      	ldr	r3, [sp, #4]
 8000f14:	1ac0      	subs	r0, r0, r3
 8000f16:	2864      	cmp	r0, #100	; 0x64
 8000f18:	d9f6      	bls.n	8000f08 <HAL_RCCEx_PeriphCLKConfig+0x94>
          return HAL_TIMEOUT;
 8000f1a:	2003      	movs	r0, #3
}
 8000f1c:	b005      	add	sp, #20
 8000f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000f20:	6869      	ldr	r1, [r5, #4]
 8000f22:	400a      	ands	r2, r1
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d0c8      	beq.n	8000eba <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f28:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f2a:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f2c:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f2e:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f30:	025b      	lsls	r3, r3, #9
 8000f32:	4303      	orrs	r3, r0
 8000f34:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000f36:	6a23      	ldr	r3, [r4, #32]
 8000f38:	480e      	ldr	r0, [pc, #56]	; (8000f74 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f3a:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000f3c:	4003      	ands	r3, r0
 8000f3e:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000f40:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000f42:	07d3      	lsls	r3, r2, #31
 8000f44:	d5b9      	bpl.n	8000eba <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000f46:	f7ff f99f 	bl	8000288 <HAL_GetTick>
 8000f4a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	6a23      	ldr	r3, [r4, #32]
 8000f50:	4213      	tst	r3, r2
 8000f52:	d1b2      	bne.n	8000eba <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f54:	f7ff f998 	bl	8000288 <HAL_GetTick>
 8000f58:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000f5a:	1bc0      	subs	r0, r0, r7
 8000f5c:	4298      	cmp	r0, r3
 8000f5e:	d9f5      	bls.n	8000f4c <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8000f60:	e7db      	b.n	8000f1a <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40007000 	.word	0x40007000
 8000f6c:	fffffcff 	.word	0xfffffcff
 8000f70:	efffffff 	.word	0xefffffff
 8000f74:	fffeffff 	.word	0xfffeffff
 8000f78:	00001388 	.word	0x00001388

08000f7c <HAL_TIM_PeriodElapsedCallback>:
 8000f7c:	4770      	bx	lr

08000f7e <HAL_TIM_OC_DelayElapsedCallback>:
 8000f7e:	4770      	bx	lr

08000f80 <HAL_TIM_IC_CaptureCallback>:
 8000f80:	4770      	bx	lr

08000f82 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000f82:	4770      	bx	lr

08000f84 <HAL_TIM_TriggerCallback>:
 8000f84:	4770      	bx	lr

08000f86 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000f86:	2202      	movs	r2, #2
 8000f88:	6803      	ldr	r3, [r0, #0]
{
 8000f8a:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000f8c:	6919      	ldr	r1, [r3, #16]
{
 8000f8e:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000f90:	4211      	tst	r1, r2
 8000f92:	d00e      	beq.n	8000fb2 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000f94:	68d9      	ldr	r1, [r3, #12]
 8000f96:	4211      	tst	r1, r2
 8000f98:	d00b      	beq.n	8000fb2 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000f9a:	3a05      	subs	r2, #5
 8000f9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000f9e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000fa0:	3204      	adds	r2, #4
 8000fa2:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000fa4:	079b      	lsls	r3, r3, #30
 8000fa6:	d100      	bne.n	8000faa <HAL_TIM_IRQHandler+0x24>
 8000fa8:	e079      	b.n	800109e <HAL_TIM_IRQHandler+0x118>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000faa:	f7ff ffe9 	bl	8000f80 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	6823      	ldr	r3, [r4, #0]
 8000fb6:	6919      	ldr	r1, [r3, #16]
 8000fb8:	4211      	tst	r1, r2
 8000fba:	d010      	beq.n	8000fde <HAL_TIM_IRQHandler+0x58>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000fbc:	68d9      	ldr	r1, [r3, #12]
 8000fbe:	4211      	tst	r1, r2
 8000fc0:	d00d      	beq.n	8000fde <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000fc2:	3a09      	subs	r2, #9
 8000fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000fc6:	3207      	adds	r2, #7
 8000fc8:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000fca:	699a      	ldr	r2, [r3, #24]
 8000fcc:	23c0      	movs	r3, #192	; 0xc0
 8000fce:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000fd0:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000fd2:	421a      	tst	r2, r3
 8000fd4:	d069      	beq.n	80010aa <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8000fd6:	f7ff ffd3 	bl	8000f80 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000fde:	2208      	movs	r2, #8
 8000fe0:	6823      	ldr	r3, [r4, #0]
 8000fe2:	6919      	ldr	r1, [r3, #16]
 8000fe4:	4211      	tst	r1, r2
 8000fe6:	d00e      	beq.n	8001006 <HAL_TIM_IRQHandler+0x80>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000fe8:	68d9      	ldr	r1, [r3, #12]
 8000fea:	4211      	tst	r1, r2
 8000fec:	d00b      	beq.n	8001006 <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000fee:	3a11      	subs	r2, #17
 8000ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000ff2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000ff4:	320d      	adds	r2, #13
 8000ff6:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000ff8:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000ffa:	079b      	lsls	r3, r3, #30
 8000ffc:	d05b      	beq.n	80010b6 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8000ffe:	f7ff ffbf 	bl	8000f80 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001002:	2300      	movs	r3, #0
 8001004:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001006:	2210      	movs	r2, #16
 8001008:	6823      	ldr	r3, [r4, #0]
 800100a:	6919      	ldr	r1, [r3, #16]
 800100c:	4211      	tst	r1, r2
 800100e:	d010      	beq.n	8001032 <HAL_TIM_IRQHandler+0xac>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001010:	68d9      	ldr	r1, [r3, #12]
 8001012:	4211      	tst	r1, r2
 8001014:	d00d      	beq.n	8001032 <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001016:	3a21      	subs	r2, #33	; 0x21
 8001018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800101a:	3219      	adds	r2, #25
 800101c:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800101e:	69da      	ldr	r2, [r3, #28]
 8001020:	23c0      	movs	r3, #192	; 0xc0
 8001022:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001024:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001026:	421a      	tst	r2, r3
 8001028:	d04b      	beq.n	80010c2 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 800102a:	f7ff ffa9 	bl	8000f80 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800102e:	2300      	movs	r3, #0
 8001030:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001032:	2201      	movs	r2, #1
 8001034:	6823      	ldr	r3, [r4, #0]
 8001036:	6919      	ldr	r1, [r3, #16]
 8001038:	4211      	tst	r1, r2
 800103a:	d007      	beq.n	800104c <HAL_TIM_IRQHandler+0xc6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800103c:	68d9      	ldr	r1, [r3, #12]
 800103e:	4211      	tst	r1, r2
 8001040:	d004      	beq.n	800104c <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001042:	3a03      	subs	r2, #3
 8001044:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001046:	0020      	movs	r0, r4
 8001048:	f7ff ff98 	bl	8000f7c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800104c:	2280      	movs	r2, #128	; 0x80
 800104e:	6823      	ldr	r3, [r4, #0]
 8001050:	6919      	ldr	r1, [r3, #16]
 8001052:	4211      	tst	r1, r2
 8001054:	d008      	beq.n	8001068 <HAL_TIM_IRQHandler+0xe2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001056:	68d9      	ldr	r1, [r3, #12]
 8001058:	4211      	tst	r1, r2
 800105a:	d005      	beq.n	8001068 <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800105c:	3a02      	subs	r2, #2
 800105e:	3aff      	subs	r2, #255	; 0xff
 8001060:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001062:	0020      	movs	r0, r4
 8001064:	f000 f9c4 	bl	80013f0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001068:	2240      	movs	r2, #64	; 0x40
 800106a:	6823      	ldr	r3, [r4, #0]
 800106c:	6919      	ldr	r1, [r3, #16]
 800106e:	4211      	tst	r1, r2
 8001070:	d007      	beq.n	8001082 <HAL_TIM_IRQHandler+0xfc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001072:	68d9      	ldr	r1, [r3, #12]
 8001074:	4211      	tst	r1, r2
 8001076:	d004      	beq.n	8001082 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001078:	3a81      	subs	r2, #129	; 0x81
 800107a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800107c:	0020      	movs	r0, r4
 800107e:	f7ff ff81 	bl	8000f84 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001082:	2220      	movs	r2, #32
 8001084:	6823      	ldr	r3, [r4, #0]
 8001086:	6919      	ldr	r1, [r3, #16]
 8001088:	4211      	tst	r1, r2
 800108a:	d007      	beq.n	800109c <HAL_TIM_IRQHandler+0x116>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800108c:	68d9      	ldr	r1, [r3, #12]
 800108e:	4211      	tst	r1, r2
 8001090:	d004      	beq.n	800109c <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001092:	3a41      	subs	r2, #65	; 0x41
 8001094:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001096:	0020      	movs	r0, r4
 8001098:	f000 f9a9 	bl	80013ee <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800109c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800109e:	f7ff ff6e 	bl	8000f7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010a2:	0020      	movs	r0, r4
 80010a4:	f7ff ff6d 	bl	8000f82 <HAL_TIM_PWM_PulseFinishedCallback>
 80010a8:	e781      	b.n	8000fae <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010aa:	f7ff ff68 	bl	8000f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010ae:	0020      	movs	r0, r4
 80010b0:	f7ff ff67 	bl	8000f82 <HAL_TIM_PWM_PulseFinishedCallback>
 80010b4:	e791      	b.n	8000fda <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010b6:	f7ff ff62 	bl	8000f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010ba:	0020      	movs	r0, r4
 80010bc:	f7ff ff61 	bl	8000f82 <HAL_TIM_PWM_PulseFinishedCallback>
 80010c0:	e79f      	b.n	8001002 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010c2:	f7ff ff5c 	bl	8000f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010c6:	0020      	movs	r0, r4
 80010c8:	f7ff ff5b 	bl	8000f82 <HAL_TIM_PWM_PulseFinishedCallback>
 80010cc:	e7af      	b.n	800102e <HAL_TIM_IRQHandler+0xa8>
	...

080010d0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80010d0:	4a19      	ldr	r2, [pc, #100]	; (8001138 <TIM_Base_SetConfig+0x68>)
{
 80010d2:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 80010d4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80010d6:	4290      	cmp	r0, r2
 80010d8:	d002      	beq.n	80010e0 <TIM_Base_SetConfig+0x10>
 80010da:	4c18      	ldr	r4, [pc, #96]	; (800113c <TIM_Base_SetConfig+0x6c>)
 80010dc:	42a0      	cmp	r0, r4
 80010de:	d108      	bne.n	80010f2 <TIM_Base_SetConfig+0x22>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80010e0:	2470      	movs	r4, #112	; 0x70
 80010e2:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80010e4:	684c      	ldr	r4, [r1, #4]
 80010e6:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80010e8:	4290      	cmp	r0, r2
 80010ea:	d00b      	beq.n	8001104 <TIM_Base_SetConfig+0x34>
 80010ec:	4c13      	ldr	r4, [pc, #76]	; (800113c <TIM_Base_SetConfig+0x6c>)
 80010ee:	42a0      	cmp	r0, r4
 80010f0:	d008      	beq.n	8001104 <TIM_Base_SetConfig+0x34>
 80010f2:	4c13      	ldr	r4, [pc, #76]	; (8001140 <TIM_Base_SetConfig+0x70>)
 80010f4:	42a0      	cmp	r0, r4
 80010f6:	d005      	beq.n	8001104 <TIM_Base_SetConfig+0x34>
 80010f8:	4c12      	ldr	r4, [pc, #72]	; (8001144 <TIM_Base_SetConfig+0x74>)
 80010fa:	42a0      	cmp	r0, r4
 80010fc:	d002      	beq.n	8001104 <TIM_Base_SetConfig+0x34>
 80010fe:	4c12      	ldr	r4, [pc, #72]	; (8001148 <TIM_Base_SetConfig+0x78>)
 8001100:	42a0      	cmp	r0, r4
 8001102:	d103      	bne.n	800110c <TIM_Base_SetConfig+0x3c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001104:	4c11      	ldr	r4, [pc, #68]	; (800114c <TIM_Base_SetConfig+0x7c>)
 8001106:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001108:	68cc      	ldr	r4, [r1, #12]
 800110a:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800110c:	2480      	movs	r4, #128	; 0x80
 800110e:	43a3      	bics	r3, r4
 8001110:	694c      	ldr	r4, [r1, #20]
 8001112:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8001114:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001116:	688b      	ldr	r3, [r1, #8]
 8001118:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800111a:	680b      	ldr	r3, [r1, #0]
 800111c:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800111e:	4290      	cmp	r0, r2
 8001120:	d005      	beq.n	800112e <TIM_Base_SetConfig+0x5e>
 8001122:	4b08      	ldr	r3, [pc, #32]	; (8001144 <TIM_Base_SetConfig+0x74>)
 8001124:	4298      	cmp	r0, r3
 8001126:	d002      	beq.n	800112e <TIM_Base_SetConfig+0x5e>
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <TIM_Base_SetConfig+0x78>)
 800112a:	4298      	cmp	r0, r3
 800112c:	d101      	bne.n	8001132 <TIM_Base_SetConfig+0x62>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800112e:	690b      	ldr	r3, [r1, #16]
 8001130:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001132:	2301      	movs	r3, #1
 8001134:	6143      	str	r3, [r0, #20]
}
 8001136:	bd10      	pop	{r4, pc}
 8001138:	40012c00 	.word	0x40012c00
 800113c:	40000400 	.word	0x40000400
 8001140:	40002000 	.word	0x40002000
 8001144:	40014400 	.word	0x40014400
 8001148:	40014800 	.word	0x40014800
 800114c:	fffffcff 	.word	0xfffffcff

08001150 <HAL_TIM_Base_Init>:
{
 8001150:	b570      	push	{r4, r5, r6, lr}
 8001152:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001154:	2001      	movs	r0, #1
  if(htim == NULL)
 8001156:	2c00      	cmp	r4, #0
 8001158:	d014      	beq.n	8001184 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 800115a:	0025      	movs	r5, r4
 800115c:	353d      	adds	r5, #61	; 0x3d
 800115e:	782b      	ldrb	r3, [r5, #0]
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b00      	cmp	r3, #0
 8001164:	d105      	bne.n	8001172 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001166:	0022      	movs	r2, r4
 8001168:	323c      	adds	r2, #60	; 0x3c
 800116a:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 800116c:	0020      	movs	r0, r4
 800116e:	f000 fd4b 	bl	8001c08 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001172:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001174:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001176:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001178:	1d21      	adds	r1, r4, #4
 800117a:	f7ff ffa9 	bl	80010d0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800117e:	2301      	movs	r3, #1
  return HAL_OK;
 8001180:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001182:	702b      	strb	r3, [r5, #0]
}
 8001184:	bd70      	pop	{r4, r5, r6, pc}
	...

08001188 <HAL_TIM_Encoder_Init>:
{
 8001188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800118a:	0006      	movs	r6, r0
 800118c:	000c      	movs	r4, r1
    return HAL_ERROR;
 800118e:	2001      	movs	r0, #1
  if(htim == NULL)
 8001190:	2e00      	cmp	r6, #0
 8001192:	d03d      	beq.n	8001210 <HAL_TIM_Encoder_Init+0x88>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001194:	0035      	movs	r5, r6
 8001196:	353d      	adds	r5, #61	; 0x3d
 8001198:	782b      	ldrb	r3, [r5, #0]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b00      	cmp	r3, #0
 800119e:	d105      	bne.n	80011ac <HAL_TIM_Encoder_Init+0x24>
    htim->Lock = HAL_UNLOCKED;
 80011a0:	0032      	movs	r2, r6
 80011a2:	323c      	adds	r2, #60	; 0x3c
 80011a4:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Encoder_MspInit(htim);
 80011a6:	0030      	movs	r0, r6
 80011a8:	f000 fd4a 	bl	8001c40 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80011ac:	0031      	movs	r1, r6
  htim->State= HAL_TIM_STATE_BUSY;
 80011ae:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80011b0:	2207      	movs	r2, #7
 80011b2:	c901      	ldmia	r1!, {r0}
  htim->State= HAL_TIM_STATE_BUSY;
 80011b4:	702b      	strb	r3, [r5, #0]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80011b6:	6883      	ldr	r3, [r0, #8]
 80011b8:	4393      	bics	r3, r2
 80011ba:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80011bc:	f7ff ff88 	bl	80010d0 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80011c0:	6832      	ldr	r2, [r6, #0]
  tmpsmcr |= sConfig->EncoderMode;
 80011c2:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 80011c4:	6891      	ldr	r1, [r2, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 80011c6:	6996      	ldr	r6, [r2, #24]
  tmpsmcr |= sConfig->EncoderMode;
 80011c8:	4319      	orrs	r1, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80011ca:	4b12      	ldr	r3, [pc, #72]	; (8001214 <HAL_TIM_Encoder_Init+0x8c>)
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80011cc:	68a7      	ldr	r7, [r4, #8]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80011ce:	401e      	ands	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80011d0:	69a3      	ldr	r3, [r4, #24]
  tmpccer = htim->Instance->CCER;
 80011d2:	6a10      	ldr	r0, [r2, #32]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	433b      	orrs	r3, r7
 80011d8:	4333      	orrs	r3, r6
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80011da:	4e0f      	ldr	r6, [pc, #60]	; (8001218 <HAL_TIM_Encoder_Init+0x90>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80011dc:	6927      	ldr	r7, [r4, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80011de:	401e      	ands	r6, r3
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80011e0:	69e3      	ldr	r3, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80011e2:	013f      	lsls	r7, r7, #4
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80011e4:	021b      	lsls	r3, r3, #8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80011e6:	433b      	orrs	r3, r7
 80011e8:	68e7      	ldr	r7, [r4, #12]
 80011ea:	433b      	orrs	r3, r7
 80011ec:	6a27      	ldr	r7, [r4, #32]
 80011ee:	033f      	lsls	r7, r7, #12
 80011f0:	433b      	orrs	r3, r7
 80011f2:	4333      	orrs	r3, r6
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80011f4:	26aa      	movs	r6, #170	; 0xaa
 80011f6:	43b0      	bics	r0, r6
 80011f8:	0006      	movs	r6, r0
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80011fa:	6960      	ldr	r0, [r4, #20]
 80011fc:	6864      	ldr	r4, [r4, #4]
 80011fe:	0100      	lsls	r0, r0, #4
 8001200:	4320      	orrs	r0, r4
  htim->Instance->SMCR = tmpsmcr;
 8001202:	6091      	str	r1, [r2, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001204:	4330      	orrs	r0, r6
  htim->Instance->CCMR1 = tmpccmr1;
 8001206:	6193      	str	r3, [r2, #24]
  htim->State= HAL_TIM_STATE_READY;
 8001208:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 800120a:	6210      	str	r0, [r2, #32]
  return HAL_OK;
 800120c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800120e:	702b      	strb	r3, [r5, #0]
}
 8001210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001212:	46c0      	nop			; (mov r8, r8)
 8001214:	fffffcfc 	.word	0xfffffcfc
 8001218:	ffff0303 	.word	0xffff0303

0800121c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800121c:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 800121e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001220:	4d03      	ldr	r5, [pc, #12]	; (8001230 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001222:	430a      	orrs	r2, r1
 8001224:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001226:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001228:	4313      	orrs	r3, r2
 800122a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800122c:	6083      	str	r3, [r0, #8]
}
 800122e:	bd30      	pop	{r4, r5, pc}
 8001230:	ffff00ff 	.word	0xffff00ff

08001234 <TIM_SlaveTimer_SetConfig>:
  tmpsmcr &= ~TIM_SMCR_TS;
 8001234:	2270      	movs	r2, #112	; 0x70
{
 8001236:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001238:	2407      	movs	r4, #7
  tmpsmcr = htim->Instance->SMCR;
 800123a:	6800      	ldr	r0, [r0, #0]
 800123c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800123e:	4393      	bics	r3, r2
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001240:	684a      	ldr	r2, [r1, #4]
 8001242:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001244:	43a3      	bics	r3, r4
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001246:	680c      	ldr	r4, [r1, #0]
 8001248:	4323      	orrs	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 800124a:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 800124c:	2a50      	cmp	r2, #80	; 0x50
 800124e:	d01c      	beq.n	800128a <TIM_SlaveTimer_SetConfig+0x56>
 8001250:	d802      	bhi.n	8001258 <TIM_SlaveTimer_SetConfig+0x24>
 8001252:	2a40      	cmp	r2, #64	; 0x40
 8001254:	d00a      	beq.n	800126c <TIM_SlaveTimer_SetConfig+0x38>
}
 8001256:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8001258:	2a60      	cmp	r2, #96	; 0x60
 800125a:	d028      	beq.n	80012ae <TIM_SlaveTimer_SetConfig+0x7a>
 800125c:	2a70      	cmp	r2, #112	; 0x70
 800125e:	d1fa      	bne.n	8001256 <TIM_SlaveTimer_SetConfig+0x22>
      TIM_ETR_SetConfig(htim->Instance,
 8001260:	690b      	ldr	r3, [r1, #16]
 8001262:	688a      	ldr	r2, [r1, #8]
 8001264:	68c9      	ldr	r1, [r1, #12]
 8001266:	f7ff ffd9 	bl	800121c <TIM_ETR_SetConfig>
    break;
 800126a:	e7f4      	b.n	8001256 <TIM_SlaveTimer_SetConfig+0x22>
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800126c:	2201      	movs	r2, #1
      tmpccer = htim->Instance->CCER;
 800126e:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001270:	6a03      	ldr	r3, [r0, #32]
 8001272:	4393      	bics	r3, r2
 8001274:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001276:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001278:	32ef      	adds	r2, #239	; 0xef
 800127a:	4393      	bics	r3, r2
 800127c:	001a      	movs	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800127e:	690b      	ldr	r3, [r1, #16]
 8001280:	011b      	lsls	r3, r3, #4
 8001282:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 8001284:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8001286:	6204      	str	r4, [r0, #32]
    break;
 8001288:	e7e5      	b.n	8001256 <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800128a:	2501      	movs	r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800128c:	688a      	ldr	r2, [r1, #8]
 800128e:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 8001290:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001292:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001294:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001296:	43ac      	bics	r4, r5
 8001298:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800129a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800129c:	35ef      	adds	r5, #239	; 0xef
 800129e:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80012a0:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80012a2:	240a      	movs	r4, #10
 80012a4:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 80012a6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80012a8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80012aa:	6202      	str	r2, [r0, #32]
 80012ac:	e7d3      	b.n	8001256 <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80012ae:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80012b0:	688b      	ldr	r3, [r1, #8]
 80012b2:	690a      	ldr	r2, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80012b4:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80012b6:	4d07      	ldr	r5, [pc, #28]	; (80012d4 <TIM_SlaveTimer_SetConfig+0xa0>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80012b8:	43a1      	bics	r1, r4
 80012ba:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80012bc:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80012be:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80012c0:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80012c2:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80012c4:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 80012c6:	6a01      	ldr	r1, [r0, #32]
  tmpccer |= (TIM_ICPolarity << 4U);
 80012c8:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80012ca:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 80012cc:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 80012ce:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80012d0:	6203      	str	r3, [r0, #32]
}
 80012d2:	e7c0      	b.n	8001256 <TIM_SlaveTimer_SetConfig+0x22>
 80012d4:	ffff0fff 	.word	0xffff0fff

080012d8 <HAL_TIM_SlaveConfigSynchronization>:
{
 80012d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80012da:	0005      	movs	r5, r0
 80012dc:	353c      	adds	r5, #60	; 0x3c
 80012de:	782b      	ldrb	r3, [r5, #0]
{
 80012e0:	0004      	movs	r4, r0
 80012e2:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d013      	beq.n	8001310 <HAL_TIM_SlaveConfigSynchronization+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 80012e8:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 80012ea:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80012ec:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 80012ee:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80012f0:	7030      	strb	r0, [r6, #0]
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 80012f2:	0020      	movs	r0, r4
 80012f4:	f7ff ff9e 	bl	8001234 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80012f8:	2140      	movs	r1, #64	; 0x40
  __HAL_UNLOCK(htim);
 80012fa:	2000      	movs	r0, #0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80012fc:	6823      	ldr	r3, [r4, #0]
 80012fe:	68da      	ldr	r2, [r3, #12]
 8001300:	438a      	bics	r2, r1
 8001302:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001304:	68da      	ldr	r2, [r3, #12]
 8001306:	4903      	ldr	r1, [pc, #12]	; (8001314 <HAL_TIM_SlaveConfigSynchronization+0x3c>)
 8001308:	400a      	ands	r2, r1
 800130a:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800130c:	7037      	strb	r7, [r6, #0]
  __HAL_UNLOCK(htim);
 800130e:	7028      	strb	r0, [r5, #0]
    }
 8001310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	ffffbfff 	.word	0xffffbfff

08001318 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001318:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800131a:	2401      	movs	r4, #1
 800131c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800131e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8001320:	6a03      	ldr	r3, [r0, #32]
 8001322:	43a3      	bics	r3, r4
 8001324:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001326:	6a03      	ldr	r3, [r0, #32]
 8001328:	431a      	orrs	r2, r3
 800132a:	6202      	str	r2, [r0, #32]
}
 800132c:	bd10      	pop	{r4, pc}
	...

08001330 <HAL_TIM_PWM_Start_IT>:
{
 8001330:	b510      	push	{r4, lr}
 8001332:	0004      	movs	r4, r0
  switch (Channel)
 8001334:	290c      	cmp	r1, #12
 8001336:	d80e      	bhi.n	8001356 <HAL_TIM_PWM_Start_IT+0x26>
 8001338:	0008      	movs	r0, r1
 800133a:	f7fe fee5 	bl	8000108 <__gnu_thumb1_case_uqi>
 800133e:	0c07      	.short	0x0c07
 8001340:	0c250c0c 	.word	0x0c250c0c
 8001344:	0c290c0c 	.word	0x0c290c0c
 8001348:	0c0c      	.short	0x0c0c
 800134a:	2d          	.byte	0x2d
 800134b:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800134c:	2302      	movs	r3, #2
 800134e:	6822      	ldr	r2, [r4, #0]
 8001350:	68d0      	ldr	r0, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001352:	4303      	orrs	r3, r0
 8001354:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001356:	2201      	movs	r2, #1
 8001358:	6820      	ldr	r0, [r4, #0]
 800135a:	f7ff ffdd 	bl	8001318 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800135e:	6823      	ldr	r3, [r4, #0]
 8001360:	4a0f      	ldr	r2, [pc, #60]	; (80013a0 <HAL_TIM_PWM_Start_IT+0x70>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d005      	beq.n	8001372 <HAL_TIM_PWM_Start_IT+0x42>
 8001366:	4a0f      	ldr	r2, [pc, #60]	; (80013a4 <HAL_TIM_PWM_Start_IT+0x74>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d002      	beq.n	8001372 <HAL_TIM_PWM_Start_IT+0x42>
 800136c:	4a0e      	ldr	r2, [pc, #56]	; (80013a8 <HAL_TIM_PWM_Start_IT+0x78>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d104      	bne.n	800137c <HAL_TIM_PWM_Start_IT+0x4c>
    __HAL_TIM_MOE_ENABLE(htim);
 8001372:	2280      	movs	r2, #128	; 0x80
 8001374:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001376:	0212      	lsls	r2, r2, #8
 8001378:	430a      	orrs	r2, r1
 800137a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800137c:	2201      	movs	r2, #1
 800137e:	6819      	ldr	r1, [r3, #0]
}
 8001380:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001382:	430a      	orrs	r2, r1
 8001384:	601a      	str	r2, [r3, #0]
}
 8001386:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001388:	6822      	ldr	r2, [r4, #0]
 800138a:	2304      	movs	r3, #4
 800138c:	68d0      	ldr	r0, [r2, #12]
 800138e:	e7e0      	b.n	8001352 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001390:	6822      	ldr	r2, [r4, #0]
 8001392:	2308      	movs	r3, #8
 8001394:	68d0      	ldr	r0, [r2, #12]
 8001396:	e7dc      	b.n	8001352 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001398:	6822      	ldr	r2, [r4, #0]
 800139a:	2310      	movs	r3, #16
 800139c:	68d0      	ldr	r0, [r2, #12]
 800139e:	e7d8      	b.n	8001352 <HAL_TIM_PWM_Start_IT+0x22>
 80013a0:	40012c00 	.word	0x40012c00
 80013a4:	40014400 	.word	0x40014400
 80013a8:	40014800 	.word	0x40014800

080013ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80013ac:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80013ae:	0004      	movs	r4, r0
 80013b0:	343c      	adds	r4, #60	; 0x3c
 80013b2:	7822      	ldrb	r2, [r4, #0]
{
 80013b4:	0003      	movs	r3, r0
 80013b6:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 80013b8:	2a01      	cmp	r2, #1
 80013ba:	d017      	beq.n	80013ec <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80013bc:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80013be:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80013c0:	353d      	adds	r5, #61	; 0x3d
 80013c2:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80013c4:	685a      	ldr	r2, [r3, #4]
 80013c6:	306e      	adds	r0, #110	; 0x6e
 80013c8:	4382      	bics	r2, r0
 80013ca:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80013d0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80013d2:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80013d4:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80013d6:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	4382      	bics	r2, r0
 80013dc:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80013de:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80013e0:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80013e2:	430a      	orrs	r2, r1
 80013e4:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80013e6:	2301      	movs	r3, #1
 80013e8:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80013ea:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80013ec:	bd30      	pop	{r4, r5, pc}

080013ee <HAL_TIMEx_CommutationCallback>:
 80013ee:	4770      	bx	lr

080013f0 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80013f0:	4770      	bx	lr
	...

080013f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80013f4:	b570      	push	{r4, r5, r6, lr}
 80013f6:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80013f8:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80013fa:	69c2      	ldr	r2, [r0, #28]
 80013fc:	6883      	ldr	r3, [r0, #8]
 80013fe:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001400:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001402:	4303      	orrs	r3, r0
 8001404:	6960      	ldr	r0, [r4, #20]
 8001406:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001408:	4835      	ldr	r0, [pc, #212]	; (80014e0 <UART_SetConfig+0xec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800140a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800140c:	4001      	ands	r1, r0
 800140e:	430b      	orrs	r3, r1
 8001410:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001412:	686b      	ldr	r3, [r5, #4]
 8001414:	4933      	ldr	r1, [pc, #204]	; (80014e4 <UART_SetConfig+0xf0>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001416:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001418:	400b      	ands	r3, r1
 800141a:	68e1      	ldr	r1, [r4, #12]
 800141c:	430b      	orrs	r3, r1
 800141e:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001420:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001422:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001424:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001426:	4830      	ldr	r0, [pc, #192]	; (80014e8 <UART_SetConfig+0xf4>)
 8001428:	4001      	ands	r1, r0
 800142a:	430b      	orrs	r3, r1

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800142c:	2103      	movs	r1, #3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800142e:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001430:	4b2e      	ldr	r3, [pc, #184]	; (80014ec <UART_SetConfig+0xf8>)
 8001432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001434:	400b      	ands	r3, r1
 8001436:	492e      	ldr	r1, [pc, #184]	; (80014f0 <UART_SetConfig+0xfc>)
 8001438:	5cc8      	ldrb	r0, [r1, r3]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800143a:	2380      	movs	r3, #128	; 0x80
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	429a      	cmp	r2, r3
 8001440:	d12c      	bne.n	800149c <UART_SetConfig+0xa8>
  {
    switch (clocksource)
 8001442:	2808      	cmp	r0, #8
 8001444:	d827      	bhi.n	8001496 <UART_SetConfig+0xa2>
 8001446:	f7fe fe5f 	bl	8000108 <__gnu_thumb1_case_uqi>
 800144a:	2605      	.short	0x2605
 800144c:	261e260b 	.word	0x261e260b
 8001450:	2626      	.short	0x2626
 8001452:	21          	.byte	0x21
 8001453:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001454:	f7ff fcfe 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001458:	6863      	ldr	r3, [r4, #4]
 800145a:	0040      	lsls	r0, r0, #1
 800145c:	085b      	lsrs	r3, r3, #1
 800145e:	e002      	b.n	8001466 <UART_SetConfig+0x72>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001460:	6863      	ldr	r3, [r4, #4]
 8001462:	0858      	lsrs	r0, r3, #1
 8001464:	4b23      	ldr	r3, [pc, #140]	; (80014f4 <UART_SetConfig+0x100>)
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001466:	18c0      	adds	r0, r0, r3
 8001468:	6861      	ldr	r1, [r4, #4]
 800146a:	f7fe fe57 	bl	800011c <__udivsi3>
 800146e:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8001470:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001472:	220f      	movs	r2, #15
 8001474:	0019      	movs	r1, r3
 8001476:	4391      	bics	r1, r2
 8001478:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800147a:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 800147c:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800147e:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001480:	4313      	orrs	r3, r2
 8001482:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 8001484:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001486:	f7ff fc17 	bl	8000cb8 <HAL_RCC_GetSysClockFreq>
 800148a:	e7e5      	b.n	8001458 <UART_SetConfig+0x64>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800148c:	6863      	ldr	r3, [r4, #4]
 800148e:	0858      	lsrs	r0, r3, #1
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	025b      	lsls	r3, r3, #9
 8001494:	e7e7      	b.n	8001466 <UART_SetConfig+0x72>
        ret = HAL_ERROR;
 8001496:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001498:	2300      	movs	r3, #0
 800149a:	e7ea      	b.n	8001472 <UART_SetConfig+0x7e>
    switch (clocksource)
 800149c:	2808      	cmp	r0, #8
 800149e:	d81d      	bhi.n	80014dc <UART_SetConfig+0xe8>
 80014a0:	f7fe fe32 	bl	8000108 <__gnu_thumb1_case_uqi>
 80014a4:	1c0a1c05 	.word	0x1c0a1c05
 80014a8:	1c1c1c14 	.word	0x1c1c1c14
 80014ac:	17          	.byte	0x17
 80014ad:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80014ae:	f7ff fcd1 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80014b2:	6861      	ldr	r1, [r4, #4]
 80014b4:	084b      	lsrs	r3, r1, #1
 80014b6:	e002      	b.n	80014be <UART_SetConfig+0xca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80014b8:	6861      	ldr	r1, [r4, #4]
 80014ba:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <UART_SetConfig+0x104>)
 80014bc:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80014be:	18c0      	adds	r0, r0, r3
 80014c0:	f7fe fe2c 	bl	800011c <__udivsi3>
 80014c4:	b280      	uxth	r0, r0
 80014c6:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80014c8:	2000      	movs	r0, #0
        break;
 80014ca:	e7db      	b.n	8001484 <UART_SetConfig+0x90>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80014cc:	f7ff fbf4 	bl	8000cb8 <HAL_RCC_GetSysClockFreq>
 80014d0:	e7ef      	b.n	80014b2 <UART_SetConfig+0xbe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80014d2:	2380      	movs	r3, #128	; 0x80
 80014d4:	6861      	ldr	r1, [r4, #4]
 80014d6:	021b      	lsls	r3, r3, #8
 80014d8:	0848      	lsrs	r0, r1, #1
 80014da:	e7f0      	b.n	80014be <UART_SetConfig+0xca>
        ret = HAL_ERROR;
 80014dc:	2001      	movs	r0, #1
 80014de:	e7d1      	b.n	8001484 <UART_SetConfig+0x90>
 80014e0:	ffff69f3 	.word	0xffff69f3
 80014e4:	ffffcfff 	.word	0xffffcfff
 80014e8:	fffff4ff 	.word	0xfffff4ff
 80014ec:	40021000 	.word	0x40021000
 80014f0:	080034be 	.word	0x080034be
 80014f4:	00f42400 	.word	0x00f42400
 80014f8:	007a1200 	.word	0x007a1200

080014fc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80014fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80014fe:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001500:	07da      	lsls	r2, r3, #31
 8001502:	d506      	bpl.n	8001512 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001504:	6801      	ldr	r1, [r0, #0]
 8001506:	4c28      	ldr	r4, [pc, #160]	; (80015a8 <UART_AdvFeatureConfig+0xac>)
 8001508:	684a      	ldr	r2, [r1, #4]
 800150a:	4022      	ands	r2, r4
 800150c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800150e:	4322      	orrs	r2, r4
 8001510:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001512:	079a      	lsls	r2, r3, #30
 8001514:	d506      	bpl.n	8001524 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001516:	6801      	ldr	r1, [r0, #0]
 8001518:	4c24      	ldr	r4, [pc, #144]	; (80015ac <UART_AdvFeatureConfig+0xb0>)
 800151a:	684a      	ldr	r2, [r1, #4]
 800151c:	4022      	ands	r2, r4
 800151e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001520:	4322      	orrs	r2, r4
 8001522:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001524:	075a      	lsls	r2, r3, #29
 8001526:	d506      	bpl.n	8001536 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001528:	6801      	ldr	r1, [r0, #0]
 800152a:	4c21      	ldr	r4, [pc, #132]	; (80015b0 <UART_AdvFeatureConfig+0xb4>)
 800152c:	684a      	ldr	r2, [r1, #4]
 800152e:	4022      	ands	r2, r4
 8001530:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001532:	4322      	orrs	r2, r4
 8001534:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001536:	071a      	lsls	r2, r3, #28
 8001538:	d506      	bpl.n	8001548 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800153a:	6801      	ldr	r1, [r0, #0]
 800153c:	4c1d      	ldr	r4, [pc, #116]	; (80015b4 <UART_AdvFeatureConfig+0xb8>)
 800153e:	684a      	ldr	r2, [r1, #4]
 8001540:	4022      	ands	r2, r4
 8001542:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001544:	4322      	orrs	r2, r4
 8001546:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001548:	06da      	lsls	r2, r3, #27
 800154a:	d506      	bpl.n	800155a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800154c:	6801      	ldr	r1, [r0, #0]
 800154e:	4c1a      	ldr	r4, [pc, #104]	; (80015b8 <UART_AdvFeatureConfig+0xbc>)
 8001550:	688a      	ldr	r2, [r1, #8]
 8001552:	4022      	ands	r2, r4
 8001554:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001556:	4322      	orrs	r2, r4
 8001558:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800155a:	069a      	lsls	r2, r3, #26
 800155c:	d506      	bpl.n	800156c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800155e:	6801      	ldr	r1, [r0, #0]
 8001560:	4c16      	ldr	r4, [pc, #88]	; (80015bc <UART_AdvFeatureConfig+0xc0>)
 8001562:	688a      	ldr	r2, [r1, #8]
 8001564:	4022      	ands	r2, r4
 8001566:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001568:	4322      	orrs	r2, r4
 800156a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800156c:	065a      	lsls	r2, r3, #25
 800156e:	d510      	bpl.n	8001592 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001570:	6801      	ldr	r1, [r0, #0]
 8001572:	4d13      	ldr	r5, [pc, #76]	; (80015c0 <UART_AdvFeatureConfig+0xc4>)
 8001574:	684a      	ldr	r2, [r1, #4]
 8001576:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001578:	402a      	ands	r2, r5
 800157a:	4322      	orrs	r2, r4
 800157c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800157e:	2280      	movs	r2, #128	; 0x80
 8001580:	0352      	lsls	r2, r2, #13
 8001582:	4294      	cmp	r4, r2
 8001584:	d105      	bne.n	8001592 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001586:	684a      	ldr	r2, [r1, #4]
 8001588:	4c0e      	ldr	r4, [pc, #56]	; (80015c4 <UART_AdvFeatureConfig+0xc8>)
 800158a:	4022      	ands	r2, r4
 800158c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800158e:	4322      	orrs	r2, r4
 8001590:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001592:	061b      	lsls	r3, r3, #24
 8001594:	d506      	bpl.n	80015a4 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001596:	6802      	ldr	r2, [r0, #0]
 8001598:	490b      	ldr	r1, [pc, #44]	; (80015c8 <UART_AdvFeatureConfig+0xcc>)
 800159a:	6853      	ldr	r3, [r2, #4]
 800159c:	400b      	ands	r3, r1
 800159e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80015a0:	430b      	orrs	r3, r1
 80015a2:	6053      	str	r3, [r2, #4]
  }
}
 80015a4:	bd30      	pop	{r4, r5, pc}
 80015a6:	46c0      	nop			; (mov r8, r8)
 80015a8:	fffdffff 	.word	0xfffdffff
 80015ac:	fffeffff 	.word	0xfffeffff
 80015b0:	fffbffff 	.word	0xfffbffff
 80015b4:	ffff7fff 	.word	0xffff7fff
 80015b8:	ffffefff 	.word	0xffffefff
 80015bc:	ffffdfff 	.word	0xffffdfff
 80015c0:	ffefffff 	.word	0xffefffff
 80015c4:	ff9fffff 	.word	0xff9fffff
 80015c8:	fff7ffff 	.word	0xfff7ffff

080015cc <HAL_UART_Init>:
{
 80015cc:	b570      	push	{r4, r5, r6, lr}
 80015ce:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80015d0:	d101      	bne.n	80015d6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80015d2:	2001      	movs	r0, #1
}
 80015d4:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80015d6:	0005      	movs	r5, r0
 80015d8:	3569      	adds	r5, #105	; 0x69
 80015da:	782b      	ldrb	r3, [r5, #0]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d104      	bne.n	80015ec <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80015e2:	0002      	movs	r2, r0
 80015e4:	3268      	adds	r2, #104	; 0x68
 80015e6:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80015e8:	f000 fb62 	bl	8001cb0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80015ec:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80015ee:	2101      	movs	r1, #1
 80015f0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80015f2:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80015f4:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80015f6:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80015f8:	438b      	bics	r3, r1
 80015fa:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80015fc:	f7ff fefa 	bl	80013f4 <UART_SetConfig>
 8001600:	2801      	cmp	r0, #1
 8001602:	d0e6      	beq.n	80015d2 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001604:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001606:	2b00      	cmp	r3, #0
 8001608:	d002      	beq.n	8001610 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 800160a:	0020      	movs	r0, r4
 800160c:	f7ff ff76 	bl	80014fc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001610:	6823      	ldr	r3, [r4, #0]
 8001612:	490b      	ldr	r1, [pc, #44]	; (8001640 <HAL_UART_Init+0x74>)
 8001614:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001616:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001618:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800161a:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800161c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	438a      	bics	r2, r1
 8001622:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001624:	2201      	movs	r2, #1
 8001626:	6819      	ldr	r1, [r3, #0]
 8001628:	430a      	orrs	r2, r1
 800162a:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 800162c:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 800162e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001630:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8001632:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001634:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8001636:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8001638:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 800163a:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 800163c:	e7ca      	b.n	80015d4 <HAL_UART_Init+0x8>
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	fffff7ff 	.word	0xfffff7ff

08001644 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001646:	0004      	movs	r4, r0
 8001648:	000e      	movs	r6, r1
 800164a:	0015      	movs	r5, r2
 800164c:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800164e:	6822      	ldr	r2, [r4, #0]
 8001650:	69d3      	ldr	r3, [r2, #28]
 8001652:	4033      	ands	r3, r6
 8001654:	1b9b      	subs	r3, r3, r6
 8001656:	4259      	negs	r1, r3
 8001658:	414b      	adcs	r3, r1
 800165a:	42ab      	cmp	r3, r5
 800165c:	d001      	beq.n	8001662 <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800165e:	2000      	movs	r0, #0
 8001660:	e018      	b.n	8001694 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8001662:	9b06      	ldr	r3, [sp, #24]
 8001664:	3301      	adds	r3, #1
 8001666:	d0f3      	beq.n	8001650 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001668:	9b06      	ldr	r3, [sp, #24]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d113      	bne.n	8001696 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800166e:	6823      	ldr	r3, [r4, #0]
 8001670:	490c      	ldr	r1, [pc, #48]	; (80016a4 <UART_WaitOnFlagUntilTimeout+0x60>)
 8001672:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001674:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001676:	400a      	ands	r2, r1
 8001678:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	31a3      	adds	r1, #163	; 0xa3
 800167e:	31ff      	adds	r1, #255	; 0xff
 8001680:	438a      	bics	r2, r1
 8001682:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001684:	0022      	movs	r2, r4
 8001686:	2320      	movs	r3, #32
 8001688:	3269      	adds	r2, #105	; 0x69
 800168a:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 800168c:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 800168e:	2300      	movs	r3, #0
 8001690:	3468      	adds	r4, #104	; 0x68
 8001692:	7023      	strb	r3, [r4, #0]
}
 8001694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001696:	f7fe fdf7 	bl	8000288 <HAL_GetTick>
 800169a:	9b06      	ldr	r3, [sp, #24]
 800169c:	1bc0      	subs	r0, r0, r7
 800169e:	4283      	cmp	r3, r0
 80016a0:	d2d5      	bcs.n	800164e <UART_WaitOnFlagUntilTimeout+0xa>
 80016a2:	e7e4      	b.n	800166e <UART_WaitOnFlagUntilTimeout+0x2a>
 80016a4:	fffffe5f 	.word	0xfffffe5f

080016a8 <HAL_UART_Transmit>:
{
 80016a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 80016aa:	0007      	movs	r7, r0
{
 80016ac:	b085      	sub	sp, #20
 80016ae:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 80016b0:	3769      	adds	r7, #105	; 0x69
 80016b2:	783b      	ldrb	r3, [r7, #0]
{
 80016b4:	0004      	movs	r4, r0
 80016b6:	000d      	movs	r5, r1
 80016b8:	0016      	movs	r6, r2
    return HAL_BUSY;
 80016ba:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 80016bc:	2b20      	cmp	r3, #32
 80016be:	d146      	bne.n	800174e <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 80016c0:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 80016c2:	2900      	cmp	r1, #0
 80016c4:	d043      	beq.n	800174e <HAL_UART_Transmit+0xa6>
 80016c6:	2a00      	cmp	r2, #0
 80016c8:	d041      	beq.n	800174e <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016ca:	2380      	movs	r3, #128	; 0x80
 80016cc:	68a2      	ldr	r2, [r4, #8]
 80016ce:	015b      	lsls	r3, r3, #5
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d104      	bne.n	80016de <HAL_UART_Transmit+0x36>
 80016d4:	6923      	ldr	r3, [r4, #16]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 80016da:	4201      	tst	r1, r0
 80016dc:	d137      	bne.n	800174e <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 80016de:	0023      	movs	r3, r4
 80016e0:	3368      	adds	r3, #104	; 0x68
 80016e2:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 80016e4:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80016e6:	2a01      	cmp	r2, #1
 80016e8:	d031      	beq.n	800174e <HAL_UART_Transmit+0xa6>
 80016ea:	2201      	movs	r2, #1
 80016ec:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016ee:	2300      	movs	r3, #0
 80016f0:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016f2:	3321      	adds	r3, #33	; 0x21
 80016f4:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80016f6:	f7fe fdc7 	bl	8000288 <HAL_GetTick>
    huart->TxXferSize = Size;
 80016fa:	0023      	movs	r3, r4
 80016fc:	3350      	adds	r3, #80	; 0x50
 80016fe:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8001700:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001702:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8001704:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001706:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8001708:	0021      	movs	r1, r4
 800170a:	3152      	adds	r1, #82	; 0x52
 800170c:	880a      	ldrh	r2, [r1, #0]
 800170e:	b292      	uxth	r2, r2
 8001710:	2a00      	cmp	r2, #0
 8001712:	d10d      	bne.n	8001730 <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001714:	9b03      	ldr	r3, [sp, #12]
 8001716:	2140      	movs	r1, #64	; 0x40
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	0020      	movs	r0, r4
 800171c:	9b02      	ldr	r3, [sp, #8]
 800171e:	f7ff ff91 	bl	8001644 <UART_WaitOnFlagUntilTimeout>
 8001722:	2800      	cmp	r0, #0
 8001724:	d112      	bne.n	800174c <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8001726:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001728:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 800172a:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 800172c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800172e:	e00e      	b.n	800174e <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 8001730:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001732:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8001734:	3b01      	subs	r3, #1
 8001736:	b29b      	uxth	r3, r3
 8001738:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800173a:	9b03      	ldr	r3, [sp, #12]
 800173c:	2180      	movs	r1, #128	; 0x80
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	0020      	movs	r0, r4
 8001742:	9b02      	ldr	r3, [sp, #8]
 8001744:	f7ff ff7e 	bl	8001644 <UART_WaitOnFlagUntilTimeout>
 8001748:	2800      	cmp	r0, #0
 800174a:	d002      	beq.n	8001752 <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 800174c:	2003      	movs	r0, #3
}
 800174e:	b005      	add	sp, #20
 8001750:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001752:	68a3      	ldr	r3, [r4, #8]
 8001754:	6822      	ldr	r2, [r4, #0]
 8001756:	42b3      	cmp	r3, r6
 8001758:	d108      	bne.n	800176c <HAL_UART_Transmit+0xc4>
 800175a:	6923      	ldr	r3, [r4, #16]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d105      	bne.n	800176c <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001760:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 8001762:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001764:	05db      	lsls	r3, r3, #23
 8001766:	0ddb      	lsrs	r3, r3, #23
 8001768:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 800176a:	e7cd      	b.n	8001708 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800176c:	782b      	ldrb	r3, [r5, #0]
 800176e:	3501      	adds	r5, #1
 8001770:	8513      	strh	r3, [r2, #40]	; 0x28
 8001772:	e7c9      	b.n	8001708 <HAL_UART_Transmit+0x60>

08001774 <test_screen_function>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int8_t test_screen_function(uint16_t reg_addr) {
 8001774:	b510      	push	{r4, lr}
//	  char string[] = "test";
//		HAL_UART_Transmit(&huart1, string, 4, 50);
//		HAL_UART_Transmit(&huart1, &reg_addr, 1, 50);
//	  	HAL_UART_Transmit(&huart1, " ", 1, 50);

		u8g2_SetFont(&u8g2, u8g2_font_ncenB14_tr);
 8001776:	4c09      	ldr	r4, [pc, #36]	; (800179c <test_screen_function+0x28>)
 8001778:	4909      	ldr	r1, [pc, #36]	; (80017a0 <test_screen_function+0x2c>)
 800177a:	0020      	movs	r0, r4
 800177c:	f000 fe52 	bl	8002424 <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 1, 20, "Time ");
 8001780:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <test_screen_function+0x30>)
 8001782:	2214      	movs	r2, #20
 8001784:	2101      	movs	r1, #1
 8001786:	0020      	movs	r0, r4
 8001788:	f000 fe0c 	bl	80023a4 <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 120, 20, "s");
 800178c:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <test_screen_function+0x34>)
 800178e:	2214      	movs	r2, #20
 8001790:	2178      	movs	r1, #120	; 0x78
 8001792:	0020      	movs	r0, r4
 8001794:	f000 fe06 	bl	80023a4 <u8g2_DrawStr>

	  	return 0;
};
 8001798:	2000      	movs	r0, #0
 800179a:	bd10      	pop	{r4, pc}
 800179c:	200000b0 	.word	0x200000b0
 80017a0:	080034ee 	.word	0x080034ee
 80017a4:	080034ce 	.word	0x080034ce
 80017a8:	080034d4 	.word	0x080034d4

080017ac <render_time_value>:

int8_t render_time_value(uint16_t value) {
		uint16_t thouthands = value/1000;
		uint16_t leftover = value%1000;
 80017ac:	21fa      	movs	r1, #250	; 0xfa
int8_t render_time_value(uint16_t value) {
 80017ae:	b530      	push	{r4, r5, lr}
		uint16_t leftover = value%1000;
 80017b0:	0089      	lsls	r1, r1, #2
int8_t render_time_value(uint16_t value) {
 80017b2:	b085      	sub	sp, #20
 80017b4:	0005      	movs	r5, r0
		uint16_t leftover = value%1000;
 80017b6:	f7fe fd37 	bl	8000228 <__aeabi_uidivmod>


		char str[10];
		sprintf (str, "%d.%d", thouthands, leftover);
 80017ba:	b28c      	uxth	r4, r1
		uint16_t thouthands = value/1000;
 80017bc:	21fa      	movs	r1, #250	; 0xfa
 80017be:	0028      	movs	r0, r5
 80017c0:	0089      	lsls	r1, r1, #2
 80017c2:	f7fe fcab 	bl	800011c <__udivsi3>
		sprintf (str, "%d.%d", thouthands, leftover);
 80017c6:	0023      	movs	r3, r4
 80017c8:	b282      	uxth	r2, r0
 80017ca:	4909      	ldr	r1, [pc, #36]	; (80017f0 <render_time_value+0x44>)
 80017cc:	a801      	add	r0, sp, #4
 80017ce:	f001 fa41 	bl	8002c54 <siprintf>
		u8g2_SetFont(&u8g2, u8g2_font_ncenB14_tr);
 80017d2:	4c08      	ldr	r4, [pc, #32]	; (80017f4 <render_time_value+0x48>)
 80017d4:	4908      	ldr	r1, [pc, #32]	; (80017f8 <render_time_value+0x4c>)
 80017d6:	0020      	movs	r0, r4
 80017d8:	f000 fe24 	bl	8002424 <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 55, 20, str);
 80017dc:	ab01      	add	r3, sp, #4
 80017de:	2214      	movs	r2, #20
 80017e0:	2137      	movs	r1, #55	; 0x37
 80017e2:	0020      	movs	r0, r4
 80017e4:	f000 fdde 	bl	80023a4 <u8g2_DrawStr>

	  	return 0;
};
 80017e8:	2000      	movs	r0, #0
 80017ea:	b005      	add	sp, #20
 80017ec:	bd30      	pop	{r4, r5, pc}
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	080034c8 	.word	0x080034c8
 80017f4:	200000b0 	.word	0x200000b0
 80017f8:	080034ee 	.word	0x080034ee

080017fc <u8x8_stm32_gpio_and_delay>:

uint8_t u8x8_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8,
    U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
    U8X8_UNUSED void *arg_ptr)
{
 80017fc:	b510      	push	{r4, lr}
  switch (msg)
 80017fe:	2928      	cmp	r1, #40	; 0x28
 8001800:	d003      	beq.n	800180a <u8x8_stm32_gpio_and_delay+0xe>
 8001802:	2929      	cmp	r1, #41	; 0x29
 8001804:	d005      	beq.n	8001812 <u8x8_stm32_gpio_and_delay+0x16>
  case U8X8_MSG_GPIO_RESET:
//    HAL_GPIO_WritePin(DISPLAY_RESET_GPIO_Port, DISPLAY_RESET_Pin, arg_int);
    break;
  }
  return 1;
}
 8001806:	2001      	movs	r0, #1
 8001808:	bd10      	pop	{r4, pc}
    HAL_Delay(1);
 800180a:	2001      	movs	r0, #1
    HAL_Delay(arg_int);
 800180c:	f7fe fd42 	bl	8000294 <HAL_Delay>
    break;
 8001810:	e7f9      	b.n	8001806 <u8x8_stm32_gpio_and_delay+0xa>
    HAL_Delay(arg_int);
 8001812:	0010      	movs	r0, r2
 8001814:	e7fa      	b.n	800180c <u8x8_stm32_gpio_and_delay+0x10>
	...

08001818 <u8x8_byte_sw_i2c_my>:

uint8_t u8x8_byte_sw_i2c_my(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8001818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  static uint8_t buffer[32];		/* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
  static uint8_t buf_idx;
  uint8_t *data;

  switch(msg)
 800181a:	3914      	subs	r1, #20
{
 800181c:	0004      	movs	r4, r0
  switch(msg)
 800181e:	0008      	movs	r0, r1
 8001820:	290c      	cmp	r1, #12
 8001822:	d82c      	bhi.n	800187e <u8x8_byte_sw_i2c_my+0x66>
 8001824:	f7fe fc70 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001828:	072b2b13 	.word	0x072b2b13
 800182c:	2b2b201c 	.word	0x2b2b201c
 8001830:	2b2b2b2b 	.word	0x2b2b2b2b
 8001834:	13          	.byte	0x13
 8001835:	00          	.byte	0x00
 8001836:	2400      	movs	r4, #0
 8001838:	2601      	movs	r6, #1
 800183a:	4812      	ldr	r0, [pc, #72]	; (8001884 <u8x8_byte_sw_i2c_my+0x6c>)
  {
    case U8X8_MSG_BYTE_SEND:
      data = (uint8_t *)arg_ptr;
      while( arg_int > 0 )
      {
	buffer[buf_idx++] = *data;
 800183c:	4d12      	ldr	r5, [pc, #72]	; (8001888 <u8x8_byte_sw_i2c_my+0x70>)
 800183e:	7801      	ldrb	r1, [r0, #0]
 8001840:	1852      	adds	r2, r2, r1
 8001842:	b2d2      	uxtb	r2, r2
      while( arg_int > 0 )
 8001844:	4291      	cmp	r1, r2
 8001846:	d104      	bne.n	8001852 <u8x8_byte_sw_i2c_my+0x3a>
 8001848:	2c00      	cmp	r4, #0
 800184a:	d000      	beq.n	800184e <u8x8_byte_sw_i2c_my+0x36>
 800184c:	7001      	strb	r1, [r0, #0]
				50);
      break;
    default:
      return 0;
  }
  return 1;
 800184e:	2001      	movs	r0, #1
}
 8001850:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	buffer[buf_idx++] = *data;
 8001852:	781c      	ldrb	r4, [r3, #0]
 8001854:	1c4f      	adds	r7, r1, #1
 8001856:	546c      	strb	r4, [r5, r1]
	data++;
 8001858:	3301      	adds	r3, #1
 800185a:	0034      	movs	r4, r6
	buffer[buf_idx++] = *data;
 800185c:	b2f9      	uxtb	r1, r7
 800185e:	e7f1      	b.n	8001844 <u8x8_byte_sw_i2c_my+0x2c>
      buf_idx = 0;
 8001860:	2200      	movs	r2, #0
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <u8x8_byte_sw_i2c_my+0x6c>)
 8001864:	701a      	strb	r2, [r3, #0]
 8001866:	e7f2      	b.n	800184e <u8x8_byte_sw_i2c_my+0x36>
    	HAL_I2C_Master_Transmit(&hi2c1,
 8001868:	2232      	movs	r2, #50	; 0x32
 800186a:	4b06      	ldr	r3, [pc, #24]	; (8001884 <u8x8_byte_sw_i2c_my+0x6c>)
    			u8x8_GetI2CAddress(u8x8),
 800186c:	3405      	adds	r4, #5
    	HAL_I2C_Master_Transmit(&hi2c1,
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	7fe1      	ldrb	r1, [r4, #31]
 8001872:	4806      	ldr	r0, [pc, #24]	; (800188c <u8x8_byte_sw_i2c_my+0x74>)
 8001874:	9200      	str	r2, [sp, #0]
 8001876:	4a04      	ldr	r2, [pc, #16]	; (8001888 <u8x8_byte_sw_i2c_my+0x70>)
 8001878:	f7fe ff5a 	bl	8000730 <HAL_I2C_Master_Transmit>
 800187c:	e7e7      	b.n	800184e <u8x8_byte_sw_i2c_my+0x36>
      return 0;
 800187e:	2000      	movs	r0, #0
 8001880:	e7e6      	b.n	8001850 <u8x8_byte_sw_i2c_my+0x38>
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	20000088 	.word	0x20000088
 8001888:	20000089 	.word	0x20000089
 800188c:	200001dc 	.word	0x200001dc

08001890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001890:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001892:	2410      	movs	r4, #16
{
 8001894:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001896:	2230      	movs	r2, #48	; 0x30
 8001898:	2100      	movs	r1, #0
 800189a:	a808      	add	r0, sp, #32
 800189c:	f001 f9d1 	bl	8002c42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a0:	0022      	movs	r2, r4
 80018a2:	2100      	movs	r1, #0
 80018a4:	4668      	mov	r0, sp
 80018a6:	f001 f9cc 	bl	8002c42 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018aa:	0022      	movs	r2, r4
 80018ac:	2100      	movs	r1, #0
 80018ae:	a804      	add	r0, sp, #16
 80018b0:	f001 f9c7 	bl	8002c42 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b4:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018b6:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b8:	9308      	str	r3, [sp, #32]
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018ba:	2400      	movs	r4, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018bc:	3b01      	subs	r3, #1
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018be:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018c0:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c2:	f7ff f817 	bl	80008f4 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c6:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018c8:	0021      	movs	r1, r4
 80018ca:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018cc:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018ce:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d0:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018d2:	9403      	str	r4, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018d4:	f7ff fa22 	bl	8000d1c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80018d8:	2321      	movs	r3, #33	; 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018da:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80018dc:	9304      	str	r3, [sp, #16]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80018de:	9406      	str	r4, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80018e0:	9407      	str	r4, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e2:	f7ff fac7 	bl	8000e74 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80018e6:	b014      	add	sp, #80	; 0x50
 80018e8:	bd10      	pop	{r4, pc}
	...

080018ec <main>:
{
 80018ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ee:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 80018f0:	f7fe fcb2 	bl	8000258 <HAL_Init>
  test_struct_holder.screen_renderer[0] = render_time_value;
 80018f4:	4f85      	ldr	r7, [pc, #532]	; (8001b0c <main+0x220>)
 80018f6:	4b86      	ldr	r3, [pc, #536]	; (8001b10 <main+0x224>)
  HAL_GPIO_WritePin(GPIOA, TRIAC_CONTROL_Pin|TEST_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TRIAC_CONTROL_Pin TEST_LED_Pin */
  GPIO_InitStruct.Pin = TRIAC_CONTROL_Pin|TEST_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2400      	movs	r4, #0
  test_struct_holder.screen_renderer[0] = render_time_value;
 80018fa:	607b      	str	r3, [r7, #4]
  test_struct_holder.screen_renderer[1] = test_screen_function;
 80018fc:	4b85      	ldr	r3, [pc, #532]	; (8001b14 <main+0x228>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fe:	2601      	movs	r6, #1
  test_struct_holder.screen_renderer[1] = test_screen_function;
 8001900:	60bb      	str	r3, [r7, #8]
  SystemClock_Config();
 8001902:	f7ff ffc5 	bl	8001890 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001906:	2214      	movs	r2, #20
 8001908:	2100      	movs	r1, #0
 800190a:	a805      	add	r0, sp, #20
 800190c:	f001 f999 	bl	8002c42 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001910:	2080      	movs	r0, #128	; 0x80
 8001912:	4a81      	ldr	r2, [pc, #516]	; (8001b18 <main+0x22c>)
 8001914:	0280      	lsls	r0, r0, #10
 8001916:	6951      	ldr	r1, [r2, #20]
 8001918:	4301      	orrs	r1, r0
 800191a:	6151      	str	r1, [r2, #20]
 800191c:	6953      	ldr	r3, [r2, #20]
  HAL_GPIO_WritePin(GPIOA, TRIAC_CONTROL_Pin|TEST_LED_Pin, GPIO_PIN_RESET);
 800191e:	2111      	movs	r1, #17
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001920:	4003      	ands	r3, r0
  HAL_GPIO_WritePin(GPIOA, TRIAC_CONTROL_Pin|TEST_LED_Pin, GPIO_PIN_RESET);
 8001922:	2090      	movs	r0, #144	; 0x90
 8001924:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001926:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, TRIAC_CONTROL_Pin|TEST_LED_Pin, GPIO_PIN_RESET);
 8001928:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, TRIAC_CONTROL_Pin|TEST_LED_Pin, GPIO_PIN_RESET);
 800192c:	f7fe fdc6 	bl	80004bc <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001930:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = TRIAC_CONTROL_Pin|TEST_LED_Pin;
 8001932:	2311      	movs	r3, #17
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001934:	a905      	add	r1, sp, #20
 8001936:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = TRIAC_CONTROL_Pin|TEST_LED_Pin;
 8001938:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800193a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001940:	f7fe fd0c 	bl	800035c <HAL_GPIO_Init>
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001944:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001946:	2320      	movs	r3, #32
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001948:	a905      	add	r1, sp, #20
 800194a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800194c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800194e:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001950:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001952:	f7fe fd03 	bl	800035c <HAL_GPIO_Init>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001956:	2214      	movs	r2, #20
 8001958:	0021      	movs	r1, r4
 800195a:	a805      	add	r0, sp, #20
 800195c:	f001 f971 	bl	8002c42 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001960:	2208      	movs	r2, #8
 8001962:	0021      	movs	r1, r4
 8001964:	a803      	add	r0, sp, #12
 8001966:	f001 f96c 	bl	8002c42 <memset>
  htim1.Instance = TIM1;
 800196a:	4d6c      	ldr	r5, [pc, #432]	; (8001b1c <main+0x230>)
 800196c:	4b6c      	ldr	r3, [pc, #432]	; (8001b20 <main+0x234>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800196e:	0028      	movs	r0, r5
  htim1.Instance = TIM1;
 8001970:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 8;
 8001972:	2308      	movs	r3, #8
 8001974:	606b      	str	r3, [r5, #4]
  htim1.Init.Period = 1000;
 8001976:	23fa      	movs	r3, #250	; 0xfa
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	60eb      	str	r3, [r5, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197c:	60ac      	str	r4, [r5, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197e:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8001980:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001982:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001984:	f7ff fbe4 	bl	8001150 <HAL_TIM_Base_Init>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001988:	2304      	movs	r3, #4
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 800198a:	a905      	add	r1, sp, #20
 800198c:	0028      	movs	r0, r5
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800198e:	9305      	str	r3, [sp, #20]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001990:	9406      	str	r4, [sp, #24]
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 8001992:	f7ff fca1 	bl	80012d8 <HAL_TIM_SlaveConfigSynchronization>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001996:	a903      	add	r1, sp, #12
 8001998:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199a:	9403      	str	r4, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199c:	9404      	str	r4, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800199e:	f7ff fd05 	bl	80013ac <HAL_TIMEx_MasterConfigSynchronization>
  hi2c1.Instance = I2C1;
 80019a2:	4d60      	ldr	r5, [pc, #384]	; (8001b24 <main+0x238>)
 80019a4:	4b60      	ldr	r3, [pc, #384]	; (8001b28 <main+0x23c>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019a6:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 80019a8:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x0000020B;
 80019aa:	4b60      	ldr	r3, [pc, #384]	; (8001b2c <main+0x240>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019ac:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.Timing = 0x0000020B;
 80019ae:	606b      	str	r3, [r5, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019b0:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019b2:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019b4:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019b6:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b8:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ba:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019bc:	f7fe fe62 	bl	8000684 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019c0:	0021      	movs	r1, r4
 80019c2:	0028      	movs	r0, r5
 80019c4:	f7fe ff4c 	bl	8000860 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019c8:	0021      	movs	r1, r4
 80019ca:	0028      	movs	r0, r5
 80019cc:	f7fe ff6e 	bl	80008ac <HAL_I2CEx_ConfigDigitalFilter>
  TIM_Encoder_InitTypeDef sConfig = {0};
 80019d0:	2224      	movs	r2, #36	; 0x24
 80019d2:	0021      	movs	r1, r4
 80019d4:	a805      	add	r0, sp, #20
 80019d6:	f001 f934 	bl	8002c42 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019da:	2208      	movs	r2, #8
 80019dc:	0021      	movs	r1, r4
 80019de:	a803      	add	r0, sp, #12
 80019e0:	f001 f92f 	bl	8002c42 <memset>
  htim3.Instance = TIM3;
 80019e4:	4d52      	ldr	r5, [pc, #328]	; (8001b30 <main+0x244>)
 80019e6:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <main+0x248>)
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80019e8:	a905      	add	r1, sp, #20
  htim3.Instance = TIM3;
 80019ea:	602b      	str	r3, [r5, #0]
  htim3.Init.Period = 65535;
 80019ec:	4b52      	ldr	r3, [pc, #328]	; (8001b38 <main+0x24c>)
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80019ee:	0028      	movs	r0, r5
  htim3.Init.Period = 65535;
 80019f0:	60eb      	str	r3, [r5, #12]
  htim3.Init.Prescaler = 0;
 80019f2:	606c      	str	r4, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f4:	60ac      	str	r4, [r5, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f6:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f8:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80019fa:	9605      	str	r6, [sp, #20]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019fc:	9607      	str	r6, [sp, #28]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019fe:	960b      	str	r6, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a00:	f7ff fbc2 	bl	8001188 <HAL_TIM_Encoder_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a04:	a903      	add	r1, sp, #12
 8001a06:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a08:	9403      	str	r4, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0a:	9404      	str	r4, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a0c:	f7ff fcce 	bl	80013ac <HAL_TIMEx_MasterConfigSynchronization>
  huart1.Instance = USART1;
 8001a10:	4e4a      	ldr	r6, [pc, #296]	; (8001b3c <main+0x250>)
 8001a12:	4b4b      	ldr	r3, [pc, #300]	; (8001b40 <main+0x254>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a14:	0030      	movs	r0, r6
  huart1.Instance = USART1;
 8001a16:	6033      	str	r3, [r6, #0]
  huart1.Init.BaudRate = 115200;
 8001a18:	23e1      	movs	r3, #225	; 0xe1
 8001a1a:	025b      	lsls	r3, r3, #9
 8001a1c:	6073      	str	r3, [r6, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a1e:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a20:	60b4      	str	r4, [r6, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a22:	6173      	str	r3, [r6, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a24:	60f4      	str	r4, [r6, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a26:	6134      	str	r4, [r6, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a28:	61b4      	str	r4, [r6, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2a:	61f4      	str	r4, [r6, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a2c:	6234      	str	r4, [r6, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a2e:	6274      	str	r4, [r6, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a30:	f7ff fdcc 	bl	80015cc <HAL_UART_Init>
  HAL_TIM_PWM_Start_IT(&htim3,TIM_CHANNEL_1);
 8001a34:	0021      	movs	r1, r4
 8001a36:	0028      	movs	r0, r5
 8001a38:	f7ff fc7a 	bl	8001330 <HAL_TIM_PWM_Start_IT>
  u8g2_Setup_ssd1306_i2c_128x32_univision_1(&u8g2,
 8001a3c:	4d41      	ldr	r5, [pc, #260]	; (8001b44 <main+0x258>)
 8001a3e:	4b42      	ldr	r3, [pc, #264]	; (8001b48 <main+0x25c>)
 8001a40:	4a42      	ldr	r2, [pc, #264]	; (8001b4c <main+0x260>)
 8001a42:	4943      	ldr	r1, [pc, #268]	; (8001b50 <main+0x264>)
 8001a44:	0028      	movs	r0, r5
 8001a46:	f000 fa4f 	bl	8001ee8 <u8g2_Setup_ssd1306_i2c_128x32_univision_1>
  u8g2_InitDisplay(&u8g2);
 8001a4a:	0028      	movs	r0, r5
 8001a4c:	f001 f85a 	bl	8002b04 <u8x8_InitDisplay>
  u8g2_SetPowerSave(&u8g2, 0);
 8001a50:	0028      	movs	r0, r5
 8001a52:	0021      	movs	r1, r4
 8001a54:	f001 f85d 	bl	8002b12 <u8x8_SetPowerSave>
  u8g2_FirstPage(&u8g2);
 8001a58:	0028      	movs	r0, r5
 8001a5a:	f000 fa0e 	bl	8001e7a <u8g2_FirstPage>
		test_struct_holder.screen_renderer[0](welding_timeout);
 8001a5e:	4c3d      	ldr	r4, [pc, #244]	; (8001b54 <main+0x268>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	8820      	ldrh	r0, [r4, #0]
 8001a64:	b280      	uxth	r0, r0
 8001a66:	4798      	blx	r3
  		test_struct_holder.screen_renderer[1](0x00);
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	4798      	blx	r3
	} while (u8g2_NextPage(&u8g2));
 8001a6e:	0028      	movs	r0, r5
 8001a70:	f000 fa11 	bl	8001e96 <u8g2_NextPage>
 8001a74:	9001      	str	r0, [sp, #4]
 8001a76:	2800      	cmp	r0, #0
 8001a78:	d1f1      	bne.n	8001a5e <main+0x172>
  		uint8_t test_data[2] = { 0x05, 0x02 };
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	4936      	ldr	r1, [pc, #216]	; (8001b58 <main+0x26c>)
 8001a7e:	a803      	add	r0, sp, #12
 8001a80:	f001 f8d6 	bl	8002c30 <memcpy>
  		HAL_UART_Transmit(&huart1, test_data, 2, 50);
 8001a84:	2332      	movs	r3, #50	; 0x32
 8001a86:	2202      	movs	r2, #2
 8001a88:	a903      	add	r1, sp, #12
 8001a8a:	0030      	movs	r0, r6
 8001a8c:	f7ff fe0c 	bl	80016a8 <HAL_UART_Transmit>
	  if (timer_updated_flag == 1) {
 8001a90:	4b32      	ldr	r3, [pc, #200]	; (8001b5c <main+0x270>)
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	2a01      	cmp	r2, #1
 8001a96:	d1fc      	bne.n	8001a92 <main+0x1a6>
		  timer_updated_flag = 0;
 8001a98:	466a      	mov	r2, sp
 8001a9a:	7912      	ldrb	r2, [r2, #4]
		  if (timer_value_shadow < timer_value) {
 8001a9c:	4930      	ldr	r1, [pc, #192]	; (8001b60 <main+0x274>)
		  timer_updated_flag = 0;
 8001a9e:	701a      	strb	r2, [r3, #0]
		  if (timer_value_shadow < timer_value) {
 8001aa0:	4a30      	ldr	r2, [pc, #192]	; (8001b64 <main+0x278>)
 8001aa2:	8810      	ldrh	r0, [r2, #0]
 8001aa4:	880b      	ldrh	r3, [r1, #0]
 8001aa6:	4298      	cmp	r0, r3
 8001aa8:	d226      	bcs.n	8001af8 <main+0x20c>
			  welding_timeout += 50;
 8001aaa:	8823      	ldrh	r3, [r4, #0]
 8001aac:	3332      	adds	r3, #50	; 0x32
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	8023      	strh	r3, [r4, #0]
			  if (welding_timeout > WELDING_TIMEOUT_MAX) {
 8001ab2:	23fa      	movs	r3, #250	; 0xfa
 8001ab4:	8820      	ldrh	r0, [r4, #0]
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	4298      	cmp	r0, r3
 8001aba:	d900      	bls.n	8001abe <main+0x1d2>
				  welding_timeout = WELDING_TIMEOUT_MIN;
 8001abc:	8023      	strh	r3, [r4, #0]
		  timer_value_shadow = timer_value;
 8001abe:	880b      	ldrh	r3, [r1, #0]
		  u8g2_FirstPage(&u8g2);
 8001ac0:	0028      	movs	r0, r5
		  timer_value_shadow = timer_value;
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	8013      	strh	r3, [r2, #0]
		  u8g2_FirstPage(&u8g2);
 8001ac6:	f000 f9d8 	bl	8001e7a <u8g2_FirstPage>
				test_struct_holder.screen_renderer[0](welding_timeout);
 8001aca:	8820      	ldrh	r0, [r4, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	b280      	uxth	r0, r0
 8001ad0:	4798      	blx	r3
				test_struct_holder.screen_renderer[1](0);
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4798      	blx	r3
			} while (u8g2_NextPage(&u8g2));
 8001ad8:	0028      	movs	r0, r5
 8001ada:	f000 f9dc 	bl	8001e96 <u8g2_NextPage>
 8001ade:	2800      	cmp	r0, #0
 8001ae0:	d1f3      	bne.n	8001aca <main+0x1de>
			sprintf (str, "%d \r\n", timer_value);
 8001ae2:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <main+0x274>)
 8001ae4:	4920      	ldr	r1, [pc, #128]	; (8001b68 <main+0x27c>)
 8001ae6:	881a      	ldrh	r2, [r3, #0]
 8001ae8:	a805      	add	r0, sp, #20
 8001aea:	b292      	uxth	r2, r2
 8001aec:	f001 f8b2 	bl	8002c54 <siprintf>
			HAL_UART_Transmit(&huart1, str, 10, 50);
 8001af0:	2332      	movs	r3, #50	; 0x32
 8001af2:	220a      	movs	r2, #10
 8001af4:	a905      	add	r1, sp, #20
 8001af6:	e7c8      	b.n	8001a8a <main+0x19e>
			  welding_timeout -= 50;
 8001af8:	8823      	ldrh	r3, [r4, #0]
 8001afa:	3b32      	subs	r3, #50	; 0x32
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	8023      	strh	r3, [r4, #0]
			  if (welding_timeout < WELDING_TIMEOUT_MIN) {
 8001b00:	8823      	ldrh	r3, [r4, #0]
 8001b02:	2b63      	cmp	r3, #99	; 0x63
 8001b04:	d8db      	bhi.n	8001abe <main+0x1d2>
				  welding_timeout = WELDING_TIMEOUT_MIN;
 8001b06:	2364      	movs	r3, #100	; 0x64
 8001b08:	e7d8      	b.n	8001abc <main+0x1d0>
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	200001cc 	.word	0x200001cc
 8001b10:	080017ad 	.word	0x080017ad
 8001b14:	08001775 	.word	0x08001775
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	200002d8 	.word	0x200002d8
 8001b20:	40012c00 	.word	0x40012c00
 8001b24:	200001dc 	.word	0x200001dc
 8001b28:	40005400 	.word	0x40005400
 8001b2c:	0000020b 	.word	0x0000020b
 8001b30:	20000298 	.word	0x20000298
 8001b34:	40000400 	.word	0x40000400
 8001b38:	0000ffff 	.word	0x0000ffff
 8001b3c:	20000228 	.word	0x20000228
 8001b40:	40013800 	.word	0x40013800
 8001b44:	200000b0 	.word	0x200000b0
 8001b48:	080017fd 	.word	0x080017fd
 8001b4c:	08001819 	.word	0x08001819
 8001b50:	08003d40 	.word	0x08003d40
 8001b54:	20000000 	.word	0x20000000
 8001b58:	080034bc 	.word	0x080034bc
 8001b5c:	200000a9 	.word	0x200000a9
 8001b60:	200000aa 	.word	0x200000aa
 8001b64:	200000ac 	.word	0x200000ac
 8001b68:	080034c2 	.word	0x080034c2

08001b6c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6c:	2001      	movs	r0, #1
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	; (8001b98 <HAL_MspInit+0x2c>)
{
 8001b70:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	6999      	ldr	r1, [r3, #24]
 8001b74:	4301      	orrs	r1, r0
 8001b76:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b78:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7a:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7c:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	4002      	ands	r2, r0
 8001b80:	9200      	str	r2, [sp, #0]
 8001b82:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b84:	69da      	ldr	r2, [r3, #28]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	61da      	str	r2, [r3, #28]
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	400b      	ands	r3, r1
 8001b8e:	9301      	str	r3, [sp, #4]
 8001b90:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b92:	b002      	add	sp, #8
 8001b94:	4770      	bx	lr
 8001b96:	46c0      	nop			; (mov r8, r8)
 8001b98:	40021000 	.word	0x40021000

08001b9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b9c:	b510      	push	{r4, lr}
 8001b9e:	0004      	movs	r4, r0
 8001ba0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba2:	2214      	movs	r2, #20
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	a803      	add	r0, sp, #12
 8001ba8:	f001 f84b 	bl	8002c42 <memset>
  if(hi2c->Instance==I2C1)
 8001bac:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <HAL_I2C_MspInit+0x64>)
 8001bae:	6822      	ldr	r2, [r4, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d122      	bne.n	8001bfa <HAL_I2C_MspInit+0x5e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb4:	2180      	movs	r1, #128	; 0x80
 8001bb6:	4c13      	ldr	r4, [pc, #76]	; (8001c04 <HAL_I2C_MspInit+0x68>)
 8001bb8:	0289      	lsls	r1, r1, #10
 8001bba:	6962      	ldr	r2, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbc:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	6162      	str	r2, [r4, #20]
 8001bc2:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc4:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	400b      	ands	r3, r1
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001bcc:	23c0      	movs	r3, #192	; 0xc0
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bd2:	2312      	movs	r3, #18
 8001bd4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd6:	3b11      	subs	r3, #17
 8001bd8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bda:	3302      	adds	r3, #2
 8001bdc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bde:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001be0:	3301      	adds	r3, #1
 8001be2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be4:	f7fe fbba 	bl	800035c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001be8:	2180      	movs	r1, #128	; 0x80
 8001bea:	69e2      	ldr	r2, [r4, #28]
 8001bec:	0389      	lsls	r1, r1, #14
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	61e2      	str	r2, [r4, #28]
 8001bf2:	69e3      	ldr	r3, [r4, #28]
 8001bf4:	400b      	ands	r3, r1
 8001bf6:	9302      	str	r3, [sp, #8]
 8001bf8:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bfa:	b008      	add	sp, #32
 8001bfc:	bd10      	pop	{r4, pc}
 8001bfe:	46c0      	nop			; (mov r8, r8)
 8001c00:	40005400 	.word	0x40005400
 8001c04:	40021000 	.word	0x40021000

08001c08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c08:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM1)
 8001c0a:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <HAL_TIM_Base_MspInit+0x30>)
 8001c0c:	6802      	ldr	r2, [r0, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d111      	bne.n	8001c36 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c12:	2080      	movs	r0, #128	; 0x80
 8001c14:	4a09      	ldr	r2, [pc, #36]	; (8001c3c <HAL_TIM_Base_MspInit+0x34>)
 8001c16:	0100      	lsls	r0, r0, #4
 8001c18:	6991      	ldr	r1, [r2, #24]
 8001c1a:	4301      	orrs	r1, r0
 8001c1c:	6191      	str	r1, [r2, #24]
 8001c1e:	6993      	ldr	r3, [r2, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001c20:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c22:	4003      	ands	r3, r0
 8001c24:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001c26:	200d      	movs	r0, #13
 8001c28:	0011      	movs	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c2a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001c2c:	f7fe fb42 	bl	80002b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001c30:	200d      	movs	r0, #13
 8001c32:	f7fe fb6f 	bl	8000314 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c36:	bd07      	pop	{r0, r1, r2, pc}
 8001c38:	40012c00 	.word	0x40012c00
 8001c3c:	40021000 	.word	0x40021000

08001c40 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c40:	b510      	push	{r4, lr}
 8001c42:	0004      	movs	r4, r0
 8001c44:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c46:	2214      	movs	r2, #20
 8001c48:	2100      	movs	r1, #0
 8001c4a:	a803      	add	r0, sp, #12
 8001c4c:	f000 fff9 	bl	8002c42 <memset>
  if(htim_encoder->Instance==TIM3)
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <HAL_TIM_Encoder_MspInit+0x68>)
 8001c52:	6822      	ldr	r2, [r4, #0]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d124      	bne.n	8001ca2 <HAL_TIM_Encoder_MspInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c58:	2202      	movs	r2, #2
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5a:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c5c:	4b13      	ldr	r3, [pc, #76]	; (8001cac <HAL_TIM_Encoder_MspInit+0x6c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5e:	0280      	lsls	r0, r0, #10
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c60:	69d9      	ldr	r1, [r3, #28]
 8001c62:	4311      	orrs	r1, r2
 8001c64:	61d9      	str	r1, [r3, #28]
 8001c66:	69d9      	ldr	r1, [r3, #28]
 8001c68:	4011      	ands	r1, r2
 8001c6a:	9101      	str	r1, [sp, #4]
 8001c6c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	6959      	ldr	r1, [r3, #20]
 8001c70:	4301      	orrs	r1, r0
 8001c72:	6159      	str	r1, [r3, #20]
 8001c74:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = ENCODER_3_Pin|ENCODER_2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c76:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c78:	4003      	ands	r3, r0
 8001c7a:	9302      	str	r3, [sp, #8]
 8001c7c:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7e:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = ENCODER_3_Pin|ENCODER_2_Pin;
 8001c80:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c82:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = ENCODER_3_Pin|ENCODER_2_Pin;
 8001c84:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c86:	3bbf      	subs	r3, #191	; 0xbf
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c8a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001c8c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8e:	f7fe fb65 	bl	800035c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2010      	movs	r0, #16
 8001c96:	0011      	movs	r1, r2
 8001c98:	f7fe fb0c 	bl	80002b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c9c:	2010      	movs	r0, #16
 8001c9e:	f7fe fb39 	bl	8000314 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ca2:	b008      	add	sp, #32
 8001ca4:	bd10      	pop	{r4, pc}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	40000400 	.word	0x40000400
 8001cac:	40021000 	.word	0x40021000

08001cb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb0:	b510      	push	{r4, lr}
 8001cb2:	0004      	movs	r4, r0
 8001cb4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb6:	2214      	movs	r2, #20
 8001cb8:	2100      	movs	r1, #0
 8001cba:	a803      	add	r0, sp, #12
 8001cbc:	f000 ffc1 	bl	8002c42 <memset>
  if(huart->Instance==USART1)
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <HAL_UART_MspInit+0x5c>)
 8001cc2:	6822      	ldr	r2, [r4, #0]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d11f      	bne.n	8001d08 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cc8:	2080      	movs	r0, #128	; 0x80
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <HAL_UART_MspInit+0x60>)
 8001ccc:	01c0      	lsls	r0, r0, #7
 8001cce:	6999      	ldr	r1, [r3, #24]
 8001cd0:	4301      	orrs	r1, r0
 8001cd2:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cd6:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd8:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cda:	4002      	ands	r2, r0
 8001cdc:	9201      	str	r2, [sp, #4]
 8001cde:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce0:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce2:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	615a      	str	r2, [r3, #20]
 8001ce8:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cea:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cec:	400b      	ands	r3, r1
 8001cee:	9302      	str	r3, [sp, #8]
 8001cf0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cf2:	230c      	movs	r3, #12
 8001cf4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	3b0a      	subs	r3, #10
 8001cf8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfe:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001d00:	3b02      	subs	r3, #2
 8001d02:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d04:	f7fe fb2a 	bl	800035c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d08:	b008      	add	sp, #32
 8001d0a:	bd10      	pop	{r4, pc}
 8001d0c:	40013800 	.word	0x40013800
 8001d10:	40021000 	.word	0x40021000

08001d14 <NMI_Handler>:
 8001d14:	4770      	bx	lr

08001d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d16:	e7fe      	b.n	8001d16 <HardFault_Handler>

08001d18 <SVC_Handler>:
 8001d18:	4770      	bx	lr

08001d1a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d1a:	4770      	bx	lr

08001d1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d1c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1e:	f7fe faab 	bl	8000278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d22:	bd10      	pop	{r4, pc}

08001d24 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001d24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d26:	4802      	ldr	r0, [pc, #8]	; (8001d30 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 8001d28:	f7ff f92d 	bl	8000f86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001d2c:	bd10      	pop	{r4, pc}
 8001d2e:	46c0      	nop			; (mov r8, r8)
 8001d30:	200002d8 	.word	0x200002d8

08001d34 <TIM3_IRQHandler>:
  */
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

	timer_updated_flag = 1;
 8001d34:	2201      	movs	r2, #1
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <TIM3_IRQHandler+0x1c>)
	timer_value = __HAL_TIM_GET_COUNTER(&htim3);
 8001d38:	4806      	ldr	r0, [pc, #24]	; (8001d54 <TIM3_IRQHandler+0x20>)
{
 8001d3a:	b510      	push	{r4, lr}
	timer_updated_flag = 1;
 8001d3c:	701a      	strb	r2, [r3, #0]
	timer_value = __HAL_TIM_GET_COUNTER(&htim3);
 8001d3e:	6803      	ldr	r3, [r0, #0]
 8001d40:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <TIM3_IRQHandler+0x24>)
 8001d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	8013      	strh	r3, [r2, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d48:	f7ff f91d 	bl	8000f86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d4c:	bd10      	pop	{r4, pc}
 8001d4e:	46c0      	nop			; (mov r8, r8)
 8001d50:	200000a9 	.word	0x200000a9
 8001d54:	20000298 	.word	0x20000298
 8001d58:	200000aa 	.word	0x200000aa

08001d5c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d5c:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <_sbrk+0x2c>)
{
 8001d5e:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8001d60:	6819      	ldr	r1, [r3, #0]
{
 8001d62:	0002      	movs	r2, r0
	if (heap_end == 0)
 8001d64:	2900      	cmp	r1, #0
 8001d66:	d101      	bne.n	8001d6c <_sbrk+0x10>
		heap_end = &end;
 8001d68:	4908      	ldr	r1, [pc, #32]	; (8001d8c <_sbrk+0x30>)
 8001d6a:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001d6c:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001d6e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001d70:	1882      	adds	r2, r0, r2
 8001d72:	428a      	cmp	r2, r1
 8001d74:	d906      	bls.n	8001d84 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001d76:	f000 ff31 	bl	8002bdc <__errno>
 8001d7a:	230c      	movs	r3, #12
 8001d7c:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001d7e:	2001      	movs	r0, #1
 8001d80:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8001d82:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8001d84:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8001d86:	e7fc      	b.n	8001d82 <_sbrk+0x26>
 8001d88:	20000138 	.word	0x20000138
 8001d8c:	2000031c 	.word	0x2000031c

08001d90 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001d90:	2101      	movs	r1, #1
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001d94:	4811      	ldr	r0, [pc, #68]	; (8001ddc <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001d9c:	685a      	ldr	r2, [r3, #4]
 8001d9e:	4002      	ands	r2, r0
 8001da0:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	480e      	ldr	r0, [pc, #56]	; (8001de0 <SystemInit+0x50>)
 8001da6:	4002      	ands	r2, r0
 8001da8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	480d      	ldr	r0, [pc, #52]	; (8001de4 <SystemInit+0x54>)
 8001dae:	4002      	ands	r2, r0
 8001db0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	480c      	ldr	r0, [pc, #48]	; (8001de8 <SystemInit+0x58>)
 8001db6:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001db8:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001dba:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dbe:	4382      	bics	r2, r0
 8001dc0:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8001dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dc4:	4809      	ldr	r0, [pc, #36]	; (8001dec <SystemInit+0x5c>)
 8001dc6:	4002      	ands	r2, r0
 8001dc8:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001dca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dcc:	438a      	bics	r2, r1
 8001dce:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]

}
 8001dd4:	4770      	bx	lr
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	08ffb80c 	.word	0x08ffb80c
 8001de0:	fef6ffff 	.word	0xfef6ffff
 8001de4:	fffbffff 	.word	0xfffbffff
 8001de8:	ffc0ffff 	.word	0xffc0ffff
 8001dec:	fffffeec 	.word	0xfffffeec

08001df0 <u8g2_send_buffer>:
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
  src_max = u8g2->tile_buf_height;
 8001df0:	0003      	movs	r3, r0
{
 8001df2:	b5f0      	push	{r4, r5, r6, r7, lr}
  src_max = u8g2->tile_buf_height;
 8001df4:	333c      	adds	r3, #60	; 0x3c
 8001df6:	781b      	ldrb	r3, [r3, #0]
{
 8001df8:	b085      	sub	sp, #20
  src_max = u8g2->tile_buf_height;
 8001dfa:	9302      	str	r3, [sp, #8]
  dest_row = u8g2->tile_curr_row;
 8001dfc:	0003      	movs	r3, r0
{
 8001dfe:	0005      	movs	r5, r0
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001e00:	2600      	movs	r6, #0
  dest_row = u8g2->tile_curr_row;
 8001e02:	333d      	adds	r3, #61	; 0x3d
 8001e04:	781f      	ldrb	r7, [r3, #0]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001e06:	6803      	ldr	r3, [r0, #0]
 8001e08:	7c5b      	ldrb	r3, [r3, #17]
 8001e0a:	9303      	str	r3, [sp, #12]
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001e0c:	682b      	ldr	r3, [r5, #0]
  offset = src_tile_row;
 8001e0e:	b2b0      	uxth	r0, r6
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001e10:	7c1b      	ldrb	r3, [r3, #16]
 8001e12:	b2f4      	uxtb	r4, r6
  offset *= 8;
 8001e14:	00d9      	lsls	r1, r3, #3
 8001e16:	4341      	muls	r1, r0
  ptr += offset;
 8001e18:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8001e1a:	b289      	uxth	r1, r1
 8001e1c:	1841      	adds	r1, r0, r1
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001e1e:	193a      	adds	r2, r7, r4
 8001e20:	9100      	str	r1, [sp, #0]
 8001e22:	b2d2      	uxtb	r2, r2
 8001e24:	2100      	movs	r1, #0
 8001e26:	0028      	movs	r0, r5
 8001e28:	f000 fe58 	bl	8002adc <u8x8_DrawTile>
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
    src_row++;
    dest_row++;
  } while( src_row < src_max && dest_row < dest_max );
 8001e2c:	3401      	adds	r4, #1
 8001e2e:	9b02      	ldr	r3, [sp, #8]
 8001e30:	b2e4      	uxtb	r4, r4
 8001e32:	42a3      	cmp	r3, r4
 8001e34:	d905      	bls.n	8001e42 <u8g2_send_buffer+0x52>
 8001e36:	3601      	adds	r6, #1
 8001e38:	19bb      	adds	r3, r7, r6
 8001e3a:	9a03      	ldr	r2, [sp, #12]
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d8e4      	bhi.n	8001e0c <u8g2_send_buffer+0x1c>
}
 8001e42:	b005      	add	sp, #20
 8001e44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e46 <u8g2_ClearBuffer>:
{
 8001e46:	b510      	push	{r4, lr}
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001e48:	6803      	ldr	r3, [r0, #0]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001e4a:	2100      	movs	r1, #0
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001e4c:	7c1a      	ldrb	r2, [r3, #16]
  cnt *= u8g2->tile_buf_height;
 8001e4e:	0003      	movs	r3, r0
 8001e50:	333c      	adds	r3, #60	; 0x3c
 8001e52:	781b      	ldrb	r3, [r3, #0]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001e54:	6b80      	ldr	r0, [r0, #56]	; 0x38
  cnt *= 8;
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	435a      	muls	r2, r3
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001e5a:	f000 fef2 	bl	8002c42 <memset>
}
 8001e5e:	bd10      	pop	{r4, pc}

08001e60 <u8g2_SetBufferCurrTileRow>:
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
  u8g2->tile_curr_row = row;
 8001e60:	0003      	movs	r3, r0
{
 8001e62:	b510      	push	{r4, lr}
 8001e64:	0004      	movs	r4, r0
  u8g2->tile_curr_row = row;
 8001e66:	333d      	adds	r3, #61	; 0x3d
 8001e68:	7019      	strb	r1, [r3, #0]
  u8g2->cb->update_dimension(u8g2);
 8001e6a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8001e70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e72:	0020      	movs	r0, r4
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	4798      	blx	r3
}
 8001e78:	bd10      	pop	{r4, pc}

08001e7a <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
  if ( u8g2->is_auto_page_clear )
 8001e7a:	0003      	movs	r3, r0
{
 8001e7c:	b510      	push	{r4, lr}
  if ( u8g2->is_auto_page_clear )
 8001e7e:	3387      	adds	r3, #135	; 0x87
 8001e80:	781b      	ldrb	r3, [r3, #0]
{
 8001e82:	0004      	movs	r4, r0
  if ( u8g2->is_auto_page_clear )
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <u8g2_FirstPage+0x12>
  {
    u8g2_ClearBuffer(u8g2);
 8001e88:	f7ff ffdd 	bl	8001e46 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	0020      	movs	r0, r4
 8001e90:	f7ff ffe6 	bl	8001e60 <u8g2_SetBufferCurrTileRow>
}
 8001e94:	bd10      	pop	{r4, pc}

08001e96 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001e96:	b570      	push	{r4, r5, r6, lr}
 8001e98:	0004      	movs	r4, r0
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001e9a:	f7ff ffa9 	bl	8001df0 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001e9e:	0023      	movs	r3, r4
 8001ea0:	333d      	adds	r3, #61	; 0x3d
 8001ea2:	781d      	ldrb	r5, [r3, #0]
  row += u8g2->tile_buf_height;
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	18ed      	adds	r5, r5, r3
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8001eaa:	6823      	ldr	r3, [r4, #0]
  row += u8g2->tile_buf_height;
 8001eac:	b2ed      	uxtb	r5, r5
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8001eae:	7c5b      	ldrb	r3, [r3, #17]
 8001eb0:	42ab      	cmp	r3, r5
 8001eb2:	d804      	bhi.n	8001ebe <u8g2_NextPage+0x28>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8001eb4:	0020      	movs	r0, r4
 8001eb6:	f000 fe33 	bl	8002b20 <u8x8_RefreshDisplay>
    return 0;
 8001eba:	2000      	movs	r0, #0
  {
    u8g2_ClearBuffer(u8g2);
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
  return 1;
}
 8001ebc:	bd70      	pop	{r4, r5, r6, pc}
  if ( u8g2->is_auto_page_clear )
 8001ebe:	0023      	movs	r3, r4
 8001ec0:	3387      	adds	r3, #135	; 0x87
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d002      	beq.n	8001ece <u8g2_NextPage+0x38>
    u8g2_ClearBuffer(u8g2);
 8001ec8:	0020      	movs	r0, r4
 8001eca:	f7ff ffbc 	bl	8001e46 <u8g2_ClearBuffer>
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8001ece:	0020      	movs	r0, r4
 8001ed0:	0029      	movs	r1, r5
 8001ed2:	f7ff ffc5 	bl	8001e60 <u8g2_SetBufferCurrTileRow>
  return 1;
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	e7f0      	b.n	8001ebc <u8g2_NextPage+0x26>
	...

08001edc <u8g2_m_16_4_1>:
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 1;
  return 0;
  #else
  static uint8_t buf[128];
  *page_cnt = 1;
 8001edc:	2301      	movs	r3, #1
 8001ede:	7003      	strb	r3, [r0, #0]
  return buf;
  #endif
}
 8001ee0:	4800      	ldr	r0, [pc, #0]	; (8001ee4 <u8g2_m_16_4_1+0x8>)
 8001ee2:	4770      	bx	lr
 8001ee4:	2000013c 	.word	0x2000013c

08001ee8 <u8g2_Setup_ssd1306_i2c_128x32_univision_1>:
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 */
/* ssd1306 1 */
void u8g2_Setup_ssd1306_i2c_128x32_univision_1(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001ee8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x32_univision, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_4_1(&tile_buf_height);
 8001eea:	250f      	movs	r5, #15
{
 8001eec:	000e      	movs	r6, r1
  buf = u8g2_m_16_4_1(&tile_buf_height);
 8001eee:	446d      	add	r5, sp
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x32_univision, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	4908      	ldr	r1, [pc, #32]	; (8001f14 <u8g2_Setup_ssd1306_i2c_128x32_univision_1+0x2c>)
 8001ef4:	0013      	movs	r3, r2
 8001ef6:	4a08      	ldr	r2, [pc, #32]	; (8001f18 <u8g2_Setup_ssd1306_i2c_128x32_univision_1+0x30>)
{
 8001ef8:	0004      	movs	r4, r0
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x32_univision, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 8001efa:	f000 fe35 	bl	8002b68 <u8x8_Setup>
  buf = u8g2_m_16_4_1(&tile_buf_height);
 8001efe:	0028      	movs	r0, r5
 8001f00:	f7ff ffec 	bl	8001edc <u8g2_m_16_4_1>
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8001f04:	782a      	ldrb	r2, [r5, #0]
  buf = u8g2_m_16_4_1(&tile_buf_height);
 8001f06:	0001      	movs	r1, r0
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8001f08:	9600      	str	r6, [sp, #0]
 8001f0a:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <u8g2_Setup_ssd1306_i2c_128x32_univision_1+0x34>)
 8001f0c:	0020      	movs	r0, r4
 8001f0e:	f000 fc21 	bl	8002754 <u8g2_SetupBuffer>
}
 8001f12:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8001f14:	08002a59 	.word	0x08002a59
 8001f18:	080028bd 	.word	0x080028bd
 8001f1c:	08002587 	.word	0x08002587

08001f20 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 8001f20:	1841      	adds	r1, r0, r1
    pos = u8x8_pgm_read( font );
 8001f22:	7808      	ldrb	r0, [r1, #0]
    font++;
    pos <<= 8;
    pos += u8x8_pgm_read( font);
 8001f24:	784b      	ldrb	r3, [r1, #1]
    pos <<= 8;
 8001f26:	0200      	lsls	r0, r0, #8
    pos += u8x8_pgm_read( font);
 8001f28:	18c0      	adds	r0, r0, r3
    return pos;
 8001f2a:	b280      	uxth	r0, r0
}
 8001f2c:	4770      	bx	lr

08001f2e <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8001f2e:	b520      	push	{r5, lr}
 8001f30:	0005      	movs	r5, r0
  {
    case 0:
      dy += y;
      break;
    case 1:
      dy += x;
 8001f32:	1840      	adds	r0, r0, r1
 8001f34:	b2c0      	uxtb	r0, r0
  switch(dir)
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d009      	beq.n	8001f4e <u8g2_add_vector_y+0x20>
      dy += y;
 8001f3a:	18a8      	adds	r0, r5, r2
 8001f3c:	b2c0      	uxtb	r0, r0
  switch(dir)
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d005      	beq.n	8001f4e <u8g2_add_vector_y+0x20>
      break;
    case 2:
      dy -= y;
 8001f42:	1aaa      	subs	r2, r5, r2
 8001f44:	b2d0      	uxtb	r0, r2
  switch(dir)
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d001      	beq.n	8001f4e <u8g2_add_vector_y+0x20>
      break;
    default:
      dy -= x;
 8001f4a:	1a68      	subs	r0, r5, r1
 8001f4c:	b2c0      	uxtb	r0, r0
      break;      
  }
  return dy;
}
 8001f4e:	bd20      	pop	{r5, pc}

08001f50 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001f50:	b520      	push	{r5, lr}
  {
    case 0:
      dx += x;
      break;
    case 1:
      dx -= y;
 8001f52:	1a85      	subs	r5, r0, r2
 8001f54:	b2ed      	uxtb	r5, r5
  switch(dir)
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d009      	beq.n	8001f6e <u8g2_add_vector_x+0x1e>
      dx += x;
 8001f5a:	1845      	adds	r5, r0, r1
 8001f5c:	b2ed      	uxtb	r5, r5
  switch(dir)
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d005      	beq.n	8001f6e <u8g2_add_vector_x+0x1e>
      break;
    case 2:
      dx -= x;
 8001f62:	1a41      	subs	r1, r0, r1
 8001f64:	b2cd      	uxtb	r5, r1
  switch(dir)
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d001      	beq.n	8001f6e <u8g2_add_vector_x+0x1e>
      break;
    default:
      dx += y;
 8001f6a:	1880      	adds	r0, r0, r2
 8001f6c:	b2c5      	uxtb	r5, r0
      break;      
  }
  return dx;
}
 8001f6e:	0028      	movs	r0, r5
 8001f70:	bd20      	pop	{r5, pc}

08001f72 <u8g2_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
  return 0;
}
 8001f72:	2000      	movs	r0, #0
 8001f74:	4770      	bx	lr

08001f76 <u8g2_read_font_info>:
{
 8001f76:	b570      	push	{r4, r5, r6, lr}
  return u8x8_pgm_read( font );  
 8001f78:	780b      	ldrb	r3, [r1, #0]
{
 8001f7a:	000d      	movs	r5, r1
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8001f7c:	7003      	strb	r3, [r0, #0]
  return u8x8_pgm_read( font );  
 8001f7e:	784b      	ldrb	r3, [r1, #1]
{
 8001f80:	0004      	movs	r4, r0
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8001f82:	7043      	strb	r3, [r0, #1]
  return u8x8_pgm_read( font );  
 8001f84:	788b      	ldrb	r3, [r1, #2]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8001f86:	7083      	strb	r3, [r0, #2]
  return u8x8_pgm_read( font );  
 8001f88:	78cb      	ldrb	r3, [r1, #3]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8001f8a:	70c3      	strb	r3, [r0, #3]
  return u8x8_pgm_read( font );  
 8001f8c:	790b      	ldrb	r3, [r1, #4]
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8001f8e:	7103      	strb	r3, [r0, #4]
  return u8x8_pgm_read( font );  
 8001f90:	794b      	ldrb	r3, [r1, #5]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8001f92:	7143      	strb	r3, [r0, #5]
  return u8x8_pgm_read( font );  
 8001f94:	798b      	ldrb	r3, [r1, #6]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8001f96:	7183      	strb	r3, [r0, #6]
  return u8x8_pgm_read( font );  
 8001f98:	79cb      	ldrb	r3, [r1, #7]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8001f9a:	71c3      	strb	r3, [r0, #7]
  return u8x8_pgm_read( font );  
 8001f9c:	7a0b      	ldrb	r3, [r1, #8]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8001f9e:	7203      	strb	r3, [r0, #8]
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8001fa0:	7a4b      	ldrb	r3, [r1, #9]
 8001fa2:	7243      	strb	r3, [r0, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8001fa4:	7a8b      	ldrb	r3, [r1, #10]
 8001fa6:	7283      	strb	r3, [r0, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8001fa8:	7acb      	ldrb	r3, [r1, #11]
 8001faa:	72c3      	strb	r3, [r0, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8001fac:	7b0b      	ldrb	r3, [r1, #12]
 8001fae:	7303      	strb	r3, [r0, #12]
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8001fb0:	7b4b      	ldrb	r3, [r1, #13]
 8001fb2:	7343      	strb	r3, [r0, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8001fb4:	7b8b      	ldrb	r3, [r1, #14]
 8001fb6:	7383      	strb	r3, [r0, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8001fb8:	7bcb      	ldrb	r3, [r1, #15]
 8001fba:	73c3      	strb	r3, [r0, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001fbc:	7c0b      	ldrb	r3, [r1, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001fbe:	2111      	movs	r1, #17
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001fc0:	7403      	strb	r3, [r0, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001fc2:	0028      	movs	r0, r5
 8001fc4:	f7ff ffac 	bl	8001f20 <u8g2_font_get_word>
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001fc8:	2113      	movs	r1, #19
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001fca:	8260      	strh	r0, [r4, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001fcc:	0028      	movs	r0, r5
 8001fce:	f7ff ffa7 	bl	8001f20 <u8g2_font_get_word>
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8001fd2:	2115      	movs	r1, #21
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001fd4:	82a0      	strh	r0, [r4, #20]
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8001fd6:	0028      	movs	r0, r5
 8001fd8:	f7ff ffa2 	bl	8001f20 <u8g2_font_get_word>
 8001fdc:	82e0      	strh	r0, [r4, #22]
}
 8001fde:	bd70      	pop	{r4, r5, r6, pc}

08001fe0 <u8g2_font_decode_get_unsigned_bits>:
{
 8001fe0:	b570      	push	{r4, r5, r6, lr}
  val = u8x8_pgm_read( f->decode_ptr );  
 8001fe2:	6804      	ldr	r4, [r0, #0]
  uint8_t bit_pos = f->decode_bit_pos;
 8001fe4:	7a86      	ldrb	r6, [r0, #10]
  val >>= bit_pos;
 8001fe6:	7825      	ldrb	r5, [r4, #0]
  bit_pos_plus_cnt += cnt;
 8001fe8:	1872      	adds	r2, r6, r1
  val >>= bit_pos;
 8001fea:	4135      	asrs	r5, r6
  bit_pos_plus_cnt += cnt;
 8001fec:	b2d2      	uxtb	r2, r2
  val >>= bit_pos;
 8001fee:	b2eb      	uxtb	r3, r5
  if ( bit_pos_plus_cnt >= 8 )
 8001ff0:	2a07      	cmp	r2, #7
 8001ff2:	d90a      	bls.n	800200a <u8g2_font_decode_get_unsigned_bits+0x2a>
    f->decode_ptr++;
 8001ff4:	1c63      	adds	r3, r4, #1
 8001ff6:	6003      	str	r3, [r0, #0]
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001ff8:	7863      	ldrb	r3, [r4, #1]
    s -= bit_pos;
 8001ffa:	2408      	movs	r4, #8
 8001ffc:	1ba4      	subs	r4, r4, r6
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001ffe:	b2e4      	uxtb	r4, r4
 8002000:	40a3      	lsls	r3, r4
    bit_pos_plus_cnt -= 8;
 8002002:	3a08      	subs	r2, #8
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8002004:	432b      	orrs	r3, r5
 8002006:	b2db      	uxtb	r3, r3
    bit_pos_plus_cnt -= 8;
 8002008:	b2d2      	uxtb	r2, r2
  f->decode_bit_pos = bit_pos_plus_cnt;
 800200a:	7282      	strb	r2, [r0, #10]
  val &= (1U<<cnt)-1;
 800200c:	2001      	movs	r0, #1
 800200e:	4088      	lsls	r0, r1
 8002010:	3801      	subs	r0, #1
  return val;
 8002012:	4018      	ands	r0, r3
}
 8002014:	bd70      	pop	{r4, r5, r6, pc}

08002016 <u8g2_font_setup_decode>:
{
 8002016:	b570      	push	{r4, r5, r6, lr}
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002018:	0004      	movs	r4, r0
  decode->decode_bit_pos = 0;
 800201a:	2300      	movs	r3, #0
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800201c:	3458      	adds	r4, #88	; 0x58
  decode->decode_ptr = glyph_data;
 800201e:	6581      	str	r1, [r0, #88]	; 0x58
  decode->decode_bit_pos = 0;
 8002020:	72a3      	strb	r3, [r4, #10]
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8002022:	0003      	movs	r3, r0
{
 8002024:	0005      	movs	r5, r0
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8002026:	336c      	adds	r3, #108	; 0x6c
 8002028:	7819      	ldrb	r1, [r3, #0]
 800202a:	0020      	movs	r0, r4
 800202c:	f7ff ffd8 	bl	8001fe0 <u8g2_font_decode_get_unsigned_bits>
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002030:	002b      	movs	r3, r5
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8002032:	7220      	strb	r0, [r4, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002034:	336d      	adds	r3, #109	; 0x6d
 8002036:	7819      	ldrb	r1, [r3, #0]
 8002038:	0020      	movs	r0, r4
 800203a:	f7ff ffd1 	bl	8001fe0 <u8g2_font_decode_get_unsigned_bits>
  decode->fg_color = u8g2->draw_color;
 800203e:	3586      	adds	r5, #134	; 0x86
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002040:	7260      	strb	r0, [r4, #9]
  decode->fg_color = u8g2->draw_color;
 8002042:	782b      	ldrb	r3, [r5, #0]
 8002044:	7323      	strb	r3, [r4, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8002046:	425a      	negs	r2, r3
 8002048:	4153      	adcs	r3, r2
 800204a:	7363      	strb	r3, [r4, #13]
}
 800204c:	bd70      	pop	{r4, r5, r6, pc}

0800204e <u8g2_font_decode_get_signed_bits>:
{
 800204e:	b510      	push	{r4, lr}
 8002050:	000c      	movs	r4, r1
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8002052:	f7ff ffc5 	bl	8001fe0 <u8g2_font_decode_get_unsigned_bits>
  d <<= cnt;
 8002056:	2301      	movs	r3, #1
  cnt--;
 8002058:	3c01      	subs	r4, #1
  d <<= cnt;
 800205a:	b2e4      	uxtb	r4, r4
 800205c:	40a3      	lsls	r3, r4
  v -= d;
 800205e:	1ac0      	subs	r0, r0, r3
  return v;
 8002060:	b240      	sxtb	r0, r0
}
 8002062:	bd10      	pop	{r4, pc}

08002064 <u8g2_font_decode_len>:
  lx = decode->x;
 8002064:	0003      	movs	r3, r0
{
 8002066:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002068:	0004      	movs	r4, r0
 800206a:	000f      	movs	r7, r1
 800206c:	b08d      	sub	sp, #52	; 0x34
 800206e:	920b      	str	r2, [sp, #44]	; 0x2c
  lx = decode->x;
 8002070:	3358      	adds	r3, #88	; 0x58
 8002072:	799a      	ldrb	r2, [r3, #6]
 8002074:	9203      	str	r2, [sp, #12]
  ly = decode->y;
 8002076:	79db      	ldrb	r3, [r3, #7]
 8002078:	9306      	str	r3, [sp, #24]
    rem = decode->glyph_width;
 800207a:	0025      	movs	r5, r4
 800207c:	3558      	adds	r5, #88	; 0x58
 800207e:	7a2b      	ldrb	r3, [r5, #8]
    rem -= lx;
 8002080:	9a03      	ldr	r2, [sp, #12]
 8002082:	1a9b      	subs	r3, r3, r2
 8002084:	b2db      	uxtb	r3, r3
 8002086:	9304      	str	r3, [sp, #16]
 8002088:	9a04      	ldr	r2, [sp, #16]
 800208a:	1c3b      	adds	r3, r7, #0
 800208c:	4297      	cmp	r7, r2
 800208e:	d901      	bls.n	8002094 <u8g2_font_decode_len+0x30>
 8002090:	466b      	mov	r3, sp
 8002092:	7c1b      	ldrb	r3, [r3, #16]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	9308      	str	r3, [sp, #32]
    y = decode->target_y;
 8002098:	796b      	ldrb	r3, [r5, #5]
    x = decode->target_x;
 800209a:	7928      	ldrb	r0, [r5, #4]
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800209c:	260c      	movs	r6, #12
    y = decode->target_y;
 800209e:	930a      	str	r3, [sp, #40]	; 0x28
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80020a0:	466b      	mov	r3, sp
 80020a2:	579e      	ldrsb	r6, [r3, r6]
 80020a4:	7e1b      	ldrb	r3, [r3, #24]
 80020a6:	0031      	movs	r1, r6
 80020a8:	b25b      	sxtb	r3, r3
 80020aa:	9307      	str	r3, [sp, #28]
 80020ac:	7bab      	ldrb	r3, [r5, #14]
 80020ae:	9a07      	ldr	r2, [sp, #28]
 80020b0:	9305      	str	r3, [sp, #20]
 80020b2:	f7ff ff4d 	bl	8001f50 <u8g2_add_vector_x>
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80020b6:	9b05      	ldr	r3, [sp, #20]
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80020b8:	9009      	str	r0, [sp, #36]	; 0x24
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80020ba:	9a07      	ldr	r2, [sp, #28]
 80020bc:	0031      	movs	r1, r6
 80020be:	980a      	ldr	r0, [sp, #40]	; 0x28
 80020c0:	f7ff ff35 	bl	8001f2e <u8g2_add_vector_y>
    if ( is_foreground )
 80020c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80020c6:	0002      	movs	r2, r0
    if ( is_foreground )
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d016      	beq.n	80020fa <u8g2_font_decode_len+0x96>
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80020cc:	7b29      	ldrb	r1, [r5, #12]
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80020ce:	0023      	movs	r3, r4
 80020d0:	3386      	adds	r3, #134	; 0x86
 80020d2:	7019      	strb	r1, [r3, #0]
      u8g2_DrawHVLine(u8g2, 
 80020d4:	9b05      	ldr	r3, [sp, #20]
 80020d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	0020      	movs	r0, r4
 80020dc:	9b08      	ldr	r3, [sp, #32]
 80020de:	f000 f9ba 	bl	8002456 <u8g2_DrawHVLine>
    if ( cnt < rem )
 80020e2:	9b04      	ldr	r3, [sp, #16]
 80020e4:	429f      	cmp	r7, r3
 80020e6:	d30d      	bcc.n	8002104 <u8g2_font_decode_len+0xa0>
    cnt -= rem;
 80020e8:	1aff      	subs	r7, r7, r3
    ly++;
 80020ea:	9b06      	ldr	r3, [sp, #24]
    cnt -= rem;
 80020ec:	b2ff      	uxtb	r7, r7
    ly++;
 80020ee:	3301      	adds	r3, #1
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	9306      	str	r3, [sp, #24]
    lx = 0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	9303      	str	r3, [sp, #12]
    rem = decode->glyph_width;
 80020f8:	e7bf      	b.n	800207a <u8g2_font_decode_len+0x16>
    else if ( decode->is_transparent == 0 )    
 80020fa:	7aeb      	ldrb	r3, [r5, #11]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1f0      	bne.n	80020e2 <u8g2_font_decode_len+0x7e>
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8002100:	7b69      	ldrb	r1, [r5, #13]
 8002102:	e7e4      	b.n	80020ce <u8g2_font_decode_len+0x6a>
  lx += cnt;
 8002104:	9b03      	ldr	r3, [sp, #12]
  decode->x = lx;
 8002106:	3458      	adds	r4, #88	; 0x58
  lx += cnt;
 8002108:	18fb      	adds	r3, r7, r3
  decode->x = lx;
 800210a:	71a3      	strb	r3, [r4, #6]
  decode->y = ly;
 800210c:	466b      	mov	r3, sp
 800210e:	7f1b      	ldrb	r3, [r3, #28]
 8002110:	71e3      	strb	r3, [r4, #7]
}
 8002112:	b00d      	add	sp, #52	; 0x34
 8002114:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002116 <u8g2_font_decode_glyph>:
{
 8002116:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002118:	0004      	movs	r4, r0
 800211a:	b08b      	sub	sp, #44	; 0x2c
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800211c:	0007      	movs	r7, r0
  u8g2_font_setup_decode(u8g2, glyph_data);
 800211e:	f7ff ff7a 	bl	8002016 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8002122:	0023      	movs	r3, r4
 8002124:	3361      	adds	r3, #97	; 0x61
 8002126:	781b      	ldrb	r3, [r3, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002128:	3758      	adds	r7, #88	; 0x58
  h = u8g2->font_decode.glyph_height;
 800212a:	b25b      	sxtb	r3, r3
 800212c:	9306      	str	r3, [sp, #24]
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800212e:	0023      	movs	r3, r4
 8002130:	336e      	adds	r3, #110	; 0x6e
 8002132:	7819      	ldrb	r1, [r3, #0]
 8002134:	0038      	movs	r0, r7
 8002136:	f7ff ff8a 	bl	800204e <u8g2_font_decode_get_signed_bits>
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800213a:	0023      	movs	r3, r4
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800213c:	9008      	str	r0, [sp, #32]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800213e:	336f      	adds	r3, #111	; 0x6f
 8002140:	7819      	ldrb	r1, [r3, #0]
 8002142:	0038      	movs	r0, r7
 8002144:	f7ff ff83 	bl	800204e <u8g2_font_decode_get_signed_bits>
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8002148:	0023      	movs	r3, r4
 800214a:	3370      	adds	r3, #112	; 0x70
 800214c:	7819      	ldrb	r1, [r3, #0]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800214e:	0005      	movs	r5, r0
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8002150:	0038      	movs	r0, r7
 8002152:	f7ff ff7c 	bl	800204e <u8g2_font_decode_get_signed_bits>
  if ( decode->glyph_width > 0 )
 8002156:	2308      	movs	r3, #8
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8002158:	9009      	str	r0, [sp, #36]	; 0x24
  if ( decode->glyph_width > 0 )
 800215a:	56fb      	ldrsb	r3, [r7, r3]
 800215c:	9303      	str	r3, [sp, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	dd5c      	ble.n	800221c <u8g2_font_decode_glyph+0x106>
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8002162:	466b      	mov	r3, sp
 8002164:	7e1b      	ldrb	r3, [r3, #24]
 8002166:	9908      	ldr	r1, [sp, #32]
 8002168:	9304      	str	r3, [sp, #16]
 800216a:	195b      	adds	r3, r3, r5
 800216c:	425b      	negs	r3, r3
 800216e:	b25b      	sxtb	r3, r3
 8002170:	9307      	str	r3, [sp, #28]
 8002172:	7bbb      	ldrb	r3, [r7, #14]
 8002174:	9a07      	ldr	r2, [sp, #28]
 8002176:	9305      	str	r3, [sp, #20]
 8002178:	7938      	ldrb	r0, [r7, #4]
 800217a:	f7ff fee9 	bl	8001f50 <u8g2_add_vector_x>
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800217e:	9b05      	ldr	r3, [sp, #20]
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8002180:	7138      	strb	r0, [r7, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8002182:	9a07      	ldr	r2, [sp, #28]
 8002184:	9908      	ldr	r1, [sp, #32]
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8002186:	0006      	movs	r6, r0
 8002188:	0005      	movs	r5, r0
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800218a:	7978      	ldrb	r0, [r7, #5]
 800218c:	f7ff fecf 	bl	8001f2e <u8g2_add_vector_y>
      switch(decode->dir)
 8002190:	9b05      	ldr	r3, [sp, #20]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8002192:	0002      	movs	r2, r0
 8002194:	0001      	movs	r1, r0
 8002196:	7178      	strb	r0, [r7, #5]
      switch(decode->dir)
 8002198:	2b03      	cmp	r3, #3
 800219a:	d863      	bhi.n	8002264 <u8g2_font_decode_glyph+0x14e>
 800219c:	0018      	movs	r0, r3
 800219e:	f7fd ffb3 	bl	8000108 <__gnu_thumb1_case_uqi>
 80021a2:	4002      	.short	0x4002
 80021a4:	574a      	.short	0x574a
	    x1 += decode->glyph_width;
 80021a6:	9b03      	ldr	r3, [sp, #12]
	    y1 += h;
 80021a8:	9804      	ldr	r0, [sp, #16]
	    x1 += decode->glyph_width;
 80021aa:	18f5      	adds	r5, r6, r3
	    y1 += h;
 80021ac:	1881      	adds	r1, r0, r2
	    x1 += decode->glyph_width;
 80021ae:	b2eb      	uxtb	r3, r5
	    y1 += h;
 80021b0:	b2c9      	uxtb	r1, r1
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 80021b2:	9100      	str	r1, [sp, #0]
 80021b4:	0020      	movs	r0, r4
 80021b6:	0031      	movs	r1, r6
 80021b8:	f000 f9cc 	bl	8002554 <u8g2_IsIntersection>
 80021bc:	2800      	cmp	r0, #0
 80021be:	d02d      	beq.n	800221c <u8g2_font_decode_glyph+0x106>
    decode->x = 0;
 80021c0:	0023      	movs	r3, r4
 80021c2:	2200      	movs	r2, #0
	u8g2_font_decode_len(u8g2, b, 1);
 80021c4:	2501      	movs	r5, #1
    decode->x = 0;
 80021c6:	3358      	adds	r3, #88	; 0x58
 80021c8:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 80021ca:	71da      	strb	r2, [r3, #7]
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80021cc:	0023      	movs	r3, r4
 80021ce:	336a      	adds	r3, #106	; 0x6a
 80021d0:	7819      	ldrb	r1, [r3, #0]
 80021d2:	0038      	movs	r0, r7
 80021d4:	f7ff ff04 	bl	8001fe0 <u8g2_font_decode_get_unsigned_bits>
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80021d8:	0023      	movs	r3, r4
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80021da:	9003      	str	r0, [sp, #12]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80021dc:	336b      	adds	r3, #107	; 0x6b
 80021de:	7819      	ldrb	r1, [r3, #0]
 80021e0:	0038      	movs	r0, r7
 80021e2:	f7ff fefd 	bl	8001fe0 <u8g2_font_decode_get_unsigned_bits>
 80021e6:	0006      	movs	r6, r0
	u8g2_font_decode_len(u8g2, a, 0);
 80021e8:	2200      	movs	r2, #0
 80021ea:	9903      	ldr	r1, [sp, #12]
 80021ec:	0020      	movs	r0, r4
 80021ee:	f7ff ff39 	bl	8002064 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80021f2:	0031      	movs	r1, r6
 80021f4:	0020      	movs	r0, r4
 80021f6:	002a      	movs	r2, r5
 80021f8:	f7ff ff34 	bl	8002064 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80021fc:	0029      	movs	r1, r5
 80021fe:	0038      	movs	r0, r7
 8002200:	f7ff feee 	bl	8001fe0 <u8g2_font_decode_get_unsigned_bits>
 8002204:	2800      	cmp	r0, #0
 8002206:	d1ef      	bne.n	80021e8 <u8g2_font_decode_glyph+0xd2>
      if ( decode->y >= h )
 8002208:	0023      	movs	r3, r4
 800220a:	2207      	movs	r2, #7
 800220c:	3358      	adds	r3, #88	; 0x58
 800220e:	569a      	ldrsb	r2, [r3, r2]
 8002210:	9906      	ldr	r1, [sp, #24]
 8002212:	428a      	cmp	r2, r1
 8002214:	dbda      	blt.n	80021cc <u8g2_font_decode_glyph+0xb6>
    u8g2->draw_color = decode->fg_color;
 8002216:	7b1b      	ldrb	r3, [r3, #12]
 8002218:	3486      	adds	r4, #134	; 0x86
 800221a:	7023      	strb	r3, [r4, #0]
}
 800221c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800221e:	b00b      	add	sp, #44	; 0x2c
 8002220:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002222:	9b04      	ldr	r3, [sp, #16]
	    y1 += decode->glyph_width;
 8002224:	9803      	ldr	r0, [sp, #12]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002226:	1af6      	subs	r6, r6, r3
	    x1++;
 8002228:	3501      	adds	r5, #1
	    y1 += decode->glyph_width;
 800222a:	1811      	adds	r1, r2, r0
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800222c:	3601      	adds	r6, #1
	    x1++;
 800222e:	b2eb      	uxtb	r3, r5
	    y1 += decode->glyph_width;
 8002230:	b2c9      	uxtb	r1, r1
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002232:	b2f6      	uxtb	r6, r6
	    break;	  
 8002234:	e7bd      	b.n	80021b2 <u8g2_font_decode_glyph+0x9c>
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002236:	2201      	movs	r2, #1
 8002238:	9b03      	ldr	r3, [sp, #12]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800223a:	9804      	ldr	r0, [sp, #16]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800223c:	1ad6      	subs	r6, r2, r3
 800223e:	19ae      	adds	r6, r5, r6
	    x1++;
 8002240:	18ad      	adds	r5, r5, r2
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002242:	1a12      	subs	r2, r2, r0
 8002244:	188a      	adds	r2, r1, r2
	    y1++;
 8002246:	3101      	adds	r1, #1
	    x1++;
 8002248:	b2eb      	uxtb	r3, r5
	    y1++;
 800224a:	b2c9      	uxtb	r1, r1
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	e7f0      	b.n	8002232 <u8g2_font_decode_glyph+0x11c>
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002250:	9a03      	ldr	r2, [sp, #12]
	    x1 += h;
 8002252:	9b04      	ldr	r3, [sp, #16]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002254:	1a8a      	subs	r2, r1, r2
	    x1 += h;
 8002256:	199d      	adds	r5, r3, r6
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002258:	3201      	adds	r2, #1
	    y1++;
 800225a:	3101      	adds	r1, #1
	    x1 += h;
 800225c:	b2eb      	uxtb	r3, r5
	    y1++;
 800225e:	b2c9      	uxtb	r1, r1
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002260:	b2d2      	uxtb	r2, r2
	    break;	  
 8002262:	e7a6      	b.n	80021b2 <u8g2_font_decode_glyph+0x9c>
      y1 = y0;
 8002264:	0001      	movs	r1, r0
      x1 = x0;
 8002266:	0033      	movs	r3, r6
 8002268:	e7a3      	b.n	80021b2 <u8g2_font_decode_glyph+0x9c>

0800226a <u8g2_font_get_glyph_data>:
{
 800226a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 800226c:	6d04      	ldr	r4, [r0, #80]	; 0x50
{
 800226e:	000d      	movs	r5, r1
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8002270:	3417      	adds	r4, #23
  if ( encoding <= 255 )
 8002272:	29ff      	cmp	r1, #255	; 0xff
 8002274:	d812      	bhi.n	800229c <u8g2_font_get_glyph_data+0x32>
    if ( encoding >= 'a' )
 8002276:	2960      	cmp	r1, #96	; 0x60
 8002278:	d90a      	bls.n	8002290 <u8g2_font_get_glyph_data+0x26>
      font += u8g2->font_info.start_pos_lower_a;
 800227a:	307c      	adds	r0, #124	; 0x7c
      font += u8g2->font_info.start_pos_upper_A;
 800227c:	8803      	ldrh	r3, [r0, #0]
 800227e:	18e4      	adds	r4, r4, r3
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8002280:	7860      	ldrb	r0, [r4, #1]
 8002282:	2800      	cmp	r0, #0
 8002284:	d003      	beq.n	800228e <u8g2_font_get_glyph_data+0x24>
      if ( u8x8_pgm_read( font ) == encoding )
 8002286:	7823      	ldrb	r3, [r4, #0]
 8002288:	42ab      	cmp	r3, r5
 800228a:	d105      	bne.n	8002298 <u8g2_font_get_glyph_data+0x2e>
	return font+2;	/* skip encoding and glyph size */
 800228c:	1ca0      	adds	r0, r4, #2
}
 800228e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if ( encoding >= 'A' )
 8002290:	2940      	cmp	r1, #64	; 0x40
 8002292:	d9f5      	bls.n	8002280 <u8g2_font_get_glyph_data+0x16>
      font += u8g2->font_info.start_pos_upper_A;
 8002294:	307a      	adds	r0, #122	; 0x7a
 8002296:	e7f1      	b.n	800227c <u8g2_font_get_glyph_data+0x12>
      font += u8x8_pgm_read( font + 1 );
 8002298:	1824      	adds	r4, r4, r0
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800229a:	e7f1      	b.n	8002280 <u8g2_font_get_glyph_data+0x16>
    font += u8g2->font_info.start_pos_unicode;
 800229c:	307e      	adds	r0, #126	; 0x7e
 800229e:	8800      	ldrh	r0, [r0, #0]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 80022a0:	2702      	movs	r7, #2
    font += u8g2->font_info.start_pos_unicode;
 80022a2:	1824      	adds	r4, r4, r0
    unicode_lookup_table = font; 
 80022a4:	0026      	movs	r6, r4
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 80022a6:	2100      	movs	r1, #0
 80022a8:	0030      	movs	r0, r6
 80022aa:	f7ff fe39 	bl	8001f20 <u8g2_font_get_word>
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 80022ae:	0039      	movs	r1, r7
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 80022b0:	1824      	adds	r4, r4, r0
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 80022b2:	0030      	movs	r0, r6
 80022b4:	f7ff fe34 	bl	8001f20 <u8g2_font_get_word>
      unicode_lookup_table+=4;
 80022b8:	3604      	adds	r6, #4
    } while( e < encoding );
 80022ba:	4285      	cmp	r5, r0
 80022bc:	d8f3      	bhi.n	80022a6 <u8g2_font_get_glyph_data+0x3c>
      e = u8x8_pgm_read( font );
 80022be:	7820      	ldrb	r0, [r4, #0]
      e |= u8x8_pgm_read( font + 1 );
 80022c0:	7863      	ldrb	r3, [r4, #1]
      e <<= 8;
 80022c2:	0200      	lsls	r0, r0, #8
      e |= u8x8_pgm_read( font + 1 );
 80022c4:	4318      	orrs	r0, r3
      if ( e == 0 )
 80022c6:	d0e2      	beq.n	800228e <u8g2_font_get_glyph_data+0x24>
      if ( e == encoding )
 80022c8:	4285      	cmp	r5, r0
 80022ca:	d101      	bne.n	80022d0 <u8g2_font_get_glyph_data+0x66>
	return font+3;	/* skip encoding and glyph size */
 80022cc:	1ce0      	adds	r0, r4, #3
 80022ce:	e7de      	b.n	800228e <u8g2_font_get_glyph_data+0x24>
      font += u8x8_pgm_read( font + 2 );
 80022d0:	78a3      	ldrb	r3, [r4, #2]
 80022d2:	18e4      	adds	r4, r4, r3
      e = u8x8_pgm_read( font );
 80022d4:	e7f3      	b.n	80022be <u8g2_font_get_glyph_data+0x54>

080022d6 <u8g2_DrawGlyph>:
{
 80022d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022d8:	001f      	movs	r7, r3
  switch(u8g2->font_decode.dir)
 80022da:	0003      	movs	r3, r0
 80022dc:	3366      	adds	r3, #102	; 0x66
{
 80022de:	0004      	movs	r4, r0
  switch(u8g2->font_decode.dir)
 80022e0:	7818      	ldrb	r0, [r3, #0]
{
 80022e2:	000e      	movs	r6, r1
 80022e4:	0015      	movs	r5, r2
  switch(u8g2->font_decode.dir)
 80022e6:	2803      	cmp	r0, #3
 80022e8:	d808      	bhi.n	80022fc <u8g2_DrawGlyph+0x26>
 80022ea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80022ec:	f7fd ff0c 	bl	8000108 <__gnu_thumb1_case_uqi>
 80022f0:	1e1a1502 	.word	0x1e1a1502
      y += u8g2->font_calc_vref(u8g2);
 80022f4:	0020      	movs	r0, r4
 80022f6:	4798      	blx	r3
 80022f8:	182d      	adds	r5, r5, r0
      y -= u8g2->font_calc_vref(u8g2);
 80022fa:	b2ed      	uxtb	r5, r5
  u8g2->font_decode.target_x = x;
 80022fc:	0023      	movs	r3, r4
 80022fe:	335c      	adds	r3, #92	; 0x5c
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8002300:	0039      	movs	r1, r7
  u8g2->font_decode.target_x = x;
 8002302:	701e      	strb	r6, [r3, #0]
  u8g2->font_decode.target_y = y;
 8002304:	705d      	strb	r5, [r3, #1]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8002306:	0020      	movs	r0, r4
 8002308:	f7ff ffaf 	bl	800226a <u8g2_font_get_glyph_data>
 800230c:	1e01      	subs	r1, r0, #0
  if ( glyph_data != NULL )
 800230e:	d003      	beq.n	8002318 <u8g2_DrawGlyph+0x42>
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8002310:	0020      	movs	r0, r4
 8002312:	f7ff ff00 	bl	8002116 <u8g2_font_decode_glyph>
 8002316:	b2c0      	uxtb	r0, r0
}
 8002318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      x -= u8g2->font_calc_vref(u8g2);
 800231a:	0020      	movs	r0, r4
 800231c:	4798      	blx	r3
 800231e:	1a36      	subs	r6, r6, r0
      x += u8g2->font_calc_vref(u8g2);
 8002320:	b2f6      	uxtb	r6, r6
      break;
 8002322:	e7eb      	b.n	80022fc <u8g2_DrawGlyph+0x26>
      y -= u8g2->font_calc_vref(u8g2);
 8002324:	0020      	movs	r0, r4
 8002326:	4798      	blx	r3
 8002328:	1a2d      	subs	r5, r5, r0
 800232a:	e7e6      	b.n	80022fa <u8g2_DrawGlyph+0x24>
      x += u8g2->font_calc_vref(u8g2);
 800232c:	0020      	movs	r0, r4
 800232e:	4798      	blx	r3
 8002330:	1836      	adds	r6, r6, r0
 8002332:	e7f5      	b.n	8002320 <u8g2_DrawGlyph+0x4a>

08002334 <u8g2_draw_string>:
{
 8002334:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002336:	001f      	movs	r7, r3
 8002338:	0006      	movs	r6, r0
 800233a:	000c      	movs	r4, r1
 800233c:	0015      	movs	r5, r2
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800233e:	f000 fa35 	bl	80027ac <u8x8_utf8_init>
  sum = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	9301      	str	r3, [sp, #4]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002346:	6873      	ldr	r3, [r6, #4]
 8002348:	7839      	ldrb	r1, [r7, #0]
 800234a:	0030      	movs	r0, r6
 800234c:	4798      	blx	r3
    if ( e == 0x0ffff )
 800234e:	4a13      	ldr	r2, [pc, #76]	; (800239c <u8g2_draw_string+0x68>)
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002350:	0003      	movs	r3, r0
    if ( e == 0x0ffff )
 8002352:	4290      	cmp	r0, r2
 8002354:	d01f      	beq.n	8002396 <u8g2_draw_string+0x62>
    if ( e != 0x0fffe )
 8002356:	4a12      	ldr	r2, [pc, #72]	; (80023a0 <u8g2_draw_string+0x6c>)
    str++;
 8002358:	3701      	adds	r7, #1
    if ( e != 0x0fffe )
 800235a:	4290      	cmp	r0, r2
 800235c:	d0f3      	beq.n	8002346 <u8g2_draw_string+0x12>
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 800235e:	002a      	movs	r2, r5
 8002360:	0021      	movs	r1, r4
 8002362:	0030      	movs	r0, r6
 8002364:	f7ff ffb7 	bl	80022d6 <u8g2_DrawGlyph>
      switch(u8g2->font_decode.dir)
 8002368:	0032      	movs	r2, r6
 800236a:	3266      	adds	r2, #102	; 0x66
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 800236c:	0003      	movs	r3, r0
      switch(u8g2->font_decode.dir)
 800236e:	7810      	ldrb	r0, [r2, #0]
 8002370:	2803      	cmp	r0, #3
 8002372:	d805      	bhi.n	8002380 <u8g2_draw_string+0x4c>
 8002374:	f7fd fec8 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002378:	0d0b0802 	.word	0x0d0b0802
	  x += delta;
 800237c:	18e4      	adds	r4, r4, r3
	  x -= delta;
 800237e:	b2e4      	uxtb	r4, r4
      sum += delta;    
 8002380:	9a01      	ldr	r2, [sp, #4]
 8002382:	18d3      	adds	r3, r2, r3
 8002384:	b2db      	uxtb	r3, r3
 8002386:	e7dd      	b.n	8002344 <u8g2_draw_string+0x10>
	  y += delta;
 8002388:	18ed      	adds	r5, r5, r3
	  y -= delta;
 800238a:	b2ed      	uxtb	r5, r5
	  break;
 800238c:	e7f8      	b.n	8002380 <u8g2_draw_string+0x4c>
	  x -= delta;
 800238e:	1ae4      	subs	r4, r4, r3
 8002390:	e7f5      	b.n	800237e <u8g2_draw_string+0x4a>
	  y -= delta;
 8002392:	1aed      	subs	r5, r5, r3
 8002394:	e7f9      	b.n	800238a <u8g2_draw_string+0x56>
}
 8002396:	9801      	ldr	r0, [sp, #4]
 8002398:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	0000ffff 	.word	0x0000ffff
 80023a0:	0000fffe 	.word	0x0000fffe

080023a4 <u8g2_DrawStr>:
{
 80023a4:	b510      	push	{r4, lr}
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80023a6:	4c02      	ldr	r4, [pc, #8]	; (80023b0 <u8g2_DrawStr+0xc>)
 80023a8:	6044      	str	r4, [r0, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80023aa:	f7ff ffc3 	bl	8002334 <u8g2_draw_string>
}
 80023ae:	bd10      	pop	{r4, pc}
 80023b0:	08002799 	.word	0x08002799

080023b4 <u8g2_UpdateRefHeight>:
  if ( u8g2->font == NULL )
 80023b4:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 80023b6:	b570      	push	{r4, r5, r6, lr}
  if ( u8g2->font == NULL )
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d01d      	beq.n	80023f8 <u8g2_UpdateRefHeight+0x44>
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80023bc:	0003      	movs	r3, r0
 80023be:	2600      	movs	r6, #0
 80023c0:	0005      	movs	r5, r0
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80023c2:	2401      	movs	r4, #1
 80023c4:	0002      	movs	r2, r0
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80023c6:	3375      	adds	r3, #117	; 0x75
 80023c8:	579e      	ldrsb	r6, [r3, r6]
 80023ca:	3582      	adds	r5, #130	; 0x82
 80023cc:	702e      	strb	r6, [r5, #0]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80023ce:	571c      	ldrsb	r4, [r3, r4]
 80023d0:	3283      	adds	r2, #131	; 0x83
 80023d2:	7014      	strb	r4, [r2, #0]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80023d4:	330c      	adds	r3, #12
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00d      	beq.n	80023f8 <u8g2_UpdateRefHeight+0x44>
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d10c      	bne.n	80023fa <u8g2_UpdateRefHeight+0x46>
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 80023e0:	0003      	movs	r3, r0
 80023e2:	3377      	adds	r3, #119	; 0x77
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	b25b      	sxtb	r3, r3
 80023e8:	429e      	cmp	r6, r3
 80023ea:	da00      	bge.n	80023ee <u8g2_UpdateRefHeight+0x3a>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 80023ec:	702b      	strb	r3, [r5, #0]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 80023ee:	2378      	movs	r3, #120	; 0x78
 80023f0:	56c3      	ldrsb	r3, [r0, r3]
 80023f2:	429c      	cmp	r4, r3
 80023f4:	dd00      	ble.n	80023f8 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 80023f6:	7013      	strb	r3, [r2, #0]
}
 80023f8:	bd70      	pop	{r4, r5, r6, pc}
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 80023fa:	0003      	movs	r3, r0
 80023fc:	2174      	movs	r1, #116	; 0x74
 80023fe:	3372      	adds	r3, #114	; 0x72
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	5641      	ldrsb	r1, [r0, r1]
 8002404:	b25b      	sxtb	r3, r3
 8002406:	185b      	adds	r3, r3, r1
 8002408:	429e      	cmp	r6, r3
 800240a:	da00      	bge.n	800240e <u8g2_UpdateRefHeight+0x5a>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800240c:	702b      	strb	r3, [r5, #0]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800240e:	428c      	cmp	r4, r1
 8002410:	ddf2      	ble.n	80023f8 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8002412:	7011      	strb	r1, [r2, #0]
 8002414:	e7f0      	b.n	80023f8 <u8g2_UpdateRefHeight+0x44>
	...

08002418 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8002418:	4b01      	ldr	r3, [pc, #4]	; (8002420 <u8g2_SetFontPosBaseline+0x8>)
 800241a:	6543      	str	r3, [r0, #84]	; 0x54
}
 800241c:	4770      	bx	lr
 800241e:	46c0      	nop			; (mov r8, r8)
 8002420:	08001f73 	.word	0x08001f73

08002424 <u8g2_SetFont>:

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
  if ( u8g2->font != font )
 8002424:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 8002426:	b510      	push	{r4, lr}
 8002428:	0004      	movs	r4, r0
  if ( u8g2->font != font )
 800242a:	428b      	cmp	r3, r1
 800242c:	d006      	beq.n	800243c <u8g2_SetFont+0x18>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800242e:	6501      	str	r1, [r0, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 8002430:	3068      	adds	r0, #104	; 0x68
 8002432:	f7ff fda0 	bl	8001f76 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8002436:	0020      	movs	r0, r4
 8002438:	f7ff ffbc 	bl	80023b4 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 800243c:	bd10      	pop	{r4, pc}

0800243e <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800243e:	b537      	push	{r0, r1, r2, r4, r5, lr}

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8002440:	0005      	movs	r5, r0
 8002442:	3540      	adds	r5, #64	; 0x40
 8002444:	782d      	ldrb	r5, [r5, #0]
{
 8002446:	ac06      	add	r4, sp, #24
 8002448:	7824      	ldrb	r4, [r4, #0]
  y -= u8g2->pixel_curr_row;
 800244a:	1b52      	subs	r2, r2, r5
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800244c:	9400      	str	r4, [sp, #0]
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002452:	47a0      	blx	r4
}
 8002454:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08002456 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002456:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8002458:	0005      	movs	r5, r0
 800245a:	3580      	adds	r5, #128	; 0x80
 800245c:	782d      	ldrb	r5, [r5, #0]
{
 800245e:	ac08      	add	r4, sp, #32
 8002460:	7824      	ldrb	r4, [r4, #0]
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8002462:	2d00      	cmp	r5, #0
 8002464:	d03f      	beq.n	80024e6 <u8g2_DrawHVLine+0x90>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8002466:	2b00      	cmp	r3, #0
 8002468:	d03d      	beq.n	80024e6 <u8g2_DrawHVLine+0x90>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 800246a:	2b01      	cmp	r3, #1
 800246c:	d904      	bls.n	8002478 <u8g2_DrawHVLine+0x22>
      {
	if ( dir == 2 )
 800246e:	2c02      	cmp	r4, #2
 8002470:	d130      	bne.n	80024d4 <u8g2_DrawHVLine+0x7e>
	{
	  x -= len;
	  x++;
 8002472:	3101      	adds	r1, #1
 8002474:	1ac9      	subs	r1, r1, r3
 8002476:	b2c9      	uxtb	r1, r1
	{
	  y -= len;
	  y++;
	}
      }
      dir &= 1;  
 8002478:	2501      	movs	r5, #1
 800247a:	402c      	ands	r4, r5
      
      /* clip against the user window */
      if ( dir == 0 )
      {
	if ( y < u8g2->user_y0 )
 800247c:	0005      	movs	r5, r0
      if ( dir == 0 )
 800247e:	2c00      	cmp	r4, #0
 8002480:	d132      	bne.n	80024e8 <u8g2_DrawHVLine+0x92>
	if ( y < u8g2->user_y0 )
 8002482:	3547      	adds	r5, #71	; 0x47
 8002484:	782d      	ldrb	r5, [r5, #0]
 8002486:	4295      	cmp	r5, r2
 8002488:	d82d      	bhi.n	80024e6 <u8g2_DrawHVLine+0x90>
	  return;
	if ( y >= u8g2->user_y1 )
 800248a:	0005      	movs	r5, r0
 800248c:	3548      	adds	r5, #72	; 0x48
 800248e:	782d      	ldrb	r5, [r5, #0]
 8002490:	4295      	cmp	r5, r2
 8002492:	d928      	bls.n	80024e6 <u8g2_DrawHVLine+0x90>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8002494:	0005      	movs	r5, r0
 8002496:	0006      	movs	r6, r0
  b += *len;
 8002498:	18cb      	adds	r3, r1, r3
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800249a:	3545      	adds	r5, #69	; 0x45
 800249c:	3646      	adds	r6, #70	; 0x46
  b += *len;
 800249e:	b2db      	uxtb	r3, r3
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 80024a0:	782d      	ldrb	r5, [r5, #0]
 80024a2:	7836      	ldrb	r6, [r6, #0]
  if ( a > b )
 80024a4:	428b      	cmp	r3, r1
 80024a6:	d21c      	bcs.n	80024e2 <u8g2_DrawHVLine+0x8c>
    if ( a < d )
 80024a8:	428e      	cmp	r6, r1
 80024aa:	d919      	bls.n	80024e0 <u8g2_DrawHVLine+0x8a>
      b--;
 80024ac:	1e73      	subs	r3, r6, #1
 80024ae:	b2db      	uxtb	r3, r3
  if ( b <= c )
 80024b0:	429d      	cmp	r5, r3
 80024b2:	d218      	bcs.n	80024e6 <u8g2_DrawHVLine+0x90>
 80024b4:	1c2f      	adds	r7, r5, #0
 80024b6:	428d      	cmp	r5, r1
 80024b8:	d200      	bcs.n	80024bc <u8g2_DrawHVLine+0x66>
 80024ba:	1c0f      	adds	r7, r1, #0
 80024bc:	b2f9      	uxtb	r1, r7
 80024be:	1c35      	adds	r5, r6, #0
 80024c0:	429e      	cmp	r6, r3
 80024c2:	d900      	bls.n	80024c6 <u8g2_DrawHVLine+0x70>
 80024c4:	1c1d      	adds	r5, r3, #0
  b -= a;
 80024c6:	1a6b      	subs	r3, r5, r1
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80024c8:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80024ca:	9400      	str	r4, [sp, #0]
  b -= a;
 80024cc:	b2db      	uxtb	r3, r3
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80024ce:	68ac      	ldr	r4, [r5, #8]
 80024d0:	47a0      	blx	r4
 80024d2:	e008      	b.n	80024e6 <u8g2_DrawHVLine+0x90>
	else if ( dir == 3 )
 80024d4:	2c03      	cmp	r4, #3
 80024d6:	d1cf      	bne.n	8002478 <u8g2_DrawHVLine+0x22>
	  y++;
 80024d8:	3201      	adds	r2, #1
 80024da:	1ad2      	subs	r2, r2, r3
 80024dc:	b2d2      	uxtb	r2, r2
 80024de:	e7cb      	b.n	8002478 <u8g2_DrawHVLine+0x22>
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 80024e0:	0029      	movs	r1, r5
  if ( a >= d )
 80024e2:	428e      	cmp	r6, r1
 80024e4:	d8e4      	bhi.n	80024b0 <u8g2_DrawHVLine+0x5a>
    }
}
 80024e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	if ( x < u8g2->user_x0 )
 80024e8:	3545      	adds	r5, #69	; 0x45
 80024ea:	782d      	ldrb	r5, [r5, #0]
 80024ec:	428d      	cmp	r5, r1
 80024ee:	d8fa      	bhi.n	80024e6 <u8g2_DrawHVLine+0x90>
	if ( x >= u8g2->user_x1 )
 80024f0:	0005      	movs	r5, r0
 80024f2:	3546      	adds	r5, #70	; 0x46
 80024f4:	782d      	ldrb	r5, [r5, #0]
 80024f6:	428d      	cmp	r5, r1
 80024f8:	d9f5      	bls.n	80024e6 <u8g2_DrawHVLine+0x90>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80024fa:	0005      	movs	r5, r0
  b += *len;
 80024fc:	18d3      	adds	r3, r2, r3
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80024fe:	3547      	adds	r5, #71	; 0x47
 8002500:	782e      	ldrb	r6, [r5, #0]
  b += *len;
 8002502:	b2db      	uxtb	r3, r3
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8002504:	3501      	adds	r5, #1
 8002506:	782d      	ldrb	r5, [r5, #0]
  if ( a > b )
 8002508:	4293      	cmp	r3, r2
 800250a:	d211      	bcs.n	8002530 <u8g2_DrawHVLine+0xda>
    if ( a < d )
 800250c:	4295      	cmp	r5, r2
 800250e:	d90e      	bls.n	800252e <u8g2_DrawHVLine+0xd8>
      b--;
 8002510:	1e6b      	subs	r3, r5, #1
 8002512:	b2db      	uxtb	r3, r3
  if ( b <= c )
 8002514:	429e      	cmp	r6, r3
 8002516:	d2e6      	bcs.n	80024e6 <u8g2_DrawHVLine+0x90>
 8002518:	1c37      	adds	r7, r6, #0
 800251a:	4296      	cmp	r6, r2
 800251c:	d200      	bcs.n	8002520 <u8g2_DrawHVLine+0xca>
 800251e:	1c17      	adds	r7, r2, #0
 8002520:	b2fa      	uxtb	r2, r7
 8002522:	1c2e      	adds	r6, r5, #0
 8002524:	429d      	cmp	r5, r3
 8002526:	d900      	bls.n	800252a <u8g2_DrawHVLine+0xd4>
 8002528:	1c1e      	adds	r6, r3, #0
  b -= a;
 800252a:	1ab3      	subs	r3, r6, r2
 800252c:	e7cc      	b.n	80024c8 <u8g2_DrawHVLine+0x72>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 800252e:	0032      	movs	r2, r6
  if ( a >= d )
 8002530:	4295      	cmp	r5, r2
 8002532:	d9d8      	bls.n	80024e6 <u8g2_DrawHVLine+0x90>
 8002534:	e7ee      	b.n	8002514 <u8g2_DrawHVLine+0xbe>

08002536 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002536:	b510      	push	{r4, lr}
 8002538:	0004      	movs	r4, r0
  if ( v0 < a1 )		// v0 <= a1
 800253a:	428a      	cmp	r2, r1
 800253c:	d206      	bcs.n	800254c <u8g2_is_intersection_decision_tree+0x16>
  {
    if ( v1 > a0 )	// v1 >= a0
    {
      return 1;
 800253e:	2001      	movs	r0, #1
    if ( v1 > a0 )	// v1 >= a0
 8002540:	42a3      	cmp	r3, r4
 8002542:	d802      	bhi.n	800254a <u8g2_is_intersection_decision_tree+0x14>
      return 1;
 8002544:	4293      	cmp	r3, r2
 8002546:	419b      	sbcs	r3, r3
 8002548:	4258      	negs	r0, r3
    else
    {
      return 0;
    }
  }
}
 800254a:	bd10      	pop	{r4, pc}
    if ( v1 > a0 )	// v1 >= a0
 800254c:	4283      	cmp	r3, r0
 800254e:	d8f9      	bhi.n	8002544 <u8g2_is_intersection_decision_tree+0xe>
      return 0;
 8002550:	2000      	movs	r0, #0
 8002552:	e7fa      	b.n	800254a <u8g2_is_intersection_decision_tree+0x14>

08002554 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002554:	b570      	push	{r4, r5, r6, lr}
 8002556:	000d      	movs	r5, r1
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002558:	0001      	movs	r1, r0
{
 800255a:	0004      	movs	r4, r0
 800255c:	001e      	movs	r6, r3
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 800255e:	3148      	adds	r1, #72	; 0x48
{
 8002560:	ab04      	add	r3, sp, #16
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002562:	3047      	adds	r0, #71	; 0x47
{
 8002564:	781b      	ldrb	r3, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002566:	7809      	ldrb	r1, [r1, #0]
 8002568:	7800      	ldrb	r0, [r0, #0]
 800256a:	f7ff ffe4 	bl	8002536 <u8g2_is_intersection_decision_tree>
 800256e:	2800      	cmp	r0, #0
 8002570:	d008      	beq.n	8002584 <u8g2_IsIntersection+0x30>
    return 0; 
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002572:	0023      	movs	r3, r4
 8002574:	3445      	adds	r4, #69	; 0x45
 8002576:	3346      	adds	r3, #70	; 0x46
 8002578:	7819      	ldrb	r1, [r3, #0]
 800257a:	7820      	ldrb	r0, [r4, #0]
 800257c:	0033      	movs	r3, r6
 800257e:	002a      	movs	r2, r5
 8002580:	f7ff ffd9 	bl	8002536 <u8g2_is_intersection_decision_tree>
}
 8002584:	bd70      	pop	{r4, r5, r6, pc}

08002586 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002586:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002588:	ac08      	add	r4, sp, #32
 800258a:	7824      	ldrb	r4, [r4, #0]
 800258c:	9401      	str	r4, [sp, #4]
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800258e:	2407      	movs	r4, #7
 8002590:	4014      	ands	r4, r2
 8002592:	46a4      	mov	ip, r4
  mask = 1;
  mask <<= bit_pos;
 8002594:	2401      	movs	r4, #1
 8002596:	4665      	mov	r5, ip
 8002598:	40ac      	lsls	r4, r5

  or_mask = 0;
  xor_mask = 0;
  if ( u8g2->draw_color <= 1 )
 800259a:	0005      	movs	r5, r0
 800259c:	3586      	adds	r5, #134	; 0x86
 800259e:	782e      	ldrb	r6, [r5, #0]
  mask <<= bit_pos;
 80025a0:	b2e4      	uxtb	r4, r4
  or_mask = 0;
 80025a2:	2500      	movs	r5, #0
  if ( u8g2->draw_color <= 1 )
 80025a4:	2e01      	cmp	r6, #1
 80025a6:	d802      	bhi.n	80025ae <u8g2_ll_hvline_vertical_top_lsb+0x28>
    or_mask  = mask;
 80025a8:	0025      	movs	r5, r4
  if ( u8g2->draw_color != 1 )
 80025aa:	2e01      	cmp	r6, #1
 80025ac:	d014      	beq.n	80025d8 <u8g2_ll_hvline_vertical_top_lsb+0x52>
    xor_mask = mask;


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
  offset &= ~7;
 80025ae:	2707      	movs	r7, #7
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80025b0:	6806      	ldr	r6, [r0, #0]
  offset &= ~7;
 80025b2:	43ba      	bics	r2, r7
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80025b4:	7c36      	ldrb	r6, [r6, #16]
  ptr = u8g2->tile_buf_ptr;
  ptr += offset;
 80025b6:	4372      	muls	r2, r6
  ptr += x;
 80025b8:	1851      	adds	r1, r2, r1
 80025ba:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80025bc:	1851      	adds	r1, r2, r1
  
  if ( dir == 0 )
 80025be:	9a01      	ldr	r2, [sp, #4]
 80025c0:	2a00      	cmp	r2, #0
 80025c2:	d10b      	bne.n	80025dc <u8g2_ll_hvline_vertical_top_lsb+0x56>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80025c4:	780a      	ldrb	r2, [r1, #0]
	*ptr ^= xor_mask;
	ptr++;
	len--;
 80025c6:	3b01      	subs	r3, #1
	*ptr |= or_mask;
 80025c8:	432a      	orrs	r2, r5
	*ptr ^= xor_mask;
 80025ca:	4062      	eors	r2, r4
	len--;
 80025cc:	b2db      	uxtb	r3, r3
	*ptr ^= xor_mask;
 80025ce:	700a      	strb	r2, [r1, #0]
	ptr++;
 80025d0:	3101      	adds	r1, #1
      } while( len != 0 );
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f6      	bne.n	80025c4 <u8g2_ll_hvline_vertical_top_lsb+0x3e>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 80025d6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
  xor_mask = 0;
 80025d8:	2400      	movs	r4, #0
 80025da:	e7e8      	b.n	80025ae <u8g2_ll_hvline_vertical_top_lsb+0x28>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80025dc:	0002      	movs	r2, r0
	  xor_mask = 1;
 80025de:	2601      	movs	r6, #1
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80025e0:	323e      	adds	r2, #62	; 0x3e
 80025e2:	9201      	str	r2, [sp, #4]
      *ptr |= or_mask;
 80025e4:	780a      	ldrb	r2, [r1, #0]
      len--;
 80025e6:	3b01      	subs	r3, #1
      *ptr |= or_mask;
 80025e8:	432a      	orrs	r2, r5
      *ptr ^= xor_mask;
 80025ea:	4062      	eors	r2, r4
 80025ec:	700a      	strb	r2, [r1, #0]
      bit_pos++;
 80025ee:	4662      	mov	r2, ip
 80025f0:	3201      	adds	r2, #1
      bit_pos &= 7;
 80025f2:	403a      	ands	r2, r7
 80025f4:	4694      	mov	ip, r2
      len--;
 80025f6:	b2db      	uxtb	r3, r3
      if ( bit_pos == 0 )
 80025f8:	2a00      	cmp	r2, #0
 80025fa:	d10c      	bne.n	8002616 <u8g2_ll_hvline_vertical_top_lsb+0x90>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80025fc:	9a01      	ldr	r2, [sp, #4]
 80025fe:	7812      	ldrb	r2, [r2, #0]
 8002600:	1889      	adds	r1, r1, r2
	if ( u8g2->draw_color <= 1 )
 8002602:	0002      	movs	r2, r0
 8002604:	3286      	adds	r2, #134	; 0x86
 8002606:	7812      	ldrb	r2, [r2, #0]
 8002608:	2a01      	cmp	r2, #1
 800260a:	d802      	bhi.n	8002612 <u8g2_ll_hvline_vertical_top_lsb+0x8c>
	  or_mask  = 1;
 800260c:	0035      	movs	r5, r6
	if ( u8g2->draw_color != 1 )
 800260e:	2a01      	cmp	r2, #1
 8002610:	d005      	beq.n	800261e <u8g2_ll_hvline_vertical_top_lsb+0x98>
	  xor_mask = 1;
 8002612:	0034      	movs	r4, r6
 8002614:	e003      	b.n	800261e <u8g2_ll_hvline_vertical_top_lsb+0x98>
	or_mask <<= 1;
 8002616:	006d      	lsls	r5, r5, #1
	xor_mask <<= 1;
 8002618:	0064      	lsls	r4, r4, #1
	or_mask <<= 1;
 800261a:	b2ed      	uxtb	r5, r5
	xor_mask <<= 1;
 800261c:	b2e4      	uxtb	r4, r4
    } while( len != 0 );
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1e0      	bne.n	80025e4 <u8g2_ll_hvline_vertical_top_lsb+0x5e>
 8002622:	e7d8      	b.n	80025d6 <u8g2_ll_hvline_vertical_top_lsb+0x50>

08002624 <u8g2_update_dimension_common>:
static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002624:	0003      	movs	r3, r0
{
 8002626:	b570      	push	{r4, r5, r6, lr}
  t = u8g2->tile_buf_height;
 8002628:	333c      	adds	r3, #60	; 0x3c
 800262a:	781a      	ldrb	r2, [r3, #0]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800262c:	6804      	ldr	r4, [r0, #0]
  t *= 8;
 800262e:	00d1      	lsls	r1, r2, #3
  u8g2->pixel_buf_height = t;
 8002630:	70d9      	strb	r1, [r3, #3]
  
  t = display_info->tile_width;
 8002632:	7c23      	ldrb	r3, [r4, #16]
 8002634:	1c19      	adds	r1, r3, #0
 8002636:	2b1f      	cmp	r3, #31
 8002638:	d900      	bls.n	800263c <u8g2_update_dimension_common+0x18>
 800263a:	211f      	movs	r1, #31
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
  u8g2->pixel_buf_width = t;
 800263c:	0003      	movs	r3, r0
 800263e:	b2c9      	uxtb	r1, r1
  t *= 8;
 8002640:	00c9      	lsls	r1, r1, #3
  u8g2->pixel_buf_width = t;
 8002642:	333e      	adds	r3, #62	; 0x3e
 8002644:	7019      	strb	r1, [r3, #0]
  
  t = u8g2->tile_curr_row;
  t *= 8;
  u8g2->pixel_curr_row = t;
 8002646:	0001      	movs	r1, r0
  t = u8g2->tile_curr_row;
 8002648:	3b01      	subs	r3, #1
 800264a:	781d      	ldrb	r5, [r3, #0]
  u8g2->pixel_curr_row = t;
 800264c:	3140      	adds	r1, #64	; 0x40
  t *= 8;
 800264e:	00eb      	lsls	r3, r5, #3
 8002650:	b2db      	uxtb	r3, r3
  u8g2->pixel_curr_row = t;
 8002652:	700b      	strb	r3, [r1, #0]
  
  t = u8g2->tile_buf_height;
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8002654:	7c61      	ldrb	r1, [r4, #17]
 8002656:	1956      	adds	r6, r2, r5
 8002658:	428e      	cmp	r6, r1
 800265a:	dd01      	ble.n	8002660 <u8g2_update_dimension_common+0x3c>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800265c:	1b4a      	subs	r2, r1, r5
 800265e:	b2d2      	uxtb	r2, r2
  t *= 8;
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8002660:	0001      	movs	r1, r0
  t *= 8;
 8002662:	00d2      	lsls	r2, r2, #3
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8002664:	3141      	adds	r1, #65	; 0x41
 8002666:	700b      	strb	r3, [r1, #0]
  u8g2->buf_y1 = u8g2->buf_y0;
  u8g2->buf_y1 += t;
 8002668:	189b      	adds	r3, r3, r2
 800266a:	0002      	movs	r2, r0
 800266c:	3242      	adds	r2, #66	; 0x42
 800266e:	7013      	strb	r3, [r2, #0]
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8002670:	0003      	movs	r3, r0
 8002672:	22f0      	movs	r2, #240	; 0xf0
 8002674:	3343      	adds	r3, #67	; 0x43
 8002676:	701a      	strb	r2, [r3, #0]
  if ( display_info->pixel_width <= 240 )
 8002678:	8aa2      	ldrh	r2, [r4, #20]
 800267a:	2af0      	cmp	r2, #240	; 0xf0
 800267c:	d800      	bhi.n	8002680 <u8g2_update_dimension_common+0x5c>
    u8g2->width = display_info->pixel_width;
 800267e:	701a      	strb	r2, [r3, #0]
  u8g2->height = display_info->pixel_height;
 8002680:	8ae3      	ldrh	r3, [r4, #22]
 8002682:	3044      	adds	r0, #68	; 0x44
 8002684:	7003      	strb	r3, [r0, #0]
#endif

}
 8002686:	bd70      	pop	{r4, r5, r6, pc}

08002688 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002688:	b513      	push	{r0, r1, r4, lr}
 800268a:	ac04      	add	r4, sp, #16
 800268c:	7824      	ldrb	r4, [r4, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 800268e:	9400      	str	r4, [sp, #0]
 8002690:	f7ff fed5 	bl	800243e <u8g2_draw_hv_line_2dir>
}
 8002694:	bd13      	pop	{r0, r1, r4, pc}

08002696 <u8g2_apply_clip_window>:
{
 8002696:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8002698:	0006      	movs	r6, r0
 800269a:	0005      	movs	r5, r0
 800269c:	0007      	movs	r7, r0
{
 800269e:	0004      	movs	r4, r0
 80026a0:	b085      	sub	sp, #20
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80026a2:	304c      	adds	r0, #76	; 0x4c
 80026a4:	364a      	adds	r6, #74	; 0x4a
 80026a6:	354b      	adds	r5, #75	; 0x4b
 80026a8:	3749      	adds	r7, #73	; 0x49
 80026aa:	7833      	ldrb	r3, [r6, #0]
 80026ac:	782a      	ldrb	r2, [r5, #0]
 80026ae:	7839      	ldrb	r1, [r7, #0]
 80026b0:	9003      	str	r0, [sp, #12]
 80026b2:	7800      	ldrb	r0, [r0, #0]
 80026b4:	9000      	str	r0, [sp, #0]
 80026b6:	0020      	movs	r0, r4
 80026b8:	f7ff ff4c 	bl	8002554 <u8g2_IsIntersection>
 80026bc:	0023      	movs	r3, r4
 80026be:	3380      	adds	r3, #128	; 0x80
 80026c0:	2800      	cmp	r0, #0
 80026c2:	d102      	bne.n	80026ca <u8g2_apply_clip_window+0x34>
    u8g2->is_page_clip_window_intersection = 0;
 80026c4:	7018      	strb	r0, [r3, #0]
}
 80026c6:	b005      	add	sp, #20
 80026c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    u8g2->is_page_clip_window_intersection = 1;
 80026ca:	2201      	movs	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 80026ce:	0023      	movs	r3, r4
 80026d0:	3345      	adds	r3, #69	; 0x45
 80026d2:	783a      	ldrb	r2, [r7, #0]
 80026d4:	7819      	ldrb	r1, [r3, #0]
 80026d6:	4291      	cmp	r1, r2
 80026d8:	d200      	bcs.n	80026dc <u8g2_apply_clip_window+0x46>
      u8g2->user_x0 = u8g2->clip_x0;
 80026da:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80026dc:	0023      	movs	r3, r4
 80026de:	3346      	adds	r3, #70	; 0x46
 80026e0:	7832      	ldrb	r2, [r6, #0]
 80026e2:	7819      	ldrb	r1, [r3, #0]
 80026e4:	4291      	cmp	r1, r2
 80026e6:	d900      	bls.n	80026ea <u8g2_apply_clip_window+0x54>
      u8g2->user_x1 = u8g2->clip_x1;
 80026e8:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80026ea:	0023      	movs	r3, r4
 80026ec:	3347      	adds	r3, #71	; 0x47
 80026ee:	782a      	ldrb	r2, [r5, #0]
 80026f0:	7819      	ldrb	r1, [r3, #0]
 80026f2:	4291      	cmp	r1, r2
 80026f4:	d200      	bcs.n	80026f8 <u8g2_apply_clip_window+0x62>
      u8g2->user_y0 = u8g2->clip_y0;
 80026f6:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80026f8:	9b03      	ldr	r3, [sp, #12]
 80026fa:	3448      	adds	r4, #72	; 0x48
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	7822      	ldrb	r2, [r4, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d9e0      	bls.n	80026c6 <u8g2_apply_clip_window+0x30>
      u8g2->user_y1 = u8g2->clip_y1;
 8002704:	7023      	strb	r3, [r4, #0]
}
 8002706:	e7de      	b.n	80026c6 <u8g2_apply_clip_window+0x30>

08002708 <u8g2_update_page_win_r0>:
  u8g2->user_x0 = 0;
 8002708:	0003      	movs	r3, r0
 800270a:	2200      	movs	r2, #0
 800270c:	3345      	adds	r3, #69	; 0x45
{
 800270e:	b510      	push	{r4, lr}
  u8g2->user_x0 = 0;
 8002710:	701a      	strb	r2, [r3, #0]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8002712:	0002      	movs	r2, r0
 8002714:	3243      	adds	r2, #67	; 0x43
 8002716:	7812      	ldrb	r2, [r2, #0]
 8002718:	705a      	strb	r2, [r3, #1]
  u8g2->user_y0 = u8g2->buf_y0;
 800271a:	0002      	movs	r2, r0
 800271c:	3241      	adds	r2, #65	; 0x41
 800271e:	7812      	ldrb	r2, [r2, #0]
 8002720:	709a      	strb	r2, [r3, #2]
  u8g2->user_y1 = u8g2->buf_y1;
 8002722:	0002      	movs	r2, r0
 8002724:	3242      	adds	r2, #66	; 0x42
 8002726:	7812      	ldrb	r2, [r2, #0]
 8002728:	70da      	strb	r2, [r3, #3]
  u8g2_apply_clip_window(u8g2);
 800272a:	f7ff ffb4 	bl	8002696 <u8g2_apply_clip_window>
}
 800272e:	bd10      	pop	{r4, pc}

08002730 <u8g2_update_dimension_r0>:
 8002730:	b510      	push	{r4, lr}
 8002732:	f7ff ff77 	bl	8002624 <u8g2_update_dimension_common>
 8002736:	bd10      	pop	{r4, pc}

08002738 <u8g2_SetMaxClipWindow>:
  u8g2->clip_x0 = 0;
 8002738:	0002      	movs	r2, r0
 800273a:	2300      	movs	r3, #0
 800273c:	3249      	adds	r2, #73	; 0x49
{
 800273e:	b510      	push	{r4, lr}
  u8g2->clip_x0 = 0;
 8002740:	7013      	strb	r3, [r2, #0]
  u8g2->clip_y0 = 0;
 8002742:	7093      	strb	r3, [r2, #2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002744:	3201      	adds	r2, #1
 8002746:	33ff      	adds	r3, #255	; 0xff
 8002748:	7013      	strb	r3, [r2, #0]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800274a:	7093      	strb	r3, [r2, #2]
  u8g2->cb->update_page_win(u8g2);
 800274c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4798      	blx	r3
}
 8002752:	bd10      	pop	{r4, pc}

08002754 <u8g2_SetupBuffer>:
{
 8002754:	b570      	push	{r4, r5, r6, lr}
 8002756:	0004      	movs	r4, r0
  u8g2->ll_hvline = ll_hvline_cb;
 8002758:	6323      	str	r3, [r4, #48]	; 0x30
  u8g2->tile_buf_height = tile_buf_height;
 800275a:	0023      	movs	r3, r4
  u8g2->font = NULL;
 800275c:	2500      	movs	r5, #0
  u8g2->tile_buf_height = tile_buf_height;
 800275e:	333c      	adds	r3, #60	; 0x3c
  u8g2->tile_buf_ptr = buf;
 8002760:	63a1      	str	r1, [r4, #56]	; 0x38
  u8g2->font = NULL;
 8002762:	6525      	str	r5, [r4, #80]	; 0x50
  u8g2->tile_buf_height = tile_buf_height;
 8002764:	701a      	strb	r2, [r3, #0]
  u8g2->tile_curr_row = 0;
 8002766:	705d      	strb	r5, [r3, #1]
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002768:	3327      	adds	r3, #39	; 0x27
 800276a:	701d      	strb	r5, [r3, #0]
  u8g2->draw_color = 1;
 800276c:	0022      	movs	r2, r4
  u8g2->bitmap_transparency = 0;
 800276e:	3322      	adds	r3, #34	; 0x22
 8002770:	701d      	strb	r5, [r3, #0]
  u8g2->draw_color = 1;
 8002772:	2301      	movs	r3, #1
 8002774:	3286      	adds	r2, #134	; 0x86
{
 8002776:	9804      	ldr	r0, [sp, #16]
  u8g2->draw_color = 1;
 8002778:	7013      	strb	r3, [r2, #0]
  u8g2->is_auto_page_clear = 1;
 800277a:	7053      	strb	r3, [r2, #1]
  u8g2->cb->update_dimension(u8g2);
 800277c:	6803      	ldr	r3, [r0, #0]
  u8g2->cb = u8g2_cb;
 800277e:	6360      	str	r0, [r4, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 8002780:	0020      	movs	r0, r4
 8002782:	4798      	blx	r3
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8002784:	0020      	movs	r0, r4
 8002786:	f7ff ffd7 	bl	8002738 <u8g2_SetMaxClipWindow>
  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800278a:	0020      	movs	r0, r4
  u8g2->font_decode.dir = 0;
 800278c:	3466      	adds	r4, #102	; 0x66
  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800278e:	f7ff fe43 	bl	8002418 <u8g2_SetFontPosBaseline>
  u8g2->font_decode.dir = 0;
 8002792:	7025      	strb	r5, [r4, #0]
}
 8002794:	bd70      	pop	{r4, r5, r6, pc}
	...

08002798 <u8x8_ascii_next>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
}

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8002798:	2900      	cmp	r1, #0
 800279a:	d002      	beq.n	80027a2 <u8x8_ascii_next+0xa>
    return 0x0ffff;	/* end of string detected*/
  return b;
 800279c:	b288      	uxth	r0, r1
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800279e:	290a      	cmp	r1, #10
 80027a0:	d100      	bne.n	80027a4 <u8x8_ascii_next+0xc>
    return 0x0ffff;	/* end of string detected*/
 80027a2:	4801      	ldr	r0, [pc, #4]	; (80027a8 <u8x8_ascii_next+0x10>)
}
 80027a4:	4770      	bx	lr
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	0000ffff 	.word	0x0000ffff

080027ac <u8x8_utf8_init>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80027ac:	2300      	movs	r3, #0
 80027ae:	3008      	adds	r0, #8
 80027b0:	77c3      	strb	r3, [r0, #31]
}
 80027b2:	4770      	bx	lr

080027b4 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80027b4:	b510      	push	{r4, lr}
 80027b6:	0013      	movs	r3, r2
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80027b8:	6904      	ldr	r4, [r0, #16]
 80027ba:	000a      	movs	r2, r1
 80027bc:	2117      	movs	r1, #23
 80027be:	47a0      	blx	r4
}
 80027c0:	bd10      	pop	{r4, pc}

080027c2 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80027c2:	b507      	push	{r0, r1, r2, lr}
 80027c4:	466b      	mov	r3, sp
 80027c6:	1dda      	adds	r2, r3, #7
 80027c8:	7011      	strb	r1, [r2, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80027ca:	2101      	movs	r1, #1
 80027cc:	f7ff fff2 	bl	80027b4 <u8x8_byte_SendBytes>
}
 80027d0:	bd0e      	pop	{r1, r2, r3, pc}

080027d2 <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 80027d2:	2300      	movs	r3, #0
{
 80027d4:	b510      	push	{r4, lr}
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 80027d6:	001a      	movs	r2, r3
 80027d8:	6904      	ldr	r4, [r0, #16]
 80027da:	2118      	movs	r1, #24
 80027dc:	47a0      	blx	r4
}
 80027de:	bd10      	pop	{r4, pc}

080027e0 <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 80027e0:	2300      	movs	r3, #0
{
 80027e2:	b510      	push	{r4, lr}
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 80027e4:	001a      	movs	r2, r3
 80027e6:	6904      	ldr	r4, [r0, #16]
 80027e8:	2119      	movs	r1, #25
 80027ea:	47a0      	blx	r4
}
 80027ec:	bd10      	pop	{r4, pc}

080027ee <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 80027ee:	b570      	push	{r4, r5, r6, lr}
 80027f0:	0004      	movs	r4, r0
 80027f2:	0016      	movs	r6, r2
 80027f4:	000d      	movs	r5, r1
    u8x8_byte_StartTransfer(u8x8);    
 80027f6:	f7ff ffec 	bl	80027d2 <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 80027fa:	2140      	movs	r1, #64	; 0x40
 80027fc:	0020      	movs	r0, r4
 80027fe:	f7ff ffe0 	bl	80027c2 <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 8002802:	0033      	movs	r3, r6
 8002804:	002a      	movs	r2, r5
 8002806:	2117      	movs	r1, #23
 8002808:	6925      	ldr	r5, [r4, #16]
 800280a:	0020      	movs	r0, r4
 800280c:	47a8      	blx	r5
    u8x8_byte_EndTransfer(u8x8);
 800280e:	0020      	movs	r0, r4
 8002810:	f7ff ffe6 	bl	80027e0 <u8x8_byte_EndTransfer>
}
 8002814:	bd70      	pop	{r4, r5, r6, pc}

08002816 <u8x8_cad_SendCmd>:
{
 8002816:	b510      	push	{r4, lr}
 8002818:	000a      	movs	r2, r1
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800281a:	68c4      	ldr	r4, [r0, #12]
 800281c:	2300      	movs	r3, #0
 800281e:	2115      	movs	r1, #21
 8002820:	47a0      	blx	r4
}
 8002822:	bd10      	pop	{r4, pc}

08002824 <u8x8_cad_SendArg>:
{
 8002824:	b510      	push	{r4, lr}
 8002826:	000a      	movs	r2, r1
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002828:	68c4      	ldr	r4, [r0, #12]
 800282a:	2300      	movs	r3, #0
 800282c:	2116      	movs	r1, #22
 800282e:	47a0      	blx	r4
}
 8002830:	bd10      	pop	{r4, pc}

08002832 <u8x8_cad_SendData>:
{
 8002832:	b510      	push	{r4, lr}
 8002834:	0013      	movs	r3, r2
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8002836:	68c4      	ldr	r4, [r0, #12]
 8002838:	000a      	movs	r2, r1
 800283a:	2117      	movs	r1, #23
 800283c:	47a0      	blx	r4
}
 800283e:	bd10      	pop	{r4, pc}

08002840 <u8x8_cad_StartTransfer>:
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002840:	2300      	movs	r3, #0
{
 8002842:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002844:	001a      	movs	r2, r3
 8002846:	68c4      	ldr	r4, [r0, #12]
 8002848:	2118      	movs	r1, #24
 800284a:	47a0      	blx	r4
}
 800284c:	bd10      	pop	{r4, pc}

0800284e <u8x8_cad_EndTransfer>:
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800284e:	2300      	movs	r3, #0
{
 8002850:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002852:	001a      	movs	r2, r3
 8002854:	68c4      	ldr	r4, [r0, #12]
 8002856:	2119      	movs	r1, #25
 8002858:	47a0      	blx	r4
}
 800285a:	bd10      	pop	{r4, pc}

0800285c <u8x8_cad_SendSequence>:
{
 800285c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800285e:	0005      	movs	r5, r0
 8002860:	000c      	movs	r4, r1
    cmd = *data;
 8002862:	7821      	ldrb	r1, [r4, #0]
    switch( cmd )
 8002864:	2917      	cmp	r1, #23
 8002866:	d018      	beq.n	800289a <u8x8_cad_SendSequence+0x3e>
 8002868:	d802      	bhi.n	8002870 <u8x8_cad_SendSequence+0x14>
 800286a:	2915      	cmp	r1, #21
 800286c:	d20c      	bcs.n	8002888 <u8x8_cad_SendSequence+0x2c>
}
 800286e:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    switch( cmd )
 8002870:	2919      	cmp	r1, #25
 8002872:	d91b      	bls.n	80028ac <u8x8_cad_SendSequence+0x50>
 8002874:	29fe      	cmp	r1, #254	; 0xfe
 8002876:	d1fa      	bne.n	800286e <u8x8_cad_SendSequence+0x12>
	  v = *data;
 8002878:	466b      	mov	r3, sp
 800287a:	7862      	ldrb	r2, [r4, #1]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800287c:	2129      	movs	r1, #41	; 0x29
 800287e:	0028      	movs	r0, r5
	  v = *data;
 8002880:	71da      	strb	r2, [r3, #7]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002882:	f000 f954 	bl	8002b2e <u8x8_gpio_call>
 8002886:	e006      	b.n	8002896 <u8x8_cad_SendSequence+0x3a>
	  v = *data;
 8002888:	466b      	mov	r3, sp
 800288a:	7862      	ldrb	r2, [r4, #1]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800288c:	0028      	movs	r0, r5
	  v = *data;
 800288e:	71da      	strb	r2, [r3, #7]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8002890:	68ee      	ldr	r6, [r5, #12]
 8002892:	2300      	movs	r3, #0
 8002894:	47b0      	blx	r6
	  data++;
 8002896:	3402      	adds	r4, #2
	  break;
 8002898:	e7e3      	b.n	8002862 <u8x8_cad_SendSequence+0x6>
	  v = *data;
 800289a:	466b      	mov	r3, sp
 800289c:	1dda      	adds	r2, r3, #7
 800289e:	7863      	ldrb	r3, [r4, #1]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80028a0:	2101      	movs	r1, #1
 80028a2:	0028      	movs	r0, r5
	  v = *data;
 80028a4:	7013      	strb	r3, [r2, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80028a6:	f7ff ffc4 	bl	8002832 <u8x8_cad_SendData>
 80028aa:	e7f4      	b.n	8002896 <u8x8_cad_SendSequence+0x3a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80028ac:	2300      	movs	r3, #0
 80028ae:	0028      	movs	r0, r5
 80028b0:	001a      	movs	r2, r3
 80028b2:	68ee      	ldr	r6, [r5, #12]
    data++;
 80028b4:	3401      	adds	r4, #1
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80028b6:	47b0      	blx	r6
	  break;
 80028b8:	e7d3      	b.n	8002862 <u8x8_cad_SendSequence+0x6>
	...

080028bc <u8x8_cad_ssd13xx_fast_i2c>:
/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 80028bc:	3914      	subs	r1, #20
{
 80028be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028c0:	0004      	movs	r4, r0
 80028c2:	0015      	movs	r5, r2
 80028c4:	001e      	movs	r6, r3
      if ( in_transfer != 0 )
	u8x8_byte_EndTransfer(u8x8); 
      in_transfer = 0;
      break;
    default:
      return 0;
 80028c6:	2000      	movs	r0, #0
  switch(msg)
 80028c8:	2905      	cmp	r1, #5
 80028ca:	d819      	bhi.n	8002900 <u8x8_cad_ssd13xx_fast_i2c+0x44>
 80028cc:	0008      	movs	r0, r1
 80028ce:	f7fd fc1b 	bl	8000108 <__gnu_thumb1_case_uqi>
 80028d2:	0337      	.short	0x0337
 80028d4:	48441e18 	.word	0x48441e18
      if ( in_transfer != 0 )
 80028d8:	4e27      	ldr	r6, [pc, #156]	; (8002978 <u8x8_cad_ssd13xx_fast_i2c+0xbc>)
 80028da:	7833      	ldrb	r3, [r6, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d002      	beq.n	80028e6 <u8x8_cad_ssd13xx_fast_i2c+0x2a>
	 u8x8_byte_EndTransfer(u8x8); 
 80028e0:	0020      	movs	r0, r4
 80028e2:	f7ff ff7d 	bl	80027e0 <u8x8_byte_EndTransfer>
      u8x8_byte_StartTransfer(u8x8);
 80028e6:	0020      	movs	r0, r4
 80028e8:	f7ff ff73 	bl	80027d2 <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 80028ec:	2100      	movs	r1, #0
 80028ee:	0020      	movs	r0, r4
 80028f0:	f7ff ff67 	bl	80027c2 <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 80028f4:	0029      	movs	r1, r5
 80028f6:	0020      	movs	r0, r4
 80028f8:	f7ff ff63 	bl	80027c2 <u8x8_byte_SendByte>
      in_transfer = 1;
 80028fc:	2001      	movs	r0, #1
 80028fe:	7030      	strb	r0, [r6, #0]
  }
  return 1;
}
 8002900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      u8x8_byte_SendByte(u8x8, arg_int);
 8002902:	0011      	movs	r1, r2
 8002904:	0020      	movs	r0, r4
 8002906:	f7ff ff5c 	bl	80027c2 <u8x8_byte_SendByte>
  return 1;
 800290a:	2001      	movs	r0, #1
      break;
 800290c:	e7f8      	b.n	8002900 <u8x8_cad_ssd13xx_fast_i2c+0x44>
      if ( in_transfer != 0 )
 800290e:	4f1a      	ldr	r7, [pc, #104]	; (8002978 <u8x8_cad_ssd13xx_fast_i2c+0xbc>)
 8002910:	783b      	ldrb	r3, [r7, #0]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d002      	beq.n	800291c <u8x8_cad_ssd13xx_fast_i2c+0x60>
	u8x8_byte_EndTransfer(u8x8); 
 8002916:	0020      	movs	r0, r4
 8002918:	f7ff ff62 	bl	80027e0 <u8x8_byte_EndTransfer>
	u8x8_i2c_data_transfer(u8x8, 24, p);
 800291c:	0032      	movs	r2, r6
       while( arg_int > 24 )
 800291e:	2d18      	cmp	r5, #24
 8002920:	d806      	bhi.n	8002930 <u8x8_cad_ssd13xx_fast_i2c+0x74>
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 8002922:	0029      	movs	r1, r5
 8002924:	0020      	movs	r0, r4
 8002926:	f7ff ff62 	bl	80027ee <u8x8_i2c_data_transfer>
      in_transfer = 0;
 800292a:	2300      	movs	r3, #0
 800292c:	703b      	strb	r3, [r7, #0]
 800292e:	e7ec      	b.n	800290a <u8x8_cad_ssd13xx_fast_i2c+0x4e>
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8002930:	2118      	movs	r1, #24
 8002932:	0020      	movs	r0, r4
	arg_int-=24;
 8002934:	3d18      	subs	r5, #24
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8002936:	f7ff ff5a 	bl	80027ee <u8x8_i2c_data_transfer>
	arg_int-=24;
 800293a:	b2ed      	uxtb	r5, r5
	p+=24;
 800293c:	3618      	adds	r6, #24
 800293e:	e7ed      	b.n	800291c <u8x8_cad_ssd13xx_fast_i2c+0x60>
      if ( u8x8->i2c_address == 255 )
 8002940:	1d63      	adds	r3, r4, #5
 8002942:	7fda      	ldrb	r2, [r3, #31]
 8002944:	2aff      	cmp	r2, #255	; 0xff
 8002946:	d101      	bne.n	800294c <u8x8_cad_ssd13xx_fast_i2c+0x90>
	u8x8->i2c_address = 0x078;
 8002948:	3a87      	subs	r2, #135	; 0x87
 800294a:	77da      	strb	r2, [r3, #31]
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800294c:	6927      	ldr	r7, [r4, #16]
 800294e:	0033      	movs	r3, r6
 8002950:	002a      	movs	r2, r5
 8002952:	2114      	movs	r1, #20
 8002954:	0020      	movs	r0, r4
 8002956:	47b8      	blx	r7
 8002958:	e7d2      	b.n	8002900 <u8x8_cad_ssd13xx_fast_i2c+0x44>
      in_transfer = 0;
 800295a:	2200      	movs	r2, #0
 800295c:	4b06      	ldr	r3, [pc, #24]	; (8002978 <u8x8_cad_ssd13xx_fast_i2c+0xbc>)
 800295e:	701a      	strb	r2, [r3, #0]
 8002960:	e7d3      	b.n	800290a <u8x8_cad_ssd13xx_fast_i2c+0x4e>
      if ( in_transfer != 0 )
 8002962:	4d05      	ldr	r5, [pc, #20]	; (8002978 <u8x8_cad_ssd13xx_fast_i2c+0xbc>)
 8002964:	782b      	ldrb	r3, [r5, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <u8x8_cad_ssd13xx_fast_i2c+0xb4>
	u8x8_byte_EndTransfer(u8x8); 
 800296a:	0020      	movs	r0, r4
 800296c:	f7ff ff38 	bl	80027e0 <u8x8_byte_EndTransfer>
      in_transfer = 0;
 8002970:	2300      	movs	r3, #0
 8002972:	702b      	strb	r3, [r5, #0]
 8002974:	e7c9      	b.n	800290a <u8x8_cad_ssd13xx_fast_i2c+0x4e>
 8002976:	46c0      	nop			; (mov r8, r8)
 8002978:	200001bc 	.word	0x200001bc

0800297c <u8x8_d_ssd1306_128x32_generic>:

static uint8_t u8x8_d_ssd1306_128x32_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800297c:	390a      	subs	r1, #10
{
 800297e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002980:	0004      	movs	r4, r0
 8002982:	0016      	movs	r6, r2
 8002984:	001f      	movs	r7, r3
  switch(msg)
 8002986:	0008      	movs	r0, r1
 8002988:	2905      	cmp	r1, #5
 800298a:	d859      	bhi.n	8002a40 <u8x8_d_ssd1306_128x32_generic+0xc4>
 800298c:	f7fd fbbc 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002990:	11580c03 	.word	0x11580c03
 8002994:	3223      	.short	0x3223
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x32_univision_display_info);
      break;
    */
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8002996:	0020      	movs	r0, r4
 8002998:	f000 f871 	bl	8002a7e <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_init_seq);    
 800299c:	4929      	ldr	r1, [pc, #164]	; (8002a44 <u8x8_d_ssd1306_128x32_generic+0xc8>)
      break;
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave0_seq);
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave1_seq);
 800299e:	0020      	movs	r0, r4
 80029a0:	f7ff ff5c 	bl	800285c <u8x8_cad_SendSequence>
      u8x8_cad_EndTransfer(u8x8);
      break;
    default:
      return 0;
  }
  return 1;
 80029a4:	2001      	movs	r0, #1
}
 80029a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave0_seq);
 80029a8:	4927      	ldr	r1, [pc, #156]	; (8002a48 <u8x8_d_ssd1306_128x32_generic+0xcc>)
      if ( arg_int == 0 )
 80029aa:	2a00      	cmp	r2, #0
 80029ac:	d0f7      	beq.n	800299e <u8x8_d_ssd1306_128x32_generic+0x22>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave1_seq);
 80029ae:	4927      	ldr	r1, [pc, #156]	; (8002a4c <u8x8_d_ssd1306_128x32_generic+0xd0>)
 80029b0:	e7f5      	b.n	800299e <u8x8_d_ssd1306_128x32_generic+0x22>
 80029b2:	1ce5      	adds	r5, r4, #3
      if ( arg_int == 0 )
 80029b4:	2a00      	cmp	r2, #0
 80029b6:	d107      	bne.n	80029c8 <u8x8_d_ssd1306_128x32_generic+0x4c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_flip0_seq);
 80029b8:	4925      	ldr	r1, [pc, #148]	; (8002a50 <u8x8_d_ssd1306_128x32_generic+0xd4>)
 80029ba:	0020      	movs	r0, r4
 80029bc:	f7ff ff4e 	bl	800285c <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 80029c0:	6823      	ldr	r3, [r4, #0]
 80029c2:	7c9b      	ldrb	r3, [r3, #18]
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80029c4:	77eb      	strb	r3, [r5, #31]
 80029c6:	e7ed      	b.n	80029a4 <u8x8_d_ssd1306_128x32_generic+0x28>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_flip1_seq);
 80029c8:	4922      	ldr	r1, [pc, #136]	; (8002a54 <u8x8_d_ssd1306_128x32_generic+0xd8>)
 80029ca:	0020      	movs	r0, r4
 80029cc:	f7ff ff46 	bl	800285c <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	7cdb      	ldrb	r3, [r3, #19]
 80029d4:	e7f6      	b.n	80029c4 <u8x8_d_ssd1306_128x32_generic+0x48>
      u8x8_cad_StartTransfer(u8x8);
 80029d6:	0020      	movs	r0, r4
 80029d8:	f7ff ff32 	bl	8002840 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80029dc:	2181      	movs	r1, #129	; 0x81
 80029de:	0020      	movs	r0, r4
 80029e0:	f7ff ff19 	bl	8002816 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 80029e4:	0031      	movs	r1, r6
 80029e6:	0020      	movs	r0, r4
 80029e8:	f7ff ff1c 	bl	8002824 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80029ec:	0020      	movs	r0, r4
 80029ee:	f7ff ff2e 	bl	800284e <u8x8_cad_EndTransfer>
 80029f2:	e7d7      	b.n	80029a4 <u8x8_d_ssd1306_128x32_generic+0x28>
      u8x8_cad_StartTransfer(u8x8);
 80029f4:	0020      	movs	r0, r4
 80029f6:	f7ff ff23 	bl	8002840 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 80029fa:	797d      	ldrb	r5, [r7, #5]
      x += u8x8->x_offset;
 80029fc:	1ce3      	adds	r3, r4, #3
 80029fe:	7fd9      	ldrb	r1, [r3, #31]
      x *= 8;
 8002a00:	00ed      	lsls	r5, r5, #3
      x += u8x8->x_offset;
 8002a02:	186d      	adds	r5, r5, r1
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002a04:	2110      	movs	r1, #16
      x += u8x8->x_offset;
 8002a06:	b2ed      	uxtb	r5, r5
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002a08:	092b      	lsrs	r3, r5, #4
 8002a0a:	4319      	orrs	r1, r3
 8002a0c:	0020      	movs	r0, r4
 8002a0e:	f7ff ff02 	bl	8002816 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8002a12:	210f      	movs	r1, #15
 8002a14:	0020      	movs	r0, r4
 8002a16:	4029      	ands	r1, r5
 8002a18:	f7ff fefd 	bl	8002816 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8002a1c:	23b0      	movs	r3, #176	; 0xb0
 8002a1e:	79b9      	ldrb	r1, [r7, #6]
 8002a20:	0020      	movs	r0, r4
 8002a22:	4319      	orrs	r1, r3
 8002a24:	f7ff fef7 	bl	8002816 <u8x8_cad_SendCmd>
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8002a28:	7939      	ldrb	r1, [r7, #4]
	arg_int--;
 8002a2a:	3e01      	subs	r6, #1
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8002a2c:	00c9      	lsls	r1, r1, #3
 8002a2e:	b2c9      	uxtb	r1, r1
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	0020      	movs	r0, r4
	arg_int--;
 8002a34:	b2f6      	uxtb	r6, r6
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8002a36:	f7ff fefc 	bl	8002832 <u8x8_cad_SendData>
      } while( arg_int > 0 );
 8002a3a:	2e00      	cmp	r6, #0
 8002a3c:	d1f4      	bne.n	8002a28 <u8x8_d_ssd1306_128x32_generic+0xac>
 8002a3e:	e7d5      	b.n	80029ec <u8x8_d_ssd1306_128x32_generic+0x70>
      return 0;
 8002a40:	2000      	movs	r0, #0
 8002a42:	e7b0      	b.n	80029a6 <u8x8_d_ssd1306_128x32_generic+0x2a>
 8002a44:	08003d5a 	.word	0x08003d5a
 8002a48:	08003d8f 	.word	0x08003d8f
 8002a4c:	08003d94 	.word	0x08003d94
 8002a50:	08003d4c 	.word	0x08003d4c
 8002a54:	08003d53 	.word	0x08003d53

08002a58 <u8x8_d_ssd1306_128x32_univision>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 32
};

uint8_t u8x8_d_ssd1306_128x32_univision(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002a58:	b510      	push	{r4, lr}
    if ( msg == U8X8_MSG_DISPLAY_SETUP_MEMORY )
 8002a5a:	2909      	cmp	r1, #9
 8002a5c:	d104      	bne.n	8002a68 <u8x8_d_ssd1306_128x32_univision+0x10>
    {
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x32_univision_display_info);
 8002a5e:	4904      	ldr	r1, [pc, #16]	; (8002a70 <u8x8_d_ssd1306_128x32_univision+0x18>)
 8002a60:	f000 f808 	bl	8002a74 <u8x8_d_helper_display_setup_memory>
      return 1;
 8002a64:	2001      	movs	r0, #1
    }
    return u8x8_d_ssd1306_128x32_generic(u8x8, msg, arg_int, arg_ptr);
}
 8002a66:	bd10      	pop	{r4, pc}
    return u8x8_d_ssd1306_128x32_generic(u8x8, msg, arg_int, arg_ptr);
 8002a68:	f7ff ff88 	bl	800297c <u8x8_d_ssd1306_128x32_generic>
 8002a6c:	e7fb      	b.n	8002a66 <u8x8_d_ssd1306_128x32_univision+0xe>
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	08003d9c 	.word	0x08003d9c

08002a74 <u8x8_d_helper_display_setup_memory>:
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8002a74:	6001      	str	r1, [r0, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002a76:	7c8b      	ldrb	r3, [r1, #18]
 8002a78:	3003      	adds	r0, #3
 8002a7a:	77c3      	strb	r3, [r0, #31]
}
 8002a7c:	4770      	bx	lr

08002a7e <u8x8_d_helper_display_init>:
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8002a7e:	2300      	movs	r3, #0
{
 8002a80:	b570      	push	{r4, r5, r6, lr}
      u8x8_gpio_Init(u8x8);
 8002a82:	001a      	movs	r2, r3
 8002a84:	2128      	movs	r1, #40	; 0x28
 8002a86:	6945      	ldr	r5, [r0, #20]
{
 8002a88:	0004      	movs	r4, r0
      u8x8_gpio_Init(u8x8);
 8002a8a:	47a8      	blx	r5
      u8x8_cad_Init(u8x8);
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	68e5      	ldr	r5, [r4, #12]
 8002a90:	001a      	movs	r2, r3
 8002a92:	2114      	movs	r1, #20
 8002a94:	0020      	movs	r0, r4
 8002a96:	47a8      	blx	r5

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002a98:	0020      	movs	r0, r4
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	214b      	movs	r1, #75	; 0x4b
 8002a9e:	f000 f846 	bl	8002b2e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	0020      	movs	r0, r4
 8002aa6:	791a      	ldrb	r2, [r3, #4]
 8002aa8:	2129      	movs	r1, #41	; 0x29
 8002aaa:	f000 f840 	bl	8002b2e <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002aae:	0020      	movs	r0, r4
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	214b      	movs	r1, #75	; 0x4b
 8002ab4:	f000 f83b 	bl	8002b2e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002ab8:	6823      	ldr	r3, [r4, #0]
 8002aba:	0020      	movs	r0, r4
 8002abc:	791a      	ldrb	r2, [r3, #4]
 8002abe:	2129      	movs	r1, #41	; 0x29
 8002ac0:	f000 f835 	bl	8002b2e <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002ac4:	0020      	movs	r0, r4
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	214b      	movs	r1, #75	; 0x4b
 8002aca:	f000 f830 	bl	8002b2e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002ace:	6823      	ldr	r3, [r4, #0]
 8002ad0:	2129      	movs	r1, #41	; 0x29
 8002ad2:	795a      	ldrb	r2, [r3, #5]
 8002ad4:	0020      	movs	r0, r4
 8002ad6:	f000 f82a 	bl	8002b2e <u8x8_gpio_call>
}    
 8002ada:	bd70      	pop	{r4, r5, r6, pc}

08002adc <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002adc:	b513      	push	{r0, r1, r4, lr}
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002ade:	466c      	mov	r4, sp
  tile.y_pos = y;
  tile.cnt = cnt;
 8002ae0:	7123      	strb	r3, [r4, #4]
  tile.tile_ptr = tile_ptr;
 8002ae2:	9b04      	ldr	r3, [sp, #16]
  tile.x_pos = x;
 8002ae4:	7161      	strb	r1, [r4, #5]
  tile.y_pos = y;
 8002ae6:	71a2      	strb	r2, [r4, #6]
  tile.tile_ptr = tile_ptr;
 8002ae8:	9300      	str	r3, [sp, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8002aea:	6884      	ldr	r4, [r0, #8]
 8002aec:	466b      	mov	r3, sp
 8002aee:	2201      	movs	r2, #1
 8002af0:	210f      	movs	r1, #15
 8002af2:	47a0      	blx	r4
}
 8002af4:	bd16      	pop	{r1, r2, r4, pc}

08002af6 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8002af6:	2300      	movs	r3, #0
{
 8002af8:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8002afa:	001a      	movs	r2, r3
 8002afc:	6884      	ldr	r4, [r0, #8]
 8002afe:	2109      	movs	r1, #9
 8002b00:	47a0      	blx	r4
}
 8002b02:	bd10      	pop	{r4, pc}

08002b04 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 8002b04:	2300      	movs	r3, #0
{
 8002b06:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 8002b08:	001a      	movs	r2, r3
 8002b0a:	6884      	ldr	r4, [r0, #8]
 8002b0c:	210a      	movs	r1, #10
 8002b0e:	47a0      	blx	r4
}
 8002b10:	bd10      	pop	{r4, pc}

08002b12 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8002b12:	b510      	push	{r4, lr}
 8002b14:	000a      	movs	r2, r1
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8002b16:	6884      	ldr	r4, [r0, #8]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	210b      	movs	r1, #11
 8002b1c:	47a0      	blx	r4
}
 8002b1e:	bd10      	pop	{r4, pc}

08002b20 <u8x8_RefreshDisplay>:
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002b20:	2300      	movs	r3, #0
{
 8002b22:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002b24:	001a      	movs	r2, r3
 8002b26:	6884      	ldr	r4, [r0, #8]
 8002b28:	2110      	movs	r1, #16
 8002b2a:	47a0      	blx	r4
}
 8002b2c:	bd10      	pop	{r4, pc}

08002b2e <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002b2e:	b510      	push	{r4, lr}
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002b30:	2300      	movs	r3, #0
 8002b32:	6944      	ldr	r4, [r0, #20]
 8002b34:	47a0      	blx	r4
}
 8002b36:	bd10      	pop	{r4, pc}

08002b38 <u8x8_dummy_cb>:
/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
}
 8002b38:	2000      	movs	r0, #0
 8002b3a:	4770      	bx	lr

08002b3c <u8x8_SetupDefaults>:
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
    u8x8->display_info = NULL;
 8002b3c:	2300      	movs	r3, #0
    u8x8->display_cb = u8x8_dummy_cb;
 8002b3e:	4a09      	ldr	r2, [pc, #36]	; (8002b64 <u8x8_SetupDefaults+0x28>)
    u8x8->display_info = NULL;
 8002b40:	6003      	str	r3, [r0, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002b42:	6082      	str	r2, [r0, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002b44:	60c2      	str	r2, [r0, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002b46:	6102      	str	r2, [r0, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002b48:	6142      	str	r2, [r0, #20]
    u8x8->is_font_inverse_mode = 0;
 8002b4a:	1d02      	adds	r2, r0, #4
 8002b4c:	77d3      	strb	r3, [r2, #31]
    u8x8->device_address = 0;
 8002b4e:	1dc2      	adds	r2, r0, #7
 8002b50:	77d3      	strb	r3, [r2, #31]
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002b52:	3201      	adds	r2, #1
 8002b54:	77d3      	strb	r3, [r2, #31]
    u8x8->bus_clock = 0;		/* issue 769 */
 8002b56:	6183      	str	r3, [r0, #24]
    u8x8->i2c_address = 255;
 8002b58:	1d42      	adds	r2, r0, #5
 8002b5a:	33ff      	adds	r3, #255	; 0xff
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002b5c:	3029      	adds	r0, #41	; 0x29
    u8x8->i2c_address = 255;
 8002b5e:	77d3      	strb	r3, [r2, #31]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002b60:	7003      	strb	r3, [r0, #0]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002b62:	4770      	bx	lr
 8002b64:	08002b39 	.word	0x08002b39

08002b68 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6a:	0004      	movs	r4, r0
 8002b6c:	000f      	movs	r7, r1
 8002b6e:	0016      	movs	r6, r2
 8002b70:	001d      	movs	r5, r3
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002b72:	f7ff ffe3 	bl	8002b3c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
  u8x8->cad_cb = cad_cb;
  u8x8->byte_cb = byte_cb;
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002b76:	9b06      	ldr	r3, [sp, #24]
  u8x8->display_cb = display_cb;
 8002b78:	60a7      	str	r7, [r4, #8]
  u8x8->cad_cb = cad_cb;
 8002b7a:	60e6      	str	r6, [r4, #12]
  u8x8->byte_cb = byte_cb;
 8002b7c:	6125      	str	r5, [r4, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002b7e:	6163      	str	r3, [r4, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002b80:	0020      	movs	r0, r4
 8002b82:	f7ff ffb8 	bl	8002af6 <u8x8_SetupMemory>
}
 8002b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002b88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b88:	480d      	ldr	r0, [pc, #52]	; (8002bc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b8a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b8c:	480d      	ldr	r0, [pc, #52]	; (8002bc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b8e:	490e      	ldr	r1, [pc, #56]	; (8002bc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b90:	4a0e      	ldr	r2, [pc, #56]	; (8002bcc <LoopForever+0xe>)
  movs r3, #0
 8002b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b94:	e002      	b.n	8002b9c <LoopCopyDataInit>

08002b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b9a:	3304      	adds	r3, #4

08002b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ba0:	d3f9      	bcc.n	8002b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ba2:	4a0b      	ldr	r2, [pc, #44]	; (8002bd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ba4:	4c0b      	ldr	r4, [pc, #44]	; (8002bd4 <LoopForever+0x16>)
  movs r3, #0
 8002ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ba8:	e001      	b.n	8002bae <LoopFillZerobss>

08002baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bac:	3204      	adds	r2, #4

08002bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bb0:	d3fb      	bcc.n	8002baa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002bb2:	f7ff f8ed 	bl	8001d90 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002bb6:	f000 f817 	bl	8002be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bba:	f7fe fe97 	bl	80018ec <main>

08002bbe <LoopForever>:

LoopForever:
    b LoopForever
 8002bbe:	e7fe      	b.n	8002bbe <LoopForever>
  ldr   r0, =_estack
 8002bc0:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8002bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bc8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002bcc:	08003e50 	.word	0x08003e50
  ldr r2, =_sbss
 8002bd0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002bd4:	2000031c 	.word	0x2000031c

08002bd8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bd8:	e7fe      	b.n	8002bd8 <ADC1_IRQHandler>
	...

08002bdc <__errno>:
 8002bdc:	4b01      	ldr	r3, [pc, #4]	; (8002be4 <__errno+0x8>)
 8002bde:	6818      	ldr	r0, [r3, #0]
 8002be0:	4770      	bx	lr
 8002be2:	46c0      	nop			; (mov r8, r8)
 8002be4:	20000008 	.word	0x20000008

08002be8 <__libc_init_array>:
 8002be8:	b570      	push	{r4, r5, r6, lr}
 8002bea:	2600      	movs	r6, #0
 8002bec:	4d0c      	ldr	r5, [pc, #48]	; (8002c20 <__libc_init_array+0x38>)
 8002bee:	4c0d      	ldr	r4, [pc, #52]	; (8002c24 <__libc_init_array+0x3c>)
 8002bf0:	1b64      	subs	r4, r4, r5
 8002bf2:	10a4      	asrs	r4, r4, #2
 8002bf4:	42a6      	cmp	r6, r4
 8002bf6:	d109      	bne.n	8002c0c <__libc_init_array+0x24>
 8002bf8:	2600      	movs	r6, #0
 8002bfa:	f000 fc43 	bl	8003484 <_init>
 8002bfe:	4d0a      	ldr	r5, [pc, #40]	; (8002c28 <__libc_init_array+0x40>)
 8002c00:	4c0a      	ldr	r4, [pc, #40]	; (8002c2c <__libc_init_array+0x44>)
 8002c02:	1b64      	subs	r4, r4, r5
 8002c04:	10a4      	asrs	r4, r4, #2
 8002c06:	42a6      	cmp	r6, r4
 8002c08:	d105      	bne.n	8002c16 <__libc_init_array+0x2e>
 8002c0a:	bd70      	pop	{r4, r5, r6, pc}
 8002c0c:	00b3      	lsls	r3, r6, #2
 8002c0e:	58eb      	ldr	r3, [r5, r3]
 8002c10:	4798      	blx	r3
 8002c12:	3601      	adds	r6, #1
 8002c14:	e7ee      	b.n	8002bf4 <__libc_init_array+0xc>
 8002c16:	00b3      	lsls	r3, r6, #2
 8002c18:	58eb      	ldr	r3, [r5, r3]
 8002c1a:	4798      	blx	r3
 8002c1c:	3601      	adds	r6, #1
 8002c1e:	e7f2      	b.n	8002c06 <__libc_init_array+0x1e>
 8002c20:	08003e48 	.word	0x08003e48
 8002c24:	08003e48 	.word	0x08003e48
 8002c28:	08003e48 	.word	0x08003e48
 8002c2c:	08003e4c 	.word	0x08003e4c

08002c30 <memcpy>:
 8002c30:	2300      	movs	r3, #0
 8002c32:	b510      	push	{r4, lr}
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d100      	bne.n	8002c3a <memcpy+0xa>
 8002c38:	bd10      	pop	{r4, pc}
 8002c3a:	5ccc      	ldrb	r4, [r1, r3]
 8002c3c:	54c4      	strb	r4, [r0, r3]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	e7f8      	b.n	8002c34 <memcpy+0x4>

08002c42 <memset>:
 8002c42:	0003      	movs	r3, r0
 8002c44:	1882      	adds	r2, r0, r2
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d100      	bne.n	8002c4c <memset+0xa>
 8002c4a:	4770      	bx	lr
 8002c4c:	7019      	strb	r1, [r3, #0]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	e7f9      	b.n	8002c46 <memset+0x4>
	...

08002c54 <siprintf>:
 8002c54:	b40e      	push	{r1, r2, r3}
 8002c56:	b510      	push	{r4, lr}
 8002c58:	b09d      	sub	sp, #116	; 0x74
 8002c5a:	a902      	add	r1, sp, #8
 8002c5c:	9002      	str	r0, [sp, #8]
 8002c5e:	6108      	str	r0, [r1, #16]
 8002c60:	480b      	ldr	r0, [pc, #44]	; (8002c90 <siprintf+0x3c>)
 8002c62:	2482      	movs	r4, #130	; 0x82
 8002c64:	6088      	str	r0, [r1, #8]
 8002c66:	6148      	str	r0, [r1, #20]
 8002c68:	2001      	movs	r0, #1
 8002c6a:	4240      	negs	r0, r0
 8002c6c:	ab1f      	add	r3, sp, #124	; 0x7c
 8002c6e:	81c8      	strh	r0, [r1, #14]
 8002c70:	4808      	ldr	r0, [pc, #32]	; (8002c94 <siprintf+0x40>)
 8002c72:	cb04      	ldmia	r3!, {r2}
 8002c74:	00a4      	lsls	r4, r4, #2
 8002c76:	6800      	ldr	r0, [r0, #0]
 8002c78:	9301      	str	r3, [sp, #4]
 8002c7a:	818c      	strh	r4, [r1, #12]
 8002c7c:	f000 f8cc 	bl	8002e18 <_svfiprintf_r>
 8002c80:	2300      	movs	r3, #0
 8002c82:	9a02      	ldr	r2, [sp, #8]
 8002c84:	7013      	strb	r3, [r2, #0]
 8002c86:	b01d      	add	sp, #116	; 0x74
 8002c88:	bc10      	pop	{r4}
 8002c8a:	bc08      	pop	{r3}
 8002c8c:	b003      	add	sp, #12
 8002c8e:	4718      	bx	r3
 8002c90:	7fffffff 	.word	0x7fffffff
 8002c94:	20000008 	.word	0x20000008

08002c98 <_malloc_r>:
 8002c98:	2303      	movs	r3, #3
 8002c9a:	b570      	push	{r4, r5, r6, lr}
 8002c9c:	1ccd      	adds	r5, r1, #3
 8002c9e:	439d      	bics	r5, r3
 8002ca0:	3508      	adds	r5, #8
 8002ca2:	0006      	movs	r6, r0
 8002ca4:	2d0c      	cmp	r5, #12
 8002ca6:	d21e      	bcs.n	8002ce6 <_malloc_r+0x4e>
 8002ca8:	250c      	movs	r5, #12
 8002caa:	42a9      	cmp	r1, r5
 8002cac:	d81d      	bhi.n	8002cea <_malloc_r+0x52>
 8002cae:	0030      	movs	r0, r6
 8002cb0:	f000 fb6d 	bl	800338e <__malloc_lock>
 8002cb4:	4a25      	ldr	r2, [pc, #148]	; (8002d4c <_malloc_r+0xb4>)
 8002cb6:	6814      	ldr	r4, [r2, #0]
 8002cb8:	0021      	movs	r1, r4
 8002cba:	2900      	cmp	r1, #0
 8002cbc:	d119      	bne.n	8002cf2 <_malloc_r+0x5a>
 8002cbe:	4c24      	ldr	r4, [pc, #144]	; (8002d50 <_malloc_r+0xb8>)
 8002cc0:	6823      	ldr	r3, [r4, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d103      	bne.n	8002cce <_malloc_r+0x36>
 8002cc6:	0030      	movs	r0, r6
 8002cc8:	f000 fb32 	bl	8003330 <_sbrk_r>
 8002ccc:	6020      	str	r0, [r4, #0]
 8002cce:	0029      	movs	r1, r5
 8002cd0:	0030      	movs	r0, r6
 8002cd2:	f000 fb2d 	bl	8003330 <_sbrk_r>
 8002cd6:	1c43      	adds	r3, r0, #1
 8002cd8:	d12c      	bne.n	8002d34 <_malloc_r+0x9c>
 8002cda:	230c      	movs	r3, #12
 8002cdc:	0030      	movs	r0, r6
 8002cde:	6033      	str	r3, [r6, #0]
 8002ce0:	f000 fb56 	bl	8003390 <__malloc_unlock>
 8002ce4:	e003      	b.n	8002cee <_malloc_r+0x56>
 8002ce6:	2d00      	cmp	r5, #0
 8002ce8:	dadf      	bge.n	8002caa <_malloc_r+0x12>
 8002cea:	230c      	movs	r3, #12
 8002cec:	6033      	str	r3, [r6, #0]
 8002cee:	2000      	movs	r0, #0
 8002cf0:	bd70      	pop	{r4, r5, r6, pc}
 8002cf2:	680b      	ldr	r3, [r1, #0]
 8002cf4:	1b5b      	subs	r3, r3, r5
 8002cf6:	d41a      	bmi.n	8002d2e <_malloc_r+0x96>
 8002cf8:	2b0b      	cmp	r3, #11
 8002cfa:	d903      	bls.n	8002d04 <_malloc_r+0x6c>
 8002cfc:	600b      	str	r3, [r1, #0]
 8002cfe:	18cc      	adds	r4, r1, r3
 8002d00:	6025      	str	r5, [r4, #0]
 8002d02:	e003      	b.n	8002d0c <_malloc_r+0x74>
 8002d04:	428c      	cmp	r4, r1
 8002d06:	d10e      	bne.n	8002d26 <_malloc_r+0x8e>
 8002d08:	6863      	ldr	r3, [r4, #4]
 8002d0a:	6013      	str	r3, [r2, #0]
 8002d0c:	0030      	movs	r0, r6
 8002d0e:	f000 fb3f 	bl	8003390 <__malloc_unlock>
 8002d12:	0020      	movs	r0, r4
 8002d14:	2207      	movs	r2, #7
 8002d16:	300b      	adds	r0, #11
 8002d18:	1d23      	adds	r3, r4, #4
 8002d1a:	4390      	bics	r0, r2
 8002d1c:	1ac3      	subs	r3, r0, r3
 8002d1e:	d0e7      	beq.n	8002cf0 <_malloc_r+0x58>
 8002d20:	425a      	negs	r2, r3
 8002d22:	50e2      	str	r2, [r4, r3]
 8002d24:	e7e4      	b.n	8002cf0 <_malloc_r+0x58>
 8002d26:	684b      	ldr	r3, [r1, #4]
 8002d28:	6063      	str	r3, [r4, #4]
 8002d2a:	000c      	movs	r4, r1
 8002d2c:	e7ee      	b.n	8002d0c <_malloc_r+0x74>
 8002d2e:	000c      	movs	r4, r1
 8002d30:	6849      	ldr	r1, [r1, #4]
 8002d32:	e7c2      	b.n	8002cba <_malloc_r+0x22>
 8002d34:	2303      	movs	r3, #3
 8002d36:	1cc4      	adds	r4, r0, #3
 8002d38:	439c      	bics	r4, r3
 8002d3a:	42a0      	cmp	r0, r4
 8002d3c:	d0e0      	beq.n	8002d00 <_malloc_r+0x68>
 8002d3e:	1a21      	subs	r1, r4, r0
 8002d40:	0030      	movs	r0, r6
 8002d42:	f000 faf5 	bl	8003330 <_sbrk_r>
 8002d46:	1c43      	adds	r3, r0, #1
 8002d48:	d1da      	bne.n	8002d00 <_malloc_r+0x68>
 8002d4a:	e7c6      	b.n	8002cda <_malloc_r+0x42>
 8002d4c:	200001c0 	.word	0x200001c0
 8002d50:	200001c4 	.word	0x200001c4

08002d54 <__ssputs_r>:
 8002d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d56:	688e      	ldr	r6, [r1, #8]
 8002d58:	b085      	sub	sp, #20
 8002d5a:	0007      	movs	r7, r0
 8002d5c:	000c      	movs	r4, r1
 8002d5e:	9203      	str	r2, [sp, #12]
 8002d60:	9301      	str	r3, [sp, #4]
 8002d62:	429e      	cmp	r6, r3
 8002d64:	d839      	bhi.n	8002dda <__ssputs_r+0x86>
 8002d66:	2390      	movs	r3, #144	; 0x90
 8002d68:	898a      	ldrh	r2, [r1, #12]
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	421a      	tst	r2, r3
 8002d6e:	d034      	beq.n	8002dda <__ssputs_r+0x86>
 8002d70:	2503      	movs	r5, #3
 8002d72:	6909      	ldr	r1, [r1, #16]
 8002d74:	6823      	ldr	r3, [r4, #0]
 8002d76:	1a5b      	subs	r3, r3, r1
 8002d78:	9302      	str	r3, [sp, #8]
 8002d7a:	6963      	ldr	r3, [r4, #20]
 8002d7c:	9802      	ldr	r0, [sp, #8]
 8002d7e:	435d      	muls	r5, r3
 8002d80:	0feb      	lsrs	r3, r5, #31
 8002d82:	195d      	adds	r5, r3, r5
 8002d84:	9b01      	ldr	r3, [sp, #4]
 8002d86:	106d      	asrs	r5, r5, #1
 8002d88:	3301      	adds	r3, #1
 8002d8a:	181b      	adds	r3, r3, r0
 8002d8c:	42ab      	cmp	r3, r5
 8002d8e:	d900      	bls.n	8002d92 <__ssputs_r+0x3e>
 8002d90:	001d      	movs	r5, r3
 8002d92:	0553      	lsls	r3, r2, #21
 8002d94:	d532      	bpl.n	8002dfc <__ssputs_r+0xa8>
 8002d96:	0029      	movs	r1, r5
 8002d98:	0038      	movs	r0, r7
 8002d9a:	f7ff ff7d 	bl	8002c98 <_malloc_r>
 8002d9e:	1e06      	subs	r6, r0, #0
 8002da0:	d109      	bne.n	8002db6 <__ssputs_r+0x62>
 8002da2:	230c      	movs	r3, #12
 8002da4:	603b      	str	r3, [r7, #0]
 8002da6:	2340      	movs	r3, #64	; 0x40
 8002da8:	2001      	movs	r0, #1
 8002daa:	89a2      	ldrh	r2, [r4, #12]
 8002dac:	4240      	negs	r0, r0
 8002dae:	4313      	orrs	r3, r2
 8002db0:	81a3      	strh	r3, [r4, #12]
 8002db2:	b005      	add	sp, #20
 8002db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002db6:	9a02      	ldr	r2, [sp, #8]
 8002db8:	6921      	ldr	r1, [r4, #16]
 8002dba:	f7ff ff39 	bl	8002c30 <memcpy>
 8002dbe:	89a3      	ldrh	r3, [r4, #12]
 8002dc0:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <__ssputs_r+0xc0>)
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	2380      	movs	r3, #128	; 0x80
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	81a3      	strh	r3, [r4, #12]
 8002dca:	9b02      	ldr	r3, [sp, #8]
 8002dcc:	6126      	str	r6, [r4, #16]
 8002dce:	18f6      	adds	r6, r6, r3
 8002dd0:	6026      	str	r6, [r4, #0]
 8002dd2:	6165      	str	r5, [r4, #20]
 8002dd4:	9e01      	ldr	r6, [sp, #4]
 8002dd6:	1aed      	subs	r5, r5, r3
 8002dd8:	60a5      	str	r5, [r4, #8]
 8002dda:	9b01      	ldr	r3, [sp, #4]
 8002ddc:	42b3      	cmp	r3, r6
 8002dde:	d200      	bcs.n	8002de2 <__ssputs_r+0x8e>
 8002de0:	001e      	movs	r6, r3
 8002de2:	0032      	movs	r2, r6
 8002de4:	9903      	ldr	r1, [sp, #12]
 8002de6:	6820      	ldr	r0, [r4, #0]
 8002de8:	f000 fabf 	bl	800336a <memmove>
 8002dec:	68a3      	ldr	r3, [r4, #8]
 8002dee:	2000      	movs	r0, #0
 8002df0:	1b9b      	subs	r3, r3, r6
 8002df2:	60a3      	str	r3, [r4, #8]
 8002df4:	6823      	ldr	r3, [r4, #0]
 8002df6:	199e      	adds	r6, r3, r6
 8002df8:	6026      	str	r6, [r4, #0]
 8002dfa:	e7da      	b.n	8002db2 <__ssputs_r+0x5e>
 8002dfc:	002a      	movs	r2, r5
 8002dfe:	0038      	movs	r0, r7
 8002e00:	f000 fb12 	bl	8003428 <_realloc_r>
 8002e04:	1e06      	subs	r6, r0, #0
 8002e06:	d1e0      	bne.n	8002dca <__ssputs_r+0x76>
 8002e08:	6921      	ldr	r1, [r4, #16]
 8002e0a:	0038      	movs	r0, r7
 8002e0c:	f000 fac2 	bl	8003394 <_free_r>
 8002e10:	e7c7      	b.n	8002da2 <__ssputs_r+0x4e>
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	fffffb7f 	.word	0xfffffb7f

08002e18 <_svfiprintf_r>:
 8002e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e1a:	b09f      	sub	sp, #124	; 0x7c
 8002e1c:	9002      	str	r0, [sp, #8]
 8002e1e:	9305      	str	r3, [sp, #20]
 8002e20:	898b      	ldrh	r3, [r1, #12]
 8002e22:	000f      	movs	r7, r1
 8002e24:	0016      	movs	r6, r2
 8002e26:	061b      	lsls	r3, r3, #24
 8002e28:	d511      	bpl.n	8002e4e <_svfiprintf_r+0x36>
 8002e2a:	690b      	ldr	r3, [r1, #16]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10e      	bne.n	8002e4e <_svfiprintf_r+0x36>
 8002e30:	2140      	movs	r1, #64	; 0x40
 8002e32:	f7ff ff31 	bl	8002c98 <_malloc_r>
 8002e36:	6038      	str	r0, [r7, #0]
 8002e38:	6138      	str	r0, [r7, #16]
 8002e3a:	2800      	cmp	r0, #0
 8002e3c:	d105      	bne.n	8002e4a <_svfiprintf_r+0x32>
 8002e3e:	230c      	movs	r3, #12
 8002e40:	9a02      	ldr	r2, [sp, #8]
 8002e42:	3801      	subs	r0, #1
 8002e44:	6013      	str	r3, [r2, #0]
 8002e46:	b01f      	add	sp, #124	; 0x7c
 8002e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e4a:	2340      	movs	r3, #64	; 0x40
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	2300      	movs	r3, #0
 8002e50:	ad06      	add	r5, sp, #24
 8002e52:	616b      	str	r3, [r5, #20]
 8002e54:	3320      	adds	r3, #32
 8002e56:	766b      	strb	r3, [r5, #25]
 8002e58:	3310      	adds	r3, #16
 8002e5a:	76ab      	strb	r3, [r5, #26]
 8002e5c:	0034      	movs	r4, r6
 8002e5e:	7823      	ldrb	r3, [r4, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d147      	bne.n	8002ef4 <_svfiprintf_r+0xdc>
 8002e64:	1ba3      	subs	r3, r4, r6
 8002e66:	9304      	str	r3, [sp, #16]
 8002e68:	d00d      	beq.n	8002e86 <_svfiprintf_r+0x6e>
 8002e6a:	1ba3      	subs	r3, r4, r6
 8002e6c:	0032      	movs	r2, r6
 8002e6e:	0039      	movs	r1, r7
 8002e70:	9802      	ldr	r0, [sp, #8]
 8002e72:	f7ff ff6f 	bl	8002d54 <__ssputs_r>
 8002e76:	1c43      	adds	r3, r0, #1
 8002e78:	d100      	bne.n	8002e7c <_svfiprintf_r+0x64>
 8002e7a:	e0b5      	b.n	8002fe8 <_svfiprintf_r+0x1d0>
 8002e7c:	696a      	ldr	r2, [r5, #20]
 8002e7e:	9b04      	ldr	r3, [sp, #16]
 8002e80:	4694      	mov	ip, r2
 8002e82:	4463      	add	r3, ip
 8002e84:	616b      	str	r3, [r5, #20]
 8002e86:	7823      	ldrb	r3, [r4, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d100      	bne.n	8002e8e <_svfiprintf_r+0x76>
 8002e8c:	e0ac      	b.n	8002fe8 <_svfiprintf_r+0x1d0>
 8002e8e:	2201      	movs	r2, #1
 8002e90:	2300      	movs	r3, #0
 8002e92:	4252      	negs	r2, r2
 8002e94:	606a      	str	r2, [r5, #4]
 8002e96:	a902      	add	r1, sp, #8
 8002e98:	3254      	adds	r2, #84	; 0x54
 8002e9a:	1852      	adds	r2, r2, r1
 8002e9c:	3401      	adds	r4, #1
 8002e9e:	602b      	str	r3, [r5, #0]
 8002ea0:	60eb      	str	r3, [r5, #12]
 8002ea2:	60ab      	str	r3, [r5, #8]
 8002ea4:	7013      	strb	r3, [r2, #0]
 8002ea6:	65ab      	str	r3, [r5, #88]	; 0x58
 8002ea8:	4e58      	ldr	r6, [pc, #352]	; (800300c <_svfiprintf_r+0x1f4>)
 8002eaa:	2205      	movs	r2, #5
 8002eac:	7821      	ldrb	r1, [r4, #0]
 8002eae:	0030      	movs	r0, r6
 8002eb0:	f000 fa50 	bl	8003354 <memchr>
 8002eb4:	1c62      	adds	r2, r4, #1
 8002eb6:	2800      	cmp	r0, #0
 8002eb8:	d120      	bne.n	8002efc <_svfiprintf_r+0xe4>
 8002eba:	6829      	ldr	r1, [r5, #0]
 8002ebc:	06cb      	lsls	r3, r1, #27
 8002ebe:	d504      	bpl.n	8002eca <_svfiprintf_r+0xb2>
 8002ec0:	2353      	movs	r3, #83	; 0x53
 8002ec2:	ae02      	add	r6, sp, #8
 8002ec4:	3020      	adds	r0, #32
 8002ec6:	199b      	adds	r3, r3, r6
 8002ec8:	7018      	strb	r0, [r3, #0]
 8002eca:	070b      	lsls	r3, r1, #28
 8002ecc:	d504      	bpl.n	8002ed8 <_svfiprintf_r+0xc0>
 8002ece:	2353      	movs	r3, #83	; 0x53
 8002ed0:	202b      	movs	r0, #43	; 0x2b
 8002ed2:	ae02      	add	r6, sp, #8
 8002ed4:	199b      	adds	r3, r3, r6
 8002ed6:	7018      	strb	r0, [r3, #0]
 8002ed8:	7823      	ldrb	r3, [r4, #0]
 8002eda:	2b2a      	cmp	r3, #42	; 0x2a
 8002edc:	d016      	beq.n	8002f0c <_svfiprintf_r+0xf4>
 8002ede:	2000      	movs	r0, #0
 8002ee0:	210a      	movs	r1, #10
 8002ee2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ee4:	7822      	ldrb	r2, [r4, #0]
 8002ee6:	3a30      	subs	r2, #48	; 0x30
 8002ee8:	2a09      	cmp	r2, #9
 8002eea:	d955      	bls.n	8002f98 <_svfiprintf_r+0x180>
 8002eec:	2800      	cmp	r0, #0
 8002eee:	d015      	beq.n	8002f1c <_svfiprintf_r+0x104>
 8002ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8002ef2:	e013      	b.n	8002f1c <_svfiprintf_r+0x104>
 8002ef4:	2b25      	cmp	r3, #37	; 0x25
 8002ef6:	d0b5      	beq.n	8002e64 <_svfiprintf_r+0x4c>
 8002ef8:	3401      	adds	r4, #1
 8002efa:	e7b0      	b.n	8002e5e <_svfiprintf_r+0x46>
 8002efc:	2301      	movs	r3, #1
 8002efe:	1b80      	subs	r0, r0, r6
 8002f00:	4083      	lsls	r3, r0
 8002f02:	6829      	ldr	r1, [r5, #0]
 8002f04:	0014      	movs	r4, r2
 8002f06:	430b      	orrs	r3, r1
 8002f08:	602b      	str	r3, [r5, #0]
 8002f0a:	e7cd      	b.n	8002ea8 <_svfiprintf_r+0x90>
 8002f0c:	9b05      	ldr	r3, [sp, #20]
 8002f0e:	1d18      	adds	r0, r3, #4
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	9005      	str	r0, [sp, #20]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	db39      	blt.n	8002f8c <_svfiprintf_r+0x174>
 8002f18:	9309      	str	r3, [sp, #36]	; 0x24
 8002f1a:	0014      	movs	r4, r2
 8002f1c:	7823      	ldrb	r3, [r4, #0]
 8002f1e:	2b2e      	cmp	r3, #46	; 0x2e
 8002f20:	d10b      	bne.n	8002f3a <_svfiprintf_r+0x122>
 8002f22:	7863      	ldrb	r3, [r4, #1]
 8002f24:	1c62      	adds	r2, r4, #1
 8002f26:	2b2a      	cmp	r3, #42	; 0x2a
 8002f28:	d13e      	bne.n	8002fa8 <_svfiprintf_r+0x190>
 8002f2a:	9b05      	ldr	r3, [sp, #20]
 8002f2c:	3402      	adds	r4, #2
 8002f2e:	1d1a      	adds	r2, r3, #4
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	9205      	str	r2, [sp, #20]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	db34      	blt.n	8002fa2 <_svfiprintf_r+0x18a>
 8002f38:	9307      	str	r3, [sp, #28]
 8002f3a:	4e35      	ldr	r6, [pc, #212]	; (8003010 <_svfiprintf_r+0x1f8>)
 8002f3c:	7821      	ldrb	r1, [r4, #0]
 8002f3e:	2203      	movs	r2, #3
 8002f40:	0030      	movs	r0, r6
 8002f42:	f000 fa07 	bl	8003354 <memchr>
 8002f46:	2800      	cmp	r0, #0
 8002f48:	d006      	beq.n	8002f58 <_svfiprintf_r+0x140>
 8002f4a:	2340      	movs	r3, #64	; 0x40
 8002f4c:	1b80      	subs	r0, r0, r6
 8002f4e:	4083      	lsls	r3, r0
 8002f50:	682a      	ldr	r2, [r5, #0]
 8002f52:	3401      	adds	r4, #1
 8002f54:	4313      	orrs	r3, r2
 8002f56:	602b      	str	r3, [r5, #0]
 8002f58:	7821      	ldrb	r1, [r4, #0]
 8002f5a:	2206      	movs	r2, #6
 8002f5c:	482d      	ldr	r0, [pc, #180]	; (8003014 <_svfiprintf_r+0x1fc>)
 8002f5e:	1c66      	adds	r6, r4, #1
 8002f60:	7629      	strb	r1, [r5, #24]
 8002f62:	f000 f9f7 	bl	8003354 <memchr>
 8002f66:	2800      	cmp	r0, #0
 8002f68:	d046      	beq.n	8002ff8 <_svfiprintf_r+0x1e0>
 8002f6a:	4b2b      	ldr	r3, [pc, #172]	; (8003018 <_svfiprintf_r+0x200>)
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d12f      	bne.n	8002fd0 <_svfiprintf_r+0x1b8>
 8002f70:	6829      	ldr	r1, [r5, #0]
 8002f72:	9b05      	ldr	r3, [sp, #20]
 8002f74:	2207      	movs	r2, #7
 8002f76:	05c9      	lsls	r1, r1, #23
 8002f78:	d528      	bpl.n	8002fcc <_svfiprintf_r+0x1b4>
 8002f7a:	189b      	adds	r3, r3, r2
 8002f7c:	4393      	bics	r3, r2
 8002f7e:	3308      	adds	r3, #8
 8002f80:	9305      	str	r3, [sp, #20]
 8002f82:	696b      	ldr	r3, [r5, #20]
 8002f84:	9a03      	ldr	r2, [sp, #12]
 8002f86:	189b      	adds	r3, r3, r2
 8002f88:	616b      	str	r3, [r5, #20]
 8002f8a:	e767      	b.n	8002e5c <_svfiprintf_r+0x44>
 8002f8c:	425b      	negs	r3, r3
 8002f8e:	60eb      	str	r3, [r5, #12]
 8002f90:	2302      	movs	r3, #2
 8002f92:	430b      	orrs	r3, r1
 8002f94:	602b      	str	r3, [r5, #0]
 8002f96:	e7c0      	b.n	8002f1a <_svfiprintf_r+0x102>
 8002f98:	434b      	muls	r3, r1
 8002f9a:	3401      	adds	r4, #1
 8002f9c:	189b      	adds	r3, r3, r2
 8002f9e:	2001      	movs	r0, #1
 8002fa0:	e7a0      	b.n	8002ee4 <_svfiprintf_r+0xcc>
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	425b      	negs	r3, r3
 8002fa6:	e7c7      	b.n	8002f38 <_svfiprintf_r+0x120>
 8002fa8:	2300      	movs	r3, #0
 8002faa:	0014      	movs	r4, r2
 8002fac:	200a      	movs	r0, #10
 8002fae:	001a      	movs	r2, r3
 8002fb0:	606b      	str	r3, [r5, #4]
 8002fb2:	7821      	ldrb	r1, [r4, #0]
 8002fb4:	3930      	subs	r1, #48	; 0x30
 8002fb6:	2909      	cmp	r1, #9
 8002fb8:	d903      	bls.n	8002fc2 <_svfiprintf_r+0x1aa>
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0bd      	beq.n	8002f3a <_svfiprintf_r+0x122>
 8002fbe:	9207      	str	r2, [sp, #28]
 8002fc0:	e7bb      	b.n	8002f3a <_svfiprintf_r+0x122>
 8002fc2:	4342      	muls	r2, r0
 8002fc4:	3401      	adds	r4, #1
 8002fc6:	1852      	adds	r2, r2, r1
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e7f2      	b.n	8002fb2 <_svfiprintf_r+0x19a>
 8002fcc:	3307      	adds	r3, #7
 8002fce:	e7d5      	b.n	8002f7c <_svfiprintf_r+0x164>
 8002fd0:	ab05      	add	r3, sp, #20
 8002fd2:	9300      	str	r3, [sp, #0]
 8002fd4:	003a      	movs	r2, r7
 8002fd6:	4b11      	ldr	r3, [pc, #68]	; (800301c <_svfiprintf_r+0x204>)
 8002fd8:	0029      	movs	r1, r5
 8002fda:	9802      	ldr	r0, [sp, #8]
 8002fdc:	e000      	b.n	8002fe0 <_svfiprintf_r+0x1c8>
 8002fde:	bf00      	nop
 8002fe0:	9003      	str	r0, [sp, #12]
 8002fe2:	9b03      	ldr	r3, [sp, #12]
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	d1cc      	bne.n	8002f82 <_svfiprintf_r+0x16a>
 8002fe8:	89bb      	ldrh	r3, [r7, #12]
 8002fea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002fec:	065b      	lsls	r3, r3, #25
 8002fee:	d400      	bmi.n	8002ff2 <_svfiprintf_r+0x1da>
 8002ff0:	e729      	b.n	8002e46 <_svfiprintf_r+0x2e>
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	4240      	negs	r0, r0
 8002ff6:	e726      	b.n	8002e46 <_svfiprintf_r+0x2e>
 8002ff8:	ab05      	add	r3, sp, #20
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	003a      	movs	r2, r7
 8002ffe:	4b07      	ldr	r3, [pc, #28]	; (800301c <_svfiprintf_r+0x204>)
 8003000:	0029      	movs	r1, r5
 8003002:	9802      	ldr	r0, [sp, #8]
 8003004:	f000 f87a 	bl	80030fc <_printf_i>
 8003008:	e7ea      	b.n	8002fe0 <_svfiprintf_r+0x1c8>
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	08003e14 	.word	0x08003e14
 8003010:	08003e1a 	.word	0x08003e1a
 8003014:	08003e1e 	.word	0x08003e1e
 8003018:	00000000 	.word	0x00000000
 800301c:	08002d55 	.word	0x08002d55

08003020 <_printf_common>:
 8003020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003022:	0015      	movs	r5, r2
 8003024:	9301      	str	r3, [sp, #4]
 8003026:	688a      	ldr	r2, [r1, #8]
 8003028:	690b      	ldr	r3, [r1, #16]
 800302a:	9000      	str	r0, [sp, #0]
 800302c:	000c      	movs	r4, r1
 800302e:	4293      	cmp	r3, r2
 8003030:	da00      	bge.n	8003034 <_printf_common+0x14>
 8003032:	0013      	movs	r3, r2
 8003034:	0022      	movs	r2, r4
 8003036:	602b      	str	r3, [r5, #0]
 8003038:	3243      	adds	r2, #67	; 0x43
 800303a:	7812      	ldrb	r2, [r2, #0]
 800303c:	2a00      	cmp	r2, #0
 800303e:	d001      	beq.n	8003044 <_printf_common+0x24>
 8003040:	3301      	adds	r3, #1
 8003042:	602b      	str	r3, [r5, #0]
 8003044:	6823      	ldr	r3, [r4, #0]
 8003046:	069b      	lsls	r3, r3, #26
 8003048:	d502      	bpl.n	8003050 <_printf_common+0x30>
 800304a:	682b      	ldr	r3, [r5, #0]
 800304c:	3302      	adds	r3, #2
 800304e:	602b      	str	r3, [r5, #0]
 8003050:	2706      	movs	r7, #6
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	401f      	ands	r7, r3
 8003056:	d027      	beq.n	80030a8 <_printf_common+0x88>
 8003058:	0023      	movs	r3, r4
 800305a:	3343      	adds	r3, #67	; 0x43
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	1e5a      	subs	r2, r3, #1
 8003060:	4193      	sbcs	r3, r2
 8003062:	6822      	ldr	r2, [r4, #0]
 8003064:	0692      	lsls	r2, r2, #26
 8003066:	d430      	bmi.n	80030ca <_printf_common+0xaa>
 8003068:	0022      	movs	r2, r4
 800306a:	9901      	ldr	r1, [sp, #4]
 800306c:	3243      	adds	r2, #67	; 0x43
 800306e:	9800      	ldr	r0, [sp, #0]
 8003070:	9e08      	ldr	r6, [sp, #32]
 8003072:	47b0      	blx	r6
 8003074:	1c43      	adds	r3, r0, #1
 8003076:	d025      	beq.n	80030c4 <_printf_common+0xa4>
 8003078:	2306      	movs	r3, #6
 800307a:	6820      	ldr	r0, [r4, #0]
 800307c:	682a      	ldr	r2, [r5, #0]
 800307e:	68e1      	ldr	r1, [r4, #12]
 8003080:	4003      	ands	r3, r0
 8003082:	2500      	movs	r5, #0
 8003084:	2b04      	cmp	r3, #4
 8003086:	d103      	bne.n	8003090 <_printf_common+0x70>
 8003088:	1a8d      	subs	r5, r1, r2
 800308a:	43eb      	mvns	r3, r5
 800308c:	17db      	asrs	r3, r3, #31
 800308e:	401d      	ands	r5, r3
 8003090:	68a3      	ldr	r3, [r4, #8]
 8003092:	6922      	ldr	r2, [r4, #16]
 8003094:	4293      	cmp	r3, r2
 8003096:	dd01      	ble.n	800309c <_printf_common+0x7c>
 8003098:	1a9b      	subs	r3, r3, r2
 800309a:	18ed      	adds	r5, r5, r3
 800309c:	2700      	movs	r7, #0
 800309e:	42bd      	cmp	r5, r7
 80030a0:	d120      	bne.n	80030e4 <_printf_common+0xc4>
 80030a2:	2000      	movs	r0, #0
 80030a4:	e010      	b.n	80030c8 <_printf_common+0xa8>
 80030a6:	3701      	adds	r7, #1
 80030a8:	68e3      	ldr	r3, [r4, #12]
 80030aa:	682a      	ldr	r2, [r5, #0]
 80030ac:	1a9b      	subs	r3, r3, r2
 80030ae:	429f      	cmp	r7, r3
 80030b0:	dad2      	bge.n	8003058 <_printf_common+0x38>
 80030b2:	0022      	movs	r2, r4
 80030b4:	2301      	movs	r3, #1
 80030b6:	3219      	adds	r2, #25
 80030b8:	9901      	ldr	r1, [sp, #4]
 80030ba:	9800      	ldr	r0, [sp, #0]
 80030bc:	9e08      	ldr	r6, [sp, #32]
 80030be:	47b0      	blx	r6
 80030c0:	1c43      	adds	r3, r0, #1
 80030c2:	d1f0      	bne.n	80030a6 <_printf_common+0x86>
 80030c4:	2001      	movs	r0, #1
 80030c6:	4240      	negs	r0, r0
 80030c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80030ca:	2030      	movs	r0, #48	; 0x30
 80030cc:	18e1      	adds	r1, r4, r3
 80030ce:	3143      	adds	r1, #67	; 0x43
 80030d0:	7008      	strb	r0, [r1, #0]
 80030d2:	0021      	movs	r1, r4
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	3145      	adds	r1, #69	; 0x45
 80030d8:	7809      	ldrb	r1, [r1, #0]
 80030da:	18a2      	adds	r2, r4, r2
 80030dc:	3243      	adds	r2, #67	; 0x43
 80030de:	3302      	adds	r3, #2
 80030e0:	7011      	strb	r1, [r2, #0]
 80030e2:	e7c1      	b.n	8003068 <_printf_common+0x48>
 80030e4:	0022      	movs	r2, r4
 80030e6:	2301      	movs	r3, #1
 80030e8:	321a      	adds	r2, #26
 80030ea:	9901      	ldr	r1, [sp, #4]
 80030ec:	9800      	ldr	r0, [sp, #0]
 80030ee:	9e08      	ldr	r6, [sp, #32]
 80030f0:	47b0      	blx	r6
 80030f2:	1c43      	adds	r3, r0, #1
 80030f4:	d0e6      	beq.n	80030c4 <_printf_common+0xa4>
 80030f6:	3701      	adds	r7, #1
 80030f8:	e7d1      	b.n	800309e <_printf_common+0x7e>
	...

080030fc <_printf_i>:
 80030fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030fe:	b08b      	sub	sp, #44	; 0x2c
 8003100:	9206      	str	r2, [sp, #24]
 8003102:	000a      	movs	r2, r1
 8003104:	3243      	adds	r2, #67	; 0x43
 8003106:	9307      	str	r3, [sp, #28]
 8003108:	9005      	str	r0, [sp, #20]
 800310a:	9204      	str	r2, [sp, #16]
 800310c:	7e0a      	ldrb	r2, [r1, #24]
 800310e:	000c      	movs	r4, r1
 8003110:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003112:	2a6e      	cmp	r2, #110	; 0x6e
 8003114:	d100      	bne.n	8003118 <_printf_i+0x1c>
 8003116:	e08f      	b.n	8003238 <_printf_i+0x13c>
 8003118:	d817      	bhi.n	800314a <_printf_i+0x4e>
 800311a:	2a63      	cmp	r2, #99	; 0x63
 800311c:	d02c      	beq.n	8003178 <_printf_i+0x7c>
 800311e:	d808      	bhi.n	8003132 <_printf_i+0x36>
 8003120:	2a00      	cmp	r2, #0
 8003122:	d100      	bne.n	8003126 <_printf_i+0x2a>
 8003124:	e099      	b.n	800325a <_printf_i+0x15e>
 8003126:	2a58      	cmp	r2, #88	; 0x58
 8003128:	d054      	beq.n	80031d4 <_printf_i+0xd8>
 800312a:	0026      	movs	r6, r4
 800312c:	3642      	adds	r6, #66	; 0x42
 800312e:	7032      	strb	r2, [r6, #0]
 8003130:	e029      	b.n	8003186 <_printf_i+0x8a>
 8003132:	2a64      	cmp	r2, #100	; 0x64
 8003134:	d001      	beq.n	800313a <_printf_i+0x3e>
 8003136:	2a69      	cmp	r2, #105	; 0x69
 8003138:	d1f7      	bne.n	800312a <_printf_i+0x2e>
 800313a:	6821      	ldr	r1, [r4, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	0608      	lsls	r0, r1, #24
 8003140:	d523      	bpl.n	800318a <_printf_i+0x8e>
 8003142:	1d11      	adds	r1, r2, #4
 8003144:	6019      	str	r1, [r3, #0]
 8003146:	6815      	ldr	r5, [r2, #0]
 8003148:	e025      	b.n	8003196 <_printf_i+0x9a>
 800314a:	2a73      	cmp	r2, #115	; 0x73
 800314c:	d100      	bne.n	8003150 <_printf_i+0x54>
 800314e:	e088      	b.n	8003262 <_printf_i+0x166>
 8003150:	d808      	bhi.n	8003164 <_printf_i+0x68>
 8003152:	2a6f      	cmp	r2, #111	; 0x6f
 8003154:	d029      	beq.n	80031aa <_printf_i+0xae>
 8003156:	2a70      	cmp	r2, #112	; 0x70
 8003158:	d1e7      	bne.n	800312a <_printf_i+0x2e>
 800315a:	2220      	movs	r2, #32
 800315c:	6809      	ldr	r1, [r1, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	6022      	str	r2, [r4, #0]
 8003162:	e003      	b.n	800316c <_printf_i+0x70>
 8003164:	2a75      	cmp	r2, #117	; 0x75
 8003166:	d020      	beq.n	80031aa <_printf_i+0xae>
 8003168:	2a78      	cmp	r2, #120	; 0x78
 800316a:	d1de      	bne.n	800312a <_printf_i+0x2e>
 800316c:	0022      	movs	r2, r4
 800316e:	2178      	movs	r1, #120	; 0x78
 8003170:	3245      	adds	r2, #69	; 0x45
 8003172:	7011      	strb	r1, [r2, #0]
 8003174:	4a6c      	ldr	r2, [pc, #432]	; (8003328 <_printf_i+0x22c>)
 8003176:	e030      	b.n	80031da <_printf_i+0xde>
 8003178:	000e      	movs	r6, r1
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	3642      	adds	r6, #66	; 0x42
 800317e:	1d11      	adds	r1, r2, #4
 8003180:	6019      	str	r1, [r3, #0]
 8003182:	6813      	ldr	r3, [r2, #0]
 8003184:	7033      	strb	r3, [r6, #0]
 8003186:	2301      	movs	r3, #1
 8003188:	e079      	b.n	800327e <_printf_i+0x182>
 800318a:	0649      	lsls	r1, r1, #25
 800318c:	d5d9      	bpl.n	8003142 <_printf_i+0x46>
 800318e:	1d11      	adds	r1, r2, #4
 8003190:	6019      	str	r1, [r3, #0]
 8003192:	2300      	movs	r3, #0
 8003194:	5ed5      	ldrsh	r5, [r2, r3]
 8003196:	2d00      	cmp	r5, #0
 8003198:	da03      	bge.n	80031a2 <_printf_i+0xa6>
 800319a:	232d      	movs	r3, #45	; 0x2d
 800319c:	9a04      	ldr	r2, [sp, #16]
 800319e:	426d      	negs	r5, r5
 80031a0:	7013      	strb	r3, [r2, #0]
 80031a2:	4b62      	ldr	r3, [pc, #392]	; (800332c <_printf_i+0x230>)
 80031a4:	270a      	movs	r7, #10
 80031a6:	9303      	str	r3, [sp, #12]
 80031a8:	e02f      	b.n	800320a <_printf_i+0x10e>
 80031aa:	6820      	ldr	r0, [r4, #0]
 80031ac:	6819      	ldr	r1, [r3, #0]
 80031ae:	0605      	lsls	r5, r0, #24
 80031b0:	d503      	bpl.n	80031ba <_printf_i+0xbe>
 80031b2:	1d08      	adds	r0, r1, #4
 80031b4:	6018      	str	r0, [r3, #0]
 80031b6:	680d      	ldr	r5, [r1, #0]
 80031b8:	e005      	b.n	80031c6 <_printf_i+0xca>
 80031ba:	0640      	lsls	r0, r0, #25
 80031bc:	d5f9      	bpl.n	80031b2 <_printf_i+0xb6>
 80031be:	680d      	ldr	r5, [r1, #0]
 80031c0:	1d08      	adds	r0, r1, #4
 80031c2:	6018      	str	r0, [r3, #0]
 80031c4:	b2ad      	uxth	r5, r5
 80031c6:	4b59      	ldr	r3, [pc, #356]	; (800332c <_printf_i+0x230>)
 80031c8:	2708      	movs	r7, #8
 80031ca:	9303      	str	r3, [sp, #12]
 80031cc:	2a6f      	cmp	r2, #111	; 0x6f
 80031ce:	d018      	beq.n	8003202 <_printf_i+0x106>
 80031d0:	270a      	movs	r7, #10
 80031d2:	e016      	b.n	8003202 <_printf_i+0x106>
 80031d4:	3145      	adds	r1, #69	; 0x45
 80031d6:	700a      	strb	r2, [r1, #0]
 80031d8:	4a54      	ldr	r2, [pc, #336]	; (800332c <_printf_i+0x230>)
 80031da:	9203      	str	r2, [sp, #12]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	6821      	ldr	r1, [r4, #0]
 80031e0:	1d10      	adds	r0, r2, #4
 80031e2:	6018      	str	r0, [r3, #0]
 80031e4:	6815      	ldr	r5, [r2, #0]
 80031e6:	0608      	lsls	r0, r1, #24
 80031e8:	d522      	bpl.n	8003230 <_printf_i+0x134>
 80031ea:	07cb      	lsls	r3, r1, #31
 80031ec:	d502      	bpl.n	80031f4 <_printf_i+0xf8>
 80031ee:	2320      	movs	r3, #32
 80031f0:	4319      	orrs	r1, r3
 80031f2:	6021      	str	r1, [r4, #0]
 80031f4:	2710      	movs	r7, #16
 80031f6:	2d00      	cmp	r5, #0
 80031f8:	d103      	bne.n	8003202 <_printf_i+0x106>
 80031fa:	2320      	movs	r3, #32
 80031fc:	6822      	ldr	r2, [r4, #0]
 80031fe:	439a      	bics	r2, r3
 8003200:	6022      	str	r2, [r4, #0]
 8003202:	0023      	movs	r3, r4
 8003204:	2200      	movs	r2, #0
 8003206:	3343      	adds	r3, #67	; 0x43
 8003208:	701a      	strb	r2, [r3, #0]
 800320a:	6863      	ldr	r3, [r4, #4]
 800320c:	60a3      	str	r3, [r4, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	db5c      	blt.n	80032cc <_printf_i+0x1d0>
 8003212:	2204      	movs	r2, #4
 8003214:	6821      	ldr	r1, [r4, #0]
 8003216:	4391      	bics	r1, r2
 8003218:	6021      	str	r1, [r4, #0]
 800321a:	2d00      	cmp	r5, #0
 800321c:	d158      	bne.n	80032d0 <_printf_i+0x1d4>
 800321e:	9e04      	ldr	r6, [sp, #16]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d064      	beq.n	80032ee <_printf_i+0x1f2>
 8003224:	0026      	movs	r6, r4
 8003226:	9b03      	ldr	r3, [sp, #12]
 8003228:	3642      	adds	r6, #66	; 0x42
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	7033      	strb	r3, [r6, #0]
 800322e:	e05e      	b.n	80032ee <_printf_i+0x1f2>
 8003230:	0648      	lsls	r0, r1, #25
 8003232:	d5da      	bpl.n	80031ea <_printf_i+0xee>
 8003234:	b2ad      	uxth	r5, r5
 8003236:	e7d8      	b.n	80031ea <_printf_i+0xee>
 8003238:	6809      	ldr	r1, [r1, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	0608      	lsls	r0, r1, #24
 800323e:	d505      	bpl.n	800324c <_printf_i+0x150>
 8003240:	1d11      	adds	r1, r2, #4
 8003242:	6019      	str	r1, [r3, #0]
 8003244:	6813      	ldr	r3, [r2, #0]
 8003246:	6962      	ldr	r2, [r4, #20]
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e006      	b.n	800325a <_printf_i+0x15e>
 800324c:	0649      	lsls	r1, r1, #25
 800324e:	d5f7      	bpl.n	8003240 <_printf_i+0x144>
 8003250:	1d11      	adds	r1, r2, #4
 8003252:	6019      	str	r1, [r3, #0]
 8003254:	6813      	ldr	r3, [r2, #0]
 8003256:	8aa2      	ldrh	r2, [r4, #20]
 8003258:	801a      	strh	r2, [r3, #0]
 800325a:	2300      	movs	r3, #0
 800325c:	9e04      	ldr	r6, [sp, #16]
 800325e:	6123      	str	r3, [r4, #16]
 8003260:	e054      	b.n	800330c <_printf_i+0x210>
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	1d11      	adds	r1, r2, #4
 8003266:	6019      	str	r1, [r3, #0]
 8003268:	6816      	ldr	r6, [r2, #0]
 800326a:	2100      	movs	r1, #0
 800326c:	6862      	ldr	r2, [r4, #4]
 800326e:	0030      	movs	r0, r6
 8003270:	f000 f870 	bl	8003354 <memchr>
 8003274:	2800      	cmp	r0, #0
 8003276:	d001      	beq.n	800327c <_printf_i+0x180>
 8003278:	1b80      	subs	r0, r0, r6
 800327a:	6060      	str	r0, [r4, #4]
 800327c:	6863      	ldr	r3, [r4, #4]
 800327e:	6123      	str	r3, [r4, #16]
 8003280:	2300      	movs	r3, #0
 8003282:	9a04      	ldr	r2, [sp, #16]
 8003284:	7013      	strb	r3, [r2, #0]
 8003286:	e041      	b.n	800330c <_printf_i+0x210>
 8003288:	6923      	ldr	r3, [r4, #16]
 800328a:	0032      	movs	r2, r6
 800328c:	9906      	ldr	r1, [sp, #24]
 800328e:	9805      	ldr	r0, [sp, #20]
 8003290:	9d07      	ldr	r5, [sp, #28]
 8003292:	47a8      	blx	r5
 8003294:	1c43      	adds	r3, r0, #1
 8003296:	d043      	beq.n	8003320 <_printf_i+0x224>
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	2500      	movs	r5, #0
 800329c:	079b      	lsls	r3, r3, #30
 800329e:	d40f      	bmi.n	80032c0 <_printf_i+0x1c4>
 80032a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032a2:	68e0      	ldr	r0, [r4, #12]
 80032a4:	4298      	cmp	r0, r3
 80032a6:	da3d      	bge.n	8003324 <_printf_i+0x228>
 80032a8:	0018      	movs	r0, r3
 80032aa:	e03b      	b.n	8003324 <_printf_i+0x228>
 80032ac:	0022      	movs	r2, r4
 80032ae:	2301      	movs	r3, #1
 80032b0:	3219      	adds	r2, #25
 80032b2:	9906      	ldr	r1, [sp, #24]
 80032b4:	9805      	ldr	r0, [sp, #20]
 80032b6:	9e07      	ldr	r6, [sp, #28]
 80032b8:	47b0      	blx	r6
 80032ba:	1c43      	adds	r3, r0, #1
 80032bc:	d030      	beq.n	8003320 <_printf_i+0x224>
 80032be:	3501      	adds	r5, #1
 80032c0:	68e3      	ldr	r3, [r4, #12]
 80032c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80032c4:	1a9b      	subs	r3, r3, r2
 80032c6:	429d      	cmp	r5, r3
 80032c8:	dbf0      	blt.n	80032ac <_printf_i+0x1b0>
 80032ca:	e7e9      	b.n	80032a0 <_printf_i+0x1a4>
 80032cc:	2d00      	cmp	r5, #0
 80032ce:	d0a9      	beq.n	8003224 <_printf_i+0x128>
 80032d0:	9e04      	ldr	r6, [sp, #16]
 80032d2:	0028      	movs	r0, r5
 80032d4:	0039      	movs	r1, r7
 80032d6:	f7fc ffa7 	bl	8000228 <__aeabi_uidivmod>
 80032da:	9b03      	ldr	r3, [sp, #12]
 80032dc:	3e01      	subs	r6, #1
 80032de:	5c5b      	ldrb	r3, [r3, r1]
 80032e0:	0028      	movs	r0, r5
 80032e2:	7033      	strb	r3, [r6, #0]
 80032e4:	0039      	movs	r1, r7
 80032e6:	f7fc ff19 	bl	800011c <__udivsi3>
 80032ea:	1e05      	subs	r5, r0, #0
 80032ec:	d1f1      	bne.n	80032d2 <_printf_i+0x1d6>
 80032ee:	2f08      	cmp	r7, #8
 80032f0:	d109      	bne.n	8003306 <_printf_i+0x20a>
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	07db      	lsls	r3, r3, #31
 80032f6:	d506      	bpl.n	8003306 <_printf_i+0x20a>
 80032f8:	6863      	ldr	r3, [r4, #4]
 80032fa:	6922      	ldr	r2, [r4, #16]
 80032fc:	4293      	cmp	r3, r2
 80032fe:	dc02      	bgt.n	8003306 <_printf_i+0x20a>
 8003300:	2330      	movs	r3, #48	; 0x30
 8003302:	3e01      	subs	r6, #1
 8003304:	7033      	strb	r3, [r6, #0]
 8003306:	9b04      	ldr	r3, [sp, #16]
 8003308:	1b9b      	subs	r3, r3, r6
 800330a:	6123      	str	r3, [r4, #16]
 800330c:	9b07      	ldr	r3, [sp, #28]
 800330e:	aa09      	add	r2, sp, #36	; 0x24
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	0021      	movs	r1, r4
 8003314:	9b06      	ldr	r3, [sp, #24]
 8003316:	9805      	ldr	r0, [sp, #20]
 8003318:	f7ff fe82 	bl	8003020 <_printf_common>
 800331c:	1c43      	adds	r3, r0, #1
 800331e:	d1b3      	bne.n	8003288 <_printf_i+0x18c>
 8003320:	2001      	movs	r0, #1
 8003322:	4240      	negs	r0, r0
 8003324:	b00b      	add	sp, #44	; 0x2c
 8003326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003328:	08003e36 	.word	0x08003e36
 800332c:	08003e25 	.word	0x08003e25

08003330 <_sbrk_r>:
 8003330:	2300      	movs	r3, #0
 8003332:	b570      	push	{r4, r5, r6, lr}
 8003334:	4c06      	ldr	r4, [pc, #24]	; (8003350 <_sbrk_r+0x20>)
 8003336:	0005      	movs	r5, r0
 8003338:	0008      	movs	r0, r1
 800333a:	6023      	str	r3, [r4, #0]
 800333c:	f7fe fd0e 	bl	8001d5c <_sbrk>
 8003340:	1c43      	adds	r3, r0, #1
 8003342:	d103      	bne.n	800334c <_sbrk_r+0x1c>
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d000      	beq.n	800334c <_sbrk_r+0x1c>
 800334a:	602b      	str	r3, [r5, #0]
 800334c:	bd70      	pop	{r4, r5, r6, pc}
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	20000318 	.word	0x20000318

08003354 <memchr>:
 8003354:	b2c9      	uxtb	r1, r1
 8003356:	1882      	adds	r2, r0, r2
 8003358:	4290      	cmp	r0, r2
 800335a:	d101      	bne.n	8003360 <memchr+0xc>
 800335c:	2000      	movs	r0, #0
 800335e:	4770      	bx	lr
 8003360:	7803      	ldrb	r3, [r0, #0]
 8003362:	428b      	cmp	r3, r1
 8003364:	d0fb      	beq.n	800335e <memchr+0xa>
 8003366:	3001      	adds	r0, #1
 8003368:	e7f6      	b.n	8003358 <memchr+0x4>

0800336a <memmove>:
 800336a:	b510      	push	{r4, lr}
 800336c:	4288      	cmp	r0, r1
 800336e:	d902      	bls.n	8003376 <memmove+0xc>
 8003370:	188b      	adds	r3, r1, r2
 8003372:	4298      	cmp	r0, r3
 8003374:	d308      	bcc.n	8003388 <memmove+0x1e>
 8003376:	2300      	movs	r3, #0
 8003378:	429a      	cmp	r2, r3
 800337a:	d007      	beq.n	800338c <memmove+0x22>
 800337c:	5ccc      	ldrb	r4, [r1, r3]
 800337e:	54c4      	strb	r4, [r0, r3]
 8003380:	3301      	adds	r3, #1
 8003382:	e7f9      	b.n	8003378 <memmove+0xe>
 8003384:	5c8b      	ldrb	r3, [r1, r2]
 8003386:	5483      	strb	r3, [r0, r2]
 8003388:	3a01      	subs	r2, #1
 800338a:	d2fb      	bcs.n	8003384 <memmove+0x1a>
 800338c:	bd10      	pop	{r4, pc}

0800338e <__malloc_lock>:
 800338e:	4770      	bx	lr

08003390 <__malloc_unlock>:
 8003390:	4770      	bx	lr
	...

08003394 <_free_r>:
 8003394:	b570      	push	{r4, r5, r6, lr}
 8003396:	0005      	movs	r5, r0
 8003398:	2900      	cmp	r1, #0
 800339a:	d010      	beq.n	80033be <_free_r+0x2a>
 800339c:	1f0c      	subs	r4, r1, #4
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	da00      	bge.n	80033a6 <_free_r+0x12>
 80033a4:	18e4      	adds	r4, r4, r3
 80033a6:	0028      	movs	r0, r5
 80033a8:	f7ff fff1 	bl	800338e <__malloc_lock>
 80033ac:	4a1d      	ldr	r2, [pc, #116]	; (8003424 <_free_r+0x90>)
 80033ae:	6813      	ldr	r3, [r2, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d105      	bne.n	80033c0 <_free_r+0x2c>
 80033b4:	6063      	str	r3, [r4, #4]
 80033b6:	6014      	str	r4, [r2, #0]
 80033b8:	0028      	movs	r0, r5
 80033ba:	f7ff ffe9 	bl	8003390 <__malloc_unlock>
 80033be:	bd70      	pop	{r4, r5, r6, pc}
 80033c0:	42a3      	cmp	r3, r4
 80033c2:	d909      	bls.n	80033d8 <_free_r+0x44>
 80033c4:	6821      	ldr	r1, [r4, #0]
 80033c6:	1860      	adds	r0, r4, r1
 80033c8:	4283      	cmp	r3, r0
 80033ca:	d1f3      	bne.n	80033b4 <_free_r+0x20>
 80033cc:	6818      	ldr	r0, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	1841      	adds	r1, r0, r1
 80033d2:	6021      	str	r1, [r4, #0]
 80033d4:	e7ee      	b.n	80033b4 <_free_r+0x20>
 80033d6:	0013      	movs	r3, r2
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	2a00      	cmp	r2, #0
 80033dc:	d001      	beq.n	80033e2 <_free_r+0x4e>
 80033de:	42a2      	cmp	r2, r4
 80033e0:	d9f9      	bls.n	80033d6 <_free_r+0x42>
 80033e2:	6819      	ldr	r1, [r3, #0]
 80033e4:	1858      	adds	r0, r3, r1
 80033e6:	42a0      	cmp	r0, r4
 80033e8:	d10b      	bne.n	8003402 <_free_r+0x6e>
 80033ea:	6820      	ldr	r0, [r4, #0]
 80033ec:	1809      	adds	r1, r1, r0
 80033ee:	1858      	adds	r0, r3, r1
 80033f0:	6019      	str	r1, [r3, #0]
 80033f2:	4282      	cmp	r2, r0
 80033f4:	d1e0      	bne.n	80033b8 <_free_r+0x24>
 80033f6:	6810      	ldr	r0, [r2, #0]
 80033f8:	6852      	ldr	r2, [r2, #4]
 80033fa:	1841      	adds	r1, r0, r1
 80033fc:	6019      	str	r1, [r3, #0]
 80033fe:	605a      	str	r2, [r3, #4]
 8003400:	e7da      	b.n	80033b8 <_free_r+0x24>
 8003402:	42a0      	cmp	r0, r4
 8003404:	d902      	bls.n	800340c <_free_r+0x78>
 8003406:	230c      	movs	r3, #12
 8003408:	602b      	str	r3, [r5, #0]
 800340a:	e7d5      	b.n	80033b8 <_free_r+0x24>
 800340c:	6821      	ldr	r1, [r4, #0]
 800340e:	1860      	adds	r0, r4, r1
 8003410:	4282      	cmp	r2, r0
 8003412:	d103      	bne.n	800341c <_free_r+0x88>
 8003414:	6810      	ldr	r0, [r2, #0]
 8003416:	6852      	ldr	r2, [r2, #4]
 8003418:	1841      	adds	r1, r0, r1
 800341a:	6021      	str	r1, [r4, #0]
 800341c:	6062      	str	r2, [r4, #4]
 800341e:	605c      	str	r4, [r3, #4]
 8003420:	e7ca      	b.n	80033b8 <_free_r+0x24>
 8003422:	46c0      	nop			; (mov r8, r8)
 8003424:	200001c0 	.word	0x200001c0

08003428 <_realloc_r>:
 8003428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800342a:	0007      	movs	r7, r0
 800342c:	000d      	movs	r5, r1
 800342e:	0016      	movs	r6, r2
 8003430:	2900      	cmp	r1, #0
 8003432:	d105      	bne.n	8003440 <_realloc_r+0x18>
 8003434:	0011      	movs	r1, r2
 8003436:	f7ff fc2f 	bl	8002c98 <_malloc_r>
 800343a:	0004      	movs	r4, r0
 800343c:	0020      	movs	r0, r4
 800343e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003440:	2a00      	cmp	r2, #0
 8003442:	d103      	bne.n	800344c <_realloc_r+0x24>
 8003444:	f7ff ffa6 	bl	8003394 <_free_r>
 8003448:	0034      	movs	r4, r6
 800344a:	e7f7      	b.n	800343c <_realloc_r+0x14>
 800344c:	f000 f812 	bl	8003474 <_malloc_usable_size_r>
 8003450:	002c      	movs	r4, r5
 8003452:	4286      	cmp	r6, r0
 8003454:	d9f2      	bls.n	800343c <_realloc_r+0x14>
 8003456:	0031      	movs	r1, r6
 8003458:	0038      	movs	r0, r7
 800345a:	f7ff fc1d 	bl	8002c98 <_malloc_r>
 800345e:	1e04      	subs	r4, r0, #0
 8003460:	d0ec      	beq.n	800343c <_realloc_r+0x14>
 8003462:	0029      	movs	r1, r5
 8003464:	0032      	movs	r2, r6
 8003466:	f7ff fbe3 	bl	8002c30 <memcpy>
 800346a:	0029      	movs	r1, r5
 800346c:	0038      	movs	r0, r7
 800346e:	f7ff ff91 	bl	8003394 <_free_r>
 8003472:	e7e3      	b.n	800343c <_realloc_r+0x14>

08003474 <_malloc_usable_size_r>:
 8003474:	1f0b      	subs	r3, r1, #4
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	1f18      	subs	r0, r3, #4
 800347a:	2b00      	cmp	r3, #0
 800347c:	da01      	bge.n	8003482 <_malloc_usable_size_r+0xe>
 800347e:	580b      	ldr	r3, [r1, r0]
 8003480:	18c0      	adds	r0, r0, r3
 8003482:	4770      	bx	lr

08003484 <_init>:
 8003484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003486:	46c0      	nop			; (mov r8, r8)
 8003488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800348a:	bc08      	pop	{r3}
 800348c:	469e      	mov	lr, r3
 800348e:	4770      	bx	lr

08003490 <_fini>:
 8003490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003492:	46c0      	nop			; (mov r8, r8)
 8003494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003496:	bc08      	pop	{r3}
 8003498:	469e      	mov	lr, r3
 800349a:	4770      	bx	lr
