
dpcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000581c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  080059fc  080059fc  000069fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b30  08005b30  00007078  2**0
                  CONTENTS
  4 .ARM          00000008  08005b30  08005b30  00006b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b38  08005b38  00007078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b38  08005b38  00006b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b3c  08005b3c  00006b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08005b40  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20000078  08005bb8  00007078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08005bb8  000072f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d12  00000000  00000000  000070a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a8d  00000000  00000000  00018dba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  0001b848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a9e  00000000  00000000  0001c638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f50  00000000  00000000  0001d0d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001202b  00000000  00000000  00044026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0657  00000000  00000000  00056051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001466a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000410c  00000000  00000000  001466ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0014a7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	080059e4 	.word	0x080059e4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	080059e4 	.word	0x080059e4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08c      	sub	sp, #48	@ 0x30
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005b6:	463b      	mov	r3, r7
 80005b8:	2230      	movs	r2, #48	@ 0x30
 80005ba:	2100      	movs	r1, #0
 80005bc:	4618      	mov	r0, r3
 80005be:	f004 fb76 	bl	8004cae <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80005c2:	4b16      	ldr	r3, [pc, #88]	@ (800061c <MX_DAC1_Init+0x6c>)
 80005c4:	4a16      	ldr	r2, [pc, #88]	@ (8000620 <MX_DAC1_Init+0x70>)
 80005c6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80005c8:	4814      	ldr	r0, [pc, #80]	@ (800061c <MX_DAC1_Init+0x6c>)
 80005ca:	f000 fe02 	bl	80011d2 <HAL_DAC_Init>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80005d4:	f000 f9c3 	bl	800095e <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80005d8:	2302      	movs	r3, #2
 80005da:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80005dc:	2300      	movs	r3, #0
 80005de:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80005e0:	2300      	movs	r3, #0
 80005e2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80005e4:	2300      	movs	r3, #0
 80005e6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80005ec:	2300      	movs	r3, #0
 80005ee:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80005f4:	2301      	movs	r3, #1
 80005f6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80005f8:	2300      	movs	r3, #0
 80005fa:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80005fc:	463b      	mov	r3, r7
 80005fe:	2200      	movs	r2, #0
 8000600:	4619      	mov	r1, r3
 8000602:	4806      	ldr	r0, [pc, #24]	@ (800061c <MX_DAC1_Init+0x6c>)
 8000604:	f000 fea2 	bl	800134c <HAL_DAC_ConfigChannel>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800060e:	f000 f9a6 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000612:	bf00      	nop
 8000614:	3730      	adds	r7, #48	@ 0x30
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000094 	.word	0x20000094
 8000620:	50000800 	.word	0x50000800

08000624 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a15      	ldr	r2, [pc, #84]	@ (8000698 <HAL_DAC_MspInit+0x74>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d124      	bne.n	8000690 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000646:	4b15      	ldr	r3, [pc, #84]	@ (800069c <HAL_DAC_MspInit+0x78>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a14      	ldr	r2, [pc, #80]	@ (800069c <HAL_DAC_MspInit+0x78>)
 800064c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b12      	ldr	r3, [pc, #72]	@ (800069c <HAL_DAC_MspInit+0x78>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <HAL_DAC_MspInit+0x78>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a0e      	ldr	r2, [pc, #56]	@ (800069c <HAL_DAC_MspInit+0x78>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b0c      	ldr	r3, [pc, #48]	@ (800069c <HAL_DAC_MspInit+0x78>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000676:	2310      	movs	r3, #16
 8000678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800067a:	2303      	movs	r3, #3
 800067c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4619      	mov	r1, r3
 8000688:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800068c:	f001 f880 	bl	8001790 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000690:	bf00      	nop
 8000692:	3728      	adds	r7, #40	@ 0x28
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	50000800 	.word	0x50000800
 800069c:	40021000 	.word	0x40021000

080006a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08a      	sub	sp, #40	@ 0x28
 80006a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]
 80006b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	4a2d      	ldr	r2, [pc, #180]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006bc:	f043 0304 	orr.w	r3, r3, #4
 80006c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	f003 0304 	and.w	r3, r3, #4
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006ce:	4b28      	ldr	r3, [pc, #160]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	4a27      	ldr	r2, [pc, #156]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006d4:	f043 0320 	orr.w	r3, r3, #32
 80006d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006da:	4b25      	ldr	r3, [pc, #148]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006de:	f003 0320 	and.w	r3, r3, #32
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b22      	ldr	r3, [pc, #136]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ea:	4a21      	ldr	r2, [pc, #132]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000770 <MX_GPIO_Init+0xd0>)
 8000700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000702:	4a1b      	ldr	r2, [pc, #108]	@ (8000770 <MX_GPIO_Init+0xd0>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070a:	4b19      	ldr	r3, [pc, #100]	@ (8000770 <MX_GPIO_Init+0xd0>)
 800070c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(veto_interrupt_GPIO_Port, veto_interrupt_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	2140      	movs	r1, #64	@ 0x40
 800071a:	4816      	ldr	r0, [pc, #88]	@ (8000774 <MX_GPIO_Init+0xd4>)
 800071c:	f001 f9ba 	bl	8001a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000720:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000726:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800072a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	4619      	mov	r1, r3
 8000736:	4810      	ldr	r0, [pc, #64]	@ (8000778 <MX_GPIO_Init+0xd8>)
 8000738:	f001 f82a 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = veto_interrupt_Pin;
 800073c:	2340      	movs	r3, #64	@ 0x40
 800073e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000740:	2301      	movs	r3, #1
 8000742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	2300      	movs	r3, #0
 8000746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000748:	2300      	movs	r3, #0
 800074a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(veto_interrupt_GPIO_Port, &GPIO_InitStruct);
 800074c:	f107 0314 	add.w	r3, r7, #20
 8000750:	4619      	mov	r1, r3
 8000752:	4808      	ldr	r0, [pc, #32]	@ (8000774 <MX_GPIO_Init+0xd4>)
 8000754:	f001 f81c 	bl	8001790 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000758:	2200      	movs	r2, #0
 800075a:	2100      	movs	r1, #0
 800075c:	2028      	movs	r0, #40	@ 0x28
 800075e:	f000 fd04 	bl	800116a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000762:	2028      	movs	r0, #40	@ 0x28
 8000764:	f000 fd1b 	bl	800119e <HAL_NVIC_EnableIRQ>

}
 8000768:	bf00      	nop
 800076a:	3728      	adds	r7, #40	@ 0x28
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40021000 	.word	0x40021000
 8000774:	48000400 	.word	0x48000400
 8000778:	48000800 	.word	0x48000800

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000780:	f000 fb85 	bl	8000e8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000784:	f000 f8a0 	bl	80008c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000788:	f7ff ff8a 	bl	80006a0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800078c:	f000 fab4 	bl	8000cf8 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8000790:	f000 f8ec 	bl	800096c <MX_SPI1_Init>
  MX_DAC1_Init();
 8000794:	f7ff ff0c 	bl	80005b0 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000798:	2100      	movs	r1, #0
 800079a:	4840      	ldr	r0, [pc, #256]	@ (800089c <main+0x120>)
 800079c:	f000 fd3c 	bl	8001218 <HAL_DAC_Start>
  HAL_UART_Transmit(&hlpuart1, (uint8_t*)"dpcu\n", 5, 1000);
 80007a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007a4:	2205      	movs	r2, #5
 80007a6:	493e      	ldr	r1, [pc, #248]	@ (80008a0 <main+0x124>)
 80007a8:	483e      	ldr	r0, [pc, #248]	@ (80008a4 <main+0x128>)
 80007aa:	f003 fa91 	bl	8003cd0 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(!is_signal && rand() < 1000) {
 80007ae:	4b3e      	ldr	r3, [pc, #248]	@ (80008a8 <main+0x12c>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	f083 0301 	eor.w	r3, r3, #1
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d008      	beq.n	80007ce <main+0x52>
 80007bc:	f004 f934 	bl	8004a28 <rand>
 80007c0:	4603      	mov	r3, r0
 80007c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80007c6:	da02      	bge.n	80007ce <main+0x52>
		is_signal = true;
 80007c8:	4b37      	ldr	r3, [pc, #220]	@ (80008a8 <main+0x12c>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	701a      	strb	r2, [r3, #0]
	}
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 80007ce:	4b37      	ldr	r3, [pc, #220]	@ (80008ac <main+0x130>)
 80007d0:	881b      	ldrh	r3, [r3, #0]
 80007d2:	2200      	movs	r2, #0
 80007d4:	2100      	movs	r1, #0
 80007d6:	4831      	ldr	r0, [pc, #196]	@ (800089c <main+0x120>)
 80007d8:	f000 fd8a 	bl	80012f0 <HAL_DAC_SetValue>
	if(dac_value < 4095) {
 80007dc:	4b33      	ldr	r3, [pc, #204]	@ (80008ac <main+0x130>)
 80007de:	881b      	ldrh	r3, [r3, #0]
 80007e0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d813      	bhi.n	8000810 <main+0x94>
		if(is_signal){
 80007e8:	4b2f      	ldr	r3, [pc, #188]	@ (80008a8 <main+0x12c>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d006      	beq.n	80007fe <main+0x82>
			dac_value++;
 80007f0:	4b2e      	ldr	r3, [pc, #184]	@ (80008ac <main+0x130>)
 80007f2:	881b      	ldrh	r3, [r3, #0]
 80007f4:	3301      	adds	r3, #1
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	4b2c      	ldr	r3, [pc, #176]	@ (80008ac <main+0x130>)
 80007fa:	801a      	strh	r2, [r3, #0]
 80007fc:	e00e      	b.n	800081c <main+0xa0>
		} else if (dac_value > 2047) {
 80007fe:	4b2b      	ldr	r3, [pc, #172]	@ (80008ac <main+0x130>)
 8000800:	881b      	ldrh	r3, [r3, #0]
 8000802:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000806:	d309      	bcc.n	800081c <main+0xa0>
			dac_value = 0;
 8000808:	4b28      	ldr	r3, [pc, #160]	@ (80008ac <main+0x130>)
 800080a:	2200      	movs	r2, #0
 800080c:	801a      	strh	r2, [r3, #0]
 800080e:	e005      	b.n	800081c <main+0xa0>
		}
	} else {
		dac_value = 0;
 8000810:	4b26      	ldr	r3, [pc, #152]	@ (80008ac <main+0x130>)
 8000812:	2200      	movs	r2, #0
 8000814:	801a      	strh	r2, [r3, #0]
		is_signal = false;
 8000816:	4b24      	ldr	r3, [pc, #144]	@ (80008a8 <main+0x12c>)
 8000818:	2200      	movs	r2, #0
 800081a:	701a      	strb	r2, [r3, #0]
	}
	if(rand() < 1000) {
 800081c:	f004 f904 	bl	8004a28 <rand>
 8000820:	4603      	mov	r3, r0
 8000822:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000826:	da0a      	bge.n	800083e <main+0xc2>
	  HAL_GPIO_TogglePin(veto_interrupt_GPIO_Port, veto_interrupt_Pin);
 8000828:	2140      	movs	r1, #64	@ 0x40
 800082a:	4821      	ldr	r0, [pc, #132]	@ (80008b0 <main+0x134>)
 800082c:	f001 f94a 	bl	8001ac4 <HAL_GPIO_TogglePin>
	  HAL_Delay(10);
 8000830:	200a      	movs	r0, #10
 8000832:	f000 fb9d 	bl	8000f70 <HAL_Delay>
	  HAL_GPIO_TogglePin(veto_interrupt_GPIO_Port, veto_interrupt_Pin);
 8000836:	2140      	movs	r1, #64	@ 0x40
 8000838:	481d      	ldr	r0, [pc, #116]	@ (80008b0 <main+0x134>)
 800083a:	f001 f943 	bl	8001ac4 <HAL_GPIO_TogglePin>
	}
	if (HAL_SPI_Transmit(&hspi1, tx_buffer, 4, HAL_MAX_DELAY) == HAL_OK)
 800083e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000842:	2204      	movs	r2, #4
 8000844:	491b      	ldr	r1, [pc, #108]	@ (80008b4 <main+0x138>)
 8000846:	481c      	ldr	r0, [pc, #112]	@ (80008b8 <main+0x13c>)
 8000848:	f002 fa55 	bl	8002cf6 <HAL_SPI_Transmit>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d1ad      	bne.n	80007ae <main+0x32>
	{
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)"ping\n", 5, 1000);
 8000852:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000856:	2205      	movs	r2, #5
 8000858:	4918      	ldr	r1, [pc, #96]	@ (80008bc <main+0x140>)
 800085a:	4812      	ldr	r0, [pc, #72]	@ (80008a4 <main+0x128>)
 800085c:	f003 fa38 	bl	8003cd0 <HAL_UART_Transmit>
	  if (HAL_SPI_Receive(&hspi1, rx_buffer, 4, HAL_MAX_DELAY) == HAL_OK)
 8000860:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000864:	2204      	movs	r2, #4
 8000866:	4916      	ldr	r1, [pc, #88]	@ (80008c0 <main+0x144>)
 8000868:	4813      	ldr	r0, [pc, #76]	@ (80008b8 <main+0x13c>)
 800086a:	f002 fbba 	bl	8002fe2 <HAL_SPI_Receive>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d19c      	bne.n	80007ae <main+0x32>
	  {
		HAL_UART_Transmit(&hlpuart1, rx_buffer, 4, 1000);
 8000874:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000878:	2204      	movs	r2, #4
 800087a:	4911      	ldr	r1, [pc, #68]	@ (80008c0 <main+0x144>)
 800087c:	4809      	ldr	r0, [pc, #36]	@ (80008a4 <main+0x128>)
 800087e:	f003 fa27 	bl	8003cd0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\n", 1, 1000);
 8000882:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000886:	2201      	movs	r2, #1
 8000888:	490e      	ldr	r1, [pc, #56]	@ (80008c4 <main+0x148>)
 800088a:	4806      	ldr	r0, [pc, #24]	@ (80008a4 <main+0x128>)
 800088c:	f003 fa20 	bl	8003cd0 <HAL_UART_Transmit>
		HAL_Delay(500);
 8000890:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000894:	f000 fb6c 	bl	8000f70 <HAL_Delay>
	if(!is_signal && rand() < 1000) {
 8000898:	e789      	b.n	80007ae <main+0x32>
 800089a:	bf00      	nop
 800089c:	20000094 	.word	0x20000094
 80008a0:	080059fc 	.word	0x080059fc
 80008a4:	20000114 	.word	0x20000114
 80008a8:	200000aa 	.word	0x200000aa
 80008ac:	200000a8 	.word	0x200000a8
 80008b0:	48000400 	.word	0x48000400
 80008b4:	20000000 	.word	0x20000000
 80008b8:	200000ac 	.word	0x200000ac
 80008bc:	08005a04 	.word	0x08005a04
 80008c0:	20000008 	.word	0x20000008
 80008c4:	08005a0c 	.word	0x08005a0c

080008c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b094      	sub	sp, #80	@ 0x50
 80008cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ce:	f107 0318 	add.w	r3, r7, #24
 80008d2:	2238      	movs	r2, #56	@ 0x38
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f004 f9e9 	bl	8004cae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80008ea:	2000      	movs	r0, #0
 80008ec:	f001 f928 	bl	8001b40 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f0:	2302      	movs	r3, #2
 80008f2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008fa:	2340      	movs	r3, #64	@ 0x40
 80008fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fe:	2302      	movs	r3, #2
 8000900:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000902:	2302      	movs	r3, #2
 8000904:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000906:	2304      	movs	r3, #4
 8000908:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800090a:	2355      	movs	r3, #85	@ 0x55
 800090c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800090e:	2302      	movs	r3, #2
 8000910:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000912:	2302      	movs	r3, #2
 8000914:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000916:	2302      	movs	r3, #2
 8000918:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091a:	f107 0318 	add.w	r3, r7, #24
 800091e:	4618      	mov	r0, r3
 8000920:	f001 f9c2 	bl	8001ca8 <HAL_RCC_OscConfig>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800092a:	f000 f818 	bl	800095e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092e:	230f      	movs	r3, #15
 8000930:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000932:	2303      	movs	r3, #3
 8000934:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800093a:	2300      	movs	r3, #0
 800093c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2104      	movs	r1, #4
 8000946:	4618      	mov	r0, r3
 8000948:	f001 fcc0 	bl	80022cc <HAL_RCC_ClockConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000952:	f000 f804 	bl	800095e <Error_Handler>
  }
}
 8000956:	bf00      	nop
 8000958:	3750      	adds	r7, #80	@ 0x50
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000962:	b672      	cpsid	i
}
 8000964:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000966:	bf00      	nop
 8000968:	e7fd      	b.n	8000966 <Error_Handler+0x8>
	...

0800096c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000970:	4b1b      	ldr	r3, [pc, #108]	@ (80009e0 <MX_SPI1_Init+0x74>)
 8000972:	4a1c      	ldr	r2, [pc, #112]	@ (80009e4 <MX_SPI1_Init+0x78>)
 8000974:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000976:	4b1a      	ldr	r3, [pc, #104]	@ (80009e0 <MX_SPI1_Init+0x74>)
 8000978:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800097c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800097e:	4b18      	ldr	r3, [pc, #96]	@ (80009e0 <MX_SPI1_Init+0x74>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000984:	4b16      	ldr	r3, [pc, #88]	@ (80009e0 <MX_SPI1_Init+0x74>)
 8000986:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800098a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800098c:	4b14      	ldr	r3, [pc, #80]	@ (80009e0 <MX_SPI1_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000992:	4b13      	ldr	r3, [pc, #76]	@ (80009e0 <MX_SPI1_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000998:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <MX_SPI1_Init+0x74>)
 800099a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800099e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009a2:	2238      	movs	r2, #56	@ 0x38
 80009a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ac:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009b8:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009ba:	2207      	movs	r2, #7
 80009bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009be:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009c6:	2208      	movs	r2, #8
 80009c8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009ca:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <MX_SPI1_Init+0x74>)
 80009cc:	f002 f8e8 	bl	8002ba0 <HAL_SPI_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80009d6:	f7ff ffc2 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	200000ac 	.word	0x200000ac
 80009e4:	40013000 	.word	0x40013000

080009e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08a      	sub	sp, #40	@ 0x28
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	f107 0314 	add.w	r3, r7, #20
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a1b      	ldr	r2, [pc, #108]	@ (8000a74 <HAL_SPI_MspInit+0x8c>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d130      	bne.n	8000a6c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a78 <HAL_SPI_MspInit+0x90>)
 8000a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a0e:	4a1a      	ldr	r2, [pc, #104]	@ (8000a78 <HAL_SPI_MspInit+0x90>)
 8000a10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a16:	4b18      	ldr	r3, [pc, #96]	@ (8000a78 <HAL_SPI_MspInit+0x90>)
 8000a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	4b15      	ldr	r3, [pc, #84]	@ (8000a78 <HAL_SPI_MspInit+0x90>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a26:	4a14      	ldr	r2, [pc, #80]	@ (8000a78 <HAL_SPI_MspInit+0x90>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a2e:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <HAL_SPI_MspInit+0x90>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a3a:	23e0      	movs	r3, #224	@ 0xe0
 8000a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a4a:	2305      	movs	r3, #5
 8000a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	4619      	mov	r1, r3
 8000a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a58:	f000 fe9a 	bl	8001790 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2100      	movs	r1, #0
 8000a60:	2023      	movs	r0, #35	@ 0x23
 8000a62:	f000 fb82 	bl	800116a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000a66:	2023      	movs	r0, #35	@ 0x23
 8000a68:	f000 fb99 	bl	800119e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000a6c:	bf00      	nop
 8000a6e:	3728      	adds	r7, #40	@ 0x28
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40013000 	.word	0x40013000
 8000a78:	40021000 	.word	0x40021000

08000a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a86:	4a0e      	ldr	r2, [pc, #56]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a9e:	4a08      	ldr	r2, [pc, #32]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000aa6:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ab2:	f001 f8e9 	bl	8001c88 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <NMI_Handler+0x4>

08000acc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <HardFault_Handler+0x4>

08000ad4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <MemManage_Handler+0x4>

08000adc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <BusFault_Handler+0x4>

08000ae4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <UsageFault_Handler+0x4>

08000aec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b1a:	f000 fa0b 	bl	8000f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000b28:	4802      	ldr	r0, [pc, #8]	@ (8000b34 <SPI1_IRQHandler+0x10>)
 8000b2a:	f002 fdb1 	bl	8003690 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200000ac 	.word	0x200000ac

08000b38 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b3c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000b40:	f000 ffda 	bl	8001af8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  return 1;
 8000b4c:	2301      	movs	r3, #1
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <_kill>:

int _kill(int pid, int sig)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b62:	f004 f8f3 	bl	8004d4c <__errno>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2216      	movs	r2, #22
 8000b6a:	601a      	str	r2, [r3, #0]
  return -1;
 8000b6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <_exit>:

void _exit (int status)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ffe7 	bl	8000b58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b8a:	bf00      	nop
 8000b8c:	e7fd      	b.n	8000b8a <_exit+0x12>

08000b8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b086      	sub	sp, #24
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	60f8      	str	r0, [r7, #12]
 8000b96:	60b9      	str	r1, [r7, #8]
 8000b98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	617b      	str	r3, [r7, #20]
 8000b9e:	e00a      	b.n	8000bb6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ba0:	f3af 8000 	nop.w
 8000ba4:	4601      	mov	r1, r0
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	1c5a      	adds	r2, r3, #1
 8000baa:	60ba      	str	r2, [r7, #8]
 8000bac:	b2ca      	uxtb	r2, r1
 8000bae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	617b      	str	r3, [r7, #20]
 8000bb6:	697a      	ldr	r2, [r7, #20]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	dbf0      	blt.n	8000ba0 <_read+0x12>
  }

  return len;
 8000bbe:	687b      	ldr	r3, [r7, #4]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3718      	adds	r7, #24
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	e009      	b.n	8000bee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	1c5a      	adds	r2, r3, #1
 8000bde:	60ba      	str	r2, [r7, #8]
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	3301      	adds	r3, #1
 8000bec:	617b      	str	r3, [r7, #20]
 8000bee:	697a      	ldr	r2, [r7, #20]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	dbf1      	blt.n	8000bda <_write+0x12>
  }
  return len;
 8000bf6:	687b      	ldr	r3, [r7, #4]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <_close>:

int _close(int file)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c28:	605a      	str	r2, [r3, #4]
  return 0;
 8000c2a:	2300      	movs	r3, #0
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <_isatty>:

int _isatty(int file)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c40:	2301      	movs	r3, #1
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	b085      	sub	sp, #20
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	60f8      	str	r0, [r7, #12]
 8000c56:	60b9      	str	r1, [r7, #8]
 8000c58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c5a:	2300      	movs	r3, #0
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3714      	adds	r7, #20
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c70:	4a14      	ldr	r2, [pc, #80]	@ (8000cc4 <_sbrk+0x5c>)
 8000c72:	4b15      	ldr	r3, [pc, #84]	@ (8000cc8 <_sbrk+0x60>)
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c7c:	4b13      	ldr	r3, [pc, #76]	@ (8000ccc <_sbrk+0x64>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d102      	bne.n	8000c8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c84:	4b11      	ldr	r3, [pc, #68]	@ (8000ccc <_sbrk+0x64>)
 8000c86:	4a12      	ldr	r2, [pc, #72]	@ (8000cd0 <_sbrk+0x68>)
 8000c88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ccc <_sbrk+0x64>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d207      	bcs.n	8000ca8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c98:	f004 f858 	bl	8004d4c <__errno>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	220c      	movs	r2, #12
 8000ca0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ca6:	e009      	b.n	8000cbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca8:	4b08      	ldr	r3, [pc, #32]	@ (8000ccc <_sbrk+0x64>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cae:	4b07      	ldr	r3, [pc, #28]	@ (8000ccc <_sbrk+0x64>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ccc <_sbrk+0x64>)
 8000cb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cba:	68fb      	ldr	r3, [r7, #12]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20020000 	.word	0x20020000
 8000cc8:	00000400 	.word	0x00000400
 8000ccc:	20000110 	.word	0x20000110
 8000cd0:	200002f8 	.word	0x200002f8

08000cd4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cd8:	4b06      	ldr	r3, [pc, #24]	@ (8000cf4 <SystemInit+0x20>)
 8000cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cde:	4a05      	ldr	r2, [pc, #20]	@ (8000cf4 <SystemInit+0x20>)
 8000ce0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ce4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000cfc:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000cfe:	4a22      	ldr	r2, [pc, #136]	@ (8000d88 <MX_LPUART1_UART_Init+0x90>)
 8000d00:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000d02:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d08:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000d10:	4b1c      	ldr	r3, [pc, #112]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000d16:	4b1b      	ldr	r3, [pc, #108]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000d1c:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d1e:	220c      	movs	r2, #12
 8000d20:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d22:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d28:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d2e:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d34:	4b13      	ldr	r3, [pc, #76]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000d3a:	4812      	ldr	r0, [pc, #72]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d3c:	f002 ff78 	bl	8003c30 <HAL_UART_Init>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d46:	f7ff fe0a 	bl	800095e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	480d      	ldr	r0, [pc, #52]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d4e:	f003 fda1 	bl	8004894 <HAL_UARTEx_SetTxFifoThreshold>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000d58:	f7ff fe01 	bl	800095e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4809      	ldr	r0, [pc, #36]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d60:	f003 fdd6 	bl	8004910 <HAL_UARTEx_SetRxFifoThreshold>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000d6a:	f7ff fdf8 	bl	800095e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000d6e:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <MX_LPUART1_UART_Init+0x8c>)
 8000d70:	f003 fd57 	bl	8004822 <HAL_UARTEx_DisableFifoMode>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000d7a:	f7ff fdf0 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000114 	.word	0x20000114
 8000d88:	40008000 	.word	0x40008000

08000d8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b09e      	sub	sp, #120	@ 0x78
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d94:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]
 8000da2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000da4:	f107 0310 	add.w	r3, r7, #16
 8000da8:	2254      	movs	r2, #84	@ 0x54
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f003 ff7e 	bl	8004cae <memset>
  if(uartHandle->Instance==LPUART1)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a1f      	ldr	r2, [pc, #124]	@ (8000e34 <HAL_UART_MspInit+0xa8>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d136      	bne.n	8000e2a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000dbc:	2320      	movs	r3, #32
 8000dbe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dc4:	f107 0310 	add.w	r3, r7, #16
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f001 fc9b 	bl	8002704 <HAL_RCCEx_PeriphCLKConfig>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000dd4:	f7ff fdc3 	bl	800095e <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000dd8:	4b17      	ldr	r3, [pc, #92]	@ (8000e38 <HAL_UART_MspInit+0xac>)
 8000dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ddc:	4a16      	ldr	r2, [pc, #88]	@ (8000e38 <HAL_UART_MspInit+0xac>)
 8000dde:	f043 0301 	orr.w	r3, r3, #1
 8000de2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000de4:	4b14      	ldr	r3, [pc, #80]	@ (8000e38 <HAL_UART_MspInit+0xac>)
 8000de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df0:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <HAL_UART_MspInit+0xac>)
 8000df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df4:	4a10      	ldr	r2, [pc, #64]	@ (8000e38 <HAL_UART_MspInit+0xac>)
 8000df6:	f043 0301 	orr.w	r3, r3, #1
 8000dfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <HAL_UART_MspInit+0xac>)
 8000dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000e08:	230c      	movs	r3, #12
 8000e0a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000e18:	230c      	movs	r3, #12
 8000e1a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e26:	f000 fcb3 	bl	8001790 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	3778      	adds	r7, #120	@ 0x78
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40008000 	.word	0x40008000
 8000e38:	40021000 	.word	0x40021000

08000e3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e3c:	480d      	ldr	r0, [pc, #52]	@ (8000e74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e3e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e40:	f7ff ff48 	bl	8000cd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e44:	480c      	ldr	r0, [pc, #48]	@ (8000e78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e46:	490d      	ldr	r1, [pc, #52]	@ (8000e7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e48:	4a0d      	ldr	r2, [pc, #52]	@ (8000e80 <LoopForever+0xe>)
  movs r3, #0
 8000e4a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e4c:	e002      	b.n	8000e54 <LoopCopyDataInit>

08000e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e52:	3304      	adds	r3, #4

08000e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e58:	d3f9      	bcc.n	8000e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e88 <LoopForever+0x16>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e60:	e001      	b.n	8000e66 <LoopFillZerobss>

08000e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e64:	3204      	adds	r2, #4

08000e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e68:	d3fb      	bcc.n	8000e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6a:	f003 ff75 	bl	8004d58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e6e:	f7ff fc85 	bl	800077c <main>

08000e72 <LoopForever>:

LoopForever:
    b LoopForever
 8000e72:	e7fe      	b.n	8000e72 <LoopForever>
  ldr   r0, =_estack
 8000e74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e7c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000e80:	08005b40 	.word	0x08005b40
  ldr r2, =_sbss
 8000e84:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000e88:	200002f8 	.word	0x200002f8

08000e8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e8c:	e7fe      	b.n	8000e8c <ADC1_2_IRQHandler>

08000e8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e94:	2300      	movs	r3, #0
 8000e96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e98:	2003      	movs	r0, #3
 8000e9a:	f000 f95b 	bl	8001154 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f000 f80e 	bl	8000ec0 <HAL_InitTick>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d002      	beq.n	8000eb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	71fb      	strb	r3, [r7, #7]
 8000eae:	e001      	b.n	8000eb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eb0:	f7ff fde4 	bl	8000a7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb4:	79fb      	ldrb	r3, [r7, #7]

}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ecc:	4b16      	ldr	r3, [pc, #88]	@ (8000f28 <HAL_InitTick+0x68>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d022      	beq.n	8000f1a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ed4:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <HAL_InitTick+0x6c>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <HAL_InitTick+0x68>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ee0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 f966 	bl	80011ba <HAL_SYSTICK_Config>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d10f      	bne.n	8000f14 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b0f      	cmp	r3, #15
 8000ef8:	d809      	bhi.n	8000f0e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000efa:	2200      	movs	r2, #0
 8000efc:	6879      	ldr	r1, [r7, #4]
 8000efe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f02:	f000 f932 	bl	800116a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f06:	4a0a      	ldr	r2, [pc, #40]	@ (8000f30 <HAL_InitTick+0x70>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6013      	str	r3, [r2, #0]
 8000f0c:	e007      	b.n	8000f1e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	e004      	b.n	8000f1e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	73fb      	strb	r3, [r7, #15]
 8000f18:	e001      	b.n	8000f1e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000018 	.word	0x20000018
 8000f2c:	20000010 	.word	0x20000010
 8000f30:	20000014 	.word	0x20000014

08000f34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f38:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <HAL_IncTick+0x1c>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	4b05      	ldr	r3, [pc, #20]	@ (8000f54 <HAL_IncTick+0x20>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	4a03      	ldr	r2, [pc, #12]	@ (8000f50 <HAL_IncTick+0x1c>)
 8000f44:	6013      	str	r3, [r2, #0]
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	200001a8 	.word	0x200001a8
 8000f54:	20000018 	.word	0x20000018

08000f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f5c:	4b03      	ldr	r3, [pc, #12]	@ (8000f6c <HAL_GetTick+0x14>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	200001a8 	.word	0x200001a8

08000f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f78:	f7ff ffee 	bl	8000f58 <HAL_GetTick>
 8000f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f88:	d004      	beq.n	8000f94 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <HAL_Delay+0x40>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	4413      	add	r3, r2
 8000f92:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f94:	bf00      	nop
 8000f96:	f7ff ffdf 	bl	8000f58 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	68fa      	ldr	r2, [r7, #12]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d8f7      	bhi.n	8000f96 <HAL_Delay+0x26>
  {
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	bf00      	nop
 8000faa:	3710      	adds	r7, #16
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000018 	.word	0x20000018

08000fb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fca:	68ba      	ldr	r2, [r7, #8]
 8000fcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fe0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fe6:	4a04      	ldr	r2, [pc, #16]	@ (8000ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	60d3      	str	r3, [r2, #12]
}
 8000fec:	bf00      	nop
 8000fee:	3714      	adds	r7, #20
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001000:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <__NVIC_GetPriorityGrouping+0x18>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	0a1b      	lsrs	r3, r3, #8
 8001006:	f003 0307 	and.w	r3, r3, #7
}
 800100a:	4618      	mov	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	2b00      	cmp	r3, #0
 8001028:	db0b      	blt.n	8001042 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	f003 021f 	and.w	r2, r3, #31
 8001030:	4907      	ldr	r1, [pc, #28]	@ (8001050 <__NVIC_EnableIRQ+0x38>)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	095b      	lsrs	r3, r3, #5
 8001038:	2001      	movs	r0, #1
 800103a:	fa00 f202 	lsl.w	r2, r0, r2
 800103e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	e000e100 	.word	0xe000e100

08001054 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	6039      	str	r1, [r7, #0]
 800105e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001064:	2b00      	cmp	r3, #0
 8001066:	db0a      	blt.n	800107e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	b2da      	uxtb	r2, r3
 800106c:	490c      	ldr	r1, [pc, #48]	@ (80010a0 <__NVIC_SetPriority+0x4c>)
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	0112      	lsls	r2, r2, #4
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	440b      	add	r3, r1
 8001078:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800107c:	e00a      	b.n	8001094 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4908      	ldr	r1, [pc, #32]	@ (80010a4 <__NVIC_SetPriority+0x50>)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	f003 030f 	and.w	r3, r3, #15
 800108a:	3b04      	subs	r3, #4
 800108c:	0112      	lsls	r2, r2, #4
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	440b      	add	r3, r1
 8001092:	761a      	strb	r2, [r3, #24]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000e100 	.word	0xe000e100
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b089      	sub	sp, #36	@ 0x24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	f1c3 0307 	rsb	r3, r3, #7
 80010c2:	2b04      	cmp	r3, #4
 80010c4:	bf28      	it	cs
 80010c6:	2304      	movcs	r3, #4
 80010c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	3304      	adds	r3, #4
 80010ce:	2b06      	cmp	r3, #6
 80010d0:	d902      	bls.n	80010d8 <NVIC_EncodePriority+0x30>
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	3b03      	subs	r3, #3
 80010d6:	e000      	b.n	80010da <NVIC_EncodePriority+0x32>
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43da      	mvns	r2, r3
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	401a      	ands	r2, r3
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	fa01 f303 	lsl.w	r3, r1, r3
 80010fa:	43d9      	mvns	r1, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001100:	4313      	orrs	r3, r2
         );
}
 8001102:	4618      	mov	r0, r3
 8001104:	3724      	adds	r7, #36	@ 0x24
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
	...

08001110 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3b01      	subs	r3, #1
 800111c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001120:	d301      	bcc.n	8001126 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001122:	2301      	movs	r3, #1
 8001124:	e00f      	b.n	8001146 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001126:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <SysTick_Config+0x40>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3b01      	subs	r3, #1
 800112c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800112e:	210f      	movs	r1, #15
 8001130:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001134:	f7ff ff8e 	bl	8001054 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001138:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <SysTick_Config+0x40>)
 800113a:	2200      	movs	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800113e:	4b04      	ldr	r3, [pc, #16]	@ (8001150 <SysTick_Config+0x40>)
 8001140:	2207      	movs	r2, #7
 8001142:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	e000e010 	.word	0xe000e010

08001154 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff ff29 	bl	8000fb4 <__NVIC_SetPriorityGrouping>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b086      	sub	sp, #24
 800116e:	af00      	add	r7, sp, #0
 8001170:	4603      	mov	r3, r0
 8001172:	60b9      	str	r1, [r7, #8]
 8001174:	607a      	str	r2, [r7, #4]
 8001176:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001178:	f7ff ff40 	bl	8000ffc <__NVIC_GetPriorityGrouping>
 800117c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	68b9      	ldr	r1, [r7, #8]
 8001182:	6978      	ldr	r0, [r7, #20]
 8001184:	f7ff ff90 	bl	80010a8 <NVIC_EncodePriority>
 8001188:	4602      	mov	r2, r0
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118e:	4611      	mov	r1, r2
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff5f 	bl	8001054 <__NVIC_SetPriority>
}
 8001196:	bf00      	nop
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff33 	bl	8001018 <__NVIC_EnableIRQ>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ffa4 	bl	8001110 <SysTick_Config>
 80011c8:	4603      	mov	r3, r0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d101      	bne.n	80011e4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e014      	b.n	800120e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	791b      	ldrb	r3, [r3, #4]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d105      	bne.n	80011fa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff fa15 	bl	8000624 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2202      	movs	r2, #2
 80011fe:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2201      	movs	r2, #1
 800120a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d101      	bne.n	800122c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e056      	b.n	80012da <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	795b      	ldrb	r3, [r3, #5]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d101      	bne.n	8001238 <HAL_DAC_Start+0x20>
 8001234:	2302      	movs	r3, #2
 8001236:	e050      	b.n	80012da <HAL_DAC_Start+0xc2>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2201      	movs	r2, #1
 800123c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2202      	movs	r2, #2
 8001242:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	6819      	ldr	r1, [r3, #0]
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	f003 0310 	and.w	r3, r3, #16
 8001250:	2201      	movs	r2, #1
 8001252:	409a      	lsls	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	430a      	orrs	r2, r1
 800125a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800125c:	4b22      	ldr	r3, [pc, #136]	@ (80012e8 <HAL_DAC_Start+0xd0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	099b      	lsrs	r3, r3, #6
 8001262:	4a22      	ldr	r2, [pc, #136]	@ (80012ec <HAL_DAC_Start+0xd4>)
 8001264:	fba2 2303 	umull	r2, r3, r2, r3
 8001268:	099b      	lsrs	r3, r3, #6
 800126a:	3301      	adds	r3, #1
 800126c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800126e:	e002      	b.n	8001276 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	3b01      	subs	r3, #1
 8001274:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d1f9      	bne.n	8001270 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10f      	bne.n	80012a2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800128c:	2b02      	cmp	r3, #2
 800128e:	d11d      	bne.n	80012cc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f042 0201 	orr.w	r2, r2, #1
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	e014      	b.n	80012cc <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	f003 0310 	and.w	r3, r3, #16
 80012b2:	2102      	movs	r1, #2
 80012b4:	fa01 f303 	lsl.w	r3, r1, r3
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d107      	bne.n	80012cc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	685a      	ldr	r2, [r3, #4]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f042 0202 	orr.w	r2, r2, #2
 80012ca:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2201      	movs	r2, #1
 80012d0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000010 	.word	0x20000010
 80012ec:	053e2d63 	.word	0x053e2d63

080012f0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b087      	sub	sp, #28
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
 80012fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d101      	bne.n	800130c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e018      	b.n	800133e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d105      	bne.n	800132a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4413      	add	r3, r2
 8001324:	3308      	adds	r3, #8
 8001326:	617b      	str	r3, [r7, #20]
 8001328:	e004      	b.n	8001334 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	3314      	adds	r3, #20
 8001332:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	461a      	mov	r2, r3
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	371c      	adds	r7, #28
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
	...

0800134c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	@ 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001358:	2300      	movs	r3, #0
 800135a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <HAL_DAC_ConfigChannel+0x1c>
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e1a1      	b.n	80016b0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	795b      	ldrb	r3, [r3, #5]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d101      	bne.n	800137e <HAL_DAC_ConfigChannel+0x32>
 800137a:	2302      	movs	r3, #2
 800137c:	e198      	b.n	80016b0 <HAL_DAC_ConfigChannel+0x364>
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2201      	movs	r2, #1
 8001382:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2202      	movs	r2, #2
 8001388:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2b04      	cmp	r3, #4
 8001390:	d17a      	bne.n	8001488 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001392:	f7ff fde1 	bl	8000f58 <HAL_GetTick>
 8001396:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d13d      	bne.n	800141a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800139e:	e018      	b.n	80013d2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80013a0:	f7ff fdda 	bl	8000f58 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d911      	bls.n	80013d2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00a      	beq.n	80013d2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	691b      	ldr	r3, [r3, #16]
 80013c0:	f043 0208 	orr.w	r2, r3, #8
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2203      	movs	r2, #3
 80013cc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e16e      	b.n	80016b0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d1df      	bne.n	80013a0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	68ba      	ldr	r2, [r7, #8]
 80013e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80013e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80013ea:	e020      	b.n	800142e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80013ec:	f7ff fdb4 	bl	8000f58 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d90f      	bls.n	800141a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001400:	2b00      	cmp	r3, #0
 8001402:	da0a      	bge.n	800141a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	f043 0208 	orr.w	r2, r3, #8
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2203      	movs	r2, #3
 8001414:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e14a      	b.n	80016b0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001420:	2b00      	cmp	r3, #0
 8001422:	dbe3      	blt.n	80013ec <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	68ba      	ldr	r2, [r7, #8]
 800142a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800142c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f003 0310 	and.w	r3, r3, #16
 800143a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	43db      	mvns	r3, r3
 8001444:	ea02 0103 	and.w	r1, r2, r3
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f003 0310 	and.w	r3, r3, #16
 8001452:	409a      	lsls	r2, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	430a      	orrs	r2, r1
 800145a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f003 0310 	and.w	r3, r3, #16
 8001468:	21ff      	movs	r1, #255	@ 0xff
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	43db      	mvns	r3, r3
 8001470:	ea02 0103 	and.w	r1, r2, r3
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f003 0310 	and.w	r3, r3, #16
 800147e:	409a      	lsls	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	430a      	orrs	r2, r1
 8001486:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d11d      	bne.n	80014cc <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f003 0310 	and.w	r3, r3, #16
 800149e:	221f      	movs	r2, #31
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	43db      	mvns	r3, r3
 80014a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014a8:	4013      	ands	r3, r2
 80014aa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	6a1b      	ldr	r3, [r3, #32]
 80014b0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f003 0310 	and.w	r3, r3, #16
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014c0:	4313      	orrs	r3, r2
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f003 0310 	and.w	r3, r3, #16
 80014da:	2207      	movs	r2, #7
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	43db      	mvns	r3, r3
 80014e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014e4:	4013      	ands	r3, r2
 80014e6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d102      	bne.n	80014f6 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
 80014f4:	e00f      	b.n	8001516 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d102      	bne.n	8001504 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80014fe:	2301      	movs	r3, #1
 8001500:	623b      	str	r3, [r7, #32]
 8001502:	e008      	b.n	8001516 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d102      	bne.n	8001512 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800150c:	2301      	movs	r3, #1
 800150e:	623b      	str	r3, [r7, #32]
 8001510:	e001      	b.n	8001516 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	689a      	ldr	r2, [r3, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	4313      	orrs	r3, r2
 8001520:	6a3a      	ldr	r2, [r7, #32]
 8001522:	4313      	orrs	r3, r2
 8001524:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f003 0310 	and.w	r3, r3, #16
 800152c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001538:	4013      	ands	r3, r2
 800153a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	791b      	ldrb	r3, [r3, #4]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d102      	bne.n	800154a <HAL_DAC_ConfigChannel+0x1fe>
 8001544:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001548:	e000      	b.n	800154c <HAL_DAC_ConfigChannel+0x200>
 800154a:	2300      	movs	r3, #0
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	4313      	orrs	r3, r2
 8001550:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f003 0310 	and.w	r3, r3, #16
 8001558:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001564:	4013      	ands	r3, r2
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	795b      	ldrb	r3, [r3, #5]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d102      	bne.n	8001576 <HAL_DAC_ConfigChannel+0x22a>
 8001570:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001574:	e000      	b.n	8001578 <HAL_DAC_ConfigChannel+0x22c>
 8001576:	2300      	movs	r3, #0
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	4313      	orrs	r3, r2
 800157c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800157e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001580:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b02      	cmp	r3, #2
 800158c:	d114      	bne.n	80015b8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800158e:	f001 f83b 	bl	8002608 <HAL_RCC_GetHCLKFreq>
 8001592:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4a48      	ldr	r2, [pc, #288]	@ (80016b8 <HAL_DAC_ConfigChannel+0x36c>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d904      	bls.n	80015a6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800159c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80015a4:	e00f      	b.n	80015c6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	4a44      	ldr	r2, [pc, #272]	@ (80016bc <HAL_DAC_ConfigChannel+0x370>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d90a      	bls.n	80015c4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80015ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80015b6:	e006      	b.n	80015c6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015be:	4313      	orrs	r3, r2
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80015c2:	e000      	b.n	80015c6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80015c4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f003 0310 	and.w	r3, r3, #16
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015d4:	4313      	orrs	r3, r2
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	6819      	ldr	r1, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f003 0310 	and.w	r3, r3, #16
 80015ec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43da      	mvns	r2, r3
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	400a      	ands	r2, r1
 80015fc:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f003 0310 	and.w	r3, r3, #16
 800160c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001618:	4013      	ands	r3, r2
 800161a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	697a      	ldr	r2, [r7, #20]
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001630:	4313      	orrs	r3, r2
 8001632:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800163a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6819      	ldr	r1, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f003 0310 	and.w	r3, r3, #16
 8001648:	22c0      	movs	r2, #192	@ 0xc0
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43da      	mvns	r2, r3
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	400a      	ands	r2, r1
 8001656:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	089b      	lsrs	r3, r3, #2
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001670:	697a      	ldr	r2, [r7, #20]
 8001672:	4313      	orrs	r3, r2
 8001674:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f003 0310 	and.w	r3, r3, #16
 8001682:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	43db      	mvns	r3, r3
 800168c:	ea02 0103 	and.w	r1, r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f003 0310 	and.w	r3, r3, #16
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	409a      	lsls	r2, r3
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2201      	movs	r2, #1
 80016a6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2200      	movs	r2, #0
 80016ac:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80016ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3728      	adds	r7, #40	@ 0x28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	09896800 	.word	0x09896800
 80016bc:	04c4b400 	.word	0x04c4b400

080016c0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016c8:	2300      	movs	r3, #0
 80016ca:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d00d      	beq.n	80016f4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2204      	movs	r2, #4
 80016dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	73fb      	strb	r3, [r7, #15]
 80016f2:	e047      	b.n	8001784 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 020e 	bic.w	r2, r2, #14
 8001702:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0201 	bic.w	r2, r2, #1
 8001712:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800171e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001722:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001728:	f003 021f 	and.w	r2, r3, #31
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001730:	2101      	movs	r1, #1
 8001732:	fa01 f202 	lsl.w	r2, r1, r2
 8001736:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001740:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001746:	2b00      	cmp	r3, #0
 8001748:	d00c      	beq.n	8001764 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001754:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001758:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001762:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001778:	2b00      	cmp	r3, #0
 800177a:	d003      	beq.n	8001784 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	4798      	blx	r3
    }
  }
  return status;
 8001784:	7bfb      	ldrb	r3, [r7, #15]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800179e:	e15a      	b.n	8001a56 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	2101      	movs	r1, #1
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ac:	4013      	ands	r3, r2
 80017ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 814c 	beq.w	8001a50 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 0303 	and.w	r3, r3, #3
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d005      	beq.n	80017d0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d130      	bne.n	8001832 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	2203      	movs	r2, #3
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001806:	2201      	movs	r2, #1
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	43db      	mvns	r3, r3
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	4013      	ands	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	091b      	lsrs	r3, r3, #4
 800181c:	f003 0201 	and.w	r2, r3, #1
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4313      	orrs	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 0303 	and.w	r3, r3, #3
 800183a:	2b03      	cmp	r3, #3
 800183c:	d017      	beq.n	800186e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	2203      	movs	r2, #3
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	4013      	ands	r3, r2
 8001854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	689a      	ldr	r2, [r3, #8]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4313      	orrs	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	2b02      	cmp	r3, #2
 8001878:	d123      	bne.n	80018c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	08da      	lsrs	r2, r3, #3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3208      	adds	r2, #8
 8001882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	220f      	movs	r2, #15
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43db      	mvns	r3, r3
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	691a      	ldr	r2, [r3, #16]
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	08da      	lsrs	r2, r3, #3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3208      	adds	r2, #8
 80018bc:	6939      	ldr	r1, [r7, #16]
 80018be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	2203      	movs	r2, #3
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f003 0203 	and.w	r2, r3, #3
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 80a6 	beq.w	8001a50 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001904:	4b5b      	ldr	r3, [pc, #364]	@ (8001a74 <HAL_GPIO_Init+0x2e4>)
 8001906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001908:	4a5a      	ldr	r2, [pc, #360]	@ (8001a74 <HAL_GPIO_Init+0x2e4>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001910:	4b58      	ldr	r3, [pc, #352]	@ (8001a74 <HAL_GPIO_Init+0x2e4>)
 8001912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800191c:	4a56      	ldr	r2, [pc, #344]	@ (8001a78 <HAL_GPIO_Init+0x2e8>)
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	3302      	adds	r3, #2
 8001924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001928:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	220f      	movs	r2, #15
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4013      	ands	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001946:	d01f      	beq.n	8001988 <HAL_GPIO_Init+0x1f8>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a4c      	ldr	r2, [pc, #304]	@ (8001a7c <HAL_GPIO_Init+0x2ec>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d019      	beq.n	8001984 <HAL_GPIO_Init+0x1f4>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a4b      	ldr	r2, [pc, #300]	@ (8001a80 <HAL_GPIO_Init+0x2f0>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d013      	beq.n	8001980 <HAL_GPIO_Init+0x1f0>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a4a      	ldr	r2, [pc, #296]	@ (8001a84 <HAL_GPIO_Init+0x2f4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d00d      	beq.n	800197c <HAL_GPIO_Init+0x1ec>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a49      	ldr	r2, [pc, #292]	@ (8001a88 <HAL_GPIO_Init+0x2f8>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d007      	beq.n	8001978 <HAL_GPIO_Init+0x1e8>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a48      	ldr	r2, [pc, #288]	@ (8001a8c <HAL_GPIO_Init+0x2fc>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d101      	bne.n	8001974 <HAL_GPIO_Init+0x1e4>
 8001970:	2305      	movs	r3, #5
 8001972:	e00a      	b.n	800198a <HAL_GPIO_Init+0x1fa>
 8001974:	2306      	movs	r3, #6
 8001976:	e008      	b.n	800198a <HAL_GPIO_Init+0x1fa>
 8001978:	2304      	movs	r3, #4
 800197a:	e006      	b.n	800198a <HAL_GPIO_Init+0x1fa>
 800197c:	2303      	movs	r3, #3
 800197e:	e004      	b.n	800198a <HAL_GPIO_Init+0x1fa>
 8001980:	2302      	movs	r3, #2
 8001982:	e002      	b.n	800198a <HAL_GPIO_Init+0x1fa>
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <HAL_GPIO_Init+0x1fa>
 8001988:	2300      	movs	r3, #0
 800198a:	697a      	ldr	r2, [r7, #20]
 800198c:	f002 0203 	and.w	r2, r2, #3
 8001990:	0092      	lsls	r2, r2, #2
 8001992:	4093      	lsls	r3, r2
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800199a:	4937      	ldr	r1, [pc, #220]	@ (8001a78 <HAL_GPIO_Init+0x2e8>)
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	089b      	lsrs	r3, r3, #2
 80019a0:	3302      	adds	r3, #2
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019a8:	4b39      	ldr	r3, [pc, #228]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	4013      	ands	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019cc:	4a30      	ldr	r2, [pc, #192]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	43db      	mvns	r3, r3
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4013      	ands	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019f6:	4a26      	ldr	r2, [pc, #152]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80019fc:	4b24      	ldr	r3, [pc, #144]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a20:	4a1b      	ldr	r2, [pc, #108]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4013      	ands	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a4a:	4a11      	ldr	r2, [pc, #68]	@ (8001a90 <HAL_GPIO_Init+0x300>)
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	3301      	adds	r3, #1
 8001a54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f47f ae9d 	bne.w	80017a0 <HAL_GPIO_Init+0x10>
  }
}
 8001a66:	bf00      	nop
 8001a68:	bf00      	nop
 8001a6a:	371c      	adds	r7, #28
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40010000 	.word	0x40010000
 8001a7c:	48000400 	.word	0x48000400
 8001a80:	48000800 	.word	0x48000800
 8001a84:	48000c00 	.word	0x48000c00
 8001a88:	48001000 	.word	0x48001000
 8001a8c:	48001400 	.word	0x48001400
 8001a90:	40010400 	.word	0x40010400

08001a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	807b      	strh	r3, [r7, #2]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aa4:	787b      	ldrb	r3, [r7, #1]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aaa:	887a      	ldrh	r2, [r7, #2]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ab0:	e002      	b.n	8001ab8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ab2:	887a      	ldrh	r2, [r7, #2]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	695b      	ldr	r3, [r3, #20]
 8001ad4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ad6:	887a      	ldrh	r2, [r7, #2]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4013      	ands	r3, r2
 8001adc:	041a      	lsls	r2, r3, #16
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	43d9      	mvns	r1, r3
 8001ae2:	887b      	ldrh	r3, [r7, #2]
 8001ae4:	400b      	ands	r3, r1
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	619a      	str	r2, [r3, #24]
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b02:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b04:	695a      	ldr	r2, [r3, #20]
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d006      	beq.n	8001b1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b0e:	4a05      	ldr	r2, [pc, #20]	@ (8001b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b10:	88fb      	ldrh	r3, [r7, #6]
 8001b12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b14:	88fb      	ldrh	r3, [r7, #6]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f000 f806 	bl	8001b28 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40010400 	.word	0x40010400

08001b28 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
	...

08001b40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d141      	bne.n	8001bd2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b4e:	4b4b      	ldr	r3, [pc, #300]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b5a:	d131      	bne.n	8001bc0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b5c:	4b47      	ldr	r3, [pc, #284]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b62:	4a46      	ldr	r2, [pc, #280]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b6c:	4b43      	ldr	r3, [pc, #268]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b74:	4a41      	ldr	r2, [pc, #260]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b7a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b7c:	4b40      	ldr	r3, [pc, #256]	@ (8001c80 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2232      	movs	r2, #50	@ 0x32
 8001b82:	fb02 f303 	mul.w	r3, r2, r3
 8001b86:	4a3f      	ldr	r2, [pc, #252]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b88:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8c:	0c9b      	lsrs	r3, r3, #18
 8001b8e:	3301      	adds	r3, #1
 8001b90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b92:	e002      	b.n	8001b9a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b9a:	4b38      	ldr	r3, [pc, #224]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ba6:	d102      	bne.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f2      	bne.n	8001b94 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bae:	4b33      	ldr	r3, [pc, #204]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bba:	d158      	bne.n	8001c6e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e057      	b.n	8001c70 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bc6:	4a2d      	ldr	r2, [pc, #180]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001bd0:	e04d      	b.n	8001c6e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001bd8:	d141      	bne.n	8001c5e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bda:	4b28      	ldr	r3, [pc, #160]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001be6:	d131      	bne.n	8001c4c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001be8:	4b24      	ldr	r3, [pc, #144]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bee:	4a23      	ldr	r2, [pc, #140]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bf8:	4b20      	ldr	r3, [pc, #128]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c00:	4a1e      	ldr	r2, [pc, #120]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c08:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2232      	movs	r2, #50	@ 0x32
 8001c0e:	fb02 f303 	mul.w	r3, r2, r3
 8001c12:	4a1c      	ldr	r2, [pc, #112]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c14:	fba2 2303 	umull	r2, r3, r2, r3
 8001c18:	0c9b      	lsrs	r3, r3, #18
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c1e:	e002      	b.n	8001c26 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c26:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c32:	d102      	bne.n	8001c3a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f2      	bne.n	8001c20 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c3a:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c46:	d112      	bne.n	8001c6e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e011      	b.n	8001c70 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c52:	4a0a      	ldr	r2, [pc, #40]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001c5c:	e007      	b.n	8001c6e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c5e:	4b07      	ldr	r3, [pc, #28]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c66:	4a05      	ldr	r2, [pc, #20]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c68:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c6c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	40007000 	.word	0x40007000
 8001c80:	20000010 	.word	0x20000010
 8001c84:	431bde83 	.word	0x431bde83

08001c88 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001c8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	4a04      	ldr	r2, [pc, #16]	@ (8001ca4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c96:	6093      	str	r3, [r2, #8]
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40007000 	.word	0x40007000

08001ca8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e2fe      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d075      	beq.n	8001db2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cc6:	4b97      	ldr	r3, [pc, #604]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f003 030c 	and.w	r3, r3, #12
 8001cce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cd0:	4b94      	ldr	r3, [pc, #592]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0303 	and.w	r3, r3, #3
 8001cd8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	2b0c      	cmp	r3, #12
 8001cde:	d102      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x3e>
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d002      	beq.n	8001cec <HAL_RCC_OscConfig+0x44>
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	2b08      	cmp	r3, #8
 8001cea:	d10b      	bne.n	8001d04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cec:	4b8d      	ldr	r3, [pc, #564]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d05b      	beq.n	8001db0 <HAL_RCC_OscConfig+0x108>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d157      	bne.n	8001db0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e2d9      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d0c:	d106      	bne.n	8001d1c <HAL_RCC_OscConfig+0x74>
 8001d0e:	4b85      	ldr	r3, [pc, #532]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a84      	ldr	r2, [pc, #528]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	e01d      	b.n	8001d58 <HAL_RCC_OscConfig+0xb0>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d24:	d10c      	bne.n	8001d40 <HAL_RCC_OscConfig+0x98>
 8001d26:	4b7f      	ldr	r3, [pc, #508]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	4b7c      	ldr	r3, [pc, #496]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a7b      	ldr	r2, [pc, #492]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	e00b      	b.n	8001d58 <HAL_RCC_OscConfig+0xb0>
 8001d40:	4b78      	ldr	r3, [pc, #480]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a77      	ldr	r2, [pc, #476]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	4b75      	ldr	r3, [pc, #468]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a74      	ldr	r2, [pc, #464]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d013      	beq.n	8001d88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d60:	f7ff f8fa 	bl	8000f58 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d68:	f7ff f8f6 	bl	8000f58 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b64      	cmp	r3, #100	@ 0x64
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e29e      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d7a:	4b6a      	ldr	r3, [pc, #424]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d0f0      	beq.n	8001d68 <HAL_RCC_OscConfig+0xc0>
 8001d86:	e014      	b.n	8001db2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d88:	f7ff f8e6 	bl	8000f58 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d90:	f7ff f8e2 	bl	8000f58 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b64      	cmp	r3, #100	@ 0x64
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e28a      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001da2:	4b60      	ldr	r3, [pc, #384]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0xe8>
 8001dae:	e000      	b.n	8001db2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001db0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d075      	beq.n	8001eaa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dbe:	4b59      	ldr	r3, [pc, #356]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dc8:	4b56      	ldr	r3, [pc, #344]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	2b0c      	cmp	r3, #12
 8001dd6:	d102      	bne.n	8001dde <HAL_RCC_OscConfig+0x136>
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d002      	beq.n	8001de4 <HAL_RCC_OscConfig+0x13c>
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	2b04      	cmp	r3, #4
 8001de2:	d11f      	bne.n	8001e24 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001de4:	4b4f      	ldr	r3, [pc, #316]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <HAL_RCC_OscConfig+0x154>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d101      	bne.n	8001dfc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e25d      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfc:	4b49      	ldr	r3, [pc, #292]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	061b      	lsls	r3, r3, #24
 8001e0a:	4946      	ldr	r1, [pc, #280]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e10:	4b45      	ldr	r3, [pc, #276]	@ (8001f28 <HAL_RCC_OscConfig+0x280>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff f853 	bl	8000ec0 <HAL_InitTick>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d043      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e249      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d023      	beq.n	8001e74 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a3c      	ldr	r2, [pc, #240]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e38:	f7ff f88e 	bl	8000f58 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e40:	f7ff f88a 	bl	8000f58 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e232      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e52:	4b34      	ldr	r3, [pc, #208]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f0      	beq.n	8001e40 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e5e:	4b31      	ldr	r3, [pc, #196]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	061b      	lsls	r3, r3, #24
 8001e6c:	492d      	ldr	r1, [pc, #180]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	604b      	str	r3, [r1, #4]
 8001e72:	e01a      	b.n	8001eaa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e74:	4b2b      	ldr	r3, [pc, #172]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a2a      	ldr	r2, [pc, #168]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e80:	f7ff f86a 	bl	8000f58 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e88:	f7ff f866 	bl	8000f58 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e20e      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e9a:	4b22      	ldr	r3, [pc, #136]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f0      	bne.n	8001e88 <HAL_RCC_OscConfig+0x1e0>
 8001ea6:	e000      	b.n	8001eaa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ea8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d041      	beq.n	8001f3a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d01c      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ebe:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ec4:	4a17      	ldr	r2, [pc, #92]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001ec6:	f043 0301 	orr.w	r3, r3, #1
 8001eca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ece:	f7ff f843 	bl	8000f58 <HAL_GetTick>
 8001ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ed4:	e008      	b.n	8001ee8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed6:	f7ff f83f 	bl	8000f58 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e1e7      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d0ef      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x22e>
 8001ef6:	e020      	b.n	8001f3a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efe:	4a09      	ldr	r2, [pc, #36]	@ (8001f24 <HAL_RCC_OscConfig+0x27c>)
 8001f00:	f023 0301 	bic.w	r3, r3, #1
 8001f04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f08:	f7ff f826 	bl	8000f58 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f0e:	e00d      	b.n	8001f2c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f10:	f7ff f822 	bl	8000f58 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d906      	bls.n	8001f2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e1ca      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
 8001f22:	bf00      	nop
 8001f24:	40021000 	.word	0x40021000
 8001f28:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f2c:	4b8c      	ldr	r3, [pc, #560]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1ea      	bne.n	8001f10 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f000 80a6 	beq.w	8002094 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f4c:	4b84      	ldr	r3, [pc, #528]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <HAL_RCC_OscConfig+0x2b4>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <HAL_RCC_OscConfig+0x2b6>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00d      	beq.n	8001f7e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f62:	4b7f      	ldr	r3, [pc, #508]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	4a7e      	ldr	r2, [pc, #504]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f6e:	4b7c      	ldr	r3, [pc, #496]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f7e:	4b79      	ldr	r3, [pc, #484]	@ (8002164 <HAL_RCC_OscConfig+0x4bc>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d118      	bne.n	8001fbc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f8a:	4b76      	ldr	r3, [pc, #472]	@ (8002164 <HAL_RCC_OscConfig+0x4bc>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a75      	ldr	r2, [pc, #468]	@ (8002164 <HAL_RCC_OscConfig+0x4bc>)
 8001f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f96:	f7fe ffdf 	bl	8000f58 <HAL_GetTick>
 8001f9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f9c:	e008      	b.n	8001fb0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f9e:	f7fe ffdb 	bl	8000f58 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e183      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fb0:	4b6c      	ldr	r3, [pc, #432]	@ (8002164 <HAL_RCC_OscConfig+0x4bc>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0f0      	beq.n	8001f9e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d108      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x32e>
 8001fc4:	4b66      	ldr	r3, [pc, #408]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fca:	4a65      	ldr	r2, [pc, #404]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fd4:	e024      	b.n	8002020 <HAL_RCC_OscConfig+0x378>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2b05      	cmp	r3, #5
 8001fdc:	d110      	bne.n	8002000 <HAL_RCC_OscConfig+0x358>
 8001fde:	4b60      	ldr	r3, [pc, #384]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe4:	4a5e      	ldr	r2, [pc, #376]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001fe6:	f043 0304 	orr.w	r3, r3, #4
 8001fea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fee:	4b5c      	ldr	r3, [pc, #368]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff4:	4a5a      	ldr	r2, [pc, #360]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ffe:	e00f      	b.n	8002020 <HAL_RCC_OscConfig+0x378>
 8002000:	4b57      	ldr	r3, [pc, #348]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002006:	4a56      	ldr	r2, [pc, #344]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002008:	f023 0301 	bic.w	r3, r3, #1
 800200c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002010:	4b53      	ldr	r3, [pc, #332]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002016:	4a52      	ldr	r2, [pc, #328]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002018:	f023 0304 	bic.w	r3, r3, #4
 800201c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d016      	beq.n	8002056 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002028:	f7fe ff96 	bl	8000f58 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800202e:	e00a      	b.n	8002046 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002030:	f7fe ff92 	bl	8000f58 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800203e:	4293      	cmp	r3, r2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e138      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002046:	4b46      	ldr	r3, [pc, #280]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d0ed      	beq.n	8002030 <HAL_RCC_OscConfig+0x388>
 8002054:	e015      	b.n	8002082 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002056:	f7fe ff7f 	bl	8000f58 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800205c:	e00a      	b.n	8002074 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205e:	f7fe ff7b 	bl	8000f58 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	f241 3288 	movw	r2, #5000	@ 0x1388
 800206c:	4293      	cmp	r3, r2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e121      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002074:	4b3a      	ldr	r3, [pc, #232]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1ed      	bne.n	800205e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002082:	7ffb      	ldrb	r3, [r7, #31]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d105      	bne.n	8002094 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002088:	4b35      	ldr	r3, [pc, #212]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 800208a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208c:	4a34      	ldr	r2, [pc, #208]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 800208e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002092:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0320 	and.w	r3, r3, #32
 800209c:	2b00      	cmp	r3, #0
 800209e:	d03c      	beq.n	800211a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d01c      	beq.n	80020e2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 80020aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b8:	f7fe ff4e 	bl	8000f58 <HAL_GetTick>
 80020bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020be:	e008      	b.n	80020d2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020c0:	f7fe ff4a 	bl	8000f58 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e0f2      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020d2:	4b23      	ldr	r3, [pc, #140]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 80020d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0ef      	beq.n	80020c0 <HAL_RCC_OscConfig+0x418>
 80020e0:	e01b      	b.n	800211a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80020e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 80020e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 80020ea:	f023 0301 	bic.w	r3, r3, #1
 80020ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f2:	f7fe ff31 	bl	8000f58 <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020f8:	e008      	b.n	800210c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020fa:	f7fe ff2d 	bl	8000f58 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e0d5      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800210c:	4b14      	ldr	r3, [pc, #80]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 800210e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1ef      	bne.n	80020fa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 80c9 	beq.w	80022b6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002124:	4b0e      	ldr	r3, [pc, #56]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 030c 	and.w	r3, r3, #12
 800212c:	2b0c      	cmp	r3, #12
 800212e:	f000 8083 	beq.w	8002238 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d15e      	bne.n	80021f8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a08      	ldr	r2, [pc, #32]	@ (8002160 <HAL_RCC_OscConfig+0x4b8>)
 8002140:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002144:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002146:	f7fe ff07 	bl	8000f58 <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800214c:	e00c      	b.n	8002168 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800214e:	f7fe ff03 	bl	8000f58 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d905      	bls.n	8002168 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e0ab      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
 8002160:	40021000 	.word	0x40021000
 8002164:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002168:	4b55      	ldr	r3, [pc, #340]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1ec      	bne.n	800214e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002174:	4b52      	ldr	r3, [pc, #328]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	4b52      	ldr	r3, [pc, #328]	@ (80022c4 <HAL_RCC_OscConfig+0x61c>)
 800217a:	4013      	ands	r3, r2
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6a11      	ldr	r1, [r2, #32]
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002184:	3a01      	subs	r2, #1
 8002186:	0112      	lsls	r2, r2, #4
 8002188:	4311      	orrs	r1, r2
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800218e:	0212      	lsls	r2, r2, #8
 8002190:	4311      	orrs	r1, r2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002196:	0852      	lsrs	r2, r2, #1
 8002198:	3a01      	subs	r2, #1
 800219a:	0552      	lsls	r2, r2, #21
 800219c:	4311      	orrs	r1, r2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80021a2:	0852      	lsrs	r2, r2, #1
 80021a4:	3a01      	subs	r2, #1
 80021a6:	0652      	lsls	r2, r2, #25
 80021a8:	4311      	orrs	r1, r2
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80021ae:	06d2      	lsls	r2, r2, #27
 80021b0:	430a      	orrs	r2, r1
 80021b2:	4943      	ldr	r1, [pc, #268]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b8:	4b41      	ldr	r3, [pc, #260]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a40      	ldr	r2, [pc, #256]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021c4:	4b3e      	ldr	r3, [pc, #248]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	4a3d      	ldr	r2, [pc, #244]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d0:	f7fe fec2 	bl	8000f58 <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021d6:	e008      	b.n	80021ea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d8:	f7fe febe 	bl	8000f58 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e066      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ea:	4b35      	ldr	r3, [pc, #212]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d0f0      	beq.n	80021d8 <HAL_RCC_OscConfig+0x530>
 80021f6:	e05e      	b.n	80022b6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f8:	4b31      	ldr	r3, [pc, #196]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a30      	ldr	r2, [pc, #192]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 80021fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002202:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7fe fea8 	bl	8000f58 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220c:	f7fe fea4 	bl	8000f58 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e04c      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800221e:	4b28      	ldr	r3, [pc, #160]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800222a:	4b25      	ldr	r3, [pc, #148]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	4924      	ldr	r1, [pc, #144]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 8002230:	4b25      	ldr	r3, [pc, #148]	@ (80022c8 <HAL_RCC_OscConfig+0x620>)
 8002232:	4013      	ands	r3, r2
 8002234:	60cb      	str	r3, [r1, #12]
 8002236:	e03e      	b.n	80022b6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d101      	bne.n	8002244 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e039      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002244:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <HAL_RCC_OscConfig+0x618>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f003 0203 	and.w	r2, r3, #3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	429a      	cmp	r2, r3
 8002256:	d12c      	bne.n	80022b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002262:	3b01      	subs	r3, #1
 8002264:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002266:	429a      	cmp	r2, r3
 8002268:	d123      	bne.n	80022b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002274:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002276:	429a      	cmp	r2, r3
 8002278:	d11b      	bne.n	80022b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002284:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002286:	429a      	cmp	r2, r3
 8002288:	d113      	bne.n	80022b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002294:	085b      	lsrs	r3, r3, #1
 8002296:	3b01      	subs	r3, #1
 8002298:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800229a:	429a      	cmp	r2, r3
 800229c:	d109      	bne.n	80022b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022a8:	085b      	lsrs	r3, r3, #1
 80022aa:	3b01      	subs	r3, #1
 80022ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d001      	beq.n	80022b6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3720      	adds	r7, #32
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40021000 	.word	0x40021000
 80022c4:	019f800c 	.word	0x019f800c
 80022c8:	feeefffc 	.word	0xfeeefffc

080022cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80022d6:	2300      	movs	r3, #0
 80022d8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e11e      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022e4:	4b91      	ldr	r3, [pc, #580]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 030f 	and.w	r3, r3, #15
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d910      	bls.n	8002314 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f2:	4b8e      	ldr	r3, [pc, #568]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f023 020f 	bic.w	r2, r3, #15
 80022fa:	498c      	ldr	r1, [pc, #560]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	4313      	orrs	r3, r2
 8002300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002302:	4b8a      	ldr	r3, [pc, #552]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d001      	beq.n	8002314 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e106      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d073      	beq.n	8002408 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b03      	cmp	r3, #3
 8002326:	d129      	bne.n	800237c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002328:	4b81      	ldr	r3, [pc, #516]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e0f4      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002338:	f000 f99e 	bl	8002678 <RCC_GetSysClockFreqFromPLLSource>
 800233c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	4a7c      	ldr	r2, [pc, #496]	@ (8002534 <HAL_RCC_ClockConfig+0x268>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d93f      	bls.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002346:	4b7a      	ldr	r3, [pc, #488]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d009      	beq.n	8002366 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800235a:	2b00      	cmp	r3, #0
 800235c:	d033      	beq.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002362:	2b00      	cmp	r3, #0
 8002364:	d12f      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002366:	4b72      	ldr	r3, [pc, #456]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800236e:	4a70      	ldr	r2, [pc, #448]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002374:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002376:	2380      	movs	r3, #128	@ 0x80
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e024      	b.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d107      	bne.n	8002394 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002384:	4b6a      	ldr	r3, [pc, #424]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d109      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e0c6      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002394:	4b66      	ldr	r3, [pc, #408]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e0be      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80023a4:	f000 f8ce 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 80023a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	4a61      	ldr	r2, [pc, #388]	@ (8002534 <HAL_RCC_ClockConfig+0x268>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d909      	bls.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80023b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80023ba:	4a5d      	ldr	r2, [pc, #372]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023c0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80023c2:	2380      	movs	r3, #128	@ 0x80
 80023c4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023c6:	4b5a      	ldr	r3, [pc, #360]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f023 0203 	bic.w	r2, r3, #3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	4957      	ldr	r1, [pc, #348]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023d8:	f7fe fdbe 	bl	8000f58 <HAL_GetTick>
 80023dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023de:	e00a      	b.n	80023f6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e0:	f7fe fdba 	bl	8000f58 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e095      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 020c 	and.w	r2, r3, #12
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	429a      	cmp	r2, r3
 8002406:	d1eb      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d023      	beq.n	800245c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002420:	4b43      	ldr	r3, [pc, #268]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	4a42      	ldr	r2, [pc, #264]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002426:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800242a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d007      	beq.n	8002448 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002438:	4b3d      	ldr	r3, [pc, #244]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002440:	4a3b      	ldr	r2, [pc, #236]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002442:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002446:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002448:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4936      	ldr	r1, [pc, #216]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002456:	4313      	orrs	r3, r2
 8002458:	608b      	str	r3, [r1, #8]
 800245a:	e008      	b.n	800246e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	2b80      	cmp	r3, #128	@ 0x80
 8002460:	d105      	bne.n	800246e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002462:	4b33      	ldr	r3, [pc, #204]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	4a32      	ldr	r2, [pc, #200]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002468:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800246c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800246e:	4b2f      	ldr	r3, [pc, #188]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d21d      	bcs.n	80024b8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800247c:	4b2b      	ldr	r3, [pc, #172]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f023 020f 	bic.w	r2, r3, #15
 8002484:	4929      	ldr	r1, [pc, #164]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	4313      	orrs	r3, r2
 800248a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800248c:	f7fe fd64 	bl	8000f58 <HAL_GetTick>
 8002490:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002492:	e00a      	b.n	80024aa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002494:	f7fe fd60 	bl	8000f58 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e03b      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	@ (800252c <HAL_RCC_ClockConfig+0x260>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d1ed      	bne.n	8002494 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d008      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	4917      	ldr	r1, [pc, #92]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d009      	beq.n	80024f6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024e2:	4b13      	ldr	r3, [pc, #76]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	490f      	ldr	r1, [pc, #60]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024f6:	f000 f825 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 80024fa:	4602      	mov	r2, r0
 80024fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	091b      	lsrs	r3, r3, #4
 8002502:	f003 030f 	and.w	r3, r3, #15
 8002506:	490c      	ldr	r1, [pc, #48]	@ (8002538 <HAL_RCC_ClockConfig+0x26c>)
 8002508:	5ccb      	ldrb	r3, [r1, r3]
 800250a:	f003 031f 	and.w	r3, r3, #31
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a0a      	ldr	r2, [pc, #40]	@ (800253c <HAL_RCC_ClockConfig+0x270>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002516:	4b0a      	ldr	r3, [pc, #40]	@ (8002540 <HAL_RCC_ClockConfig+0x274>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fcd0 	bl	8000ec0 <HAL_InitTick>
 8002520:	4603      	mov	r3, r0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40022000 	.word	0x40022000
 8002530:	40021000 	.word	0x40021000
 8002534:	04c4b400 	.word	0x04c4b400
 8002538:	08005a10 	.word	0x08005a10
 800253c:	20000010 	.word	0x20000010
 8002540:	20000014 	.word	0x20000014

08002544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002544:	b480      	push	{r7}
 8002546:	b087      	sub	sp, #28
 8002548:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800254a:	4b2c      	ldr	r3, [pc, #176]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	2b04      	cmp	r3, #4
 8002554:	d102      	bne.n	800255c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002556:	4b2a      	ldr	r3, [pc, #168]	@ (8002600 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	e047      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800255c:	4b27      	ldr	r3, [pc, #156]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 030c 	and.w	r3, r3, #12
 8002564:	2b08      	cmp	r3, #8
 8002566:	d102      	bne.n	800256e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002568:	4b26      	ldr	r3, [pc, #152]	@ (8002604 <HAL_RCC_GetSysClockFreq+0xc0>)
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	e03e      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800256e:	4b23      	ldr	r3, [pc, #140]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 030c 	and.w	r3, r3, #12
 8002576:	2b0c      	cmp	r3, #12
 8002578:	d136      	bne.n	80025e8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800257a:	4b20      	ldr	r3, [pc, #128]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002584:	4b1d      	ldr	r3, [pc, #116]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	091b      	lsrs	r3, r3, #4
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	3301      	adds	r3, #1
 8002590:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b03      	cmp	r3, #3
 8002596:	d10c      	bne.n	80025b2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002598:	4a1a      	ldr	r2, [pc, #104]	@ (8002604 <HAL_RCC_GetSysClockFreq+0xc0>)
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a0:	4a16      	ldr	r2, [pc, #88]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80025a2:	68d2      	ldr	r2, [r2, #12]
 80025a4:	0a12      	lsrs	r2, r2, #8
 80025a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	617b      	str	r3, [r7, #20]
      break;
 80025b0:	e00c      	b.n	80025cc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025b2:	4a13      	ldr	r2, [pc, #76]	@ (8002600 <HAL_RCC_GetSysClockFreq+0xbc>)
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ba:	4a10      	ldr	r2, [pc, #64]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80025bc:	68d2      	ldr	r2, [r2, #12]
 80025be:	0a12      	lsrs	r2, r2, #8
 80025c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80025c4:	fb02 f303 	mul.w	r3, r2, r3
 80025c8:	617b      	str	r3, [r7, #20]
      break;
 80025ca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80025cc:	4b0b      	ldr	r3, [pc, #44]	@ (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	0e5b      	lsrs	r3, r3, #25
 80025d2:	f003 0303 	and.w	r3, r3, #3
 80025d6:	3301      	adds	r3, #1
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	e001      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80025ec:	693b      	ldr	r3, [r7, #16]
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	371c      	adds	r7, #28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000
 8002600:	00f42400 	.word	0x00f42400
 8002604:	016e3600 	.word	0x016e3600

08002608 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800260c:	4b03      	ldr	r3, [pc, #12]	@ (800261c <HAL_RCC_GetHCLKFreq+0x14>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000010 	.word	0x20000010

08002620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002624:	f7ff fff0 	bl	8002608 <HAL_RCC_GetHCLKFreq>
 8002628:	4602      	mov	r2, r0
 800262a:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <HAL_RCC_GetPCLK1Freq+0x24>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	0a1b      	lsrs	r3, r3, #8
 8002630:	f003 0307 	and.w	r3, r3, #7
 8002634:	4904      	ldr	r1, [pc, #16]	@ (8002648 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002636:	5ccb      	ldrb	r3, [r1, r3]
 8002638:	f003 031f 	and.w	r3, r3, #31
 800263c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002640:	4618      	mov	r0, r3
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40021000 	.word	0x40021000
 8002648:	08005a20 	.word	0x08005a20

0800264c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002650:	f7ff ffda 	bl	8002608 <HAL_RCC_GetHCLKFreq>
 8002654:	4602      	mov	r2, r0
 8002656:	4b06      	ldr	r3, [pc, #24]	@ (8002670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	0adb      	lsrs	r3, r3, #11
 800265c:	f003 0307 	and.w	r3, r3, #7
 8002660:	4904      	ldr	r1, [pc, #16]	@ (8002674 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002662:	5ccb      	ldrb	r3, [r1, r3]
 8002664:	f003 031f 	and.w	r3, r3, #31
 8002668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800266c:	4618      	mov	r0, r3
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40021000 	.word	0x40021000
 8002674:	08005a20 	.word	0x08005a20

08002678 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800267e:	4b1e      	ldr	r3, [pc, #120]	@ (80026f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	091b      	lsrs	r3, r3, #4
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	3301      	adds	r3, #1
 8002694:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	2b03      	cmp	r3, #3
 800269a:	d10c      	bne.n	80026b6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800269c:	4a17      	ldr	r2, [pc, #92]	@ (80026fc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a4:	4a14      	ldr	r2, [pc, #80]	@ (80026f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80026a6:	68d2      	ldr	r2, [r2, #12]
 80026a8:	0a12      	lsrs	r2, r2, #8
 80026aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80026ae:	fb02 f303 	mul.w	r3, r2, r3
 80026b2:	617b      	str	r3, [r7, #20]
    break;
 80026b4:	e00c      	b.n	80026d0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80026b6:	4a12      	ldr	r2, [pc, #72]	@ (8002700 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80026be:	4a0e      	ldr	r2, [pc, #56]	@ (80026f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80026c0:	68d2      	ldr	r2, [r2, #12]
 80026c2:	0a12      	lsrs	r2, r2, #8
 80026c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80026c8:	fb02 f303 	mul.w	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
    break;
 80026ce:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026d0:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	0e5b      	lsrs	r3, r3, #25
 80026d6:	f003 0303 	and.w	r3, r3, #3
 80026da:	3301      	adds	r3, #1
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80026ea:	687b      	ldr	r3, [r7, #4]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	371c      	adds	r7, #28
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	40021000 	.word	0x40021000
 80026fc:	016e3600 	.word	0x016e3600
 8002700:	00f42400 	.word	0x00f42400

08002704 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800270c:	2300      	movs	r3, #0
 800270e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002710:	2300      	movs	r3, #0
 8002712:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800271c:	2b00      	cmp	r3, #0
 800271e:	f000 8098 	beq.w	8002852 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002722:	2300      	movs	r3, #0
 8002724:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002726:	4b43      	ldr	r3, [pc, #268]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10d      	bne.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002732:	4b40      	ldr	r3, [pc, #256]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002736:	4a3f      	ldr	r2, [pc, #252]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800273c:	6593      	str	r3, [r2, #88]	@ 0x58
 800273e:	4b3d      	ldr	r3, [pc, #244]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002746:	60bb      	str	r3, [r7, #8]
 8002748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800274a:	2301      	movs	r3, #1
 800274c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800274e:	4b3a      	ldr	r3, [pc, #232]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a39      	ldr	r2, [pc, #228]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002754:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002758:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800275a:	f7fe fbfd 	bl	8000f58 <HAL_GetTick>
 800275e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002760:	e009      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002762:	f7fe fbf9 	bl	8000f58 <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d902      	bls.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	74fb      	strb	r3, [r7, #19]
        break;
 8002774:	e005      	b.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002776:	4b30      	ldr	r3, [pc, #192]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0ef      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002782:	7cfb      	ldrb	r3, [r7, #19]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d159      	bne.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002788:	4b2a      	ldr	r3, [pc, #168]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800278a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800278e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002792:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d01e      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d019      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027a4:	4b23      	ldr	r3, [pc, #140]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027b0:	4b20      	ldr	r3, [pc, #128]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c6:	4a1b      	ldr	r2, [pc, #108]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027d0:	4a18      	ldr	r2, [pc, #96]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d016      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e2:	f7fe fbb9 	bl	8000f58 <HAL_GetTick>
 80027e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027e8:	e00b      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ea:	f7fe fbb5 	bl	8000f58 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d902      	bls.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	74fb      	strb	r3, [r7, #19]
            break;
 8002800:	e006      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002802:	4b0c      	ldr	r3, [pc, #48]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0ec      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002810:	7cfb      	ldrb	r3, [r7, #19]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10b      	bne.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002816:	4b07      	ldr	r3, [pc, #28]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002824:	4903      	ldr	r1, [pc, #12]	@ (8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002826:	4313      	orrs	r3, r2
 8002828:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800282c:	e008      	b.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800282e:	7cfb      	ldrb	r3, [r7, #19]
 8002830:	74bb      	strb	r3, [r7, #18]
 8002832:	e005      	b.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002834:	40021000 	.word	0x40021000
 8002838:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800283c:	7cfb      	ldrb	r3, [r7, #19]
 800283e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002840:	7c7b      	ldrb	r3, [r7, #17]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d105      	bne.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002846:	4ba7      	ldr	r3, [pc, #668]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284a:	4aa6      	ldr	r2, [pc, #664]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002850:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00a      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800285e:	4ba1      	ldr	r3, [pc, #644]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002864:	f023 0203 	bic.w	r2, r3, #3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	499d      	ldr	r1, [pc, #628]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800286e:	4313      	orrs	r3, r2
 8002870:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d00a      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002880:	4b98      	ldr	r3, [pc, #608]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002886:	f023 020c 	bic.w	r2, r3, #12
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	4995      	ldr	r1, [pc, #596]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002890:	4313      	orrs	r3, r2
 8002892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00a      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028a2:	4b90      	ldr	r3, [pc, #576]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	498c      	ldr	r1, [pc, #560]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00a      	beq.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028c4:	4b87      	ldr	r3, [pc, #540]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	4984      	ldr	r1, [pc, #528]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00a      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028e6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	497b      	ldr	r1, [pc, #492]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0320 	and.w	r3, r3, #32
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00a      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002908:	4b76      	ldr	r3, [pc, #472]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800290a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800290e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	4973      	ldr	r1, [pc, #460]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002918:	4313      	orrs	r3, r2
 800291a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00a      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800292a:	4b6e      	ldr	r3, [pc, #440]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800292c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002930:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	496a      	ldr	r1, [pc, #424]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800293a:	4313      	orrs	r3, r2
 800293c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00a      	beq.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800294c:	4b65      	ldr	r3, [pc, #404]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800294e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002952:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	4962      	ldr	r1, [pc, #392]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800295c:	4313      	orrs	r3, r2
 800295e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00a      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800296e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002974:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297c:	4959      	ldr	r1, [pc, #356]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800297e:	4313      	orrs	r3, r2
 8002980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d00a      	beq.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002990:	4b54      	ldr	r3, [pc, #336]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002992:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002996:	f023 0203 	bic.w	r2, r3, #3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299e:	4951      	ldr	r1, [pc, #324]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00a      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029b2:	4b4c      	ldr	r3, [pc, #304]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c0:	4948      	ldr	r1, [pc, #288]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d015      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029d4:	4b43      	ldr	r3, [pc, #268]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	4940      	ldr	r1, [pc, #256]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029f2:	d105      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029f4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4a3a      	ldr	r2, [pc, #232]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029fe:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d015      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a0c:	4b35      	ldr	r3, [pc, #212]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a12:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a1a:	4932      	ldr	r1, [pc, #200]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a2a:	d105      	bne.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a2c      	ldr	r2, [pc, #176]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a36:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d015      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002a44:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a52:	4924      	ldr	r1, [pc, #144]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a62:	d105      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a64:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	4a1e      	ldr	r2, [pc, #120]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a6e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d015      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a8a:	4916      	ldr	r1, [pc, #88]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a9a:	d105      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	4a10      	ldr	r2, [pc, #64]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002aa6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d019      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	4908      	ldr	r1, [pc, #32]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ad2:	d109      	bne.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ad4:	4b03      	ldr	r3, [pc, #12]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	4a02      	ldr	r2, [pc, #8]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ada:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ade:	60d3      	str	r3, [r2, #12]
 8002ae0:	e002      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002ae2:	bf00      	nop
 8002ae4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d015      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002af4:	4b29      	ldr	r3, [pc, #164]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002afa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b02:	4926      	ldr	r1, [pc, #152]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b12:	d105      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002b14:	4b21      	ldr	r3, [pc, #132]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	4a20      	ldr	r2, [pc, #128]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b1e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d015      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b32:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b3a:	4918      	ldr	r1, [pc, #96]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b4a:	d105      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002b4c:	4b13      	ldr	r3, [pc, #76]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	4a12      	ldr	r2, [pc, #72]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b56:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d015      	beq.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002b64:	4b0d      	ldr	r3, [pc, #52]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b6a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b72:	490a      	ldr	r1, [pc, #40]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b82:	d105      	bne.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b84:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	4a04      	ldr	r2, [pc, #16]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b8e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002b90:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3718      	adds	r7, #24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40021000 	.word	0x40021000

08002ba0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e09d      	b.n	8002cee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d108      	bne.n	8002bcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bc2:	d009      	beq.n	8002bd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	61da      	str	r2, [r3, #28]
 8002bca:	e005      	b.n	8002bd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d106      	bne.n	8002bf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7fd fef8 	bl	80009e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c0e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c18:	d902      	bls.n	8002c20 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	e002      	b.n	8002c26 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002c20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c24:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002c2e:	d007      	beq.n	8002c40 <HAL_SPI_Init+0xa0>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c38:	d002      	beq.n	8002c40 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002c50:	431a      	orrs	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c82:	ea42 0103 	orr.w	r1, r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c8a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	0c1b      	lsrs	r3, r3, #16
 8002c9c:	f003 0204 	and.w	r2, r3, #4
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	f003 0310 	and.w	r3, r3, #16
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cae:	f003 0308 	and.w	r3, r3, #8
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002cbc:	ea42 0103 	orr.w	r1, r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	69da      	ldr	r2, [r3, #28]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cdc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b088      	sub	sp, #32
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	603b      	str	r3, [r7, #0]
 8002d02:	4613      	mov	r3, r2
 8002d04:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d06:	f7fe f927 	bl	8000f58 <HAL_GetTick>
 8002d0a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002d0c:	88fb      	ldrh	r3, [r7, #6]
 8002d0e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d001      	beq.n	8002d20 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e15c      	b.n	8002fda <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d002      	beq.n	8002d2c <HAL_SPI_Transmit+0x36>
 8002d26:	88fb      	ldrh	r3, [r7, #6]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e154      	b.n	8002fda <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d101      	bne.n	8002d3e <HAL_SPI_Transmit+0x48>
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	e14d      	b.n	8002fda <HAL_SPI_Transmit+0x2e4>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2203      	movs	r2, #3
 8002d4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	68ba      	ldr	r2, [r7, #8]
 8002d58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	88fa      	ldrh	r2, [r7, #6]
 8002d5e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	88fa      	ldrh	r2, [r7, #6]
 8002d64:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d90:	d10f      	bne.n	8002db2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002da0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002db0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dbc:	2b40      	cmp	r3, #64	@ 0x40
 8002dbe:	d007      	beq.n	8002dd0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002dce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002dd8:	d952      	bls.n	8002e80 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d002      	beq.n	8002de8 <HAL_SPI_Transmit+0xf2>
 8002de2:	8b7b      	ldrh	r3, [r7, #26]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d145      	bne.n	8002e74 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dec:	881a      	ldrh	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df8:	1c9a      	adds	r2, r3, #2
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e0c:	e032      	b.n	8002e74 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d112      	bne.n	8002e42 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e20:	881a      	ldrh	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e2c:	1c9a      	adds	r2, r3, #2
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e40:	e018      	b.n	8002e74 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e42:	f7fe f889 	bl	8000f58 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d803      	bhi.n	8002e5a <HAL_SPI_Transmit+0x164>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e58:	d102      	bne.n	8002e60 <HAL_SPI_Transmit+0x16a>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d109      	bne.n	8002e74 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e0b2      	b.n	8002fda <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1c7      	bne.n	8002e0e <HAL_SPI_Transmit+0x118>
 8002e7e:	e083      	b.n	8002f88 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d002      	beq.n	8002e8e <HAL_SPI_Transmit+0x198>
 8002e88:	8b7b      	ldrh	r3, [r7, #26]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d177      	bne.n	8002f7e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d912      	bls.n	8002ebe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e9c:	881a      	ldrh	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea8:	1c9a      	adds	r2, r3, #2
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	3b02      	subs	r3, #2
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ebc:	e05f      	b.n	8002f7e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	330c      	adds	r3, #12
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed0:	1c5a      	adds	r2, r3, #1
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	3b01      	subs	r3, #1
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002ee4:	e04b      	b.n	8002f7e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d12b      	bne.n	8002f4c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d912      	bls.n	8002f24 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f02:	881a      	ldrh	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f0e:	1c9a      	adds	r2, r3, #2
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	3b02      	subs	r3, #2
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f22:	e02c      	b.n	8002f7e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	330c      	adds	r3, #12
 8002f2e:	7812      	ldrb	r2, [r2, #0]
 8002f30:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	3b01      	subs	r3, #1
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f4a:	e018      	b.n	8002f7e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f4c:	f7fe f804 	bl	8000f58 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d803      	bhi.n	8002f64 <HAL_SPI_Transmit+0x26e>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f62:	d102      	bne.n	8002f6a <HAL_SPI_Transmit+0x274>
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d109      	bne.n	8002f7e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e02d      	b.n	8002fda <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1ae      	bne.n	8002ee6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f88:	69fa      	ldr	r2, [r7, #28]
 8002f8a:	6839      	ldr	r1, [r7, #0]
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 fe09 	bl	8003ba4 <SPI_EndRxTxTransaction>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10a      	bne.n	8002fbc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	617b      	str	r3, [r7, #20]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e000      	b.n	8002fda <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
  }
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3720      	adds	r7, #32
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b088      	sub	sp, #32
 8002fe6:	af02      	add	r7, sp, #8
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	603b      	str	r3, [r7, #0]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d001      	beq.n	8003002 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002ffe:	2302      	movs	r3, #2
 8003000:	e123      	b.n	800324a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d002      	beq.n	800300e <HAL_SPI_Receive+0x2c>
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e11b      	b.n	800324a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800301a:	d112      	bne.n	8003042 <HAL_SPI_Receive+0x60>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10e      	bne.n	8003042 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2204      	movs	r2, #4
 8003028:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800302c:	88fa      	ldrh	r2, [r7, #6]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	4613      	mov	r3, r2
 8003034:	68ba      	ldr	r2, [r7, #8]
 8003036:	68b9      	ldr	r1, [r7, #8]
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 f90a 	bl	8003252 <HAL_SPI_TransmitReceive>
 800303e:	4603      	mov	r3, r0
 8003040:	e103      	b.n	800324a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003042:	f7fd ff89 	bl	8000f58 <HAL_GetTick>
 8003046:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800304e:	2b01      	cmp	r3, #1
 8003050:	d101      	bne.n	8003056 <HAL_SPI_Receive+0x74>
 8003052:	2302      	movs	r3, #2
 8003054:	e0f9      	b.n	800324a <HAL_SPI_Receive+0x268>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2204      	movs	r2, #4
 8003062:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	88fa      	ldrh	r2, [r7, #6]
 8003076:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	88fa      	ldrh	r2, [r7, #6]
 800307e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80030a8:	d908      	bls.n	80030bc <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	e007      	b.n	80030cc <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030ca:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030d4:	d10f      	bne.n	80030f6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80030f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003100:	2b40      	cmp	r3, #64	@ 0x40
 8003102:	d007      	beq.n	8003114 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003112:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800311c:	d875      	bhi.n	800320a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800311e:	e037      	b.n	8003190 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b01      	cmp	r3, #1
 800312c:	d117      	bne.n	800315e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f103 020c 	add.w	r2, r3, #12
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313a:	7812      	ldrb	r2, [r2, #0]
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003144:	1c5a      	adds	r2, r3, #1
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003150:	b29b      	uxth	r3, r3
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800315c:	e018      	b.n	8003190 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800315e:	f7fd fefb 	bl	8000f58 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d803      	bhi.n	8003176 <HAL_SPI_Receive+0x194>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003174:	d102      	bne.n	800317c <HAL_SPI_Receive+0x19a>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d109      	bne.n	8003190 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e05c      	b.n	800324a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003196:	b29b      	uxth	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1c1      	bne.n	8003120 <HAL_SPI_Receive+0x13e>
 800319c:	e03b      	b.n	8003216 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d115      	bne.n	80031d8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b6:	b292      	uxth	r2, r2
 80031b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031be:	1c9a      	adds	r2, r3, #2
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80031d6:	e018      	b.n	800320a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031d8:	f7fd febe 	bl	8000f58 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d803      	bhi.n	80031f0 <HAL_SPI_Receive+0x20e>
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031ee:	d102      	bne.n	80031f6 <HAL_SPI_Receive+0x214>
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d109      	bne.n	800320a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e01f      	b.n	800324a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003210:	b29b      	uxth	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1c3      	bne.n	800319e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	6839      	ldr	r1, [r7, #0]
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 fc6a 	bl	8003af4 <SPI_EndRxTransaction>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2220      	movs	r2, #32
 800322a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e000      	b.n	800324a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8003248:	2300      	movs	r3, #0
  }
}
 800324a:	4618      	mov	r0, r3
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b08a      	sub	sp, #40	@ 0x28
 8003256:	af00      	add	r7, sp, #0
 8003258:	60f8      	str	r0, [r7, #12]
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003260:	2301      	movs	r3, #1
 8003262:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003264:	f7fd fe78 	bl	8000f58 <HAL_GetTick>
 8003268:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003270:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003278:	887b      	ldrh	r3, [r7, #2]
 800327a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800327c:	887b      	ldrh	r3, [r7, #2]
 800327e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003280:	7ffb      	ldrb	r3, [r7, #31]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d00c      	beq.n	80032a0 <HAL_SPI_TransmitReceive+0x4e>
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800328c:	d106      	bne.n	800329c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d102      	bne.n	800329c <HAL_SPI_TransmitReceive+0x4a>
 8003296:	7ffb      	ldrb	r3, [r7, #31]
 8003298:	2b04      	cmp	r3, #4
 800329a:	d001      	beq.n	80032a0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800329c:	2302      	movs	r3, #2
 800329e:	e1f3      	b.n	8003688 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_SPI_TransmitReceive+0x60>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d002      	beq.n	80032b2 <HAL_SPI_TransmitReceive+0x60>
 80032ac:	887b      	ldrh	r3, [r7, #2]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e1e8      	b.n	8003688 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_SPI_TransmitReceive+0x72>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e1e1      	b.n	8003688 <HAL_SPI_TransmitReceive+0x436>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	d003      	beq.n	80032e0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2205      	movs	r2, #5
 80032dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	887a      	ldrh	r2, [r7, #2]
 80032f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	887a      	ldrh	r2, [r7, #2]
 80032f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	887a      	ldrh	r2, [r7, #2]
 8003306:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003322:	d802      	bhi.n	800332a <HAL_SPI_TransmitReceive+0xd8>
 8003324:	8abb      	ldrh	r3, [r7, #20]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d908      	bls.n	800333c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	e007      	b.n	800334c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800334a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003356:	2b40      	cmp	r3, #64	@ 0x40
 8003358:	d007      	beq.n	800336a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003368:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003372:	f240 8083 	bls.w	800347c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <HAL_SPI_TransmitReceive+0x132>
 800337e:	8afb      	ldrh	r3, [r7, #22]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d16f      	bne.n	8003464 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003388:	881a      	ldrh	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003394:	1c9a      	adds	r2, r3, #2
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033a8:	e05c      	b.n	8003464 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d11b      	bne.n	80033f0 <HAL_SPI_TransmitReceive+0x19e>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d016      	beq.n	80033f0 <HAL_SPI_TransmitReceive+0x19e>
 80033c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d113      	bne.n	80033f0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033cc:	881a      	ldrh	r2, [r3, #0]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d8:	1c9a      	adds	r2, r3, #2
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d11c      	bne.n	8003438 <HAL_SPI_TransmitReceive+0x1e6>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d016      	beq.n	8003438 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68da      	ldr	r2, [r3, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003414:	b292      	uxth	r2, r2
 8003416:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341c:	1c9a      	adds	r2, r3, #2
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003428:	b29b      	uxth	r3, r3
 800342a:	3b01      	subs	r3, #1
 800342c:	b29a      	uxth	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003434:	2301      	movs	r3, #1
 8003436:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003438:	f7fd fd8e 	bl	8000f58 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003444:	429a      	cmp	r2, r3
 8003446:	d80d      	bhi.n	8003464 <HAL_SPI_TransmitReceive+0x212>
 8003448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800344e:	d009      	beq.n	8003464 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e111      	b.n	8003688 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003468:	b29b      	uxth	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d19d      	bne.n	80033aa <HAL_SPI_TransmitReceive+0x158>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003474:	b29b      	uxth	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d197      	bne.n	80033aa <HAL_SPI_TransmitReceive+0x158>
 800347a:	e0e5      	b.n	8003648 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <HAL_SPI_TransmitReceive+0x23a>
 8003484:	8afb      	ldrh	r3, [r7, #22]
 8003486:	2b01      	cmp	r3, #1
 8003488:	f040 80d1 	bne.w	800362e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003490:	b29b      	uxth	r3, r3
 8003492:	2b01      	cmp	r3, #1
 8003494:	d912      	bls.n	80034bc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800349a:	881a      	ldrh	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a6:	1c9a      	adds	r2, r3, #2
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	3b02      	subs	r3, #2
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034ba:	e0b8      	b.n	800362e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	330c      	adds	r3, #12
 80034c6:	7812      	ldrb	r2, [r2, #0]
 80034c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ce:	1c5a      	adds	r2, r3, #1
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034d8:	b29b      	uxth	r3, r3
 80034da:	3b01      	subs	r3, #1
 80034dc:	b29a      	uxth	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034e2:	e0a4      	b.n	800362e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d134      	bne.n	800355c <HAL_SPI_TransmitReceive+0x30a>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d02f      	beq.n	800355c <HAL_SPI_TransmitReceive+0x30a>
 80034fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d12c      	bne.n	800355c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b01      	cmp	r3, #1
 800350a:	d912      	bls.n	8003532 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003510:	881a      	ldrh	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351c:	1c9a      	adds	r2, r3, #2
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003526:	b29b      	uxth	r3, r3
 8003528:	3b02      	subs	r3, #2
 800352a:	b29a      	uxth	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003530:	e012      	b.n	8003558 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	330c      	adds	r3, #12
 800353c:	7812      	ldrb	r2, [r2, #0]
 800353e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003544:	1c5a      	adds	r2, r3, #1
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b01      	cmp	r3, #1
 8003568:	d148      	bne.n	80035fc <HAL_SPI_TransmitReceive+0x3aa>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003570:	b29b      	uxth	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d042      	beq.n	80035fc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800357c:	b29b      	uxth	r3, r3
 800357e:	2b01      	cmp	r3, #1
 8003580:	d923      	bls.n	80035ca <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	b292      	uxth	r2, r2
 800358e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	1c9a      	adds	r2, r3, #2
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	3b02      	subs	r3, #2
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d81f      	bhi.n	80035f8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80035c6:	605a      	str	r2, [r3, #4]
 80035c8:	e016      	b.n	80035f8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f103 020c 	add.w	r2, r3, #12
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	7812      	ldrb	r2, [r2, #0]
 80035d8:	b2d2      	uxtb	r2, r2
 80035da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e0:	1c5a      	adds	r2, r3, #1
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035f8:	2301      	movs	r3, #1
 80035fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80035fc:	f7fd fcac 	bl	8000f58 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003608:	429a      	cmp	r2, r3
 800360a:	d803      	bhi.n	8003614 <HAL_SPI_TransmitReceive+0x3c2>
 800360c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800360e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003612:	d102      	bne.n	800361a <HAL_SPI_TransmitReceive+0x3c8>
 8003614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003616:	2b00      	cmp	r3, #0
 8003618:	d109      	bne.n	800362e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e02c      	b.n	8003688 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003632:	b29b      	uxth	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	f47f af55 	bne.w	80034e4 <HAL_SPI_TransmitReceive+0x292>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003640:	b29b      	uxth	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	f47f af4e 	bne.w	80034e4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003648:	6a3a      	ldr	r2, [r7, #32]
 800364a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 faa9 	bl	8003ba4 <SPI_EndRxTxTransaction>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d008      	beq.n	800366a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e00e      	b.n	8003688 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e000      	b.n	8003688 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003686:	2300      	movs	r3, #0
  }
}
 8003688:	4618      	mov	r0, r3
 800368a:	3728      	adds	r7, #40	@ 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b088      	sub	sp, #32
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10e      	bne.n	80036d0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d009      	beq.n	80036d0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d004      	beq.n	80036d0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	4798      	blx	r3
    return;
 80036ce:	e0ce      	b.n	800386e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d009      	beq.n	80036ee <HAL_SPI_IRQHandler+0x5e>
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d004      	beq.n	80036ee <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	4798      	blx	r3
    return;
 80036ec:	e0bf      	b.n	800386e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	f003 0320 	and.w	r3, r3, #32
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10a      	bne.n	800370e <HAL_SPI_IRQHandler+0x7e>
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d105      	bne.n	800370e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 80b0 	beq.w	800386e <HAL_SPI_IRQHandler+0x1de>
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f003 0320 	and.w	r3, r3, #32
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80aa 	beq.w	800386e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003720:	2b00      	cmp	r3, #0
 8003722:	d023      	beq.n	800376c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b03      	cmp	r3, #3
 800372e:	d011      	beq.n	8003754 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003734:	f043 0204 	orr.w	r2, r3, #4
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	e00b      	b.n	800376c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003754:	2300      	movs	r3, #0
 8003756:	613b      	str	r3, [r7, #16]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	613b      	str	r3, [r7, #16]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	693b      	ldr	r3, [r7, #16]
        return;
 800376a:	e080      	b.n	800386e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	f003 0320 	and.w	r3, r3, #32
 8003772:	2b00      	cmp	r3, #0
 8003774:	d014      	beq.n	80037a0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800377a:	f043 0201 	orr.w	r2, r3, #1
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00c      	beq.n	80037c4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ae:	f043 0208 	orr.w	r2, r3, #8
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80037b6:	2300      	movs	r3, #0
 80037b8:	60bb      	str	r3, [r7, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	60bb      	str	r3, [r7, #8]
 80037c2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d04f      	beq.n	800386c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037da:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d104      	bne.n	80037f8 <HAL_SPI_IRQHandler+0x168>
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d034      	beq.n	8003862 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0203 	bic.w	r2, r2, #3
 8003806:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380c:	2b00      	cmp	r3, #0
 800380e:	d011      	beq.n	8003834 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003814:	4a17      	ldr	r2, [pc, #92]	@ (8003874 <HAL_SPI_IRQHandler+0x1e4>)
 8003816:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800381c:	4618      	mov	r0, r3
 800381e:	f7fd ff4f 	bl	80016c0 <HAL_DMA_Abort_IT>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d005      	beq.n	8003834 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800382c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003838:	2b00      	cmp	r3, #0
 800383a:	d016      	beq.n	800386a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003840:	4a0c      	ldr	r2, [pc, #48]	@ (8003874 <HAL_SPI_IRQHandler+0x1e4>)
 8003842:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003848:	4618      	mov	r0, r3
 800384a:	f7fd ff39 	bl	80016c0 <HAL_DMA_Abort_IT>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00a      	beq.n	800386a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003858:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8003860:	e003      	b.n	800386a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 f808 	bl	8003878 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003868:	e000      	b.n	800386c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800386a:	bf00      	nop
    return;
 800386c:	bf00      	nop
  }
}
 800386e:	3720      	adds	r7, #32
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	0800388d 	.word	0x0800388d

08003878 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003898:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f7ff ffe5 	bl	8003878 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038ae:	bf00      	nop
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	603b      	str	r3, [r7, #0]
 80038c4:	4613      	mov	r3, r2
 80038c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038c8:	f7fd fb46 	bl	8000f58 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d0:	1a9b      	subs	r3, r3, r2
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	4413      	add	r3, r2
 80038d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038d8:	f7fd fb3e 	bl	8000f58 <HAL_GetTick>
 80038dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038de:	4b39      	ldr	r3, [pc, #228]	@ (80039c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	015b      	lsls	r3, r3, #5
 80038e4:	0d1b      	lsrs	r3, r3, #20
 80038e6:	69fa      	ldr	r2, [r7, #28]
 80038e8:	fb02 f303 	mul.w	r3, r2, r3
 80038ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ee:	e054      	b.n	800399a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038f6:	d050      	beq.n	800399a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038f8:	f7fd fb2e 	bl	8000f58 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	69fa      	ldr	r2, [r7, #28]
 8003904:	429a      	cmp	r2, r3
 8003906:	d902      	bls.n	800390e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d13d      	bne.n	800398a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800391c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003926:	d111      	bne.n	800394c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003930:	d004      	beq.n	800393c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800393a:	d107      	bne.n	800394c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800394a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003954:	d10f      	bne.n	8003976 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003974:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e017      	b.n	80039ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	3b01      	subs	r3, #1
 8003998:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	4013      	ands	r3, r2
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	bf0c      	ite	eq
 80039aa:	2301      	moveq	r3, #1
 80039ac:	2300      	movne	r3, #0
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	461a      	mov	r2, r3
 80039b2:	79fb      	ldrb	r3, [r7, #7]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d19b      	bne.n	80038f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3720      	adds	r7, #32
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	20000010 	.word	0x20000010

080039c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	@ 0x28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
 80039d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80039d6:	2300      	movs	r3, #0
 80039d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80039da:	f7fd fabd 	bl	8000f58 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e2:	1a9b      	subs	r3, r3, r2
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	4413      	add	r3, r2
 80039e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80039ea:	f7fd fab5 	bl	8000f58 <HAL_GetTick>
 80039ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	330c      	adds	r3, #12
 80039f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80039f8:	4b3d      	ldr	r3, [pc, #244]	@ (8003af0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	00da      	lsls	r2, r3, #3
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	0d1b      	lsrs	r3, r3, #20
 8003a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0a:	fb02 f303 	mul.w	r3, r2, r3
 8003a0e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003a10:	e060      	b.n	8003ad4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a18:	d107      	bne.n	8003a2a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d104      	bne.n	8003a2a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003a28:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a30:	d050      	beq.n	8003ad4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a32:	f7fd fa91 	bl	8000f58 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	6a3b      	ldr	r3, [r7, #32]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d902      	bls.n	8003a48 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d13d      	bne.n	8003ac4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a56:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a60:	d111      	bne.n	8003a86 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a6a:	d004      	beq.n	8003a76 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a74:	d107      	bne.n	8003a86 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a8e:	d10f      	bne.n	8003ab0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003aae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e010      	b.n	8003ae6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	4013      	ands	r3, r2
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d196      	bne.n	8003a12 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3728      	adds	r7, #40	@ 0x28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	20000010 	.word	0x20000010

08003af4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b08:	d111      	bne.n	8003b2e <SPI_EndRxTransaction+0x3a>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b12:	d004      	beq.n	8003b1e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b1c:	d107      	bne.n	8003b2e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b2c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	2200      	movs	r2, #0
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f7ff febd 	bl	80038b8 <SPI_WaitFlagStateUntilTimeout>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d007      	beq.n	8003b54 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b48:	f043 0220 	orr.w	r2, r3, #32
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e023      	b.n	8003b9c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b5c:	d11d      	bne.n	8003b9a <SPI_EndRxTransaction+0xa6>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b66:	d004      	beq.n	8003b72 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b70:	d113      	bne.n	8003b9a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f7ff ff22 	bl	80039c8 <SPI_WaitFifoStateUntilTimeout>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d007      	beq.n	8003b9a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b8e:	f043 0220 	orr.w	r2, r3, #32
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e000      	b.n	8003b9c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af02      	add	r7, sp, #8
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f7ff ff03 	bl	80039c8 <SPI_WaitFifoStateUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d007      	beq.n	8003bd8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bcc:	f043 0220 	orr.w	r2, r3, #32
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e027      	b.n	8003c28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2200      	movs	r2, #0
 8003be0:	2180      	movs	r1, #128	@ 0x80
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f7ff fe68 	bl	80038b8 <SPI_WaitFlagStateUntilTimeout>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d007      	beq.n	8003bfe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bf2:	f043 0220 	orr.w	r2, r3, #32
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e014      	b.n	8003c28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f7ff fedc 	bl	80039c8 <SPI_WaitFifoStateUntilTimeout>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d007      	beq.n	8003c26 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c1a:	f043 0220 	orr.w	r2, r3, #32
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e000      	b.n	8003c28 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3710      	adds	r7, #16
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e042      	b.n	8003cc8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7fd f899 	bl	8000d8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2224      	movs	r2, #36	@ 0x24
 8003c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0201 	bic.w	r2, r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d002      	beq.n	8003c80 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 fbb2 	bl	80043e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 f8b3 	bl	8003dec <UART_SetConfig>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e01b      	b.n	8003cc8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003cae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f042 0201 	orr.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 fc31 	bl	8004528 <UART_CheckIdleState>
 8003cc6:	4603      	mov	r3, r0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08a      	sub	sp, #40	@ 0x28
 8003cd4:	af02      	add	r7, sp, #8
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	603b      	str	r3, [r7, #0]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce6:	2b20      	cmp	r3, #32
 8003ce8:	d17b      	bne.n	8003de2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d002      	beq.n	8003cf6 <HAL_UART_Transmit+0x26>
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e074      	b.n	8003de4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2221      	movs	r2, #33	@ 0x21
 8003d06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d0a:	f7fd f925 	bl	8000f58 <HAL_GetTick>
 8003d0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	88fa      	ldrh	r2, [r7, #6]
 8003d14:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	88fa      	ldrh	r2, [r7, #6]
 8003d1c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d28:	d108      	bne.n	8003d3c <HAL_UART_Transmit+0x6c>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d104      	bne.n	8003d3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	61bb      	str	r3, [r7, #24]
 8003d3a:	e003      	b.n	8003d44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d40:	2300      	movs	r3, #0
 8003d42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d44:	e030      	b.n	8003da8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	2180      	movs	r1, #128	@ 0x80
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 fc93 	bl	800467c <UART_WaitOnFlagUntilTimeout>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d005      	beq.n	8003d68 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e03d      	b.n	8003de4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10b      	bne.n	8003d86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	881b      	ldrh	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d7c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	3302      	adds	r3, #2
 8003d82:	61bb      	str	r3, [r7, #24]
 8003d84:	e007      	b.n	8003d96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	781a      	ldrb	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	3301      	adds	r3, #1
 8003d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1c8      	bne.n	8003d46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	2140      	movs	r1, #64	@ 0x40
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 fc5c 	bl	800467c <UART_WaitOnFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d005      	beq.n	8003dd6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2220      	movs	r2, #32
 8003dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e006      	b.n	8003de4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2220      	movs	r2, #32
 8003dda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003dde:	2300      	movs	r3, #0
 8003de0:	e000      	b.n	8003de4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003de2:	2302      	movs	r3, #2
  }
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3720      	adds	r7, #32
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df0:	b08c      	sub	sp, #48	@ 0x30
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003df6:	2300      	movs	r3, #0
 8003df8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	431a      	orrs	r2, r3
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	69db      	ldr	r3, [r3, #28]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	4baa      	ldr	r3, [pc, #680]	@ (80040c4 <UART_SetConfig+0x2d8>)
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e24:	430b      	orrs	r3, r1
 8003e26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	68da      	ldr	r2, [r3, #12]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a9f      	ldr	r2, [pc, #636]	@ (80040c8 <UART_SetConfig+0x2dc>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d004      	beq.n	8003e58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e54:	4313      	orrs	r3, r2
 8003e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003e62:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e76:	f023 010f 	bic.w	r1, r3, #15
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a90      	ldr	r2, [pc, #576]	@ (80040cc <UART_SetConfig+0x2e0>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d125      	bne.n	8003edc <UART_SetConfig+0xf0>
 8003e90:	4b8f      	ldr	r3, [pc, #572]	@ (80040d0 <UART_SetConfig+0x2e4>)
 8003e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	2b03      	cmp	r3, #3
 8003e9c:	d81a      	bhi.n	8003ed4 <UART_SetConfig+0xe8>
 8003e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea4 <UART_SetConfig+0xb8>)
 8003ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea4:	08003eb5 	.word	0x08003eb5
 8003ea8:	08003ec5 	.word	0x08003ec5
 8003eac:	08003ebd 	.word	0x08003ebd
 8003eb0:	08003ecd 	.word	0x08003ecd
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eba:	e116      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ec2:	e112      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003ec4:	2304      	movs	r3, #4
 8003ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eca:	e10e      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003ecc:	2308      	movs	r3, #8
 8003ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ed2:	e10a      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003ed4:	2310      	movs	r3, #16
 8003ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eda:	e106      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a7c      	ldr	r2, [pc, #496]	@ (80040d4 <UART_SetConfig+0x2e8>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d138      	bne.n	8003f58 <UART_SetConfig+0x16c>
 8003ee6:	4b7a      	ldr	r3, [pc, #488]	@ (80040d0 <UART_SetConfig+0x2e4>)
 8003ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eec:	f003 030c 	and.w	r3, r3, #12
 8003ef0:	2b0c      	cmp	r3, #12
 8003ef2:	d82d      	bhi.n	8003f50 <UART_SetConfig+0x164>
 8003ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8003efc <UART_SetConfig+0x110>)
 8003ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efa:	bf00      	nop
 8003efc:	08003f31 	.word	0x08003f31
 8003f00:	08003f51 	.word	0x08003f51
 8003f04:	08003f51 	.word	0x08003f51
 8003f08:	08003f51 	.word	0x08003f51
 8003f0c:	08003f41 	.word	0x08003f41
 8003f10:	08003f51 	.word	0x08003f51
 8003f14:	08003f51 	.word	0x08003f51
 8003f18:	08003f51 	.word	0x08003f51
 8003f1c:	08003f39 	.word	0x08003f39
 8003f20:	08003f51 	.word	0x08003f51
 8003f24:	08003f51 	.word	0x08003f51
 8003f28:	08003f51 	.word	0x08003f51
 8003f2c:	08003f49 	.word	0x08003f49
 8003f30:	2300      	movs	r3, #0
 8003f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f36:	e0d8      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f3e:	e0d4      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f40:	2304      	movs	r3, #4
 8003f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f46:	e0d0      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f48:	2308      	movs	r3, #8
 8003f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f4e:	e0cc      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f50:	2310      	movs	r3, #16
 8003f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f56:	e0c8      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a5e      	ldr	r2, [pc, #376]	@ (80040d8 <UART_SetConfig+0x2ec>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d125      	bne.n	8003fae <UART_SetConfig+0x1c2>
 8003f62:	4b5b      	ldr	r3, [pc, #364]	@ (80040d0 <UART_SetConfig+0x2e4>)
 8003f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003f6c:	2b30      	cmp	r3, #48	@ 0x30
 8003f6e:	d016      	beq.n	8003f9e <UART_SetConfig+0x1b2>
 8003f70:	2b30      	cmp	r3, #48	@ 0x30
 8003f72:	d818      	bhi.n	8003fa6 <UART_SetConfig+0x1ba>
 8003f74:	2b20      	cmp	r3, #32
 8003f76:	d00a      	beq.n	8003f8e <UART_SetConfig+0x1a2>
 8003f78:	2b20      	cmp	r3, #32
 8003f7a:	d814      	bhi.n	8003fa6 <UART_SetConfig+0x1ba>
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <UART_SetConfig+0x19a>
 8003f80:	2b10      	cmp	r3, #16
 8003f82:	d008      	beq.n	8003f96 <UART_SetConfig+0x1aa>
 8003f84:	e00f      	b.n	8003fa6 <UART_SetConfig+0x1ba>
 8003f86:	2300      	movs	r3, #0
 8003f88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f8c:	e0ad      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f8e:	2302      	movs	r3, #2
 8003f90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f94:	e0a9      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f96:	2304      	movs	r3, #4
 8003f98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f9c:	e0a5      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003f9e:	2308      	movs	r3, #8
 8003fa0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fa4:	e0a1      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003fa6:	2310      	movs	r3, #16
 8003fa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fac:	e09d      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a4a      	ldr	r2, [pc, #296]	@ (80040dc <UART_SetConfig+0x2f0>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d125      	bne.n	8004004 <UART_SetConfig+0x218>
 8003fb8:	4b45      	ldr	r3, [pc, #276]	@ (80040d0 <UART_SetConfig+0x2e4>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003fc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003fc4:	d016      	beq.n	8003ff4 <UART_SetConfig+0x208>
 8003fc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003fc8:	d818      	bhi.n	8003ffc <UART_SetConfig+0x210>
 8003fca:	2b80      	cmp	r3, #128	@ 0x80
 8003fcc:	d00a      	beq.n	8003fe4 <UART_SetConfig+0x1f8>
 8003fce:	2b80      	cmp	r3, #128	@ 0x80
 8003fd0:	d814      	bhi.n	8003ffc <UART_SetConfig+0x210>
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <UART_SetConfig+0x1f0>
 8003fd6:	2b40      	cmp	r3, #64	@ 0x40
 8003fd8:	d008      	beq.n	8003fec <UART_SetConfig+0x200>
 8003fda:	e00f      	b.n	8003ffc <UART_SetConfig+0x210>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fe2:	e082      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fea:	e07e      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003fec:	2304      	movs	r3, #4
 8003fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ff2:	e07a      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003ff4:	2308      	movs	r3, #8
 8003ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ffa:	e076      	b.n	80040ea <UART_SetConfig+0x2fe>
 8003ffc:	2310      	movs	r3, #16
 8003ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004002:	e072      	b.n	80040ea <UART_SetConfig+0x2fe>
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a35      	ldr	r2, [pc, #212]	@ (80040e0 <UART_SetConfig+0x2f4>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d12a      	bne.n	8004064 <UART_SetConfig+0x278>
 800400e:	4b30      	ldr	r3, [pc, #192]	@ (80040d0 <UART_SetConfig+0x2e4>)
 8004010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004014:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004018:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800401c:	d01a      	beq.n	8004054 <UART_SetConfig+0x268>
 800401e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004022:	d81b      	bhi.n	800405c <UART_SetConfig+0x270>
 8004024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004028:	d00c      	beq.n	8004044 <UART_SetConfig+0x258>
 800402a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800402e:	d815      	bhi.n	800405c <UART_SetConfig+0x270>
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <UART_SetConfig+0x250>
 8004034:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004038:	d008      	beq.n	800404c <UART_SetConfig+0x260>
 800403a:	e00f      	b.n	800405c <UART_SetConfig+0x270>
 800403c:	2300      	movs	r3, #0
 800403e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004042:	e052      	b.n	80040ea <UART_SetConfig+0x2fe>
 8004044:	2302      	movs	r3, #2
 8004046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800404a:	e04e      	b.n	80040ea <UART_SetConfig+0x2fe>
 800404c:	2304      	movs	r3, #4
 800404e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004052:	e04a      	b.n	80040ea <UART_SetConfig+0x2fe>
 8004054:	2308      	movs	r3, #8
 8004056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800405a:	e046      	b.n	80040ea <UART_SetConfig+0x2fe>
 800405c:	2310      	movs	r3, #16
 800405e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004062:	e042      	b.n	80040ea <UART_SetConfig+0x2fe>
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a17      	ldr	r2, [pc, #92]	@ (80040c8 <UART_SetConfig+0x2dc>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d13a      	bne.n	80040e4 <UART_SetConfig+0x2f8>
 800406e:	4b18      	ldr	r3, [pc, #96]	@ (80040d0 <UART_SetConfig+0x2e4>)
 8004070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004074:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004078:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800407c:	d01a      	beq.n	80040b4 <UART_SetConfig+0x2c8>
 800407e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004082:	d81b      	bhi.n	80040bc <UART_SetConfig+0x2d0>
 8004084:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004088:	d00c      	beq.n	80040a4 <UART_SetConfig+0x2b8>
 800408a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800408e:	d815      	bhi.n	80040bc <UART_SetConfig+0x2d0>
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <UART_SetConfig+0x2b0>
 8004094:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004098:	d008      	beq.n	80040ac <UART_SetConfig+0x2c0>
 800409a:	e00f      	b.n	80040bc <UART_SetConfig+0x2d0>
 800409c:	2300      	movs	r3, #0
 800409e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040a2:	e022      	b.n	80040ea <UART_SetConfig+0x2fe>
 80040a4:	2302      	movs	r3, #2
 80040a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040aa:	e01e      	b.n	80040ea <UART_SetConfig+0x2fe>
 80040ac:	2304      	movs	r3, #4
 80040ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040b2:	e01a      	b.n	80040ea <UART_SetConfig+0x2fe>
 80040b4:	2308      	movs	r3, #8
 80040b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040ba:	e016      	b.n	80040ea <UART_SetConfig+0x2fe>
 80040bc:	2310      	movs	r3, #16
 80040be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040c2:	e012      	b.n	80040ea <UART_SetConfig+0x2fe>
 80040c4:	cfff69f3 	.word	0xcfff69f3
 80040c8:	40008000 	.word	0x40008000
 80040cc:	40013800 	.word	0x40013800
 80040d0:	40021000 	.word	0x40021000
 80040d4:	40004400 	.word	0x40004400
 80040d8:	40004800 	.word	0x40004800
 80040dc:	40004c00 	.word	0x40004c00
 80040e0:	40005000 	.word	0x40005000
 80040e4:	2310      	movs	r3, #16
 80040e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4aae      	ldr	r2, [pc, #696]	@ (80043a8 <UART_SetConfig+0x5bc>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	f040 8097 	bne.w	8004224 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80040f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	d823      	bhi.n	8004146 <UART_SetConfig+0x35a>
 80040fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004104 <UART_SetConfig+0x318>)
 8004100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004104:	08004129 	.word	0x08004129
 8004108:	08004147 	.word	0x08004147
 800410c:	08004131 	.word	0x08004131
 8004110:	08004147 	.word	0x08004147
 8004114:	08004137 	.word	0x08004137
 8004118:	08004147 	.word	0x08004147
 800411c:	08004147 	.word	0x08004147
 8004120:	08004147 	.word	0x08004147
 8004124:	0800413f 	.word	0x0800413f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004128:	f7fe fa7a 	bl	8002620 <HAL_RCC_GetPCLK1Freq>
 800412c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800412e:	e010      	b.n	8004152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004130:	4b9e      	ldr	r3, [pc, #632]	@ (80043ac <UART_SetConfig+0x5c0>)
 8004132:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004134:	e00d      	b.n	8004152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004136:	f7fe fa05 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 800413a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800413c:	e009      	b.n	8004152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800413e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004142:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004144:	e005      	b.n	8004152 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004146:	2300      	movs	r3, #0
 8004148:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004150:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	2b00      	cmp	r3, #0
 8004156:	f000 8130 	beq.w	80043ba <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415e:	4a94      	ldr	r2, [pc, #592]	@ (80043b0 <UART_SetConfig+0x5c4>)
 8004160:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004164:	461a      	mov	r2, r3
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	fbb3 f3f2 	udiv	r3, r3, r2
 800416c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	685a      	ldr	r2, [r3, #4]
 8004172:	4613      	mov	r3, r2
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	4413      	add	r3, r2
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	429a      	cmp	r2, r3
 800417c:	d305      	bcc.n	800418a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004184:	69ba      	ldr	r2, [r7, #24]
 8004186:	429a      	cmp	r2, r3
 8004188:	d903      	bls.n	8004192 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004190:	e113      	b.n	80043ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004194:	2200      	movs	r2, #0
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	60fa      	str	r2, [r7, #12]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	4a84      	ldr	r2, [pc, #528]	@ (80043b0 <UART_SetConfig+0x5c4>)
 80041a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	2200      	movs	r2, #0
 80041a8:	603b      	str	r3, [r7, #0]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80041b4:	f7fc f884 	bl	80002c0 <__aeabi_uldivmod>
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4610      	mov	r0, r2
 80041be:	4619      	mov	r1, r3
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	020b      	lsls	r3, r1, #8
 80041ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80041ce:	0202      	lsls	r2, r0, #8
 80041d0:	6979      	ldr	r1, [r7, #20]
 80041d2:	6849      	ldr	r1, [r1, #4]
 80041d4:	0849      	lsrs	r1, r1, #1
 80041d6:	2000      	movs	r0, #0
 80041d8:	460c      	mov	r4, r1
 80041da:	4605      	mov	r5, r0
 80041dc:	eb12 0804 	adds.w	r8, r2, r4
 80041e0:	eb43 0905 	adc.w	r9, r3, r5
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	469a      	mov	sl, r3
 80041ec:	4693      	mov	fp, r2
 80041ee:	4652      	mov	r2, sl
 80041f0:	465b      	mov	r3, fp
 80041f2:	4640      	mov	r0, r8
 80041f4:	4649      	mov	r1, r9
 80041f6:	f7fc f863 	bl	80002c0 <__aeabi_uldivmod>
 80041fa:	4602      	mov	r2, r0
 80041fc:	460b      	mov	r3, r1
 80041fe:	4613      	mov	r3, r2
 8004200:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004202:	6a3b      	ldr	r3, [r7, #32]
 8004204:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004208:	d308      	bcc.n	800421c <UART_SetConfig+0x430>
 800420a:	6a3b      	ldr	r3, [r7, #32]
 800420c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004210:	d204      	bcs.n	800421c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6a3a      	ldr	r2, [r7, #32]
 8004218:	60da      	str	r2, [r3, #12]
 800421a:	e0ce      	b.n	80043ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004222:	e0ca      	b.n	80043ba <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800422c:	d166      	bne.n	80042fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800422e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004232:	2b08      	cmp	r3, #8
 8004234:	d827      	bhi.n	8004286 <UART_SetConfig+0x49a>
 8004236:	a201      	add	r2, pc, #4	@ (adr r2, 800423c <UART_SetConfig+0x450>)
 8004238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423c:	08004261 	.word	0x08004261
 8004240:	08004269 	.word	0x08004269
 8004244:	08004271 	.word	0x08004271
 8004248:	08004287 	.word	0x08004287
 800424c:	08004277 	.word	0x08004277
 8004250:	08004287 	.word	0x08004287
 8004254:	08004287 	.word	0x08004287
 8004258:	08004287 	.word	0x08004287
 800425c:	0800427f 	.word	0x0800427f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004260:	f7fe f9de 	bl	8002620 <HAL_RCC_GetPCLK1Freq>
 8004264:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004266:	e014      	b.n	8004292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004268:	f7fe f9f0 	bl	800264c <HAL_RCC_GetPCLK2Freq>
 800426c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800426e:	e010      	b.n	8004292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004270:	4b4e      	ldr	r3, [pc, #312]	@ (80043ac <UART_SetConfig+0x5c0>)
 8004272:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004274:	e00d      	b.n	8004292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004276:	f7fe f965 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 800427a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800427c:	e009      	b.n	8004292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800427e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004284:	e005      	b.n	8004292 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004286:	2300      	movs	r3, #0
 8004288:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004290:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 8090 	beq.w	80043ba <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429e:	4a44      	ldr	r2, [pc, #272]	@ (80043b0 <UART_SetConfig+0x5c4>)
 80042a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042a4:	461a      	mov	r2, r3
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80042ac:	005a      	lsls	r2, r3, #1
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	085b      	lsrs	r3, r3, #1
 80042b4:	441a      	add	r2, r3
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80042be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042c0:	6a3b      	ldr	r3, [r7, #32]
 80042c2:	2b0f      	cmp	r3, #15
 80042c4:	d916      	bls.n	80042f4 <UART_SetConfig+0x508>
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042cc:	d212      	bcs.n	80042f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	f023 030f 	bic.w	r3, r3, #15
 80042d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042d8:	6a3b      	ldr	r3, [r7, #32]
 80042da:	085b      	lsrs	r3, r3, #1
 80042dc:	b29b      	uxth	r3, r3
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	8bfb      	ldrh	r3, [r7, #30]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	8bfa      	ldrh	r2, [r7, #30]
 80042f0:	60da      	str	r2, [r3, #12]
 80042f2:	e062      	b.n	80043ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80042fa:	e05e      	b.n	80043ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80042fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004300:	2b08      	cmp	r3, #8
 8004302:	d828      	bhi.n	8004356 <UART_SetConfig+0x56a>
 8004304:	a201      	add	r2, pc, #4	@ (adr r2, 800430c <UART_SetConfig+0x520>)
 8004306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430a:	bf00      	nop
 800430c:	08004331 	.word	0x08004331
 8004310:	08004339 	.word	0x08004339
 8004314:	08004341 	.word	0x08004341
 8004318:	08004357 	.word	0x08004357
 800431c:	08004347 	.word	0x08004347
 8004320:	08004357 	.word	0x08004357
 8004324:	08004357 	.word	0x08004357
 8004328:	08004357 	.word	0x08004357
 800432c:	0800434f 	.word	0x0800434f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004330:	f7fe f976 	bl	8002620 <HAL_RCC_GetPCLK1Freq>
 8004334:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004336:	e014      	b.n	8004362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004338:	f7fe f988 	bl	800264c <HAL_RCC_GetPCLK2Freq>
 800433c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800433e:	e010      	b.n	8004362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004340:	4b1a      	ldr	r3, [pc, #104]	@ (80043ac <UART_SetConfig+0x5c0>)
 8004342:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004344:	e00d      	b.n	8004362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004346:	f7fe f8fd 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 800434a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800434c:	e009      	b.n	8004362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800434e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004354:	e005      	b.n	8004362 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004356:	2300      	movs	r3, #0
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004360:	bf00      	nop
    }

    if (pclk != 0U)
 8004362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004364:	2b00      	cmp	r3, #0
 8004366:	d028      	beq.n	80043ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	4a10      	ldr	r2, [pc, #64]	@ (80043b0 <UART_SetConfig+0x5c4>)
 800436e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004372:	461a      	mov	r2, r3
 8004374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004376:	fbb3 f2f2 	udiv	r2, r3, r2
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	085b      	lsrs	r3, r3, #1
 8004380:	441a      	add	r2, r3
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	fbb2 f3f3 	udiv	r3, r2, r3
 800438a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	2b0f      	cmp	r3, #15
 8004390:	d910      	bls.n	80043b4 <UART_SetConfig+0x5c8>
 8004392:	6a3b      	ldr	r3, [r7, #32]
 8004394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004398:	d20c      	bcs.n	80043b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800439a:	6a3b      	ldr	r3, [r7, #32]
 800439c:	b29a      	uxth	r2, r3
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	60da      	str	r2, [r3, #12]
 80043a4:	e009      	b.n	80043ba <UART_SetConfig+0x5ce>
 80043a6:	bf00      	nop
 80043a8:	40008000 	.word	0x40008000
 80043ac:	00f42400 	.word	0x00f42400
 80043b0:	08005a28 	.word	0x08005a28
      }
      else
      {
        ret = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	2201      	movs	r2, #1
 80043be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	2200      	movs	r2, #0
 80043ce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	2200      	movs	r2, #0
 80043d4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80043d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3730      	adds	r7, #48	@ 0x30
 80043de:	46bd      	mov	sp, r7
 80043e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080043e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f0:	f003 0308 	and.w	r3, r3, #8
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00a      	beq.n	800440e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	430a      	orrs	r2, r1
 800440c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00a      	beq.n	8004452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	430a      	orrs	r2, r1
 8004450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004456:	f003 0304 	and.w	r3, r3, #4
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00a      	beq.n	8004474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004478:	f003 0310 	and.w	r3, r3, #16
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800449a:	f003 0320 	and.w	r3, r3, #32
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00a      	beq.n	80044b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d01a      	beq.n	80044fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	430a      	orrs	r2, r1
 80044d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044e2:	d10a      	bne.n	80044fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00a      	beq.n	800451c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	430a      	orrs	r2, r1
 800451a:	605a      	str	r2, [r3, #4]
  }
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b098      	sub	sp, #96	@ 0x60
 800452c:	af02      	add	r7, sp, #8
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004538:	f7fc fd0e 	bl	8000f58 <HAL_GetTick>
 800453c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0308 	and.w	r3, r3, #8
 8004548:	2b08      	cmp	r3, #8
 800454a:	d12f      	bne.n	80045ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800454c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004554:	2200      	movs	r2, #0
 8004556:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f88e 	bl	800467c <UART_WaitOnFlagUntilTimeout>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d022      	beq.n	80045ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800456e:	e853 3f00 	ldrex	r3, [r3]
 8004572:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004576:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800457a:	653b      	str	r3, [r7, #80]	@ 0x50
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	461a      	mov	r2, r3
 8004582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004584:	647b      	str	r3, [r7, #68]	@ 0x44
 8004586:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004588:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800458a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e6      	bne.n	8004566 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2220      	movs	r2, #32
 800459c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e063      	b.n	8004674 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b04      	cmp	r3, #4
 80045b8:	d149      	bne.n	800464e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80045be:	9300      	str	r3, [sp, #0]
 80045c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045c2:	2200      	movs	r2, #0
 80045c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f000 f857 	bl	800467c <UART_WaitOnFlagUntilTimeout>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d03c      	beq.n	800464e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045dc:	e853 3f00 	ldrex	r3, [r3]
 80045e0:	623b      	str	r3, [r7, #32]
   return(result);
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	461a      	mov	r2, r3
 80045f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80045f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045fa:	e841 2300 	strex	r3, r2, [r1]
 80045fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1e6      	bne.n	80045d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3308      	adds	r3, #8
 800460c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	e853 3f00 	ldrex	r3, [r3]
 8004614:	60fb      	str	r3, [r7, #12]
   return(result);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f023 0301 	bic.w	r3, r3, #1
 800461c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3308      	adds	r3, #8
 8004624:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004626:	61fa      	str	r2, [r7, #28]
 8004628:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462a:	69b9      	ldr	r1, [r7, #24]
 800462c:	69fa      	ldr	r2, [r7, #28]
 800462e:	e841 2300 	strex	r3, r2, [r1]
 8004632:	617b      	str	r3, [r7, #20]
   return(result);
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1e5      	bne.n	8004606 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2220      	movs	r2, #32
 800463e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e012      	b.n	8004674 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3758      	adds	r7, #88	@ 0x58
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	4613      	mov	r3, r2
 800468a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800468c:	e04f      	b.n	800472e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004694:	d04b      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004696:	f7fc fc5f 	bl	8000f58 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d302      	bcc.n	80046ac <UART_WaitOnFlagUntilTimeout+0x30>
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e04e      	b.n	800474e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0304 	and.w	r3, r3, #4
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d037      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0xb2>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b80      	cmp	r3, #128	@ 0x80
 80046c2:	d034      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0xb2>
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	2b40      	cmp	r3, #64	@ 0x40
 80046c8:	d031      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	69db      	ldr	r3, [r3, #28]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b08      	cmp	r3, #8
 80046d6:	d110      	bne.n	80046fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2208      	movs	r2, #8
 80046de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 f838 	bl	8004756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2208      	movs	r2, #8
 80046ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e029      	b.n	800474e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69db      	ldr	r3, [r3, #28]
 8004700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004708:	d111      	bne.n	800472e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004712:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 f81e 	bl	8004756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2220      	movs	r2, #32
 800471e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e00f      	b.n	800474e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	69da      	ldr	r2, [r3, #28]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	4013      	ands	r3, r2
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	429a      	cmp	r2, r3
 800473c:	bf0c      	ite	eq
 800473e:	2301      	moveq	r3, #1
 8004740:	2300      	movne	r3, #0
 8004742:	b2db      	uxtb	r3, r3
 8004744:	461a      	mov	r2, r3
 8004746:	79fb      	ldrb	r3, [r7, #7]
 8004748:	429a      	cmp	r2, r3
 800474a:	d0a0      	beq.n	800468e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004756:	b480      	push	{r7}
 8004758:	b095      	sub	sp, #84	@ 0x54
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004766:	e853 3f00 	ldrex	r3, [r3]
 800476a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800476c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	461a      	mov	r2, r3
 800477a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800477c:	643b      	str	r3, [r7, #64]	@ 0x40
 800477e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004780:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004784:	e841 2300 	strex	r3, r2, [r1]
 8004788:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800478a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1e6      	bne.n	800475e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3308      	adds	r3, #8
 8004796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	e853 3f00 	ldrex	r3, [r3]
 800479e:	61fb      	str	r3, [r7, #28]
   return(result);
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047a6:	f023 0301 	bic.w	r3, r3, #1
 80047aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	3308      	adds	r3, #8
 80047b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047bc:	e841 2300 	strex	r3, r2, [r1]
 80047c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1e3      	bne.n	8004790 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d118      	bne.n	8004802 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	e853 3f00 	ldrex	r3, [r3]
 80047dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f023 0310 	bic.w	r3, r3, #16
 80047e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	461a      	mov	r2, r3
 80047ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ee:	61bb      	str	r3, [r7, #24]
 80047f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	6979      	ldr	r1, [r7, #20]
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	e841 2300 	strex	r3, r2, [r1]
 80047fa:	613b      	str	r3, [r7, #16]
   return(result);
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1e6      	bne.n	80047d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2220      	movs	r2, #32
 8004806:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004816:	bf00      	nop
 8004818:	3754      	adds	r7, #84	@ 0x54
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004822:	b480      	push	{r7}
 8004824:	b085      	sub	sp, #20
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_UARTEx_DisableFifoMode+0x16>
 8004834:	2302      	movs	r3, #2
 8004836:	e027      	b.n	8004888 <HAL_UARTEx_DisableFifoMode+0x66>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2224      	movs	r2, #36	@ 0x24
 8004844:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0201 	bic.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004866:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2220      	movs	r2, #32
 800487a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3714      	adds	r7, #20
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e02d      	b.n	8004908 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2224      	movs	r2, #36	@ 0x24
 80048b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f022 0201 	bic.w	r2, r2, #1
 80048d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f84f 	bl	800498c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2220      	movs	r2, #32
 80048fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004920:	2b01      	cmp	r3, #1
 8004922:	d101      	bne.n	8004928 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004924:	2302      	movs	r3, #2
 8004926:	e02d      	b.n	8004984 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2224      	movs	r2, #36	@ 0x24
 8004934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 0201 	bic.w	r2, r2, #1
 800494e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f811 	bl	800498c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2220      	movs	r2, #32
 8004976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004998:	2b00      	cmp	r3, #0
 800499a:	d108      	bne.n	80049ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80049ac:	e031      	b.n	8004a12 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80049ae:	2308      	movs	r3, #8
 80049b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80049b2:	2308      	movs	r3, #8
 80049b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	0e5b      	lsrs	r3, r3, #25
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	0f5b      	lsrs	r3, r3, #29
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049d6:	7bbb      	ldrb	r3, [r7, #14]
 80049d8:	7b3a      	ldrb	r2, [r7, #12]
 80049da:	4911      	ldr	r1, [pc, #68]	@ (8004a20 <UARTEx_SetNbDataToProcess+0x94>)
 80049dc:	5c8a      	ldrb	r2, [r1, r2]
 80049de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80049e2:	7b3a      	ldrb	r2, [r7, #12]
 80049e4:	490f      	ldr	r1, [pc, #60]	@ (8004a24 <UARTEx_SetNbDataToProcess+0x98>)
 80049e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
 80049f6:	7b7a      	ldrb	r2, [r7, #13]
 80049f8:	4909      	ldr	r1, [pc, #36]	@ (8004a20 <UARTEx_SetNbDataToProcess+0x94>)
 80049fa:	5c8a      	ldrb	r2, [r1, r2]
 80049fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004a00:	7b7a      	ldrb	r2, [r7, #13]
 8004a02:	4908      	ldr	r1, [pc, #32]	@ (8004a24 <UARTEx_SetNbDataToProcess+0x98>)
 8004a04:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a06:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004a12:	bf00      	nop
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	08005a40 	.word	0x08005a40
 8004a24:	08005a48 	.word	0x08005a48

08004a28 <rand>:
 8004a28:	4b16      	ldr	r3, [pc, #88]	@ (8004a84 <rand+0x5c>)
 8004a2a:	b510      	push	{r4, lr}
 8004a2c:	681c      	ldr	r4, [r3, #0]
 8004a2e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004a30:	b9b3      	cbnz	r3, 8004a60 <rand+0x38>
 8004a32:	2018      	movs	r0, #24
 8004a34:	f000 fa20 	bl	8004e78 <malloc>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	6320      	str	r0, [r4, #48]	@ 0x30
 8004a3c:	b920      	cbnz	r0, 8004a48 <rand+0x20>
 8004a3e:	4b12      	ldr	r3, [pc, #72]	@ (8004a88 <rand+0x60>)
 8004a40:	4812      	ldr	r0, [pc, #72]	@ (8004a8c <rand+0x64>)
 8004a42:	2152      	movs	r1, #82	@ 0x52
 8004a44:	f000 f9b0 	bl	8004da8 <__assert_func>
 8004a48:	4911      	ldr	r1, [pc, #68]	@ (8004a90 <rand+0x68>)
 8004a4a:	4b12      	ldr	r3, [pc, #72]	@ (8004a94 <rand+0x6c>)
 8004a4c:	e9c0 1300 	strd	r1, r3, [r0]
 8004a50:	4b11      	ldr	r3, [pc, #68]	@ (8004a98 <rand+0x70>)
 8004a52:	6083      	str	r3, [r0, #8]
 8004a54:	230b      	movs	r3, #11
 8004a56:	8183      	strh	r3, [r0, #12]
 8004a58:	2100      	movs	r1, #0
 8004a5a:	2001      	movs	r0, #1
 8004a5c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004a60:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004a62:	480e      	ldr	r0, [pc, #56]	@ (8004a9c <rand+0x74>)
 8004a64:	690b      	ldr	r3, [r1, #16]
 8004a66:	694c      	ldr	r4, [r1, #20]
 8004a68:	4a0d      	ldr	r2, [pc, #52]	@ (8004aa0 <rand+0x78>)
 8004a6a:	4358      	muls	r0, r3
 8004a6c:	fb02 0004 	mla	r0, r2, r4, r0
 8004a70:	fba3 3202 	umull	r3, r2, r3, r2
 8004a74:	3301      	adds	r3, #1
 8004a76:	eb40 0002 	adc.w	r0, r0, r2
 8004a7a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004a7e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004a82:	bd10      	pop	{r4, pc}
 8004a84:	20000028 	.word	0x20000028
 8004a88:	08005a50 	.word	0x08005a50
 8004a8c:	08005a67 	.word	0x08005a67
 8004a90:	abcd330e 	.word	0xabcd330e
 8004a94:	e66d1234 	.word	0xe66d1234
 8004a98:	0005deec 	.word	0x0005deec
 8004a9c:	5851f42d 	.word	0x5851f42d
 8004aa0:	4c957f2d 	.word	0x4c957f2d

08004aa4 <std>:
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	b510      	push	{r4, lr}
 8004aa8:	4604      	mov	r4, r0
 8004aaa:	e9c0 3300 	strd	r3, r3, [r0]
 8004aae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ab2:	6083      	str	r3, [r0, #8]
 8004ab4:	8181      	strh	r1, [r0, #12]
 8004ab6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ab8:	81c2      	strh	r2, [r0, #14]
 8004aba:	6183      	str	r3, [r0, #24]
 8004abc:	4619      	mov	r1, r3
 8004abe:	2208      	movs	r2, #8
 8004ac0:	305c      	adds	r0, #92	@ 0x5c
 8004ac2:	f000 f8f4 	bl	8004cae <memset>
 8004ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8004afc <std+0x58>)
 8004ac8:	6263      	str	r3, [r4, #36]	@ 0x24
 8004aca:	4b0d      	ldr	r3, [pc, #52]	@ (8004b00 <std+0x5c>)
 8004acc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ace:	4b0d      	ldr	r3, [pc, #52]	@ (8004b04 <std+0x60>)
 8004ad0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b08 <std+0x64>)
 8004ad4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b0c <std+0x68>)
 8004ad8:	6224      	str	r4, [r4, #32]
 8004ada:	429c      	cmp	r4, r3
 8004adc:	d006      	beq.n	8004aec <std+0x48>
 8004ade:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ae2:	4294      	cmp	r4, r2
 8004ae4:	d002      	beq.n	8004aec <std+0x48>
 8004ae6:	33d0      	adds	r3, #208	@ 0xd0
 8004ae8:	429c      	cmp	r4, r3
 8004aea:	d105      	bne.n	8004af8 <std+0x54>
 8004aec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004af4:	f000 b954 	b.w	8004da0 <__retarget_lock_init_recursive>
 8004af8:	bd10      	pop	{r4, pc}
 8004afa:	bf00      	nop
 8004afc:	08004c29 	.word	0x08004c29
 8004b00:	08004c4b 	.word	0x08004c4b
 8004b04:	08004c83 	.word	0x08004c83
 8004b08:	08004ca7 	.word	0x08004ca7
 8004b0c:	200001ac 	.word	0x200001ac

08004b10 <stdio_exit_handler>:
 8004b10:	4a02      	ldr	r2, [pc, #8]	@ (8004b1c <stdio_exit_handler+0xc>)
 8004b12:	4903      	ldr	r1, [pc, #12]	@ (8004b20 <stdio_exit_handler+0x10>)
 8004b14:	4803      	ldr	r0, [pc, #12]	@ (8004b24 <stdio_exit_handler+0x14>)
 8004b16:	f000 b869 	b.w	8004bec <_fwalk_sglue>
 8004b1a:	bf00      	nop
 8004b1c:	2000001c 	.word	0x2000001c
 8004b20:	080050ed 	.word	0x080050ed
 8004b24:	2000002c 	.word	0x2000002c

08004b28 <cleanup_stdio>:
 8004b28:	6841      	ldr	r1, [r0, #4]
 8004b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b5c <cleanup_stdio+0x34>)
 8004b2c:	4299      	cmp	r1, r3
 8004b2e:	b510      	push	{r4, lr}
 8004b30:	4604      	mov	r4, r0
 8004b32:	d001      	beq.n	8004b38 <cleanup_stdio+0x10>
 8004b34:	f000 fada 	bl	80050ec <_fflush_r>
 8004b38:	68a1      	ldr	r1, [r4, #8]
 8004b3a:	4b09      	ldr	r3, [pc, #36]	@ (8004b60 <cleanup_stdio+0x38>)
 8004b3c:	4299      	cmp	r1, r3
 8004b3e:	d002      	beq.n	8004b46 <cleanup_stdio+0x1e>
 8004b40:	4620      	mov	r0, r4
 8004b42:	f000 fad3 	bl	80050ec <_fflush_r>
 8004b46:	68e1      	ldr	r1, [r4, #12]
 8004b48:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <cleanup_stdio+0x3c>)
 8004b4a:	4299      	cmp	r1, r3
 8004b4c:	d004      	beq.n	8004b58 <cleanup_stdio+0x30>
 8004b4e:	4620      	mov	r0, r4
 8004b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b54:	f000 baca 	b.w	80050ec <_fflush_r>
 8004b58:	bd10      	pop	{r4, pc}
 8004b5a:	bf00      	nop
 8004b5c:	200001ac 	.word	0x200001ac
 8004b60:	20000214 	.word	0x20000214
 8004b64:	2000027c 	.word	0x2000027c

08004b68 <global_stdio_init.part.0>:
 8004b68:	b510      	push	{r4, lr}
 8004b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b98 <global_stdio_init.part.0+0x30>)
 8004b6c:	4c0b      	ldr	r4, [pc, #44]	@ (8004b9c <global_stdio_init.part.0+0x34>)
 8004b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ba0 <global_stdio_init.part.0+0x38>)
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	4620      	mov	r0, r4
 8004b74:	2200      	movs	r2, #0
 8004b76:	2104      	movs	r1, #4
 8004b78:	f7ff ff94 	bl	8004aa4 <std>
 8004b7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b80:	2201      	movs	r2, #1
 8004b82:	2109      	movs	r1, #9
 8004b84:	f7ff ff8e 	bl	8004aa4 <std>
 8004b88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b8c:	2202      	movs	r2, #2
 8004b8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b92:	2112      	movs	r1, #18
 8004b94:	f7ff bf86 	b.w	8004aa4 <std>
 8004b98:	200002e4 	.word	0x200002e4
 8004b9c:	200001ac 	.word	0x200001ac
 8004ba0:	08004b11 	.word	0x08004b11

08004ba4 <__sfp_lock_acquire>:
 8004ba4:	4801      	ldr	r0, [pc, #4]	@ (8004bac <__sfp_lock_acquire+0x8>)
 8004ba6:	f000 b8fc 	b.w	8004da2 <__retarget_lock_acquire_recursive>
 8004baa:	bf00      	nop
 8004bac:	200002ed 	.word	0x200002ed

08004bb0 <__sfp_lock_release>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	@ (8004bb8 <__sfp_lock_release+0x8>)
 8004bb2:	f000 b8f7 	b.w	8004da4 <__retarget_lock_release_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	200002ed 	.word	0x200002ed

08004bbc <__sinit>:
 8004bbc:	b510      	push	{r4, lr}
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	f7ff fff0 	bl	8004ba4 <__sfp_lock_acquire>
 8004bc4:	6a23      	ldr	r3, [r4, #32]
 8004bc6:	b11b      	cbz	r3, 8004bd0 <__sinit+0x14>
 8004bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bcc:	f7ff bff0 	b.w	8004bb0 <__sfp_lock_release>
 8004bd0:	4b04      	ldr	r3, [pc, #16]	@ (8004be4 <__sinit+0x28>)
 8004bd2:	6223      	str	r3, [r4, #32]
 8004bd4:	4b04      	ldr	r3, [pc, #16]	@ (8004be8 <__sinit+0x2c>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1f5      	bne.n	8004bc8 <__sinit+0xc>
 8004bdc:	f7ff ffc4 	bl	8004b68 <global_stdio_init.part.0>
 8004be0:	e7f2      	b.n	8004bc8 <__sinit+0xc>
 8004be2:	bf00      	nop
 8004be4:	08004b29 	.word	0x08004b29
 8004be8:	200002e4 	.word	0x200002e4

08004bec <_fwalk_sglue>:
 8004bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bf0:	4607      	mov	r7, r0
 8004bf2:	4688      	mov	r8, r1
 8004bf4:	4614      	mov	r4, r2
 8004bf6:	2600      	movs	r6, #0
 8004bf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bfc:	f1b9 0901 	subs.w	r9, r9, #1
 8004c00:	d505      	bpl.n	8004c0e <_fwalk_sglue+0x22>
 8004c02:	6824      	ldr	r4, [r4, #0]
 8004c04:	2c00      	cmp	r4, #0
 8004c06:	d1f7      	bne.n	8004bf8 <_fwalk_sglue+0xc>
 8004c08:	4630      	mov	r0, r6
 8004c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c0e:	89ab      	ldrh	r3, [r5, #12]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d907      	bls.n	8004c24 <_fwalk_sglue+0x38>
 8004c14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	d003      	beq.n	8004c24 <_fwalk_sglue+0x38>
 8004c1c:	4629      	mov	r1, r5
 8004c1e:	4638      	mov	r0, r7
 8004c20:	47c0      	blx	r8
 8004c22:	4306      	orrs	r6, r0
 8004c24:	3568      	adds	r5, #104	@ 0x68
 8004c26:	e7e9      	b.n	8004bfc <_fwalk_sglue+0x10>

08004c28 <__sread>:
 8004c28:	b510      	push	{r4, lr}
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c30:	f000 f868 	bl	8004d04 <_read_r>
 8004c34:	2800      	cmp	r0, #0
 8004c36:	bfab      	itete	ge
 8004c38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8004c3c:	181b      	addge	r3, r3, r0
 8004c3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c42:	bfac      	ite	ge
 8004c44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c46:	81a3      	strhlt	r3, [r4, #12]
 8004c48:	bd10      	pop	{r4, pc}

08004c4a <__swrite>:
 8004c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c4e:	461f      	mov	r7, r3
 8004c50:	898b      	ldrh	r3, [r1, #12]
 8004c52:	05db      	lsls	r3, r3, #23
 8004c54:	4605      	mov	r5, r0
 8004c56:	460c      	mov	r4, r1
 8004c58:	4616      	mov	r6, r2
 8004c5a:	d505      	bpl.n	8004c68 <__swrite+0x1e>
 8004c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c60:	2302      	movs	r3, #2
 8004c62:	2200      	movs	r2, #0
 8004c64:	f000 f83c 	bl	8004ce0 <_lseek_r>
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c72:	81a3      	strh	r3, [r4, #12]
 8004c74:	4632      	mov	r2, r6
 8004c76:	463b      	mov	r3, r7
 8004c78:	4628      	mov	r0, r5
 8004c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7e:	f000 b853 	b.w	8004d28 <_write_r>

08004c82 <__sseek>:
 8004c82:	b510      	push	{r4, lr}
 8004c84:	460c      	mov	r4, r1
 8004c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c8a:	f000 f829 	bl	8004ce0 <_lseek_r>
 8004c8e:	1c43      	adds	r3, r0, #1
 8004c90:	89a3      	ldrh	r3, [r4, #12]
 8004c92:	bf15      	itete	ne
 8004c94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c9e:	81a3      	strheq	r3, [r4, #12]
 8004ca0:	bf18      	it	ne
 8004ca2:	81a3      	strhne	r3, [r4, #12]
 8004ca4:	bd10      	pop	{r4, pc}

08004ca6 <__sclose>:
 8004ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004caa:	f000 b809 	b.w	8004cc0 <_close_r>

08004cae <memset>:
 8004cae:	4402      	add	r2, r0
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d100      	bne.n	8004cb8 <memset+0xa>
 8004cb6:	4770      	bx	lr
 8004cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8004cbc:	e7f9      	b.n	8004cb2 <memset+0x4>
	...

08004cc0 <_close_r>:
 8004cc0:	b538      	push	{r3, r4, r5, lr}
 8004cc2:	4d06      	ldr	r5, [pc, #24]	@ (8004cdc <_close_r+0x1c>)
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	4604      	mov	r4, r0
 8004cc8:	4608      	mov	r0, r1
 8004cca:	602b      	str	r3, [r5, #0]
 8004ccc:	f7fb ff98 	bl	8000c00 <_close>
 8004cd0:	1c43      	adds	r3, r0, #1
 8004cd2:	d102      	bne.n	8004cda <_close_r+0x1a>
 8004cd4:	682b      	ldr	r3, [r5, #0]
 8004cd6:	b103      	cbz	r3, 8004cda <_close_r+0x1a>
 8004cd8:	6023      	str	r3, [r4, #0]
 8004cda:	bd38      	pop	{r3, r4, r5, pc}
 8004cdc:	200002e8 	.word	0x200002e8

08004ce0 <_lseek_r>:
 8004ce0:	b538      	push	{r3, r4, r5, lr}
 8004ce2:	4d07      	ldr	r5, [pc, #28]	@ (8004d00 <_lseek_r+0x20>)
 8004ce4:	4604      	mov	r4, r0
 8004ce6:	4608      	mov	r0, r1
 8004ce8:	4611      	mov	r1, r2
 8004cea:	2200      	movs	r2, #0
 8004cec:	602a      	str	r2, [r5, #0]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f7fb ffad 	bl	8000c4e <_lseek>
 8004cf4:	1c43      	adds	r3, r0, #1
 8004cf6:	d102      	bne.n	8004cfe <_lseek_r+0x1e>
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	b103      	cbz	r3, 8004cfe <_lseek_r+0x1e>
 8004cfc:	6023      	str	r3, [r4, #0]
 8004cfe:	bd38      	pop	{r3, r4, r5, pc}
 8004d00:	200002e8 	.word	0x200002e8

08004d04 <_read_r>:
 8004d04:	b538      	push	{r3, r4, r5, lr}
 8004d06:	4d07      	ldr	r5, [pc, #28]	@ (8004d24 <_read_r+0x20>)
 8004d08:	4604      	mov	r4, r0
 8004d0a:	4608      	mov	r0, r1
 8004d0c:	4611      	mov	r1, r2
 8004d0e:	2200      	movs	r2, #0
 8004d10:	602a      	str	r2, [r5, #0]
 8004d12:	461a      	mov	r2, r3
 8004d14:	f7fb ff3b 	bl	8000b8e <_read>
 8004d18:	1c43      	adds	r3, r0, #1
 8004d1a:	d102      	bne.n	8004d22 <_read_r+0x1e>
 8004d1c:	682b      	ldr	r3, [r5, #0]
 8004d1e:	b103      	cbz	r3, 8004d22 <_read_r+0x1e>
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	bd38      	pop	{r3, r4, r5, pc}
 8004d24:	200002e8 	.word	0x200002e8

08004d28 <_write_r>:
 8004d28:	b538      	push	{r3, r4, r5, lr}
 8004d2a:	4d07      	ldr	r5, [pc, #28]	@ (8004d48 <_write_r+0x20>)
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	4608      	mov	r0, r1
 8004d30:	4611      	mov	r1, r2
 8004d32:	2200      	movs	r2, #0
 8004d34:	602a      	str	r2, [r5, #0]
 8004d36:	461a      	mov	r2, r3
 8004d38:	f7fb ff46 	bl	8000bc8 <_write>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_write_r+0x1e>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_write_r+0x1e>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	200002e8 	.word	0x200002e8

08004d4c <__errno>:
 8004d4c:	4b01      	ldr	r3, [pc, #4]	@ (8004d54 <__errno+0x8>)
 8004d4e:	6818      	ldr	r0, [r3, #0]
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20000028 	.word	0x20000028

08004d58 <__libc_init_array>:
 8004d58:	b570      	push	{r4, r5, r6, lr}
 8004d5a:	4d0d      	ldr	r5, [pc, #52]	@ (8004d90 <__libc_init_array+0x38>)
 8004d5c:	4c0d      	ldr	r4, [pc, #52]	@ (8004d94 <__libc_init_array+0x3c>)
 8004d5e:	1b64      	subs	r4, r4, r5
 8004d60:	10a4      	asrs	r4, r4, #2
 8004d62:	2600      	movs	r6, #0
 8004d64:	42a6      	cmp	r6, r4
 8004d66:	d109      	bne.n	8004d7c <__libc_init_array+0x24>
 8004d68:	4d0b      	ldr	r5, [pc, #44]	@ (8004d98 <__libc_init_array+0x40>)
 8004d6a:	4c0c      	ldr	r4, [pc, #48]	@ (8004d9c <__libc_init_array+0x44>)
 8004d6c:	f000 fe3a 	bl	80059e4 <_init>
 8004d70:	1b64      	subs	r4, r4, r5
 8004d72:	10a4      	asrs	r4, r4, #2
 8004d74:	2600      	movs	r6, #0
 8004d76:	42a6      	cmp	r6, r4
 8004d78:	d105      	bne.n	8004d86 <__libc_init_array+0x2e>
 8004d7a:	bd70      	pop	{r4, r5, r6, pc}
 8004d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d80:	4798      	blx	r3
 8004d82:	3601      	adds	r6, #1
 8004d84:	e7ee      	b.n	8004d64 <__libc_init_array+0xc>
 8004d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d8a:	4798      	blx	r3
 8004d8c:	3601      	adds	r6, #1
 8004d8e:	e7f2      	b.n	8004d76 <__libc_init_array+0x1e>
 8004d90:	08005b38 	.word	0x08005b38
 8004d94:	08005b38 	.word	0x08005b38
 8004d98:	08005b38 	.word	0x08005b38
 8004d9c:	08005b3c 	.word	0x08005b3c

08004da0 <__retarget_lock_init_recursive>:
 8004da0:	4770      	bx	lr

08004da2 <__retarget_lock_acquire_recursive>:
 8004da2:	4770      	bx	lr

08004da4 <__retarget_lock_release_recursive>:
 8004da4:	4770      	bx	lr
	...

08004da8 <__assert_func>:
 8004da8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004daa:	4614      	mov	r4, r2
 8004dac:	461a      	mov	r2, r3
 8004dae:	4b09      	ldr	r3, [pc, #36]	@ (8004dd4 <__assert_func+0x2c>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4605      	mov	r5, r0
 8004db4:	68d8      	ldr	r0, [r3, #12]
 8004db6:	b954      	cbnz	r4, 8004dce <__assert_func+0x26>
 8004db8:	4b07      	ldr	r3, [pc, #28]	@ (8004dd8 <__assert_func+0x30>)
 8004dba:	461c      	mov	r4, r3
 8004dbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004dc0:	9100      	str	r1, [sp, #0]
 8004dc2:	462b      	mov	r3, r5
 8004dc4:	4905      	ldr	r1, [pc, #20]	@ (8004ddc <__assert_func+0x34>)
 8004dc6:	f000 f9b9 	bl	800513c <fiprintf>
 8004dca:	f000 f9d9 	bl	8005180 <abort>
 8004dce:	4b04      	ldr	r3, [pc, #16]	@ (8004de0 <__assert_func+0x38>)
 8004dd0:	e7f4      	b.n	8004dbc <__assert_func+0x14>
 8004dd2:	bf00      	nop
 8004dd4:	20000028 	.word	0x20000028
 8004dd8:	08005afa 	.word	0x08005afa
 8004ddc:	08005acc 	.word	0x08005acc
 8004de0:	08005abf 	.word	0x08005abf

08004de4 <_free_r>:
 8004de4:	b538      	push	{r3, r4, r5, lr}
 8004de6:	4605      	mov	r5, r0
 8004de8:	2900      	cmp	r1, #0
 8004dea:	d041      	beq.n	8004e70 <_free_r+0x8c>
 8004dec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004df0:	1f0c      	subs	r4, r1, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	bfb8      	it	lt
 8004df6:	18e4      	addlt	r4, r4, r3
 8004df8:	f000 f8e8 	bl	8004fcc <__malloc_lock>
 8004dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8004e74 <_free_r+0x90>)
 8004dfe:	6813      	ldr	r3, [r2, #0]
 8004e00:	b933      	cbnz	r3, 8004e10 <_free_r+0x2c>
 8004e02:	6063      	str	r3, [r4, #4]
 8004e04:	6014      	str	r4, [r2, #0]
 8004e06:	4628      	mov	r0, r5
 8004e08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e0c:	f000 b8e4 	b.w	8004fd8 <__malloc_unlock>
 8004e10:	42a3      	cmp	r3, r4
 8004e12:	d908      	bls.n	8004e26 <_free_r+0x42>
 8004e14:	6820      	ldr	r0, [r4, #0]
 8004e16:	1821      	adds	r1, r4, r0
 8004e18:	428b      	cmp	r3, r1
 8004e1a:	bf01      	itttt	eq
 8004e1c:	6819      	ldreq	r1, [r3, #0]
 8004e1e:	685b      	ldreq	r3, [r3, #4]
 8004e20:	1809      	addeq	r1, r1, r0
 8004e22:	6021      	streq	r1, [r4, #0]
 8004e24:	e7ed      	b.n	8004e02 <_free_r+0x1e>
 8004e26:	461a      	mov	r2, r3
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	b10b      	cbz	r3, 8004e30 <_free_r+0x4c>
 8004e2c:	42a3      	cmp	r3, r4
 8004e2e:	d9fa      	bls.n	8004e26 <_free_r+0x42>
 8004e30:	6811      	ldr	r1, [r2, #0]
 8004e32:	1850      	adds	r0, r2, r1
 8004e34:	42a0      	cmp	r0, r4
 8004e36:	d10b      	bne.n	8004e50 <_free_r+0x6c>
 8004e38:	6820      	ldr	r0, [r4, #0]
 8004e3a:	4401      	add	r1, r0
 8004e3c:	1850      	adds	r0, r2, r1
 8004e3e:	4283      	cmp	r3, r0
 8004e40:	6011      	str	r1, [r2, #0]
 8004e42:	d1e0      	bne.n	8004e06 <_free_r+0x22>
 8004e44:	6818      	ldr	r0, [r3, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	6053      	str	r3, [r2, #4]
 8004e4a:	4408      	add	r0, r1
 8004e4c:	6010      	str	r0, [r2, #0]
 8004e4e:	e7da      	b.n	8004e06 <_free_r+0x22>
 8004e50:	d902      	bls.n	8004e58 <_free_r+0x74>
 8004e52:	230c      	movs	r3, #12
 8004e54:	602b      	str	r3, [r5, #0]
 8004e56:	e7d6      	b.n	8004e06 <_free_r+0x22>
 8004e58:	6820      	ldr	r0, [r4, #0]
 8004e5a:	1821      	adds	r1, r4, r0
 8004e5c:	428b      	cmp	r3, r1
 8004e5e:	bf04      	itt	eq
 8004e60:	6819      	ldreq	r1, [r3, #0]
 8004e62:	685b      	ldreq	r3, [r3, #4]
 8004e64:	6063      	str	r3, [r4, #4]
 8004e66:	bf04      	itt	eq
 8004e68:	1809      	addeq	r1, r1, r0
 8004e6a:	6021      	streq	r1, [r4, #0]
 8004e6c:	6054      	str	r4, [r2, #4]
 8004e6e:	e7ca      	b.n	8004e06 <_free_r+0x22>
 8004e70:	bd38      	pop	{r3, r4, r5, pc}
 8004e72:	bf00      	nop
 8004e74:	200002f4 	.word	0x200002f4

08004e78 <malloc>:
 8004e78:	4b02      	ldr	r3, [pc, #8]	@ (8004e84 <malloc+0xc>)
 8004e7a:	4601      	mov	r1, r0
 8004e7c:	6818      	ldr	r0, [r3, #0]
 8004e7e:	f000 b825 	b.w	8004ecc <_malloc_r>
 8004e82:	bf00      	nop
 8004e84:	20000028 	.word	0x20000028

08004e88 <sbrk_aligned>:
 8004e88:	b570      	push	{r4, r5, r6, lr}
 8004e8a:	4e0f      	ldr	r6, [pc, #60]	@ (8004ec8 <sbrk_aligned+0x40>)
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	6831      	ldr	r1, [r6, #0]
 8004e90:	4605      	mov	r5, r0
 8004e92:	b911      	cbnz	r1, 8004e9a <sbrk_aligned+0x12>
 8004e94:	f000 f964 	bl	8005160 <_sbrk_r>
 8004e98:	6030      	str	r0, [r6, #0]
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	4628      	mov	r0, r5
 8004e9e:	f000 f95f 	bl	8005160 <_sbrk_r>
 8004ea2:	1c43      	adds	r3, r0, #1
 8004ea4:	d103      	bne.n	8004eae <sbrk_aligned+0x26>
 8004ea6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004eaa:	4620      	mov	r0, r4
 8004eac:	bd70      	pop	{r4, r5, r6, pc}
 8004eae:	1cc4      	adds	r4, r0, #3
 8004eb0:	f024 0403 	bic.w	r4, r4, #3
 8004eb4:	42a0      	cmp	r0, r4
 8004eb6:	d0f8      	beq.n	8004eaa <sbrk_aligned+0x22>
 8004eb8:	1a21      	subs	r1, r4, r0
 8004eba:	4628      	mov	r0, r5
 8004ebc:	f000 f950 	bl	8005160 <_sbrk_r>
 8004ec0:	3001      	adds	r0, #1
 8004ec2:	d1f2      	bne.n	8004eaa <sbrk_aligned+0x22>
 8004ec4:	e7ef      	b.n	8004ea6 <sbrk_aligned+0x1e>
 8004ec6:	bf00      	nop
 8004ec8:	200002f0 	.word	0x200002f0

08004ecc <_malloc_r>:
 8004ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ed0:	1ccd      	adds	r5, r1, #3
 8004ed2:	f025 0503 	bic.w	r5, r5, #3
 8004ed6:	3508      	adds	r5, #8
 8004ed8:	2d0c      	cmp	r5, #12
 8004eda:	bf38      	it	cc
 8004edc:	250c      	movcc	r5, #12
 8004ede:	2d00      	cmp	r5, #0
 8004ee0:	4606      	mov	r6, r0
 8004ee2:	db01      	blt.n	8004ee8 <_malloc_r+0x1c>
 8004ee4:	42a9      	cmp	r1, r5
 8004ee6:	d904      	bls.n	8004ef2 <_malloc_r+0x26>
 8004ee8:	230c      	movs	r3, #12
 8004eea:	6033      	str	r3, [r6, #0]
 8004eec:	2000      	movs	r0, #0
 8004eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ef2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fc8 <_malloc_r+0xfc>
 8004ef6:	f000 f869 	bl	8004fcc <__malloc_lock>
 8004efa:	f8d8 3000 	ldr.w	r3, [r8]
 8004efe:	461c      	mov	r4, r3
 8004f00:	bb44      	cbnz	r4, 8004f54 <_malloc_r+0x88>
 8004f02:	4629      	mov	r1, r5
 8004f04:	4630      	mov	r0, r6
 8004f06:	f7ff ffbf 	bl	8004e88 <sbrk_aligned>
 8004f0a:	1c43      	adds	r3, r0, #1
 8004f0c:	4604      	mov	r4, r0
 8004f0e:	d158      	bne.n	8004fc2 <_malloc_r+0xf6>
 8004f10:	f8d8 4000 	ldr.w	r4, [r8]
 8004f14:	4627      	mov	r7, r4
 8004f16:	2f00      	cmp	r7, #0
 8004f18:	d143      	bne.n	8004fa2 <_malloc_r+0xd6>
 8004f1a:	2c00      	cmp	r4, #0
 8004f1c:	d04b      	beq.n	8004fb6 <_malloc_r+0xea>
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	4639      	mov	r1, r7
 8004f22:	4630      	mov	r0, r6
 8004f24:	eb04 0903 	add.w	r9, r4, r3
 8004f28:	f000 f91a 	bl	8005160 <_sbrk_r>
 8004f2c:	4581      	cmp	r9, r0
 8004f2e:	d142      	bne.n	8004fb6 <_malloc_r+0xea>
 8004f30:	6821      	ldr	r1, [r4, #0]
 8004f32:	1a6d      	subs	r5, r5, r1
 8004f34:	4629      	mov	r1, r5
 8004f36:	4630      	mov	r0, r6
 8004f38:	f7ff ffa6 	bl	8004e88 <sbrk_aligned>
 8004f3c:	3001      	adds	r0, #1
 8004f3e:	d03a      	beq.n	8004fb6 <_malloc_r+0xea>
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	442b      	add	r3, r5
 8004f44:	6023      	str	r3, [r4, #0]
 8004f46:	f8d8 3000 	ldr.w	r3, [r8]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	bb62      	cbnz	r2, 8004fa8 <_malloc_r+0xdc>
 8004f4e:	f8c8 7000 	str.w	r7, [r8]
 8004f52:	e00f      	b.n	8004f74 <_malloc_r+0xa8>
 8004f54:	6822      	ldr	r2, [r4, #0]
 8004f56:	1b52      	subs	r2, r2, r5
 8004f58:	d420      	bmi.n	8004f9c <_malloc_r+0xd0>
 8004f5a:	2a0b      	cmp	r2, #11
 8004f5c:	d917      	bls.n	8004f8e <_malloc_r+0xc2>
 8004f5e:	1961      	adds	r1, r4, r5
 8004f60:	42a3      	cmp	r3, r4
 8004f62:	6025      	str	r5, [r4, #0]
 8004f64:	bf18      	it	ne
 8004f66:	6059      	strne	r1, [r3, #4]
 8004f68:	6863      	ldr	r3, [r4, #4]
 8004f6a:	bf08      	it	eq
 8004f6c:	f8c8 1000 	streq.w	r1, [r8]
 8004f70:	5162      	str	r2, [r4, r5]
 8004f72:	604b      	str	r3, [r1, #4]
 8004f74:	4630      	mov	r0, r6
 8004f76:	f000 f82f 	bl	8004fd8 <__malloc_unlock>
 8004f7a:	f104 000b 	add.w	r0, r4, #11
 8004f7e:	1d23      	adds	r3, r4, #4
 8004f80:	f020 0007 	bic.w	r0, r0, #7
 8004f84:	1ac2      	subs	r2, r0, r3
 8004f86:	bf1c      	itt	ne
 8004f88:	1a1b      	subne	r3, r3, r0
 8004f8a:	50a3      	strne	r3, [r4, r2]
 8004f8c:	e7af      	b.n	8004eee <_malloc_r+0x22>
 8004f8e:	6862      	ldr	r2, [r4, #4]
 8004f90:	42a3      	cmp	r3, r4
 8004f92:	bf0c      	ite	eq
 8004f94:	f8c8 2000 	streq.w	r2, [r8]
 8004f98:	605a      	strne	r2, [r3, #4]
 8004f9a:	e7eb      	b.n	8004f74 <_malloc_r+0xa8>
 8004f9c:	4623      	mov	r3, r4
 8004f9e:	6864      	ldr	r4, [r4, #4]
 8004fa0:	e7ae      	b.n	8004f00 <_malloc_r+0x34>
 8004fa2:	463c      	mov	r4, r7
 8004fa4:	687f      	ldr	r7, [r7, #4]
 8004fa6:	e7b6      	b.n	8004f16 <_malloc_r+0x4a>
 8004fa8:	461a      	mov	r2, r3
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	42a3      	cmp	r3, r4
 8004fae:	d1fb      	bne.n	8004fa8 <_malloc_r+0xdc>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	6053      	str	r3, [r2, #4]
 8004fb4:	e7de      	b.n	8004f74 <_malloc_r+0xa8>
 8004fb6:	230c      	movs	r3, #12
 8004fb8:	6033      	str	r3, [r6, #0]
 8004fba:	4630      	mov	r0, r6
 8004fbc:	f000 f80c 	bl	8004fd8 <__malloc_unlock>
 8004fc0:	e794      	b.n	8004eec <_malloc_r+0x20>
 8004fc2:	6005      	str	r5, [r0, #0]
 8004fc4:	e7d6      	b.n	8004f74 <_malloc_r+0xa8>
 8004fc6:	bf00      	nop
 8004fc8:	200002f4 	.word	0x200002f4

08004fcc <__malloc_lock>:
 8004fcc:	4801      	ldr	r0, [pc, #4]	@ (8004fd4 <__malloc_lock+0x8>)
 8004fce:	f7ff bee8 	b.w	8004da2 <__retarget_lock_acquire_recursive>
 8004fd2:	bf00      	nop
 8004fd4:	200002ec 	.word	0x200002ec

08004fd8 <__malloc_unlock>:
 8004fd8:	4801      	ldr	r0, [pc, #4]	@ (8004fe0 <__malloc_unlock+0x8>)
 8004fda:	f7ff bee3 	b.w	8004da4 <__retarget_lock_release_recursive>
 8004fde:	bf00      	nop
 8004fe0:	200002ec 	.word	0x200002ec

08004fe4 <__sflush_r>:
 8004fe4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fec:	0716      	lsls	r6, r2, #28
 8004fee:	4605      	mov	r5, r0
 8004ff0:	460c      	mov	r4, r1
 8004ff2:	d454      	bmi.n	800509e <__sflush_r+0xba>
 8004ff4:	684b      	ldr	r3, [r1, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	dc02      	bgt.n	8005000 <__sflush_r+0x1c>
 8004ffa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	dd48      	ble.n	8005092 <__sflush_r+0xae>
 8005000:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005002:	2e00      	cmp	r6, #0
 8005004:	d045      	beq.n	8005092 <__sflush_r+0xae>
 8005006:	2300      	movs	r3, #0
 8005008:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800500c:	682f      	ldr	r7, [r5, #0]
 800500e:	6a21      	ldr	r1, [r4, #32]
 8005010:	602b      	str	r3, [r5, #0]
 8005012:	d030      	beq.n	8005076 <__sflush_r+0x92>
 8005014:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005016:	89a3      	ldrh	r3, [r4, #12]
 8005018:	0759      	lsls	r1, r3, #29
 800501a:	d505      	bpl.n	8005028 <__sflush_r+0x44>
 800501c:	6863      	ldr	r3, [r4, #4]
 800501e:	1ad2      	subs	r2, r2, r3
 8005020:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005022:	b10b      	cbz	r3, 8005028 <__sflush_r+0x44>
 8005024:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005026:	1ad2      	subs	r2, r2, r3
 8005028:	2300      	movs	r3, #0
 800502a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800502c:	6a21      	ldr	r1, [r4, #32]
 800502e:	4628      	mov	r0, r5
 8005030:	47b0      	blx	r6
 8005032:	1c43      	adds	r3, r0, #1
 8005034:	89a3      	ldrh	r3, [r4, #12]
 8005036:	d106      	bne.n	8005046 <__sflush_r+0x62>
 8005038:	6829      	ldr	r1, [r5, #0]
 800503a:	291d      	cmp	r1, #29
 800503c:	d82b      	bhi.n	8005096 <__sflush_r+0xb2>
 800503e:	4a2a      	ldr	r2, [pc, #168]	@ (80050e8 <__sflush_r+0x104>)
 8005040:	410a      	asrs	r2, r1
 8005042:	07d6      	lsls	r6, r2, #31
 8005044:	d427      	bmi.n	8005096 <__sflush_r+0xb2>
 8005046:	2200      	movs	r2, #0
 8005048:	6062      	str	r2, [r4, #4]
 800504a:	04d9      	lsls	r1, r3, #19
 800504c:	6922      	ldr	r2, [r4, #16]
 800504e:	6022      	str	r2, [r4, #0]
 8005050:	d504      	bpl.n	800505c <__sflush_r+0x78>
 8005052:	1c42      	adds	r2, r0, #1
 8005054:	d101      	bne.n	800505a <__sflush_r+0x76>
 8005056:	682b      	ldr	r3, [r5, #0]
 8005058:	b903      	cbnz	r3, 800505c <__sflush_r+0x78>
 800505a:	6560      	str	r0, [r4, #84]	@ 0x54
 800505c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800505e:	602f      	str	r7, [r5, #0]
 8005060:	b1b9      	cbz	r1, 8005092 <__sflush_r+0xae>
 8005062:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005066:	4299      	cmp	r1, r3
 8005068:	d002      	beq.n	8005070 <__sflush_r+0x8c>
 800506a:	4628      	mov	r0, r5
 800506c:	f7ff feba 	bl	8004de4 <_free_r>
 8005070:	2300      	movs	r3, #0
 8005072:	6363      	str	r3, [r4, #52]	@ 0x34
 8005074:	e00d      	b.n	8005092 <__sflush_r+0xae>
 8005076:	2301      	movs	r3, #1
 8005078:	4628      	mov	r0, r5
 800507a:	47b0      	blx	r6
 800507c:	4602      	mov	r2, r0
 800507e:	1c50      	adds	r0, r2, #1
 8005080:	d1c9      	bne.n	8005016 <__sflush_r+0x32>
 8005082:	682b      	ldr	r3, [r5, #0]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0c6      	beq.n	8005016 <__sflush_r+0x32>
 8005088:	2b1d      	cmp	r3, #29
 800508a:	d001      	beq.n	8005090 <__sflush_r+0xac>
 800508c:	2b16      	cmp	r3, #22
 800508e:	d11e      	bne.n	80050ce <__sflush_r+0xea>
 8005090:	602f      	str	r7, [r5, #0]
 8005092:	2000      	movs	r0, #0
 8005094:	e022      	b.n	80050dc <__sflush_r+0xf8>
 8005096:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800509a:	b21b      	sxth	r3, r3
 800509c:	e01b      	b.n	80050d6 <__sflush_r+0xf2>
 800509e:	690f      	ldr	r7, [r1, #16]
 80050a0:	2f00      	cmp	r7, #0
 80050a2:	d0f6      	beq.n	8005092 <__sflush_r+0xae>
 80050a4:	0793      	lsls	r3, r2, #30
 80050a6:	680e      	ldr	r6, [r1, #0]
 80050a8:	bf08      	it	eq
 80050aa:	694b      	ldreq	r3, [r1, #20]
 80050ac:	600f      	str	r7, [r1, #0]
 80050ae:	bf18      	it	ne
 80050b0:	2300      	movne	r3, #0
 80050b2:	eba6 0807 	sub.w	r8, r6, r7
 80050b6:	608b      	str	r3, [r1, #8]
 80050b8:	f1b8 0f00 	cmp.w	r8, #0
 80050bc:	dde9      	ble.n	8005092 <__sflush_r+0xae>
 80050be:	6a21      	ldr	r1, [r4, #32]
 80050c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80050c2:	4643      	mov	r3, r8
 80050c4:	463a      	mov	r2, r7
 80050c6:	4628      	mov	r0, r5
 80050c8:	47b0      	blx	r6
 80050ca:	2800      	cmp	r0, #0
 80050cc:	dc08      	bgt.n	80050e0 <__sflush_r+0xfc>
 80050ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050d6:	81a3      	strh	r3, [r4, #12]
 80050d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e0:	4407      	add	r7, r0
 80050e2:	eba8 0800 	sub.w	r8, r8, r0
 80050e6:	e7e7      	b.n	80050b8 <__sflush_r+0xd4>
 80050e8:	dfbffffe 	.word	0xdfbffffe

080050ec <_fflush_r>:
 80050ec:	b538      	push	{r3, r4, r5, lr}
 80050ee:	690b      	ldr	r3, [r1, #16]
 80050f0:	4605      	mov	r5, r0
 80050f2:	460c      	mov	r4, r1
 80050f4:	b913      	cbnz	r3, 80050fc <_fflush_r+0x10>
 80050f6:	2500      	movs	r5, #0
 80050f8:	4628      	mov	r0, r5
 80050fa:	bd38      	pop	{r3, r4, r5, pc}
 80050fc:	b118      	cbz	r0, 8005106 <_fflush_r+0x1a>
 80050fe:	6a03      	ldr	r3, [r0, #32]
 8005100:	b90b      	cbnz	r3, 8005106 <_fflush_r+0x1a>
 8005102:	f7ff fd5b 	bl	8004bbc <__sinit>
 8005106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0f3      	beq.n	80050f6 <_fflush_r+0xa>
 800510e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005110:	07d0      	lsls	r0, r2, #31
 8005112:	d404      	bmi.n	800511e <_fflush_r+0x32>
 8005114:	0599      	lsls	r1, r3, #22
 8005116:	d402      	bmi.n	800511e <_fflush_r+0x32>
 8005118:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800511a:	f7ff fe42 	bl	8004da2 <__retarget_lock_acquire_recursive>
 800511e:	4628      	mov	r0, r5
 8005120:	4621      	mov	r1, r4
 8005122:	f7ff ff5f 	bl	8004fe4 <__sflush_r>
 8005126:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005128:	07da      	lsls	r2, r3, #31
 800512a:	4605      	mov	r5, r0
 800512c:	d4e4      	bmi.n	80050f8 <_fflush_r+0xc>
 800512e:	89a3      	ldrh	r3, [r4, #12]
 8005130:	059b      	lsls	r3, r3, #22
 8005132:	d4e1      	bmi.n	80050f8 <_fflush_r+0xc>
 8005134:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005136:	f7ff fe35 	bl	8004da4 <__retarget_lock_release_recursive>
 800513a:	e7dd      	b.n	80050f8 <_fflush_r+0xc>

0800513c <fiprintf>:
 800513c:	b40e      	push	{r1, r2, r3}
 800513e:	b503      	push	{r0, r1, lr}
 8005140:	4601      	mov	r1, r0
 8005142:	ab03      	add	r3, sp, #12
 8005144:	4805      	ldr	r0, [pc, #20]	@ (800515c <fiprintf+0x20>)
 8005146:	f853 2b04 	ldr.w	r2, [r3], #4
 800514a:	6800      	ldr	r0, [r0, #0]
 800514c:	9301      	str	r3, [sp, #4]
 800514e:	f000 f847 	bl	80051e0 <_vfiprintf_r>
 8005152:	b002      	add	sp, #8
 8005154:	f85d eb04 	ldr.w	lr, [sp], #4
 8005158:	b003      	add	sp, #12
 800515a:	4770      	bx	lr
 800515c:	20000028 	.word	0x20000028

08005160 <_sbrk_r>:
 8005160:	b538      	push	{r3, r4, r5, lr}
 8005162:	4d06      	ldr	r5, [pc, #24]	@ (800517c <_sbrk_r+0x1c>)
 8005164:	2300      	movs	r3, #0
 8005166:	4604      	mov	r4, r0
 8005168:	4608      	mov	r0, r1
 800516a:	602b      	str	r3, [r5, #0]
 800516c:	f7fb fd7c 	bl	8000c68 <_sbrk>
 8005170:	1c43      	adds	r3, r0, #1
 8005172:	d102      	bne.n	800517a <_sbrk_r+0x1a>
 8005174:	682b      	ldr	r3, [r5, #0]
 8005176:	b103      	cbz	r3, 800517a <_sbrk_r+0x1a>
 8005178:	6023      	str	r3, [r4, #0]
 800517a:	bd38      	pop	{r3, r4, r5, pc}
 800517c:	200002e8 	.word	0x200002e8

08005180 <abort>:
 8005180:	b508      	push	{r3, lr}
 8005182:	2006      	movs	r0, #6
 8005184:	f000 fb8e 	bl	80058a4 <raise>
 8005188:	2001      	movs	r0, #1
 800518a:	f7fb fcf5 	bl	8000b78 <_exit>

0800518e <__sfputc_r>:
 800518e:	6893      	ldr	r3, [r2, #8]
 8005190:	3b01      	subs	r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	b410      	push	{r4}
 8005196:	6093      	str	r3, [r2, #8]
 8005198:	da08      	bge.n	80051ac <__sfputc_r+0x1e>
 800519a:	6994      	ldr	r4, [r2, #24]
 800519c:	42a3      	cmp	r3, r4
 800519e:	db01      	blt.n	80051a4 <__sfputc_r+0x16>
 80051a0:	290a      	cmp	r1, #10
 80051a2:	d103      	bne.n	80051ac <__sfputc_r+0x1e>
 80051a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051a8:	f000 bac0 	b.w	800572c <__swbuf_r>
 80051ac:	6813      	ldr	r3, [r2, #0]
 80051ae:	1c58      	adds	r0, r3, #1
 80051b0:	6010      	str	r0, [r2, #0]
 80051b2:	7019      	strb	r1, [r3, #0]
 80051b4:	4608      	mov	r0, r1
 80051b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <__sfputs_r>:
 80051bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051be:	4606      	mov	r6, r0
 80051c0:	460f      	mov	r7, r1
 80051c2:	4614      	mov	r4, r2
 80051c4:	18d5      	adds	r5, r2, r3
 80051c6:	42ac      	cmp	r4, r5
 80051c8:	d101      	bne.n	80051ce <__sfputs_r+0x12>
 80051ca:	2000      	movs	r0, #0
 80051cc:	e007      	b.n	80051de <__sfputs_r+0x22>
 80051ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051d2:	463a      	mov	r2, r7
 80051d4:	4630      	mov	r0, r6
 80051d6:	f7ff ffda 	bl	800518e <__sfputc_r>
 80051da:	1c43      	adds	r3, r0, #1
 80051dc:	d1f3      	bne.n	80051c6 <__sfputs_r+0xa>
 80051de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080051e0 <_vfiprintf_r>:
 80051e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051e4:	460d      	mov	r5, r1
 80051e6:	b09d      	sub	sp, #116	@ 0x74
 80051e8:	4614      	mov	r4, r2
 80051ea:	4698      	mov	r8, r3
 80051ec:	4606      	mov	r6, r0
 80051ee:	b118      	cbz	r0, 80051f8 <_vfiprintf_r+0x18>
 80051f0:	6a03      	ldr	r3, [r0, #32]
 80051f2:	b90b      	cbnz	r3, 80051f8 <_vfiprintf_r+0x18>
 80051f4:	f7ff fce2 	bl	8004bbc <__sinit>
 80051f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051fa:	07d9      	lsls	r1, r3, #31
 80051fc:	d405      	bmi.n	800520a <_vfiprintf_r+0x2a>
 80051fe:	89ab      	ldrh	r3, [r5, #12]
 8005200:	059a      	lsls	r2, r3, #22
 8005202:	d402      	bmi.n	800520a <_vfiprintf_r+0x2a>
 8005204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005206:	f7ff fdcc 	bl	8004da2 <__retarget_lock_acquire_recursive>
 800520a:	89ab      	ldrh	r3, [r5, #12]
 800520c:	071b      	lsls	r3, r3, #28
 800520e:	d501      	bpl.n	8005214 <_vfiprintf_r+0x34>
 8005210:	692b      	ldr	r3, [r5, #16]
 8005212:	b99b      	cbnz	r3, 800523c <_vfiprintf_r+0x5c>
 8005214:	4629      	mov	r1, r5
 8005216:	4630      	mov	r0, r6
 8005218:	f000 fac6 	bl	80057a8 <__swsetup_r>
 800521c:	b170      	cbz	r0, 800523c <_vfiprintf_r+0x5c>
 800521e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005220:	07dc      	lsls	r4, r3, #31
 8005222:	d504      	bpl.n	800522e <_vfiprintf_r+0x4e>
 8005224:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005228:	b01d      	add	sp, #116	@ 0x74
 800522a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800522e:	89ab      	ldrh	r3, [r5, #12]
 8005230:	0598      	lsls	r0, r3, #22
 8005232:	d4f7      	bmi.n	8005224 <_vfiprintf_r+0x44>
 8005234:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005236:	f7ff fdb5 	bl	8004da4 <__retarget_lock_release_recursive>
 800523a:	e7f3      	b.n	8005224 <_vfiprintf_r+0x44>
 800523c:	2300      	movs	r3, #0
 800523e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005240:	2320      	movs	r3, #32
 8005242:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005246:	f8cd 800c 	str.w	r8, [sp, #12]
 800524a:	2330      	movs	r3, #48	@ 0x30
 800524c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80053fc <_vfiprintf_r+0x21c>
 8005250:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005254:	f04f 0901 	mov.w	r9, #1
 8005258:	4623      	mov	r3, r4
 800525a:	469a      	mov	sl, r3
 800525c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005260:	b10a      	cbz	r2, 8005266 <_vfiprintf_r+0x86>
 8005262:	2a25      	cmp	r2, #37	@ 0x25
 8005264:	d1f9      	bne.n	800525a <_vfiprintf_r+0x7a>
 8005266:	ebba 0b04 	subs.w	fp, sl, r4
 800526a:	d00b      	beq.n	8005284 <_vfiprintf_r+0xa4>
 800526c:	465b      	mov	r3, fp
 800526e:	4622      	mov	r2, r4
 8005270:	4629      	mov	r1, r5
 8005272:	4630      	mov	r0, r6
 8005274:	f7ff ffa2 	bl	80051bc <__sfputs_r>
 8005278:	3001      	adds	r0, #1
 800527a:	f000 80a7 	beq.w	80053cc <_vfiprintf_r+0x1ec>
 800527e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005280:	445a      	add	r2, fp
 8005282:	9209      	str	r2, [sp, #36]	@ 0x24
 8005284:	f89a 3000 	ldrb.w	r3, [sl]
 8005288:	2b00      	cmp	r3, #0
 800528a:	f000 809f 	beq.w	80053cc <_vfiprintf_r+0x1ec>
 800528e:	2300      	movs	r3, #0
 8005290:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005298:	f10a 0a01 	add.w	sl, sl, #1
 800529c:	9304      	str	r3, [sp, #16]
 800529e:	9307      	str	r3, [sp, #28]
 80052a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80052a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80052a6:	4654      	mov	r4, sl
 80052a8:	2205      	movs	r2, #5
 80052aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052ae:	4853      	ldr	r0, [pc, #332]	@ (80053fc <_vfiprintf_r+0x21c>)
 80052b0:	f7fa ffb6 	bl	8000220 <memchr>
 80052b4:	9a04      	ldr	r2, [sp, #16]
 80052b6:	b9d8      	cbnz	r0, 80052f0 <_vfiprintf_r+0x110>
 80052b8:	06d1      	lsls	r1, r2, #27
 80052ba:	bf44      	itt	mi
 80052bc:	2320      	movmi	r3, #32
 80052be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052c2:	0713      	lsls	r3, r2, #28
 80052c4:	bf44      	itt	mi
 80052c6:	232b      	movmi	r3, #43	@ 0x2b
 80052c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052cc:	f89a 3000 	ldrb.w	r3, [sl]
 80052d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80052d2:	d015      	beq.n	8005300 <_vfiprintf_r+0x120>
 80052d4:	9a07      	ldr	r2, [sp, #28]
 80052d6:	4654      	mov	r4, sl
 80052d8:	2000      	movs	r0, #0
 80052da:	f04f 0c0a 	mov.w	ip, #10
 80052de:	4621      	mov	r1, r4
 80052e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052e4:	3b30      	subs	r3, #48	@ 0x30
 80052e6:	2b09      	cmp	r3, #9
 80052e8:	d94b      	bls.n	8005382 <_vfiprintf_r+0x1a2>
 80052ea:	b1b0      	cbz	r0, 800531a <_vfiprintf_r+0x13a>
 80052ec:	9207      	str	r2, [sp, #28]
 80052ee:	e014      	b.n	800531a <_vfiprintf_r+0x13a>
 80052f0:	eba0 0308 	sub.w	r3, r0, r8
 80052f4:	fa09 f303 	lsl.w	r3, r9, r3
 80052f8:	4313      	orrs	r3, r2
 80052fa:	9304      	str	r3, [sp, #16]
 80052fc:	46a2      	mov	sl, r4
 80052fe:	e7d2      	b.n	80052a6 <_vfiprintf_r+0xc6>
 8005300:	9b03      	ldr	r3, [sp, #12]
 8005302:	1d19      	adds	r1, r3, #4
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	9103      	str	r1, [sp, #12]
 8005308:	2b00      	cmp	r3, #0
 800530a:	bfbb      	ittet	lt
 800530c:	425b      	neglt	r3, r3
 800530e:	f042 0202 	orrlt.w	r2, r2, #2
 8005312:	9307      	strge	r3, [sp, #28]
 8005314:	9307      	strlt	r3, [sp, #28]
 8005316:	bfb8      	it	lt
 8005318:	9204      	strlt	r2, [sp, #16]
 800531a:	7823      	ldrb	r3, [r4, #0]
 800531c:	2b2e      	cmp	r3, #46	@ 0x2e
 800531e:	d10a      	bne.n	8005336 <_vfiprintf_r+0x156>
 8005320:	7863      	ldrb	r3, [r4, #1]
 8005322:	2b2a      	cmp	r3, #42	@ 0x2a
 8005324:	d132      	bne.n	800538c <_vfiprintf_r+0x1ac>
 8005326:	9b03      	ldr	r3, [sp, #12]
 8005328:	1d1a      	adds	r2, r3, #4
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	9203      	str	r2, [sp, #12]
 800532e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005332:	3402      	adds	r4, #2
 8005334:	9305      	str	r3, [sp, #20]
 8005336:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800540c <_vfiprintf_r+0x22c>
 800533a:	7821      	ldrb	r1, [r4, #0]
 800533c:	2203      	movs	r2, #3
 800533e:	4650      	mov	r0, sl
 8005340:	f7fa ff6e 	bl	8000220 <memchr>
 8005344:	b138      	cbz	r0, 8005356 <_vfiprintf_r+0x176>
 8005346:	9b04      	ldr	r3, [sp, #16]
 8005348:	eba0 000a 	sub.w	r0, r0, sl
 800534c:	2240      	movs	r2, #64	@ 0x40
 800534e:	4082      	lsls	r2, r0
 8005350:	4313      	orrs	r3, r2
 8005352:	3401      	adds	r4, #1
 8005354:	9304      	str	r3, [sp, #16]
 8005356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800535a:	4829      	ldr	r0, [pc, #164]	@ (8005400 <_vfiprintf_r+0x220>)
 800535c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005360:	2206      	movs	r2, #6
 8005362:	f7fa ff5d 	bl	8000220 <memchr>
 8005366:	2800      	cmp	r0, #0
 8005368:	d03f      	beq.n	80053ea <_vfiprintf_r+0x20a>
 800536a:	4b26      	ldr	r3, [pc, #152]	@ (8005404 <_vfiprintf_r+0x224>)
 800536c:	bb1b      	cbnz	r3, 80053b6 <_vfiprintf_r+0x1d6>
 800536e:	9b03      	ldr	r3, [sp, #12]
 8005370:	3307      	adds	r3, #7
 8005372:	f023 0307 	bic.w	r3, r3, #7
 8005376:	3308      	adds	r3, #8
 8005378:	9303      	str	r3, [sp, #12]
 800537a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800537c:	443b      	add	r3, r7
 800537e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005380:	e76a      	b.n	8005258 <_vfiprintf_r+0x78>
 8005382:	fb0c 3202 	mla	r2, ip, r2, r3
 8005386:	460c      	mov	r4, r1
 8005388:	2001      	movs	r0, #1
 800538a:	e7a8      	b.n	80052de <_vfiprintf_r+0xfe>
 800538c:	2300      	movs	r3, #0
 800538e:	3401      	adds	r4, #1
 8005390:	9305      	str	r3, [sp, #20]
 8005392:	4619      	mov	r1, r3
 8005394:	f04f 0c0a 	mov.w	ip, #10
 8005398:	4620      	mov	r0, r4
 800539a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800539e:	3a30      	subs	r2, #48	@ 0x30
 80053a0:	2a09      	cmp	r2, #9
 80053a2:	d903      	bls.n	80053ac <_vfiprintf_r+0x1cc>
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0c6      	beq.n	8005336 <_vfiprintf_r+0x156>
 80053a8:	9105      	str	r1, [sp, #20]
 80053aa:	e7c4      	b.n	8005336 <_vfiprintf_r+0x156>
 80053ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80053b0:	4604      	mov	r4, r0
 80053b2:	2301      	movs	r3, #1
 80053b4:	e7f0      	b.n	8005398 <_vfiprintf_r+0x1b8>
 80053b6:	ab03      	add	r3, sp, #12
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	462a      	mov	r2, r5
 80053bc:	4b12      	ldr	r3, [pc, #72]	@ (8005408 <_vfiprintf_r+0x228>)
 80053be:	a904      	add	r1, sp, #16
 80053c0:	4630      	mov	r0, r6
 80053c2:	f3af 8000 	nop.w
 80053c6:	4607      	mov	r7, r0
 80053c8:	1c78      	adds	r0, r7, #1
 80053ca:	d1d6      	bne.n	800537a <_vfiprintf_r+0x19a>
 80053cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053ce:	07d9      	lsls	r1, r3, #31
 80053d0:	d405      	bmi.n	80053de <_vfiprintf_r+0x1fe>
 80053d2:	89ab      	ldrh	r3, [r5, #12]
 80053d4:	059a      	lsls	r2, r3, #22
 80053d6:	d402      	bmi.n	80053de <_vfiprintf_r+0x1fe>
 80053d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053da:	f7ff fce3 	bl	8004da4 <__retarget_lock_release_recursive>
 80053de:	89ab      	ldrh	r3, [r5, #12]
 80053e0:	065b      	lsls	r3, r3, #25
 80053e2:	f53f af1f 	bmi.w	8005224 <_vfiprintf_r+0x44>
 80053e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053e8:	e71e      	b.n	8005228 <_vfiprintf_r+0x48>
 80053ea:	ab03      	add	r3, sp, #12
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	462a      	mov	r2, r5
 80053f0:	4b05      	ldr	r3, [pc, #20]	@ (8005408 <_vfiprintf_r+0x228>)
 80053f2:	a904      	add	r1, sp, #16
 80053f4:	4630      	mov	r0, r6
 80053f6:	f000 f879 	bl	80054ec <_printf_i>
 80053fa:	e7e4      	b.n	80053c6 <_vfiprintf_r+0x1e6>
 80053fc:	08005afb 	.word	0x08005afb
 8005400:	08005b05 	.word	0x08005b05
 8005404:	00000000 	.word	0x00000000
 8005408:	080051bd 	.word	0x080051bd
 800540c:	08005b01 	.word	0x08005b01

08005410 <_printf_common>:
 8005410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005414:	4616      	mov	r6, r2
 8005416:	4698      	mov	r8, r3
 8005418:	688a      	ldr	r2, [r1, #8]
 800541a:	690b      	ldr	r3, [r1, #16]
 800541c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005420:	4293      	cmp	r3, r2
 8005422:	bfb8      	it	lt
 8005424:	4613      	movlt	r3, r2
 8005426:	6033      	str	r3, [r6, #0]
 8005428:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800542c:	4607      	mov	r7, r0
 800542e:	460c      	mov	r4, r1
 8005430:	b10a      	cbz	r2, 8005436 <_printf_common+0x26>
 8005432:	3301      	adds	r3, #1
 8005434:	6033      	str	r3, [r6, #0]
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	0699      	lsls	r1, r3, #26
 800543a:	bf42      	ittt	mi
 800543c:	6833      	ldrmi	r3, [r6, #0]
 800543e:	3302      	addmi	r3, #2
 8005440:	6033      	strmi	r3, [r6, #0]
 8005442:	6825      	ldr	r5, [r4, #0]
 8005444:	f015 0506 	ands.w	r5, r5, #6
 8005448:	d106      	bne.n	8005458 <_printf_common+0x48>
 800544a:	f104 0a19 	add.w	sl, r4, #25
 800544e:	68e3      	ldr	r3, [r4, #12]
 8005450:	6832      	ldr	r2, [r6, #0]
 8005452:	1a9b      	subs	r3, r3, r2
 8005454:	42ab      	cmp	r3, r5
 8005456:	dc26      	bgt.n	80054a6 <_printf_common+0x96>
 8005458:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800545c:	6822      	ldr	r2, [r4, #0]
 800545e:	3b00      	subs	r3, #0
 8005460:	bf18      	it	ne
 8005462:	2301      	movne	r3, #1
 8005464:	0692      	lsls	r2, r2, #26
 8005466:	d42b      	bmi.n	80054c0 <_printf_common+0xb0>
 8005468:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800546c:	4641      	mov	r1, r8
 800546e:	4638      	mov	r0, r7
 8005470:	47c8      	blx	r9
 8005472:	3001      	adds	r0, #1
 8005474:	d01e      	beq.n	80054b4 <_printf_common+0xa4>
 8005476:	6823      	ldr	r3, [r4, #0]
 8005478:	6922      	ldr	r2, [r4, #16]
 800547a:	f003 0306 	and.w	r3, r3, #6
 800547e:	2b04      	cmp	r3, #4
 8005480:	bf02      	ittt	eq
 8005482:	68e5      	ldreq	r5, [r4, #12]
 8005484:	6833      	ldreq	r3, [r6, #0]
 8005486:	1aed      	subeq	r5, r5, r3
 8005488:	68a3      	ldr	r3, [r4, #8]
 800548a:	bf0c      	ite	eq
 800548c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005490:	2500      	movne	r5, #0
 8005492:	4293      	cmp	r3, r2
 8005494:	bfc4      	itt	gt
 8005496:	1a9b      	subgt	r3, r3, r2
 8005498:	18ed      	addgt	r5, r5, r3
 800549a:	2600      	movs	r6, #0
 800549c:	341a      	adds	r4, #26
 800549e:	42b5      	cmp	r5, r6
 80054a0:	d11a      	bne.n	80054d8 <_printf_common+0xc8>
 80054a2:	2000      	movs	r0, #0
 80054a4:	e008      	b.n	80054b8 <_printf_common+0xa8>
 80054a6:	2301      	movs	r3, #1
 80054a8:	4652      	mov	r2, sl
 80054aa:	4641      	mov	r1, r8
 80054ac:	4638      	mov	r0, r7
 80054ae:	47c8      	blx	r9
 80054b0:	3001      	adds	r0, #1
 80054b2:	d103      	bne.n	80054bc <_printf_common+0xac>
 80054b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80054b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054bc:	3501      	adds	r5, #1
 80054be:	e7c6      	b.n	800544e <_printf_common+0x3e>
 80054c0:	18e1      	adds	r1, r4, r3
 80054c2:	1c5a      	adds	r2, r3, #1
 80054c4:	2030      	movs	r0, #48	@ 0x30
 80054c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80054ca:	4422      	add	r2, r4
 80054cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80054d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80054d4:	3302      	adds	r3, #2
 80054d6:	e7c7      	b.n	8005468 <_printf_common+0x58>
 80054d8:	2301      	movs	r3, #1
 80054da:	4622      	mov	r2, r4
 80054dc:	4641      	mov	r1, r8
 80054de:	4638      	mov	r0, r7
 80054e0:	47c8      	blx	r9
 80054e2:	3001      	adds	r0, #1
 80054e4:	d0e6      	beq.n	80054b4 <_printf_common+0xa4>
 80054e6:	3601      	adds	r6, #1
 80054e8:	e7d9      	b.n	800549e <_printf_common+0x8e>
	...

080054ec <_printf_i>:
 80054ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054f0:	7e0f      	ldrb	r7, [r1, #24]
 80054f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054f4:	2f78      	cmp	r7, #120	@ 0x78
 80054f6:	4691      	mov	r9, r2
 80054f8:	4680      	mov	r8, r0
 80054fa:	460c      	mov	r4, r1
 80054fc:	469a      	mov	sl, r3
 80054fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005502:	d807      	bhi.n	8005514 <_printf_i+0x28>
 8005504:	2f62      	cmp	r7, #98	@ 0x62
 8005506:	d80a      	bhi.n	800551e <_printf_i+0x32>
 8005508:	2f00      	cmp	r7, #0
 800550a:	f000 80d2 	beq.w	80056b2 <_printf_i+0x1c6>
 800550e:	2f58      	cmp	r7, #88	@ 0x58
 8005510:	f000 80b9 	beq.w	8005686 <_printf_i+0x19a>
 8005514:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005518:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800551c:	e03a      	b.n	8005594 <_printf_i+0xa8>
 800551e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005522:	2b15      	cmp	r3, #21
 8005524:	d8f6      	bhi.n	8005514 <_printf_i+0x28>
 8005526:	a101      	add	r1, pc, #4	@ (adr r1, 800552c <_printf_i+0x40>)
 8005528:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800552c:	08005585 	.word	0x08005585
 8005530:	08005599 	.word	0x08005599
 8005534:	08005515 	.word	0x08005515
 8005538:	08005515 	.word	0x08005515
 800553c:	08005515 	.word	0x08005515
 8005540:	08005515 	.word	0x08005515
 8005544:	08005599 	.word	0x08005599
 8005548:	08005515 	.word	0x08005515
 800554c:	08005515 	.word	0x08005515
 8005550:	08005515 	.word	0x08005515
 8005554:	08005515 	.word	0x08005515
 8005558:	08005699 	.word	0x08005699
 800555c:	080055c3 	.word	0x080055c3
 8005560:	08005653 	.word	0x08005653
 8005564:	08005515 	.word	0x08005515
 8005568:	08005515 	.word	0x08005515
 800556c:	080056bb 	.word	0x080056bb
 8005570:	08005515 	.word	0x08005515
 8005574:	080055c3 	.word	0x080055c3
 8005578:	08005515 	.word	0x08005515
 800557c:	08005515 	.word	0x08005515
 8005580:	0800565b 	.word	0x0800565b
 8005584:	6833      	ldr	r3, [r6, #0]
 8005586:	1d1a      	adds	r2, r3, #4
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6032      	str	r2, [r6, #0]
 800558c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005590:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005594:	2301      	movs	r3, #1
 8005596:	e09d      	b.n	80056d4 <_printf_i+0x1e8>
 8005598:	6833      	ldr	r3, [r6, #0]
 800559a:	6820      	ldr	r0, [r4, #0]
 800559c:	1d19      	adds	r1, r3, #4
 800559e:	6031      	str	r1, [r6, #0]
 80055a0:	0606      	lsls	r6, r0, #24
 80055a2:	d501      	bpl.n	80055a8 <_printf_i+0xbc>
 80055a4:	681d      	ldr	r5, [r3, #0]
 80055a6:	e003      	b.n	80055b0 <_printf_i+0xc4>
 80055a8:	0645      	lsls	r5, r0, #25
 80055aa:	d5fb      	bpl.n	80055a4 <_printf_i+0xb8>
 80055ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80055b0:	2d00      	cmp	r5, #0
 80055b2:	da03      	bge.n	80055bc <_printf_i+0xd0>
 80055b4:	232d      	movs	r3, #45	@ 0x2d
 80055b6:	426d      	negs	r5, r5
 80055b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055bc:	4859      	ldr	r0, [pc, #356]	@ (8005724 <_printf_i+0x238>)
 80055be:	230a      	movs	r3, #10
 80055c0:	e011      	b.n	80055e6 <_printf_i+0xfa>
 80055c2:	6821      	ldr	r1, [r4, #0]
 80055c4:	6833      	ldr	r3, [r6, #0]
 80055c6:	0608      	lsls	r0, r1, #24
 80055c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80055cc:	d402      	bmi.n	80055d4 <_printf_i+0xe8>
 80055ce:	0649      	lsls	r1, r1, #25
 80055d0:	bf48      	it	mi
 80055d2:	b2ad      	uxthmi	r5, r5
 80055d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80055d6:	4853      	ldr	r0, [pc, #332]	@ (8005724 <_printf_i+0x238>)
 80055d8:	6033      	str	r3, [r6, #0]
 80055da:	bf14      	ite	ne
 80055dc:	230a      	movne	r3, #10
 80055de:	2308      	moveq	r3, #8
 80055e0:	2100      	movs	r1, #0
 80055e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055e6:	6866      	ldr	r6, [r4, #4]
 80055e8:	60a6      	str	r6, [r4, #8]
 80055ea:	2e00      	cmp	r6, #0
 80055ec:	bfa2      	ittt	ge
 80055ee:	6821      	ldrge	r1, [r4, #0]
 80055f0:	f021 0104 	bicge.w	r1, r1, #4
 80055f4:	6021      	strge	r1, [r4, #0]
 80055f6:	b90d      	cbnz	r5, 80055fc <_printf_i+0x110>
 80055f8:	2e00      	cmp	r6, #0
 80055fa:	d04b      	beq.n	8005694 <_printf_i+0x1a8>
 80055fc:	4616      	mov	r6, r2
 80055fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8005602:	fb03 5711 	mls	r7, r3, r1, r5
 8005606:	5dc7      	ldrb	r7, [r0, r7]
 8005608:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800560c:	462f      	mov	r7, r5
 800560e:	42bb      	cmp	r3, r7
 8005610:	460d      	mov	r5, r1
 8005612:	d9f4      	bls.n	80055fe <_printf_i+0x112>
 8005614:	2b08      	cmp	r3, #8
 8005616:	d10b      	bne.n	8005630 <_printf_i+0x144>
 8005618:	6823      	ldr	r3, [r4, #0]
 800561a:	07df      	lsls	r7, r3, #31
 800561c:	d508      	bpl.n	8005630 <_printf_i+0x144>
 800561e:	6923      	ldr	r3, [r4, #16]
 8005620:	6861      	ldr	r1, [r4, #4]
 8005622:	4299      	cmp	r1, r3
 8005624:	bfde      	ittt	le
 8005626:	2330      	movle	r3, #48	@ 0x30
 8005628:	f806 3c01 	strble.w	r3, [r6, #-1]
 800562c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005630:	1b92      	subs	r2, r2, r6
 8005632:	6122      	str	r2, [r4, #16]
 8005634:	f8cd a000 	str.w	sl, [sp]
 8005638:	464b      	mov	r3, r9
 800563a:	aa03      	add	r2, sp, #12
 800563c:	4621      	mov	r1, r4
 800563e:	4640      	mov	r0, r8
 8005640:	f7ff fee6 	bl	8005410 <_printf_common>
 8005644:	3001      	adds	r0, #1
 8005646:	d14a      	bne.n	80056de <_printf_i+0x1f2>
 8005648:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800564c:	b004      	add	sp, #16
 800564e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	f043 0320 	orr.w	r3, r3, #32
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	4833      	ldr	r0, [pc, #204]	@ (8005728 <_printf_i+0x23c>)
 800565c:	2778      	movs	r7, #120	@ 0x78
 800565e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	6831      	ldr	r1, [r6, #0]
 8005666:	061f      	lsls	r7, r3, #24
 8005668:	f851 5b04 	ldr.w	r5, [r1], #4
 800566c:	d402      	bmi.n	8005674 <_printf_i+0x188>
 800566e:	065f      	lsls	r7, r3, #25
 8005670:	bf48      	it	mi
 8005672:	b2ad      	uxthmi	r5, r5
 8005674:	6031      	str	r1, [r6, #0]
 8005676:	07d9      	lsls	r1, r3, #31
 8005678:	bf44      	itt	mi
 800567a:	f043 0320 	orrmi.w	r3, r3, #32
 800567e:	6023      	strmi	r3, [r4, #0]
 8005680:	b11d      	cbz	r5, 800568a <_printf_i+0x19e>
 8005682:	2310      	movs	r3, #16
 8005684:	e7ac      	b.n	80055e0 <_printf_i+0xf4>
 8005686:	4827      	ldr	r0, [pc, #156]	@ (8005724 <_printf_i+0x238>)
 8005688:	e7e9      	b.n	800565e <_printf_i+0x172>
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	f023 0320 	bic.w	r3, r3, #32
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	e7f6      	b.n	8005682 <_printf_i+0x196>
 8005694:	4616      	mov	r6, r2
 8005696:	e7bd      	b.n	8005614 <_printf_i+0x128>
 8005698:	6833      	ldr	r3, [r6, #0]
 800569a:	6825      	ldr	r5, [r4, #0]
 800569c:	6961      	ldr	r1, [r4, #20]
 800569e:	1d18      	adds	r0, r3, #4
 80056a0:	6030      	str	r0, [r6, #0]
 80056a2:	062e      	lsls	r6, r5, #24
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	d501      	bpl.n	80056ac <_printf_i+0x1c0>
 80056a8:	6019      	str	r1, [r3, #0]
 80056aa:	e002      	b.n	80056b2 <_printf_i+0x1c6>
 80056ac:	0668      	lsls	r0, r5, #25
 80056ae:	d5fb      	bpl.n	80056a8 <_printf_i+0x1bc>
 80056b0:	8019      	strh	r1, [r3, #0]
 80056b2:	2300      	movs	r3, #0
 80056b4:	6123      	str	r3, [r4, #16]
 80056b6:	4616      	mov	r6, r2
 80056b8:	e7bc      	b.n	8005634 <_printf_i+0x148>
 80056ba:	6833      	ldr	r3, [r6, #0]
 80056bc:	1d1a      	adds	r2, r3, #4
 80056be:	6032      	str	r2, [r6, #0]
 80056c0:	681e      	ldr	r6, [r3, #0]
 80056c2:	6862      	ldr	r2, [r4, #4]
 80056c4:	2100      	movs	r1, #0
 80056c6:	4630      	mov	r0, r6
 80056c8:	f7fa fdaa 	bl	8000220 <memchr>
 80056cc:	b108      	cbz	r0, 80056d2 <_printf_i+0x1e6>
 80056ce:	1b80      	subs	r0, r0, r6
 80056d0:	6060      	str	r0, [r4, #4]
 80056d2:	6863      	ldr	r3, [r4, #4]
 80056d4:	6123      	str	r3, [r4, #16]
 80056d6:	2300      	movs	r3, #0
 80056d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056dc:	e7aa      	b.n	8005634 <_printf_i+0x148>
 80056de:	6923      	ldr	r3, [r4, #16]
 80056e0:	4632      	mov	r2, r6
 80056e2:	4649      	mov	r1, r9
 80056e4:	4640      	mov	r0, r8
 80056e6:	47d0      	blx	sl
 80056e8:	3001      	adds	r0, #1
 80056ea:	d0ad      	beq.n	8005648 <_printf_i+0x15c>
 80056ec:	6823      	ldr	r3, [r4, #0]
 80056ee:	079b      	lsls	r3, r3, #30
 80056f0:	d413      	bmi.n	800571a <_printf_i+0x22e>
 80056f2:	68e0      	ldr	r0, [r4, #12]
 80056f4:	9b03      	ldr	r3, [sp, #12]
 80056f6:	4298      	cmp	r0, r3
 80056f8:	bfb8      	it	lt
 80056fa:	4618      	movlt	r0, r3
 80056fc:	e7a6      	b.n	800564c <_printf_i+0x160>
 80056fe:	2301      	movs	r3, #1
 8005700:	4632      	mov	r2, r6
 8005702:	4649      	mov	r1, r9
 8005704:	4640      	mov	r0, r8
 8005706:	47d0      	blx	sl
 8005708:	3001      	adds	r0, #1
 800570a:	d09d      	beq.n	8005648 <_printf_i+0x15c>
 800570c:	3501      	adds	r5, #1
 800570e:	68e3      	ldr	r3, [r4, #12]
 8005710:	9903      	ldr	r1, [sp, #12]
 8005712:	1a5b      	subs	r3, r3, r1
 8005714:	42ab      	cmp	r3, r5
 8005716:	dcf2      	bgt.n	80056fe <_printf_i+0x212>
 8005718:	e7eb      	b.n	80056f2 <_printf_i+0x206>
 800571a:	2500      	movs	r5, #0
 800571c:	f104 0619 	add.w	r6, r4, #25
 8005720:	e7f5      	b.n	800570e <_printf_i+0x222>
 8005722:	bf00      	nop
 8005724:	08005b0c 	.word	0x08005b0c
 8005728:	08005b1d 	.word	0x08005b1d

0800572c <__swbuf_r>:
 800572c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800572e:	460e      	mov	r6, r1
 8005730:	4614      	mov	r4, r2
 8005732:	4605      	mov	r5, r0
 8005734:	b118      	cbz	r0, 800573e <__swbuf_r+0x12>
 8005736:	6a03      	ldr	r3, [r0, #32]
 8005738:	b90b      	cbnz	r3, 800573e <__swbuf_r+0x12>
 800573a:	f7ff fa3f 	bl	8004bbc <__sinit>
 800573e:	69a3      	ldr	r3, [r4, #24]
 8005740:	60a3      	str	r3, [r4, #8]
 8005742:	89a3      	ldrh	r3, [r4, #12]
 8005744:	071a      	lsls	r2, r3, #28
 8005746:	d501      	bpl.n	800574c <__swbuf_r+0x20>
 8005748:	6923      	ldr	r3, [r4, #16]
 800574a:	b943      	cbnz	r3, 800575e <__swbuf_r+0x32>
 800574c:	4621      	mov	r1, r4
 800574e:	4628      	mov	r0, r5
 8005750:	f000 f82a 	bl	80057a8 <__swsetup_r>
 8005754:	b118      	cbz	r0, 800575e <__swbuf_r+0x32>
 8005756:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800575a:	4638      	mov	r0, r7
 800575c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	6922      	ldr	r2, [r4, #16]
 8005762:	1a98      	subs	r0, r3, r2
 8005764:	6963      	ldr	r3, [r4, #20]
 8005766:	b2f6      	uxtb	r6, r6
 8005768:	4283      	cmp	r3, r0
 800576a:	4637      	mov	r7, r6
 800576c:	dc05      	bgt.n	800577a <__swbuf_r+0x4e>
 800576e:	4621      	mov	r1, r4
 8005770:	4628      	mov	r0, r5
 8005772:	f7ff fcbb 	bl	80050ec <_fflush_r>
 8005776:	2800      	cmp	r0, #0
 8005778:	d1ed      	bne.n	8005756 <__swbuf_r+0x2a>
 800577a:	68a3      	ldr	r3, [r4, #8]
 800577c:	3b01      	subs	r3, #1
 800577e:	60a3      	str	r3, [r4, #8]
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	1c5a      	adds	r2, r3, #1
 8005784:	6022      	str	r2, [r4, #0]
 8005786:	701e      	strb	r6, [r3, #0]
 8005788:	6962      	ldr	r2, [r4, #20]
 800578a:	1c43      	adds	r3, r0, #1
 800578c:	429a      	cmp	r2, r3
 800578e:	d004      	beq.n	800579a <__swbuf_r+0x6e>
 8005790:	89a3      	ldrh	r3, [r4, #12]
 8005792:	07db      	lsls	r3, r3, #31
 8005794:	d5e1      	bpl.n	800575a <__swbuf_r+0x2e>
 8005796:	2e0a      	cmp	r6, #10
 8005798:	d1df      	bne.n	800575a <__swbuf_r+0x2e>
 800579a:	4621      	mov	r1, r4
 800579c:	4628      	mov	r0, r5
 800579e:	f7ff fca5 	bl	80050ec <_fflush_r>
 80057a2:	2800      	cmp	r0, #0
 80057a4:	d0d9      	beq.n	800575a <__swbuf_r+0x2e>
 80057a6:	e7d6      	b.n	8005756 <__swbuf_r+0x2a>

080057a8 <__swsetup_r>:
 80057a8:	b538      	push	{r3, r4, r5, lr}
 80057aa:	4b29      	ldr	r3, [pc, #164]	@ (8005850 <__swsetup_r+0xa8>)
 80057ac:	4605      	mov	r5, r0
 80057ae:	6818      	ldr	r0, [r3, #0]
 80057b0:	460c      	mov	r4, r1
 80057b2:	b118      	cbz	r0, 80057bc <__swsetup_r+0x14>
 80057b4:	6a03      	ldr	r3, [r0, #32]
 80057b6:	b90b      	cbnz	r3, 80057bc <__swsetup_r+0x14>
 80057b8:	f7ff fa00 	bl	8004bbc <__sinit>
 80057bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057c0:	0719      	lsls	r1, r3, #28
 80057c2:	d422      	bmi.n	800580a <__swsetup_r+0x62>
 80057c4:	06da      	lsls	r2, r3, #27
 80057c6:	d407      	bmi.n	80057d8 <__swsetup_r+0x30>
 80057c8:	2209      	movs	r2, #9
 80057ca:	602a      	str	r2, [r5, #0]
 80057cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057d0:	81a3      	strh	r3, [r4, #12]
 80057d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057d6:	e033      	b.n	8005840 <__swsetup_r+0x98>
 80057d8:	0758      	lsls	r0, r3, #29
 80057da:	d512      	bpl.n	8005802 <__swsetup_r+0x5a>
 80057dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057de:	b141      	cbz	r1, 80057f2 <__swsetup_r+0x4a>
 80057e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057e4:	4299      	cmp	r1, r3
 80057e6:	d002      	beq.n	80057ee <__swsetup_r+0x46>
 80057e8:	4628      	mov	r0, r5
 80057ea:	f7ff fafb 	bl	8004de4 <_free_r>
 80057ee:	2300      	movs	r3, #0
 80057f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80057f2:	89a3      	ldrh	r3, [r4, #12]
 80057f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057f8:	81a3      	strh	r3, [r4, #12]
 80057fa:	2300      	movs	r3, #0
 80057fc:	6063      	str	r3, [r4, #4]
 80057fe:	6923      	ldr	r3, [r4, #16]
 8005800:	6023      	str	r3, [r4, #0]
 8005802:	89a3      	ldrh	r3, [r4, #12]
 8005804:	f043 0308 	orr.w	r3, r3, #8
 8005808:	81a3      	strh	r3, [r4, #12]
 800580a:	6923      	ldr	r3, [r4, #16]
 800580c:	b94b      	cbnz	r3, 8005822 <__swsetup_r+0x7a>
 800580e:	89a3      	ldrh	r3, [r4, #12]
 8005810:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005818:	d003      	beq.n	8005822 <__swsetup_r+0x7a>
 800581a:	4621      	mov	r1, r4
 800581c:	4628      	mov	r0, r5
 800581e:	f000 f883 	bl	8005928 <__smakebuf_r>
 8005822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005826:	f013 0201 	ands.w	r2, r3, #1
 800582a:	d00a      	beq.n	8005842 <__swsetup_r+0x9a>
 800582c:	2200      	movs	r2, #0
 800582e:	60a2      	str	r2, [r4, #8]
 8005830:	6962      	ldr	r2, [r4, #20]
 8005832:	4252      	negs	r2, r2
 8005834:	61a2      	str	r2, [r4, #24]
 8005836:	6922      	ldr	r2, [r4, #16]
 8005838:	b942      	cbnz	r2, 800584c <__swsetup_r+0xa4>
 800583a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800583e:	d1c5      	bne.n	80057cc <__swsetup_r+0x24>
 8005840:	bd38      	pop	{r3, r4, r5, pc}
 8005842:	0799      	lsls	r1, r3, #30
 8005844:	bf58      	it	pl
 8005846:	6962      	ldrpl	r2, [r4, #20]
 8005848:	60a2      	str	r2, [r4, #8]
 800584a:	e7f4      	b.n	8005836 <__swsetup_r+0x8e>
 800584c:	2000      	movs	r0, #0
 800584e:	e7f7      	b.n	8005840 <__swsetup_r+0x98>
 8005850:	20000028 	.word	0x20000028

08005854 <_raise_r>:
 8005854:	291f      	cmp	r1, #31
 8005856:	b538      	push	{r3, r4, r5, lr}
 8005858:	4605      	mov	r5, r0
 800585a:	460c      	mov	r4, r1
 800585c:	d904      	bls.n	8005868 <_raise_r+0x14>
 800585e:	2316      	movs	r3, #22
 8005860:	6003      	str	r3, [r0, #0]
 8005862:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005866:	bd38      	pop	{r3, r4, r5, pc}
 8005868:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800586a:	b112      	cbz	r2, 8005872 <_raise_r+0x1e>
 800586c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005870:	b94b      	cbnz	r3, 8005886 <_raise_r+0x32>
 8005872:	4628      	mov	r0, r5
 8005874:	f000 f830 	bl	80058d8 <_getpid_r>
 8005878:	4622      	mov	r2, r4
 800587a:	4601      	mov	r1, r0
 800587c:	4628      	mov	r0, r5
 800587e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005882:	f000 b817 	b.w	80058b4 <_kill_r>
 8005886:	2b01      	cmp	r3, #1
 8005888:	d00a      	beq.n	80058a0 <_raise_r+0x4c>
 800588a:	1c59      	adds	r1, r3, #1
 800588c:	d103      	bne.n	8005896 <_raise_r+0x42>
 800588e:	2316      	movs	r3, #22
 8005890:	6003      	str	r3, [r0, #0]
 8005892:	2001      	movs	r0, #1
 8005894:	e7e7      	b.n	8005866 <_raise_r+0x12>
 8005896:	2100      	movs	r1, #0
 8005898:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800589c:	4620      	mov	r0, r4
 800589e:	4798      	blx	r3
 80058a0:	2000      	movs	r0, #0
 80058a2:	e7e0      	b.n	8005866 <_raise_r+0x12>

080058a4 <raise>:
 80058a4:	4b02      	ldr	r3, [pc, #8]	@ (80058b0 <raise+0xc>)
 80058a6:	4601      	mov	r1, r0
 80058a8:	6818      	ldr	r0, [r3, #0]
 80058aa:	f7ff bfd3 	b.w	8005854 <_raise_r>
 80058ae:	bf00      	nop
 80058b0:	20000028 	.word	0x20000028

080058b4 <_kill_r>:
 80058b4:	b538      	push	{r3, r4, r5, lr}
 80058b6:	4d07      	ldr	r5, [pc, #28]	@ (80058d4 <_kill_r+0x20>)
 80058b8:	2300      	movs	r3, #0
 80058ba:	4604      	mov	r4, r0
 80058bc:	4608      	mov	r0, r1
 80058be:	4611      	mov	r1, r2
 80058c0:	602b      	str	r3, [r5, #0]
 80058c2:	f7fb f949 	bl	8000b58 <_kill>
 80058c6:	1c43      	adds	r3, r0, #1
 80058c8:	d102      	bne.n	80058d0 <_kill_r+0x1c>
 80058ca:	682b      	ldr	r3, [r5, #0]
 80058cc:	b103      	cbz	r3, 80058d0 <_kill_r+0x1c>
 80058ce:	6023      	str	r3, [r4, #0]
 80058d0:	bd38      	pop	{r3, r4, r5, pc}
 80058d2:	bf00      	nop
 80058d4:	200002e8 	.word	0x200002e8

080058d8 <_getpid_r>:
 80058d8:	f7fb b936 	b.w	8000b48 <_getpid>

080058dc <__swhatbuf_r>:
 80058dc:	b570      	push	{r4, r5, r6, lr}
 80058de:	460c      	mov	r4, r1
 80058e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058e4:	2900      	cmp	r1, #0
 80058e6:	b096      	sub	sp, #88	@ 0x58
 80058e8:	4615      	mov	r5, r2
 80058ea:	461e      	mov	r6, r3
 80058ec:	da0d      	bge.n	800590a <__swhatbuf_r+0x2e>
 80058ee:	89a3      	ldrh	r3, [r4, #12]
 80058f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80058f4:	f04f 0100 	mov.w	r1, #0
 80058f8:	bf14      	ite	ne
 80058fa:	2340      	movne	r3, #64	@ 0x40
 80058fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005900:	2000      	movs	r0, #0
 8005902:	6031      	str	r1, [r6, #0]
 8005904:	602b      	str	r3, [r5, #0]
 8005906:	b016      	add	sp, #88	@ 0x58
 8005908:	bd70      	pop	{r4, r5, r6, pc}
 800590a:	466a      	mov	r2, sp
 800590c:	f000 f848 	bl	80059a0 <_fstat_r>
 8005910:	2800      	cmp	r0, #0
 8005912:	dbec      	blt.n	80058ee <__swhatbuf_r+0x12>
 8005914:	9901      	ldr	r1, [sp, #4]
 8005916:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800591a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800591e:	4259      	negs	r1, r3
 8005920:	4159      	adcs	r1, r3
 8005922:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005926:	e7eb      	b.n	8005900 <__swhatbuf_r+0x24>

08005928 <__smakebuf_r>:
 8005928:	898b      	ldrh	r3, [r1, #12]
 800592a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800592c:	079d      	lsls	r5, r3, #30
 800592e:	4606      	mov	r6, r0
 8005930:	460c      	mov	r4, r1
 8005932:	d507      	bpl.n	8005944 <__smakebuf_r+0x1c>
 8005934:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005938:	6023      	str	r3, [r4, #0]
 800593a:	6123      	str	r3, [r4, #16]
 800593c:	2301      	movs	r3, #1
 800593e:	6163      	str	r3, [r4, #20]
 8005940:	b003      	add	sp, #12
 8005942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005944:	ab01      	add	r3, sp, #4
 8005946:	466a      	mov	r2, sp
 8005948:	f7ff ffc8 	bl	80058dc <__swhatbuf_r>
 800594c:	9f00      	ldr	r7, [sp, #0]
 800594e:	4605      	mov	r5, r0
 8005950:	4639      	mov	r1, r7
 8005952:	4630      	mov	r0, r6
 8005954:	f7ff faba 	bl	8004ecc <_malloc_r>
 8005958:	b948      	cbnz	r0, 800596e <__smakebuf_r+0x46>
 800595a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800595e:	059a      	lsls	r2, r3, #22
 8005960:	d4ee      	bmi.n	8005940 <__smakebuf_r+0x18>
 8005962:	f023 0303 	bic.w	r3, r3, #3
 8005966:	f043 0302 	orr.w	r3, r3, #2
 800596a:	81a3      	strh	r3, [r4, #12]
 800596c:	e7e2      	b.n	8005934 <__smakebuf_r+0xc>
 800596e:	89a3      	ldrh	r3, [r4, #12]
 8005970:	6020      	str	r0, [r4, #0]
 8005972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005976:	81a3      	strh	r3, [r4, #12]
 8005978:	9b01      	ldr	r3, [sp, #4]
 800597a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800597e:	b15b      	cbz	r3, 8005998 <__smakebuf_r+0x70>
 8005980:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005984:	4630      	mov	r0, r6
 8005986:	f000 f81d 	bl	80059c4 <_isatty_r>
 800598a:	b128      	cbz	r0, 8005998 <__smakebuf_r+0x70>
 800598c:	89a3      	ldrh	r3, [r4, #12]
 800598e:	f023 0303 	bic.w	r3, r3, #3
 8005992:	f043 0301 	orr.w	r3, r3, #1
 8005996:	81a3      	strh	r3, [r4, #12]
 8005998:	89a3      	ldrh	r3, [r4, #12]
 800599a:	431d      	orrs	r5, r3
 800599c:	81a5      	strh	r5, [r4, #12]
 800599e:	e7cf      	b.n	8005940 <__smakebuf_r+0x18>

080059a0 <_fstat_r>:
 80059a0:	b538      	push	{r3, r4, r5, lr}
 80059a2:	4d07      	ldr	r5, [pc, #28]	@ (80059c0 <_fstat_r+0x20>)
 80059a4:	2300      	movs	r3, #0
 80059a6:	4604      	mov	r4, r0
 80059a8:	4608      	mov	r0, r1
 80059aa:	4611      	mov	r1, r2
 80059ac:	602b      	str	r3, [r5, #0]
 80059ae:	f7fb f933 	bl	8000c18 <_fstat>
 80059b2:	1c43      	adds	r3, r0, #1
 80059b4:	d102      	bne.n	80059bc <_fstat_r+0x1c>
 80059b6:	682b      	ldr	r3, [r5, #0]
 80059b8:	b103      	cbz	r3, 80059bc <_fstat_r+0x1c>
 80059ba:	6023      	str	r3, [r4, #0]
 80059bc:	bd38      	pop	{r3, r4, r5, pc}
 80059be:	bf00      	nop
 80059c0:	200002e8 	.word	0x200002e8

080059c4 <_isatty_r>:
 80059c4:	b538      	push	{r3, r4, r5, lr}
 80059c6:	4d06      	ldr	r5, [pc, #24]	@ (80059e0 <_isatty_r+0x1c>)
 80059c8:	2300      	movs	r3, #0
 80059ca:	4604      	mov	r4, r0
 80059cc:	4608      	mov	r0, r1
 80059ce:	602b      	str	r3, [r5, #0]
 80059d0:	f7fb f932 	bl	8000c38 <_isatty>
 80059d4:	1c43      	adds	r3, r0, #1
 80059d6:	d102      	bne.n	80059de <_isatty_r+0x1a>
 80059d8:	682b      	ldr	r3, [r5, #0]
 80059da:	b103      	cbz	r3, 80059de <_isatty_r+0x1a>
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	bd38      	pop	{r3, r4, r5, pc}
 80059e0:	200002e8 	.word	0x200002e8

080059e4 <_init>:
 80059e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059e6:	bf00      	nop
 80059e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ea:	bc08      	pop	{r3}
 80059ec:	469e      	mov	lr, r3
 80059ee:	4770      	bx	lr

080059f0 <_fini>:
 80059f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059f2:	bf00      	nop
 80059f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059f6:	bc08      	pop	{r3}
 80059f8:	469e      	mov	lr, r3
 80059fa:	4770      	bx	lr
