Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May  4 18:30:44 2023
| Host         : DESKTOP-6TH33MP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 112 register/latch pins with no clock driven by root clock pin: cam_pclk (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: cam_pclk1 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 526 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.965        0.000                      0                57143        0.050        0.000                      0                57123        7.000        0.000                       0                 22370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 10.000}     20.000          50.000          
  clk_out1_cameras_clk_wiz_0_0  {0.000 20.833}     41.667          24.000          
  clkfbout_cameras_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            7.965        0.000                      0                53923        0.050        0.000                      0                53923        7.000        0.000                       0                 22365  
  clk_out1_cameras_clk_wiz_0_0                                                                                                                                                   40.074        0.000                       0                     2  
  clkfbout_cameras_clk_wiz_0_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_fpga_0        999.101        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.956        0.000                      0                 3200        0.489        0.000                      0                 3200  
**default**        clk_fpga_0                                 19.053        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 4.541ns (38.817%)  route 7.158ns (61.183%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.605    13.842    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X60Y81         LUT5 (Prop_lut5_I3_O)        0.097    13.939 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][1]_i_1__4/O
                         net (fo=1, routed)           0.000    13.939    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[1]
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.149    22.008    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/C
                         clock pessimism              0.168    22.176    
                         clock uncertainty           -0.302    21.874    
    SLICE_X60Y81         FDRE (Setup_fdre_C_D)        0.030    21.904    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]
  -------------------------------------------------------------------
                         required time                         21.904    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.684ns  (logic 4.541ns (38.865%)  route 7.143ns (61.135%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.590    13.827    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X60Y81         LUT5 (Prop_lut5_I3_O)        0.097    13.924 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_1__4/O
                         net (fo=1, routed)           0.000    13.924    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[3]
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.149    22.008    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][3]/C
                         clock pessimism              0.168    22.176    
                         clock uncertainty           -0.302    21.874    
    SLICE_X60Y81         FDRE (Setup_fdre_C_D)        0.032    21.906    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][3]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 4.541ns (38.929%)  route 7.124ns (61.071%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.571    13.808    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X60Y81         LUT5 (Prop_lut5_I3_O)        0.097    13.905 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][4]_i_1__4/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[4]
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.149    22.008    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/C
                         clock pessimism              0.168    22.176    
                         clock uncertainty           -0.302    21.874    
    SLICE_X60Y81         FDRE (Setup_fdre_C_D)        0.032    21.906    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 4.541ns (38.944%)  route 7.119ns (61.056%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.567    13.803    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X60Y81         LUT5 (Prop_lut5_I3_O)        0.097    13.900 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][6]_i_1__4/O
                         net (fo=1, routed)           0.000    13.900    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[6]
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.149    22.008    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]/C
                         clock pessimism              0.168    22.176    
                         clock uncertainty           -0.302    21.874    
    SLICE_X60Y81         FDRE (Setup_fdre_C_D)        0.033    21.907    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.570ns  (logic 4.541ns (39.247%)  route 7.029ns (60.753%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 22.007 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.477    13.713    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X61Y80         LUT5 (Prop_lut5_I3_O)        0.097    13.810 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][2]_i_1__4/O
                         net (fo=1, routed)           0.000    13.810    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[2]
    SLICE_X61Y80         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.148    22.007    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X61Y80         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/C
                         clock pessimism              0.168    22.175    
                         clock uncertainty           -0.302    21.873    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)        0.030    21.903    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]
  -------------------------------------------------------------------
                         required time                         21.903    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 4.541ns (39.269%)  route 7.023ns (60.731%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 22.009 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.470    13.707    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.097    13.804 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][5]_i_1__4/O
                         net (fo=1, routed)           0.000    13.804    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[5]
    SLICE_X57Y84         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.150    22.009    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X57Y84         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/C
                         clock pessimism              0.168    22.177    
                         clock uncertainty           -0.302    21.875    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)        0.030    21.905    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.113ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 4.541ns (39.320%)  route 7.008ns (60.680%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 22.006 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.455    13.692    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.097    13.789 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000    13.789    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[0]
    SLICE_X59Y80         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.147    22.006    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/C
                         clock pessimism              0.168    22.174    
                         clock uncertainty           -0.302    21.872    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)        0.030    21.902    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  8.113    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.422ns  (logic 4.541ns (39.755%)  route 6.881ns (60.245%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 22.009 - 20.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.298     2.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.341     2.581 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480_reg[0]/Q
                         net (fo=3, routed)           0.730     3.311    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_37_reg_480[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.097     3.408 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.408    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.860 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/O[3]
                         net (fo=4, routed)           0.751     4.612    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_5
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.234     4.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.294     5.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.105     5.245 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.411     5.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.247     5.902 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.620     6.522    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.239     6.761 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.404     7.165    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X58Y89         LUT4 (Prop_lut4_I3_O)        0.097     7.262 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.546 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.769 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.436     8.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.221     8.426 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.228     8.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.234     8.888 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.519     9.407    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.111     9.518 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.348     9.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X56Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.433    10.299 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.299    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.419 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.670    11.089    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.249    11.338 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.304    11.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.097    11.739 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.739    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.118 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.118    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.210    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.302 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/CO[3]
                         net (fo=9, routed)           0.837    13.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0_n_1
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.097    13.237 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.329    13.565    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.097    13.662 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_2__0/O
                         net (fo=1, routed)           0.000    13.662    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[7]
    SLICE_X57Y84         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.150    22.009    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X57Y84         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]/C
                         clock pessimism              0.168    22.177    
                         clock uncertainty           -0.302    21.875    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)        0.032    21.907    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_2_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 4.398ns (38.478%)  route 7.032ns (61.522%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 22.148 - 20.000 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.366     2.308    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X104Y22        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.393     2.701 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg_reg[0]/Q
                         net (fo=157, routed)         1.819     4.520    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg
    SLICE_X99Y4          LUT4 (Prop_lut4_I2_O)        0.097     4.617 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422[3]_i_22/O
                         net (fo=1, routed)           0.313     4.930    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cameras_bayer1_0_DebayerG_linebuf_bkb_ram_U/p_1_out[0]
    SLICE_X100Y4         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.314     5.244 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cameras_bayer1_0_DebayerG_linebuf_bkb_ram_U/add_ln68_reg_2422_reg[3]_i_15/O[1]
                         net (fo=3, routed)           0.898     6.142    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/sext_ln68_1_fu_1124_p1[1]
    SLICE_X102Y12        LUT2 (Prop_lut2_I1_O)        0.216     6.358 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422[3]_i_5/O
                         net (fo=1, routed)           0.000     6.358    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422[3]_i_5_n_1
    SLICE_X102Y12        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.839 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422_reg[3]_i_1/O[3]
                         net (fo=7, routed)           0.757     7.596    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/zext_ln1371_fu_1172_p1[3]
    SLICE_X104Y15        LUT6 (Prop_lut6_I1_O)        0.222     7.818 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[6]_i_33/O
                         net (fo=8, routed)           0.620     8.438    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[6]_i_33_n_1
    SLICE_X103Y15        LUT4 (Prop_lut4_I1_O)        0.111     8.549 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_47/O
                         net (fo=2, routed)           0.380     8.929    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_47_n_1
    SLICE_X103Y14        LUT5 (Prop_lut5_I2_O)        0.247     9.176 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_38/O
                         net (fo=1, routed)           0.000     9.176    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_38_n_1
    SLICE_X103Y14        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.571 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442_reg[10]_i_14/CO[3]
                         net (fo=6, routed)           0.887    10.458    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0_n_67
    SLICE_X107Y11        LUT2 (Prop_lut2_I0_O)        0.097    10.555 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/trunc_ln548_2_reg_2442[10]_i_34/O
                         net (fo=1, routed)           0.000    10.555    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/trunc_ln548_2_reg_2442[10]_i_34_n_1
    SLICE_X107Y11        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.922 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/trunc_ln548_2_reg_2442_reg[10]_i_13/CO[1]
                         net (fo=33, routed)          0.675    11.597    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442_reg[10]_0[0]
    SLICE_X108Y14        LUT3 (Prop_lut3_I1_O)        0.249    11.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432[0]_i_15/O
                         net (fo=1, routed)           0.359    12.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/p_cast13_i_i_fu_1314_p1[5]
    SLICE_X109Y14        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    12.579 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.579    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432_reg[0]_i_4_n_1
    SLICE_X109Y15        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.738 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.324    13.062    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432_reg[0]_i_3_n_8
    SLICE_X110Y15        LUT1 (Prop_lut1_I0_O)        0.224    13.286 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437[10]_i_5/O
                         net (fo=1, routed)           0.000    13.286    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437[10]_i_5_n_1
    SLICE_X110Y15        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    13.738 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.738    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/sub_ln548_fu_1368_p2[11]
    SLICE_X110Y15        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.290    22.148    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X110Y15        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[10]/C
                         clock pessimism              0.171    22.319    
                         clock uncertainty           -0.302    22.017    
    SLICE_X110Y15        FDRE (Setup_fdre_C_D)        0.056    22.073    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[10]
  -------------------------------------------------------------------
                         required time                         22.073    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 4.393ns (38.486%)  route 7.022ns (61.514%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 22.148 - 20.000 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.366     2.308    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X104Y22        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.393     2.701 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg_reg[0]/Q
                         net (fo=157, routed)         1.819     4.520    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_2336_pp0_iter1_reg
    SLICE_X99Y4          LUT4 (Prop_lut4_I2_O)        0.097     4.617 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422[3]_i_22/O
                         net (fo=1, routed)           0.313     4.930    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cameras_bayer1_0_DebayerG_linebuf_bkb_ram_U/p_1_out[0]
    SLICE_X100Y4         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.314     5.244 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cameras_bayer1_0_DebayerG_linebuf_bkb_ram_U/add_ln68_reg_2422_reg[3]_i_15/O[1]
                         net (fo=3, routed)           0.898     6.142    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/sext_ln68_1_fu_1124_p1[1]
    SLICE_X102Y12        LUT2 (Prop_lut2_I1_O)        0.216     6.358 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422[3]_i_5/O
                         net (fo=1, routed)           0.000     6.358    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422[3]_i_5_n_1
    SLICE_X102Y12        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.839 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/add_ln68_reg_2422_reg[3]_i_1/O[3]
                         net (fo=7, routed)           0.757     7.596    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/zext_ln1371_fu_1172_p1[3]
    SLICE_X104Y15        LUT6 (Prop_lut6_I1_O)        0.222     7.818 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[6]_i_33/O
                         net (fo=8, routed)           0.620     8.438    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[6]_i_33_n_1
    SLICE_X103Y15        LUT4 (Prop_lut4_I1_O)        0.111     8.549 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_47/O
                         net (fo=2, routed)           0.380     8.929    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_47_n_1
    SLICE_X103Y14        LUT5 (Prop_lut5_I2_O)        0.247     9.176 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_38/O
                         net (fo=1, routed)           0.000     9.176    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442[10]_i_38_n_1
    SLICE_X103Y14        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.571 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442_reg[10]_i_14/CO[3]
                         net (fo=6, routed)           0.887    10.458    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0_n_67
    SLICE_X107Y11        LUT2 (Prop_lut2_I0_O)        0.097    10.555 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/trunc_ln548_2_reg_2442[10]_i_34/O
                         net (fo=1, routed)           0.000    10.555    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/trunc_ln548_2_reg_2442[10]_i_34_n_1
    SLICE_X107Y11        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.922 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/trunc_ln548_2_reg_2442_reg[10]_i_13/CO[1]
                         net (fo=33, routed)          0.675    11.597    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_2_reg_2442_reg[10]_0[0]
    SLICE_X108Y14        LUT3 (Prop_lut3_I1_O)        0.249    11.846 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432[0]_i_15/O
                         net (fo=1, routed)           0.359    12.205    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/p_cast13_i_i_fu_1314_p1[5]
    SLICE_X109Y14        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441    12.646 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.313    12.960    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_2432_reg[0]_i_4_n_5
    SLICE_X110Y14        LUT1 (Prop_lut1_I0_O)        0.234    13.194 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437[6]_i_2/O
                         net (fo=1, routed)           0.000    13.194    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437[6]_i_2_n_1
    SLICE_X110Y14        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.493 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.493    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[6]_i_1_n_1
    SLICE_X110Y15        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.723 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.723    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/sub_ln548_fu_1368_p2[9]
    SLICE_X110Y15        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.290    22.148    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X110Y15        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[8]/C
                         clock pessimism              0.171    22.319    
                         clock uncertainty           -0.302    22.017    
    SLICE_X110Y15        FDRE (Setup_fdre_C_D)        0.056    22.073    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/trunc_ln548_1_reg_2437_reg[8]
  -------------------------------------------------------------------
                         required time                         22.073    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  8.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_s_reg_2107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.771%)  route 0.142ns (50.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.572     0.908    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X55Y28         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_s_reg_2107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_s_reg_2107_reg[2]/Q
                         net (fo=2, routed)           0.142     1.191    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/Q[2]
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.874     1.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.957    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.140    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.560     0.896    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y39         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/Q
                         net (fo=1, routed)           0.112     1.149    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[10]
    SLICE_X46Y38         SRL16E                                       r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.827     1.193    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y38         SRL16E                                       r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.281     0.912    
    SLICE_X46Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.095    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.554     0.890    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.112     1.143    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[41]
    SLICE_X34Y85         SRL16E                                       r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.820     1.186    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X34Y85         SRL16E                                       r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X34Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.314ns (44.712%)  route 0.388ns (55.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786     0.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     0.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.198     2.056    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y9          FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.314     2.370 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=1, routed)           0.388     2.759    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.367     2.309    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.201     2.108    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     2.701    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_regin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.563     0.899    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/IPCORE_CLK
    SLICE_X32Y7          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_regin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_regin_reg[7]/Q
                         net (fo=1, routed)           0.101     1.163    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_1[7]
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.865     1.231    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.950    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.105    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer1_regin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.612     0.948    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/IPCORE_CLK
    SLICE_X90Y6          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer1_regin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDCE (Prop_fdce_C_Q)         0.164     1.112 r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer1_regin_reg[1]/Q
                         net (fo=1, routed)           0.100     1.212    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg_1[1]
    RAMB18_X4Y2          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.916     1.282    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/IPCORE_CLK
    RAMB18_X4Y2          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.998    
    RAMB18_X4Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.153    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.609     0.945    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/IPCORE_CLK
    SLICE_X90Y12         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12         FDCE (Prop_fdce_C_Q)         0.164     1.109 r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[5]/Q
                         net (fo=1, routed)           0.100     1.209    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/DIADI[5]
    RAMB18_X4Y4          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.912     1.278    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB18_X4Y4          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.994    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.149    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.610     0.946    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/IPCORE_CLK
    SLICE_X90Y11         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDCE (Prop_fdce_C_Q)         0.164     1.110 r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[2]/Q
                         net (fo=1, routed)           0.100     1.210    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/DIADI[2]
    RAMB18_X4Y4          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.912     1.278    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB18_X4Y4          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.994    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.149    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.610     0.946    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/IPCORE_CLK
    SLICE_X90Y11         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDCE (Prop_fdce_C_Q)         0.164     1.110 r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer_regin_reg[3]/Q
                         net (fo=1, routed)           0.100     1.210    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/DIADI[3]
    RAMB18_X4Y4          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.912     1.278    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB18_X4Y4          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.994    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.149    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.470%)  route 0.103ns (38.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.591     0.927    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y36         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[44]/Q
                         net (fo=1, routed)           0.103     1.193    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[44]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.894     1.260    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.977    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.132    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y42      design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y12      design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X4Y36     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X5Y36     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_1_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y16     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/cameras_bayer0_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y6      design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X5Y37     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_2_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X4Y37     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y17     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer0_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y5      design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X30Y16     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X26Y14     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cameras_clk_wiz_0_0
  To Clock:  clk_out1_cameras_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cameras_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.667      40.074     BUFGCTRL_X0Y0    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cameras_clk_wiz_0_0
  To Clock:  clkfbout_cameras_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cameras_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      999.101ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.101ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.719ns  (logic 0.313ns (43.561%)  route 0.406ns (56.439%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.406     0.719    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X103Y102       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X103Y102       FDRE (Setup_fdre_C_D)       -0.181   999.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.819    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                999.101    

Slack (MET) :             999.174ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.641ns  (logic 0.313ns (48.823%)  route 0.328ns (51.177%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.328     0.641    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X105Y103       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X105Y103       FDRE (Setup_fdre_C_D)       -0.185   999.815    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.815    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                999.174    

Slack (MET) :             999.177ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.638ns  (logic 0.313ns (49.047%)  route 0.325ns (50.953%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.325     0.638    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X106Y39        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X106Y39        FDRE (Setup_fdre_C_D)       -0.185   999.815    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.815    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                999.177    

Slack (MET) :             999.186ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.786ns  (logic 0.341ns (43.373%)  route 0.445ns (56.627%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.445     0.786    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X104Y104       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)       -0.028   999.972    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.972    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                999.186    

Slack (MET) :             999.210ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.609ns  (logic 0.313ns (51.388%)  route 0.296ns (48.612%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296     0.609    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X107Y38        FDRE (Setup_fdre_C_D)       -0.181   999.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.819    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                999.210    

Slack (MET) :             999.282ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.653ns  (logic 0.341ns (52.260%)  route 0.312ns (47.740%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.312     0.653    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X105Y103       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X105Y103       FDRE (Setup_fdre_C_D)       -0.065   999.935    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.935    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                999.282    

Slack (MET) :             999.302ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.633ns  (logic 0.341ns (53.875%)  route 0.292ns (46.125%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.292     0.633    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X107Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X107Y38        FDRE (Setup_fdre_C_D)       -0.065   999.935    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.935    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                999.302    

Slack (MET) :             999.386ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.547ns  (logic 0.341ns (62.351%)  route 0.206ns (37.649%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.206     0.547    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X106Y101       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X106Y101       FDRE (Setup_fdre_C_D)       -0.067   999.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                999.386    

Slack (MET) :             999.390ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.544ns  (logic 0.341ns (62.736%)  route 0.203ns (37.264%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.203     0.544    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X106Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X106Y38        FDRE (Setup_fdre_C_D)       -0.067   999.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                999.390    

Slack (MET) :             999.397ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.538ns  (logic 0.341ns (63.354%)  route 0.197ns (36.646%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.197     0.538    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X106Y38        FDRE (Setup_fdre_C_D)       -0.065   999.935    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.935    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                999.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.956ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.393ns (3.845%)  route 9.828ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 22.041 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.828    12.574    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/reset_out
    SLICE_X68Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.183    22.041    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/IPCORE_CLK
    SLICE_X68Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][0]/C
                         clock pessimism              0.084    22.125    
                         clock uncertainty           -0.302    21.823    
    SLICE_X68Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.530    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][0]
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  8.956    

Slack (MET) :             8.956ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.393ns (3.845%)  route 9.828ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 22.041 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.828    12.574    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/reset_out
    SLICE_X68Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.183    22.041    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/IPCORE_CLK
    SLICE_X68Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][1]/C
                         clock pessimism              0.084    22.125    
                         clock uncertainty           -0.302    21.823    
    SLICE_X68Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.530    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][1]
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  8.956    

Slack (MET) :             8.956ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.393ns (3.845%)  route 9.828ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 22.041 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.828    12.574    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/reset_out
    SLICE_X68Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.183    22.041    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/IPCORE_CLK
    SLICE_X68Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][2]/C
                         clock pessimism              0.084    22.125    
                         clock uncertainty           -0.302    21.823    
    SLICE_X68Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.530    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X/Delay1_out1_reg[0][2]
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  8.956    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 0.393ns (3.889%)  route 9.711ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.711    12.457    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X67Y0          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.182    22.040    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X67Y0          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][0]/C
                         clock pessimism              0.084    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X67Y0          FDCE (Recov_fdce_C_CLR)     -0.293    21.529    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][0]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 0.393ns (3.889%)  route 9.711ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.711    12.457    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X67Y0          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.182    22.040    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X67Y0          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][1]/C
                         clock pessimism              0.084    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X67Y0          FDCE (Recov_fdce_C_CLR)     -0.293    21.529    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][1]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 0.393ns (3.889%)  route 9.711ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.711    12.457    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X67Y0          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.182    22.040    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X67Y0          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][2]/C
                         clock pessimism              0.084    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X67Y0          FDCE (Recov_fdce_C_CLR)     -0.293    21.529    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay1_out1_reg[2][2]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.393ns (3.927%)  route 9.615ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.615    12.361    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/reset_out
    SLICE_X65Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.182    22.040    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/IPCORE_CLK
    SLICE_X65Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[25]/C
                         clock pessimism              0.084    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.529    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[25]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.393ns (3.927%)  route 9.615ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.615    12.361    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/reset_out
    SLICE_X65Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.182    22.040    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/IPCORE_CLK
    SLICE_X65Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[26]/C
                         clock pessimism              0.084    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.529    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[26]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.393ns (3.927%)  route 9.615ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.615    12.361    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/reset_out
    SLICE_X65Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.182    22.040    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/IPCORE_CLK
    SLICE_X65Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[27]/C
                         clock pessimism              0.084    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.529    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[27]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.393ns (3.927%)  route 9.615ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.411     2.353    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.393     2.746 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        9.615    12.361    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/reset_out
    SLICE_X65Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       1.182    22.040    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/IPCORE_CLK
    SLICE_X65Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[31]/C
                         clock pessimism              0.084    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.529    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay3_out1_last_value_reg[31]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  9.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.361%)  route 0.275ns (62.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.638     0.974    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.164     1.138 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        0.275     1.413    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X36Y102        FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.911     1.277    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y102        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]/C
                         clock pessimism             -0.286     0.991    
    SLICE_X36Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.924    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.871%)  route 0.269ns (59.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.638     0.974    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y103        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.141     1.115 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.097     1.212    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.257 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.172     1.429    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_in
    SLICE_X38Y103        FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                         clock pessimism             -0.286     0.990    
    SLICE_X38Y103        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.871%)  route 0.269ns (59.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.638     0.974    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y103        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.141     1.115 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.097     1.212    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.257 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.172     1.429    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_in
    SLICE_X38Y103        FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg/C
                         clock pessimism             -0.286     0.990    
    SLICE_X38Y103        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.328%)  route 0.343ns (67.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.638     0.974    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X38Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.164     1.138 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3144, routed)        0.343     1.481    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X36Y100        FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.911     1.277    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y100        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                         clock pessimism             -0.286     0.991    
    SLICE_X36Y100        FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.716%)  route 0.633ns (77.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.635     0.971    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X51Y101        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=84, routed)          0.398     1.510    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=34, routed)          0.235     1.790    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset
    SLICE_X36Y101        FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.911     1.277    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X36Y101        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X36Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.927%)  route 0.703ns (79.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.635     0.971    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X51Y101        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=84, routed)          0.398     1.510    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=34, routed)          0.305     1.860    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset
    SLICE_X36Y103        FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X36Y103        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[2]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X36Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.170    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.927%)  route 0.703ns (79.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.635     0.971    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X51Y101        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=84, routed)          0.398     1.510    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=34, routed)          0.305     1.860    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset
    SLICE_X36Y103        FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X36Y103        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg/C
                         clock pessimism             -0.039     1.237    
    SLICE_X36Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.170    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.927%)  route 0.703ns (79.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.635     0.971    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X51Y101        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=84, routed)          0.398     1.510    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=34, routed)          0.305     1.860    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset
    SLICE_X36Y103        FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X36Y103        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X36Y103        FDPE (Remov_fdpe_C_PRE)     -0.071     1.166    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.927%)  route 0.703ns (79.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.635     0.971    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X51Y101        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=84, routed)          0.398     1.510    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=34, routed)          0.305     1.860    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset
    SLICE_X37Y103        FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y103        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
                         clock pessimism             -0.039     1.237    
    SLICE_X37Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/waddr_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.489%)  route 0.768ns (80.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.635     0.971    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X51Y101        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=84, routed)          0.398     1.510    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=34, routed)          0.371     1.925    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset
    SLICE_X36Y104        FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/waddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22369, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X36Y104        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/waddr_reg[10]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X36Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.170    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.755    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       19.053ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.053ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.777ns  (logic 0.361ns (46.484%)  route 0.416ns (53.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X108Y38        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.416     0.777    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X111Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X111Y38        FDRE (Setup_fdre_C_D)       -0.170    19.830    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 19.053    

Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.794ns  (logic 0.313ns (39.436%)  route 0.481ns (60.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.481     0.794    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X102Y105       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X102Y105       FDRE (Setup_fdre_C_D)       -0.143    19.857    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.106ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.711ns  (logic 0.313ns (44.032%)  route 0.398ns (55.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.398     0.711    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X103Y105       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)       -0.183    19.817    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.817    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                 19.106    

Slack (MET) :             19.136ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.697ns  (logic 0.361ns (51.829%)  route 0.336ns (48.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y38        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.336     0.697    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y38        FDRE (Setup_fdre_C_D)       -0.167    19.833    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 19.136    

Slack (MET) :             19.278ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.694ns  (logic 0.393ns (56.663%)  route 0.301ns (43.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y39                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X108Y39        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.301     0.694    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X108Y40        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y40        FDRE (Setup_fdre_C_D)       -0.028    19.972    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 19.278    

Slack (MET) :             19.323ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.610ns  (logic 0.393ns (64.456%)  route 0.217ns (35.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X108Y38        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.217     0.610    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y38        FDRE (Setup_fdre_C_D)       -0.067    19.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                 19.323    

Slack (MET) :             19.328ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.605ns  (logic 0.393ns (64.999%)  route 0.212ns (35.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y38        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.212     0.605    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X111Y38        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X111Y38        FDRE (Setup_fdre_C_D)       -0.067    19.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 19.328    

Slack (MET) :             19.330ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.642ns  (logic 0.341ns (53.150%)  route 0.301ns (46.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.301     0.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X104Y105       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)       -0.028    19.972    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 19.330    

Slack (MET) :             19.331ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.642ns  (logic 0.341ns (53.150%)  route 0.301ns (46.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.301     0.642    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X102Y104       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X102Y104       FDRE (Setup_fdre_C_D)       -0.027    19.973    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 19.331    

Slack (MET) :             19.417ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.555ns  (logic 0.341ns (61.464%)  route 0.214ns (38.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.214     0.555    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X102Y104       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X102Y104       FDRE (Setup_fdre_C_D)       -0.028    19.972    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 19.417    





