Version:9.1.0.18
ACTGENU_CALL:1
BATCH:T
FAM:ProASIC3
OUTFORMAT:Verilog
LPMTYPE:LPM_ADD_SUB
LPM_HINT:FINC
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:G:/hust_study/N613/BeiJing/files/Program_Debug for 2D byMD20130414begin/nmr2_controllerBoard_Debug_20130426begin/FPGA/nmr2A3P1000PQ208modify_20130521/smartgen\inc_20bit
GEN_BEHV_MODULE:T
SMARTGEN_DIE:IS8X8M2
SMARTGEN_PACKAGE:pq208
AGENIII_IS_SUBPROJECT_LIBERO:T
CO_POLARITY:2
WIDTH:20
DEBUG:0
