{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681341196519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681341196520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 19:13:16 2023 " "Processing started: Wed Apr 12 19:13:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681341196520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681341196520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681341196520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681341197066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681341197066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-logic " "Found design unit 1: VGA_Controller-logic" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681341205787 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681341205787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681341205787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller " "Elaborating entity \"VGA_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681341205834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hActive VGA_Controller.vhd(22) " "Verilog HDL or VHDL warning at VGA_Controller.vhd(22): object \"hActive\" assigned a value but never read" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681341205836 "|VGA_Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vActive VGA_Controller.vhd(22) " "Verilog HDL or VHDL warning at VGA_Controller.vhd(22): object \"vActive\" assigned a value but never read" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681341205836 "|VGA_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dena VGA_Controller.vhd(22) " "VHDL Signal Declaration warning at VGA_Controller.vhd(22): used implicit default value for signal \"dena\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681341205836 "|VGA_Controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nblank VCC " "Pin \"nblank\" is stuck at VCC" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|nblank"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681341206306 "|VGA_Controller|nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681341206306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681341206380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681341206756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681341206756 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "redSwitch " "No output dependent on input pin \"redSwitch\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681341206803 "|VGA_Controller|redSwitch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "greenSwitch " "No output dependent on input pin \"greenSwitch\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681341206803 "|VGA_Controller|greenSwitch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "blueSwitch " "No output dependent on input pin \"blueSwitch\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Karam/OneDrive - Florida State University/Desktop/2022-2023/Spring/Lab/VGA_VHDL_Project/VGA_Controller.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681341206803 "|VGA_Controller|blueSwitch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681341206803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681341206804 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681341206804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681341206804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681341206804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681341206831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 19:13:26 2023 " "Processing ended: Wed Apr 12 19:13:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681341206831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681341206831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681341206831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681341206831 ""}
