INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module fulladder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_3_1/fulladder_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow_tb
