INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing/single_port_blockram_testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_blockram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_blockram_testbench
