#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x7d0790 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7d67e0 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
P_0x747560 .param/l "STATE_LOAD_HIGH" 1 3 48, C4<1000>;
P_0x7475a0 .param/l "STATE_LOAD_LOW" 1 3 50, C4<0010>;
P_0x7475e0 .param/l "STATE_RESET" 1 3 47, C4<0000>;
P_0x747620 .param/l "STATE_WAIT_HIGH" 1 3 49, C4<0100>;
P_0x747660 .param/l "STATE_WAIT_LOW" 1 3 51, C4<0001>;
L_0x80f540 .functor OR 1, v0x808fb0_0, v0x809c90_0, C4<0>, C4<0>;
v0x8099f0_0 .net "clk", 0 0, v0x808c90_0;  1 drivers
v0x809a90_0 .var "dut_done", 0 0;
v0x809b50_0 .net "dut_load", 0 0, L_0x80f350;  1 drivers
v0x809bf0_0 .net "dut_note", 0 0, L_0x80f460;  1 drivers
v0x809c90_0 .var "dut_rst", 0 0;
v0x809d80_0 .net "dut_state", 3 0, L_0x80a140;  1 drivers
v0x809e20_0 .net "reset", 0 0, v0x808fb0_0;  1 drivers
v0x809ec0_0 .var/str "state_str";
S_0x77fdf0 .scope task, "check" "check" 3 53, 3 53 0, S_0x7d67e0;
 .timescale 0 0;
v0x745430_0 .var "done", 0 0;
v0x778560_0 .var "load", 0 0;
v0x774a90_0 .var "note", 0 0;
v0x7728d0_0 .var "rst", 0 0;
v0x77a820_0 .var "state", 3 0;
TD_Top.check ;
    %load/vec4 v0x808e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7728d0_0;
    %store/vec4 v0x809c90_0, 0, 1;
    %load/vec4 v0x745430_0;
    %store/vec4 v0x809a90_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x808ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x809d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/str "?        ";
    %store/str v0x809ec0_0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/str "RESET    ";
    %store/str v0x809ec0_0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/str "LOAD_HIGH";
    %store/str v0x809ec0_0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/str "WAIT_HIGH";
    %store/str v0x809ec0_0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/str "LOAD_LOW ";
    %store/str v0x809ec0_0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/str "WAIT_LOW ";
    %store/str v0x809ec0_0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %vpi_call/w 3 79 "$display", "%3d: %b %b > %b (%s) %b %b", v0x808d50_0, v0x809c90_0, v0x809a90_0, v0x809d80_0, v0x809ec0_0, v0x809bf0_0, v0x809b50_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x77a820_0;
    %load/vec4 v0x77a820_0;
    %load/vec4 v0x809d80_0;
    %xor;
    %load/vec4 v0x77a820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.11, 6;
    %load/vec4 v0x808ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %vpi_call/w 3 88 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x808d50_0, "dut_state", "state", v0x809d80_0, v0x77a820_0 {0 0 0};
    %jmp T_0.14;
T_0.13 ;
    %vpi_call/w 3 91 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x808e30_0, 0, 1;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x808ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %vpi_call/w 3 96 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.15 ;
T_0.12 ;
    %load/vec4 v0x774a90_0;
    %load/vec4 v0x774a90_0;
    %load/vec4 v0x809bf0_0;
    %xor;
    %load/vec4 v0x774a90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.17, 6;
    %load/vec4 v0x808ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %vpi_call/w 3 89 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x808d50_0, "dut_note", "note", v0x809bf0_0, v0x774a90_0 {0 0 0};
    %jmp T_0.20;
T_0.19 ;
    %vpi_call/w 3 92 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x808e30_0, 0, 1;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x808ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %vpi_call/w 3 97 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.21 ;
T_0.18 ;
    %load/vec4 v0x778560_0;
    %load/vec4 v0x778560_0;
    %load/vec4 v0x809b50_0;
    %xor;
    %load/vec4 v0x778560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.23, 6;
    %load/vec4 v0x808ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.25, 4;
    %vpi_call/w 3 90 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x808d50_0, "dut_load", "load", v0x809b50_0, v0x778560_0 {0 0 0};
    %jmp T_0.26;
T_0.25 ;
    %vpi_call/w 3 93 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x808e30_0, 0, 1;
    %jmp T_0.24;
T_0.23 ;
    %load/vec4 v0x808ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.27, 4;
    %vpi_call/w 3 98 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.27 ;
T_0.24 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x7fb8d0 .scope module, "ctrl" "NotePlayerCtrl_GL" 3 29, 4 12 0, S_0x7d67e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "count_done";
    .port_info 3 /OUTPUT 4 "state";
    .port_info 4 /OUTPUT 1 "note";
    .port_info 5 /OUTPUT 1 "count_load";
P_0x7fbad0 .param/l "STATE_LOAD_HIGH" 1 4 26, C4<1000>;
P_0x7fbb10 .param/l "STATE_LOAD_LOW" 1 4 28, C4<0010>;
P_0x7fbb50 .param/l "STATE_RESET" 1 4 25, C4<0000>;
P_0x7fbb90 .param/l "STATE_WAIT_HIGH" 1 4 27, C4<0100>;
P_0x7fbbd0 .param/l "STATE_WAIT_LOW" 1 4 29, C4<0001>;
L_0x809f60 .functor BUFZ 1, L_0x80c1b0, C4<0>, C4<0>, C4<0>;
L_0x80a000 .functor BUFZ 1, L_0x80d1e0, C4<0>, C4<0>, C4<0>;
L_0x80a0a0 .functor BUFZ 1, L_0x80e150, C4<0>, C4<0>, C4<0>;
L_0x80a350 .functor BUFZ 1, L_0x80f1b0, C4<0>, C4<0>, C4<0>;
L_0x80a440 .functor OR 1, L_0x80c1b0, L_0x80e150, C4<0>, C4<0>;
L_0x80a4b0 .functor OR 1, L_0x80a440, L_0x80d1e0, C4<0>, C4<0>;
L_0x80a5b0 .functor OR 1, L_0x80a4b0, L_0x80f1b0, C4<0>, C4<0>;
L_0x80a670 .functor NOT 1, L_0x80a5b0, C4<0>, C4<0>, C4<0>;
L_0x80a780 .functor AND 1, L_0x80f1b0, v0x809a90_0, C4<1>, C4<1>;
L_0x80a840 .functor OR 1, L_0x80a670, L_0x80a780, C4<0>, C4<0>;
L_0x80a9b0 .functor NOT 1, v0x809a90_0, C4<0>, C4<0>, C4<0>;
L_0x80aa20 .functor AND 1, L_0x80a9b0, L_0x80d1e0, C4<1>, C4<1>;
L_0x80ab00 .functor OR 1, L_0x80c1b0, L_0x80aa20, C4<0>, C4<0>;
L_0x80abc0 .functor AND 1, L_0x80d1e0, v0x809a90_0, C4<1>, C4<1>;
L_0x80aa90 .functor NOT 1, v0x809a90_0, C4<0>, C4<0>, C4<0>;
L_0x80ade0 .functor AND 1, L_0x80f1b0, L_0x80aa90, C4<1>, C4<1>;
L_0x80aff0 .functor OR 1, L_0x80e150, L_0x80ade0, C4<0>, C4<0>;
L_0x80f350 .functor OR 1, L_0x80c1b0, L_0x80e150, C4<0>, C4<0>;
L_0x80f460 .functor OR 1, L_0x80d1e0, L_0x80c1b0, C4<0>, C4<0>;
v0x806ac0_0 .net "LH_next", 0 0, L_0x80a840;  1 drivers
v0x806bd0_0 .net "LL_next", 0 0, L_0x80abc0;  1 drivers
v0x806ce0_0 .net "WH_next", 0 0, L_0x80ab00;  1 drivers
v0x806dd0_0 .net "WL_next", 0 0, L_0x80aff0;  1 drivers
v0x806ec0_0 .net *"_ivl_11", 0 0, L_0x80a0a0;  1 drivers
v0x806fb0_0 .net *"_ivl_16", 0 0, L_0x80a350;  1 drivers
v0x807090_0 .net *"_ivl_17", 0 0, L_0x80a440;  1 drivers
v0x807170_0 .net *"_ivl_19", 0 0, L_0x80a4b0;  1 drivers
v0x807250_0 .net *"_ivl_21", 0 0, L_0x80a5b0;  1 drivers
v0x807330_0 .net *"_ivl_25", 0 0, L_0x80a780;  1 drivers
v0x807410_0 .net *"_ivl_29", 0 0, L_0x80a9b0;  1 drivers
v0x8074f0_0 .net *"_ivl_3", 0 0, L_0x809f60;  1 drivers
v0x8075d0_0 .net *"_ivl_31", 0 0, L_0x80aa20;  1 drivers
v0x8076b0_0 .net *"_ivl_37", 0 0, L_0x80aa90;  1 drivers
v0x807790_0 .net *"_ivl_39", 0 0, L_0x80ade0;  1 drivers
v0x807870_0 .net *"_ivl_7", 0 0, L_0x80a000;  1 drivers
v0x807950_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x8079f0_0 .net "count_done", 0 0, v0x809a90_0;  1 drivers
v0x807ab0_0 .net "count_load", 0 0, L_0x80f350;  alias, 1 drivers
v0x807b90_0 .net "load_high", 0 0, L_0x80c1b0;  1 drivers
v0x807c30_0 .net "load_low", 0 0, L_0x80e150;  1 drivers
v0x807d60_0 .net "note", 0 0, L_0x80f460;  alias, 1 drivers
v0x807ed0_0 .net "reset_state", 0 0, L_0x80a670;  1 drivers
v0x807f90_0 .net "rst", 0 0, L_0x80f540;  1 drivers
v0x808030_0 .net "state", 3 0, L_0x80a140;  alias, 1 drivers
v0x8081c0_0 .net "wait_high", 0 0, L_0x80d1e0;  1 drivers
v0x808260_0 .net "wait_low", 0 0, L_0x80f1b0;  1 drivers
L_0x80a140 .concat8 [ 1 1 1 1], L_0x80a350, L_0x80a0a0, L_0x80a000, L_0x809f60;
S_0x7fbe50 .scope module, "DFlipFlop1" "DFFRE_GL" 4 58, 5 13 0, S_0x7fb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x80b6f0 .functor NOT 1, L_0x80f540, C4<0>, C4<0>, C4<0>;
L_0x80b760 .functor AND 1, L_0x80b550, L_0x80b6f0, C4<1>, C4<1>;
v0x7fe1e0_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x7fe2a0_0 .net "d", 0 0, L_0x80a840;  alias, 1 drivers
L_0x7f6aea471018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe360_0 .net "en", 0 0, L_0x7f6aea471018;  1 drivers
v0x7fe400_0 .net "enable_out", 0 0, L_0x80b550;  1 drivers
v0x7fe4d0_0 .net "in", 0 0, L_0x80b6f0;  1 drivers
v0x7fe5c0_0 .net "out", 0 0, L_0x80b760;  1 drivers
v0x7fe6b0_0 .net "q", 0 0, L_0x80c1b0;  alias, 1 drivers
v0x7fe750_0 .net "rst", 0 0, L_0x80f540;  alias, 1 drivers
S_0x7fc0b0 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x7fbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80b840 .functor NOT 1, v0x808c90_0, C4<0>, C4<0>, C4<0>;
v0x7fd3e0_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x7fd480_0 .net "d", 0 0, L_0x80b760;  alias, 1 drivers
v0x7fd520_0 .net "leaderclk", 0 0, L_0x80b840;  1 drivers
v0x7fd5c0_0 .net "n1", 0 0, L_0x80bbd0;  1 drivers
v0x7fd6b0_0 .net "q", 0 0, L_0x80c1b0;  alias, 1 drivers
S_0x7fc320 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x7fc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80bd20 .functor NOT 1, L_0x80bbd0, C4<0>, C4<0>, C4<0>;
L_0x80bd90 .functor AND 1, L_0x80bbd0, v0x808c90_0, C4<1>, C4<1>;
L_0x80c030 .functor AND 1, L_0x80bd20, v0x808c90_0, C4<1>, C4<1>;
L_0x80c0f0 .functor NOR 1, L_0x80c1b0, L_0x80bd90, C4<0>, C4<0>;
L_0x80c1b0 .functor NOR 1, L_0x80c0f0, L_0x80c030, C4<0>, C4<0>;
v0x7fc590_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x7fc670_0 .net "d", 0 0, L_0x80bbd0;  alias, 1 drivers
v0x7fc730_0 .net "dbar", 0 0, L_0x80bd20;  1 drivers
v0x7fc7d0_0 .net "q", 0 0, L_0x80c1b0;  alias, 1 drivers
v0x7fc8b0_0 .net "r", 0 0, L_0x80c030;  1 drivers
v0x7fc9c0_0 .net "s", 0 0, L_0x80bd90;  1 drivers
v0x7fca80_0 .net "x", 0 0, L_0x80c0f0;  1 drivers
S_0x7fcbc0 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x7fc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80b940 .functor NOT 1, L_0x80b760, C4<0>, C4<0>, C4<0>;
L_0x80b9d0 .functor AND 1, L_0x80b760, L_0x80b840, C4<1>, C4<1>;
L_0x80ba60 .functor AND 1, L_0x80b940, L_0x80b840, C4<1>, C4<1>;
L_0x80bb60 .functor NOR 1, L_0x80bbd0, L_0x80b9d0, C4<0>, C4<0>;
L_0x80bbd0 .functor NOR 1, L_0x80bb60, L_0x80ba60, C4<0>, C4<0>;
v0x7fcdf0_0 .net "clk", 0 0, L_0x80b840;  alias, 1 drivers
v0x7fced0_0 .net "d", 0 0, L_0x80b760;  alias, 1 drivers
v0x7fcf90_0 .net "dbar", 0 0, L_0x80b940;  1 drivers
v0x7fd030_0 .net "q", 0 0, L_0x80bbd0;  alias, 1 drivers
v0x7fd0f0_0 .net "r", 0 0, L_0x80ba60;  1 drivers
v0x7fd1e0_0 .net "s", 0 0, L_0x80b9d0;  1 drivers
v0x7fd2a0_0 .net "x", 0 0, L_0x80bb60;  1 drivers
S_0x7fd7a0 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x7fbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x80b0b0 .functor AND 1, L_0x80c1b0, L_0x80a840, C4<1>, C4<1>;
L_0x80b250 .functor NOT 1, L_0x7f6aea471018, C4<0>, C4<0>, C4<0>;
L_0x80b2e0 .functor AND 1, L_0x80c1b0, L_0x80b250, C4<1>, C4<1>;
L_0x80b3a0 .functor OR 1, L_0x80b0b0, L_0x80b2e0, C4<0>, C4<0>;
L_0x80b4e0 .functor AND 1, L_0x80a840, L_0x7f6aea471018, C4<1>, C4<1>;
L_0x80b550 .functor OR 1, L_0x80b3a0, L_0x80b4e0, C4<0>, C4<0>;
v0x7fd980_0 .net *"_ivl_0", 0 0, L_0x80b0b0;  1 drivers
v0x7fda60_0 .net *"_ivl_2", 0 0, L_0x80b250;  1 drivers
v0x7fdb40_0 .net *"_ivl_4", 0 0, L_0x80b2e0;  1 drivers
v0x7fdc00_0 .net *"_ivl_6", 0 0, L_0x80b3a0;  1 drivers
v0x7fdce0_0 .net *"_ivl_8", 0 0, L_0x80b4e0;  1 drivers
v0x7fde10_0 .net "in0", 0 0, L_0x80c1b0;  alias, 1 drivers
v0x7fdf00_0 .net "in1", 0 0, L_0x80a840;  alias, 1 drivers
v0x7fdfc0_0 .net "out", 0 0, L_0x80b550;  alias, 1 drivers
v0x7fe0a0_0 .net "sel", 0 0, L_0x7f6aea471018;  alias, 1 drivers
S_0x7fe850 .scope module, "DFlipFlop2" "DFFRE_GL" 4 67, 5 13 0, S_0x7fb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x80c8a0 .functor NOT 1, L_0x80f540, C4<0>, C4<0>, C4<0>;
L_0x80c910 .functor AND 1, L_0x80c700, L_0x80c8a0, C4<1>, C4<1>;
v0x800d50_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x800e10_0 .net "d", 0 0, L_0x80ab00;  alias, 1 drivers
L_0x7f6aea471060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x800ed0_0 .net "en", 0 0, L_0x7f6aea471060;  1 drivers
v0x800fa0_0 .net "enable_out", 0 0, L_0x80c700;  1 drivers
v0x801070_0 .net "in", 0 0, L_0x80c8a0;  1 drivers
v0x801110_0 .net "out", 0 0, L_0x80c910;  1 drivers
v0x801200_0 .net "q", 0 0, L_0x80d1e0;  alias, 1 drivers
v0x801330_0 .net "rst", 0 0, L_0x80f540;  alias, 1 drivers
S_0x7fead0 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x7fe850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80c9f0 .functor NOT 1, v0x808c90_0, C4<0>, C4<0>, C4<0>;
v0x7ffdf0_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x7ffe90_0 .net "d", 0 0, L_0x80c910;  alias, 1 drivers
v0x7fff50_0 .net "leaderclk", 0 0, L_0x80c9f0;  1 drivers
v0x800050_0 .net "n1", 0 0, L_0x80ce10;  1 drivers
v0x8000f0_0 .net "q", 0 0, L_0x80d1e0;  alias, 1 drivers
S_0x7fed20 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x7fead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80cf60 .functor NOT 1, L_0x80ce10, C4<0>, C4<0>, C4<0>;
L_0x80cfd0 .functor AND 1, L_0x80ce10, v0x808c90_0, C4<1>, C4<1>;
L_0x80d060 .functor AND 1, L_0x80cf60, v0x808c90_0, C4<1>, C4<1>;
L_0x80d120 .functor NOR 1, L_0x80d1e0, L_0x80cfd0, C4<0>, C4<0>;
L_0x80d1e0 .functor NOR 1, L_0x80d120, L_0x80d060, C4<0>, C4<0>;
v0x7fef90_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x7ff050_0 .net "d", 0 0, L_0x80ce10;  alias, 1 drivers
v0x7ff110_0 .net "dbar", 0 0, L_0x80cf60;  1 drivers
v0x7ff1b0_0 .net "q", 0 0, L_0x80d1e0;  alias, 1 drivers
v0x7ff290_0 .net "r", 0 0, L_0x80d060;  1 drivers
v0x7ff3a0_0 .net "s", 0 0, L_0x80cfd0;  1 drivers
v0x7ff460_0 .net "x", 0 0, L_0x80d120;  1 drivers
S_0x7ff5a0 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x7fead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80caf0 .functor NOT 1, L_0x80c910, C4<0>, C4<0>, C4<0>;
L_0x80cc10 .functor AND 1, L_0x80c910, L_0x80c9f0, C4<1>, C4<1>;
L_0x80cca0 .functor AND 1, L_0x80caf0, L_0x80c9f0, C4<1>, C4<1>;
L_0x80cda0 .functor NOR 1, L_0x80ce10, L_0x80cc10, C4<0>, C4<0>;
L_0x80ce10 .functor NOR 1, L_0x80cda0, L_0x80cca0, C4<0>, C4<0>;
v0x7ff7d0_0 .net "clk", 0 0, L_0x80c9f0;  alias, 1 drivers
v0x7ff8b0_0 .net "d", 0 0, L_0x80c910;  alias, 1 drivers
v0x7ff970_0 .net "dbar", 0 0, L_0x80caf0;  1 drivers
v0x7ffa10_0 .net "q", 0 0, L_0x80ce10;  alias, 1 drivers
v0x7ffb00_0 .net "r", 0 0, L_0x80cca0;  1 drivers
v0x7ffbf0_0 .net "s", 0 0, L_0x80cc10;  1 drivers
v0x7ffcb0_0 .net "x", 0 0, L_0x80cda0;  1 drivers
S_0x800270 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x7fe850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x80c350 .functor AND 1, L_0x80d1e0, L_0x80ab00, C4<1>, C4<1>;
L_0x80c450 .functor NOT 1, L_0x7f6aea471060, C4<0>, C4<0>, C4<0>;
L_0x80c4e0 .functor AND 1, L_0x80d1e0, L_0x80c450, C4<1>, C4<1>;
L_0x80c550 .functor OR 1, L_0x80c350, L_0x80c4e0, C4<0>, C4<0>;
L_0x80c690 .functor AND 1, L_0x80ab00, L_0x7f6aea471060, C4<1>, C4<1>;
L_0x80c700 .functor OR 1, L_0x80c550, L_0x80c690, C4<0>, C4<0>;
v0x8004c0_0 .net *"_ivl_0", 0 0, L_0x80c350;  1 drivers
v0x8005a0_0 .net *"_ivl_2", 0 0, L_0x80c450;  1 drivers
v0x800680_0 .net *"_ivl_4", 0 0, L_0x80c4e0;  1 drivers
v0x800770_0 .net *"_ivl_6", 0 0, L_0x80c550;  1 drivers
v0x800850_0 .net *"_ivl_8", 0 0, L_0x80c690;  1 drivers
v0x800980_0 .net "in0", 0 0, L_0x80d1e0;  alias, 1 drivers
v0x800a70_0 .net "in1", 0 0, L_0x80ab00;  alias, 1 drivers
v0x800b30_0 .net "out", 0 0, L_0x80c700;  alias, 1 drivers
v0x800c10_0 .net "sel", 0 0, L_0x7f6aea471060;  alias, 1 drivers
S_0x8013f0 .scope module, "DFlipFlop3" "DFFRE_GL" 4 76, 5 13 0, S_0x7fb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x80d810 .functor NOT 1, L_0x80f540, C4<0>, C4<0>, C4<0>;
L_0x80d880 .functor AND 1, L_0x80d670, L_0x80d810, C4<1>, C4<1>;
v0x8038f0_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x8039b0_0 .net "d", 0 0, L_0x80abc0;  alias, 1 drivers
L_0x7f6aea4710a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x803a70_0 .net "en", 0 0, L_0x7f6aea4710a8;  1 drivers
v0x803b40_0 .net "enable_out", 0 0, L_0x80d670;  1 drivers
v0x803c10_0 .net "in", 0 0, L_0x80d810;  1 drivers
v0x803cb0_0 .net "out", 0 0, L_0x80d880;  1 drivers
v0x803da0_0 .net "q", 0 0, L_0x80e150;  alias, 1 drivers
v0x803e40_0 .net "rst", 0 0, L_0x80f540;  alias, 1 drivers
S_0x801680 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x8013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80d960 .functor NOT 1, v0x808c90_0, C4<0>, C4<0>, C4<0>;
v0x8029d0_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x802a70_0 .net "d", 0 0, L_0x80d880;  alias, 1 drivers
v0x802b30_0 .net "leaderclk", 0 0, L_0x80d960;  1 drivers
v0x802c30_0 .net "n1", 0 0, L_0x80dd80;  1 drivers
v0x802d20_0 .net "q", 0 0, L_0x80e150;  alias, 1 drivers
S_0x8018d0 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x801680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80ded0 .functor NOT 1, L_0x80dd80, C4<0>, C4<0>, C4<0>;
L_0x80df40 .functor AND 1, L_0x80dd80, v0x808c90_0, C4<1>, C4<1>;
L_0x80dfd0 .functor AND 1, L_0x80ded0, v0x808c90_0, C4<1>, C4<1>;
L_0x80e090 .functor NOR 1, L_0x80e150, L_0x80df40, C4<0>, C4<0>;
L_0x80e150 .functor NOR 1, L_0x80e090, L_0x80dfd0, C4<0>, C4<0>;
v0x801b40_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x801c00_0 .net "d", 0 0, L_0x80dd80;  alias, 1 drivers
v0x801cc0_0 .net "dbar", 0 0, L_0x80ded0;  1 drivers
v0x801d90_0 .net "q", 0 0, L_0x80e150;  alias, 1 drivers
v0x801e70_0 .net "r", 0 0, L_0x80dfd0;  1 drivers
v0x801f80_0 .net "s", 0 0, L_0x80df40;  1 drivers
v0x802040_0 .net "x", 0 0, L_0x80e090;  1 drivers
S_0x802180 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x801680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80da60 .functor NOT 1, L_0x80d880, C4<0>, C4<0>, C4<0>;
L_0x80db80 .functor AND 1, L_0x80d880, L_0x80d960, C4<1>, C4<1>;
L_0x80dc10 .functor AND 1, L_0x80da60, L_0x80d960, C4<1>, C4<1>;
L_0x80dd10 .functor NOR 1, L_0x80dd80, L_0x80db80, C4<0>, C4<0>;
L_0x80dd80 .functor NOR 1, L_0x80dd10, L_0x80dc10, C4<0>, C4<0>;
v0x8023b0_0 .net "clk", 0 0, L_0x80d960;  alias, 1 drivers
v0x802490_0 .net "d", 0 0, L_0x80d880;  alias, 1 drivers
v0x802550_0 .net "dbar", 0 0, L_0x80da60;  1 drivers
v0x8025f0_0 .net "q", 0 0, L_0x80dd80;  alias, 1 drivers
v0x8026e0_0 .net "r", 0 0, L_0x80dc10;  1 drivers
v0x8027d0_0 .net "s", 0 0, L_0x80db80;  1 drivers
v0x802890_0 .net "x", 0 0, L_0x80dd10;  1 drivers
S_0x802e10 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x8013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x80d380 .functor AND 1, L_0x80e150, L_0x80abc0, C4<1>, C4<1>;
L_0x80d3f0 .functor NOT 1, L_0x7f6aea4710a8, C4<0>, C4<0>, C4<0>;
L_0x80d480 .functor AND 1, L_0x80e150, L_0x80d3f0, C4<1>, C4<1>;
L_0x80d4f0 .functor OR 1, L_0x80d380, L_0x80d480, C4<0>, C4<0>;
L_0x80d600 .functor AND 1, L_0x80abc0, L_0x7f6aea4710a8, C4<1>, C4<1>;
L_0x80d670 .functor OR 1, L_0x80d4f0, L_0x80d600, C4<0>, C4<0>;
v0x803060_0 .net *"_ivl_0", 0 0, L_0x80d380;  1 drivers
v0x803140_0 .net *"_ivl_2", 0 0, L_0x80d3f0;  1 drivers
v0x803220_0 .net *"_ivl_4", 0 0, L_0x80d480;  1 drivers
v0x803310_0 .net *"_ivl_6", 0 0, L_0x80d4f0;  1 drivers
v0x8033f0_0 .net *"_ivl_8", 0 0, L_0x80d600;  1 drivers
v0x803520_0 .net "in0", 0 0, L_0x80e150;  alias, 1 drivers
v0x803610_0 .net "in1", 0 0, L_0x80abc0;  alias, 1 drivers
v0x8036d0_0 .net "out", 0 0, L_0x80d670;  alias, 1 drivers
v0x8037b0_0 .net "sel", 0 0, L_0x7f6aea4710a8;  alias, 1 drivers
S_0x803f70 .scope module, "DFlipFlop4" "DFFRE_GL" 4 85, 5 13 0, S_0x7fb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x80e7f0 .functor NOT 1, L_0x80f540, C4<0>, C4<0>, C4<0>;
L_0x80e970 .functor AND 1, L_0x80e650, L_0x80e7f0, C4<1>, C4<1>;
v0x806400_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x8064c0_0 .net "d", 0 0, L_0x80aff0;  alias, 1 drivers
L_0x7f6aea4710f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x806580_0 .net "en", 0 0, L_0x7f6aea4710f0;  1 drivers
v0x806650_0 .net "enable_out", 0 0, L_0x80e650;  1 drivers
v0x806720_0 .net "in", 0 0, L_0x80e7f0;  1 drivers
v0x8067c0_0 .net "out", 0 0, L_0x80e970;  1 drivers
v0x8068b0_0 .net "q", 0 0, L_0x80f1b0;  alias, 1 drivers
v0x8069e0_0 .net "rst", 0 0, L_0x80f540;  alias, 1 drivers
S_0x8041d0 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x803f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80ea50 .functor NOT 1, v0x808c90_0, C4<0>, C4<0>, C4<0>;
v0x8054e0_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x805580_0 .net "d", 0 0, L_0x80e970;  alias, 1 drivers
v0x805640_0 .net "leaderclk", 0 0, L_0x80ea50;  1 drivers
v0x805740_0 .net "n1", 0 0, L_0x80ede0;  1 drivers
v0x805830_0 .net "q", 0 0, L_0x80f1b0;  alias, 1 drivers
S_0x804440 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x8041d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80ef30 .functor NOT 1, L_0x80ede0, C4<0>, C4<0>, C4<0>;
L_0x80efa0 .functor AND 1, L_0x80ede0, v0x808c90_0, C4<1>, C4<1>;
L_0x80f030 .functor AND 1, L_0x80ef30, v0x808c90_0, C4<1>, C4<1>;
L_0x80f0f0 .functor NOR 1, L_0x80f1b0, L_0x80efa0, C4<0>, C4<0>;
L_0x80f1b0 .functor NOR 1, L_0x80f0f0, L_0x80f030, C4<0>, C4<0>;
v0x8046b0_0 .net "clk", 0 0, v0x808c90_0;  alias, 1 drivers
v0x804770_0 .net "d", 0 0, L_0x80ede0;  alias, 1 drivers
v0x804830_0 .net "dbar", 0 0, L_0x80ef30;  1 drivers
v0x8048d0_0 .net "q", 0 0, L_0x80f1b0;  alias, 1 drivers
v0x8049b0_0 .net "r", 0 0, L_0x80f030;  1 drivers
v0x804ac0_0 .net "s", 0 0, L_0x80efa0;  1 drivers
v0x804b80_0 .net "x", 0 0, L_0x80f0f0;  1 drivers
S_0x804cc0 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x8041d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x80eb50 .functor NOT 1, L_0x80e970, C4<0>, C4<0>, C4<0>;
L_0x80ebe0 .functor AND 1, L_0x80e970, L_0x80ea50, C4<1>, C4<1>;
L_0x80ec70 .functor AND 1, L_0x80eb50, L_0x80ea50, C4<1>, C4<1>;
L_0x80ed70 .functor NOR 1, L_0x80ede0, L_0x80ebe0, C4<0>, C4<0>;
L_0x80ede0 .functor NOR 1, L_0x80ed70, L_0x80ec70, C4<0>, C4<0>;
v0x804ef0_0 .net "clk", 0 0, L_0x80ea50;  alias, 1 drivers
v0x804fd0_0 .net "d", 0 0, L_0x80e970;  alias, 1 drivers
v0x805090_0 .net "dbar", 0 0, L_0x80eb50;  1 drivers
v0x805130_0 .net "q", 0 0, L_0x80ede0;  alias, 1 drivers
v0x8051f0_0 .net "r", 0 0, L_0x80ec70;  1 drivers
v0x8052e0_0 .net "s", 0 0, L_0x80ebe0;  1 drivers
v0x8053a0_0 .net "x", 0 0, L_0x80ed70;  1 drivers
S_0x805920 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x803f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x80e2f0 .functor AND 1, L_0x80f1b0, L_0x80aff0, C4<1>, C4<1>;
L_0x80e3f0 .functor NOT 1, L_0x7f6aea4710f0, C4<0>, C4<0>, C4<0>;
L_0x80e460 .functor AND 1, L_0x80f1b0, L_0x80e3f0, C4<1>, C4<1>;
L_0x80e4d0 .functor OR 1, L_0x80e2f0, L_0x80e460, C4<0>, C4<0>;
L_0x80e5e0 .functor AND 1, L_0x80aff0, L_0x7f6aea4710f0, C4<1>, C4<1>;
L_0x80e650 .functor OR 1, L_0x80e4d0, L_0x80e5e0, C4<0>, C4<0>;
v0x805b70_0 .net *"_ivl_0", 0 0, L_0x80e2f0;  1 drivers
v0x805c50_0 .net *"_ivl_2", 0 0, L_0x80e3f0;  1 drivers
v0x805d30_0 .net *"_ivl_4", 0 0, L_0x80e460;  1 drivers
v0x805e20_0 .net *"_ivl_6", 0 0, L_0x80e4d0;  1 drivers
v0x805f00_0 .net *"_ivl_8", 0 0, L_0x80e5e0;  1 drivers
v0x806030_0 .net "in0", 0 0, L_0x80f1b0;  alias, 1 drivers
v0x806120_0 .net "in1", 0 0, L_0x80aff0;  alias, 1 drivers
v0x8061e0_0 .net "out", 0 0, L_0x80e650;  alias, 1 drivers
v0x8062c0_0 .net "sel", 0 0, L_0x7f6aea4710f0;  alias, 1 drivers
S_0x808450 .scope module, "t" "ece2300_TestUtils" 3 17, 9 26 0, S_0x7d67e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x808c90_0 .var "clk", 0 0;
v0x808d50_0 .var/2s "cycles", 31 0;
v0x808e30_0 .var "failed", 0 0;
v0x808ed0_0 .var/2s "n", 31 0;
v0x808fb0_0 .var "reset", 0 0;
v0x809070_0 .var/2s "seed", 31 0;
v0x809150_0 .var/str "vcd_filename";
E_0x759140 .event posedge, v0x7fc590_0;
S_0x808620 .scope task, "test_bench_begin" "test_bench_begin" 9 90, 9 90 0, S_0x808450;
 .timescale 0 0;
v0x8087d0_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x8087d0_0;
    %concat/str;
    %vpi_call/w 9 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x8088b0 .scope task, "test_bench_end" "test_bench_end" 9 99, 9 99 0, S_0x808450;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 9 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x808ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.29, 4;
    %vpi_call/w 9 102 "$write", "\012" {0 0 0};
T_2.29 ;
    %vpi_call/w 9 103 "$finish" {0 0 0};
    %end;
S_0x808a60 .scope task, "test_case_begin" "test_case_begin" 9 110, 9 110 0, S_0x808450;
 .timescale 0 0;
v0x808bf0_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x808bf0_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 9 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x808ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %vpi_call/w 9 113 "$write", "\012" {0 0 0};
T_3.31 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x809070_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x808e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x808fb0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x808fb0_0, 0, 1;
    %end;
S_0x809270 .scope task, "test_case_1_basic" "test_case_1_basic" 10 11, 10 11 0, S_0x7d67e0;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x808bf0_0;
    %fork TD_Top.t.test_case_begin, S_0x808a60;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %end;
S_0x809400 .scope task, "test_case_2_reset" "test_case_2_reset" 10 34, 10 34 0, S_0x7d67e0;
 .timescale 0 0;
TD_Top.test_case_2_reset ;
    %pushi/str "test_case_2_reset";
    %store/str v0x808bf0_0;
    %fork TD_Top.t.test_case_begin, S_0x808a60;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %end;
S_0x809630 .scope task, "test_case_3_done_signal" "test_case_3_done_signal" 10 53, 10 53 0, S_0x7d67e0;
 .timescale 0 0;
TD_Top.test_case_3_done_signal ;
    %pushi/str "test_case_3_done_signal";
    %store/str v0x808bf0_0;
    %fork TD_Top.t.test_case_begin, S_0x808a60;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %end;
S_0x809810 .scope task, "test_case_4_full_cycle" "test_case_4_full_cycle" 10 72, 10 72 0, S_0x7d67e0;
 .timescale 0 0;
TD_Top.test_case_4_full_cycle ;
    %pushi/str "test_case_4_full_cycle";
    %store/str v0x808bf0_0;
    %fork TD_Top.t.test_case_begin, S_0x808a60;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7728d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x745430_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x77a820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x778560_0, 0, 1;
    %fork TD_Top.check, S_0x77fdf0;
    %join;
    %end;
    .scope S_0x808450;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x808e30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x808ed0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x809070_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x808450;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x808c90_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x808450;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x808c90_0;
    %inv;
    %store/vec4 v0x808c90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x808450;
T_11 ;
    %vpi_func 9 48 "$value$plusargs" 32, "test-case=%d", v0x808ed0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x808ed0_0, 0, 32;
T_11.0 ;
    %vpi_func 9 51 "$value$plusargs" 32, "dump-vcd=%s", v0x809150_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call/w 9 52 "$dumpfile", v0x809150_0 {0 0 0};
    %vpi_call/w 9 53 "$dumpvars" {0 0 0};
T_11.2 ;
    %end;
    .thread T_11;
    .scope S_0x808450;
T_12 ;
    %wait E_0x759140;
    %load/vec4 v0x808fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x808d50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x808d50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x808d50_0, 0;
T_12.1 ;
    %load/vec4 v0x808d50_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.2, 5;
    %vpi_call/w 9 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x808d50_0 {0 0 0};
    %vpi_call/w 9 78 "$finish" {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7d67e0;
T_13 ;
    %pushi/str "../test/NotePlayerCtrl_GL-test.v";
    %store/str v0x8087d0_0;
    %fork TD_Top.t.test_bench_begin, S_0x808620;
    %join;
    %load/vec4 v0x808ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_13.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x808ed0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_13.2;
    %jmp/0xz  T_13.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x809270;
    %join;
T_13.0 ;
    %load/vec4 v0x808ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_13.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x808ed0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_13.5;
    %jmp/0xz  T_13.3, 5;
    %fork TD_Top.test_case_2_reset, S_0x809400;
    %join;
T_13.3 ;
    %load/vec4 v0x808ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_13.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x808ed0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_13.8;
    %jmp/0xz  T_13.6, 5;
    %fork TD_Top.test_case_3_done_signal, S_0x809630;
    %join;
T_13.6 ;
    %load/vec4 v0x808ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_13.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x808ed0_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_13.11;
    %jmp/0xz  T_13.9, 5;
    %fork TD_Top.test_case_4_full_cycle, S_0x809810;
    %join;
T_13.9 ;
    %fork TD_Top.t.test_bench_end, S_0x8088b0;
    %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "../test/NotePlayerCtrl_GL-test.v";
    "../hw/NotePlayerCtrl_GL.v";
    "../hw/DFFRE_GL.v";
    "../hw/DFF_GL.v";
    "../hw/DLatch_GL.v";
    "../hw/Mux2_1b_GL.v";
    "../test/ece2300-test.v";
    "../test/NotePlayerCtrl-test-cases.v";
