#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7ff3ec8076a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ff3ec8110b0 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -9;
L_0x7ff3dbf70ff0 .functor BUFZ 32, v0x7ff3dbf6b630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf62480_0 .var "clk", 0 0;
v0x7ff3dbf6d7c0_0 .net "col_addr", 5 0, v0x7ff3dbf655f0_0;  1 drivers
v0x7ff3dbf6d890_0 .net "display_clk", 0 0, v0x7ff3dbf65720_0;  1 drivers
v0x7ff3dbf6d960_0 .net "display_oe", 0 0, v0x7ff3dbf657b0_0;  1 drivers
v0x7ff3dbf6da30_0 .net "dout_a", 3 0, v0x7ff3dbf63950_0;  1 drivers
v0x7ff3dbf6db40_0 .net "dout_b", 3 0, v0x7ff3dbf63ac0_0;  1 drivers
v0x7ff3dbf6dc10_0 .net "latch", 0 0, v0x7ff3dbf65910_0;  1 drivers
v0x7ff3dbf6dce0_0 .var "miso", 0 0;
v0x7ff3dbf6dd70_0 .var "miso_active", 0 0;
v0x7ff3dbf6de80_0 .var/i "miso_bit_idx", 31 0;
v0x7ff3dbf6df10_0 .var "miso_send_data", 7 0;
v0x7ff3dbf6dfa0_0 .net "pc_trace", 6 0, v0x7ff3dbf6d690_0;  1 drivers
v0x7ff3dbf6e030_0 .net "row_addr", 4 0, v0x7ff3dbf65b60_0;  1 drivers
v0x7ff3dbf6e0c0_0 .var "rst", 0 0;
v0x7ff3dbf6e150_0 .net "spi_rdata_connect", 31 0, L_0x7ff3dbf70ff0;  1 drivers
v0x7ff3dbf6e1f0_0 .var "spi_test_passed", 0 0;
E_0x7ff3ec815360 .event anyedge, v0x7ff3dbf6ac70_0, v0x7ff3dbf6b6e0_0;
E_0x7ff3dbf4c0a0 .event anyedge, v0x7ff3dbf631f0_0;
E_0x7ff3dbf4ff90 .event anyedge, v0x7ff3dbf6ac70_0;
E_0x7ff3dbf45850 .event anyedge, v0x7ff3dbf6dd70_0, v0x7ff3dbf6b800_0, v0x7ff3dbf6a9e0_0, v0x7ff3dbf6df10_0;
S_0x7ff3dbf44790 .scope begin, "$unm_blk_20" "$unm_blk_20" 3 179, 3 179 0, S_0x7ff3ec8110b0;
 .timescale -9 -9;
v0x7ff3dbf50050_0 .var "expected_data", 31 0;
v0x7ff3dbf61e10_0 .var/i "timeout", 31 0;
v0x7ff3dbf61ec0_0 .var "x5_value", 31 0;
E_0x7ff3dbf3b210 .event anyedge, v0x7ff3dbf6e1f0_0;
S_0x7ff3dbf61f80 .scope function.str, "state_name" "state_name" 3 245, 3 245 0, S_0x7ff3ec8110b0;
 .timescale -9 -9;
v0x7ff3dbf62150_0 .var "state", 3 0;
; Variable state_name is string return value of scope S_0x7ff3dbf61f80
TD_tb_cpu.state_name ;
    %load/vec4 v0x7ff3dbf62150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/str "UNKNOWN";
    %ret/str 0; Assign to state_name
    %disable/flow S_0x7ff3dbf61f80;
    %jmp T_0.7;
T_0.0 ;
    %pushi/str "FETCH";
    %ret/str 0; Assign to state_name
    %disable/flow S_0x7ff3dbf61f80;
    %jmp T_0.7;
T_0.1 ;
    %pushi/str "SHIFT1";
    %ret/str 0; Assign to state_name
    %disable/flow S_0x7ff3dbf61f80;
    %jmp T_0.7;
T_0.2 ;
    %pushi/str "SHIFT2";
    %ret/str 0; Assign to state_name
    %disable/flow S_0x7ff3dbf61f80;
    %jmp T_0.7;
T_0.3 ;
    %pushi/str "LATCH_HIGH";
    %ret/str 0; Assign to state_name
    %disable/flow S_0x7ff3dbf61f80;
    %jmp T_0.7;
T_0.4 ;
    %pushi/str "LATCH_LOW";
    %ret/str 0; Assign to state_name
    %disable/flow S_0x7ff3dbf61f80;
    %jmp T_0.7;
T_0.5 ;
    %pushi/str "WAIT";
    %ret/str 0; Assign to state_name
    %disable/flow S_0x7ff3dbf61f80;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0x7ff3dbf622a0 .scope module, "uut" "topmodule" 3 34, 4 3 0, S_0x7ff3ec8110b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "trace";
    .port_info 3 /OUTPUT 5 "row_addr";
    .port_info 4 /OUTPUT 6 "col_addr";
    .port_info 5 /OUTPUT 1 "display_oe";
    .port_info 6 /OUTPUT 1 "latch";
    .port_info 7 /OUTPUT 1 "display_clk";
    .port_info 8 /OUTPUT 4 "dout_a";
    .port_info 9 /OUTPUT 4 "dout_b";
    .port_info 10 /OUTPUT 1 "spi_clk";
    .port_info 11 /OUTPUT 1 "cs_n";
    .port_info 12 /OUTPUT 1 "mosi";
    .port_info 13 /INPUT 1 "miso";
    .port_info 14 /OUTPUT 1 "ctrl_miso";
    .port_info 15 /OUTPUT 1 "ctrl_mosi";
    .port_info 16 /OUTPUT 1 "ctrl_spi_clk";
    .port_info 17 /OUTPUT 1 "ctrl_cs_n";
L_0x7ff3d00403b0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf6b9a0_0 .net/2u *"_ivl_12", 14 0, L_0x7ff3d00403b0;  1 drivers
L_0x7ff3d00403f8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf6ba60_0 .net/2u *"_ivl_14", 3 0, L_0x7ff3d00403f8;  1 drivers
L_0x7ff3d0040440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf6bb00_0 .net/2u *"_ivl_16", 1 0, L_0x7ff3d0040440;  1 drivers
L_0x7ff3d00402d8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf6bb90_0 .net/2u *"_ivl_4", 14 0, L_0x7ff3d00402d8;  1 drivers
L_0x7ff3d0040320 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf6bc20_0 .net/2u *"_ivl_6", 3 0, L_0x7ff3d0040320;  1 drivers
L_0x7ff3d0040368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf6bd00_0 .net/2u *"_ivl_8", 1 0, L_0x7ff3d0040368;  1 drivers
v0x7ff3dbf6bdb0_0 .net "bus_addr", 31 0, v0x7ff3dbf67220_0;  1 drivers
v0x7ff3dbf6be50_0 .net "bus_wdata", 31 0, v0x7ff3dbf674b0_0;  1 drivers
v0x7ff3dbf6bef0_0 .net "clk", 0 0, v0x7ff3dbf62480_0;  1 drivers
v0x7ff3dbf6c000_0 .net "col_addr", 5 0, v0x7ff3dbf655f0_0;  alias, 1 drivers
v0x7ff3dbf6c0b0_0 .net "cs_n", 0 0, v0x7ff3dbf6ac70_0;  1 drivers
v0x7ff3dbf6c140_0 .net "ctrl_cs_n", 0 0, v0x7ff3dbf6ad00_0;  1 drivers
v0x7ff3dbf6c1d0_0 .net "ctrl_miso", 0 0, L_0x7ff3dbf70dc0;  1 drivers
v0x7ff3dbf6c280_0 .net "ctrl_mosi", 0 0, v0x7ff3dbf6ae20_0;  1 drivers
v0x7ff3dbf6c330_0 .net "ctrl_spi_clk", 0 0, v0x7ff3dbf6af30_0;  1 drivers
v0x7ff3dbf6c3e0_0 .net "display_clk", 0 0, v0x7ff3dbf65720_0;  alias, 1 drivers
v0x7ff3dbf6c490_0 .net "display_oe", 0 0, v0x7ff3dbf657b0_0;  alias, 1 drivers
v0x7ff3dbf6c640_0 .net "dmem_ce", 0 0, v0x7ff3dbf67720_0;  1 drivers
v0x7ff3dbf6c6d0_0 .net "dmem_rdata_connect", 31 0, v0x7ff3dbf62e40_0;  1 drivers
v0x7ff3dbf6c760_0 .net "dmem_read", 0 0, v0x7ff3dbf677b0_0;  1 drivers
v0x7ff3dbf6c830_0 .net "dmem_we", 3 0, v0x7ff3dbf67840_0;  1 drivers
v0x7ff3dbf6c900_0 .net "dout_a", 3 0, v0x7ff3dbf63950_0;  alias, 1 drivers
v0x7ff3dbf6c990_0 .net "dout_b", 3 0, v0x7ff3dbf63ac0_0;  alias, 1 drivers
v0x7ff3dbf6ca20_0 .net "fbuf_re", 0 0, v0x7ff3dbf65880_0;  1 drivers
v0x7ff3dbf6caf0_0 .net "fbuf_we", 0 0, v0x7ff3dbf678d0_0;  1 drivers
v0x7ff3dbf6cbc0_0 .net "imem_ce", 0 0, v0x7ff3dbf67b60_0;  1 drivers
v0x7ff3dbf6cc90_0 .net "instr", 31 0, L_0x7ff3dbf6e820;  1 drivers
v0x7ff3dbf6cd60_0 .net "instr_addr", 31 0, v0x7ff3dbf67d70_0;  1 drivers
v0x7ff3dbf6ce30_0 .net "latch", 0 0, v0x7ff3dbf65910_0;  alias, 1 drivers
v0x7ff3dbf6cec0_0 .net "miso", 0 0, v0x7ff3dbf6dce0_0;  1 drivers
v0x7ff3dbf6cf50_0 .net "mosi", 0 0, v0x7ff3dbf6b1a0_0;  1 drivers
v0x7ff3dbf6cfe0_0 .net "pc", 31 0, v0x7ff3dbf67ec0_0;  1 drivers
v0x7ff3dbf6d070_0 .net "row_addr", 4 0, v0x7ff3dbf65b60_0;  alias, 1 drivers
v0x7ff3dbf6c520_0 .net "rst", 0 0, v0x7ff3dbf6e0c0_0;  1 drivers
v0x7ff3dbf6d300_0 .net "spi_busy", 0 0, L_0x7ff3dbf70f30;  1 drivers
v0x7ff3dbf6d390_0 .net "spi_ce", 0 0, v0x7ff3dbf689d0_0;  1 drivers
v0x7ff3dbf6d460_0 .net "spi_clk", 0 0, v0x7ff3dbf6b5a0_0;  1 drivers
v0x7ff3dbf6d4f0_0 .net "spi_rdata_connect", 31 0, v0x7ff3dbf6b630_0;  1 drivers
v0x7ff3dbf6d5c0_0 .net "spi_re", 0 0, v0x7ff3dbf68a70_0;  1 drivers
v0x7ff3dbf6d690_0 .var "trace", 6 0;
LS_0x7ff3dbf70a30_0_0 .concat [ 2 6 5 4], L_0x7ff3d0040368, v0x7ff3dbf655f0_0, v0x7ff3dbf65b60_0, L_0x7ff3d0040320;
LS_0x7ff3dbf70a30_0_4 .concat [ 15 0 0 0], L_0x7ff3d00402d8;
L_0x7ff3dbf70a30 .concat [ 17 15 0 0], LS_0x7ff3dbf70a30_0_0, LS_0x7ff3dbf70a30_0_4;
LS_0x7ff3dbf70b90_0_0 .concat [ 2 6 5 4], L_0x7ff3d0040440, v0x7ff3dbf655f0_0, v0x7ff3dbf65b60_0, L_0x7ff3d00403f8;
LS_0x7ff3dbf70b90_0_4 .concat [ 15 0 0 0], L_0x7ff3d00403b0;
L_0x7ff3dbf70b90 .concat [ 17 15 0 0], LS_0x7ff3dbf70b90_0_0, LS_0x7ff3dbf70b90_0_4;
S_0x7ff3dbf626c0 .scope module, "dmem" "ram_module" 4 53, 4 315 0, S_0x7ff3dbf622a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 4 "we";
    .port_info 3 /INPUT 1 "ce";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 32 "addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_out";
v0x7ff3dbf629e0_0 .net *"_ivl_2", 29 0, L_0x7ff3dbf6e290;  1 drivers
L_0x7ff3d0040008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf62aa0_0 .net *"_ivl_4", 1 0, L_0x7ff3d0040008;  1 drivers
v0x7ff3dbf62b50_0 .net "addr", 31 0, v0x7ff3dbf67220_0;  alias, 1 drivers
v0x7ff3dbf62c10_0 .net "ce", 0 0, v0x7ff3dbf67720_0;  alias, 1 drivers
v0x7ff3dbf62cb0_0 .net "clk", 0 0, v0x7ff3dbf62480_0;  alias, 1 drivers
v0x7ff3dbf62d90_0 .net "data_in", 31 0, v0x7ff3dbf674b0_0;  alias, 1 drivers
v0x7ff3dbf62e40_0 .var "data_out", 31 0;
v0x7ff3dbf62ef0_0 .var "dout_reg", 31 0;
v0x7ff3dbf62fa0_0 .net "index", 31 0, L_0x7ff3dbf6e3d0;  1 drivers
v0x7ff3dbf630b0 .array "ram_mem", 0 4095, 31 0;
v0x7ff3dbf63150_0 .net "re", 0 0, v0x7ff3dbf677b0_0;  alias, 1 drivers
v0x7ff3dbf631f0_0 .net "rst", 0 0, v0x7ff3dbf6e0c0_0;  alias, 1 drivers
v0x7ff3dbf63290_0 .net "we", 3 0, v0x7ff3dbf67840_0;  alias, 1 drivers
E_0x7ff3dbf62980 .event posedge, v0x7ff3dbf62cb0_0;
L_0x7ff3dbf6e290 .part v0x7ff3dbf67220_0, 2, 30;
L_0x7ff3dbf6e3d0 .concat [ 30 2 0 0], L_0x7ff3dbf6e290, L_0x7ff3d0040008;
S_0x7ff3dbf633c0 .scope module, "fb_inst" "framebuffer" 4 97, 4 397 0, S_0x7ff3dbf622a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 1 "ce";
    .port_info 4 /INPUT 32 "waddr";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 32 "raddr_a";
    .port_info 8 /INPUT 32 "raddr_b";
    .port_info 9 /OUTPUT 4 "dout_a";
    .port_info 10 /OUTPUT 4 "dout_b";
L_0x7ff3d0040290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf63710_0 .net "ce", 0 0, L_0x7ff3d0040290;  1 drivers
v0x7ff3dbf637c0_0 .net "clk", 0 0, v0x7ff3dbf62480_0;  alias, 1 drivers
v0x7ff3dbf63880_0 .net "din", 31 0, v0x7ff3dbf674b0_0;  alias, 1 drivers
v0x7ff3dbf63950_0 .var "dout_a", 3 0;
v0x7ff3dbf639e0_0 .var "dout_a_reg", 3 0;
v0x7ff3dbf63ac0_0 .var "dout_b", 3 0;
v0x7ff3dbf63b70_0 .var "dout_b_reg", 3 0;
v0x7ff3dbf63c20 .array "mem_a", 0 4095, 31 0;
v0x7ff3dbf63cc0 .array "mem_b", 0 4095, 31 0;
v0x7ff3dbf63dd0_0 .net "raddr_a", 31 0, L_0x7ff3dbf70a30;  1 drivers
v0x7ff3dbf63e70_0 .net "raddr_b", 31 0, L_0x7ff3dbf70b90;  1 drivers
v0x7ff3dbf63f20_0 .net "re", 0 0, v0x7ff3dbf65880_0;  alias, 1 drivers
v0x7ff3dbf63fc0_0 .net "rst", 0 0, v0x7ff3dbf6e0c0_0;  alias, 1 drivers
v0x7ff3dbf64070_0 .net "waddr", 31 0, v0x7ff3dbf67220_0;  alias, 1 drivers
v0x7ff3dbf64100_0 .net "we", 0 0, v0x7ff3dbf678d0_0;  alias, 1 drivers
E_0x7ff3dbf62880 .event posedge, v0x7ff3dbf631f0_0, v0x7ff3dbf62cb0_0;
S_0x7ff3dbf64280 .scope module, "imem" "rom_module" 4 64, 4 373 0, S_0x7ff3dbf622a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "oce";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /OUTPUT 32 "dout";
v0x7ff3dbf644f0_0 .net *"_ivl_0", 31 0, L_0x7ff3dbf6e4f0;  1 drivers
v0x7ff3dbf64580_0 .net *"_ivl_2", 31 0, L_0x7ff3dbf6e670;  1 drivers
v0x7ff3dbf64620_0 .net *"_ivl_4", 29 0, L_0x7ff3dbf6e590;  1 drivers
L_0x7ff3d0040050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf646e0_0 .net *"_ivl_6", 1 0, L_0x7ff3d0040050;  1 drivers
L_0x7ff3d0040098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf64790_0 .net/2u *"_ivl_8", 31 0, L_0x7ff3d0040098;  1 drivers
v0x7ff3dbf64880_0 .net "addr", 31 0, v0x7ff3dbf67d70_0;  alias, 1 drivers
v0x7ff3dbf64930_0 .net "ce", 0 0, v0x7ff3dbf67b60_0;  alias, 1 drivers
v0x7ff3dbf649d0_0 .net "clk", 0 0, v0x7ff3dbf62480_0;  alias, 1 drivers
v0x7ff3dbf64aa0_0 .net "dout", 31 0, L_0x7ff3dbf6e820;  alias, 1 drivers
L_0x7ff3d00400e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf64bb0_0 .net "oce", 0 0, L_0x7ff3d00400e0;  1 drivers
v0x7ff3dbf64c40 .array "rom_mem", 0 4095, 31 0;
v0x7ff3dbf64cd0_0 .net "rst", 0 0, v0x7ff3dbf6e0c0_0;  alias, 1 drivers
L_0x7ff3dbf6e4f0 .array/port v0x7ff3dbf64c40, L_0x7ff3dbf6e670;
L_0x7ff3dbf6e590 .part v0x7ff3dbf67d70_0, 2, 30;
L_0x7ff3dbf6e670 .concat [ 30 2 0 0], L_0x7ff3dbf6e590, L_0x7ff3d0040050;
L_0x7ff3dbf6e820 .functor MUXZ 32, L_0x7ff3d0040098, L_0x7ff3dbf6e4f0, v0x7ff3dbf67b60_0, C4<>;
S_0x7ff3dbf64df0 .scope module, "led_inst" "LED_Controller" 4 117, 4 456 0, S_0x7ff3dbf622a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 5 "row_addr";
    .port_info 3 /OUTPUT 6 "col_addr";
    .port_info 4 /OUTPUT 1 "display_oe";
    .port_info 5 /OUTPUT 1 "fbuf_re";
    .port_info 6 /OUTPUT 1 "latch";
    .port_info 7 /OUTPUT 1 "display_clk";
P_0x7ff3dbf64fb0 .param/l "COLUMNS" 0 4 460, +C4<00000000000000000000000001000000>;
P_0x7ff3dbf64ff0 .param/l "HEIGHT" 0 4 458, +C4<00000000000000000000000001000000>;
P_0x7ff3dbf65030 .param/l "LATCH_CYCLES" 1 4 491, +C4<00000000000000000000000000000100>;
P_0x7ff3dbf65070 .param/l "OE_CYCLES" 1 4 492, +C4<00000000000000000000000000001000>;
P_0x7ff3dbf650b0 .param/l "ROWS" 0 4 459, +C4<00000000000000000000000000100000>;
P_0x7ff3dbf650f0 .param/l "WAIT_CYCLES" 1 4 490, +C4<00000000000000000000000000000110>;
P_0x7ff3dbf65130 .param/l "WIDTH" 0 4 457, +C4<00000000000000000000000001000000>;
enum0x7ff3ebf18540 .enum4 (4)
   "FETCH" 4'b0000,
   "DATAWAIT" 4'b0001,
   "SHIFT1" 4'b0010,
   "SHIFT2" 4'b0011,
   "LATCH" 4'b0100,
   "OE" 4'b0101,
   "WAIT" 4'b0110
 ;
v0x7ff3dbf65550_0 .net "clk", 0 0, v0x7ff3dbf62480_0;  alias, 1 drivers
v0x7ff3dbf655f0_0 .var "col_addr", 5 0;
v0x7ff3dbf65690_0 .var "con_state", 3 0;
v0x7ff3dbf65720_0 .var "display_clk", 0 0;
v0x7ff3dbf657b0_0 .var "display_oe", 0 0;
v0x7ff3dbf65880_0 .var "fbuf_re", 0 0;
v0x7ff3dbf65910_0 .var "latch", 0 0;
v0x7ff3dbf659a0_0 .var "latch_cntr", 7 0;
v0x7ff3dbf65a30_0 .var "oe_cntr", 7 0;
v0x7ff3dbf65b60_0 .var "row_addr", 4 0;
v0x7ff3dbf65c10_0 .net "rst", 0 0, v0x7ff3dbf6e0c0_0;  alias, 1 drivers
v0x7ff3dbf65ca0_0 .var "wait_cntr", 7 0;
S_0x7ff3dbf65dd0 .scope module, "machine" "fsm" 4 73, 4 614 0, S_0x7ff3dbf622a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "imem_ce";
    .port_info 3 /OUTPUT 32 "instr_addr";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pc";
    .port_info 6 /OUTPUT 32 "bus_addr";
    .port_info 7 /INPUT 32 "bus_rdata_dmem";
    .port_info 8 /INPUT 32 "bus_rdata_spi";
    .port_info 9 /OUTPUT 1 "dmem_ce";
    .port_info 10 /OUTPUT 1 "dmem_read";
    .port_info 11 /OUTPUT 1 "fbuf_we";
    .port_info 12 /OUTPUT 4 "dmem_we";
    .port_info 13 /OUTPUT 32 "bus_wdata";
    .port_info 14 /OUTPUT 1 "spi_ce";
    .port_info 15 /OUTPUT 1 "spi_re";
    .port_info 16 /INPUT 1 "spi_busy";
enum0x7ff3ebf16d80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY1" 3'b011,
   "MEMORY2" 3'b100,
   "WRITEBACK" 3'b101
 ;
v0x7ff3dbf67560_0 .array/port v0x7ff3dbf67560, 0;
L_0x7ff3dbf6f2d0 .functor BUFZ 32, v0x7ff3dbf67560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_1 .array/port v0x7ff3dbf67560, 1;
L_0x7ff3dbf6f340 .functor BUFZ 32, v0x7ff3dbf67560_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_2 .array/port v0x7ff3dbf67560, 2;
L_0x7ff3dbf6f3b0 .functor BUFZ 32, v0x7ff3dbf67560_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_3 .array/port v0x7ff3dbf67560, 3;
L_0x7ff3dbf6f440 .functor BUFZ 32, v0x7ff3dbf67560_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_4 .array/port v0x7ff3dbf67560, 4;
L_0x7ff3dbf6f4f0 .functor BUFZ 32, v0x7ff3dbf67560_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_5 .array/port v0x7ff3dbf67560, 5;
L_0x7ff3dbf6f5d0 .functor BUFZ 32, v0x7ff3dbf67560_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_6 .array/port v0x7ff3dbf67560, 6;
L_0x7ff3dbf6f660 .functor BUFZ 32, v0x7ff3dbf67560_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_7 .array/port v0x7ff3dbf67560, 7;
L_0x7ff3dbf6f750 .functor BUFZ 32, v0x7ff3dbf67560_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_8 .array/port v0x7ff3dbf67560, 8;
L_0x7ff3dbf6f7e0 .functor BUFZ 32, v0x7ff3dbf67560_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_9 .array/port v0x7ff3dbf67560, 9;
L_0x7ff3dbf6f8e0 .functor BUFZ 32, v0x7ff3dbf67560_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_10 .array/port v0x7ff3dbf67560, 10;
L_0x7ff3dbf6f970 .functor BUFZ 32, v0x7ff3dbf67560_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_11 .array/port v0x7ff3dbf67560, 11;
L_0x7ff3dbf6fa60 .functor BUFZ 32, v0x7ff3dbf67560_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_12 .array/port v0x7ff3dbf67560, 12;
L_0x7ff3dbf6faf0 .functor BUFZ 32, v0x7ff3dbf67560_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_13 .array/port v0x7ff3dbf67560, 13;
L_0x7ff3dbf6fbf0 .functor BUFZ 32, v0x7ff3dbf67560_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_14 .array/port v0x7ff3dbf67560, 14;
L_0x7ff3dbf6fc80 .functor BUFZ 32, v0x7ff3dbf67560_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_15 .array/port v0x7ff3dbf67560, 15;
L_0x7ff3dbf6fb80 .functor BUFZ 32, v0x7ff3dbf67560_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_16 .array/port v0x7ff3dbf67560, 16;
L_0x7ff3dbf6fdb0 .functor BUFZ 32, v0x7ff3dbf67560_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_17 .array/port v0x7ff3dbf67560, 17;
L_0x7ff3dbf6fef0 .functor BUFZ 32, v0x7ff3dbf67560_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_18 .array/port v0x7ff3dbf67560, 18;
L_0x7ff3dbf6ff80 .functor BUFZ 32, v0x7ff3dbf67560_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_19 .array/port v0x7ff3dbf67560, 19;
L_0x7ff3dbf70090 .functor BUFZ 32, v0x7ff3dbf67560_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_20 .array/port v0x7ff3dbf67560, 20;
L_0x7ff3dbf6fe80 .functor BUFZ 32, v0x7ff3dbf67560_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_21 .array/port v0x7ff3dbf67560, 21;
L_0x7ff3dbf701f0 .functor BUFZ 32, v0x7ff3dbf67560_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_22 .array/port v0x7ff3dbf67560, 22;
L_0x7ff3dbf70010 .functor BUFZ 32, v0x7ff3dbf67560_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_23 .array/port v0x7ff3dbf67560, 23;
L_0x7ff3dbf70380 .functor BUFZ 32, v0x7ff3dbf67560_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_24 .array/port v0x7ff3dbf67560, 24;
L_0x7ff3dbf70160 .functor BUFZ 32, v0x7ff3dbf67560_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_25 .array/port v0x7ff3dbf67560, 25;
L_0x7ff3dbf70500 .functor BUFZ 32, v0x7ff3dbf67560_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_26 .array/port v0x7ff3dbf67560, 26;
L_0x7ff3dbf702e0 .functor BUFZ 32, v0x7ff3dbf67560_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_27 .array/port v0x7ff3dbf67560, 27;
L_0x7ff3dbf70690 .functor BUFZ 32, v0x7ff3dbf67560_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_28 .array/port v0x7ff3dbf67560, 28;
L_0x7ff3dbf70450 .functor BUFZ 32, v0x7ff3dbf67560_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_29 .array/port v0x7ff3dbf67560, 29;
L_0x7ff3dbf70810 .functor BUFZ 32, v0x7ff3dbf67560_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_30 .array/port v0x7ff3dbf67560, 30;
L_0x7ff3dbf705d0 .functor BUFZ 32, v0x7ff3dbf67560_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf67560_31 .array/port v0x7ff3dbf67560, 31;
L_0x7ff3dbf709a0 .functor BUFZ 32, v0x7ff3dbf67560_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3dbf66960_0 .net *"_ivl_0", 31 0, L_0x7ff3dbf6ea40;  1 drivers
v0x7ff3dbf66a20_0 .net *"_ivl_10", 31 0, L_0x7ff3dbf6ed60;  1 drivers
v0x7ff3dbf66ac0_0 .net *"_ivl_12", 15 0, L_0x7ff3dbf6eca0;  1 drivers
L_0x7ff3d00401b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf66b70_0 .net *"_ivl_14", 15 0, L_0x7ff3d00401b8;  1 drivers
L_0x7ff3d0040200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf66c20_0 .net/2u *"_ivl_16", 31 0, L_0x7ff3d0040200;  1 drivers
v0x7ff3dbf66d10_0 .net *"_ivl_18", 0 0, L_0x7ff3dbf6eef0;  1 drivers
v0x7ff3dbf66db0_0 .net *"_ivl_2", 15 0, L_0x7ff3dbf6e940;  1 drivers
L_0x7ff3d0040248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf66e60_0 .net/2u *"_ivl_20", 31 0, L_0x7ff3d0040248;  1 drivers
v0x7ff3dbf66f10_0 .net *"_ivl_22", 31 0, L_0x7ff3dbf6f090;  1 drivers
L_0x7ff3d0040128 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf67020_0 .net *"_ivl_4", 15 0, L_0x7ff3d0040128;  1 drivers
L_0x7ff3d0040170 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf670d0_0 .net/2u *"_ivl_6", 31 0, L_0x7ff3d0040170;  1 drivers
v0x7ff3dbf67180_0 .net *"_ivl_8", 0 0, L_0x7ff3dbf6eb80;  1 drivers
v0x7ff3dbf67220_0 .var "bus_addr", 31 0;
v0x7ff3dbf672c0_0 .net "bus_rdata", 31 0, L_0x7ff3dbf6f1b0;  1 drivers
v0x7ff3dbf67370_0 .net "bus_rdata_dmem", 31 0, v0x7ff3dbf62e40_0;  alias, 1 drivers
v0x7ff3dbf67410_0 .net "bus_rdata_spi", 31 0, v0x7ff3dbf6b630_0;  alias, 1 drivers
v0x7ff3dbf674b0_0 .var "bus_wdata", 31 0;
v0x7ff3dbf67690_0 .net "clk", 0 0, v0x7ff3dbf62480_0;  alias, 1 drivers
v0x7ff3dbf67720_0 .var "dmem_ce", 0 0;
v0x7ff3dbf677b0_0 .var "dmem_read", 0 0;
v0x7ff3dbf67840_0 .var "dmem_we", 3 0;
v0x7ff3dbf678d0_0 .var "fbuf_we", 0 0;
v0x7ff3dbf67980_0 .var "funct3", 2 0;
v0x7ff3dbf67a10_0 .var "funct7", 6 0;
v0x7ff3dbf67ab0_0 .var/i "i", 31 0;
v0x7ff3dbf67b60_0 .var "imem_ce", 0 0;
v0x7ff3dbf67c10_0 .var "imm", 31 0;
v0x7ff3dbf67cb0_0 .net "instr", 31 0, L_0x7ff3dbf6e820;  alias, 1 drivers
v0x7ff3dbf67d70_0 .var "instr_addr", 31 0;
v0x7ff3dbf67e20_0 .var "opcode", 6 0;
v0x7ff3dbf67ec0_0 .var "pc", 31 0;
v0x7ff3dbf67f70_0 .var "pc_next", 31 0;
v0x7ff3dbf68020_0 .var "rd", 4 0;
v0x7ff3dbf67560 .array "regfile", 0 31, 31 0;
v0x7ff3dbf68570_0 .var "rs1", 4 0;
v0x7ff3dbf68620_0 .var "rs2", 4 0;
v0x7ff3dbf686d0_0 .net "rst", 0 0, v0x7ff3dbf6e0c0_0;  alias, 1 drivers
v0x7ff3dbf687e0_0 .var "set_rd_flag", 0 0;
v0x7ff3dbf68880_0 .var "shift_amt", 4 0;
v0x7ff3dbf68930_0 .net "spi_busy", 0 0, L_0x7ff3dbf70f30;  alias, 1 drivers
v0x7ff3dbf689d0_0 .var "spi_ce", 0 0;
v0x7ff3dbf68a70_0 .var "spi_re", 0 0;
v0x7ff3dbf68b10_0 .var "state", 2 0;
v0x7ff3dbf68bc0_0 .var "tmp_bus_wdata", 31 0;
v0x7ff3dbf68c70_0 .var "tmp_rd", 31 0;
v0x7ff3dbf68d20_0 .net "x0", 31 0, L_0x7ff3dbf6f2d0;  1 drivers
v0x7ff3dbf68dd0_0 .net "x1", 31 0, L_0x7ff3dbf6f340;  1 drivers
v0x7ff3dbf68e80_0 .net "x10", 31 0, L_0x7ff3dbf6f970;  1 drivers
v0x7ff3dbf68f30_0 .net "x11", 31 0, L_0x7ff3dbf6fa60;  1 drivers
v0x7ff3dbf68fe0_0 .net "x12", 31 0, L_0x7ff3dbf6faf0;  1 drivers
v0x7ff3dbf69090_0 .net "x13", 31 0, L_0x7ff3dbf6fbf0;  1 drivers
v0x7ff3dbf69140_0 .net "x14", 31 0, L_0x7ff3dbf6fc80;  1 drivers
v0x7ff3dbf691f0_0 .net "x15", 31 0, L_0x7ff3dbf6fb80;  1 drivers
v0x7ff3dbf692a0_0 .net "x16", 31 0, L_0x7ff3dbf6fdb0;  1 drivers
v0x7ff3dbf69350_0 .net "x17", 31 0, L_0x7ff3dbf6fef0;  1 drivers
v0x7ff3dbf69400_0 .net "x18", 31 0, L_0x7ff3dbf6ff80;  1 drivers
v0x7ff3dbf694b0_0 .net "x19", 31 0, L_0x7ff3dbf70090;  1 drivers
v0x7ff3dbf69560_0 .net "x2", 31 0, L_0x7ff3dbf6f3b0;  1 drivers
v0x7ff3dbf69610_0 .net "x20", 31 0, L_0x7ff3dbf6fe80;  1 drivers
v0x7ff3dbf696c0_0 .net "x21", 31 0, L_0x7ff3dbf701f0;  1 drivers
v0x7ff3dbf69770_0 .net "x22", 31 0, L_0x7ff3dbf70010;  1 drivers
v0x7ff3dbf69820_0 .net "x23", 31 0, L_0x7ff3dbf70380;  1 drivers
v0x7ff3dbf698d0_0 .net "x24", 31 0, L_0x7ff3dbf70160;  1 drivers
v0x7ff3dbf69980_0 .net "x25", 31 0, L_0x7ff3dbf70500;  1 drivers
v0x7ff3dbf69a30_0 .net "x26", 31 0, L_0x7ff3dbf702e0;  1 drivers
v0x7ff3dbf680d0_0 .net "x27", 31 0, L_0x7ff3dbf70690;  1 drivers
v0x7ff3dbf68180_0 .net "x28", 31 0, L_0x7ff3dbf70450;  1 drivers
v0x7ff3dbf69ac0_0 .net "x29", 31 0, L_0x7ff3dbf70810;  1 drivers
v0x7ff3dbf69b50_0 .net "x3", 31 0, L_0x7ff3dbf6f440;  1 drivers
v0x7ff3dbf69be0_0 .net "x30", 31 0, L_0x7ff3dbf705d0;  1 drivers
v0x7ff3dbf69c70_0 .net "x31", 31 0, L_0x7ff3dbf709a0;  1 drivers
v0x7ff3dbf69d00_0 .net "x4", 31 0, L_0x7ff3dbf6f4f0;  1 drivers
v0x7ff3dbf69db0_0 .net "x5", 31 0, L_0x7ff3dbf6f5d0;  1 drivers
v0x7ff3dbf69e60_0 .net "x6", 31 0, L_0x7ff3dbf6f660;  1 drivers
v0x7ff3dbf69f10_0 .net "x7", 31 0, L_0x7ff3dbf6f750;  1 drivers
v0x7ff3dbf69fc0_0 .net "x8", 31 0, L_0x7ff3dbf6f7e0;  1 drivers
v0x7ff3dbf6a070_0 .net "x9", 31 0, L_0x7ff3dbf6f8e0;  1 drivers
L_0x7ff3dbf6e940 .part v0x7ff3dbf67220_0, 16, 16;
L_0x7ff3dbf6ea40 .concat [ 16 16 0 0], L_0x7ff3dbf6e940, L_0x7ff3d0040128;
L_0x7ff3dbf6eb80 .cmp/eq 32, L_0x7ff3dbf6ea40, L_0x7ff3d0040170;
L_0x7ff3dbf6eca0 .part v0x7ff3dbf67220_0, 16, 16;
L_0x7ff3dbf6ed60 .concat [ 16 16 0 0], L_0x7ff3dbf6eca0, L_0x7ff3d00401b8;
L_0x7ff3dbf6eef0 .cmp/eq 32, L_0x7ff3dbf6ed60, L_0x7ff3d0040200;
L_0x7ff3dbf6f090 .functor MUXZ 32, L_0x7ff3d0040248, v0x7ff3dbf62e40_0, L_0x7ff3dbf6eef0, C4<>;
L_0x7ff3dbf6f1b0 .functor MUXZ 32, L_0x7ff3dbf6f090, v0x7ff3dbf6b630_0, L_0x7ff3dbf6eb80, C4<>;
S_0x7ff3dbf661d0 .scope task, "show_instruction" "show_instruction" 4 1094, 4 1094 0, S_0x7ff3dbf65dd0;
 .timescale -9 -9;
v0x7ff3dbf663a0_0 .var "funct3", 2 0;
v0x7ff3dbf66460_0 .var "funct7", 6 0;
v0x7ff3dbf66500_0 .var "imm", 31 0;
v0x7ff3dbf665b0_0 .var "instr", 31 0;
v0x7ff3dbf66660_0 .var "opcode", 6 0;
v0x7ff3dbf66750_0 .var "rd", 4 0;
v0x7ff3dbf66800_0 .var "rs1", 4 0;
v0x7ff3dbf668b0_0 .var "rs2", 4 0;
TD_tb_cpu.uut.machine.show_instruction ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7ff3dbf66660_0, 0, 7;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7ff3dbf66750_0, 0, 5;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7ff3dbf663a0_0, 0, 3;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7ff3dbf66800_0, 0, 5;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7ff3dbf668b0_0, 0, 5;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7ff3dbf66460_0, 0, 7;
    %load/vec4 v0x7ff3dbf66660_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.8 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.9 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.10 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.11 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.12 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.13 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.14 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.15 ;
    %load/vec4 v0x7ff3dbf665b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7ff3dbf66500_0, 0, 32;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff3dbf66660_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %vpi_call/w 4 1254 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.28;
T_1.18 ;
    %load/vec4 v0x7ff3dbf663a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %vpi_call/w 4 1167 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.38;
T_1.29 ;
    %load/vec4 v0x7ff3dbf66460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %vpi_call/w 4 1141 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.42;
T_1.39 ;
    %vpi_call/w 4 1137 "$display", "add x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.42;
T_1.40 ;
    %vpi_call/w 4 1139 "$display", "sub x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.42;
T_1.42 ;
    %pop/vec4 1;
    %jmp T_1.38;
T_1.30 ;
    %vpi_call/w 4 1145 "$display", "xor x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.38;
T_1.31 ;
    %vpi_call/w 4 1147 "$display", "or x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.38;
T_1.32 ;
    %vpi_call/w 4 1149 "$display", "and x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.38;
T_1.33 ;
    %vpi_call/w 4 1151 "$display", "sll x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.38;
T_1.34 ;
    %load/vec4 v0x7ff3dbf66460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %vpi_call/w 4 1159 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.46;
T_1.43 ;
    %vpi_call/w 4 1155 "$display", "srl x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.46;
T_1.44 ;
    %vpi_call/w 4 1157 "$display", "sra x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.46;
T_1.46 ;
    %pop/vec4 1;
    %jmp T_1.38;
T_1.35 ;
    %vpi_call/w 4 1163 "$display", "slt x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.38;
T_1.36 ;
    %vpi_call/w 4 1165 "$display", "sltu x%d, x%d, x%d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0 {0 0 0};
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.19 ;
    %load/vec4 v0x7ff3dbf663a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %vpi_call/w 4 1200 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.56;
T_1.47 ;
    %vpi_call/w 4 1173 "$display", "addi x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.56;
T_1.48 ;
    %vpi_call/w 4 1175 "$display", "xori x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.56;
T_1.49 ;
    %vpi_call/w 4 1177 "$display", "ori x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.56;
T_1.50 ;
    %vpi_call/w 4 1179 "$display", "andi x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.56;
T_1.51 ;
    %load/vec4 v0x7ff3dbf66500_0;
    %parti/s 7, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %vpi_call/w 4 1184 "$display", "xori x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.59;
T_1.57 ;
    %vpi_call/w 4 1183 "$display", "slli x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.59;
T_1.59 ;
    %pop/vec4 1;
    %jmp T_1.56;
T_1.52 ;
    %load/vec4 v0x7ff3dbf66500_0;
    %parti/s 7, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %vpi_call/w 4 1193 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.63;
T_1.60 ;
    %vpi_call/w 4 1190 "$display", "srli x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.63;
T_1.61 ;
    %vpi_call/w 4 1192 "$display", "srai x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.63;
T_1.63 ;
    %pop/vec4 1;
    %jmp T_1.56;
T_1.53 ;
    %vpi_call/w 4 1197 "$display", "slti x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.56;
T_1.54 ;
    %vpi_call/w 4 1199 "$display", "sltiu x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.56;
T_1.56 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.20 ;
    %load/vec4 v0x7ff3dbf663a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.65, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.66, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.67, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.68, 6;
    %vpi_call/w 4 1215 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.70;
T_1.64 ;
    %vpi_call/w 4 1206 "$display", "lb x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.70;
T_1.65 ;
    %vpi_call/w 4 1208 "$display", "lh x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.70;
T_1.66 ;
    %vpi_call/w 4 1210 "$display", "lw x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.70;
T_1.67 ;
    %vpi_call/w 4 1212 "$display", "lbu x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.70;
T_1.68 ;
    %vpi_call/w 4 1214 "$display", "lhu x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.70;
T_1.70 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.21 ;
    %load/vec4 v0x7ff3dbf663a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.72, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.73, 6;
    %vpi_call/w 4 1226 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.75;
T_1.71 ;
    %vpi_call/w 4 1221 "$display", "sb x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.75;
T_1.72 ;
    %vpi_call/w 4 1223 "$display", "sh x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.75;
T_1.73 ;
    %vpi_call/w 4 1225 "$display", "sw x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.75;
T_1.75 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.22 ;
    %load/vec4 v0x7ff3dbf663a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.76, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.77, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.78, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.79, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.80, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.81, 6;
    %vpi_call/w 4 1243 "$display", "illegal instruction" {0 0 0};
    %jmp T_1.83;
T_1.76 ;
    %vpi_call/w 4 1232 "$display", "beq x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.83;
T_1.77 ;
    %vpi_call/w 4 1234 "$display", "bne x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.83;
T_1.78 ;
    %vpi_call/w 4 1236 "$display", "blt x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.83;
T_1.79 ;
    %vpi_call/w 4 1238 "$display", "bge x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.83;
T_1.80 ;
    %vpi_call/w 4 1240 "$display", "bltu x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.83;
T_1.81 ;
    %vpi_call/w 4 1242 "$display", "bgeu x%d, x%d, %d", v0x7ff3dbf66800_0, v0x7ff3dbf668b0_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.83;
T_1.83 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.23 ;
    %vpi_call/w 4 1246 "$display", "jal x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.28;
T_1.24 ;
    %vpi_call/w 4 1248 "$display", "jalr x%d, x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66800_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.28;
T_1.25 ;
    %vpi_call/w 4 1250 "$display", "lui x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.28;
T_1.26 ;
    %vpi_call/w 4 1252 "$display", "auipc x%d, %d", v0x7ff3dbf66750_0, v0x7ff3dbf66500_0 {0 0 0};
    %jmp T_1.28;
T_1.28 ;
    %pop/vec4 1;
    %end;
S_0x7ff3dbf6a2c0 .scope module, "spi_inst" "spi_controller" 4 128, 4 147 0, S_0x7ff3dbf622a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "spi_clk";
    .port_info 3 /OUTPUT 1 "cs_n";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /INPUT 1 "ce";
    .port_info 7 /INPUT 1 "re";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 32 "spi_rdata";
    .port_info 10 /OUTPUT 1 "ctrl_miso";
    .port_info 11 /OUTPUT 1 "ctrl_mosi";
    .port_info 12 /OUTPUT 1 "ctrl_spi_clk";
    .port_info 13 /OUTPUT 1 "ctrl_cs_n";
P_0x7ff3dbf6a480 .param/l "bit_cntr_max" 1 4 189, +C4<00000000000000000000000000000111>;
P_0x7ff3dbf6a4c0 .param/l "idle_delay" 1 4 180, +C4<00000000000000000000000001100100>;
P_0x7ff3dbf6a500 .param/l "wait_cntr_max" 1 4 179, +C4<00000000000000000000000000010000>;
P_0x7ff3dbf6a540 .param/l "word_cntr_max" 1 4 188, +C4<00000000000000000000000000000100>;
P_0x7ff3dbf6a580 .param/l "word_gap_cycles" 1 4 181, +C4<00000000000000000000000000100000>;
enum0x7ff3ebf19520 .enum4 (3)
   "IDLE" 3'b001,
   "PREPARE" 3'b010,
   "SEND" 3'b011,
   "WAIT" 3'b100
 ;
L_0x7ff3dbf70dc0 .functor BUFZ 1, v0x7ff3dbf6b100_0, C4<0>, C4<0>, C4<0>;
L_0x7ff3d0040488 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff3dbf6a920_0 .net/2u *"_ivl_2", 2 0, L_0x7ff3d0040488;  1 drivers
v0x7ff3dbf6a9e0_0 .var "bit_cntr", 2 0;
v0x7ff3dbf6aa80_0 .net "busy", 0 0, L_0x7ff3dbf70f30;  alias, 1 drivers
v0x7ff3dbf6ab10_0 .net "ce", 0 0, v0x7ff3dbf689d0_0;  alias, 1 drivers
v0x7ff3dbf6aba0_0 .net "clk", 0 0, v0x7ff3dbf62480_0;  alias, 1 drivers
v0x7ff3dbf6ac70_0 .var "cs_n", 0 0;
v0x7ff3dbf6ad00_0 .var "ctrl_cs_n", 0 0;
v0x7ff3dbf6ad90_0 .net "ctrl_miso", 0 0, L_0x7ff3dbf70dc0;  alias, 1 drivers
v0x7ff3dbf6ae20_0 .var "ctrl_mosi", 0 0;
v0x7ff3dbf6af30_0 .var "ctrl_spi_clk", 0 0;
v0x7ff3dbf6afc0_0 .var "idle_cntr", 6 0;
v0x7ff3dbf6b060_0 .net "miso", 0 0, v0x7ff3dbf6dce0_0;  alias, 1 drivers
v0x7ff3dbf6b100_0 .var "miso_reg", 0 0;
v0x7ff3dbf6b1a0_0 .var "mosi", 0 0;
v0x7ff3dbf6b240_0 .net "re", 0 0, v0x7ff3dbf68a70_0;  alias, 1 drivers
v0x7ff3dbf6b2f0 .array "recv_msg", 0 5, 7 0;
v0x7ff3dbf6b380_0 .net "rst", 0 0, v0x7ff3dbf6e0c0_0;  alias, 1 drivers
v0x7ff3dbf6b510 .array "send_msg", 0 5, 7 0;
v0x7ff3dbf6b5a0_0 .var "spi_clk", 0 0;
v0x7ff3dbf6b630_0 .var "spi_rdata", 31 0;
v0x7ff3dbf6b6e0_0 .var "state", 2 0;
v0x7ff3dbf6b770_0 .var "wait_cntr", 5 0;
v0x7ff3dbf6b800_0 .var "word_cntr", 3 0;
L_0x7ff3dbf70f30 .cmp/ne 3, v0x7ff3dbf6b6e0_0, L_0x7ff3d0040488;
    .scope S_0x7ff3dbf626c0;
T_2 ;
    %vpi_call/w 4 333 "$readmemh", "ram.mi", v0x7ff3dbf630b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ff3dbf626c0;
T_3 ;
    %wait E_0x7ff3dbf62980;
    %load/vec4 v0x7ff3dbf62c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7ff3dbf63290_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7ff3dbf62d90_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7ff3dbf62fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf630b0, 0, 4;
T_3.2 ;
    %load/vec4 v0x7ff3dbf63290_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7ff3dbf62d90_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x7ff3dbf62fa0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf630b0, 4, 5;
T_3.4 ;
    %load/vec4 v0x7ff3dbf63290_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x7ff3dbf62d90_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x7ff3dbf62fa0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf630b0, 4, 5;
T_3.6 ;
    %load/vec4 v0x7ff3dbf63290_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x7ff3dbf62d90_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x7ff3dbf62fa0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf630b0, 4, 5;
T_3.8 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff3dbf626c0;
T_4 ;
    %wait E_0x7ff3dbf62980;
    %load/vec4 v0x7ff3dbf631f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf62ef0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ff3dbf62c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/getv 4, v0x7ff3dbf62fa0_0;
    %load/vec4a v0x7ff3dbf630b0, 4;
    %assign/vec4 v0x7ff3dbf62ef0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff3dbf626c0;
T_5 ;
    %wait E_0x7ff3dbf62980;
    %load/vec4 v0x7ff3dbf631f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf62e40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ff3dbf62ef0_0;
    %assign/vec4 v0x7ff3dbf62e40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff3dbf64280;
T_6 ;
    %vpi_call/w 4 387 "$readmemh", "rom.mi", v0x7ff3dbf64c40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %vpi_call/w 4 389 "$display", "ROM loaded: first instruction = %h", &A<v0x7ff3dbf64c40, 0> {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7ff3dbf65dd0;
T_7 ;
    %wait E_0x7ff3dbf62980;
    %load/vec4 v0x7ff3dbf686d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf67ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf67d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf677b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf67720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf678d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf689d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf68a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf67b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf67220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3dbf67ab0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7ff3dbf67ab0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ff3dbf67ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf67560, 0, 4;
    %load/vec4 v0x7ff3dbf67ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff3dbf67ab0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf678d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf67720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf677b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf689d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf68a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf67b60_0, 0;
    %load/vec4 v0x7ff3dbf68b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %vpi_call/w 4 1088 "$display", "fvcdfdcdc" {0 0 0};
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %assign/vec4 v0x7ff3dbf67d70_0, 0;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7ff3dbf67e20_0, 0;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x7ff3dbf68020_0, 0;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x7ff3dbf67980_0, 0;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7ff3dbf68570_0, 0;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7ff3dbf68620_0, 0;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0x7ff3dbf67a10_0, 0;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.12 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.13 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.14 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.15 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.16 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.17 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.18 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.19 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7ff3dbf67c10_0, 0;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x7ff3dbf67e20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %vpi_call/w 4 917 "$display", "illegal instruction" {0 0 0};
    %jmp T_7.32;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x7ff3dbf68880_0, 0;
    %load/vec4 v0x7ff3dbf67980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.42;
T_7.33 ;
    %load/vec4 v0x7ff3dbf67a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.46;
T_7.43 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %add;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.46;
T_7.44 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %sub;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.46;
T_7.46 ;
    %pop/vec4 1;
    %jmp T_7.42;
T_7.34 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %xor;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.42;
T_7.35 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %or;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.42;
T_7.36 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %and;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.42;
T_7.37 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %ix/getv 4, v0x7ff3dbf68880_0;
    %shiftl 4;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.42;
T_7.38 ;
    %load/vec4 v0x7ff3dbf67a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.50;
T_7.47 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %ix/getv 4, v0x7ff3dbf68880_0;
    %shiftr 4;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.50;
T_7.48 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %ix/getv 4, v0x7ff3dbf68880_0;
    %shiftr/s 4;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.50;
T_7.50 ;
    %pop/vec4 1;
    %jmp T_7.42;
T_7.39 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.52, 8;
T_7.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.52, 8;
 ; End of false expr.
    %blend;
T_7.52;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.42;
T_7.40 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.53, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.54, 8;
T_7.53 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.54, 8;
 ; End of false expr.
    %blend;
T_7.54;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.42;
T_7.42 ;
    %pop/vec4 1;
    %jmp T_7.32;
T_7.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf67980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.57, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.58, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.60, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.61, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.62, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.55 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.56 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %xor;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.57 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %or;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.58 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %and;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.59 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.60 ;
    %load/vec4 v0x7ff3dbf67c10_0;
    %parti/s 7, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.65, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.66, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.68;
T_7.65 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.68;
T_7.66 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.68;
T_7.68 ;
    %pop/vec4 1;
    %jmp T_7.64;
T_7.61 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.69, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.70, 8;
T_7.69 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.70, 8;
 ; End of false expr.
    %blend;
T_7.70;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.62 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.72, 8;
T_7.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.72, 8;
 ; End of false expr.
    %blend;
T_7.72;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.64;
T_7.64 ;
    %pop/vec4 1;
    %jmp T_7.32;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67220_0, 0;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.73, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf67720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf677b0_0, 0;
T_7.73 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.75, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf689d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf68a70_0, 0;
T_7.75 ;
    %jmp T_7.32;
T_7.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67220_0, 0;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %assign/vec4 v0x7ff3dbf68bc0_0, 0;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.77, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf67720_0, 0;
T_7.77 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.79, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf678d0_0, 0;
T_7.79 ;
    %jmp T_7.32;
T_7.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
    %load/vec4 v0x7ff3dbf67980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.81, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.82, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.83, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.84, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.85, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.86, 6;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
    %jmp T_7.88;
T_7.81 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/e;
    %jmp/0xz  T_7.89, 4;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
T_7.89 ;
    %jmp T_7.88;
T_7.82 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/ne;
    %jmp/0xz  T_7.91, 4;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
T_7.91 ;
    %jmp T_7.88;
T_7.83 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/s;
    %jmp/0xz  T_7.93, 5;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
T_7.93 ;
    %jmp T_7.88;
T_7.84 ;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_7.95, 5;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
T_7.95 ;
    %jmp T_7.88;
T_7.85 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/u;
    %jmp/0xz  T_7.97, 5;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
T_7.97 ;
    %jmp T_7.88;
T_7.86 ;
    %load/vec4 v0x7ff3dbf68620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.99, 5;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
T_7.99 ;
    %jmp T_7.88;
T_7.88 ;
    %pop/vec4 1;
    %jmp T_7.32;
T_7.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
    %jmp T_7.32;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf67980_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.101, 4;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x7ff3dbf67f70_0, 0;
T_7.101 ;
    %jmp T_7.32;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.32;
T_7.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf67ec0_0;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.32;
T_7.32 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
    %load/vec4 v0x7ff3dbf67e20_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.103, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.104, 6;
    %vpi_call/w 4 996 "$display", "undefined" {0 0 0};
    %jmp T_7.106;
T_7.103 ;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.107, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf689d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf68a70_0, 0;
    %load/vec4 v0x7ff3dbf68930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.109, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
    %jmp T_7.110;
T_7.109 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
T_7.110 ;
    %jmp T_7.108;
T_7.107 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
T_7.108 ;
    %jmp T_7.106;
T_7.104 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 16, 16, 6;
    %cmpi/e 2, 0, 16;
    %jmp/0xz  T_7.111, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf678d0_0, 0;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %vpi_call/w 4 943 "$display", "Store to framebuffer at addr %h data %h", v0x7ff3dbf67220_0, v0x7ff3dbf68bc0_0 {0 0 0};
    %jmp T_7.112;
T_7.111 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf67720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf677b0_0, 0;
    %load/vec4 v0x7ff3dbf67980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.113, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.114, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.115, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.117;
T_7.113 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.118, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.119, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.120, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.121, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.123;
T_7.118 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.123;
T_7.119 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %pad/u 32;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.123;
T_7.120 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.123;
T_7.121 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.123;
T_7.123 ;
    %pop/vec4 1;
    %jmp T_7.117;
T_7.114 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.124, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.125, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.127;
T_7.124 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.127;
T_7.125 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.127;
T_7.127 ;
    %pop/vec4 1;
    %jmp T_7.117;
T_7.115 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.128, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %load/vec4 v0x7ff3dbf68bc0_0;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %jmp T_7.129;
T_7.128 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
T_7.129 ;
    %jmp T_7.117;
T_7.117 ;
    %pop/vec4 1;
T_7.112 ;
    %jmp T_7.106;
T_7.106 ;
    %pop/vec4 1;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
    %load/vec4 v0x7ff3dbf67e20_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.130, 6;
    %jmp T_7.131;
T_7.130 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %load/vec4 v0x7ff3dbf68570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf67560, 4;
    %load/vec4 v0x7ff3dbf67c10_0;
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.132, 4;
    %load/vec4 v0x7ff3dbf672c0_0;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.133;
T_7.132 ;
    %load/vec4 v0x7ff3dbf67980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.134, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.135, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.136, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.137, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.138, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.140;
T_7.134 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.141, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.142, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.143, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.144, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.146;
T_7.141 ;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.146;
T_7.142 ;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.146;
T_7.143 ;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.146;
T_7.144 ;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.146;
T_7.146 ;
    %pop/vec4 1;
    %jmp T_7.140;
T_7.135 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.147, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.148, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.150;
T_7.147 ;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.150;
T_7.148 ;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.150;
T_7.150 ;
    %pop/vec4 1;
    %jmp T_7.140;
T_7.136 ;
    %load/vec4 v0x7ff3dbf672c0_0;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.140;
T_7.137 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.151, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.152, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.153, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.154, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.156;
T_7.151 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.156;
T_7.152 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.156;
T_7.153 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.156;
T_7.154 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.156;
T_7.156 ;
    %pop/vec4 1;
    %jmp T_7.140;
T_7.138 ;
    %load/vec4 v0x7ff3dbf67220_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.157, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.158, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.160;
T_7.157 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.160;
T_7.158 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ff3dbf672c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf68c70_0, 0;
    %jmp T_7.160;
T_7.160 ;
    %pop/vec4 1;
    %jmp T_7.140;
T_7.140 ;
    %pop/vec4 1;
T_7.133 ;
    %jmp T_7.131;
T_7.131 ;
    %pop/vec4 1;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf67720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf67840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf677b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf689d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf68a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf674b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf67220_0, 0;
    %load/vec4 v0x7ff3dbf67f70_0;
    %assign/vec4 v0x7ff3dbf67ec0_0, 0;
    %load/vec4 v0x7ff3dbf687e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.161, 8;
    %load/vec4 v0x7ff3dbf68020_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.163, 4;
    %load/vec4 v0x7ff3dbf68c70_0;
    %load/vec4 v0x7ff3dbf68020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf67560, 0, 4;
T_7.163 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf687e0_0, 0;
    %jmp T_7.162;
T_7.161 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3dbf68b10_0, 0;
T_7.162 ;
    %load/vec4 v0x7ff3dbf67cb0_0;
    %store/vec4 v0x7ff3dbf665b0_0, 0, 32;
    %fork TD_tb_cpu.uut.machine.show_instruction, S_0x7ff3dbf661d0;
    %join;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff3dbf633c0;
T_8 ;
    %vpi_call/w 4 418 "$readmemb", "led.mi", v0x7ff3dbf63c20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %vpi_call/w 4 419 "$readmemb", "led.mi", v0x7ff3dbf63cc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7ff3dbf633c0;
T_9 ;
    %wait E_0x7ff3dbf62880;
    %load/vec4 v0x7ff3dbf63fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf639e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf63b70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ff3dbf64100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7ff3dbf63880_0;
    %load/vec4 v0x7ff3dbf64070_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf63c20, 0, 4;
    %load/vec4 v0x7ff3dbf63880_0;
    %load/vec4 v0x7ff3dbf64070_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf63cc0, 0, 4;
T_9.2 ;
    %load/vec4 v0x7ff3dbf63f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7ff3dbf63dd0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf63c20, 4;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff3dbf639e0_0, 0;
    %load/vec4 v0x7ff3dbf63e70_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7ff3dbf63cc0, 4;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff3dbf63b70_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff3dbf633c0;
T_10 ;
    %wait E_0x7ff3dbf62980;
    %load/vec4 v0x7ff3dbf63fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf63950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf63ac0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff3dbf639e0_0;
    %assign/vec4 v0x7ff3dbf63950_0, 0;
    %load/vec4 v0x7ff3dbf63b70_0;
    %assign/vec4 v0x7ff3dbf63ac0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff3dbf64df0;
T_11 ;
    %wait E_0x7ff3dbf62880;
    %load/vec4 v0x7ff3dbf65c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff3dbf65b60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff3dbf655f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff3dbf65ca0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ff3dbf65690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %load/vec4 v0x7ff3dbf655f0_0;
    %assign/vec4 v0x7ff3dbf655f0_0, 0;
    %load/vec4 v0x7ff3dbf65b60_0;
    %assign/vec4 v0x7ff3dbf65b60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf65880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65910_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %load/vec4 v0x7ff3dbf655f0_0;
    %assign/vec4 v0x7ff3dbf655f0_0, 0;
    %load/vec4 v0x7ff3dbf65b60_0;
    %assign/vec4 v0x7ff3dbf65b60_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65910_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf65880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65880_0, 0;
    %load/vec4 v0x7ff3dbf655f0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7ff3dbf659a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff3dbf655f0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %load/vec4 v0x7ff3dbf655f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7ff3dbf655f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
T_11.11 ;
    %jmp T_11.9;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf65910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %load/vec4 v0x7ff3dbf659a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.12, 5;
    %load/vec4 v0x7ff3dbf659a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7ff3dbf659a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7ff3dbf65a30_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
T_11.13 ;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %load/vec4 v0x7ff3dbf65a30_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.14, 5;
    %load/vec4 v0x7ff3dbf65a30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7ff3dbf65a30_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
T_11.15 ;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf65910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %load/vec4 v0x7ff3dbf65ca0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_11.16, 5;
    %load/vec4 v0x7ff3dbf65ca0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff3dbf65ca0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff3dbf65ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf657b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf65690_0, 0;
    %load/vec4 v0x7ff3dbf65b60_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff3dbf65b60_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x7ff3dbf65b60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7ff3dbf65b60_0, 0;
T_11.19 ;
T_11.17 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ff3dbf6a2c0;
T_12 ;
    %wait E_0x7ff3dbf62880;
    %load/vec4 v0x7ff3dbf6b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3dbf6b630_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3dbf6b2f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3dbf6b2f0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff3dbf6b630_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff3dbf6a2c0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3dbf6b510, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3dbf6b510, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3dbf6b510, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3dbf6b510, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3dbf6b510, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3dbf6b510, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x7ff3dbf6a2c0;
T_14 ;
    %wait E_0x7ff3dbf62880;
    %load/vec4 v0x7ff3dbf6b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf6b1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf6ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf6b5a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff3dbf6b6e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3dbf6a9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf6b800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff3dbf6afc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf6b100_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf6b2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf6b2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf6b2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf6b2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf6b2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3dbf6b2f0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ff3dbf6b060_0;
    %assign/vec4 v0x7ff3dbf6b100_0, 0;
    %load/vec4 v0x7ff3dbf6b5a0_0;
    %assign/vec4 v0x7ff3dbf6af30_0, 0;
    %load/vec4 v0x7ff3dbf6b1a0_0;
    %assign/vec4 v0x7ff3dbf6ae20_0, 0;
    %load/vec4 v0x7ff3dbf6ac70_0;
    %assign/vec4 v0x7ff3dbf6ad00_0, 0;
    %load/vec4 v0x7ff3dbf6b6e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %vpi_call/w 4 306 "$display", "ERROR********" {0 0 0};
    %jmp T_14.7;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf6b1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf6ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf6b5a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3dbf6a9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf6b800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %load/vec4 v0x7ff3dbf6afc0_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_14.8, 5;
    %load/vec4 v0x7ff3dbf6afc0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7ff3dbf6afc0_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff3dbf6afc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf6ac70_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff3dbf6b6e0_0, 0;
T_14.9 ;
    %jmp T_14.7;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf6b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf6ac70_0, 0;
    %ix/getv 4, v0x7ff3dbf6b800_0;
    %load/vec4a v0x7ff3dbf6b510, 4;
    %load/vec4 v0x7ff3dbf6a9e0_0;
    %part/u 1;
    %assign/vec4 v0x7ff3dbf6b1a0_0, 0;
    %load/vec4 v0x7ff3dbf6b770_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_14.10, 5;
    %load/vec4 v0x7ff3dbf6b770_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff3dbf6b6e0_0, 0;
T_14.11 ;
    %jmp T_14.7;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf6b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3dbf6ac70_0, 0;
    %load/vec4 v0x7ff3dbf6b770_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0x7ff3dbf6b060_0;
    %ix/getv 4, v0x7ff3dbf6b800_0;
    %flag_mov 8, 4;
    %ix/getv 5, v0x7ff3dbf6a9e0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x7ff3dbf6b2f0, 5, 6;
T_14.12 ;
    %load/vec4 v0x7ff3dbf6b770_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_14.14, 5;
    %load/vec4 v0x7ff3dbf6b770_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %load/vec4 v0x7ff3dbf6a9e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_14.16, 5;
    %load/vec4 v0x7ff3dbf6a9e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7ff3dbf6a9e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff3dbf6b6e0_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3dbf6a9e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff3dbf6b6e0_0, 0;
T_14.17 ;
T_14.15 ;
    %jmp T_14.7;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3dbf6b5a0_0, 0;
    %load/vec4 v0x7ff3dbf6b770_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_14.18, 5;
    %load/vec4 v0x7ff3dbf6b770_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %jmp T_14.19;
T_14.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff3dbf6b770_0, 0;
    %load/vec4 v0x7ff3dbf6b800_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_14.20, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff3dbf6b6e0_0, 0;
    %load/vec4 v0x7ff3dbf6b800_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff3dbf6b800_0, 0;
    %jmp T_14.21;
T_14.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff3dbf6b6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff3dbf6b800_0, 0;
T_14.21 ;
T_14.19 ;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff3dbf622a0;
T_15 ;
    %wait E_0x7ff3dbf62980;
    %load/vec4 v0x7ff3dbf6d4f0_0;
    %parti/s 8, 8, 5;
    %pad/u 7;
    %assign/vec4 v0x7ff3dbf6d690_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff3ec8110b0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3dbf6e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff3dbf6df10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf6dd70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3dbf6de80_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_0x7ff3ec8110b0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf62480_0, 0, 1;
T_17.0 ;
    %delay 25, 0;
    %load/vec4 v0x7ff3dbf62480_0;
    %inv;
    %store/vec4 v0x7ff3dbf62480_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x7ff3ec8110b0;
T_18 ;
    %vpi_call/w 3 59 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff3ec8110b0 {0 0 0};
    %vpi_call/w 3 61 "$display", "test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3dbf6e0c0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf6e0c0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7ff3ec8110b0;
T_19 ;
    %wait E_0x7ff3dbf45850;
    %load/vec4 v0x7ff3dbf6dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7ff3dbf6b800_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7ff3dbf6df10_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7ff3dbf6b800_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7ff3dbf6df10_0, 0, 8;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff3dbf6df10_0, 0, 8;
T_19.5 ;
T_19.3 ;
    %load/vec4 v0x7ff3dbf6a9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.6 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.7 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.8 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.9 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.10 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.11 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.12 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.13 ;
    %load/vec4 v0x7ff3dbf6df10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
    %jmp T_19.15;
T_19.15 ;
    %pop/vec4 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ff3ec8110b0;
T_20 ;
T_20.0 ;
T_20.1 ;
    %load/vec4 v0x7ff3dbf6ac70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.2, 6;
    %wait E_0x7ff3dbf4ff90;
    %jmp T_20.1;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3dbf6dd70_0, 0, 1;
    %vpi_call/w 3 108 "$display", "MISO: Transaction started at time %0t, word_cntr=%0d", $time, v0x7ff3dbf6b800_0 {0 0 0};
T_20.3 ;
    %load/vec4 v0x7ff3dbf6ac70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.4, 6;
    %wait E_0x7ff3dbf4ff90;
    %jmp T_20.3;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf6dd70_0, 0, 1;
    %vpi_call/w 3 114 "$display", "MISO: Transaction ended at time %0t", $time {0 0 0};
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x7ff3ec8110b0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3dbf6dce0_0, 0, 1;
T_21.0 ;
    %load/vec4 v0x7ff3dbf6e0c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.1, 6;
    %wait E_0x7ff3dbf4c0a0;
    %jmp T_21.0;
T_21.1 ;
    %delay 100, 0;
    %vpi_call/w 3 127 "$display", "=== SPI Controller Test ===" {0 0 0};
    %vpi_call/w 3 128 "$display", "Testing SPI receive path..." {0 0 0};
T_21.2 ;
    %load/vec4 v0x7ff3dbf6ac70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.4, 4;
    %load/vec4 v0x7ff3dbf6b6e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.3, 6;
    %wait E_0x7ff3ec815360;
    %jmp T_21.2;
T_21.3 ;
    %delay 100, 0;
    %vpi_call/w 3 134 "$display", "SPI transaction completed at time %0t", $time {0 0 0};
    %vpi_call/w 3 135 "$display", "SPI state: %d", v0x7ff3dbf6b6e0_0 {0 0 0};
    %vpi_call/w 3 136 "$display", "recv_msg[4] = 0x%h", &A<v0x7ff3dbf6b2f0, 4> {0 0 0};
    %vpi_call/w 3 137 "$display", "recv_msg[3] = 0x%h", &A<v0x7ff3dbf6b2f0, 3> {0 0 0};
    %vpi_call/w 3 140 "$display", "Received data check:" {0 0 0};
    %vpi_call/w 3 141 "$display", "  recv_msg[4] = 8'b%b", &A<v0x7ff3dbf6b2f0, 4> {0 0 0};
    %vpi_call/w 3 142 "$display", "  recv_msg[3] = 8'b%b", &A<v0x7ff3dbf6b2f0, 3> {0 0 0};
    %vpi_call/w 3 143 "$display", "  spi_rdata = 32'h%h", v0x7ff3dbf6b630_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3dbf6b2f0, 4;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_21.5, 6;
    %vpi_call/w 3 147 "$display", "ERROR: recv_msg[3] = 8'h%h, expected 8'h55", &A<v0x7ff3dbf6b2f0, 3> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf6e1f0_0, 0, 1;
    %jmp T_21.6;
T_21.5 ;
    %vpi_call/w 3 150 "$display", "PASS: recv_msg[3] = 0x55" {0 0 0};
T_21.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3dbf6b2f0, 4;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_21.7, 6;
    %vpi_call/w 3 155 "$display", "ERROR: recv_msg[4] = 8'h%h, expected 8'hAA", &A<v0x7ff3dbf6b2f0, 4> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf6e1f0_0, 0, 1;
    %jmp T_21.8;
T_21.7 ;
    %vpi_call/w 3 158 "$display", "PASS: recv_msg[4] = 0xAA" {0 0 0};
T_21.8 ;
    %load/vec4 v0x7ff3dbf6b630_0;
    %cmpi/ne 43605, 0, 32;
    %jmp/0xz  T_21.9, 6;
    %vpi_call/w 3 164 "$display", "ERROR: spi_rdata = 32'h%h, expected 32'h0000AA55", v0x7ff3dbf6b630_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3dbf6e1f0_0, 0, 1;
    %jmp T_21.10;
T_21.9 ;
    %vpi_call/w 3 167 "$display", "PASS: spi_rdata = 0x0000AA55" {0 0 0};
T_21.10 ;
    %load/vec4 v0x7ff3dbf6e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %vpi_call/w 3 171 "$display", "=== SPI TEST PASSED ===" {0 0 0};
    %jmp T_21.12;
T_21.11 ;
    %vpi_call/w 3 173 "$display", "=== SPI TEST FAILED ===" {0 0 0};
T_21.12 ;
    %end;
    .thread T_21;
    .scope S_0x7ff3ec8110b0;
T_22 ;
    %fork t_1, S_0x7ff3dbf44790;
    %jmp t_0;
    .scope S_0x7ff3dbf44790;
t_1 ;
    %vpi_call/w 3 184 "$display", "\012=== CPU lw SPI Register Test ===" {0 0 0};
    %pushi/vec4 43605, 0, 32;
    %store/vec4 v0x7ff3dbf50050_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7ff3dbf6e1f0_0;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.1, 6;
    %wait E_0x7ff3dbf3b210;
    %jmp T_22.0;
T_22.1 ;
    %delay 500, 0;
    %vpi_call/w 3 193 "$display", "SPI Controller Test complete, checking CPU register..." {0 0 0};
    %vpi_call/w 3 194 "$display", "Time: %0t ns", $time {0 0 0};
    %vpi_call/w 3 196 "$display", "Expected SPI data: 0x%h", v0x7ff3dbf50050_0 {0 0 0};
    %vpi_call/w 3 197 "$display", "SPI controller spi_rdata: 0x%h", v0x7ff3dbf6b630_0 {0 0 0};
    %vpi_call/w 3 198 "$display", "spi_rdata_connect: 0x%h", v0x7ff3dbf6e150_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0x7ff3dbf6d5c0_0;
    %pushi/vec4 196608, 0, 32;
    %force/vec4 v0x7ff3dbf6bdb0_0;
    %delay 50, 0;
    %vpi_call/w 3 205 "$display", "bus_rdata (forced SPI read): 0x%h", v0x7ff3dbf672c0_0 {0 0 0};
    %load/vec4 v0x7ff3dbf672c0_0;
    %load/vec4 v0x7ff3dbf50050_0;
    %cmp/e;
    %jmp/0xz  T_22.2, 4;
    %vpi_call/w 3 208 "$display", "PASS: Bus path correctly returns SPI data" {0 0 0};
    %jmp T_22.3;
T_22.2 ;
    %vpi_call/w 3 210 "$display", "ERROR: Bus path returned 0x%h, expected 0x%h", v0x7ff3dbf672c0_0, v0x7ff3dbf50050_0 {0 0 0};
T_22.3 ;
    %release/net v0x7ff3dbf6d5c0_0, 0, 1;
    %release/net v0x7ff3dbf6bdb0_0, 0, 32;
    %vpi_call/w 3 217 "$display", "\012=== CPU lw Instruction Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3dbf61e10_0, 0, 32;
T_22.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3dbf67560, 4;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_22.6, 4;
    %load/vec4 v0x7ff3dbf61e10_0;
    %cmpi/s 500000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz T_22.5, 8;
    %delay 100, 0;
    %load/vec4 v0x7ff3dbf61e10_0;
    %addi 100, 0, 32;
    %store/vec4 v0x7ff3dbf61e10_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %delay 1000, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3dbf67560, 4;
    %store/vec4 v0x7ff3dbf61ec0_0, 0, 32;
    %vpi_call/w 3 230 "$display", "After waiting for CPU lw instruction:" {0 0 0};
    %vpi_call/w 3 231 "$display", "Time: %0t ns", $time {0 0 0};
    %vpi_call/w 3 232 "$display", "regfile[5] (x5): 0x%h", v0x7ff3dbf61ec0_0 {0 0 0};
    %load/vec4 v0x7ff3dbf61ec0_0;
    %load/vec4 v0x7ff3dbf50050_0;
    %cmp/ne;
    %jmp/0xz  T_22.7, 6;
    %vpi_call/w 3 236 "$display", "ERROR: regfile[5] = 0x%h, expected 0x%h", v0x7ff3dbf61ec0_0, v0x7ff3dbf50050_0 {0 0 0};
    %vpi_call/w 3 237 "$display", "FAIL: SPI data did NOT end up in CPU register x5!" {0 0 0};
    %jmp T_22.8;
T_22.7 ;
    %vpi_call/w 3 239 "$display", "PASS: SPI data correctly loaded into regfile[5] via lw instruction" {0 0 0};
T_22.8 ;
    %vpi_call/w 3 242 "$display", "=== CPU SPI Register Test Complete ===\012" {0 0 0};
    %end;
    .scope S_0x7ff3ec8110b0;
t_0 %join;
    %end;
    .thread T_22;
    .scope S_0x7ff3ec8110b0;
T_23 ;
    %delay 2000000, 0;
    %vpi_call/w 3 259 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 260 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test/tb.sv";
    "cpu.sv";
