unit header;

interface

uses
  types;

  {$IFDEF FPC}
  {$PACKRECORDS C}
  {$ENDIF}



const
  PCI_VENDOR_ID = $00;
  PCI_DEVICE_ID = $02;
  PCI_COMMAND = $04;
  PCI_COMMAND_IO = $1;
  PCI_COMMAND_MEMORY = $2;
  PCI_COMMAND_MASTER = $4;
  PCI_COMMAND_SPECIAL = $8;
  PCI_COMMAND_INVALIDATE = $10;
  PCI_COMMAND_VGA_PALETTE = $20;
  PCI_COMMAND_PARITY = $40;
  PCI_COMMAND_WAIT = $80;
  PCI_COMMAND_SERR = $100;
  PCI_COMMAND_FAST_BACK = $200;
  PCI_COMMAND_DISABLE_INTx = $400;
  PCI_STATUS = $06;
  PCI_STATUS_INTx = $08;
  PCI_STATUS_CAP_LIST = $10;
  PCI_STATUS_66MHZ = $20;
  PCI_STATUS_UDF = $40;
  PCI_STATUS_FAST_BACK = $80;
  PCI_STATUS_PARITY = $100;
  PCI_STATUS_DEVSEL_MASK = $600;
  PCI_STATUS_DEVSEL_FAST = $000;
  PCI_STATUS_DEVSEL_MEDIUM = $200;
  PCI_STATUS_DEVSEL_SLOW = $400;
  PCI_STATUS_SIG_TARGET_ABORT = $800;
  PCI_STATUS_REC_TARGET_ABORT = $1000;
  PCI_STATUS_REC_MASTER_ABORT = $2000;
  PCI_STATUS_SIG_SYSTEM_ERROR = $4000;
  PCI_STATUS_DETECTED_PARITY = $8000;
  PCI_CLASS_REVISION = $08;
  PCI_REVISION_ID = $08;
  PCI_CLASS_PROG = $09;
  PCI_CLASS_DEVICE = $0a;
  PCI_CACHE_LINE_SIZE = $0c;
  PCI_LATENCY_TIMER = $0d;
  PCI_HEADER_TYPE = $0e;
  PCI_HEADER_TYPE_NORMAL = 0;
  PCI_HEADER_TYPE_BRIDGE = 1;
  PCI_HEADER_TYPE_CARDBUS = 2;
  PCI_BIST = $0f;
  PCI_BIST_CODE_MASK = $0f;
  PCI_BIST_START = $40;
  PCI_BIST_CAPABLE = $80;
  PCI_BASE_ADDRESS_0 = $10;
  PCI_BASE_ADDRESS_1 = $14;
  PCI_BASE_ADDRESS_2 = $18;
  PCI_BASE_ADDRESS_3 = $1c;
  PCI_BASE_ADDRESS_4 = $20;
  PCI_BASE_ADDRESS_5 = $24;
  PCI_BASE_ADDRESS_SPACE = $01;
  PCI_BASE_ADDRESS_SPACE_IO = $01;
  PCI_BASE_ADDRESS_SPACE_MEMORY = $00;
  PCI_BASE_ADDRESS_MEM_TYPE_MASK = $06;
  PCI_BASE_ADDRESS_MEM_TYPE_32 = $00;
  PCI_BASE_ADDRESS_MEM_TYPE_1M = $02;
  PCI_BASE_ADDRESS_MEM_TYPE_64 = $04;
  PCI_BASE_ADDRESS_MEM_PREFETCH = $08;

const
  PCI_BASE_ADDRESS_MEM_MASK = not (uint32($0f));
  PCI_BASE_ADDRESS_IO_MASK = not (uint32($03));

const
  PCI_CARDBUS_CIS = $28;
  PCI_SUBSYSTEM_VENDOR_ID = $2c;
  PCI_SUBSYSTEM_ID = $2e;
  PCI_ROM_ADDRESS = $30;
  PCI_ROM_ADDRESS_ENABLE = $01;

const
  PCI_ROM_ADDRESS_MASK = not (uint32($7ff));

const
  PCI_CAPABILITY_LIST = $34;
  PCI_INTERRUPT_LINE = $3c;
  PCI_INTERRUPT_PIN = $3d;
  PCI_MIN_GNT = $3e;
  PCI_MAX_LAT = $3f;
  PCI_PRIMARY_BUS = $18;
  PCI_SECONDARY_BUS = $19;
  PCI_SUBORDINATE_BUS = $1a;
  PCI_SEC_LATENCY_TIMER = $1b;
  PCI_IO_BASE = $1c;
  PCI_IO_LIMIT = $1d;
  PCI_IO_RANGE_TYPE_MASK = $0f;
  PCI_IO_RANGE_TYPE_16 = $00;
  PCI_IO_RANGE_TYPE_32 = $01;
  PCI_IO_RANGE_MASK = not ($0f);
  PCI_SEC_STATUS = $1e;
  PCI_MEMORY_BASE = $20;
  PCI_MEMORY_LIMIT = $22;
  PCI_MEMORY_RANGE_TYPE_MASK = $0f;
  PCI_MEMORY_RANGE_MASK = not ($0f);
  PCI_PREF_MEMORY_BASE = $24;
  PCI_PREF_MEMORY_LIMIT = $26;
  PCI_PREF_RANGE_TYPE_MASK = $0f;
  PCI_PREF_RANGE_TYPE_32 = $00;
  PCI_PREF_RANGE_TYPE_64 = $01;
  PCI_PREF_RANGE_MASK = not ($0f);
  PCI_PREF_BASE_UPPER32 = $28;
  PCI_PREF_LIMIT_UPPER32 = $2c;
  PCI_IO_BASE_UPPER16 = $30;
  PCI_IO_LIMIT_UPPER16 = $32;
  PCI_ROM_ADDRESS1 = $38;
  PCI_BRIDGE_CONTROL = $3e;
  PCI_BRIDGE_CTL_PARITY = $01;
  PCI_BRIDGE_CTL_SERR = $02;
  PCI_BRIDGE_CTL_NO_ISA = $04;
  PCI_BRIDGE_CTL_VGA = $08;
  PCI_BRIDGE_CTL_VGA_16BIT = $10;
  PCI_BRIDGE_CTL_MASTER_ABORT = $20;
  PCI_BRIDGE_CTL_BUS_RESET = $40;
  PCI_BRIDGE_CTL_FAST_BACK = $80;
  PCI_BRIDGE_CTL_PRI_DISCARD_TIMER = $100;
  PCI_BRIDGE_CTL_SEC_DISCARD_TIMER = $200;
  PCI_BRIDGE_CTL_DISCARD_TIMER_STATUS = $400;
  PCI_BRIDGE_CTL_DISCARD_TIMER_SERR_EN = $800;
  PCI_CB_CAPABILITY_LIST = $14;
  PCI_CB_SEC_STATUS = $16;
  PCI_CB_PRIMARY_BUS = $18;
  PCI_CB_CARD_BUS = $19;
  PCI_CB_SUBORDINATE_BUS = $1a;
  PCI_CB_LATENCY_TIMER = $1b;
  PCI_CB_MEMORY_BASE_0 = $1c;
  PCI_CB_MEMORY_LIMIT_0 = $20;
  PCI_CB_MEMORY_BASE_1 = $24;
  PCI_CB_MEMORY_LIMIT_1 = $28;
  PCI_CB_IO_BASE_0 = $2c;
  PCI_CB_IO_BASE_0_HI = $2e;
  PCI_CB_IO_LIMIT_0 = $30;
  PCI_CB_IO_LIMIT_0_HI = $32;
  PCI_CB_IO_BASE_1 = $34;
  PCI_CB_IO_BASE_1_HI = $36;
  PCI_CB_IO_LIMIT_1 = $38;
  PCI_CB_IO_LIMIT_1_HI = $3a;
  PCI_CB_IO_RANGE_MASK = not ($03);
  PCI_CB_BRIDGE_CONTROL = $3e;
  PCI_CB_BRIDGE_CTL_PARITY = $01;
  PCI_CB_BRIDGE_CTL_SERR = $02;
  PCI_CB_BRIDGE_CTL_ISA = $04;
  PCI_CB_BRIDGE_CTL_VGA = $08;
  PCI_CB_BRIDGE_CTL_MASTER_ABORT = $20;
  PCI_CB_BRIDGE_CTL_CB_RESET = $40;
  PCI_CB_BRIDGE_CTL_16BIT_INT = $80;
  PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 = $100;
  PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 = $200;
  PCI_CB_BRIDGE_CTL_POST_WRITES = $400;
  PCI_CB_SUBSYSTEM_VENDOR_ID = $40;
  PCI_CB_SUBSYSTEM_ID = $42;
  PCI_CB_LEGACY_MODE_BASE = $44;
  PCI_CAP_LIST_ID = 0;
  PCI_CAP_ID_NULL = $00;
  PCI_CAP_ID_PM = $01;
  PCI_CAP_ID_AGP = $02;
  PCI_CAP_ID_VPD = $03;
  PCI_CAP_ID_SLOTID = $04;
  PCI_CAP_ID_MSI = $05;
  PCI_CAP_ID_CHSWP = $06;
  PCI_CAP_ID_PCIX = $07;
  PCI_CAP_ID_HT = $08;
  PCI_CAP_ID_VNDR = $09;
  PCI_CAP_ID_DBG = $0A;
  PCI_CAP_ID_CCRC = $0B;
  PCI_CAP_ID_HOTPLUG = $0C;
  PCI_CAP_ID_SSVID = $0D;
  PCI_CAP_ID_AGP3 = $0E;
  PCI_CAP_ID_SECURE = $0F;
  PCI_CAP_ID_EXP = $10;
  PCI_CAP_ID_MSIX = $11;
  PCI_CAP_ID_SATA = $12;
  PCI_CAP_ID_AF = $13;
  PCI_CAP_ID_EA = $14;
  PCI_CAP_LIST_NEXT = 1;
  PCI_CAP_FLAGS = 2;
  PCI_CAP_SIZEOF = 4;
  PCI_EXT_CAP_ID_NULL = $00;
  PCI_EXT_CAP_ID_AER = $01;
  PCI_EXT_CAP_ID_VC = $02;
  PCI_EXT_CAP_ID_DSN = $03;
  PCI_EXT_CAP_ID_PB = $04;
  PCI_EXT_CAP_ID_RCLINK = $05;
  PCI_EXT_CAP_ID_RCILINK = $06;
  PCI_EXT_CAP_ID_RCEC = $07;
  PCI_EXT_CAP_ID_MFVC = $08;
  PCI_EXT_CAP_ID_VC2 = $09;
  PCI_EXT_CAP_ID_RCRB = $0a;
  PCI_EXT_CAP_ID_VNDR = $0b;
  PCI_EXT_CAP_ID_ACS = $0d;
  PCI_EXT_CAP_ID_ARI = $0e;
  PCI_EXT_CAP_ID_ATS = $0f;
  PCI_EXT_CAP_ID_SRIOV = $10;
  PCI_EXT_CAP_ID_MRIOV = $11;
  PCI_EXT_CAP_ID_MCAST = $12;
  PCI_EXT_CAP_ID_PRI = $13;
  PCI_EXT_CAP_ID_REBAR = $15;
  PCI_EXT_CAP_ID_DPA = $16;
  PCI_EXT_CAP_ID_TPH = $17;
  PCI_EXT_CAP_ID_LTR = $18;
  PCI_EXT_CAP_ID_SECPCI = $19;
  PCI_EXT_CAP_ID_PMUX = $1a;
  PCI_EXT_CAP_ID_PASID = $1b;
  PCI_EXT_CAP_ID_LNR = $1c;
  PCI_EXT_CAP_ID_DPC = $1d;
  PCI_EXT_CAP_ID_L1PM = $1e;
  PCI_EXT_CAP_ID_PTM = $1f;
  PCI_EXT_CAP_ID_M_PCIE = $20;
  PCI_EXT_CAP_ID_FRS = $21;
  PCI_EXT_CAP_ID_RTR = $22;
  PCI_EXT_CAP_ID_DVSEC = $23;
  PCI_EXT_CAP_ID_VF_REBAR = $24;
  PCI_EXT_CAP_ID_DLNK = $25;
  PCI_EXT_CAP_ID_16GT = $26;
  PCI_EXT_CAP_ID_LMR = $27;
  PCI_EXT_CAP_ID_HIER_ID = $28;
  PCI_EXT_CAP_ID_NPEM = $29;
  PCI_EXT_CAP_ID_DOE = $2e;
  PCI_PM_CAP_VER_MASK = $0007;
  PCI_PM_CAP_PME_CLOCK = $0008;
  PCI_PM_CAP_DSI = $0020;
  PCI_PM_CAP_AUX_C_MASK = $01c0;
  PCI_PM_CAP_D1 = $0200;
  PCI_PM_CAP_D2 = $0400;
  PCI_PM_CAP_PME_D0 = $0800;
  PCI_PM_CAP_PME_D1 = $1000;
  PCI_PM_CAP_PME_D2 = $2000;
  PCI_PM_CAP_PME_D3_HOT = $4000;
  PCI_PM_CAP_PME_D3_COLD = $8000;
  PCI_PM_CTRL = 4;
  PCI_PM_CTRL_STATE_MASK = $0003;
  PCI_PM_CTRL_NO_SOFT_RST = $0008;
  PCI_PM_CTRL_PME_ENABLE = $0100;
  PCI_PM_CTRL_DATA_SEL_MASK = $1e00;
  PCI_PM_CTRL_DATA_SCALE_MASK = $6000;
  PCI_PM_CTRL_PME_STATUS = $8000;
  PCI_PM_PPB_EXTENSIONS = 6;
  PCI_PM_PPB_B2_B3 = $40;
  PCI_PM_BPCC_ENABLE = $80;
  PCI_PM_DATA_REGISTER = 7;
  PCI_PM_SIZEOF = 8;
  PCI_AGP_VERSION = 2;
  PCI_AGP_RFU = 3;
  PCI_AGP_STATUS = 4;
  PCI_AGP_STATUS_RQ_MASK = $ff000000;
  PCI_AGP_STATUS_ISOCH = $10000;
  PCI_AGP_STATUS_ARQSZ_MASK = $e000;
  PCI_AGP_STATUS_CAL_MASK = $1c00;
  PCI_AGP_STATUS_SBA = $0200;
  PCI_AGP_STATUS_ITA_COH = $0100;
  PCI_AGP_STATUS_GART64 = $0080;
  PCI_AGP_STATUS_HTRANS = $0040;
  PCI_AGP_STATUS_64BIT = $0020;
  PCI_AGP_STATUS_FW = $0010;
  PCI_AGP_STATUS_AGP3 = $0008;
  PCI_AGP_STATUS_RATE4 = $0004;
  PCI_AGP_STATUS_RATE2 = $0002;
  PCI_AGP_STATUS_RATE1 = $0001;
  PCI_AGP_COMMAND = 8;
  PCI_AGP_COMMAND_RQ_MASK = $ff000000;
  PCI_AGP_COMMAND_ARQSZ_MASK = $e000;
  PCI_AGP_COMMAND_CAL_MASK = $1c00;
  PCI_AGP_COMMAND_SBA = $0200;
  PCI_AGP_COMMAND_AGP = $0100;
  PCI_AGP_COMMAND_GART64 = $0080;
  PCI_AGP_COMMAND_64BIT = $0020;
  PCI_AGP_COMMAND_FW = $0010;
  PCI_AGP_COMMAND_RATE4 = $0004;
  PCI_AGP_COMMAND_RATE2 = $0002;
  PCI_AGP_COMMAND_RATE1 = $0001;
  PCI_AGP_SIZEOF = 12;
  PCI_VPD_ADDR = 2;
  PCI_VPD_ADDR_MASK = $7fff;
  PCI_VPD_ADDR_F = $8000;
  PCI_VPD_DATA = 4;
  PCI_SID_ESR = 2;
  PCI_SID_ESR_NSLOTS = $1f;
  PCI_SID_ESR_FIC = $20;
  PCI_SID_CHASSIS_NR = 3;
  PCI_MSI_FLAGS = 2;
  PCI_MSI_FLAGS_MASK_BIT = $100;
  PCI_MSI_FLAGS_64BIT = $080;
  PCI_MSI_FLAGS_QSIZE = $070;
  PCI_MSI_FLAGS_QMASK = $00e;
  PCI_MSI_FLAGS_ENABLE = $001;
  PCI_MSI_RFU = 3;
  PCI_MSI_ADDRESS_LO = 4;
  PCI_MSI_ADDRESS_HI = 8;
  PCI_MSI_DATA_32 = 8;
  PCI_MSI_DATA_64 = 12;
  PCI_MSI_MASK_BIT_32 = 12;
  PCI_MSI_MASK_BIT_64 = 16;
  PCI_MSI_PENDING_32 = 16;
  PCI_MSI_PENDING_64 = 20;
  PCI_PCIX_COMMAND = 2;
  PCI_PCIX_COMMAND_DPERE = $0001;
  PCI_PCIX_COMMAND_ERO = $0002;
  PCI_PCIX_COMMAND_MAX_MEM_READ_BYTE_COUNT = $000c;
  PCI_PCIX_COMMAND_MAX_OUTSTANDING_SPLIT_TRANS = $0070;
  PCI_PCIX_COMMAND_RESERVED = $f80;
  PCI_PCIX_STATUS = 4;
  PCI_PCIX_STATUS_FUNCTION = $00000007;
  PCI_PCIX_STATUS_DEVICE = $000000f8;
  PCI_PCIX_STATUS_BUS = $0000ff00;
  PCI_PCIX_STATUS_64BIT = $00010000;
  PCI_PCIX_STATUS_133MHZ = $00020000;
  PCI_PCIX_STATUS_SC_DISCARDED = $00040000;
  PCI_PCIX_STATUS_UNEXPECTED_SC = $00080000;
  PCI_PCIX_STATUS_DEVICE_COMPLEXITY = $00100000;
  PCI_PCIX_STATUS_DESIGNED_MAX_MEM_READ_BYTE_COUNT = $00600000;
  PCI_PCIX_STATUS_DESIGNED_MAX_OUTSTANDING_SPLIT_TRANS = $03800000;
  PCI_PCIX_STATUS_DESIGNED_MAX_CUMULATIVE_READ_SIZE = $1c000000;
  PCI_PCIX_STATUS_RCVD_SC_ERR_MESS = $20000000;
  PCI_PCIX_STATUS_266MHZ = $40000000;
  PCI_PCIX_STATUS_533MHZ = $80000000;
  PCI_PCIX_SIZEOF = 4;
  PCI_PCIX_BRIDGE_SEC_STATUS = 2;
  PCI_PCIX_BRIDGE_SEC_STATUS_64BIT = $0001;
  PCI_PCIX_BRIDGE_SEC_STATUS_133MHZ = $0002;
  PCI_PCIX_BRIDGE_SEC_STATUS_SC_DISCARDED = $0004;
  PCI_PCIX_BRIDGE_SEC_STATUS_UNEXPECTED_SC = $0008;
  PCI_PCIX_BRIDGE_SEC_STATUS_SC_OVERRUN = $0010;
  PCI_PCIX_BRIDGE_SEC_STATUS_SPLIT_REQUEST_DELAYED = $0020;
  PCI_PCIX_BRIDGE_SEC_STATUS_CLOCK_FREQ = $01c0;
  PCI_PCIX_BRIDGE_SEC_STATUS_RESERVED = $fe00;
  PCI_PCIX_BRIDGE_STATUS = 4;
  PCI_PCIX_BRIDGE_STATUS_FUNCTION = $00000007;
  PCI_PCIX_BRIDGE_STATUS_DEVICE = $000000f8;
  PCI_PCIX_BRIDGE_STATUS_BUS = $0000ff00;
  PCI_PCIX_BRIDGE_STATUS_64BIT = $00010000;
  PCI_PCIX_BRIDGE_STATUS_133MHZ = $00020000;
  PCI_PCIX_BRIDGE_STATUS_SC_DISCARDED = $00040000;
  PCI_PCIX_BRIDGE_STATUS_UNEXPECTED_SC = $00080000;
  PCI_PCIX_BRIDGE_STATUS_SC_OVERRUN = $00100000;
  PCI_PCIX_BRIDGE_STATUS_SPLIT_REQUEST_DELAYED = $00200000;
  PCI_PCIX_BRIDGE_STATUS_RESERVED = $ffc00000;
  PCI_PCIX_BRIDGE_UPSTREAM_SPLIT_TRANS_CTRL = 8;
  PCI_PCIX_BRIDGE_DOWNSTREAM_SPLIT_TRANS_CTRL = 12;
  PCI_PCIX_BRIDGE_STR_CAPACITY = $0000ffff;
  PCI_PCIX_BRIDGE_STR_COMMITMENT_LIMIT = $ffff0000;
  PCI_PCIX_BRIDGE_SIZEOF = 12;
  PCI_HT_CMD = 2;
  PCI_HT_CMD_TYP_HI = $e000;
  PCI_HT_CMD_TYP_HI_PRI = $0000;
  PCI_HT_CMD_TYP_HI_SEC = $2000;
  PCI_HT_CMD_TYP = $f800;
  PCI_HT_CMD_TYP_SW = $4000;
  PCI_HT_CMD_TYP_IDC = $8000;
  PCI_HT_CMD_TYP_RID = $8800;
  PCI_HT_CMD_TYP_UIDC = $9000;
  PCI_HT_CMD_TYP_ECSA = $9800;
  PCI_HT_CMD_TYP_AM = $a000;
  PCI_HT_CMD_TYP_MSIM = $a800;
  PCI_HT_CMD_TYP_DR = $b000;
  PCI_HT_CMD_TYP_VCS = $b800;
  PCI_HT_CMD_TYP_RM = $c000;
  PCI_HT_CMD_TYP_X86 = $c800;
  PCI_HT_LCTR_CFLE = $0002;
  PCI_HT_LCTR_CST = $0004;
  PCI_HT_LCTR_CFE = $0008;
  PCI_HT_LCTR_LKFAIL = $0010;
  PCI_HT_LCTR_INIT = $0020;
  PCI_HT_LCTR_EOC = $0040;
  PCI_HT_LCTR_TXO = $0080;
  PCI_HT_LCTR_CRCERR = $0f00;
  PCI_HT_LCTR_ISOCEN = $1000;
  PCI_HT_LCTR_LSEN = $2000;
  PCI_HT_LCTR_EXTCTL = $4000;
  PCI_HT_LCTR_64B = $8000;
  PCI_HT_LCNF_MLWI = $0007;
  PCI_HT_LCNF_LW_8B = $0;
  PCI_HT_LCNF_LW_16B = $1;
  PCI_HT_LCNF_LW_32B = $3;
  PCI_HT_LCNF_LW_2B = $4;
  PCI_HT_LCNF_LW_4B = $5;
  PCI_HT_LCNF_LW_NC = $7;
  PCI_HT_LCNF_DFI = $0008;
  PCI_HT_LCNF_MLWO = $0070;
  PCI_HT_LCNF_DFO = $0080;
  PCI_HT_LCNF_LWI = $0700;
  PCI_HT_LCNF_DFIE = $0800;
  PCI_HT_LCNF_LWO = $7000;
  PCI_HT_LCNF_DFOE = $8000;
  PCI_HT_RID_MIN = $1f;
  PCI_HT_RID_MAJ = $e0;
  PCI_HT_LFRER_FREQ = $0f;
  PCI_HT_LFRER_200 = $00;
  PCI_HT_LFRER_300 = $01;
  PCI_HT_LFRER_400 = $02;
  PCI_HT_LFRER_500 = $03;
  PCI_HT_LFRER_600 = $04;
  PCI_HT_LFRER_800 = $05;
  PCI_HT_LFRER_1000 = $06;
  PCI_HT_LFRER_1200 = $07;
  PCI_HT_LFRER_1400 = $08;
  PCI_HT_LFRER_1600 = $09;
  PCI_HT_LFRER_VEND = $0f;
  PCI_HT_LFRER_ERR = $f0;
  PCI_HT_LFRER_PROT = $10;
  PCI_HT_LFRER_OV = $20;
  PCI_HT_LFRER_EOC = $40;
  PCI_HT_LFRER_CTLT = $80;
  PCI_HT_LFCAP_200 = $0001;
  PCI_HT_LFCAP_300 = $0002;
  PCI_HT_LFCAP_400 = $0004;
  PCI_HT_LFCAP_500 = $0008;
  PCI_HT_LFCAP_600 = $0010;
  PCI_HT_LFCAP_800 = $0020;
  PCI_HT_LFCAP_1000 = $0040;
  PCI_HT_LFCAP_1200 = $0080;
  PCI_HT_LFCAP_1400 = $0100;
  PCI_HT_LFCAP_1600 = $0200;
  PCI_HT_LFCAP_VEND = $8000;
  PCI_HT_FTR_ISOCFC = $0001;
  PCI_HT_FTR_LDTSTOP = $0002;
  PCI_HT_FTR_CRCTM = $0004;
  PCI_HT_FTR_ECTLT = $0008;
  PCI_HT_FTR_64BA = $0010;
  PCI_HT_FTR_UIDRD = $0020;
  PCI_HT_EH_PFLE = $0001;
  PCI_HT_EH_OFLE = $0002;
  PCI_HT_EH_PFE = $0004;
  PCI_HT_EH_OFE = $0008;
  PCI_HT_EH_EOCFE = $0010;
  PCI_HT_EH_RFE = $0020;
  PCI_HT_EH_CRCFE = $0040;
  PCI_HT_EH_SERRFE = $0080;
  PCI_HT_EH_CF = $0100;
  PCI_HT_EH_RE = $0200;
  PCI_HT_EH_PNFE = $0400;
  PCI_HT_EH_ONFE = $0800;
  PCI_HT_EH_EOCNFE = $1000;
  PCI_HT_EH_RNFE = $2000;
  PCI_HT_EH_CRCNFE = $4000;
  PCI_HT_EH_SERRNFE = $8000;
  PCI_HT_PRI_CMD = 2;
  PCI_HT_PRI_CMD_BUID = $001f;
  PCI_HT_PRI_CMD_UC = $03e0;
  PCI_HT_PRI_CMD_MH = $0400;
  PCI_HT_PRI_CMD_DD = $0800;
  PCI_HT_PRI_CMD_DUL = $1000;
  PCI_HT_PRI_LCTR0 = 4;
  PCI_HT_PRI_LCNF0 = 6;
  PCI_HT_PRI_LCTR1 = 8;
  PCI_HT_PRI_LCNF1 = 10;
  PCI_HT_PRI_RID = 12;
  PCI_HT_PRI_LFRER0 = 13;
  PCI_HT_PRI_LFCAP0 = 14;
  PCI_HT_PRI_FTR = 16;
  PCI_HT_PRI_LFRER1 = 17;
  PCI_HT_PRI_LFCAP1 = 18;
  PCI_HT_PRI_ES = 20;
  PCI_HT_PRI_EH = 22;
  PCI_HT_PRI_MBU = 24;
  PCI_HT_PRI_MLU = 25;
  PCI_HT_PRI_BN = 26;
  PCI_HT_PRI_SIZEOF = 28;
  PCI_HT_SEC_CMD = 2;
  PCI_HT_SEC_CMD_WR = $0001;
  PCI_HT_SEC_CMD_DE = $0002;
  PCI_HT_SEC_CMD_DN = $007c;
  PCI_HT_SEC_CMD_CS = $0080;
  PCI_HT_SEC_CMD_HH = $0100;
  PCI_HT_SEC_CMD_AS = $0400;
  PCI_HT_SEC_CMD_HIECE = $0800;
  PCI_HT_SEC_CMD_DUL = $1000;
  PCI_HT_SEC_LCTR = 4;
  PCI_HT_SEC_LCNF = 6;
  PCI_HT_SEC_RID = 8;
  PCI_HT_SEC_LFRER = 9;
  PCI_HT_SEC_LFCAP = 10;
  PCI_HT_SEC_FTR = 12;
  PCI_HT_SEC_FTR_EXTRS = $0100;
  PCI_HT_SEC_FTR_UCNFE = $0200;
  PCI_HT_SEC_ES = 16;
  PCI_HT_SEC_EH = 18;
  PCI_HT_SEC_MBU = 20;
  PCI_HT_SEC_MLU = 21;
  PCI_HT_SEC_SIZEOF = 24;
  PCI_HT_SW_CMD = 2;
  PCI_HT_SW_CMD_VIBERR = $0080;
  PCI_HT_SW_CMD_VIBFL = $0100;
  PCI_HT_SW_CMD_VIBFT = $0200;
  PCI_HT_SW_CMD_VIBNFT = $0400;
  PCI_HT_SW_PMASK = 4;
  PCI_HT_SW_SWINF = 8;
  PCI_HT_SW_SWINF_DP = $0000001f;
  PCI_HT_SW_SWINF_EN = $00000020;
  PCI_HT_SW_SWINF_CR = $00000040;
  PCI_HT_SW_SWINF_PCIDX = $00000f00;
  PCI_HT_SW_SWINF_BLRIDX = $0003f000;
  PCI_HT_SW_SWINF_SBIDX = $00002000;
  PCI_HT_SW_SWINF_HP = $00040000;
  PCI_HT_SW_SWINF_HIDE = $00080000;
  PCI_HT_SW_PCD = 12;
  PCI_HT_SW_BLRD = 16;
  PCI_HT_SW_SBD = 20;
  PCI_HT_SW_SIZEOF = 24;
  PCI_HT_SW_PC_PCR = $0;
  PCI_HT_SW_PC_NPCR = $1;
  PCI_HT_SW_PC_RCR = $2;
  PCI_HT_SW_PC_PDWR = $3;
  PCI_HT_SW_PC_NPDWR = $4;
  PCI_HT_SW_PC_RDWR = $5;
  PCI_HT_SW_PC_PCT = $6;
  PCI_HT_SW_PC_NPCT = $7;
  PCI_HT_SW_PC_RCT = $8;
  PCI_HT_SW_PC_PDWT = $9;
  PCI_HT_SW_PC_NPDWT = $a;
  PCI_HT_SW_PC_RDWT = $b;
  PCI_HT_SW_BLR_BASE0_LO = $0;
  PCI_HT_SW_BLR_BASE0_HI = $1;
  PCI_HT_SW_BLR_LIM0_LO = $2;
  PCI_HT_SW_BLR_LIM0_HI = $3;
  PCI_HT_SW_SB_LO = $0;
  PCI_HT_SW_S0_HI = $1;
  PCI_HT_IDC_IDX = 2;
  PCI_HT_IDC_DATA = 4;
  PCI_HT_IDC_SIZEOF = 8;
  PCI_HT_IDC_IDX_LINT = $01;
  PCI_HT_IDC_LINT = $00ff0000;
  PCI_HT_IDC_IDX_IDR = $10;
  PCI_HT_IDC_IDR_MASK = $10000001;
  PCI_HT_IDC_IDR_POL = $10000002;
  PCI_HT_IDC_IDR_II_2 = $1000001c;
  PCI_HT_IDC_IDR_II_5 = $10000020;
  PCI_HT_IDC_IDR_II_6 = $00ffffc0;
  PCI_HT_IDC_IDR_II_24 = $ff000000;
  PCI_HT_IDC_IDR_II_32 = $00ffffff;
  PCI_HT_IDC_IDR_PASSPW = $40000000;
  PCI_HT_IDC_IDR_WEOI = $80000000;
  PCI_HT_RID_RID = 2;
  PCI_HT_RID_SIZEOF = 4;
  PCI_HT_UIDC_CS = 4;
  PCI_HT_UIDC_CE = 8;
  PCI_HT_UIDC_SIZEOF = 12;
  PCI_HT_ECSA_ADDR = 4;
  PCI_HT_ECSA_ADDR_REG = $00000ffc;
  PCI_HT_ECSA_ADDR_FUN = $00007000;
  PCI_HT_ECSA_ADDR_DEV = $000f1000;
  PCI_HT_ECSA_ADDR_BUS = $0ff00000;
  PCI_HT_ECSA_ADDR_TYPE = $10000000;
  PCI_HT_ECSA_DATA = 8;
  PCI_HT_ECSA_SIZEOF = 12;
  PCI_HT_AM_CMD = 2;
  PCI_HT_AM_CMD_NDMA = $000f;
  PCI_HT_AM_CMD_IOSIZ = $01f0;
  PCI_HT_AM_CMD_MT = $0600;
  PCI_HT_AM_CMD_MT_40B = $0000;
  PCI_HT_AM_CMD_MT_64B = $0200;
  PCI_HT_AM_SBW_CTR_COMP = $1;
  PCI_HT_AM_SBW_CTR_NCOH = $2;
  PCI_HT_AM_SBW_CTR_ISOC = $4;
  PCI_HT_AM_SBW_CTR_EN = $8;
  PCI_HT_AM40_SBNPW = 4;
  PCI_HT_AM40_SBW_BASE = $000fffff;
  PCI_HT_AM40_SBW_CTR = $f0000000;
  PCI_HT_AM40_SBPW = 8;
  PCI_HT_AM40_DMA_PBASE0 = 12;
  PCI_HT_AM40_DMA_CTR0 = 15;
  PCI_HT_AM40_DMA_CTR_CTR = $f0;
  PCI_HT_AM40_DMA_SLIM0 = 16;
  PCI_HT_AM40_DMA_SBASE0 = 18;
  PCI_HT_AM40_SIZEOF = 12;
  PCI_HT_AM64_IDX = 4;
  PCI_HT_AM64_DATA_LO = 8;
  PCI_HT_AM64_DATA_HI = 12;
  PCI_HT_AM64_SIZEOF = 16;
  PCI_HT_AM64_IDX_SBNPW = $00;
  PCI_HT_AM64_W_BASE_LO = $fff00000;
  PCI_HT_AM64_W_CTR = $0000000f;
  PCI_HT_AM64_IDX_SBPW = $01;
  PCI_HT_AM64_IDX_PBNPW = $02;
  PCI_HT_AM64_IDX_DMAPB0 = $04;
  PCI_HT_AM64_IDX_DMASB0 = $05;
  PCI_HT_AM64_IDX_DMASL0 = $06;
  PCI_HT_MSIM_CMD = 2;
  PCI_HT_MSIM_CMD_EN = $0001;
  PCI_HT_MSIM_CMD_FIXD = $0002;
  PCI_HT_MSIM_ADDR_LO = 4;
  PCI_HT_MSIM_ADDR_HI = 8;
  PCI_HT_MSIM_SIZEOF = 12;
  PCI_HT_DR_CMD = 2;
  PCI_HT_DR_CMD_NDRS = $000f;
  PCI_HT_DR_CMD_IDX = $01f0;
  PCI_HT_DR_EN = 4;
  PCI_HT_DR_DATA = 8;
  PCI_HT_DR_SIZEOF = 12;
  PCI_HT_DR_IDX_BASE_LO = $00;
  PCI_HT_DR_OTNRD = $00000001;
  PCI_HT_DR_BL_LO = $ffffff00;
  PCI_HT_DR_IDX_BASE_HI = $01;
  PCI_HT_DR_IDX_LIMIT_LO = $02;
  PCI_HT_DR_IDX_LIMIT_HI = $03;
  PCI_HT_VCS_SUP = 4;
  PCI_HT_VCS_L1EN = 5;
  PCI_HT_VCS_L0EN = 6;
  PCI_HT_VCS_SBD = 8;
  PCI_HT_VCS_SINT = 9;
  PCI_HT_VCS_SSUP = 10;
  PCI_HT_VCS_SSUP_0 = $00;
  PCI_HT_VCS_SSUP_3 = $01;
  PCI_HT_VCS_SSUP_15 = $02;
  PCI_HT_VCS_NFCBD = 12;
  PCI_HT_VCS_NFCINT = 13;
  PCI_HT_VCS_SIZEOF = 16;
  PCI_HT_RM_CTR0 = 4;
  PCI_HT_RM_CTR_LRETEN = $01;
  PCI_HT_RM_CTR_FSER = $02;
  PCI_HT_RM_CTR_ROLNEN = $04;
  PCI_HT_RM_CTR_FSS = $08;
  PCI_HT_RM_CTR_RETNEN = $10;
  PCI_HT_RM_CTR_RETFEN = $20;
  PCI_HT_RM_CTR_AA = $c0;
  PCI_HT_RM_STS0 = 5;
  PCI_HT_RM_STS_RETSNT = $01;
  PCI_HT_RM_STS_CNTROL = $02;
  PCI_HT_RM_STS_SRCV = $04;
  PCI_HT_RM_CTR1 = 6;
  PCI_HT_RM_STS1 = 7;
  PCI_HT_RM_CNT0 = 8;
  PCI_HT_RM_CNT1 = 10;
  PCI_HT_RM_SIZEOF = 12;
  PCI_VNDR_LENGTH = 2;
  PCI_EXP_FLAGS = $2;
  PCI_EXP_FLAGS_VERS = $000f;
  PCI_EXP_FLAGS_TYPE = $00f0;
  PCI_EXP_TYPE_ENDPOINT = $0;
  PCI_EXP_TYPE_LEG_END = $1;
  PCI_EXP_TYPE_ROOT_PORT = $4;
  PCI_EXP_TYPE_UPSTREAM = $5;
  PCI_EXP_TYPE_DOWNSTREAM = $6;
  PCI_EXP_TYPE_PCI_BRIDGE = $7;
  PCI_EXP_TYPE_PCIE_BRIDGE = $8;
  PCI_EXP_TYPE_ROOT_INT_EP = $9;
  PCI_EXP_TYPE_ROOT_EC = $a;
  PCI_EXP_FLAGS_SLOT = $0100;
  PCI_EXP_FLAGS_IRQ = $3e00;
  PCI_EXP_DEVCAP = $4;
  PCI_EXP_DEVCAP_PAYLOAD = $07;
  PCI_EXP_DEVCAP_PHANTOM = $18;
  PCI_EXP_DEVCAP_EXT_TAG = $20;
  PCI_EXP_DEVCAP_L0S = $1c0;
  PCI_EXP_DEVCAP_L1 = $e00;
  PCI_EXP_DEVCAP_ATN_BUT = $1000;
  PCI_EXP_DEVCAP_ATN_IND = $2000;
  PCI_EXP_DEVCAP_PWR_IND = $4000;
  PCI_EXP_DEVCAP_RBE = $8000;
  PCI_EXP_DEVCAP_PWR_VAL = $3fc0000;
  PCI_EXP_DEVCAP_PWR_SCL = $c000000;
  PCI_EXP_DEVCAP_FLRESET = $10000000;
  PCI_EXP_DEVCTL = $8;
  PCI_EXP_DEVCTL_CERE = $0001;
  PCI_EXP_DEVCTL_NFERE = $0002;
  PCI_EXP_DEVCTL_FERE = $0004;
  PCI_EXP_DEVCTL_URRE = $0008;
  PCI_EXP_DEVCTL_RELAXED = $0010;
  PCI_EXP_DEVCTL_PAYLOAD = $00e0;
  PCI_EXP_DEVCTL_EXT_TAG = $0100;
  PCI_EXP_DEVCTL_PHANTOM = $0200;
  PCI_EXP_DEVCTL_AUX_PME = $0400;
  PCI_EXP_DEVCTL_NOSNOOP = $0800;
  PCI_EXP_DEVCTL_READRQ = $7000;
  PCI_EXP_DEVCTL_BCRE = $8000;
  PCI_EXP_DEVCTL_FLRESET = $8000;
  PCI_EXP_DEVSTA = $a;
  PCI_EXP_DEVSTA_CED = $01;
  PCI_EXP_DEVSTA_NFED = $02;
  PCI_EXP_DEVSTA_FED = $04;
  PCI_EXP_DEVSTA_URD = $08;
  PCI_EXP_DEVSTA_AUXPD = $10;
  PCI_EXP_DEVSTA_TRPND = $20;
  PCI_EXP_LNKCAP = $c;
  PCI_EXP_LNKCAP_SPEED = $0000f;
  PCI_EXP_LNKCAP_WIDTH = $003f0;
  PCI_EXP_LNKCAP_ASPM = $00c00;
  PCI_EXP_LNKCAP_L0S = $07000;
  PCI_EXP_LNKCAP_L1 = $38000;
  PCI_EXP_LNKCAP_CLOCKPM = $40000;
  PCI_EXP_LNKCAP_SURPRISE = $80000;
  PCI_EXP_LNKCAP_DLLA = $100000;
  PCI_EXP_LNKCAP_LBNC = $200000;
  PCI_EXP_LNKCAP_AOC = $400000;
  PCI_EXP_LNKCAP_PORT = $ff000000;
  PCI_EXP_LNKCTL = $10;
  PCI_EXP_LNKCTL_ASPM = $0003;
  PCI_EXP_LNKCTL_RCB = $0008;
  PCI_EXP_LNKCTL_DISABLE = $0010;
  PCI_EXP_LNKCTL_RETRAIN = $0020;
  PCI_EXP_LNKCTL_CLOCK = $0040;
  PCI_EXP_LNKCTL_XSYNCH = $0080;
  PCI_EXP_LNKCTL_CLOCKPM = $0100;
  PCI_EXP_LNKCTL_HWAUTWD = $0200;
  PCI_EXP_LNKCTL_BWMIE = $0400;
  PCI_EXP_LNKCTL_AUTBWIE = $0800;
  PCI_EXP_LNKSTA = $12;
  PCI_EXP_LNKSTA_SPEED = $000f;
  PCI_EXP_LNKSTA_WIDTH = $03f0;
  PCI_EXP_LNKSTA_TR_ERR = $0400;
  PCI_EXP_LNKSTA_TRAIN = $0800;
  PCI_EXP_LNKSTA_SL_CLK = $1000;
  PCI_EXP_LNKSTA_DL_ACT = $2000;
  PCI_EXP_LNKSTA_BWMGMT = $4000;
  PCI_EXP_LNKSTA_AUTBW = $8000;
  PCI_EXP_SLTCAP = $14;
  PCI_EXP_SLTCAP_ATNB = $0001;
  PCI_EXP_SLTCAP_PWRC = $0002;
  PCI_EXP_SLTCAP_MRL = $0004;
  PCI_EXP_SLTCAP_ATNI = $0008;
  PCI_EXP_SLTCAP_PWRI = $0010;
  PCI_EXP_SLTCAP_HPS = $0020;
  PCI_EXP_SLTCAP_HPC = $0040;
  PCI_EXP_SLTCAP_PWR_VAL = $00007f80;
  PCI_EXP_SLTCAP_PWR_SCL = $00018000;
  PCI_EXP_SLTCAP_INTERLOCK = $020000;
  PCI_EXP_SLTCAP_NOCMDCOMP = $040000;
  PCI_EXP_SLTCAP_PSN = $fff80000;
  PCI_EXP_SLTCTL = $18;
  PCI_EXP_SLTCTL_ATNB = $0001;
  PCI_EXP_SLTCTL_PWRF = $0002;
  PCI_EXP_SLTCTL_MRLS = $0004;
  PCI_EXP_SLTCTL_PRSD = $0008;
  PCI_EXP_SLTCTL_CMDC = $0010;
  PCI_EXP_SLTCTL_HPIE = $0020;
  PCI_EXP_SLTCTL_ATNI = $00c0;
  PCI_EXP_SLTCTL_PWRI = $0300;
  PCI_EXP_SLTCTL_PWRC = $0400;
  PCI_EXP_SLTCTL_INTERLOCK = $0800;
  PCI_EXP_SLTCTL_LLCHG = $1000;
  PCI_EXP_SLTSTA = $1a;
  PCI_EXP_SLTSTA_ATNB = $0001;
  PCI_EXP_SLTSTA_PWRF = $0002;
  PCI_EXP_SLTSTA_MRLS = $0004;
  PCI_EXP_SLTSTA_PRSD = $0008;
  PCI_EXP_SLTSTA_CMDC = $0010;
  PCI_EXP_SLTSTA_MRL_ST = $0020;
  PCI_EXP_SLTSTA_PRES = $0040;
  PCI_EXP_SLTSTA_INTERLOCK = $0080;
  PCI_EXP_SLTSTA_LLCHG = $0100;
  PCI_EXP_RTCTL = $1c;
  PCI_EXP_RTCTL_SECEE = $0001;
  PCI_EXP_RTCTL_SENFEE = $0002;
  PCI_EXP_RTCTL_SEFEE = $0004;
  PCI_EXP_RTCTL_PMEIE = $0008;
  PCI_EXP_RTCTL_CRSVIS = $0010;
  PCI_EXP_RTCAP = $1e;
  PCI_EXP_RTCAP_CRSVIS = $0001;
  PCI_EXP_RTSTA = $20;
  PCI_EXP_RTSTA_PME_REQID = $0000ffff;
  PCI_EXP_RTSTA_PME_STATUS = $00010000;
  PCI_EXP_RTSTA_PME_PENDING = $00020000;
  PCI_EXP_DEVCAP2 = $24;

function PCI_EXP_DEVCAP2_TIMEOUT_RANGE(x: uint32): uint32;

const
  PCI_EXP_DEVCAP2_TIMEOUT_DIS = $0010;
  PCI_EXP_DEVCAP2_ARI = $0020;
  PCI_EXP_DEVCAP2_ATOMICOP_ROUTING = $0040;
  PCI_EXP_DEVCAP2_32BIT_ATOMICOP_COMP = $0080;
  PCI_EXP_DEVCAP2_64BIT_ATOMICOP_COMP = $0100;
  PCI_EXP_DEVCAP2_128BIT_CAS_COMP = $0200;
  PCI_EXP_DEVCAP2_NROPRPRP = $0400;
  PCI_EXP_DEVCAP2_LTR = $0800;

function PCI_EXP_DEVCAP2_TPH_COMP(x: uint32): uint32;
function PCI_EXP_DEVCAP2_LN_CLS(x: uint32): uint32;

const
  PCI_EXP_DEVCAP2_10BIT_TAG_COMP = $00010000;
  PCI_EXP_DEVCAP2_10BIT_TAG_REQ = $00020000;

function PCI_EXP_DEVCAP2_OBFF(x: uint32): uint32;

const
  PCI_EXP_DEVCAP2_EXTFMT = $00100000;
  PCI_EXP_DEVCAP2_EE_TLP = $00200000;

function PCI_EXP_DEVCAP2_MEE_TLP(x: uint32): uint32;
function PCI_EXP_DEVCAP2_EPR(x: uint32): uint32;

const
  PCI_EXP_DEVCAP2_EPR_INIT = $04000000;
  PCI_EXP_DEVCAP2_FRS = $80000000;
  PCI_EXP_DEVCTL2 = $28;

function PCI_EXP_DEVCTL2_TIMEOUT_VALUE(x: uint32): uint32;

const
  PCI_EXP_DEVCTL2_TIMEOUT_DIS = $0010;
  PCI_EXP_DEVCTL2_ARI = $0020;
  PCI_EXP_DEVCTL2_ATOMICOP_REQUESTER_EN = $0040;
  PCI_EXP_DEVCTL2_ATOMICOP_EGRESS_BLOCK = $0080;
  PCI_EXP_DEVCTL2_LTR = $0400;
  PCI_EXP_DEVCTL2_10BIT_TAG_REQ = $1000;

function PCI_EXP_DEVCTL2_OBFF(x: uint32): uint32;

const
  PCI_EXP_DEVSTA2 = $2a;
  PCI_EXP_LNKCAP2 = $2c;

function PCI_EXP_LNKCAP2_SPEED(x: uint32): uint32;

const
  PCI_EXP_LNKCAP2_CROSSLINK = $00000100;
  PCI_EXP_LNKCAP2_RETIMER = $00800000;
  PCI_EXP_LNKCAP2_2RETIMERS = $01000000;
  PCI_EXP_LNKCAP2_DRS = $80000000;
  PCI_EXP_LNKCTL2 = $30;

function PCI_EXP_LNKCTL2_SPEED(x: uint32): uint32;

const
  PCI_EXP_LNKCTL2_CMPLNC = $0010;
  PCI_EXP_LNKCTL2_SPEED_DIS = $0020;

function PCI_EXP_LNKCTL2_DEEMPHASIS(x: uint32): uint32;
function PCI_EXP_LNKCTL2_MARGIN(x: uint32): uint32;

const
  PCI_EXP_LNKCTL2_MOD_CMPLNC = $0400;
  PCI_EXP_LNKCTL2_CMPLNC_SOS = $0800;

function PCI_EXP_LNKCTL2_COM_DEEMPHASIS(x: uint32): uint32;

const
  PCI_EXP_LNKSTA2 = $32;

function PCI_EXP_LINKSTA2_DEEMPHASIS(x: uint32): uint32;

const
  PCI_EXP_LINKSTA2_EQU_COMP = $02;
  PCI_EXP_LINKSTA2_EQU_PHASE1 = $04;
  PCI_EXP_LINKSTA2_EQU_PHASE2 = $08;
  PCI_EXP_LINKSTA2_EQU_PHASE3 = $10;
  PCI_EXP_LINKSTA2_EQU_REQ = $20;
  PCI_EXP_LINKSTA2_RETIMER = $0040;
  PCI_EXP_LINKSTA2_2RETIMERS = $0080;

function PCI_EXP_LINKSTA2_CROSSLINK(x: uint32): uint32;
function PCI_EXP_LINKSTA2_COMPONENT(x: uint32): uint32;

const
  PCI_EXP_LINKSTA2_DRS_RCVD = $8000;
  PCI_EXP_SLTCAP2 = $34;
  PCI_EXP_SLTCTL2 = $38;
  PCI_EXP_SLTSTA2 = $3a;
  PCI_MSIX_ENABLE = $8000;
  PCI_MSIX_MASK = $4000;
  PCI_MSIX_TABSIZE = $07ff;
  PCI_MSIX_TABLE = 4;
  PCI_MSIX_PBA = 8;
  PCI_MSIX_BIR = $7;
  PCI_SSVID_VENDOR = 4;
  PCI_SSVID_DEVICE = 6;
  PCI_AF_CAP = 3;
  PCI_AF_CAP_TP = $01;
  PCI_AF_CAP_FLR = $02;
  PCI_AF_CTRL = 4;
  PCI_AF_CTRL_FLR = $01;
  PCI_AF_STATUS = 5;
  PCI_AF_STATUS_TP = $01;
  PCI_SATA_HBA_BARS = 4;
  PCI_SATA_HBA_REG0 = 8;
  PCI_EA_CAP_TYPE1_SECONDARY = 4;
  PCI_EA_CAP_TYPE1_SUBORDINATE = 5;
  PCI_EA_CAP_ENT_WRITABLE = $40000000;
  PCI_EA_CAP_ENT_ENABLE = $80000000;
  PCI_ERR_UNCOR_STATUS = 4;
  PCI_ERR_UNC_TRAIN = $00000001;
  PCI_ERR_UNC_DLP = $00000010;
  PCI_ERR_UNC_SDES = $00000020;
  PCI_ERR_UNC_POISON_TLP = $00001000;
  PCI_ERR_UNC_FCP = $00002000;
  PCI_ERR_UNC_COMP_TIME = $00004000;
  PCI_ERR_UNC_COMP_ABORT = $00008000;
  PCI_ERR_UNC_UNX_COMP = $00010000;
  PCI_ERR_UNC_RX_OVER = $00020000;
  PCI_ERR_UNC_MALF_TLP = $00040000;
  PCI_ERR_UNC_ECRC = $00080000;
  PCI_ERR_UNC_UNSUP = $00100000;
  PCI_ERR_UNC_ACS_VIOL = $00200000;
  PCI_ERR_UNCOR_MASK = 8;
  PCI_ERR_UNCOR_SEVER = 12;
  PCI_ERR_COR_STATUS = 16;
  PCI_ERR_COR_RCVR = $00000001;
  PCI_ERR_COR_BAD_TLP = $00000040;
  PCI_ERR_COR_BAD_DLLP = $00000080;
  PCI_ERR_COR_REP_ROLL = $00000100;
  PCI_ERR_COR_REP_TIMER = $00001000;
  PCI_ERR_COR_REP_ANFE = $00002000;
  PCI_ERR_COR_MASK = 20;
  PCI_ERR_CAP = 24;

function PCI_ERR_CAP_FEP(x: uint32): uint32;

const
  PCI_ERR_CAP_ECRC_GENC = $00000020;
  PCI_ERR_CAP_ECRC_GENE = $00000040;
  PCI_ERR_CAP_ECRC_CHKC = $00000080;
  PCI_ERR_CAP_ECRC_CHKE = $00000100;
  PCI_ERR_CAP_MULT_HDRC = $00000200;
  PCI_ERR_CAP_MULT_HDRE = $00000400;
  PCI_ERR_CAP_TLP_PFX = $00000800;
  PCI_ERR_CAP_HDR_LOG = $00001000;
  PCI_ERR_HEADER_LOG = 28;
  PCI_ERR_ROOT_COMMAND = 44;
  PCI_ERR_ROOT_CMD_COR_EN = $00000001;
  PCI_ERR_ROOT_CMD_NONFATAL_EN = $00000002;
  PCI_ERR_ROOT_CMD_FATAL_EN = $00000004;
  PCI_ERR_ROOT_STATUS = 48;
  PCI_ERR_ROOT_COR_RCV = $00000001;
  PCI_ERR_ROOT_MULTI_COR_RCV = $00000002;
  PCI_ERR_ROOT_UNCOR_RCV = $00000004;
  PCI_ERR_ROOT_MULTI_UNCOR_RCV = $00000008;
  PCI_ERR_ROOT_FIRST_FATAL = $00000010;
  PCI_ERR_ROOT_NONFATAL_RCV = $00000020;
  PCI_ERR_ROOT_FATAL_RCV = $00000040;

function PCI_ERR_MSG_NUM(x: uint32): uint32;

const
  PCI_ERR_ROOT_COR_SRC = 52;
  PCI_ERR_ROOT_SRC = 54;
  PCI_VC_PORT_REG1 = 4;
  PCI_VC_PORT_REG2 = 8;
  PCI_VC_PORT_CTRL = 12;
  PCI_VC_PORT_STATUS = 14;
  PCI_VC_RES_CAP = 16;
  PCI_VC_RES_CTRL = 20;
  PCI_VC_RES_STATUS = 26;
  PCI_PWR_DSR = 4;
  PCI_PWR_DATA = 8;

function PCI_PWR_DATA_BASE(x: uint32): uint32;
function PCI_PWR_DATA_SCALE(x: uint32): uint32;
function PCI_PWR_DATA_PM_SUB(x: uint32): uint32;
function PCI_PWR_DATA_PM_STATE(x: uint32): uint32;
function PCI_PWR_DATA_TYPE(x: uint32): uint32;
function PCI_PWR_DATA_RAIL(x: uint32): uint32;

const
  PCI_PWR_CAP = 12;

function PCI_PWR_CAP_BUDGET(x: uint32): uint32;

const
  PCI_RCLINK_ESD = 4;
  PCI_RCLINK_LINK1 = 16;
  PCI_RCLINK_LINK_DESC = 0;
  PCI_RCLINK_LINK_ADDR = 8;
  PCI_RCLINK_LINK_SIZE = 16;

function PCI_RCEC_EP_CAP_VER(reg: uint32): uint32;

const
  PCI_RCEC_BUSN_REG_VER = $02;
  PCI_RCEC_RCIEP_BMAP = $0004;
  PCI_RCEC_BUSN_REG = $0008;
  PCI_EVNDR_HEADER = 4;
  PCI_EVNDR_REGISTERS = 8;
  PCI_DVSEC_HEADER1 = 4;
  PCI_DVSEC_HEADER2 = 8;
  PCI_DVSEC_VENDOR_ID_CXL = $1e98;
  PCI_DVSEC_ID_CXL = 0;
  PCI_CXL_DEV_LEN = $38;
  PCI_CXL_DEV_CAP = $0a;
  PCI_CXL_DEV_CAP_CACHE = $0001;
  PCI_CXL_DEV_CAP_IO = $0002;
  PCI_CXL_DEV_CAP_MEM = $0004;
  PCI_CXL_DEV_CAP_MEM_HWINIT = $0008;

function PCI_CXL_DEV_CAP_HDM_CNT(x: uint32): uint32;

const
  PCI_CXL_DEV_CAP_VIRAL = $4000;
  PCI_CXL_DEV_CTRL = $0c;
  PCI_CXL_DEV_CTRL_CACHE = $0001;
  PCI_CXL_DEV_CTRL_IO = $0002;
  PCI_CXL_DEV_CTRL_MEM = $0004;

function PCI_CXL_DEV_CTRL_CACHE_SF_COV(x: uint32): uint32;
function PCI_CXL_DEV_CTRL_CACHE_SF_GRAN(x: uint32): uint32;

const
  PCI_CXL_DEV_CTRL_CACHE_CLN = $0800;
  PCI_CXL_DEV_CTRL_VIRAL = $4000;
  PCI_CXL_DEV_STATUS = $0e;
  PCI_CXL_DEV_STATUS_VIRAL = $4000;
  PCI_CXL_DEV_STATUS2 = $12;
  PCI_CXL_DEV_STATUS_CACHE_INV = $0001;
  PCI_CXL_DEV_STATUS_RC = $0002;
  PCI_CXL_DEV_STATUS_RE = $0004;
  PCI_CXL_DEV_STATUS_PMC = $8000;
  PCI_CXL_DEV_CAP2 = $16;
  PCI_CXL_DEV_CAP2_CACHE_UNK = $0000;
  PCI_CXL_DEV_CAP2_CACHE_64K = $0001;
  PCI_CXL_DEV_CAP2_CACHE_1M = $0002;
  PCI_CXL_DEV_RANGE1_SIZE_HI = $18;
  PCI_CXL_DEV_RANGE1_SIZE_LO = $1c;
  PCI_CXL_RANGE_VALID = $0001;
  PCI_CXL_RANGE_ACTIVE = $0002;

function PCI_CXL_RANGE_TYPE(x: uint32): uint32;
function PCI_CXL_RANGE_CLASS(x: uint32): uint32;
function PCI_CXL_RANGE_INTERLEAVE(x: uint32): uint32;
function PCI_CXL_RANGE_TIMEOUT(x: uint32): uint32;

const
  PCI_CXL_DEV_RANGE1_BASE_HI = $20;
  PCI_CXL_DEV_RANGE1_BASE_LO = $24;
  PCI_CXL_DEV_RANGE2_SIZE_HI = $28;
  PCI_CXL_DEV_RANGE2_SIZE_LO = $2c;
  PCI_CXL_DEV_RANGE2_BASE_HI = $30;
  PCI_CXL_DEV_RANGE2_BASE_LO = $34;
  PCI_CXL_PORT_EXT_LEN = $28;
  PCI_CXL_PORT_EXT_STATUS = $0a;
  PCI_CXL_PORT_PM_INIT_COMPLETE = $1;
  PCI_CXL_PORT_CTRL = $0c;
  PCI_CXL_PORT_UNMASK_SBR = $0001;
  PCI_CXL_PORT_UNMASK_LINK = $0002;
  PCI_CXL_PORT_ALT_MEMORY = $0004;
  PCI_CXL_PORT_ALT_BME = $0008;
  PCI_CXL_PORT_VIRAL_EN = $4000;
  PCI_CXL_PORT_ALT_BUS_BASE = $e;
  PCI_CXL_PORT_ALT_BUS_LIMIT = $f;
  PCI_CXL_PORT_ALT_MEM_BASE = $10;
  PCI_CXL_PORT_ALT_MEM_LIMIT = $12;
  PCI_CXL_RL_BLOCK1_LO = $0c;
  PCI_CXL_GPF_DEV_LEN = $10;
  PCI_CXL_GPF_DEV_PHASE2_DUR = $0a;
  PCI_CXL_GPF_DEV_PHASE2_POW = $0c;
  PCI_CXL_GPF_DEV_1US = $0;
  PCI_CXL_GPF_DEV_10US = $1;
  PCI_CXL_GPF_DEV_100US = $2;
  PCI_CXL_GPF_DEV_1MS = $3;
  PCI_CXL_GPF_DEV_10MS = $4;
  PCI_CXL_GPF_DEV_100MS = $5;
  PCI_CXL_GPF_DEV_1S = $6;
  PCI_CXL_GPF_DEV_10S = $7;
  PCI_CXL_GPF_PORT_LEN = $10;
  PCI_CXL_GPF_PORT_PHASE1_CTRL = $0c;
  PCI_CXL_GPF_PORT_PHASE2_CTRL = $0e;
  PCI_CXL_GPF_PORT_1US = $0;
  PCI_CXL_GPF_PORT_10US = $1;
  PCI_CXL_GPF_PORT_100US = $2;
  PCI_CXL_GPF_PORT_1MS = $3;
  PCI_CXL_GPF_PORT_10MS = $4;
  PCI_CXL_GPF_PORT_100MS = $5;
  PCI_CXL_GPF_PORT_1S = $6;
  PCI_CXL_GPF_PORT_10S = $7;
  PCI_CXL_FB_LEN = $20;
  PCI_CXL_FB_PORT_CAP = $0a;
  PCI_CXL_FB_CAP_CACHE = $0001;
  PCI_CXL_FB_CAP_IO = $0002;
  PCI_CXL_FB_CAP_MEM = $0004;
  PCI_CXL_FB_CAP_68B_FLIT = $0020;
  PCI_CXL_FB_CAP_MULT_LOG_DEV = $0040;
  PCI_CXL_FB_CAP_256B_FLIT = $2000;
  PCI_CXL_FB_CAP_PBR_FLIT = $4000;
  PCI_CXL_FB_PORT_CTRL = $0c;
  PCI_CXL_FB_CTRL_CACHE = $0001;
  PCI_CXL_FB_CTRL_IO = $0002;
  PCI_CXL_FB_CTRL_MEM = $0004;
  PCI_CXL_FB_CTRL_SYNC_HDR_BYP = $0008;
  PCI_CXL_FB_CTRL_DRFT_BUF = $0010;
  PCI_CXL_FB_CTRL_68B_FLIT = $0020;
  PCI_CXL_FB_CTRL_MULT_LOG_DEV = $0040;
  PCI_CXL_FB_CTRL_RCD = $0080;
  PCI_CXL_FB_CTRL_RETIMER1 = $0100;
  PCI_CXL_FB_CTRL_RETIMER2 = $0200;
  PCI_CXL_FB_CTRL_256B_FLIT = $2000;
  PCI_CXL_FB_CTRL_PBR_FLIT = $4000;
  PCI_CXL_FB_PORT_STATUS = $0e;
  PCI_CXL_FB_STAT_CACHE = $0001;
  PCI_CXL_FB_STAT_IO = $0002;
  PCI_CXL_FB_STAT_MEM = $0004;
  PCI_CXL_FB_STAT_SYNC_HDR_BYP = $0008;
  PCI_CXL_FB_STAT_DRFT_BUF = $0010;
  PCI_CXL_FB_STAT_68B_FLIT = $0020;
  PCI_CXL_FB_STAT_MULT_LOG_DEV = $0040;
  PCI_CXL_FB_STAT_256B_FLIT = $2000;
  PCI_CXL_FB_STAT_PBR_FLIT = $4000;
  PCI_CXL_FB_MOD_TS_DATA = $10;
  PCI_CXL_FB_PORT_CAP2 = $14;
  PCI_CXL_FB_CAP2_NOP_HINT = $01;
  PCI_CXL_FB_PORT_CTRL2 = $18;
  PCI_CXL_FB_CTRL2_NOP_HINT = $01;
  PCI_CXL_FB_PORT_STATUS2 = $1c;
  PCI_CXL_MLD_LEN = $10;
  PCI_CXL_MLD_NUM_LD = $a;
  PCI_CXL_MLD_MAX_LD = $10;
  PCI_CXL_FUN_MAP_LEN = $2c;
  PCI_CXL_FUN_MAP_REG_0 = $0c;
  PCI_CXL_FUN_MAP_REG_1 = $10;
  PCI_CXL_FUN_MAP_REG_2 = $14;
  PCI_CXL_FUN_MAP_REG_3 = $18;
  PCI_CXL_FUN_MAP_REG_4 = $1c;
  PCI_CXL_FUN_MAP_REG_5 = $20;
  PCI_CXL_FUN_MAP_REG_6 = $24;
  PCI_CXL_FUN_MAP_REG_7 = $28;
  PCI_ACS_CAP = $04;
  PCI_ACS_CAP_VALID = $0001;
  PCI_ACS_CAP_BLOCK = $0002;
  PCI_ACS_CAP_REQ_RED = $0004;
  PCI_ACS_CAP_CMPLT_RED = $0008;
  PCI_ACS_CAP_FORWARD = $0010;
  PCI_ACS_CAP_EGRESS = $0020;
  PCI_ACS_CAP_TRANS = $0040;

function PCI_ACS_CAP_VECTOR(x: uint32): uint32;

const
  PCI_ACS_CTRL = $06;
  PCI_ACS_CTRL_VALID = $0001;
  PCI_ACS_CTRL_BLOCK = $0002;
  PCI_ACS_CTRL_REQ_RED = $0004;
  PCI_ACS_CTRL_CMPLT_RED = $0008;
  PCI_ACS_CTRL_FORWARD = $0010;
  PCI_ACS_CTRL_EGRESS = $0020;
  PCI_ACS_CTRL_TRANS = $0040;
  PCI_ACS_EGRESS_CTRL = $08;
  PCI_ARI_CAP = $04;
  PCI_ARI_CAP_MFVC = $0001;
  PCI_ARI_CAP_ACS = $0002;

function PCI_ARI_CAP_NFN(x: uint32): uint32;

const
  PCI_ARI_CTRL = $06;
  PCI_ARI_CTRL_MFVC = $0001;
  PCI_ARI_CTRL_ACS = $0002;

function PCI_ARI_CTRL_FG(x: uint32): uint32;

const
  PCI_ATS_CAP = $04;

function PCI_ATS_CAP_IQD(x: uint32): uint32;

const
  PCI_ATS_CTRL = $06;

function PCI_ATS_CTRL_STU(x: uint32): uint32;

const
  PCI_ATS_CTRL_ENABLE = $8000;
  PCI_IOV_CAP = $04;
  PCI_IOV_CAP_VFM = $00000001;
  PCI_IOV_CAP_VF_10BIT_TAG_REQ = $00000004;

function PCI_IOV_CAP_IMN(x: uint32): uint32;

const
  PCI_IOV_CTRL = $08;
  PCI_IOV_CTRL_VFE = $0001;
  PCI_IOV_CTRL_VFME = $0002;
  PCI_IOV_CTRL_VFMIE = $0004;
  PCI_IOV_CTRL_MSE = $0008;
  PCI_IOV_CTRL_ARI = $0010;
  PCI_IOV_CTRL_VF_10BIT_TAG_REQ_EN = $0020;
  PCI_IOV_STATUS = $0a;
  PCI_IOV_STATUS_MS = $0001;
  PCI_IOV_INITIALVF = $0c;
  PCI_IOV_TOTALVF = $0e;
  PCI_IOV_NUMVF = $10;
  PCI_IOV_FDL = $12;
  PCI_IOV_OFFSET = $14;
  PCI_IOV_STRIDE = $16;
  PCI_IOV_DID = $1a;
  PCI_IOV_SUPPS = $1c;
  PCI_IOV_SYSPS = $20;
  PCI_IOV_BAR_BASE = $24;
  PCI_IOV_NUM_BAR = 6;
  PCI_IOV_MSAO = $3c;

function PCI_IOV_MSA_BIR(x: uint32): uint32;
function PCI_IOV_MSA_OFFSET(x: uint32): uint32;

const
  PCI_MCAST_CAP = $04;

function PCI_MCAST_CAP_MAX_GROUP(x: uint32): uint32;
function PCI_MCAST_CAP_WIN_SIZE(x: uint32): uint32;

const
  PCI_MCAST_CAP_ECRC = $8000;
  PCI_MCAST_CTRL = $06;

function PCI_MCAST_CTRL_NUM_GROUP(x: uint32): uint32;

const
  PCI_MCAST_CTRL_ENABLE = $8000;
  PCI_MCAST_BAR = $08;

function PCI_MCAST_BAR_INDEX_POS(x: uint32): Tu32;

const
  PCI_MCAST_BAR_MASK = not ($fff);
  PCI_MCAST_RCV = $10;
  PCI_MCAST_BLOCK = $18;
  PCI_MCAST_BLOCK_UNTRANS = $20;
  PCI_MCAST_OVL_BAR = $28;

function PCI_MCAST_OVL_SIZE(x: uint32): Tu32;

const
  PCI_MCAST_OVL_MASK = not ($3f);
  PCI_PRI_CTRL = $04;
  PCI_PRI_CTRL_ENABLE = $01;
  PCI_PRI_CTRL_RESET = $02;
  PCI_PRI_STATUS = $06;
  PCI_PRI_STATUS_RF = $001;
  PCI_PRI_STATUS_UPRGI = $002;
  PCI_PRI_STATUS_STOPPED = $100;
  PCI_PRI_MAX_REQ = $08;
  PCI_PRI_ALLOC_REQ = $0c;
  PCI_TPH_CAPABILITIES = 4;
  PCI_TPH_INTVEC_SUP = 1 shl 1;
  PCI_TPH_DEV_SUP = 1 shl 2;
  PCI_TPH_EXT_REQ_SUP = 1 shl 8;
  PCI_TPH_ST_LOC_MASK = 3 shl 9;
  PCI_TPH_ST_NONE = 0 shl 9;
  PCI_TPH_ST_CAP = 1 shl 9;
  PCI_TPH_ST_MSIX = 2 shl 9;
  PCI_TPH_ST_SIZE_SHIFT = 16;
  PCI_LTR_MAX_SNOOP = 4;
  PCI_LTR_VALUE_MASK = $3ff;
  PCI_LTR_SCALE_SHIFT = 10;
  PCI_LTR_SCALE_MASK = 7;
  PCI_LTR_MAX_NOSNOOP = 6;
  PCI_SEC_LNKCTL3 = 4;
  PCI_SEC_LNKCTL3_PERFORM_LINK_EQU = $01;
  PCI_SEC_LNKCTL3_LNK_EQU_REQ_INTR_EN = $02;

function PCI_SEC_LNKCTL3_ENBL_LOWER_SKP_OS_GEN_VEC(x: uint32): uint32;

const
  PCI_SEC_LANE_ERR = 8;
  PCI_SEC_LANE_EQU_CTRL = 12;
  PCI_PASID_CAP = $04;
  PCI_PASID_CAP_EXEC = $02;
  PCI_PASID_CAP_PRIV = $04;

function PCI_PASID_CAP_WIDTH(x: uint32): uint32;

const
  PCI_PASID_CTRL = $06;
  PCI_PASID_CTRL_ENABLE = $01;
  PCI_PASID_CTRL_EXEC = $02;
  PCI_PASID_CTRL_PRIV = $04;
  PCI_DPC_CAP = 4;

function PCI_DPC_CAP_INT_MSG(x: uint32): uint32;

const
  PCI_DPC_CAP_RP_EXT = $20;
  PCI_DPC_CAP_TLP_BLOCK = $40;
  PCI_DPC_CAP_SW_TRIGGER = $80;

function PCI_DPC_CAP_RP_LOG(x: uint32): uint32;

const
  PCI_DPC_CAP_DL_ACT_ERR = $1000;
  PCI_DPC_CTL = 6;

function PCI_DPC_CTL_TRIGGER(x: uint32): uint32;

const
  PCI_DPC_CTL_CMPL = $4;
  PCI_DPC_CTL_INT = $8;
  PCI_DPC_CTL_ERR_COR = $10;
  PCI_DPC_CTL_TLP = $20;
  PCI_DPC_CTL_SW_TRIGGER = $40;
  PCI_DPC_CTL_DL_ACTIVE = $80;
  PCI_DPC_STATUS = 8;
  PCI_DPC_STS_TRIGGER = $01;

function PCI_DPC_STS_REASON(x: uint32): uint32;

const
  PCI_DPC_STS_INT = $08;
  PCI_DPC_STS_RP_BUSY = $10;

function PCI_DPC_STS_TRIGGER_EXT(x: uint32): uint32;
function PCI_DPC_STS_PIO_FEP(x: uint32): uint32;

const
  PCI_DPC_SOURCE = 10;
  PCI_L1PM_SUBSTAT_CAP = $4;
  PCI_L1PM_SUBSTAT_CAP_PM_L12 = $1;
  PCI_L1PM_SUBSTAT_CAP_PM_L11 = $2;
  PCI_L1PM_SUBSTAT_CAP_ASPM_L12 = $4;
  PCI_L1PM_SUBSTAT_CAP_ASPM_L11 = $8;
  PCI_L1PM_SUBSTAT_CAP_L1PM_SUPP = $10;
  PCI_L1PM_SUBSTAT_CTL1 = $8;
  PCI_L1PM_SUBSTAT_CTL1_PM_L12 = $1;
  PCI_L1PM_SUBSTAT_CTL1_PM_L11 = $2;
  PCI_L1PM_SUBSTAT_CTL1_ASPM_L12 = $4;
  PCI_L1PM_SUBSTAT_CTL1_ASPM_L11 = $8;
  PCI_L1PM_SUBSTAT_CTL2 = $C;
  PCI_DOE_CAP = $4;
  PCI_DOE_CAP_INT_SUPP = $1;

function PCI_DOE_CAP_INT_MSG(x: uint32): uint32;

const
  PCI_DOE_CTL = $8;
  PCI_DOE_CTL_ABORT = $1;
  PCI_DOE_CTL_INT = $2;
  PCI_DOE_CTL_GO = $80000000;
  PCI_DOE_STS = $C;
  PCI_DOE_STS_BUSY = $1;
  PCI_DOE_STS_INT = $2;
  PCI_DOE_STS_ERROR = $3;
  PCI_DOE_STS_OBJECT_READY = $80000000;

function PCI_DEVFN(slot, func: uint32): uint32;
function PCI_SLOT(devfn: uint32): uint32;
function PCI_FUNC(devfn: uint32): uint32;

const
  PCI_CLASS_NOT_DEFINED = $0000;
  PCI_CLASS_NOT_DEFINED_VGA = $0001;
  PCI_BASE_CLASS_STORAGE = $01;
  PCI_CLASS_STORAGE_SCSI = $0100;
  PCI_CLASS_STORAGE_IDE = $0101;
  PCI_CLASS_STORAGE_FLOPPY = $0102;
  PCI_CLASS_STORAGE_IPI = $0103;
  PCI_CLASS_STORAGE_RAID = $0104;
  PCI_CLASS_STORAGE_ATA = $0105;
  PCI_CLASS_STORAGE_SATA = $0106;
  PCI_CLASS_STORAGE_SAS = $0107;
  PCI_CLASS_STORAGE_OTHER = $0180;
  PCI_BASE_CLASS_NETWORK = $02;
  PCI_CLASS_NETWORK_ETHERNET = $0200;
  PCI_CLASS_NETWORK_TOKEN_RING = $0201;
  PCI_CLASS_NETWORK_FDDI = $0202;
  PCI_CLASS_NETWORK_ATM = $0203;
  PCI_CLASS_NETWORK_ISDN = $0204;
  PCI_CLASS_NETWORK_OTHER = $0280;
  PCI_BASE_CLASS_DISPLAY = $03;
  PCI_CLASS_DISPLAY_VGA = $0300;
  PCI_CLASS_DISPLAY_XGA = $0301;
  PCI_CLASS_DISPLAY_3D = $0302;
  PCI_CLASS_DISPLAY_OTHER = $0380;
  PCI_BASE_CLASS_MULTIMEDIA = $04;
  PCI_CLASS_MULTIMEDIA_VIDEO = $0400;
  PCI_CLASS_MULTIMEDIA_AUDIO = $0401;
  PCI_CLASS_MULTIMEDIA_PHONE = $0402;
  PCI_CLASS_MULTIMEDIA_AUDIO_DEV = $0403;
  PCI_CLASS_MULTIMEDIA_OTHER = $0480;
  PCI_BASE_CLASS_MEMORY = $05;
  PCI_CLASS_MEMORY_RAM = $0500;
  PCI_CLASS_MEMORY_FLASH = $0501;
  PCI_CLASS_MEMORY_OTHER = $0580;
  PCI_BASE_CLASS_BRIDGE = $06;
  PCI_CLASS_BRIDGE_HOST = $0600;
  PCI_CLASS_BRIDGE_ISA = $0601;
  PCI_CLASS_BRIDGE_EISA = $0602;
  PCI_CLASS_BRIDGE_MC = $0603;
  PCI_CLASS_BRIDGE_PCI = $0604;
  PCI_CLASS_BRIDGE_PCMCIA = $0605;
  PCI_CLASS_BRIDGE_NUBUS = $0606;
  PCI_CLASS_BRIDGE_CARDBUS = $0607;
  PCI_CLASS_BRIDGE_RACEWAY = $0608;
  PCI_CLASS_BRIDGE_PCI_SEMI = $0609;
  PCI_CLASS_BRIDGE_IB_TO_PCI = $060a;
  PCI_CLASS_BRIDGE_OTHER = $0680;
  PCI_BASE_CLASS_COMMUNICATION = $07;
  PCI_CLASS_COMMUNICATION_SERIAL = $0700;
  PCI_CLASS_COMMUNICATION_PARALLEL = $0701;
  PCI_CLASS_COMMUNICATION_MSERIAL = $0702;
  PCI_CLASS_COMMUNICATION_MODEM = $0703;
  PCI_CLASS_COMMUNICATION_OTHER = $0780;
  PCI_BASE_CLASS_SYSTEM = $08;
  PCI_CLASS_SYSTEM_PIC = $0800;
  PCI_CLASS_SYSTEM_DMA = $0801;
  PCI_CLASS_SYSTEM_TIMER = $0802;
  PCI_CLASS_SYSTEM_RTC = $0803;
  PCI_CLASS_SYSTEM_PCI_HOTPLUG = $0804;
  PCI_CLASS_SYSTEM_OTHER = $0880;
  PCI_BASE_CLASS_INPUT = $09;
  PCI_CLASS_INPUT_KEYBOARD = $0900;
  PCI_CLASS_INPUT_PEN = $0901;
  PCI_CLASS_INPUT_MOUSE = $0902;
  PCI_CLASS_INPUT_SCANNER = $0903;
  PCI_CLASS_INPUT_GAMEPORT = $0904;
  PCI_CLASS_INPUT_OTHER = $0980;
  PCI_BASE_CLASS_DOCKING = $0a;
  PCI_CLASS_DOCKING_GENERIC = $0a00;
  PCI_CLASS_DOCKING_OTHER = $0a80;
  PCI_BASE_CLASS_PROCESSOR = $0b;
  PCI_CLASS_PROCESSOR_386 = $0b00;
  PCI_CLASS_PROCESSOR_486 = $0b01;
  PCI_CLASS_PROCESSOR_PENTIUM = $0b02;
  PCI_CLASS_PROCESSOR_ALPHA = $0b10;
  PCI_CLASS_PROCESSOR_POWERPC = $0b20;
  PCI_CLASS_PROCESSOR_MIPS = $0b30;
  PCI_CLASS_PROCESSOR_CO = $0b40;
  PCI_BASE_CLASS_SERIAL = $0c;
  PCI_CLASS_SERIAL_FIREWIRE = $0c00;
  PCI_CLASS_SERIAL_ACCESS = $0c01;
  PCI_CLASS_SERIAL_SSA = $0c02;
  PCI_CLASS_SERIAL_USB = $0c03;
  PCI_CLASS_SERIAL_FIBER = $0c04;
  PCI_CLASS_SERIAL_SMBUS = $0c05;
  PCI_CLASS_SERIAL_INFINIBAND = $0c06;
  PCI_BASE_CLASS_WIRELESS = $0d;
  PCI_CLASS_WIRELESS_IRDA = $0d00;
  PCI_CLASS_WIRELESS_CONSUMER_IR = $0d01;
  PCI_CLASS_WIRELESS_RF = $0d10;
  PCI_CLASS_WIRELESS_OTHER = $0d80;
  PCI_BASE_CLASS_INTELLIGENT = $0e;
  PCI_CLASS_INTELLIGENT_I2O = $0e00;
  PCI_BASE_CLASS_SATELLITE = $0f;
  PCI_CLASS_SATELLITE_TV = $0f00;
  PCI_CLASS_SATELLITE_AUDIO = $0f01;
  PCI_CLASS_SATELLITE_VOICE = $0f03;
  PCI_CLASS_SATELLITE_DATA = $0f04;
  PCI_BASE_CLASS_CRYPT = $10;
  PCI_CLASS_CRYPT_NETWORK = $1000;
  PCI_CLASS_CRYPT_ENTERTAINMENT = $1010;
  PCI_CLASS_CRYPT_OTHER = $1080;
  PCI_BASE_CLASS_SIGNAL = $11;
  PCI_CLASS_SIGNAL_DPIO = $1100;
  PCI_CLASS_SIGNAL_PERF_CTR = $1101;
  PCI_CLASS_SIGNAL_SYNCHRONIZER = $1110;
  PCI_CLASS_SIGNAL_OTHER = $1180;
  PCI_CLASS_OTHERS = $ff;
  PCI_VENDOR_ID_INTEL = $8086;
  PCI_VENDOR_ID_COMPAQ = $0e11;
  PCI_IORESOURCE_TYPE_BITS = $00001f00;
  PCI_IORESOURCE_IO = $00000100;
  PCI_IORESOURCE_MEM = $00000200;
  PCI_IORESOURCE_PREFETCH = $00002000;
  PCI_IORESOURCE_MEM_64 = $00100000;
  PCI_IORESOURCE_IO_16BIT_ADDR = 1 shl 0;
  PCI_IORESOURCE_PCI_EA_BEI = 1 shl 5;

  // === Konventiert am: 28-6-25 19:49:13 ===


implementation

function PCI_EXP_DEVCAP2_TIMEOUT_RANGE(x: uint32): uint32;
begin
  PCI_EXP_DEVCAP2_TIMEOUT_RANGE := x and $f;
end;

function PCI_EXP_DEVCAP2_TPH_COMP(x: uint32): uint32;
begin
  PCI_EXP_DEVCAP2_TPH_COMP := (x shr 12) and 3;
end;

function PCI_EXP_DEVCAP2_LN_CLS(x: uint32): uint32;
begin
  PCI_EXP_DEVCAP2_LN_CLS := (x shr 14) and 3;
end;

function PCI_EXP_DEVCAP2_OBFF(x: uint32): uint32;
begin
  PCI_EXP_DEVCAP2_OBFF := (x shr 18) and 3;
end;

function PCI_EXP_DEVCAP2_MEE_TLP(x: uint32): uint32;
begin
  PCI_EXP_DEVCAP2_MEE_TLP := (x shr 22) and 3;
end;

function PCI_EXP_DEVCAP2_EPR(x: uint32): uint32;
begin
  PCI_EXP_DEVCAP2_EPR := (x shr 24) and 3;
end;

function PCI_EXP_DEVCTL2_TIMEOUT_VALUE(x: uint32): uint32;
begin
  PCI_EXP_DEVCTL2_TIMEOUT_VALUE := x and $f;
end;

function PCI_EXP_DEVCTL2_OBFF(x: uint32): uint32;
begin
  PCI_EXP_DEVCTL2_OBFF := (x shr 13) and 3;
end;

function PCI_EXP_LNKCAP2_SPEED(x: uint32): uint32;
begin
  PCI_EXP_LNKCAP2_SPEED := (x shr 1) and $7f;
end;

function PCI_EXP_LNKCTL2_SPEED(x: uint32): uint32;
begin
  PCI_EXP_LNKCTL2_SPEED := x and $f;
end;

function PCI_EXP_LNKCTL2_DEEMPHASIS(x: uint32): uint32;
begin
  PCI_EXP_LNKCTL2_DEEMPHASIS := (x shr 6) and 1;
end;

function PCI_EXP_LNKCTL2_MARGIN(x: uint32): uint32;
begin
  PCI_EXP_LNKCTL2_MARGIN := (x shr 7) and 7;
end;

function PCI_EXP_LNKCTL2_COM_DEEMPHASIS(x: uint32): uint32;
begin
  PCI_EXP_LNKCTL2_COM_DEEMPHASIS := (x shr 12) and $f;
end;

function PCI_EXP_LINKSTA2_DEEMPHASIS(x: uint32): uint32;
begin
  PCI_EXP_LINKSTA2_DEEMPHASIS := x and 1;
end;

function PCI_EXP_LINKSTA2_CROSSLINK(x: uint32): uint32;
begin
  PCI_EXP_LINKSTA2_CROSSLINK := (x shr 8) and $3;
end;

function PCI_EXP_LINKSTA2_COMPONENT(x: uint32): uint32;
begin
  PCI_EXP_LINKSTA2_COMPONENT := (x shr 12) and $7;
end;

function PCI_ERR_CAP_FEP(x: uint32): uint32;
begin
  PCI_ERR_CAP_FEP := x and 31;
end;

function PCI_ERR_MSG_NUM(x: uint32): uint32;
begin
  PCI_ERR_MSG_NUM := (x shr 27) and $1f;
end;

function PCI_PWR_DATA_BASE(x: uint32): uint32;
begin
  PCI_PWR_DATA_BASE := x and $ff;
end;

function PCI_PWR_DATA_SCALE(x: uint32): uint32;
begin
  PCI_PWR_DATA_SCALE := (x shr 8) and 3;
end;

function PCI_PWR_DATA_PM_SUB(x: uint32): uint32;
begin
  PCI_PWR_DATA_PM_SUB := (x shr 10) and 7;
end;

function PCI_PWR_DATA_PM_STATE(x: uint32): uint32;
begin
  PCI_PWR_DATA_PM_STATE := (x shr 13) and 3;
end;

function PCI_PWR_DATA_TYPE(x: uint32): uint32;
begin
  PCI_PWR_DATA_TYPE := (x shr 15) and 7;
end;

function PCI_PWR_DATA_RAIL(x: uint32): uint32;
begin
  PCI_PWR_DATA_RAIL := (x shr 18) and 7;
end;

function PCI_PWR_CAP_BUDGET(x: uint32): uint32;
begin
  PCI_PWR_CAP_BUDGET := x and 1;
end;

function PCI_RCEC_EP_CAP_VER(reg: uint32): uint32;
begin
  PCI_RCEC_EP_CAP_VER := (reg shr 16) and $f;
end;

function PCI_CXL_DEV_CAP_HDM_CNT(x: uint32): uint32;
begin
  PCI_CXL_DEV_CAP_HDM_CNT := (x and ($03 shl 4)) shr 4;
end;

function PCI_CXL_DEV_CTRL_CACHE_SF_COV(x: uint32): uint32;
begin
  PCI_CXL_DEV_CTRL_CACHE_SF_COV := (x and ($1F shl 3)) shr 3;
end;

function PCI_CXL_DEV_CTRL_CACHE_SF_GRAN(x: uint32): uint32;
begin
  PCI_CXL_DEV_CTRL_CACHE_SF_GRAN := (x and ($07 shl 8)) shr 8;
end;

function PCI_CXL_RANGE_TYPE(x: uint32): uint32;
begin
  PCI_CXL_RANGE_TYPE := (x shr 2) and $7;
end;

function PCI_CXL_RANGE_CLASS(x: uint32): uint32;
begin
  PCI_CXL_RANGE_CLASS := (x shr 5) and $7;
end;

function PCI_CXL_RANGE_INTERLEAVE(x: uint32): uint32;
begin
  PCI_CXL_RANGE_INTERLEAVE := (x shr 8) and $1f;
end;

function PCI_CXL_RANGE_TIMEOUT(x: uint32): uint32;
begin
  PCI_CXL_RANGE_TIMEOUT := (x shr 13) and $7;
end;

function PCI_ACS_CAP_VECTOR(x: uint32): uint32;
begin
  PCI_ACS_CAP_VECTOR := (x shr 8) and $ff;
end;

function PCI_ARI_CAP_NFN(x: uint32): uint32;
begin
  PCI_ARI_CAP_NFN := (x shr 8) and $ff;
end;

function PCI_ARI_CTRL_FG(x: uint32): uint32;
begin
  PCI_ARI_CTRL_FG := (x shr 4) and 7;
end;

function PCI_ATS_CAP_IQD(x: uint32): uint32;
begin
  PCI_ATS_CAP_IQD := x and $1f;
end;

function PCI_ATS_CTRL_STU(x: uint32): uint32;
begin
  PCI_ATS_CTRL_STU := x and $1f;
end;

function PCI_IOV_CAP_IMN(x: uint32): uint32;
begin
  PCI_IOV_CAP_IMN := x shr 21;
end;

function PCI_IOV_MSA_BIR(x: uint32): uint32;
begin
  PCI_IOV_MSA_BIR := x and 7;
end;

function PCI_IOV_MSA_OFFSET(x: uint32): uint32;
begin
  PCI_IOV_MSA_OFFSET := x and $fffffff8;
end;

function PCI_MCAST_CAP_MAX_GROUP(x: uint32): uint32;
begin
  PCI_MCAST_CAP_MAX_GROUP := x and $3f;
end;

function PCI_MCAST_CAP_WIN_SIZE(x: uint32): uint32;
begin
  PCI_MCAST_CAP_WIN_SIZE := (x shr 8) and $3f;
end;

function PCI_MCAST_CTRL_NUM_GROUP(x: uint32): uint32;
begin
  PCI_MCAST_CTRL_NUM_GROUP := x and $3f;
end;

function PCI_MCAST_BAR_INDEX_POS(x: uint32): Tu32;
begin
  PCI_MCAST_BAR_INDEX_POS := Tu32(x and $3f);
end;

function PCI_MCAST_OVL_SIZE(x: uint32): Tu32;
begin
  PCI_MCAST_OVL_SIZE := Tu32(x and $3f);
end;

function PCI_SEC_LNKCTL3_ENBL_LOWER_SKP_OS_GEN_VEC(x: uint32): uint32;
begin
  PCI_SEC_LNKCTL3_ENBL_LOWER_SKP_OS_GEN_VEC := (x shr 8) and $7F;
end;

function PCI_PASID_CAP_WIDTH(x: uint32): uint32;
begin
  PCI_PASID_CAP_WIDTH := (x shr 8) and $1f;
end;

function PCI_DPC_CAP_INT_MSG(x: uint32): uint32;
begin
  PCI_DPC_CAP_INT_MSG := x and $1f;
end;

function PCI_DPC_CAP_RP_LOG(x: uint32): uint32;
begin
  PCI_DPC_CAP_RP_LOG := (x shr 8) and $f;
end;

function PCI_DPC_CTL_TRIGGER(x: uint32): uint32;
begin
  PCI_DPC_CTL_TRIGGER := x and $3;
end;

function PCI_DPC_STS_REASON(x: uint32): uint32;
begin
  PCI_DPC_STS_REASON := (x shr 1) and $3;
end;

function PCI_DPC_STS_TRIGGER_EXT(x: uint32): uint32;
begin
  PCI_DPC_STS_TRIGGER_EXT := (x shr 5) and $3;
end;

function PCI_DPC_STS_PIO_FEP(x: uint32): uint32;
begin
  PCI_DPC_STS_PIO_FEP := (x shr 8) and $1f;
end;

function PCI_DOE_CAP_INT_MSG(x: uint32): uint32;
begin
  PCI_DOE_CAP_INT_MSG := (x shr 1) and $7ff;
end;

function PCI_DEVFN(slot, func: uint32): uint32;
begin
  PCI_DEVFN := ((slot and $1F) shl 3) or (func and $07);
end;

function PCI_SLOT(devfn: uint32): uint32;
begin
  PCI_SLOT := (devfn shr 3) and $1f;
end;

function PCI_FUNC(devfn: uint32): uint32;
begin
  PCI_FUNC := devfn and $07;
end;

end.
