#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.23.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Wed Apr 04 20:18:03 CDT 2018
# hostname  : wario
# pid       : 19253
# arguments : '-label' 'session_0' '-console' 'wario:42983' '-style' 'windows' '-proj' '/home/ecelrc/students/anarkhede/micro/lc86/execution_core/functional_units/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/anarkhede/micro/lc86/execution_core/functional_units/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/anarkhede/micro/lc86/execution_core/functional_units/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/anarkhede/.config/jasper/jaspergold.conf".
% ls
adder.v
alu.v
execute.tcl
execute_test.sv
execute.v
inc_by_1.v
jgproject
master
python_script_residues
shifter.v
subtract.v
table_of_contents_generate.py
test_functional_units
% source ./execute_test.sv
invalid command name "module"
% source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[-- (VERI-1482)] Analyzing Verilog file adder.v
[-- (VERI-1482)] Analyzing Verilog file alu.v
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[-- (VERI-1482)] Analyzing Verilog file execute.v
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name std
[INFO] Module Name execute
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 26 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 28 of 60 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 6 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 20
0.Ht: Proofgrid shell started at 20254@wario(local) jg_19253_wario_1
0.N: Proofgrid shell started at 20264@wario(local) jg_19253_wario_1
0.Hp: Proofgrid shell started at 20245@wario(local) jg_19253_wario_1
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 20273@wario(local) jg_19253_wario_1
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_2:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.06 s by the incidental trace "execute.wrp_alu32._assert_4:precondition1".
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.06 s.
0.B: Trace Attempt  3	[0.07 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.07 s by the incidental trace "execute.wrp_alu32._assert_7:precondition1".
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_5" was proven in 0.08 s.
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.08 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_7"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.08 s.
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.08 s.
0.B: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_14:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "execute.wrp_alu32._assert_9:precondition1".
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.11 s.
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.13 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "execute.wrp_alu32._assert_10" was proven in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.14 s.
0.Ht: Trace Attempt  2	[0.14 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.14 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_14" was proven in 0.15 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.16 s]
Initiating shutdown of proof (@ 0.16 s)
0.Ht: Interrupted. [0.16 s]
0.N: Interrupted. [0.16 s]
0.Hp: Exited with Success (@ 0.16 s)
0.Ht: Exited with Success (@ 0.16 s)
0.N: Exited with Success (@ 0.16 s)
0.B: Interrupted. [0.16 s]
0.B: Exited with Success (@ 0.16 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 26
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 14
	       - unreachable  : 0 (0%)
	       - covered      : 14 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
[INFO (VERI-1073)] execute_test.sv(157): module alu32_props remains a blackbox, due to errors in its contents
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
	[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
	ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
[INFO (VERI-1073)] execute_test.sv(157): module alu32_props remains a blackbox, due to errors in its contents
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
	[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
	ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
[INFO (VERI-1073)] execute_test.sv(157): module alu32_props remains a blackbox, due to errors in its contents
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
	[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
	ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
[INFO (VERI-1073)] execute_test.sv(157): module alu32_props remains a blackbox, due to errors in its contents
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1216)] execute_test.sv(235): index 9 is out of range [7:0] for DAA_result
	[ERROR (VERI-1216)] execute_test.sv(235): index 8 is out of range [7:0] for DAA_result
	ERROR (ENL058): Unable to elaborate module/entity "alu32_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m alu32_props" if you want to black box this module/entity.
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 26 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 28 of 60 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.02 s
0.Hp: Identified and disabled 6 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 20
0.Ht: Proofgrid shell started at 32425@wario(local) jg_19253_wario_2
0.N: Proofgrid shell started at 32436@wario(local) jg_19253_wario_2
0.Hp: Proofgrid shell started at 32413@wario(local) jg_19253_wario_2
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 32449@wario(local) jg_19253_wario_2
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_2:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.04 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.Ht: A trace with 1 cycles was found. [0.07 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.06 s by the incidental trace "execute.wrp_alu32._assert_4:precondition1".
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: A trace with 1 cycles was found. [0.07 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.07 s by the incidental trace "execute.wrp_alu32._assert_7:precondition1".
0.Ht: A trace with 1 cycles was found. [0.08 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.08 s.
0.N: Trace Attempt  1	[0.08 s]
0.B: Trace Attempt  3	[0.08 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_5" was proven in 0.09 s.
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_7"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.09 s.
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_14:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "execute.wrp_alu32._assert_9:precondition1".
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.11 s.
0.B: Trace Attempt  2	[0.04 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "execute.wrp_alu32._assert_10" was proven in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.Ht: Trace Attempt  2	[0.15 s]
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.15 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.15 s.
0.B: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.15 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_14" was proven in 0.17 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.17 s]
Initiating shutdown of proof (@ 0.17 s)
0.Ht: Interrupted. [0.17 s]
0.N: Interrupted. [0.17 s]
0.Hp: Exited with Success (@ 0.17 s)
0.Ht: Exited with Success (@ 0.17 s)
0.N: Exited with Success (@ 0.17 s)
0.B: Interrupted. [0.18 s]
0.B: Exited with Success (@ 0.18 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 26
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 14
	       - unreachable  : 0 (0%)
	       - covered      : 14 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 26 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 28 of 60 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 6 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 20
0.Ht: Proofgrid shell started at 985@wario(local) jg_19253_wario_3
0.N: Proofgrid shell started at 994@wario(local) jg_19253_wario_3
0.Hp: Proofgrid shell started at 970@wario(local) jg_19253_wario_3
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 1003@wario(local) jg_19253_wario_3
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_2:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.05 s]
0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.Ht: A trace with 1 cycles was found. [0.05 s]
0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "execute.wrp_alu32._assert_4:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.06 s by the incidental trace "execute.wrp_alu32._assert_7:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.06 s.
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.06 s.
0.B: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.06 s.
0.B: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_5" was proven in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_7"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.07 s.
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.11 s]
0.Ht: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_14:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "execute.wrp_alu32._assert_9:precondition1".
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.11 s.
0.B: Trace Attempt  2	[0.03 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.13 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_10" was proven in 0.13 s.
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.14 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.13 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.14 s.
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.14 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_14" was proven in 0.15 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.16 s]
Initiating shutdown of proof (@ 0.16 s)
0.Ht: Interrupted. [0.16 s]
0.N: Interrupted. [0.16 s]
0.Hp: Exited with Success (@ 0.16 s)
0.Ht: Exited with Success (@ 0.16 s)
0.N: Exited with Success (@ 0.16 s)
0.B: Interrupted. [0.16 s]
0.B: Exited with Success (@ 0.16 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 26
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 14
	       - unreachable  : 0 (0%)
	       - covered      : 14 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 26 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 28 of 60 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 6 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 20
0.Ht: Proofgrid shell started at 1725@wario(local) jg_19253_wario_4
0.N: Proofgrid shell started at 1734@wario(local) jg_19253_wario_4
0.Hp: Proofgrid shell started at 1716@wario(local) jg_19253_wario_4
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 1746@wario(local) jg_19253_wario_4
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_2:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.05 s]
0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.Ht: A trace with 1 cycles was found. [0.05 s]
0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "execute.wrp_alu32._assert_4:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.05 s.
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu32._assert_6" in 0.05 s.
0.B: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.06 s by the incidental trace "execute.wrp_alu32._assert_7:precondition1".
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.06 s.
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.06 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_5" was proven in 0.06 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_7"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_14:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "execute.wrp_alu32._assert_9:precondition1".
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.11 s.
0.B: Trace Attempt  2	[0.04 s]
0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.12 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "execute.wrp_alu32._assert_10" was proven in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.13 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.13 s.
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.14 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.13 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_14" was proven in 0.14 s.
0.Hp: All properties determined. [0.15 s]
Initiating shutdown of proof (@ 0.15 s)
0.Ht: Interrupted (multi)
0.Ht: Interrupted. [0.15 s]
0.N: Interrupted. [0.15 s]
0.Hp: Exited with Success (@ 0.15 s)
0.Ht: Exited with Success (@ 0.15 s)
0.N: Exited with Success (@ 0.15 s)
0.B: Interrupted. [0.15 s]
0.B: Exited with Success (@ 0.15 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 26
	      assertions      : 12
	       - proven       : 11 (91.6667%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (8.33333%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 14
	       - unreachable  : 0 (0%)
	       - covered      : 14 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::execute.wrp_alu32._assert_6 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::execute.wrp_alu32._assert_6".
cex
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 26 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 28 of 60 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 6 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 20
0.Ht: Proofgrid shell started at 5057@wario(local) jg_19253_wario_5
0.N: Proofgrid shell started at 5071@wario(local) jg_19253_wario_5
0.Hp: Proofgrid shell started at 5047@wario(local) jg_19253_wario_5
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 5082@wario(local) jg_19253_wario_5
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_2:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.04 s]
0.Ht: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.Ht: A trace with 1 cycles was found. [0.05 s]
0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "execute.wrp_alu32._assert_4:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.05 s.
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "execute.wrp_alu32._assert_7:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.06 s.
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.06 s.
0.B: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_5" was proven in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_7"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.08 s.
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.08 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.11 s]
0.Ht: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_14:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "execute.wrp_alu32._assert_9:precondition1".
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.11 s.
0.Ht: Trace Attempt  2	[0.14 s]
0.B: Trace Attempt  2	[0.04 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.13 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_10" was proven in 0.14 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.14 s.
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.14 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_14" was proven in 0.16 s.
0.Hp: All properties determined. [0.16 s]
Initiating shutdown of proof (@ 0.16 s)
0.Ht: Interrupted (multi)
0.Ht: Interrupted. [0.16 s]
0.N: Interrupted. [0.16 s]
0.Hp: Exited with Success (@ 0.16 s)
0.Ht: Exited with Success (@ 0.16 s)
0.N: Exited with Success (@ 0.16 s)
0.B: Interrupted. [0.16 s]
0.B: Exited with Success (@ 0.17 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 26
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 14
	       - unreachable  : 0 (0%)
	       - covered      : 14 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 26 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 28 of 60 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 6 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 20
0.Ht: Proofgrid shell started at 5408@wario(local) jg_19253_wario_6
0.N: Proofgrid shell started at 5418@wario(local) jg_19253_wario_6
0.Hp: Proofgrid shell started at 5399@wario(local) jg_19253_wario_6
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 5427@wario(local) jg_19253_wario_6
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_2:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.06 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.06 s by the incidental trace "execute.wrp_alu32._assert_4:precondition1".
0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.05 s.
0.B: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.07 s.
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.06 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.Ht: A trace with 1 cycles was found. [0.07 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.07 s by the incidental trace "execute.wrp_alu32._assert_7:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_5" was proven in 0.06 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_6"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.07 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_7"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.07 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_14:precondition1" was covered in 1 cycles in 0.12 s by the incidental trace "execute.wrp_alu32._assert_9:precondition1".
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.12 s.
0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.11 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "execute.wrp_alu32._assert_10" was proven in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.B: Trace Attempt  2	[0.03 s]
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.12 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.12 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.12 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.14 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_14" was proven in 0.14 s.
0.Hp: All properties determined. [0.15 s]
Initiating shutdown of proof (@ 0.15 s)
0.Ht: Interrupted (multi)
0.Ht: Interrupted. [0.14 s]
0.N: Interrupted. [0.15 s]
0.Hp: Exited with Success (@ 0.15 s)
0.Ht: Exited with Success (@ 0.15 s)
0.N: Exited with Success (@ 0.15 s)
0.B: Interrupted. [0.15 s]
0.B: Exited with Success (@ 0.15 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 26
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 14
	       - unreachable  : 0 (0%)
	       - covered      : 14 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/muxes.v
[WARN (VERI-1206)] ../basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(57): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ../basic_components/muxes.v(57): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(76): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ../basic_components/muxes.v(76): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ../basic_components/muxes.v(101): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ../basic_components/muxes.v(101): previous definition of module mux32_8way is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/logic_gates.v
[WARN (VERI-1206)] ../basic_components/logic_gates.v(40): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(40): previous definition of module and1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(65): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(65): previous definition of module and32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(88): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(88): previous definition of module or1_5way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(111): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(111): previous definition of module or1_6way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(136): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(136): previous definition of module or32_2way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(160): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(160): previous definition of module not4_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(184): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ../basic_components/logic_gates.v(184): previous definition of module not32_1way is here
[WARN (VERI-1206)] ../basic_components/logic_gates.v(203): overwriting previous definition of module buffer32
[INFO (VERI-2142)] ../basic_components/logic_gates.v(203): previous definition of module buffer32 is here
[-- (VERI-1482)] Analyzing Verilog file ../basic_components/eflags.v
[WARN (VERI-1206)] ../basic_components/eflags.v(43): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(43): previous definition of module OF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(73): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(73): previous definition of module PF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(111): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ../basic_components/eflags.v(111): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ../basic_components/eflags.v(137): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ../basic_components/eflags.v(137): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ../basic_components/eflags.v(177): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ../basic_components/eflags.v(177): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file adder.v
[WARN (VERI-1206)] adder.v(51): overwriting previous definition of module adder32
[INFO (VERI-2142)] adder.v(51): previous definition of module adder32 is here
[WARN (VERI-1206)] adder.v(78): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] adder.v(78): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] adder.v(107): overwriting previous definition of module sum1
[INFO (VERI-2142)] adder.v(107): previous definition of module sum1 is here
[WARN (VERI-1206)] adder.v(134): overwriting previous definition of module sum32
[INFO (VERI-2142)] adder.v(134): previous definition of module sum32 is here
[WARN (VERI-1206)] adder.v(152): overwriting previous definition of module propagate1
[INFO (VERI-2142)] adder.v(152): previous definition of module propagate1 is here
[WARN (VERI-1206)] adder.v(176): overwriting previous definition of module propagate32
[INFO (VERI-2142)] adder.v(176): previous definition of module propagate32 is here
[WARN (VERI-1206)] adder.v(194): overwriting previous definition of module generate1
[INFO (VERI-2142)] adder.v(194): previous definition of module generate1 is here
[WARN (VERI-1206)] adder.v(218): overwriting previous definition of module generate32
[INFO (VERI-2142)] adder.v(218): previous definition of module generate32 is here
[WARN (VERI-1206)] adder.v(235): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] adder.v(235): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(262): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] adder.v(262): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(286): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] adder.v(286): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] adder.v(313): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] adder.v(313): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] adder.v(335): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] adder.v(335): previous definition of module gp_group1 is here
[WARN (VERI-1206)] adder.v(535): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] adder.v(535): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file alu.v
[WARN (VERI-1206)] alu.v(57): overwriting previous definition of module alu32
[INFO (VERI-2142)] alu.v(57): previous definition of module alu32 is here
[WARN (VERI-1206)] alu.v(89): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] alu.v(89): previous definition of module alu_adder is here
[WARN (VERI-1206)] alu.v(119): overwriting previous definition of module alu_or
[INFO (VERI-2142)] alu.v(119): previous definition of module alu_or is here
[WARN (VERI-1206)] alu.v(149): overwriting previous definition of module alu_not
[INFO (VERI-2142)] alu.v(149): previous definition of module alu_not is here
[WARN (VERI-1206)] alu.v(181): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] alu.v(181): previous definition of module alu_daa is here
[WARN (VERI-1206)] alu.v(242): overwriting previous definition of module daa_single_digit
[INFO (VERI-2142)] alu.v(242): previous definition of module daa_single_digit is here
[WARN (VERI-1206)] alu.v(266): overwriting previous definition of module daa_double_digit
[INFO (VERI-2142)] alu.v(266): previous definition of module daa_double_digit is here
[WARN (VERI-1206)] alu.v(296): overwriting previous definition of module alu_and
[INFO (VERI-2142)] alu.v(296): previous definition of module alu_and is here
[WARN (VERI-1206)] alu.v(325): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] alu.v(325): previous definition of module alu_cld is here
[WARN (VERI-1206)] alu.v(356): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] alu.v(356): previous definition of module alu_cmp is here
[WARN (VERI-1206)] alu.v(385): overwriting previous definition of module alu_std
[INFO (VERI-2142)] alu.v(385): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file subtract.v
[WARN (VERI-1206)] subtract.v(33): overwriting previous definition of module subtract32
[INFO (VERI-2142)] subtract.v(33): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file execute.v
[WARN (VERI-1206)] execute.v(96): overwriting previous definition of module execute
[INFO (VERI-2142)] execute.v(96): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(260): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(260): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1927)] execute.v(71): port flags remains unconnected for this instance
[WARN (VERI-1320)] execute_test.sv(202): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(204): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] execute.v(3): compiling module execute
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[WARN (VERI-9028)] execute.v(61): missing/open ports on instance mux_sz_pos of module mux4$
[WARN (VERI-9028)] execute.v(62): missing/open ports on instance mux_sz_neg of module mux4$
[INFO (VERI-1018)] adder.v(62): compiling module adder32_w_carry_in
[INFO (VERI-1018)] adder.v(298): compiling module generate32_w_carry_in
[INFO (VERI-1018)] adder.v(274): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(188): compiling module generate1
[INFO (VERI-1018)] adder.v(247): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] adder.v(229): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] adder.v(146): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] adder.v(347): compiling module gp_group32
[INFO (VERI-1018)] adder.v(325): compiling module gp_group1
[INFO (VERI-1018)] adder.v(119): compiling module sum32
[INFO (VERI-1018)] adder.v(90): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] alu.v(33): compiling module alu32
[INFO (VERI-1018)] alu.v(68): compiling module alu_adder
[INFO (VERI-1018)] ../basic_components/eflags.v(30): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/eflags.v(86): compiling module ZF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(54): compiling module PF_logic
[INFO (VERI-1018)] ../basic_components/eflags.v(148): compiling module assign_flags
[INFO (VERI-1018)] alu.v(100): compiling module alu_or
[INFO (VERI-1018)] ../basic_components/logic_gates.v(122): compiling module or32_2way
[INFO (VERI-1018)] alu.v(130): compiling module alu_not
[INFO (VERI-1018)] ../basic_components/logic_gates.v(171): compiling module not32_1way
[INFO (VERI-1018)] alu.v(160): compiling module alu_daa
[INFO (VERI-1018)] alu.v(253): compiling module daa_double_digit
[INFO (VERI-1018)] alu.v(192): compiling module daa_single_digit
[INFO (VERI-1018)] ../basic_components/logic_gates.v(147): compiling module not4_1way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(28): compiling module and1_5way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] ../basic_components/logic_gates.v(76): compiling module or1_5way
[INFO (VERI-1018)] ../basic_components/logic_gates.v(99): compiling module or1_6way
[INFO (VERI-1018)] ../basic_components/eflags.v(124): compiling module ZF_logic_daa
[INFO (VERI-1018)] alu.v(277): compiling module alu_and
[INFO (VERI-1018)] ../basic_components/logic_gates.v(51): compiling module and32_2way
[INFO (VERI-1018)] alu.v(307): compiling module alu_cld
[INFO (VERI-1018)] alu.v(336): compiling module alu_cmp
[INFO (VERI-1018)] subtract.v(21): compiling module subtract32
[INFO (VERI-1018)] alu.v(367): compiling module alu_std
[INFO (VERI-1018)] ../basic_components/muxes.v(88): compiling module mux32_8way
[INFO (VERI-1018)] ../basic_components/muxes.v(68): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ../basic_components/muxes.v(48): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[WARN (VERI-9028)] execute.v(71): missing/open ports on instance u_alu32 of module alu32
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(205): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(206): using initial value of old_CF since it is never assigned
[WARN (VDB-1002)] execute.v(52): net u_shf_out[31] does not have a driver
[WARN (VDB-1002)] execute.v(55): net CS_MUX_NEXT_EIP_EX does not have a driver
[WARN (VDB-1002)] execute.v(56): net CS_MUX_NEXT_CSEG_EX does not have a driver
[WARN (VDB-1002)] execute.v(65): net CS_MUX_SR1_DATA_EX does not have a driver
[WARN (VDB-1002)] execute.v(68): net CS_LD_TEMP_EX does not have a driver
[WARN (VDB-1002)] execute.v(69): net CS_MUX_B_EX does not have a driver
[WARN (VDB-1002)] execute.v(74): net CS_MUX_RESULT_EX does not have a driver
[WARN (VDB-1002)] execute.v(80): net CS_MUX_SP_POP_EX does not have a driver
[WARN (VDB-1002)] execute.v(83): net CS_MUX_SP_XCHG_DATA_EX does not have a driver
[WARN (VDB-1013)] execute.v(61): input port in3 is not connected on this instance
[WARN (VDB-1013)] execute.v(62): input port in3 is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 26 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 28 of 60 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 6 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 20
0.Ht: Proofgrid shell started at 7681@wario(local) jg_19253_wario_7
0.N: Proofgrid shell started at 7693@wario(local) jg_19253_wario_7
0.Hp: Proofgrid shell started at 7671@wario(local) jg_19253_wario_7
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 7706@wario(local) jg_19253_wario_7
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assume_2:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_2:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.Ht: A trace with 1 cycles was found. [0.06 s]
0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.06 s by the incidental trace "execute.wrp_alu32._assert_4:precondition1".
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: A trace with 1 cycles was found. [0.07 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.07 s by the incidental trace "execute.wrp_alu32._assert_7:precondition1".
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.07 s.
0.B: Trace Attempt  3	[0.07 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.08 s.
0.N: Trace Attempt  1	[0.08 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.08 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_5" was proven in 0.09 s.
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_7"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.09 s.
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.11 s]
0.Ht: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_14:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "execute.wrp_alu32._assert_9:precondition1".
0.Ht: A trace with 1 cycles was found. [0.12 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.11 s.
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.14 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "execute.wrp_alu32._assert_10" was proven in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.B: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.14 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.15 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu32._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_14" was proven in 0.16 s.
0.Hp: All properties determined. [0.17 s]
Initiating shutdown of proof (@ 0.17 s)
0.Ht: Interrupted (multi)
0.Ht: Interrupted. [0.17 s]
0.B: Interrupted. [0.17 s]
0.N: Interrupted. [0.17 s]
0.Hp: Exited with Success (@ 0.17 s)
0.Ht: Exited with Success (@ 0.17 s)
0.B: Exited with Success (@ 0.17 s)
0.N: Exited with Success (@ 0.17 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 26
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 14
	       - unreachable  : 0 (0%)
	       - covered      : 14 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % quit
invalid command name "quit"
[<embedded>] % exit
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
