<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="fir_2_10hz_sim/dspba_library_package.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/dspba_library.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/auk_dspip_math_pkg_hpfir.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/auk_dspip_lib_pkg_hpfir.vhd" type="VHDL" />
 <file
   path="fir_2_10hz_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL" />
 <file
   path="fir_2_10hz_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL" />
 <file
   path="fir_2_10hz_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL" />
 <file path="fir_2_10hz_sim/auk_dspip_roundsat_hpfir.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/altera_avalon_sc_fifo.v" type="VERILOG" />
 <file
   path="fir_2_10hz_sim/fir_2_10hz_rtl_core_u0_m0_wo0_cm0_lutmem.hex"
   type="HEX" />
 <file
   path="fir_2_10hz_sim/fir_2_10hz_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex"
   type="HEX" />
 <file path="fir_2_10hz_sim/fir_2_10hz_rtl_core.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/fir_2_10hz_ast.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/fir_2_10hz.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/fir_2_10hz_nativelink.tcl" type="OTHER" />
 <file path="fir_2_10hz_sim/fir_2_10hz_msim.tcl" type="OTHER" />
 <file path="fir_2_10hz_sim/fir_2_10hz_tb.vhd" type="VHDL" />
 <file path="fir_2_10hz_sim/fir_2_10hz_mlab.m" type="OTHER" />
 <file path="fir_2_10hz_sim/fir_2_10hz_model.m" type="OTHER" />
 <file path="fir_2_10hz_sim/fir_2_10hz_coef_int.txt" type="OTHER" />
 <file path="fir_2_10hz_sim/fir_2_10hz_input.txt" type="OTHER" />
 <file path="fir_2_10hz_sim/fir_2_10hz_param.txt" type="OTHER" />
 <topLevel name="fir_2_10hz" />
 <deviceFamily name="cyclonev" />
</simPackage>
