
---------- Begin Simulation Statistics ----------
host_inst_rate                                 226457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380380                       # Number of bytes of host memory used
host_seconds                                    88.32                       # Real time elapsed on the host
host_tick_rate                              254475257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022475                       # Number of seconds simulated
sim_ticks                                 22474532000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4692799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 28100.938810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23093.083361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4273758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11775445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               419041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            283425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3131768500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135615                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55459.316103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 57860.489314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2092154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10841408949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.085452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              195484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           123285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4177469468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72199                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30365.242107                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.053278                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           88659                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2692152000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36803.798786                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35172.019056                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6365912                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     22616854449                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088035                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                614525                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             406710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7309237968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996918                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.844106                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36803.798786                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35172.019056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6365912                       # number of overall hits
system.cpu.dcache.overall_miss_latency    22616854449                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088035                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               614525                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            406710                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7309237968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207814                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167920                       # number of replacements
system.cpu.dcache.sampled_refs                 168944                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.844106                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6428873                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525061806000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72161                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13102292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67928.813559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66280.434783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13101997                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20039000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15244500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        66100                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56718.601732                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       330500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13102292                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67928.813559                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66280.434783                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13101997                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20039000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15244500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206822                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.893054                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13102292                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67928.813559                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66280.434783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13101997                       # number of overall hits
system.cpu.icache.overall_miss_latency       20039000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15244500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.893054                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13101997                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 75594.032544                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6415665542                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 84870                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     80643.034289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 86736.616795                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        14780                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1495767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.556529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      18548                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    6985                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1002935500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.346946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 11563                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79608.994619                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  77807.584270                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         112433                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1863965000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.172356                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        23414                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7036                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1274177000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.120547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   16376                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62777.641747                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 46923.196645                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2440292490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1823998500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.498948                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169175                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        80066.059768                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   81503.006550                       # average overall mshr miss latency
system.l2.demand_hits                          127213                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3359732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.248039                       # miss rate for demand accesses
system.l2.demand_misses                         41962                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      14021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2277112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.165149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    27939                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.286237                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.276792                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4689.715155                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4534.956255                       # Average occupied blocks per context
system.l2.overall_accesses                     169175                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       80066.059768                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  77057.486920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         127213                       # number of overall hits
system.l2.overall_miss_latency             3359732000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.248039                       # miss rate for overall accesses
system.l2.overall_misses                        41962                       # number of overall misses
system.l2.overall_mshr_hits                     14021                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8692778042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.666818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  112809                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.399811                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         33932                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        74090                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       181153                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            94345                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        12718                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          95879                       # number of replacements
system.l2.sampled_refs                         106476                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9224.671410                       # Cycle average of tags in use
system.l2.total_refs                           159602                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            45009                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31420846                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1669545                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1750134                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51160                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1757306                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1772807                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7543                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       214915                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11858828                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.846460                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.868273                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8930531     75.31%     75.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735257      6.20%     81.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       576508      4.86%     86.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484234      4.08%     90.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       396894      3.35%     93.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86834      0.73%     94.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79602      0.67%     95.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354053      2.99%     98.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       214915      1.81%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11858828                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51053                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6695678                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.352821                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.352821                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1236590                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7568                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21506235                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6896721                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3668971                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1176351                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56545                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4696428                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4509509                       # DTB hits
system.switch_cpus_1.dtb.data_misses           186919                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3496903                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3312425                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           184478                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199525                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197084                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2441                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1772807                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3097752                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7412943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26162747                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        694897                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.131045                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3097812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1677088                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.933939                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13035179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.007088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.177769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8720015     66.90%     66.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580591      4.45%     71.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48365      0.37%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37609      0.29%     72.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         454827      3.49%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43142      0.33%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         523112      4.01%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         821235      6.30%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1806283     13.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13035179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                493038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1027318                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               72898                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.137371                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5983029                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335588                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7677861                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14177887                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812596                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6238996                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.048023                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14378206                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62037                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        509519                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4872530                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       105081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1846809                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16876402                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4647441                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       284088                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15386602                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1176351                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9869                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       979903                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1584                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64230                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1928637                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       550422                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64230                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.739196                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.739196                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7706478     49.18%     49.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3906      0.02%     49.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865579      5.52%     54.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     54.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018521      6.50%     61.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          670      0.00%     61.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4722148     30.13%     91.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1349935      8.61%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15670692                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57254                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003654                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          757      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          234      0.41%      1.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42935     74.99%     76.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     76.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12757     22.28%     99.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          562      0.98%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13035179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.202185                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.843794                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7796407     59.81%     59.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1545141     11.85%     71.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       708928      5.44%     77.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1083385      8.31%     85.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       901355      6.91%     92.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250881      1.92%     94.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       655507      5.03%     99.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        83927      0.64%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         9648      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13035179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.158371                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16803504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15670692                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6724456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10077                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3327763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3097782                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3097752                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985579                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998398                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4872530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1846809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13528217                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       974021                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21187                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6987498                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       242761                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         9792                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29716005                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     21021892                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14618715                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3633249                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1176351                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       264059                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7579252                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       456886                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8143                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
