$date
	Sun Oct 23 06:20:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#704814
b1011 &
b1011 %
1$
b1011 !
1"
#704815
0"
#704818
b100010 &
b100010 %
#704822
b10001 &
b10001 %
#704826
b110100 &
b110100 %
#704830
b11010 &
b11010 %
#704834
b1101 &
b1101 %
#704838
b101000 &
b101000 %
#704842
b10100 &
b10100 %
#704846
b1010 &
b1010 %
#704850
b101 &
b101 %
#704854
b10000 &
b10000 %
#704858
b1000 &
b1000 %
#704862
b100 &
b100 %
#704866
b10 &
b10 %
#704870
b1 &
1#
b1 %
#704874
b0 &
b0 %
0#
0$
#1726332
b11010 !
1"
#1726334
b11010 &
b11010 %
1$
#1726335
0"
#1726338
b1101 &
b1101 %
#1726342
b101000 &
b101000 %
#1726346
b10100 &
b10100 %
#1726350
b1010 &
b1010 %
#1726354
b101 &
b101 %
#1726358
b10000 &
b10000 %
#1726362
b1000 &
b1000 %
#1726366
b100 &
b100 %
#1726370
b10 &
b10 %
#1726374
b1 &
1#
b1 %
#1726378
b0 &
b0 %
0#
0$
#2677101
1"
#2677102
b11010 &
b11010 %
1$
#2677103
0"
#2677106
b1101 &
b1101 %
#2677110
b101000 &
b101000 %
#2677114
b10100 &
b10100 %
#2677118
b1010 &
b1010 %
#2677122
b101 &
b101 %
#2677126
b10000 &
b10000 %
#2677130
b1000 &
b1000 %
#2677134
b100 &
b100 %
#2677138
b10 &
b10 %
#2677142
b1 &
1#
b1 %
#2677146
b0 &
b0 %
0#
0$
#4500012
