{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 17:56:56 2013 " "Info: Processing started: Wed May 08 17:56:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cache_4_way -c Cache_4_way --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cache_4_way -c Cache_4_way --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\] register Best_Cache_4_way_LRU_element:inst87\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\] 157.16 MHz 6.363 ns Internal " "Info: Clock \"clk\" has Internal fmax of 157.16 MHz between source register \"lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"Best_Cache_4_way_LRU_element:inst87\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 6.363 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.181 ns + Longest register register " "Info: + Longest register to register delay is 6.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X35_Y26_N7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y26_N7; Fanout = 17; REG Node = 'lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.053 ns) 1.573 ns lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X36_Y24_N0 1 " "Info: 2: + IC(1.520 ns) + CELL(0.053 ns) = 1.573 ns; Loc. = LCCOMB_X36_Y24_N0; Fanout = 1; COMB Node = 'lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_cqg.tdf" "" { Text "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/db/cmpr_cqg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.154 ns) 2.037 ns lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y24_N30 25 " "Info: 3: + IC(0.310 ns) + CELL(0.154 ns) = 2.037 ns; Loc. = LCCOMB_X35_Y24_N30; Fanout = 25; COMB Node = 'lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_cqg.tdf" "" { Text "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/db/cmpr_cqg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.225 ns) 2.618 ns Best_Cache_4_way_LRU_element:inst85\|inst10 4 COMB LCCOMB_X35_Y24_N26 20 " "Info: 4: + IC(0.356 ns) + CELL(0.225 ns) = 2.618 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 20; COMB Node = 'Best_Cache_4_way_LRU_element:inst85\|inst10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] Best_Cache_4_way_LRU_element:inst85|inst10 } "NODE_NAME" } } { "Best_Cache_4_way_LRU_element.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Best_Cache_4_way_LRU_element.bdf" { { 1776 -1296 -1232 1824 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.272 ns) 3.163 ns Best_Cache_4_way_LRU_element:inst85\|lpm_xor0:inst21\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[3\] 5 COMB LCCOMB_X35_Y24_N18 16 " "Info: 5: + IC(0.273 ns) + CELL(0.272 ns) = 3.163 ns; Loc. = LCCOMB_X35_Y24_N18; Fanout = 16; COMB Node = 'Best_Cache_4_way_LRU_element:inst85\|lpm_xor0:inst21\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Best_Cache_4_way_LRU_element:inst85|inst10 Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21|lpm_xor:lpm_xor_component|xor_cascade[0][3] } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 3.775 ns inst52~2 6 COMB LCCOMB_X35_Y24_N12 5 " "Info: 6: + IC(0.266 ns) + CELL(0.346 ns) = 3.775 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 5; COMB Node = 'inst52~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21|lpm_xor:lpm_xor_component|xor_cascade[0][3] inst52~2 } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 279 2240 2304 359 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.272 ns) 4.636 ns Best_Cache_4_way_LRU_element:inst87\|inst82 7 COMB LCCOMB_X35_Y23_N8 16 " "Info: 7: + IC(0.589 ns) + CELL(0.272 ns) = 4.636 ns; Loc. = LCCOMB_X35_Y23_N8; Fanout = 16; COMB Node = 'Best_Cache_4_way_LRU_element:inst87\|inst82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inst52~2 Best_Cache_4_way_LRU_element:inst87|inst82 } "NODE_NAME" } } { "Best_Cache_4_way_LRU_element.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Best_Cache_4_way_LRU_element.bdf" { { 1672 -816 -752 1720 "inst82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.746 ns) 6.181 ns Best_Cache_4_way_LRU_element:inst87\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\] 8 REG LCFF_X38_Y25_N15 2 " "Info: 8: + IC(0.799 ns) + CELL(0.746 ns) = 6.181 ns; Loc. = LCFF_X38_Y25_N15; Fanout = 2; REG Node = 'Best_Cache_4_way_LRU_element:inst87\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Best_Cache_4_way_LRU_element:inst87|inst82 Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 33.46 % ) " "Info: Total cell delay = 2.068 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.113 ns ( 66.54 % ) " "Info: Total interconnect delay = 4.113 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] Best_Cache_4_way_LRU_element:inst85|inst10 Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21|lpm_xor:lpm_xor_component|xor_cascade[0][3] inst52~2 Best_Cache_4_way_LRU_element:inst87|inst82 Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] {} Best_Cache_4_way_LRU_element:inst85|inst10 {} Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21|lpm_xor:lpm_xor_component|xor_cascade[0][3] {} inst52~2 {} Best_Cache_4_way_LRU_element:inst87|inst82 {} Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.520ns 0.310ns 0.356ns 0.273ns 0.266ns 0.589ns 0.799ns } { 0.000ns 0.053ns 0.154ns 0.225ns 0.272ns 0.346ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.642 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.618 ns) 2.642 ns Best_Cache_4_way_LRU_element:inst87\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X38_Y25_N15 2 " "Info: 3: + IC(0.807 ns) + CELL(0.618 ns) = 2.642 ns; Loc. = LCFF_X38_Y25_N15; Fanout = 2; REG Node = 'Best_Cache_4_way_LRU_element:inst87\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk~clkctrl Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.47 % ) " "Info: Total cell delay = 1.492 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 43.53 % ) " "Info: Total interconnect delay = 1.150 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { clk clk~clkctrl Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { clk {} clk~combout {} clk~clkctrl {} Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.807ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.640 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.618 ns) 2.640 ns lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X35_Y26_N7 17 " "Info: 3: + IC(0.805 ns) + CELL(0.618 ns) = 2.640 ns; Loc. = LCFF_X35_Y26_N7; Fanout = 17; REG Node = 'lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.52 % ) " "Info: Total cell delay = 1.492 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.148 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.805ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { clk clk~clkctrl Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { clk {} clk~combout {} clk~clkctrl {} Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.807ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.805ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] Best_Cache_4_way_LRU_element:inst85|inst10 Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21|lpm_xor:lpm_xor_component|xor_cascade[0][3] inst52~2 Best_Cache_4_way_LRU_element:inst87|inst82 Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] {} Best_Cache_4_way_LRU_element:inst85|inst10 {} Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21|lpm_xor:lpm_xor_component|xor_cascade[0][3] {} inst52~2 {} Best_Cache_4_way_LRU_element:inst87|inst82 {} Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.520ns 0.310ns 0.356ns 0.273ns 0.266ns 0.589ns 0.799ns } { 0.000ns 0.053ns 0.154ns 0.225ns 0.272ns 0.346ns 0.272ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { clk clk~clkctrl Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { clk {} clk~combout {} clk~clkctrl {} Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.807ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.805ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[2\] Address\[2\] clk 3.820 ns register " "Info: tsu for register \"lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"Address\[2\]\", clock pin = \"clk\") is 3.820 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.370 ns + Longest pin register " "Info: + Longest pin to register delay is 6.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns Address\[2\] 1 PIN PIN_AH18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AH18; Fanout = 1; PIN Node = 'Address\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { -192 -576 -408 -176 "Address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.184 ns) + CELL(0.309 ns) 6.370 ns lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X35_Y26_N27 13 " "Info: 2: + IC(5.184 ns) + CELL(0.309 ns) = 6.370 ns; Loc. = LCFF_X35_Y26_N27; Fanout = 13; REG Node = 'lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { Address[2] lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.186 ns ( 18.62 % ) " "Info: Total cell delay = 1.186 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.184 ns ( 81.38 % ) " "Info: Total interconnect delay = 5.184 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.370 ns" { Address[2] lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.370 ns" { Address[2] {} Address[2]~combout {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 5.184ns } { 0.000ns 0.877ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.640 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.618 ns) 2.640 ns lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X35_Y26_N27 13 " "Info: 3: + IC(0.805 ns) + CELL(0.618 ns) = 2.640 ns; Loc. = LCFF_X35_Y26_N27; Fanout = 13; REG Node = 'lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.52 % ) " "Info: Total cell delay = 1.492 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.148 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.805ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.370 ns" { Address[2] lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.370 ns" { Address[2] {} Address[2]~combout {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 5.184ns } { 0.000ns 0.877ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.805ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk C\[1\] lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\] 13.898 ns register " "Info: tco from clock \"clk\" to destination pin \"C\[1\]\" through register \"lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is 13.898 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.640 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.618 ns) 2.640 ns lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X35_Y26_N7 17 " "Info: 3: + IC(0.805 ns) + CELL(0.618 ns) = 2.640 ns; Loc. = LCFF_X35_Y26_N7; Fanout = 17; REG Node = 'lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.52 % ) " "Info: Total cell delay = 1.492 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.148 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.805ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.164 ns + Longest register pin " "Info: + Longest register to pin delay is 11.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X35_Y26_N7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y26_N7; Fanout = 17; REG Node = 'lpm_dff3:inst26\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.053 ns) 1.573 ns lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X36_Y24_N0 1 " "Info: 2: + IC(1.520 ns) + CELL(0.053 ns) = 1.573 ns; Loc. = LCCOMB_X36_Y24_N0; Fanout = 1; COMB Node = 'lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_cqg.tdf" "" { Text "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/db/cmpr_cqg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.154 ns) 2.037 ns lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y24_N30 25 " "Info: 3: + IC(0.310 ns) + CELL(0.154 ns) = 2.037 ns; Loc. = LCCOMB_X35_Y24_N30; Fanout = 25; COMB Node = 'lpm_compare1:inst10\|lpm_compare:lpm_compare_component\|cmpr_cqg:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_cqg.tdf" "" { Text "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/db/cmpr_cqg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.225 ns) 2.618 ns Best_Cache_4_way_LRU_element:inst85\|inst10 4 COMB LCCOMB_X35_Y24_N26 20 " "Info: 4: + IC(0.356 ns) + CELL(0.225 ns) = 2.618 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 20; COMB Node = 'Best_Cache_4_way_LRU_element:inst85\|inst10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] Best_Cache_4_way_LRU_element:inst85|inst10 } "NODE_NAME" } } { "Best_Cache_4_way_LRU_element.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Best_Cache_4_way_LRU_element.bdf" { { 1776 -1296 -1232 1824 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.346 ns) 4.721 ns inst65 5 COMB LCCOMB_X33_Y33_N16 9 " "Info: 5: + IC(1.757 ns) + CELL(0.346 ns) = 4.721 ns; Loc. = LCCOMB_X33_Y33_N16; Fanout = 9; COMB Node = 'inst65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Best_Cache_4_way_LRU_element:inst85|inst10 inst65 } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 408 -184 -120 456 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.259 ns) + CELL(2.184 ns) 11.164 ns C\[1\] 6 PIN PIN_AE26 0 " "Info: 6: + IC(4.259 ns) + CELL(2.184 ns) = 11.164 ns; Loc. = PIN_AE26; Fanout = 0; PIN Node = 'C\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.443 ns" { inst65 C[1] } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 584 -88 88 600 "C\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.962 ns ( 26.53 % ) " "Info: Total cell delay = 2.962 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.202 ns ( 73.47 % ) " "Info: Total interconnect delay = 8.202 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.164 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] Best_Cache_4_way_LRU_element:inst85|inst10 inst65 C[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.164 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] {} Best_Cache_4_way_LRU_element:inst85|inst10 {} inst65 {} C[1] {} } { 0.000ns 1.520ns 0.310ns 0.356ns 1.757ns 4.259ns } { 0.000ns 0.053ns 0.154ns 0.225ns 0.346ns 2.184ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.805ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.164 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] Best_Cache_4_way_LRU_element:inst85|inst10 inst65 C[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.164 ns" { lpm_dff3:inst26|lpm_ff:lpm_ff_component|dffs[4] {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0]~0 {} lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated|aneb_result_wire[0] {} Best_Cache_4_way_LRU_element:inst85|inst10 {} inst65 {} C[1] {} } { 0.000ns 1.520ns 0.310ns 0.356ns 1.757ns 4.259ns } { 0.000ns 0.053ns 0.154ns 0.225ns 0.346ns 2.184ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff7:inst36\|lpm_ff:lpm_ff_component\|dffs\[0\] cmd clk -0.413 ns register " "Info: th for register \"lpm_dff7:inst36\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"cmd\", clock pin = \"clk\") is -0.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { 40 -576 -408 56 "clk" "" } { -200 488 552 -184 "clk" "" } { 112 200 248 128 "clk" "" } { 488 200 248 504 "clk" "" } { -192 1480 1528 -176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.618 ns) 2.643 ns lpm_dff7:inst36\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X36_Y26_N25 14 " "Info: 3: + IC(0.808 ns) + CELL(0.618 ns) = 2.643 ns; Loc. = LCFF_X36_Y26_N25; Fanout = 14; REG Node = 'lpm_dff7:inst36\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.45 % ) " "Info: Total cell delay = 1.492 ns ( 56.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 43.55 % ) " "Info: Total interconnect delay = 1.151 ns ( 43.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk clk~clkctrl lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.808ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.205 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns cmd 1 PIN PIN_AC15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AC15; Fanout = 1; PIN Node = 'cmd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd } "NODE_NAME" } } { "Cache_4_way.bdf" "" { Schematic "C:/Users/Alukar/Desktop/Курсовой_СИФО/Курсовой СИФО В26/Cache_4_way_LRU_flag_write_back/Cache_4_way.bdf" { { -416 -576 -408 -400 "cmd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.309 ns) 3.205 ns lpm_dff7:inst36\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X36_Y26_N25 14 " "Info: 2: + IC(2.087 ns) + CELL(0.309 ns) = 3.205 ns; Loc. = LCFF_X36_Y26_N25; Fanout = 14; REG Node = 'lpm_dff7:inst36\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { cmd lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 34.88 % ) " "Info: Total cell delay = 1.118 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 65.12 % ) " "Info: Total interconnect delay = 2.087 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { cmd lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { cmd {} cmd~combout {} lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.087ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk clk~clkctrl lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.808ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { cmd lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { cmd {} cmd~combout {} lpm_dff7:inst36|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.087ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 17:56:57 2013 " "Info: Processing ended: Wed May 08 17:56:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
