4.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.355. Executing OPT_SHARE pass.

4.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.357. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 298 unused wires.
<suppressed ~1 debug messages>

4.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.359. Executing HIERARCHY pass (managing design hierarchy).

4.359.1. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc

4.359.2. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc
Removed 0 unused modules.

4.360. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.361. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                100
   Number of wire bits:            594
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     $lut                           78
     DFFRE                          68
     TDP_RAM36K                      1

4.362. Executing TECHMAP pass (map to technology primitives).

4.362.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.362.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~146 debug messages>

4.363. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                256
   Number of wire bits:            974
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     DFFRE                          68
     LUT2                            8
     LUT4                           64
     LUT5                            6
     TDP_RAM36K                      1

   Number of LUTs:                  78
   Number of REGs:                  68
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\bytewrite_tdp_ram_nc'.

6. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f3f0975b96, CPU: user 1.71s system 0.14s, MEM: 33.54 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 10x abc (32 sec), 1% 64x opt_expr (0 sec), ...
INFO: SYN: Design bytewrite_tdp_ram_nc is synthesized
