5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param13.vcd) 2 -o (param13.cdd) 2 -v (param13.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 param13.v 1 22 1
2 1 7 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 bar
1 a 1 5 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 foo 2 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 1 1 0 0
3 1 main.bar "main.bar" 0 param13.v 7 11 1
2 2 8 50008 1 0 21004 0 0 1 16 0 0
2 3 8 10001 0 1 1410 0 0 1 1 a
2 4 8 10008 1 37 16 2 3
2 5 9 20002 1 0 1008 0 0 32 48 5 0
2 6 9 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 10 50007 1 32 1008 0 0 1 1 foo
2 8 10 10001 0 1 1410 0 0 1 1 a
2 9 10 10007 1 37 1a 7 8
4 9 0 0 0
4 6 0 9 0
4 4 11 6 6
3 1 main.$u0 "main.$u0" 0 param13.v 13 20 1
