#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000026f1a678450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026f1a61ec80 .scope module, "tb_vending_controller_wait" "tb_vending_controller_wait" 3 3;
 .timescale -9 -12;
v0000026f1a706d60_0 .net "balance", 3 0, v0000026f1a61a0b0_0;  1 drivers
v0000026f1a7074e0_0 .net "busy", 0 0, v0000026f1a6ff290_0;  1 drivers
v0000026f1a707b20_0 .var "cancel", 0 0;
v0000026f1a707580_0 .net "change", 3 0, L_0000026f1a759620;  1 drivers
v0000026f1a705c80_0 .var "clk", 0 0;
v0000026f1a705820_0 .var "coin", 1 0;
v0000026f1a705640_0 .net "dispense", 0 0, v0000026f1a700870_0;  1 drivers
v0000026f1a705aa0_0 .var/i "expected", 31 0;
v0000026f1a7060e0_0 .var/i "fail_count", 31 0;
v0000026f1a707800_0 .var/i "found", 31 0;
v0000026f1a706ae0_0 .var/i "i", 31 0;
v0000026f1a706ea0_0 .var/i "ok", 31 0;
v0000026f1a706860_0 .var/i "pass_count", 31 0;
v0000026f1a705fa0_0 .var "reset", 0 0;
v0000026f1a707620_0 .var "select", 1 0;
S_0000026f1a61ee10 .scope module, "dut" "vending_controller" 3 16, 4 2 0, S_0000026f1a61ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "coin";
    .port_info 3 /INPUT 2 "select";
    .port_info 4 /INPUT 1 "cancel";
    .port_info 5 /OUTPUT 1 "dispense";
    .port_info 6 /OUTPUT 4 "change";
    .port_info 7 /OUTPUT 4 "balance";
    .port_info 8 /OUTPUT 1 "busy";
L_0000026f1a6161e0 .functor OR 1, L_0000026f1a708d40, L_0000026f1a708e80, C4<0>, C4<0>;
L_0000026f1a759620 .functor BUFZ 4, v0000026f1a6f4340_0, C4<0000>, C4<0000>, C4<0000>;
v0000026f1a701f90_0 .net *"_ivl_1", 0 0, L_0000026f1a708d40;  1 drivers
v0000026f1a701310_0 .net *"_ivl_3", 0 0, L_0000026f1a708e80;  1 drivers
v0000026f1a7013b0_0 .net "add_en", 0 0, v0000026f1a6fec50_0;  1 drivers
v0000026f1a701ef0_0 .net "balance", 3 0, v0000026f1a61a0b0_0;  alias, 1 drivers
v0000026f1a701630_0 .net "balance_ge_price", 0 0, L_0000026f1a6161e0;  1 drivers
v0000026f1a701450_0 .net "busy", 0 0, v0000026f1a6ff290_0;  alias, 1 drivers
v0000026f1a701590_0 .net "cancel", 0 0, v0000026f1a707b20_0;  1 drivers
v0000026f1a701db0_0 .net "change", 3 0, L_0000026f1a759620;  alias, 1 drivers
v0000026f1a7016d0_0 .net "change_calc_val", 3 0, v0000026f1a6f4340_0;  1 drivers
v0000026f1a701770_0 .net "change_nonzero", 0 0, L_0000026f1a751ca0;  1 drivers
v0000026f1a7018b0_0 .net "clear_en", 0 0, v0000026f1a6fe930_0;  1 drivers
v0000026f1a701c70_0 .net "clk", 0 0, v0000026f1a705c80_0;  1 drivers
v0000026f1a701950_0 .net "cmp_out", 3 0, L_0000026f1a707da0;  1 drivers
v0000026f1a7019f0_0 .net "coin", 1 0, v0000026f1a705820_0;  1 drivers
v0000026f1a701a90_0 .net "coin_value", 3 0, v0000026f1a6fe6b0_0;  1 drivers
v0000026f1a701bd0_0 .net "dispense", 0 0, v0000026f1a700870_0;  alias, 1 drivers
v0000026f1a7020d0_0 .net "price", 3 0, v0000026f1a700d70_0;  1 drivers
v0000026f1a705e60_0 .net "refund_mode", 0 0, v0000026f1a6fe9d0_0;  1 drivers
v0000026f1a706fe0_0 .net "reset", 0 0, v0000026f1a705fa0_0;  1 drivers
v0000026f1a705f00_0 .net "select", 1 0, v0000026f1a707620_0;  1 drivers
L_0000026f1a708d40 .part L_0000026f1a707da0, 1, 1;
L_0000026f1a708e80 .part L_0000026f1a707da0, 0, 1;
L_0000026f1a751ca0 .part L_0000026f1a707da0, 1, 1;
S_0000026f1a69dae0 .scope module, "u_balance" "balance_reg" 4 25, 5 2 0, S_0000026f1a61ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "add_en";
    .port_info 3 /INPUT 4 "add_value";
    .port_info 4 /INPUT 1 "clear_en";
    .port_info 5 /OUTPUT 4 "balance";
v0000026f1a619390_0 .net "add_en", 0 0, v0000026f1a6fec50_0;  alias, 1 drivers
v0000026f1a619930_0 .net "add_value", 3 0, v0000026f1a6fe6b0_0;  alias, 1 drivers
v0000026f1a61a0b0_0 .var "balance", 3 0;
v0000026f1a61a330_0 .net "carry_out_unused", 0 0, L_0000026f1a708ac0;  1 drivers
v0000026f1a6122b0_0 .net "clear_en", 0 0, v0000026f1a6fe930_0;  alias, 1 drivers
v0000026f1a6127b0_0 .net "clk", 0 0, v0000026f1a705c80_0;  alias, 1 drivers
v0000026f1a612b70_0 .net "reset", 0 0, v0000026f1a705fa0_0;  alias, 1 drivers
v0000026f1a612fd0_0 .net "sum_next", 3 0, L_0000026f1a708a20;  1 drivers
E_0000026f1a68d720 .event posedge, v0000026f1a6127b0_0;
S_0000026f1a69dc70 .scope module, "u_adder" "adder" 5 14, 6 2 0, S_0000026f1a69dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "CARRY_OUT";
P_0000026f1a68dca0 .param/l "N" 0 6 2, +C4<00000000000000000000000000000100>;
v0000026f1a618cb0_0 .net "A", 3 0, v0000026f1a61a0b0_0;  alias, 1 drivers
v0000026f1a619110_0 .net "B", 3 0, v0000026f1a6fe6b0_0;  alias, 1 drivers
v0000026f1a619e30_0 .net "CARRY_OUT", 0 0, L_0000026f1a708ac0;  alias, 1 drivers
v0000026f1a618df0_0 .net "SUM", 3 0, L_0000026f1a708a20;  alias, 1 drivers
v0000026f1a619430_0 .net *"_ivl_11", 0 0, L_0000026f1a682740;  1 drivers
v0000026f1a619c50_0 .net *"_ivl_15", 0 0, L_0000026f1a682350;  1 drivers
v0000026f1a618e90_0 .net *"_ivl_2", 0 0, L_0000026f1a681e80;  1 drivers
v0000026f1a619ed0_0 .net *"_ivl_24", 0 0, L_0000026f1a681b00;  1 drivers
v0000026f1a619d90_0 .net *"_ivl_28", 0 0, L_0000026f1a682270;  1 drivers
v0000026f1a6192f0_0 .net *"_ivl_37", 0 0, L_0000026f1a615760;  1 drivers
v0000026f1a61a010_0 .net *"_ivl_41", 0 0, L_0000026f1a615a00;  1 drivers
v0000026f1a6196b0_0 .net *"_ivl_51", 0 0, L_0000026f1a6158b0;  1 drivers
L_0000026f1a709498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026f1a6191b0_0 .net/2u *"_ivl_56", 0 0, L_0000026f1a709498;  1 drivers
v0000026f1a61a1f0_0 .net "carry", 4 0, L_0000026f1a707bc0;  1 drivers
L_0000026f1a706540 .part v0000026f1a61a0b0_0, 0, 1;
L_0000026f1a706220 .part v0000026f1a6fe6b0_0, 0, 1;
L_0000026f1a7065e0 .part L_0000026f1a707bc0, 0, 1;
L_0000026f1a705b40 .part v0000026f1a61a0b0_0, 0, 1;
L_0000026f1a705be0 .part v0000026f1a6fe6b0_0, 0, 1;
L_0000026f1a7062c0 .part v0000026f1a6fe6b0_0, 0, 1;
L_0000026f1a706360 .part L_0000026f1a707bc0, 0, 1;
L_0000026f1a706400 .part v0000026f1a61a0b0_0, 0, 1;
L_0000026f1a706680 .part L_0000026f1a707bc0, 0, 1;
L_0000026f1a706720 .part v0000026f1a61a0b0_0, 1, 1;
L_0000026f1a709060 .part v0000026f1a6fe6b0_0, 1, 1;
L_0000026f1a708200 .part L_0000026f1a707bc0, 1, 1;
L_0000026f1a707c60 .part v0000026f1a61a0b0_0, 1, 1;
L_0000026f1a709100 .part v0000026f1a6fe6b0_0, 1, 1;
L_0000026f1a708b60 .part v0000026f1a6fe6b0_0, 1, 1;
L_0000026f1a708840 .part L_0000026f1a707bc0, 1, 1;
L_0000026f1a707d00 .part v0000026f1a61a0b0_0, 1, 1;
L_0000026f1a708020 .part L_0000026f1a707bc0, 1, 1;
L_0000026f1a708660 .part v0000026f1a61a0b0_0, 2, 1;
L_0000026f1a708480 .part v0000026f1a6fe6b0_0, 2, 1;
L_0000026f1a7087a0 .part L_0000026f1a707bc0, 2, 1;
L_0000026f1a7085c0 .part v0000026f1a61a0b0_0, 2, 1;
L_0000026f1a708160 .part v0000026f1a6fe6b0_0, 2, 1;
L_0000026f1a708de0 .part v0000026f1a6fe6b0_0, 2, 1;
L_0000026f1a7082a0 .part L_0000026f1a707bc0, 2, 1;
L_0000026f1a7080c0 .part v0000026f1a61a0b0_0, 2, 1;
L_0000026f1a708c00 .part L_0000026f1a707bc0, 2, 1;
L_0000026f1a7088e0 .part v0000026f1a61a0b0_0, 3, 1;
L_0000026f1a708340 .part v0000026f1a6fe6b0_0, 3, 1;
L_0000026f1a708a20 .concat8 [ 1 1 1 1], L_0000026f1a681e80, L_0000026f1a682350, L_0000026f1a682270, L_0000026f1a615a00;
L_0000026f1a708700 .part L_0000026f1a707bc0, 3, 1;
L_0000026f1a708fc0 .part v0000026f1a61a0b0_0, 3, 1;
L_0000026f1a708ca0 .part v0000026f1a6fe6b0_0, 3, 1;
L_0000026f1a708f20 .part v0000026f1a6fe6b0_0, 3, 1;
L_0000026f1a7091a0 .part L_0000026f1a707bc0, 3, 1;
L_0000026f1a707f80 .part v0000026f1a61a0b0_0, 3, 1;
L_0000026f1a709240 .part L_0000026f1a707bc0, 3, 1;
LS_0000026f1a707bc0_0_0 .concat8 [ 1 1 1 1], L_0000026f1a709498, L_0000026f1a682740, L_0000026f1a681b00, L_0000026f1a615760;
LS_0000026f1a707bc0_0_4 .concat8 [ 1 0 0 0], L_0000026f1a6158b0;
L_0000026f1a707bc0 .concat8 [ 4 1 0 0], LS_0000026f1a707bc0_0_0, LS_0000026f1a707bc0_0_4;
L_0000026f1a708ac0 .part L_0000026f1a707bc0, 4, 1;
S_0000026f1a591740 .scope generate, "gen_fulladder[0]" "gen_fulladder[0]" 6 12, 6 12 0, S_0000026f1a69dc70;
 .timescale 0 0;
P_0000026f1a68d420 .param/l "i" 0 6 12, +C4<00>;
L_0000026f1a6820b0 .functor XOR 1, L_0000026f1a706540, L_0000026f1a706220, C4<0>, C4<0>;
L_0000026f1a681e80 .functor XOR 1, L_0000026f1a6820b0, L_0000026f1a7065e0, C4<0>, C4<0>;
L_0000026f1a681a20 .functor AND 1, L_0000026f1a705b40, L_0000026f1a705be0, C4<1>, C4<1>;
L_0000026f1a682120 .functor AND 1, L_0000026f1a7062c0, L_0000026f1a706360, C4<1>, C4<1>;
L_0000026f1a6824a0 .functor AND 1, L_0000026f1a706400, L_0000026f1a706680, C4<1>, C4<1>;
L_0000026f1a682740 .functor OR 1, L_0000026f1a681a20, L_0000026f1a682120, L_0000026f1a6824a0, C4<0>;
v0000026f1a687300_0 .net *"_ivl_0", 0 0, L_0000026f1a706540;  1 drivers
v0000026f1a687c60_0 .net *"_ivl_1", 0 0, L_0000026f1a706220;  1 drivers
v0000026f1a686f40_0 .net *"_ivl_2", 0 0, L_0000026f1a7065e0;  1 drivers
v0000026f1a6885c0_0 .net *"_ivl_3", 0 0, L_0000026f1a705b40;  1 drivers
v0000026f1a6888e0_0 .net *"_ivl_4", 0 0, L_0000026f1a705be0;  1 drivers
v0000026f1a687800_0 .net *"_ivl_5", 0 0, L_0000026f1a7062c0;  1 drivers
v0000026f1a6879e0_0 .net *"_ivl_6", 0 0, L_0000026f1a706360;  1 drivers
v0000026f1a688660_0 .net *"_ivl_7", 0 0, L_0000026f1a706400;  1 drivers
v0000026f1a686e00_0 .net *"_ivl_8", 0 0, L_0000026f1a706680;  1 drivers
v0000026f1a688520_0 .net "a_and_c", 0 0, L_0000026f1a6824a0;  1 drivers
v0000026f1a686ea0_0 .net "aandb", 0 0, L_0000026f1a681a20;  1 drivers
v0000026f1a686ae0_0 .net "axb", 0 0, L_0000026f1a6820b0;  1 drivers
v0000026f1a687bc0_0 .net "bandc", 0 0, L_0000026f1a682120;  1 drivers
S_0000026f1a5918d0 .scope generate, "gen_fulladder[1]" "gen_fulladder[1]" 6 12, 6 12 0, S_0000026f1a69dc70;
 .timescale 0 0;
P_0000026f1a68d360 .param/l "i" 0 6 12, +C4<01>;
L_0000026f1a681b70 .functor XOR 1, L_0000026f1a706720, L_0000026f1a709060, C4<0>, C4<0>;
L_0000026f1a682350 .functor XOR 1, L_0000026f1a681b70, L_0000026f1a708200, C4<0>, C4<0>;
L_0000026f1a681a90 .functor AND 1, L_0000026f1a707c60, L_0000026f1a709100, C4<1>, C4<1>;
L_0000026f1a682190 .functor AND 1, L_0000026f1a708b60, L_0000026f1a708840, C4<1>, C4<1>;
L_0000026f1a682200 .functor AND 1, L_0000026f1a707d00, L_0000026f1a708020, C4<1>, C4<1>;
L_0000026f1a681b00 .functor OR 1, L_0000026f1a681a90, L_0000026f1a682190, L_0000026f1a682200, C4<0>;
v0000026f1a686b80_0 .net *"_ivl_0", 0 0, L_0000026f1a706720;  1 drivers
v0000026f1a687620_0 .net *"_ivl_1", 0 0, L_0000026f1a709060;  1 drivers
v0000026f1a688160_0 .net *"_ivl_2", 0 0, L_0000026f1a708200;  1 drivers
v0000026f1a686d60_0 .net *"_ivl_3", 0 0, L_0000026f1a707c60;  1 drivers
v0000026f1a6878a0_0 .net *"_ivl_4", 0 0, L_0000026f1a709100;  1 drivers
v0000026f1a688340_0 .net *"_ivl_5", 0 0, L_0000026f1a708b60;  1 drivers
v0000026f1a687580_0 .net *"_ivl_6", 0 0, L_0000026f1a708840;  1 drivers
v0000026f1a687a80_0 .net *"_ivl_7", 0 0, L_0000026f1a707d00;  1 drivers
v0000026f1a688700_0 .net *"_ivl_8", 0 0, L_0000026f1a708020;  1 drivers
v0000026f1a687b20_0 .net "a_and_c", 0 0, L_0000026f1a682200;  1 drivers
v0000026f1a686cc0_0 .net "aandb", 0 0, L_0000026f1a681a90;  1 drivers
v0000026f1a687d00_0 .net "axb", 0 0, L_0000026f1a681b70;  1 drivers
v0000026f1a687e40_0 .net "bandc", 0 0, L_0000026f1a682190;  1 drivers
S_0000026f1a591a60 .scope generate, "gen_fulladder[2]" "gen_fulladder[2]" 6 12, 6 12 0, S_0000026f1a69dc70;
 .timescale 0 0;
P_0000026f1a68d3e0 .param/l "i" 0 6 12, +C4<010>;
L_0000026f1a681c50 .functor XOR 1, L_0000026f1a708660, L_0000026f1a708480, C4<0>, C4<0>;
L_0000026f1a682270 .functor XOR 1, L_0000026f1a681c50, L_0000026f1a7087a0, C4<0>, C4<0>;
L_0000026f1a681d30 .functor AND 1, L_0000026f1a7085c0, L_0000026f1a708160, C4<1>, C4<1>;
L_0000026f1a681da0 .functor AND 1, L_0000026f1a708de0, L_0000026f1a7082a0, C4<1>, C4<1>;
L_0000026f1a6822e0 .functor AND 1, L_0000026f1a7080c0, L_0000026f1a708c00, C4<1>, C4<1>;
L_0000026f1a615760 .functor OR 1, L_0000026f1a681d30, L_0000026f1a681da0, L_0000026f1a6822e0, C4<0>;
v0000026f1a687ee0_0 .net *"_ivl_0", 0 0, L_0000026f1a708660;  1 drivers
v0000026f1a688020_0 .net *"_ivl_1", 0 0, L_0000026f1a708480;  1 drivers
v0000026f1a687f80_0 .net *"_ivl_2", 0 0, L_0000026f1a7087a0;  1 drivers
v0000026f1a687260_0 .net *"_ivl_3", 0 0, L_0000026f1a7085c0;  1 drivers
v0000026f1a6887a0_0 .net *"_ivl_4", 0 0, L_0000026f1a708160;  1 drivers
v0000026f1a6880c0_0 .net *"_ivl_5", 0 0, L_0000026f1a708de0;  1 drivers
v0000026f1a688840_0 .net *"_ivl_6", 0 0, L_0000026f1a7082a0;  1 drivers
v0000026f1a6876c0_0 .net *"_ivl_7", 0 0, L_0000026f1a7080c0;  1 drivers
v0000026f1a688200_0 .net *"_ivl_8", 0 0, L_0000026f1a708c00;  1 drivers
v0000026f1a6882a0_0 .net "a_and_c", 0 0, L_0000026f1a6822e0;  1 drivers
v0000026f1a6883e0_0 .net "aandb", 0 0, L_0000026f1a681d30;  1 drivers
v0000026f1a687760_0 .net "axb", 0 0, L_0000026f1a681c50;  1 drivers
v0000026f1a686a40_0 .net "bandc", 0 0, L_0000026f1a681da0;  1 drivers
S_0000026f1a5a9290 .scope generate, "gen_fulladder[3]" "gen_fulladder[3]" 6 12, 6 12 0, S_0000026f1a69dc70;
 .timescale 0 0;
P_0000026f1a68dd20 .param/l "i" 0 6 12, +C4<011>;
L_0000026f1a6157d0 .functor XOR 1, L_0000026f1a7088e0, L_0000026f1a708340, C4<0>, C4<0>;
L_0000026f1a615a00 .functor XOR 1, L_0000026f1a6157d0, L_0000026f1a708700, C4<0>, C4<0>;
L_0000026f1a615840 .functor AND 1, L_0000026f1a708fc0, L_0000026f1a708ca0, C4<1>, C4<1>;
L_0000026f1a615a70 .functor AND 1, L_0000026f1a708f20, L_0000026f1a7091a0, C4<1>, C4<1>;
L_0000026f1a615920 .functor AND 1, L_0000026f1a707f80, L_0000026f1a709240, C4<1>, C4<1>;
L_0000026f1a6158b0 .functor OR 1, L_0000026f1a615840, L_0000026f1a615a70, L_0000026f1a615920, C4<0>;
v0000026f1a688480_0 .net *"_ivl_0", 0 0, L_0000026f1a7088e0;  1 drivers
v0000026f1a686c20_0 .net *"_ivl_1", 0 0, L_0000026f1a708340;  1 drivers
v0000026f1a6871c0_0 .net *"_ivl_2", 0 0, L_0000026f1a708700;  1 drivers
v0000026f1a686fe0_0 .net *"_ivl_3", 0 0, L_0000026f1a708fc0;  1 drivers
v0000026f1a687440_0 .net *"_ivl_4", 0 0, L_0000026f1a708ca0;  1 drivers
v0000026f1a687080_0 .net *"_ivl_5", 0 0, L_0000026f1a708f20;  1 drivers
v0000026f1a687120_0 .net *"_ivl_6", 0 0, L_0000026f1a7091a0;  1 drivers
v0000026f1a6873a0_0 .net *"_ivl_7", 0 0, L_0000026f1a707f80;  1 drivers
v0000026f1a6874e0_0 .net *"_ivl_8", 0 0, L_0000026f1a709240;  1 drivers
v0000026f1a619250_0 .net "a_and_c", 0 0, L_0000026f1a615920;  1 drivers
v0000026f1a61a510_0 .net "aandb", 0 0, L_0000026f1a615840;  1 drivers
v0000026f1a618ad0_0 .net "axb", 0 0, L_0000026f1a6157d0;  1 drivers
v0000026f1a618b70_0 .net "bandc", 0 0, L_0000026f1a615a70;  1 drivers
S_0000026f1a5a9420 .scope module, "u_change" "change_calc" 4 42, 7 6 0, S_0000026f1a61ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "balance";
    .port_info 1 /INPUT 4 "price";
    .port_info 2 /INPUT 1 "refund_mode";
    .port_info 3 /OUTPUT 4 "change";
L_0000026f1a759690 .functor NOT 1, L_0000026f1a75a1f0, C4<0>, C4<0>, C4<0>;
L_0000026f1a709570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000026f1a6f7c50_0 .net/2u *"_ivl_2", 3 0, L_0000026f1a709570;  1 drivers
v0000026f1a6f6f30_0 .net "balance", 3 0, v0000026f1a61a0b0_0;  alias, 1 drivers
v0000026f1a6f8010_0 .net "borrow_out", 0 0, L_0000026f1a75a1f0;  1 drivers
v0000026f1a6f80b0_0 .net "change", 3 0, v0000026f1a6f4340_0;  alias, 1 drivers
v0000026f1a6f6710_0 .net "data_bus", 7 0, L_0000026f1a7531e0;  1 drivers
v0000026f1a6f6ad0_0 .net "diff", 3 0, L_0000026f1a754d60;  1 drivers
v0000026f1a6f68f0_0 .net "ge", 0 0, L_0000026f1a759690;  1 drivers
v0000026f1a6f6b70_0 .net "price", 3 0, v0000026f1a700d70_0;  alias, 1 drivers
v0000026f1a6f6fd0_0 .net "refund_mode", 0 0, v0000026f1a6fe9d0_0;  alias, 1 drivers
v0000026f1a6f7430_0 .net "vend_change", 3 0, L_0000026f1a752c40;  1 drivers
L_0000026f1a752c40 .functor MUXZ 4, L_0000026f1a709570, L_0000026f1a754d60, L_0000026f1a759690, C4<>;
L_0000026f1a7531e0 .concat [ 4 4 0 0], L_0000026f1a752c40, v0000026f1a61a0b0_0;
S_0000026f1a5a95b0 .scope module, "u_mux_change" "mux" 7 34, 8 2 0, S_0000026f1a5a9420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /OUTPUT 4 "out";
P_0000026f1a5bfeb0 .param/l "DATAW" 0 8 2, +C4<00000000000000000000000000000100>;
P_0000026f1a5bfee8 .param/l "N" 0 8 2, +C4<00000000000000000000000000000001>;
v0000026f1a6f52e0_0 .net "data", 7 0, L_0000026f1a7531e0;  alias, 1 drivers
v0000026f1a6f5d80_0 .var/i "i", 31 0;
v0000026f1a6f5880_0 .net "onehots", 1 0, L_0000026f1a753280;  1 drivers
v0000026f1a6f5c40_0 .net "out", 3 0, v0000026f1a6f4340_0;  alias, 1 drivers
v0000026f1a6f4340_0 .var "out_reg", 3 0;
v0000026f1a6f5420_0 .net "sel", 0 0, v0000026f1a6fe9d0_0;  alias, 1 drivers
E_0000026f1a68d3a0 .event edge, v0000026f1a6f5ec0_0, v0000026f1a6f52e0_0;
S_0000026f1a5677a0 .scope module, "dec" "decoder" 8 9, 9 2 0, S_0000026f1a5a95b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 2 "out";
P_0000026f1a68dd60 .param/l "N" 0 9 2, +C4<00000000000000000000000000000001>;
v0000026f1a6f5ec0_0 .net "out", 1 0, L_0000026f1a753280;  alias, 1 drivers
v0000026f1a6f47a0_0 .net "sel", 0 0, v0000026f1a6fe9d0_0;  alias, 1 drivers
v0000026f1a6f5ba0_0 .net "sel_n", 0 0, L_0000026f1a7593f0;  1 drivers
L_0000026f1a753280 .concat8 [ 1 1 0 0], L_0000026f1a759bd0, L_0000026f1a7595b0;
S_0000026f1a567930 .scope generate, "gen_inv[0]" "gen_inv[0]" 9 10, 9 10 0, S_0000026f1a5677a0;
 .timescale 0 0;
P_0000026f1a68daa0 .param/l "i" 0 9 10, +C4<00>;
L_0000026f1a7593f0 .functor NOT 1, v0000026f1a6fe9d0_0, C4<0>, C4<0>, C4<0>;
S_0000026f1a567ac0 .scope generate, "gen_out[0]" "gen_out[0]" 9 16, 9 16 0, S_0000026f1a5677a0;
 .timescale 0 0;
P_0000026f1a68d120 .param/l "i" 0 9 16, +C4<00>;
v0000026f1a611c70_0 .net "terms", 0 0, L_0000026f1a7594d0;  1 drivers
S_0000026f1a586860 .scope generate, "gen_and1" "gen_and1" 9 28, 9 28 0, S_0000026f1a567ac0;
 .timescale 0 0;
L_0000026f1a759bd0 .functor BUFZ 1, L_0000026f1a7594d0, C4<0>, C4<0>, C4<0>;
v0000026f1a611810_0 .net *"_ivl_1", 0 0, L_0000026f1a759bd0;  1 drivers
S_0000026f1a5869f0 .scope generate, "gen_terms[0]" "gen_terms[0]" 9 19, 9 19 0, S_0000026f1a567ac0;
 .timescale 0 0;
P_0000026f1a68d660 .param/l "j" 0 9 19, +C4<00>;
S_0000026f1a586b80 .scope generate, "genblk5" "genblk5" 9 21, 9 21 0, S_0000026f1a5869f0;
 .timescale 0 0;
L_0000026f1a7594d0 .functor BUF 1, L_0000026f1a7593f0, C4<0>, C4<0>, C4<0>;
S_0000026f1a6f3650 .scope generate, "gen_out[1]" "gen_out[1]" 9 16, 9 16 0, S_0000026f1a5677a0;
 .timescale 0 0;
P_0000026f1a68d020 .param/l "i" 0 9 16, +C4<01>;
v0000026f1a6f4840_0 .net "terms", 0 0, L_0000026f1a7599a0;  1 drivers
S_0000026f1a6f37e0 .scope generate, "gen_and1" "gen_and1" 9 28, 9 28 0, S_0000026f1a6f3650;
 .timescale 0 0;
L_0000026f1a7595b0 .functor BUFZ 1, L_0000026f1a7599a0, C4<0>, C4<0>, C4<0>;
v0000026f1a6f5740_0 .net *"_ivl_1", 0 0, L_0000026f1a7595b0;  1 drivers
S_0000026f1a6f3b00 .scope generate, "gen_terms[0]" "gen_terms[0]" 9 19, 9 19 0, S_0000026f1a6f3650;
 .timescale 0 0;
P_0000026f1a68d820 .param/l "j" 0 9 19, +C4<00>;
S_0000026f1a6f4140 .scope generate, "genblk4" "genblk4" 9 21, 9 21 0, S_0000026f1a6f3b00;
 .timescale 0 0;
L_0000026f1a7599a0 .functor BUF 1, v0000026f1a6fe9d0_0, C4<0>, C4<0>, C4<0>;
S_0000026f1a6f3fb0 .scope module, "u_sub" "subtractor" 7 16, 10 2 0, S_0000026f1a5a9420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "DIFF";
    .port_info 3 /OUTPUT 1 "BORROW_OUT";
P_0000026f1a68d060 .param/l "N" 0 10 2, +C4<00000000000000000000000000000100>;
L_0000026f1a75a1f0 .functor NOT 1, L_0000026f1a752b00, C4<0>, C4<0>, C4<0>;
v0000026f1a6f7d90_0 .net "A", 3 0, v0000026f1a61a0b0_0;  alias, 1 drivers
v0000026f1a6f6c10_0 .net "B", 3 0, v0000026f1a700d70_0;  alias, 1 drivers
v0000026f1a6f6530_0 .net "BORROW_OUT", 0 0, L_0000026f1a75a1f0;  alias, 1 drivers
v0000026f1a6f6990_0 .net "B_inv", 3 0, L_0000026f1a7542c0;  1 drivers
v0000026f1a6f7e30_0 .net "DIFF", 3 0, L_0000026f1a754d60;  alias, 1 drivers
v0000026f1a6f7b10_0 .net *"_ivl_0", 0 0, L_0000026f1a6162c0;  1 drivers
v0000026f1a6f8150_0 .net *"_ivl_15", 0 0, L_0000026f1a615c30;  1 drivers
v0000026f1a6f7f70_0 .net *"_ivl_24", 0 0, L_0000026f1a615df0;  1 drivers
v0000026f1a6f7ed0_0 .net *"_ivl_28", 0 0, L_0000026f1a759fc0;  1 drivers
v0000026f1a6f81f0_0 .net *"_ivl_3", 0 0, L_0000026f1a6163a0;  1 drivers
v0000026f1a6f7610_0 .net *"_ivl_37", 0 0, L_0000026f1a759d90;  1 drivers
v0000026f1a6f6850_0 .net *"_ivl_41", 0 0, L_0000026f1a75a2d0;  1 drivers
v0000026f1a6f74d0_0 .net *"_ivl_50", 0 0, L_0000026f1a759a10;  1 drivers
v0000026f1a6f76b0_0 .net *"_ivl_54", 0 0, L_0000026f1a759850;  1 drivers
v0000026f1a6f71b0_0 .net *"_ivl_6", 0 0, L_0000026f1a615990;  1 drivers
v0000026f1a6f6d50_0 .net *"_ivl_64", 0 0, L_0000026f1a759b60;  1 drivers
L_0000026f1a709528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026f1a6f63f0_0 .net/2u *"_ivl_69", 0 0, L_0000026f1a709528;  1 drivers
v0000026f1a6f7750_0 .net *"_ivl_72", 0 0, L_0000026f1a752b00;  1 drivers
v0000026f1a6f7070_0 .net *"_ivl_9", 0 0, L_0000026f1a615fb0;  1 drivers
v0000026f1a6f7a70_0 .net "carry", 4 0, L_0000026f1a753140;  1 drivers
L_0000026f1a707ee0 .part v0000026f1a700d70_0, 0, 1;
L_0000026f1a708520 .part v0000026f1a700d70_0, 1, 1;
L_0000026f1a708980 .part v0000026f1a700d70_0, 2, 1;
L_0000026f1a7542c0 .concat8 [ 1 1 1 1], L_0000026f1a6162c0, L_0000026f1a6163a0, L_0000026f1a615990, L_0000026f1a615fb0;
L_0000026f1a755260 .part v0000026f1a700d70_0, 3, 1;
L_0000026f1a7544a0 .part v0000026f1a61a0b0_0, 0, 1;
L_0000026f1a753fa0 .part L_0000026f1a7542c0, 0, 1;
L_0000026f1a754b80 .part L_0000026f1a753140, 0, 1;
L_0000026f1a753f00 .part v0000026f1a61a0b0_0, 0, 1;
L_0000026f1a755080 .part L_0000026f1a7542c0, 0, 1;
L_0000026f1a7547c0 .part L_0000026f1a7542c0, 0, 1;
L_0000026f1a754040 .part L_0000026f1a753140, 0, 1;
L_0000026f1a7551c0 .part v0000026f1a61a0b0_0, 0, 1;
L_0000026f1a753be0 .part L_0000026f1a753140, 0, 1;
L_0000026f1a754900 .part v0000026f1a61a0b0_0, 1, 1;
L_0000026f1a754a40 .part L_0000026f1a7542c0, 1, 1;
L_0000026f1a753c80 .part L_0000026f1a753140, 1, 1;
L_0000026f1a754ae0 .part v0000026f1a61a0b0_0, 1, 1;
L_0000026f1a754220 .part L_0000026f1a7542c0, 1, 1;
L_0000026f1a754c20 .part L_0000026f1a7542c0, 1, 1;
L_0000026f1a753d20 .part L_0000026f1a753140, 1, 1;
L_0000026f1a754540 .part v0000026f1a61a0b0_0, 1, 1;
L_0000026f1a754cc0 .part L_0000026f1a753140, 1, 1;
L_0000026f1a754f40 .part v0000026f1a61a0b0_0, 2, 1;
L_0000026f1a7549a0 .part L_0000026f1a7542c0, 2, 1;
L_0000026f1a7540e0 .part L_0000026f1a753140, 2, 1;
L_0000026f1a753dc0 .part v0000026f1a61a0b0_0, 2, 1;
L_0000026f1a754180 .part L_0000026f1a7542c0, 2, 1;
L_0000026f1a753e60 .part L_0000026f1a7542c0, 2, 1;
L_0000026f1a754360 .part L_0000026f1a753140, 2, 1;
L_0000026f1a754400 .part v0000026f1a61a0b0_0, 2, 1;
L_0000026f1a7545e0 .part L_0000026f1a753140, 2, 1;
L_0000026f1a754680 .part v0000026f1a61a0b0_0, 3, 1;
L_0000026f1a755120 .part L_0000026f1a7542c0, 3, 1;
L_0000026f1a754d60 .concat8 [ 1 1 1 1], L_0000026f1a615c30, L_0000026f1a759fc0, L_0000026f1a75a2d0, L_0000026f1a759850;
L_0000026f1a754e00 .part L_0000026f1a753140, 3, 1;
L_0000026f1a754720 .part v0000026f1a61a0b0_0, 3, 1;
L_0000026f1a754860 .part L_0000026f1a7542c0, 3, 1;
L_0000026f1a754ea0 .part L_0000026f1a7542c0, 3, 1;
L_0000026f1a754fe0 .part L_0000026f1a753140, 3, 1;
L_0000026f1a752060 .part v0000026f1a61a0b0_0, 3, 1;
L_0000026f1a7530a0 .part L_0000026f1a753140, 3, 1;
LS_0000026f1a753140_0_0 .concat8 [ 1 1 1 1], L_0000026f1a709528, L_0000026f1a615df0, L_0000026f1a759d90, L_0000026f1a759a10;
LS_0000026f1a753140_0_4 .concat8 [ 1 0 0 0], L_0000026f1a759b60;
L_0000026f1a753140 .concat8 [ 4 1 0 0], LS_0000026f1a753140_0_0, LS_0000026f1a753140_0_4;
L_0000026f1a752b00 .part L_0000026f1a753140, 4, 1;
S_0000026f1a6f3970 .scope generate, "gen_fa[0]" "gen_fa[0]" 10 18, 10 18 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68dc20 .param/l "i" 0 10 18, +C4<00>;
L_0000026f1a615ae0 .functor XOR 1, L_0000026f1a7544a0, L_0000026f1a753fa0, C4<0>, C4<0>;
L_0000026f1a615c30 .functor XOR 1, L_0000026f1a615ae0, L_0000026f1a754b80, C4<0>, C4<0>;
L_0000026f1a616020 .functor AND 1, L_0000026f1a753f00, L_0000026f1a755080, C4<1>, C4<1>;
L_0000026f1a616090 .functor AND 1, L_0000026f1a7547c0, L_0000026f1a754040, C4<1>, C4<1>;
L_0000026f1a615ed0 .functor AND 1, L_0000026f1a7551c0, L_0000026f1a753be0, C4<1>, C4<1>;
L_0000026f1a615df0 .functor OR 1, L_0000026f1a616020, L_0000026f1a616090, L_0000026f1a615ed0, C4<0>;
v0000026f1a6f61e0_0 .net *"_ivl_0", 0 0, L_0000026f1a7544a0;  1 drivers
v0000026f1a6f4c00_0 .net *"_ivl_1", 0 0, L_0000026f1a753fa0;  1 drivers
v0000026f1a6f5a60_0 .net *"_ivl_2", 0 0, L_0000026f1a754b80;  1 drivers
v0000026f1a6f56a0_0 .net *"_ivl_3", 0 0, L_0000026f1a753f00;  1 drivers
v0000026f1a6f51a0_0 .net *"_ivl_4", 0 0, L_0000026f1a755080;  1 drivers
v0000026f1a6f5920_0 .net *"_ivl_5", 0 0, L_0000026f1a7547c0;  1 drivers
v0000026f1a6f4a20_0 .net *"_ivl_6", 0 0, L_0000026f1a754040;  1 drivers
v0000026f1a6f5ce0_0 .net *"_ivl_7", 0 0, L_0000026f1a7551c0;  1 drivers
v0000026f1a6f59c0_0 .net *"_ivl_8", 0 0, L_0000026f1a753be0;  1 drivers
v0000026f1a6f5560_0 .net "a_and_c", 0 0, L_0000026f1a615ed0;  1 drivers
v0000026f1a6f43e0_0 .net "aandb", 0 0, L_0000026f1a616020;  1 drivers
v0000026f1a6f4ca0_0 .net "axb", 0 0, L_0000026f1a615ae0;  1 drivers
v0000026f1a6f5600_0 .net "bandc", 0 0, L_0000026f1a616090;  1 drivers
S_0000026f1a6f3c90 .scope generate, "gen_fa[1]" "gen_fa[1]" 10 18, 10 18 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68d8a0 .param/l "i" 0 10 18, +C4<01>;
L_0000026f1a616250 .functor XOR 1, L_0000026f1a754900, L_0000026f1a754a40, C4<0>, C4<0>;
L_0000026f1a759fc0 .functor XOR 1, L_0000026f1a616250, L_0000026f1a753c80, C4<0>, C4<0>;
L_0000026f1a75a260 .functor AND 1, L_0000026f1a754ae0, L_0000026f1a754220, C4<1>, C4<1>;
L_0000026f1a759c40 .functor AND 1, L_0000026f1a754c20, L_0000026f1a753d20, C4<1>, C4<1>;
L_0000026f1a759af0 .functor AND 1, L_0000026f1a754540, L_0000026f1a754cc0, C4<1>, C4<1>;
L_0000026f1a759d90 .functor OR 1, L_0000026f1a75a260, L_0000026f1a759c40, L_0000026f1a759af0, C4<0>;
v0000026f1a6f5380_0 .net *"_ivl_0", 0 0, L_0000026f1a754900;  1 drivers
v0000026f1a6f57e0_0 .net *"_ivl_1", 0 0, L_0000026f1a754a40;  1 drivers
v0000026f1a6f5b00_0 .net *"_ivl_2", 0 0, L_0000026f1a753c80;  1 drivers
v0000026f1a6f4e80_0 .net *"_ivl_3", 0 0, L_0000026f1a754ae0;  1 drivers
v0000026f1a6f45c0_0 .net *"_ivl_4", 0 0, L_0000026f1a754220;  1 drivers
v0000026f1a6f4980_0 .net *"_ivl_5", 0 0, L_0000026f1a754c20;  1 drivers
v0000026f1a6f5e20_0 .net *"_ivl_6", 0 0, L_0000026f1a753d20;  1 drivers
v0000026f1a6f4d40_0 .net *"_ivl_7", 0 0, L_0000026f1a754540;  1 drivers
v0000026f1a6f5f60_0 .net *"_ivl_8", 0 0, L_0000026f1a754cc0;  1 drivers
v0000026f1a6f6000_0 .net "a_and_c", 0 0, L_0000026f1a759af0;  1 drivers
v0000026f1a6f60a0_0 .net "aandb", 0 0, L_0000026f1a75a260;  1 drivers
v0000026f1a6f4660_0 .net "axb", 0 0, L_0000026f1a616250;  1 drivers
v0000026f1a6f6140_0 .net "bandc", 0 0, L_0000026f1a759c40;  1 drivers
S_0000026f1a6f3330 .scope generate, "gen_fa[2]" "gen_fa[2]" 10 18, 10 18 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68d6a0 .param/l "i" 0 10 18, +C4<010>;
L_0000026f1a759540 .functor XOR 1, L_0000026f1a754f40, L_0000026f1a7549a0, C4<0>, C4<0>;
L_0000026f1a75a2d0 .functor XOR 1, L_0000026f1a759540, L_0000026f1a7540e0, C4<0>, C4<0>;
L_0000026f1a759cb0 .functor AND 1, L_0000026f1a753dc0, L_0000026f1a754180, C4<1>, C4<1>;
L_0000026f1a759d20 .functor AND 1, L_0000026f1a753e60, L_0000026f1a754360, C4<1>, C4<1>;
L_0000026f1a759460 .functor AND 1, L_0000026f1a754400, L_0000026f1a7545e0, C4<1>, C4<1>;
L_0000026f1a759a10 .functor OR 1, L_0000026f1a759cb0, L_0000026f1a759d20, L_0000026f1a759460, C4<0>;
v0000026f1a6f4ac0_0 .net *"_ivl_0", 0 0, L_0000026f1a754f40;  1 drivers
v0000026f1a6f4480_0 .net *"_ivl_1", 0 0, L_0000026f1a7549a0;  1 drivers
v0000026f1a6f4520_0 .net *"_ivl_2", 0 0, L_0000026f1a7540e0;  1 drivers
v0000026f1a6f4f20_0 .net *"_ivl_3", 0 0, L_0000026f1a753dc0;  1 drivers
v0000026f1a6f4700_0 .net *"_ivl_4", 0 0, L_0000026f1a754180;  1 drivers
v0000026f1a6f48e0_0 .net *"_ivl_5", 0 0, L_0000026f1a753e60;  1 drivers
v0000026f1a6f4b60_0 .net *"_ivl_6", 0 0, L_0000026f1a754360;  1 drivers
v0000026f1a6f4de0_0 .net *"_ivl_7", 0 0, L_0000026f1a754400;  1 drivers
v0000026f1a6f4fc0_0 .net *"_ivl_8", 0 0, L_0000026f1a7545e0;  1 drivers
v0000026f1a6f5060_0 .net "a_and_c", 0 0, L_0000026f1a759460;  1 drivers
v0000026f1a6f5100_0 .net "aandb", 0 0, L_0000026f1a759cb0;  1 drivers
v0000026f1a6f5240_0 .net "axb", 0 0, L_0000026f1a759540;  1 drivers
v0000026f1a6f54c0_0 .net "bandc", 0 0, L_0000026f1a759d20;  1 drivers
S_0000026f1a6f34c0 .scope generate, "gen_fa[3]" "gen_fa[3]" 10 18, 10 18 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68d860 .param/l "i" 0 10 18, +C4<011>;
L_0000026f1a75a180 .functor XOR 1, L_0000026f1a754680, L_0000026f1a755120, C4<0>, C4<0>;
L_0000026f1a759850 .functor XOR 1, L_0000026f1a75a180, L_0000026f1a754e00, C4<0>, C4<0>;
L_0000026f1a759700 .functor AND 1, L_0000026f1a754720, L_0000026f1a754860, C4<1>, C4<1>;
L_0000026f1a75a0a0 .functor AND 1, L_0000026f1a754ea0, L_0000026f1a754fe0, C4<1>, C4<1>;
L_0000026f1a759e70 .functor AND 1, L_0000026f1a752060, L_0000026f1a7530a0, C4<1>, C4<1>;
L_0000026f1a759b60 .functor OR 1, L_0000026f1a759700, L_0000026f1a75a0a0, L_0000026f1a759e70, C4<0>;
v0000026f1a6f6670_0 .net *"_ivl_0", 0 0, L_0000026f1a754680;  1 drivers
v0000026f1a6f7570_0 .net *"_ivl_1", 0 0, L_0000026f1a755120;  1 drivers
v0000026f1a6f7bb0_0 .net *"_ivl_2", 0 0, L_0000026f1a754e00;  1 drivers
v0000026f1a6f67b0_0 .net *"_ivl_3", 0 0, L_0000026f1a754720;  1 drivers
v0000026f1a6f7cf0_0 .net *"_ivl_4", 0 0, L_0000026f1a754860;  1 drivers
v0000026f1a6f65d0_0 .net *"_ivl_5", 0 0, L_0000026f1a754ea0;  1 drivers
v0000026f1a6f6490_0 .net *"_ivl_6", 0 0, L_0000026f1a754fe0;  1 drivers
v0000026f1a6f6350_0 .net *"_ivl_7", 0 0, L_0000026f1a752060;  1 drivers
v0000026f1a6f79d0_0 .net *"_ivl_8", 0 0, L_0000026f1a7530a0;  1 drivers
v0000026f1a6f6e90_0 .net "a_and_c", 0 0, L_0000026f1a759e70;  1 drivers
v0000026f1a6f7390_0 .net "aandb", 0 0, L_0000026f1a759700;  1 drivers
v0000026f1a6f6df0_0 .net "axb", 0 0, L_0000026f1a75a180;  1 drivers
v0000026f1a6f77f0_0 .net "bandc", 0 0, L_0000026f1a75a0a0;  1 drivers
S_0000026f1a6f3e20 .scope generate, "gen_not[0]" "gen_not[0]" 10 11, 10 11 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68dc60 .param/l "i" 0 10 11, +C4<00>;
L_0000026f1a6162c0 .functor NOT 1, L_0000026f1a707ee0, C4<0>, C4<0>, C4<0>;
v0000026f1a6f6a30_0 .net *"_ivl_0", 0 0, L_0000026f1a707ee0;  1 drivers
S_0000026f1a6f89a0 .scope generate, "gen_not[1]" "gen_not[1]" 10 11, 10 11 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68dde0 .param/l "i" 0 10 11, +C4<01>;
L_0000026f1a6163a0 .functor NOT 1, L_0000026f1a708520, C4<0>, C4<0>, C4<0>;
v0000026f1a6f6cb0_0 .net *"_ivl_0", 0 0, L_0000026f1a708520;  1 drivers
S_0000026f1a6fa110 .scope generate, "gen_not[2]" "gen_not[2]" 10 11, 10 11 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68db60 .param/l "i" 0 10 11, +C4<010>;
L_0000026f1a615990 .functor NOT 1, L_0000026f1a708980, C4<0>, C4<0>, C4<0>;
v0000026f1a6f7890_0 .net *"_ivl_0", 0 0, L_0000026f1a708980;  1 drivers
S_0000026f1a6f8680 .scope generate, "gen_not[3]" "gen_not[3]" 10 11, 10 11 0, S_0000026f1a6f3fb0;
 .timescale 0 0;
P_0000026f1a68dda0 .param/l "i" 0 10 11, +C4<011>;
L_0000026f1a615fb0 .functor NOT 1, L_0000026f1a755260, C4<0>, C4<0>, C4<0>;
v0000026f1a6f7930_0 .net *"_ivl_0", 0 0, L_0000026f1a755260;  1 drivers
S_0000026f1a6f8b30 .scope module, "u_cmp" "comparator" 4 36, 11 2 0, S_0000026f1a61ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "out";
P_0000026f1a68dae0 .param/l "N" 0 11 2, +C4<00000000000000000000000000000100>;
v0000026f1a6f7250_0 .net "A", 3 0, v0000026f1a61a0b0_0;  alias, 1 drivers
v0000026f1a6f72f0_0 .net "B", 3 0, v0000026f1a700d70_0;  alias, 1 drivers
v0000026f1a6ff5b0_0 .net "eq", 0 0, L_0000026f1a707e40;  1 drivers
v0000026f1a700730_0 .net "gt", 0 0, L_0000026f1a7083e0;  1 drivers
v0000026f1a6ffb50_0 .net "out", 3 0, L_0000026f1a707da0;  alias, 1 drivers
L_0000026f1a707e40 .cmp/eq 4, v0000026f1a61a0b0_0, v0000026f1a700d70_0;
L_0000026f1a7083e0 .cmp/gt 4, v0000026f1a61a0b0_0, v0000026f1a700d70_0;
S_0000026f1a6f97b0 .scope generate, "genblk2" "genblk2" 11 16, 11 16 0, S_0000026f1a6f8b30;
 .timescale 0 0;
L_0000026f1a7094e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026f1a6f7110_0 .net/2u *"_ivl_0", 1 0, L_0000026f1a7094e0;  1 drivers
L_0000026f1a707da0 .concat [ 1 1 2 0], L_0000026f1a707e40, L_0000026f1a7083e0, L_0000026f1a7094e0;
S_0000026f1a6f8360 .scope module, "u_decode" "coin_decode" 4 22, 12 3 0, S_0000026f1a61ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "coin";
    .port_info 1 /OUTPUT 4 "value";
v0000026f1a6fee30_0 .net "coin", 1 0, v0000026f1a705820_0;  alias, 1 drivers
v0000026f1a6fe6b0_0 .var "value", 3 0;
E_0000026f1a68d2e0 .event edge, v0000026f1a6fee30_0;
S_0000026f1a6f8e50 .scope module, "u_fsm" "vending_fsm" 4 54, 13 2 0, S_0000026f1a61ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "coin";
    .port_info 3 /INPUT 1 "cancel";
    .port_info 4 /INPUT 1 "ge";
    .port_info 5 /INPUT 1 "change_nonzero";
    .port_info 6 /OUTPUT 1 "add_en";
    .port_info 7 /OUTPUT 1 "clear_en";
    .port_info 8 /OUTPUT 1 "refund_mode";
    .port_info 9 /OUTPUT 1 "dispense";
    .port_info 10 /OUTPUT 1 "busy";
enum0000026f1a5b5430 .enum4 (3)
   "IDLE" 3'b000,
   "ACCEPT_COINS" 3'b001,
   "CHECK_BALANCE" 3'b010,
   "DISPENSE" 3'b011,
   "RETURN_CHANGE" 3'b100,
   "CANCEL_STATE" 3'b101
 ;
L_0000026f1a7095b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026f1a6ff970_0 .net/2u *"_ivl_0", 1 0, L_0000026f1a7095b8;  1 drivers
v0000026f1a6fec50_0 .var "add_en", 0 0;
v0000026f1a6ff290_0 .var "busy", 0 0;
v0000026f1a6fea70_0 .net "cancel", 0 0, v0000026f1a707b20_0;  alias, 1 drivers
v0000026f1a6feed0_0 .net "change_nonzero", 0 0, L_0000026f1a751ca0;  alias, 1 drivers
v0000026f1a6fe930_0 .var "clear_en", 0 0;
v0000026f1a7007d0_0 .net "clk", 0 0, v0000026f1a705c80_0;  alias, 1 drivers
v0000026f1a7002d0_0 .net "coin", 1 0, v0000026f1a705820_0;  alias, 1 drivers
v0000026f1a6fe570_0 .net "coin_present", 0 0, L_0000026f1a753000;  1 drivers
v0000026f1a700870_0 .var "dispense", 0 0;
v0000026f1a6fe890_0 .net "ge", 0 0, L_0000026f1a6161e0;  alias, 1 drivers
v0000026f1a6fef70_0 .var "next", 2 0;
v0000026f1a6fe9d0_0 .var "refund_mode", 0 0;
v0000026f1a6feb10_0 .net "reset", 0 0, v0000026f1a705fa0_0;  alias, 1 drivers
v0000026f1a6fe430_0 .var "state", 2 0;
E_0000026f1a68d8e0/0 .event edge, v0000026f1a6fe430_0, v0000026f1a6fea70_0, v0000026f1a6fe570_0, v0000026f1a6fe890_0;
E_0000026f1a68d8e0/1 .event edge, v0000026f1a6feed0_0;
E_0000026f1a68d8e0 .event/or E_0000026f1a68d8e0/0, E_0000026f1a68d8e0/1;
L_0000026f1a753000 .cmp/ne 2, v0000026f1a705820_0, L_0000026f1a7095b8;
S_0000026f1a6f8fe0 .scope module, "u_price" "price_select" 4 19, 14 3 0, S_0000026f1a61ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /OUTPUT 4 "price";
L_0000026f1a709600 .functor BUFT 1, C4<0000101001110101>, C4<0>, C4<0>, C4<0>;
v0000026f1a700c30_0 .net "data_bus", 15 0, L_0000026f1a709600;  1 drivers
L_0000026f1a709378 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000026f1a701b30_0 .net "p0", 3 0, L_0000026f1a709378;  1 drivers
L_0000026f1a7093c0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000026f1a7011d0_0 .net "p1", 3 0, L_0000026f1a7093c0;  1 drivers
L_0000026f1a709408 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0000026f1a700e10_0 .net "p2", 3 0, L_0000026f1a709408;  1 drivers
L_0000026f1a709450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000026f1a700f50_0 .net "p3", 3 0, L_0000026f1a709450;  1 drivers
v0000026f1a700ff0_0 .net "price", 3 0, v0000026f1a700d70_0;  alias, 1 drivers
v0000026f1a701090_0 .net "select", 1 0, v0000026f1a707620_0;  alias, 1 drivers
S_0000026f1a6f9ad0 .scope module, "u_mux" "mux" 14 18, 8 2 0, S_0000026f1a6f8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 16 "data";
    .port_info 2 /OUTPUT 4 "out";
P_0000026f1a5c0a30 .param/l "DATAW" 0 8 2, +C4<00000000000000000000000000000100>;
P_0000026f1a5c0a68 .param/l "N" 0 8 2, +C4<00000000000000000000000000000010>;
v0000026f1a701d10_0 .net "data", 15 0, L_0000026f1a709600;  alias, 1 drivers
v0000026f1a700eb0_0 .var/i "i", 31 0;
v0000026f1a700b90_0 .net "onehots", 3 0, L_0000026f1a7056e0;  1 drivers
v0000026f1a701e50_0 .net "out", 3 0, v0000026f1a700d70_0;  alias, 1 drivers
v0000026f1a700d70_0 .var "out_reg", 3 0;
v0000026f1a702210_0 .net "sel", 1 0, v0000026f1a707620_0;  alias, 1 drivers
E_0000026f1a68d6e0 .event edge, v0000026f1a7014f0_0, v0000026f1a701d10_0;
S_0000026f1a6f84f0 .scope module, "dec" "decoder" 8 9, 9 2 0, S_0000026f1a6f9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /OUTPUT 4 "out";
P_0000026f1a68d920 .param/l "N" 0 9 2, +C4<00000000000000000000000000000010>;
v0000026f1a701130_0 .net *"_ivl_0", 0 0, L_0000026f1a681ef0;  1 drivers
v0000026f1a702030_0 .net *"_ivl_3", 0 0, L_0000026f1a682510;  1 drivers
v0000026f1a7014f0_0 .net "out", 3 0, L_0000026f1a7056e0;  alias, 1 drivers
v0000026f1a701270_0 .net "sel", 1 0, v0000026f1a707620_0;  alias, 1 drivers
v0000026f1a700cd0_0 .net "sel_n", 1 0, L_0000026f1a706c20;  1 drivers
L_0000026f1a706900 .part v0000026f1a707620_0, 0, 1;
L_0000026f1a706c20 .concat8 [ 1 1 0 0], L_0000026f1a681ef0, L_0000026f1a682510;
L_0000026f1a7079e0 .part v0000026f1a707620_0, 1, 1;
L_0000026f1a7078a0 .part L_0000026f1a706c20, 0, 1;
L_0000026f1a7069a0 .part L_0000026f1a706c20, 1, 1;
L_0000026f1a706e00 .part v0000026f1a707620_0, 0, 1;
L_0000026f1a707a80 .part L_0000026f1a706c20, 1, 1;
L_0000026f1a707440 .part L_0000026f1a706c20, 0, 1;
L_0000026f1a705460 .part v0000026f1a707620_0, 1, 1;
L_0000026f1a707260 .part v0000026f1a707620_0, 0, 1;
L_0000026f1a705500 .part v0000026f1a707620_0, 1, 1;
L_0000026f1a7056e0 .concat8 [ 1 1 1 1], L_0000026f1a706040, L_0000026f1a7053c0, L_0000026f1a707760, L_0000026f1a705dc0;
S_0000026f1a6f9940 .scope generate, "gen_inv[0]" "gen_inv[0]" 9 10, 9 10 0, S_0000026f1a6f84f0;
 .timescale 0 0;
P_0000026f1a68d760 .param/l "i" 0 9 10, +C4<00>;
L_0000026f1a681ef0 .functor NOT 1, L_0000026f1a706900, C4<0>, C4<0>, C4<0>;
v0000026f1a6ff010_0 .net *"_ivl_0", 0 0, L_0000026f1a706900;  1 drivers
S_0000026f1a6f8810 .scope generate, "gen_inv[1]" "gen_inv[1]" 9 10, 9 10 0, S_0000026f1a6f84f0;
 .timescale 0 0;
P_0000026f1a68dea0 .param/l "i" 0 9 10, +C4<01>;
L_0000026f1a682510 .functor NOT 1, L_0000026f1a7079e0, C4<0>, C4<0>, C4<0>;
v0000026f1a6febb0_0 .net *"_ivl_0", 0 0, L_0000026f1a7079e0;  1 drivers
S_0000026f1a6f8cc0 .scope generate, "gen_out[0]" "gen_out[0]" 9 16, 9 16 0, S_0000026f1a6f84f0;
 .timescale 0 0;
P_0000026f1a68db20 .param/l "i" 0 9 16, +C4<00>;
v0000026f1a6ff150_0 .net *"_ivl_0", 0 0, L_0000026f1a682890;  1 drivers
v0000026f1a6ffd30_0 .net *"_ivl_2", 0 0, L_0000026f1a682580;  1 drivers
v0000026f1a7004b0_0 .net "terms", 1 0, L_0000026f1a7067c0;  1 drivers
L_0000026f1a7067c0 .concat8 [ 1 1 0 0], L_0000026f1a682890, L_0000026f1a682580;
L_0000026f1a706a40 .part L_0000026f1a7067c0, 0, 1;
L_0000026f1a706cc0 .part L_0000026f1a7067c0, 1, 1;
S_0000026f1a6f9c60 .scope generate, "gen_and_tree" "gen_and_tree" 9 28, 9 28 0, S_0000026f1a6f8cc0;
 .timescale 0 0;
v0000026f1a6ff3d0_0 .net *"_ivl_2", 0 0, L_0000026f1a706a40;  1 drivers
v0000026f1a700230_0 .net *"_ivl_4", 0 0, L_0000026f1a706040;  1 drivers
v0000026f1a6fecf0_0 .net *"_ivl_5", 0 0, L_0000026f1a681f60;  1 drivers
v0000026f1a6fe4d0_0 .net "and_stage", 1 0, L_0000026f1a706b80;  1 drivers
L_0000026f1a706040 .part L_0000026f1a706b80, 1, 1;
L_0000026f1a706b80 .concat8 [ 1 1 0 0], L_0000026f1a706a40, L_0000026f1a681f60;
L_0000026f1a706f40 .part L_0000026f1a706b80, 0, 1;
S_0000026f1a6f9170 .scope generate, "gen_andchain[1]" "gen_andchain[1]" 9 35, 9 35 0, S_0000026f1a6f9c60;
 .timescale 0 0;
P_0000026f1a68d9a0 .param/l "k" 0 9 35, +C4<01>;
L_0000026f1a681f60 .functor AND 1, L_0000026f1a706f40, L_0000026f1a706cc0, C4<1>, C4<1>;
v0000026f1a6ffbf0_0 .net *"_ivl_0", 0 0, L_0000026f1a706f40;  1 drivers
v0000026f1a6ffc90_0 .net *"_ivl_1", 0 0, L_0000026f1a706cc0;  1 drivers
S_0000026f1a6f9300 .scope generate, "gen_terms[0]" "gen_terms[0]" 9 19, 9 19 0, S_0000026f1a6f8cc0;
 .timescale 0 0;
P_0000026f1a68cf20 .param/l "j" 0 9 19, +C4<00>;
S_0000026f1a6f9490 .scope generate, "genblk5" "genblk5" 9 21, 9 21 0, S_0000026f1a6f9300;
 .timescale 0 0;
L_0000026f1a682890 .functor BUF 1, L_0000026f1a7078a0, C4<0>, C4<0>, C4<0>;
v0000026f1a6ff6f0_0 .net *"_ivl_0", 0 0, L_0000026f1a7078a0;  1 drivers
S_0000026f1a6f9620 .scope generate, "gen_terms[1]" "gen_terms[1]" 9 19, 9 19 0, S_0000026f1a6f8cc0;
 .timescale 0 0;
P_0000026f1a68cf60 .param/l "j" 0 9 19, +C4<01>;
S_0000026f1a6f9df0 .scope generate, "genblk5" "genblk5" 9 21, 9 21 0, S_0000026f1a6f9620;
 .timescale 0 0;
L_0000026f1a682580 .functor BUF 1, L_0000026f1a7069a0, C4<0>, C4<0>, C4<0>;
v0000026f1a6ff0b0_0 .net *"_ivl_0", 0 0, L_0000026f1a7069a0;  1 drivers
S_0000026f1a6f9f80 .scope generate, "gen_out[1]" "gen_out[1]" 9 16, 9 16 0, S_0000026f1a6f84f0;
 .timescale 0 0;
P_0000026f1a68cfa0 .param/l "i" 0 9 16, +C4<01>;
v0000026f1a6ff8d0_0 .net *"_ivl_0", 0 0, L_0000026f1a681fd0;  1 drivers
v0000026f1a6ff790_0 .net *"_ivl_2", 0 0, L_0000026f1a6825f0;  1 drivers
v0000026f1a6ff830_0 .net "terms", 1 0, L_0000026f1a707080;  1 drivers
L_0000026f1a707080 .concat8 [ 1 1 0 0], L_0000026f1a681fd0, L_0000026f1a6825f0;
L_0000026f1a707940 .part L_0000026f1a707080, 0, 1;
L_0000026f1a706180 .part L_0000026f1a707080, 1, 1;
S_0000026f1a7033a0 .scope generate, "gen_and_tree" "gen_and_tree" 9 28, 9 28 0, S_0000026f1a6f9f80;
 .timescale 0 0;
v0000026f1a700370_0 .net *"_ivl_2", 0 0, L_0000026f1a707940;  1 drivers
v0000026f1a6ff1f0_0 .net *"_ivl_4", 0 0, L_0000026f1a7053c0;  1 drivers
v0000026f1a6ff330_0 .net *"_ivl_5", 0 0, L_0000026f1a682660;  1 drivers
v0000026f1a7009b0_0 .net "and_stage", 1 0, L_0000026f1a707120;  1 drivers
L_0000026f1a7053c0 .part L_0000026f1a707120, 1, 1;
L_0000026f1a707120 .concat8 [ 1 1 0 0], L_0000026f1a707940, L_0000026f1a682660;
L_0000026f1a7073a0 .part L_0000026f1a707120, 0, 1;
S_0000026f1a705150 .scope generate, "gen_andchain[1]" "gen_andchain[1]" 9 35, 9 35 0, S_0000026f1a7033a0;
 .timescale 0 0;
P_0000026f1a68cfe0 .param/l "k" 0 9 35, +C4<01>;
L_0000026f1a682660 .functor AND 1, L_0000026f1a7073a0, L_0000026f1a706180, C4<1>, C4<1>;
v0000026f1a6fed90_0 .net *"_ivl_0", 0 0, L_0000026f1a7073a0;  1 drivers
v0000026f1a6ff470_0 .net *"_ivl_1", 0 0, L_0000026f1a706180;  1 drivers
S_0000026f1a7039e0 .scope generate, "gen_terms[0]" "gen_terms[0]" 9 19, 9 19 0, S_0000026f1a6f9f80;
 .timescale 0 0;
P_0000026f1a68d0e0 .param/l "j" 0 9 19, +C4<00>;
S_0000026f1a704b10 .scope generate, "genblk4" "genblk4" 9 21, 9 21 0, S_0000026f1a7039e0;
 .timescale 0 0;
L_0000026f1a681fd0 .functor BUF 1, L_0000026f1a706e00, C4<0>, C4<0>, C4<0>;
v0000026f1a6ff510_0 .net *"_ivl_0", 0 0, L_0000026f1a706e00;  1 drivers
S_0000026f1a7047f0 .scope generate, "gen_terms[1]" "gen_terms[1]" 9 19, 9 19 0, S_0000026f1a6f9f80;
 .timescale 0 0;
P_0000026f1a68d1a0 .param/l "j" 0 9 19, +C4<01>;
S_0000026f1a704660 .scope generate, "genblk5" "genblk5" 9 21, 9 21 0, S_0000026f1a7047f0;
 .timescale 0 0;
L_0000026f1a6825f0 .functor BUF 1, L_0000026f1a707a80, C4<0>, C4<0>, C4<0>;
v0000026f1a6ff650_0 .net *"_ivl_0", 0 0, L_0000026f1a707a80;  1 drivers
S_0000026f1a704ca0 .scope generate, "gen_out[2]" "gen_out[2]" 9 16, 9 16 0, S_0000026f1a6f84f0;
 .timescale 0 0;
P_0000026f1a68d1e0 .param/l "i" 0 9 16, +C4<010>;
v0000026f1a6ffe70_0 .net *"_ivl_0", 0 0, L_0000026f1a682040;  1 drivers
v0000026f1a6fff10_0 .net *"_ivl_2", 0 0, L_0000026f1a682900;  1 drivers
v0000026f1a6fe390_0 .net "terms", 1 0, L_0000026f1a7071c0;  1 drivers
L_0000026f1a7071c0 .concat8 [ 1 1 0 0], L_0000026f1a682040, L_0000026f1a682900;
L_0000026f1a705d20 .part L_0000026f1a7071c0, 0, 1;
L_0000026f1a705780 .part L_0000026f1a7071c0, 1, 1;
S_0000026f1a704980 .scope generate, "gen_and_tree" "gen_and_tree" 9 28, 9 28 0, S_0000026f1a704ca0;
 .timescale 0 0;
v0000026f1a7005f0_0 .net *"_ivl_2", 0 0, L_0000026f1a705d20;  1 drivers
v0000026f1a6ffa10_0 .net *"_ivl_4", 0 0, L_0000026f1a707760;  1 drivers
v0000026f1a700690_0 .net *"_ivl_5", 0 0, L_0000026f1a6823c0;  1 drivers
v0000026f1a700410_0 .net "and_stage", 1 0, L_0000026f1a7064a0;  1 drivers
L_0000026f1a707760 .part L_0000026f1a7064a0, 1, 1;
L_0000026f1a7064a0 .concat8 [ 1 1 0 0], L_0000026f1a705d20, L_0000026f1a6823c0;
L_0000026f1a7076c0 .part L_0000026f1a7064a0, 0, 1;
S_0000026f1a703530 .scope generate, "gen_andchain[1]" "gen_andchain[1]" 9 35, 9 35 0, S_0000026f1a704980;
 .timescale 0 0;
P_0000026f1a68d220 .param/l "k" 0 9 35, +C4<01>;
L_0000026f1a6823c0 .functor AND 1, L_0000026f1a7076c0, L_0000026f1a705780, C4<1>, C4<1>;
v0000026f1a6ffdd0_0 .net *"_ivl_0", 0 0, L_0000026f1a7076c0;  1 drivers
v0000026f1a700190_0 .net *"_ivl_1", 0 0, L_0000026f1a705780;  1 drivers
S_0000026f1a704340 .scope generate, "gen_terms[0]" "gen_terms[0]" 9 19, 9 19 0, S_0000026f1a704ca0;
 .timescale 0 0;
P_0000026f1a68d260 .param/l "j" 0 9 19, +C4<00>;
S_0000026f1a704e30 .scope generate, "genblk5" "genblk5" 9 21, 9 21 0, S_0000026f1a704340;
 .timescale 0 0;
L_0000026f1a682040 .functor BUF 1, L_0000026f1a707440, C4<0>, C4<0>, C4<0>;
v0000026f1a6ffab0_0 .net *"_ivl_0", 0 0, L_0000026f1a707440;  1 drivers
S_0000026f1a7044d0 .scope generate, "gen_terms[1]" "gen_terms[1]" 9 19, 9 19 0, S_0000026f1a704ca0;
 .timescale 0 0;
P_0000026f1a68d460 .param/l "j" 0 9 19, +C4<01>;
S_0000026f1a704fc0 .scope generate, "genblk4" "genblk4" 9 21, 9 21 0, S_0000026f1a7044d0;
 .timescale 0 0;
L_0000026f1a682900 .functor BUF 1, L_0000026f1a705460, C4<0>, C4<0>, C4<0>;
v0000026f1a700910_0 .net *"_ivl_0", 0 0, L_0000026f1a705460;  1 drivers
S_0000026f1a7036c0 .scope generate, "gen_out[3]" "gen_out[3]" 9 16, 9 16 0, S_0000026f1a6f84f0;
 .timescale 0 0;
P_0000026f1a68d4a0 .param/l "i" 0 9 16, +C4<011>;
v0000026f1a6fe750_0 .net *"_ivl_0", 0 0, L_0000026f1a681be0;  1 drivers
v0000026f1a702170_0 .net *"_ivl_2", 0 0, L_0000026f1a682820;  1 drivers
v0000026f1a701810_0 .net "terms", 1 0, L_0000026f1a707300;  1 drivers
L_0000026f1a707300 .concat8 [ 1 1 0 0], L_0000026f1a681be0, L_0000026f1a682820;
L_0000026f1a7055a0 .part L_0000026f1a707300, 0, 1;
L_0000026f1a705a00 .part L_0000026f1a707300, 1, 1;
S_0000026f1a703850 .scope generate, "gen_and_tree" "gen_and_tree" 9 28, 9 28 0, S_0000026f1a7036c0;
 .timescale 0 0;
v0000026f1a7000f0_0 .net *"_ivl_2", 0 0, L_0000026f1a7055a0;  1 drivers
v0000026f1a700af0_0 .net *"_ivl_4", 0 0, L_0000026f1a705dc0;  1 drivers
v0000026f1a700550_0 .net *"_ivl_5", 0 0, L_0000026f1a682430;  1 drivers
v0000026f1a6fe7f0_0 .net "and_stage", 1 0, L_0000026f1a7058c0;  1 drivers
L_0000026f1a705dc0 .part L_0000026f1a7058c0, 1, 1;
L_0000026f1a7058c0 .concat8 [ 1 1 0 0], L_0000026f1a7055a0, L_0000026f1a682430;
L_0000026f1a705960 .part L_0000026f1a7058c0, 0, 1;
S_0000026f1a703b70 .scope generate, "gen_andchain[1]" "gen_andchain[1]" 9 35, 9 35 0, S_0000026f1a703850;
 .timescale 0 0;
P_0000026f1a68d4e0 .param/l "k" 0 9 35, +C4<01>;
L_0000026f1a682430 .functor AND 1, L_0000026f1a705960, L_0000026f1a705a00, C4<1>, C4<1>;
v0000026f1a6fffb0_0 .net *"_ivl_0", 0 0, L_0000026f1a705960;  1 drivers
v0000026f1a700050_0 .net *"_ivl_1", 0 0, L_0000026f1a705a00;  1 drivers
S_0000026f1a7041b0 .scope generate, "gen_terms[0]" "gen_terms[0]" 9 19, 9 19 0, S_0000026f1a7036c0;
 .timescale 0 0;
P_0000026f1a68d520 .param/l "j" 0 9 19, +C4<00>;
S_0000026f1a703d00 .scope generate, "genblk4" "genblk4" 9 21, 9 21 0, S_0000026f1a7041b0;
 .timescale 0 0;
L_0000026f1a681be0 .functor BUF 1, L_0000026f1a707260, C4<0>, C4<0>, C4<0>;
v0000026f1a700a50_0 .net *"_ivl_0", 0 0, L_0000026f1a707260;  1 drivers
S_0000026f1a703e90 .scope generate, "gen_terms[1]" "gen_terms[1]" 9 19, 9 19 0, S_0000026f1a7036c0;
 .timescale 0 0;
P_0000026f1a68d560 .param/l "j" 0 9 19, +C4<01>;
S_0000026f1a704020 .scope generate, "genblk4" "genblk4" 9 21, 9 21 0, S_0000026f1a703e90;
 .timescale 0 0;
L_0000026f1a682820 .functor BUF 1, L_0000026f1a705500, C4<0>, C4<0>, C4<0>;
v0000026f1a6fe610_0 .net *"_ivl_0", 0 0, L_0000026f1a705500;  1 drivers
    .scope S_0000026f1a6f9ad0;
T_0 ;
    %wait E_0000026f1a68d6e0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026f1a700d70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a700eb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026f1a700eb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000026f1a700b90_0;
    %load/vec4 v0000026f1a700eb0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026f1a701d10_0;
    %load/vec4 v0000026f1a700eb0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %store/vec4 v0000026f1a700d70_0, 0, 4;
T_0.2 ;
    %load/vec4 v0000026f1a700eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a700eb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026f1a6f8360;
T_1 ;
    %wait E_0000026f1a68d2e0;
    %load/vec4 v0000026f1a6fee30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026f1a6fe6b0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026f1a6fe6b0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026f1a6fe6b0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026f1a6fe6b0_0, 0, 4;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026f1a6fe6b0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026f1a69dae0;
T_2 ;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a612b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026f1a61a0b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026f1a6122b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026f1a61a0b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026f1a619390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000026f1a612fd0_0;
    %assign/vec4 v0000026f1a61a0b0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000026f1a61a0b0_0;
    %assign/vec4 v0000026f1a61a0b0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026f1a5a95b0;
T_3 ;
    %wait E_0000026f1a68d3a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026f1a6f4340_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a6f5d80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000026f1a6f5d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000026f1a6f5880_0;
    %load/vec4 v0000026f1a6f5d80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000026f1a6f52e0_0;
    %load/vec4 v0000026f1a6f5d80_0;
    %muli 4, 0, 32;
    %part/s 4;
    %store/vec4 v0000026f1a6f4340_0, 0, 4;
T_3.2 ;
    %load/vec4 v0000026f1a6f5d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a6f5d80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026f1a6f8e50;
T_4 ;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a6feb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026f1a6fe430_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026f1a6fef70_0;
    %assign/vec4 v0000026f1a6fe430_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026f1a6f8e50;
T_5 ;
    %wait E_0000026f1a68d8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a6fec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a6fe930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a6fe9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a700870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a6ff290_0, 0, 1;
    %load/vec4 v0000026f1a6fe430_0;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %load/vec4 v0000026f1a6fe430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a6ff290_0, 0, 1;
    %load/vec4 v0000026f1a6fea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000026f1a6fe570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a6fec50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0000026f1a6fea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0000026f1a6fe570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a6fec50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
T_5.15 ;
T_5.13 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0000026f1a6fea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0000026f1a6fe890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
T_5.19 ;
T_5.17 ;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a700870_0, 0, 1;
    %load/vec4 v0000026f1a6feed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a6fe9d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a6fe930_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
T_5.21 ;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a6fe930_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a6fe9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a6fe930_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026f1a6fef70_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026f1a61ec80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a705c80_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026f1a705c80_0;
    %inv;
    %store/vec4 v0000026f1a705c80_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000026f1a61ec80;
T_7 ;
    %vpi_call/w 3 39 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026f1a61ec80 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a7060e0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a707620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a707b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a705fa0_0, 0, 1;
    %wait E_0000026f1a68d720;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a705fa0_0, 0, 1;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 55 "$display", "\012=== CASE 1: Chips selected (price = 5) ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a707620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 57 "$display", "Inserted Rs.2 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 58 "$display", "Inserted Rs.2 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 59 "$display", "Inserted Rs.1 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000026f1a706ae0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a705640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call/w 3 64 "$display", "Dispensing Chips! Change returned: %0d", v0000026f1a707580_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000026f1a706ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000026f1a707800_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a706860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a706860_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a7060e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a7060e0_0, 0, 32;
    %vpi_call/w 3 68 "$display", "ASSERT FAIL: Case1 dispense at %0t", $time {0 0 0};
T_7.5 ;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 72 "$display", "\012=== CASE 2: Soda selected (price = 7) ===" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f1a707620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 74 "$display", "Inserted Rs.5 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 75 "$display", "Inserted Rs.5 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0000026f1a706ae0_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_7.7, 5;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a705640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %vpi_call/w 3 80 "$display", "Dispensing Soda! Change returned: %0d", v0000026f1a707580_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.8 ;
    %load/vec4 v0000026f1a706ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %load/vec4 v0000026f1a707800_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a706860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a706860_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a7060e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a7060e0_0, 0, 32;
    %vpi_call/w 3 84 "$display", "ASSERT FAIL: Case2 dispense at %0t", $time {0 0 0};
T_7.11 ;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 88 "$display", "\012=== CASE 3: Juice selected (price = 10) ===" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f1a707620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 90 "$display", "Inserted Rs.5 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %wait E_0000026f1a68d720;
    %wait E_0000026f1a68d720;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 92 "$display", "Inserted Rs.2 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 93 "$display", "Inserted Rs.2 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 94 "$display", "Inserted Rs.1 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.12 ;
    %load/vec4 v0000026f1a706ae0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_7.13, 5;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a705640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %vpi_call/w 3 99 "$display", "Dispensing Juice! Change returned: %0d", v0000026f1a707580_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.14 ;
    %load/vec4 v0000026f1a706ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
    %jmp T_7.12;
T_7.13 ;
    %load/vec4 v0000026f1a707800_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.16, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a706860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a706860_0, 0, 32;
    %jmp T_7.17;
T_7.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a7060e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a7060e0_0, 0, 32;
    %vpi_call/w 3 103 "$display", "ASSERT FAIL: Case3 dispense at %0t", $time {0 0 0};
T_7.17 ;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 107 "$display", "\012=== CASE 4: Cancel transaction (refund) ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a707620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 109 "$display", "Inserted Rs.2 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 110 "$display", "Inserted Rs.1 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f1a707b20_0, 0, 1;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f1a707b20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000026f1a705aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.18 ;
    %load/vec4 v0000026f1a706ae0_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_7.19, 5;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a707580_0;
    %pad/u 32;
    %load/vec4 v0000026f1a705aa0_0;
    %cmp/e;
    %jmp/0xz  T_7.20, 6;
    %vpi_call/w 3 116 "$display", "Cancel pressed --> refund Rs.%0d", v0000026f1a707580_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026f1a706ea0_0, 0, 32;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.20 ;
    %load/vec4 v0000026f1a706ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
    %jmp T_7.18;
T_7.19 ;
    %load/vec4 v0000026f1a706ea0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.22, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a706860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a706860_0, 0, 32;
    %jmp T_7.23;
T_7.22 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a7060e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a7060e0_0, 0, 32;
    %vpi_call/w 3 120 "$display", "ASSERT FAIL: Case4 refund expected %0d got %0d", v0000026f1a705aa0_0, v0000026f1a707580_0 {0 0 0};
T_7.23 ;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 124 "$display", "\012=== CASE 5a: Soda exact (5 + 2) ===" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f1a707620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 126 "$display", "Inserted Rs.5 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 127 "$display", "Inserted Rs.2 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.24 ;
    %load/vec4 v0000026f1a706ae0_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_7.25, 5;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a705640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %vpi_call/w 3 131 "$display", "Dispensing Soda! Change returned: %0d", v0000026f1a707580_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.26 ;
    %load/vec4 v0000026f1a706ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
    %jmp T_7.24;
T_7.25 ;
    %load/vec4 v0000026f1a707800_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.28, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a706860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a706860_0, 0, 32;
    %jmp T_7.29;
T_7.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a7060e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a7060e0_0, 0, 32;
    %vpi_call/w 3 135 "$display", "ASSERT FAIL: Case5a dispense" {0 0 0};
T_7.29 ;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 139 "$display", "\012=== CASE 5b: Chips overpay (1 + 5) ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a707620_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 141 "$display", "Inserted Rs.1 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f1a705820_0, 0, 2;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 142 "$display", "Inserted Rs.5 --> balance=%0d", v0000026f1a701ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.30 ;
    %load/vec4 v0000026f1a706ae0_0;
    %cmpi/s 120, 0, 32;
    %jmp/0xz T_7.31, 5;
    %wait E_0000026f1a68d720;
    %load/vec4 v0000026f1a705640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %vpi_call/w 3 146 "$display", "Dispensing Chips! Change returned: %0d", v0000026f1a707580_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026f1a707800_0, 0, 32;
    %pushi/vec4 120, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
T_7.32 ;
    %load/vec4 v0000026f1a706ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f1a706ae0_0, 0, 32;
    %jmp T_7.30;
T_7.31 ;
    %load/vec4 v0000026f1a707800_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.34, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a706860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a706860_0, 0, 32;
    %jmp T_7.35;
T_7.34 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f1a7060e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f1a7060e0_0, 0, 32;
    %vpi_call/w 3 150 "$display", "ASSERT FAIL: Case5b dispense" {0 0 0};
T_7.35 ;
    %wait E_0000026f1a68d720;
    %vpi_call/w 3 153 "$display", "\012=== SIMULATION COMPLETE ===" {0 0 0};
    %vpi_call/w 3 154 "$display", "FINAL RESULT: PASS=%0d FAIL=%0d", v0000026f1a706860_0, v0000026f1a7060e0_0 {0 0 0};
    %load/vec4 v0000026f1a7060e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %vpi_call/w 3 155 "$display", "ALL TESTS PASSED, MACHINE WORKING PERFECTLY!" {0 0 0};
    %jmp T_7.37;
T_7.36 ;
    %vpi_call/w 3 156 "$display", "SOME TESTS FAILED, CHECK LOG ABOVE" {0 0 0};
T_7.37 ;
    %vpi_call/w 3 157 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "tb_vending_controller_wait.v";
    "vending_controller.v";
    "balance_reg.v";
    "adder.v";
    "change_calc.v";
    "mux.v";
    "decoder.v";
    "subtractor.v";
    "comparator.v";
    "coin_decode.v";
    "vending_fsm.v";
    "price_select.v";
