
TrabajoMICROS_SI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a78  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001614  08006c18  08006c18  00007c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800822c  0800822c  0000a09c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800822c  0800822c  0000922c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008234  08008234  0000a09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008234  08008234  00009234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008238  08008238  00009238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800823c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000764  2000009c  080082d8  0000a09c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000800  080082d8  0000a800  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eabb  00000000  00000000  0000a0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000276a  00000000  00000000  00018b87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  0001b2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b8a  00000000  00000000  0001c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f6a  00000000  00000000  0001cd42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011baf  00000000  00000000  00035cac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c0ce  00000000  00000000  0004785b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3929  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c4  00000000  00000000  000e396c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009d  00000000  00000000  000e8130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006c00 	.word	0x08006c00

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	08006c00 	.word	0x08006c00

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <InicializarMarcianos>:
static int velocidadMarcianos = 4;
static int direccionMarcianos = 1;

// --- Funciones Internas de Ayuda ---

static void InicializarMarcianos() {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
    int idx = 0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60fb      	str	r3, [r7, #12]
    direccionMarcianos = 1;
 80005b6:	4b4e      	ldr	r3, [pc, #312]	@ (80006f0 <InicializarMarcianos+0x144>)
 80005b8:	2201      	movs	r2, #1
 80005ba:	601a      	str	r2, [r3, #0]
    marcianosVivos = TOTAL_MARCIANOS;
 80005bc:	4b4d      	ldr	r3, [pc, #308]	@ (80006f4 <InicializarMarcianos+0x148>)
 80005be:	221e      	movs	r2, #30
 80005c0:	601a      	str	r2, [r3, #0]
    for(int fila=0; fila < FILAS_MARCIANOS; fila++) {
 80005c2:	2300      	movs	r3, #0
 80005c4:	60bb      	str	r3, [r7, #8]
 80005c6:	e087      	b.n	80006d8 <InicializarMarcianos+0x12c>
        for(int col=0; col < COLS_MARCIANOS; col++) {
 80005c8:	2300      	movs	r3, #0
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	e07d      	b.n	80006ca <InicializarMarcianos+0x11e>
            marcianos[idx].vivo = 1;
 80005ce:	494a      	ldr	r1, [pc, #296]	@ (80006f8 <InicializarMarcianos+0x14c>)
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	4613      	mov	r3, r2
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	4413      	add	r3, r2
 80005d8:	00db      	lsls	r3, r3, #3
 80005da:	440b      	add	r3, r1
 80005dc:	3314      	adds	r3, #20
 80005de:	2201      	movs	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]
            marcianos[idx].x = 30 + (col * 45);
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	4613      	mov	r3, r2
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	4413      	add	r3, r2
 80005ea:	011a      	lsls	r2, r3, #4
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	f103 011e 	add.w	r1, r3, #30
 80005f2:	4841      	ldr	r0, [pc, #260]	@ (80006f8 <InicializarMarcianos+0x14c>)
 80005f4:	68fa      	ldr	r2, [r7, #12]
 80005f6:	4613      	mov	r3, r2
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	4413      	add	r3, r2
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	4403      	add	r3, r0
 8000600:	6019      	str	r1, [r3, #0]
            marcianos[idx].y = 60 + (fila * 40);
 8000602:	68ba      	ldr	r2, [r7, #8]
 8000604:	4613      	mov	r3, r2
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	4413      	add	r3, r2
 800060a:	00db      	lsls	r3, r3, #3
 800060c:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 8000610:	4839      	ldr	r0, [pc, #228]	@ (80006f8 <InicializarMarcianos+0x14c>)
 8000612:	68fa      	ldr	r2, [r7, #12]
 8000614:	4613      	mov	r3, r2
 8000616:	005b      	lsls	r3, r3, #1
 8000618:	4413      	add	r3, r2
 800061a:	00db      	lsls	r3, r3, #3
 800061c:	4403      	add	r3, r0
 800061e:	3304      	adds	r3, #4
 8000620:	6019      	str	r1, [r3, #0]
            marcianos[idx].tipo = fila;
 8000622:	4935      	ldr	r1, [pc, #212]	@ (80006f8 <InicializarMarcianos+0x14c>)
 8000624:	68fa      	ldr	r2, [r7, #12]
 8000626:	4613      	mov	r3, r2
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	4413      	add	r3, r2
 800062c:	00db      	lsls	r3, r3, #3
 800062e:	440b      	add	r3, r1
 8000630:	3308      	adds	r3, #8
 8000632:	68ba      	ldr	r2, [r7, #8]
 8000634:	601a      	str	r2, [r3, #0]
            // Definimos dimensiones según el sprite
                        if(fila <= 2) {
 8000636:	68bb      	ldr	r3, [r7, #8]
 8000638:	2b02      	cmp	r3, #2
 800063a:	dc14      	bgt.n	8000666 <InicializarMarcianos+0xba>
                            marcianos[idx].ancho = 16;
 800063c:	492e      	ldr	r1, [pc, #184]	@ (80006f8 <InicializarMarcianos+0x14c>)
 800063e:	68fa      	ldr	r2, [r7, #12]
 8000640:	4613      	mov	r3, r2
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	4413      	add	r3, r2
 8000646:	00db      	lsls	r3, r3, #3
 8000648:	440b      	add	r3, r1
 800064a:	330c      	adds	r3, #12
 800064c:	2210      	movs	r2, #16
 800064e:	601a      	str	r2, [r3, #0]
                            marcianos[idx].alto = 11;
 8000650:	4929      	ldr	r1, [pc, #164]	@ (80006f8 <InicializarMarcianos+0x14c>)
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	4613      	mov	r3, r2
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	4413      	add	r3, r2
 800065a:	00db      	lsls	r3, r3, #3
 800065c:	440b      	add	r3, r1
 800065e:	3310      	adds	r3, #16
 8000660:	220b      	movs	r2, #11
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	e02b      	b.n	80006be <InicializarMarcianos+0x112>
                        } else if(fila == 3) {
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	2b03      	cmp	r3, #3
 800066a:	d114      	bne.n	8000696 <InicializarMarcianos+0xea>
                            marcianos[idx].ancho = 18;
 800066c:	4922      	ldr	r1, [pc, #136]	@ (80006f8 <InicializarMarcianos+0x14c>)
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	4613      	mov	r3, r2
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	4413      	add	r3, r2
 8000676:	00db      	lsls	r3, r3, #3
 8000678:	440b      	add	r3, r1
 800067a:	330c      	adds	r3, #12
 800067c:	2212      	movs	r2, #18
 800067e:	601a      	str	r2, [r3, #0]
                            marcianos[idx].alto = 12;
 8000680:	491d      	ldr	r1, [pc, #116]	@ (80006f8 <InicializarMarcianos+0x14c>)
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	4613      	mov	r3, r2
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	4413      	add	r3, r2
 800068a:	00db      	lsls	r3, r3, #3
 800068c:	440b      	add	r3, r1
 800068e:	3310      	adds	r3, #16
 8000690:	220c      	movs	r2, #12
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	e013      	b.n	80006be <InicializarMarcianos+0x112>
                        } else {
                            marcianos[idx].ancho = 24;
 8000696:	4918      	ldr	r1, [pc, #96]	@ (80006f8 <InicializarMarcianos+0x14c>)
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	4613      	mov	r3, r2
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	4413      	add	r3, r2
 80006a0:	00db      	lsls	r3, r3, #3
 80006a2:	440b      	add	r3, r1
 80006a4:	330c      	adds	r3, #12
 80006a6:	2218      	movs	r2, #24
 80006a8:	601a      	str	r2, [r3, #0]
                            marcianos[idx].alto = 16;
 80006aa:	4913      	ldr	r1, [pc, #76]	@ (80006f8 <InicializarMarcianos+0x14c>)
 80006ac:	68fa      	ldr	r2, [r7, #12]
 80006ae:	4613      	mov	r3, r2
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	4413      	add	r3, r2
 80006b4:	00db      	lsls	r3, r3, #3
 80006b6:	440b      	add	r3, r1
 80006b8:	3310      	adds	r3, #16
 80006ba:	2210      	movs	r2, #16
 80006bc:	601a      	str	r2, [r3, #0]
                        }
                        idx++;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60fb      	str	r3, [r7, #12]
        for(int col=0; col < COLS_MARCIANOS; col++) {
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3301      	adds	r3, #1
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b05      	cmp	r3, #5
 80006ce:	f77f af7e 	ble.w	80005ce <InicializarMarcianos+0x22>
    for(int fila=0; fila < FILAS_MARCIANOS; fila++) {
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	3301      	adds	r3, #1
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	2b04      	cmp	r3, #4
 80006dc:	f77f af74 	ble.w	80005c8 <InicializarMarcianos+0x1c>
                    }
                }
         }
 80006e0:	bf00      	nop
 80006e2:	bf00      	nop
 80006e4:	3714      	adds	r7, #20
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	2000002c 	.word	0x2000002c
 80006f4:	20000554 	.word	0x20000554
 80006f8:	200000e0 	.word	0x200000e0

080006fc <ResetJuego>:

static void ResetJuego() {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
    vidas = 3;
 8000702:	4b3e      	ldr	r3, [pc, #248]	@ (80007fc <ResetJuego+0x100>)
 8000704:	2203      	movs	r2, #3
 8000706:	601a      	str	r2, [r3, #0]
    oleada = 1;
 8000708:	4b3d      	ldr	r3, [pc, #244]	@ (8000800 <ResetJuego+0x104>)
 800070a:	2201      	movs	r2, #1
 800070c:	601a      	str	r2, [r3, #0]
    calorArma = 0;
 800070e:	4b3d      	ldr	r3, [pc, #244]	@ (8000804 <ResetJuego+0x108>)
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
    puntuacion = 0;
 8000714:	4b3c      	ldr	r3, [pc, #240]	@ (8000808 <ResetJuego+0x10c>)
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
    oleada = 1;
 800071a:	4b39      	ldr	r3, [pc, #228]	@ (8000800 <ResetJuego+0x104>)
 800071c:	2201      	movs	r2, #1
 800071e:	601a      	str	r2, [r3, #0]
    cooldownEnemigo = 1200;
 8000720:	4b3a      	ldr	r3, [pc, #232]	@ (800080c <ResetJuego+0x110>)
 8000722:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8000726:	601a      	str	r2, [r3, #0]
    armaSobrecalentada = 0;
 8000728:	4b39      	ldr	r3, [pc, #228]	@ (8000810 <ResetJuego+0x114>)
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
    naveX = 152;
 800072e:	4b39      	ldr	r3, [pc, #228]	@ (8000814 <ResetJuego+0x118>)
 8000730:	2298      	movs	r2, #152	@ 0x98
 8000732:	601a      	str	r2, [r3, #0]
    oldNaveX = -1; // Forzamos redibujado inicial
 8000734:	4b38      	ldr	r3, [pc, #224]	@ (8000818 <ResetJuego+0x11c>)
 8000736:	f04f 32ff 	mov.w	r2, #4294967295
 800073a:	601a      	str	r2, [r3, #0]
    // PROPIEDADES ÚNICAS POR NAVE
        if (naveSeleccionada == 1) {      // DELTA: Veloz, enfriamiento estándar
 800073c:	4b37      	ldr	r3, [pc, #220]	@ (800081c <ResetJuego+0x120>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b01      	cmp	r3, #1
 8000742:	d10c      	bne.n	800075e <ResetJuego+0x62>
            anchoNave = 20; altoNave = 10;
 8000744:	4b36      	ldr	r3, [pc, #216]	@ (8000820 <ResetJuego+0x124>)
 8000746:	2214      	movs	r2, #20
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	4b36      	ldr	r3, [pc, #216]	@ (8000824 <ResetJuego+0x128>)
 800074c:	220a      	movs	r2, #10
 800074e:	601a      	str	r2, [r3, #0]
            velocidadNave = 14;          // Mucho más rápida
 8000750:	4b35      	ldr	r3, [pc, #212]	@ (8000828 <ResetJuego+0x12c>)
 8000752:	220e      	movs	r2, #14
 8000754:	601a      	str	r2, [r3, #0]
            cooldownDisparoNave = 200;   // Cadencia normal
 8000756:	4b35      	ldr	r3, [pc, #212]	@ (800082c <ResetJuego+0x130>)
 8000758:	22c8      	movs	r2, #200	@ 0xc8
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	e01c      	b.n	8000798 <ResetJuego+0x9c>
        } else if (naveSeleccionada == 2) { // INTERCEPTOR: Ráfaga, lenta, se calienta rápido
 800075e:	4b2f      	ldr	r3, [pc, #188]	@ (800081c <ResetJuego+0x120>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2b02      	cmp	r3, #2
 8000764:	d10c      	bne.n	8000780 <ResetJuego+0x84>
            anchoNave = 16; altoNave = 10;
 8000766:	4b2e      	ldr	r3, [pc, #184]	@ (8000820 <ResetJuego+0x124>)
 8000768:	2210      	movs	r2, #16
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	4b2d      	ldr	r3, [pc, #180]	@ (8000824 <ResetJuego+0x128>)
 800076e:	220a      	movs	r2, #10
 8000770:	601a      	str	r2, [r3, #0]
            velocidadNave = 4;           // Más lenta maniobrando
 8000772:	4b2d      	ldr	r3, [pc, #180]	@ (8000828 <ResetJuego+0x12c>)
 8000774:	2204      	movs	r2, #4
 8000776:	601a      	str	r2, [r3, #0]
            cooldownDisparoNave = 80;    // Rafaga
 8000778:	4b2c      	ldr	r3, [pc, #176]	@ (800082c <ResetJuego+0x130>)
 800077a:	2250      	movs	r2, #80	@ 0x50
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	e00b      	b.n	8000798 <ResetJuego+0x9c>
        } else {                         // NORMAL: Equilibrada
            anchoNave = 16; altoNave = 8;
 8000780:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <ResetJuego+0x124>)
 8000782:	2210      	movs	r2, #16
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	4b27      	ldr	r3, [pc, #156]	@ (8000824 <ResetJuego+0x128>)
 8000788:	2208      	movs	r2, #8
 800078a:	601a      	str	r2, [r3, #0]
            velocidadNave = 9;
 800078c:	4b26      	ldr	r3, [pc, #152]	@ (8000828 <ResetJuego+0x12c>)
 800078e:	2209      	movs	r2, #9
 8000790:	601a      	str	r2, [r3, #0]
            cooldownDisparoNave = 180;
 8000792:	4b26      	ldr	r3, [pc, #152]	@ (800082c <ResetJuego+0x130>)
 8000794:	22b4      	movs	r2, #180	@ 0xb4
 8000796:	601a      	str	r2, [r3, #0]
        }
    InicializarMarcianos();
 8000798:	f7ff ff08 	bl	80005ac <InicializarMarcianos>
    for(int i=0; i<MAX_BALAS; i++) balas[i].activa = 0;
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	e00c      	b.n	80007bc <ResetJuego+0xc0>
 80007a2:	4923      	ldr	r1, [pc, #140]	@ (8000830 <ResetJuego+0x134>)
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	4613      	mov	r3, r2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	4413      	add	r3, r2
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	440b      	add	r3, r1
 80007b0:	3308      	adds	r3, #8
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	3301      	adds	r3, #1
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b1d      	cmp	r3, #29
 80007c0:	ddef      	ble.n	80007a2 <ResetJuego+0xa6>
    for(int i=0; i<MAX_BALAS_ENEMIGAS; i++) balasEnemigas[i].activa = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	603b      	str	r3, [r7, #0]
 80007c6:	e00c      	b.n	80007e2 <ResetJuego+0xe6>
 80007c8:	491a      	ldr	r1, [pc, #104]	@ (8000834 <ResetJuego+0x138>)
 80007ca:	683a      	ldr	r2, [r7, #0]
 80007cc:	4613      	mov	r3, r2
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	4413      	add	r3, r2
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	440b      	add	r3, r1
 80007d6:	3308      	adds	r3, #8
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	3301      	adds	r3, #1
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	2b04      	cmp	r3, #4
 80007e6:	ddef      	ble.n	80007c8 <ResetJuego+0xcc>
    Peripherals_UpdateLivesLEDs(vidas);
 80007e8:	4b04      	ldr	r3, [pc, #16]	@ (80007fc <ResetJuego+0x100>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f001 fbeb 	bl	8001fc8 <Peripherals_UpdateLivesLEDs>

}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000010 	.word	0x20000010
 8000800:	20000024 	.word	0x20000024
 8000804:	200000d8 	.word	0x200000d8
 8000808:	200000cc 	.word	0x200000cc
 800080c:	20000000 	.word	0x20000000
 8000810:	200000dc 	.word	0x200000dc
 8000814:	20000004 	.word	0x20000004
 8000818:	2000000c 	.word	0x2000000c
 800081c:	200000d4 	.word	0x200000d4
 8000820:	20000014 	.word	0x20000014
 8000824:	20000018 	.word	0x20000018
 8000828:	2000001c 	.word	0x2000001c
 800082c:	20000020 	.word	0x20000020
 8000830:	200003b0 	.word	0x200003b0
 8000834:	20000518 	.word	0x20000518

08000838 <Game_Init>:

// --- Motor del Juego ---

void Game_Init(void) {
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
    ST7796_Init();
 800083c:	f001 fd2a 	bl	8002294 <ST7796_Init>
    ST7796_Fill(0x0000);
 8000840:	2000      	movs	r0, #0
 8000842:	f001 fd61 	bl	8002308 <ST7796_Fill>
    ResetJuego();
 8000846:	f7ff ff59 	bl	80006fc <ResetJuego>
    Peripherals_UpdateLivesLEDs(vidas);
 800084a:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <Game_Init+0x2c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4618      	mov	r0, r3
 8000850:	f001 fbba 	bl	8001fc8 <Peripherals_UpdateLivesLEDs>
    Peripherals_Beep(1500, 100);
 8000854:	2164      	movs	r1, #100	@ 0x64
 8000856:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800085a:	f001 fc3d 	bl	80020d8 <Peripherals_Beep>
}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000010 	.word	0x20000010

08000868 <Game_TriggerFire>:
void Game_TriggerFire(void) {
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
    flagDisparoInterrupcion = 1; // Marcamos que el jugador ha pulsado
 800086c:	4b03      	ldr	r3, [pc, #12]	@ (800087c <Game_TriggerFire+0x14>)
 800086e:	2201      	movs	r2, #1
 8000870:	701a      	strb	r2, [r3, #0]
}
 8000872:	bf00      	nop
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr
 800087c:	200000d0 	.word	0x200000d0

08000880 <Game_Update>:

void Game_Update(void) {
 8000880:	b5b0      	push	{r4, r5, r7, lr}
 8000882:	b0a6      	sub	sp, #152	@ 0x98
 8000884:	af02      	add	r7, sp, #8
    uint32_t tiempoActual = HAL_GetTick();
 8000886:	f002 fa75 	bl	8002d74 <HAL_GetTick>
 800088a:	6578      	str	r0, [r7, #84]	@ 0x54
    if (tiempoActual - ultimoTiempoRefresco < TIEMPO_ENTRE_FRAMES) return;
 800088c:	4b98      	ldr	r3, [pc, #608]	@ (8000af0 <Game_Update+0x270>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	2221      	movs	r2, #33	@ 0x21
 8000896:	4293      	cmp	r3, r2
 8000898:	f0c1 810b 	bcc.w	8001ab2 <Game_Update+0x1232>
    ultimoTiempoRefresco = tiempoActual;
 800089c:	4a94      	ldr	r2, [pc, #592]	@ (8000af0 <Game_Update+0x270>)
 800089e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80008a0:	6013      	str	r3, [r2, #0]

    Peripherals_CheckBuzzerTimeout(); // Sonido no bloqueante
 80008a2:	f001 fbfd 	bl	80020a0 <Peripherals_CheckBuzzerTimeout>

    switch (estadoActual) {
 80008a6:	4b93      	ldr	r3, [pc, #588]	@ (8000af4 <Game_Update+0x274>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	2b04      	cmp	r3, #4
 80008ac:	f201 810c 	bhi.w	8001ac8 <Game_Update+0x1248>
 80008b0:	a201      	add	r2, pc, #4	@ (adr r2, 80008b8 <Game_Update+0x38>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008cd 	.word	0x080008cd
 80008bc:	08000955 	.word	0x08000955
 80008c0:	08000c73 	.word	0x08000c73
 80008c4:	080019fb 	.word	0x080019fb
 80008c8:	08001a57 	.word	0x08001a57
        case ESTADO_MENU: {
            static uint8_t pintado = 0;
            if (!pintado) {
 80008cc:	4b8a      	ldr	r3, [pc, #552]	@ (8000af8 <Game_Update+0x278>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d127      	bne.n	8000924 <Game_Update+0xa4>
                ST7796_Fill(0x0000);
 80008d4:	2000      	movs	r0, #0
 80008d6:	f001 fd17 	bl	8002308 <ST7796_Fill>
                ST7796_WriteString(40, 100, "SPACE", 0x07E0, 0x0000, 5);
 80008da:	2305      	movs	r3, #5
 80008dc:	9301      	str	r3, [sp, #4]
 80008de:	2300      	movs	r3, #0
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80008e6:	4a85      	ldr	r2, [pc, #532]	@ (8000afc <Game_Update+0x27c>)
 80008e8:	2164      	movs	r1, #100	@ 0x64
 80008ea:	2028      	movs	r0, #40	@ 0x28
 80008ec:	f001 fed2 	bl	8002694 <ST7796_WriteString>
                ST7796_WriteString(20, 160, "INVADERS", 0xF800, 0x0000, 5);
 80008f0:	2305      	movs	r3, #5
 80008f2:	9301      	str	r3, [sp, #4]
 80008f4:	2300      	movs	r3, #0
 80008f6:	9300      	str	r3, [sp, #0]
 80008f8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80008fc:	4a80      	ldr	r2, [pc, #512]	@ (8000b00 <Game_Update+0x280>)
 80008fe:	21a0      	movs	r1, #160	@ 0xa0
 8000900:	2014      	movs	r0, #20
 8000902:	f001 fec7 	bl	8002694 <ST7796_WriteString>
                ST7796_WriteString(60, 350, "PULSA START", 0xFFE0, 0x0000, 2);
 8000906:	2302      	movs	r3, #2
 8000908:	9301      	str	r3, [sp, #4]
 800090a:	2300      	movs	r3, #0
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000912:	4a7c      	ldr	r2, [pc, #496]	@ (8000b04 <Game_Update+0x284>)
 8000914:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8000918:	203c      	movs	r0, #60	@ 0x3c
 800091a:	f001 febb 	bl	8002694 <ST7796_WriteString>
                pintado = 1;
 800091e:	4b76      	ldr	r3, [pc, #472]	@ (8000af8 <Game_Update+0x278>)
 8000920:	2201      	movs	r2, #1
 8000922:	701a      	strb	r2, [r3, #0]
            }
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8000924:	2101      	movs	r1, #1
 8000926:	4878      	ldr	r0, [pc, #480]	@ (8000b08 <Game_Update+0x288>)
 8000928:	f003 fb92 	bl	8004050 <HAL_GPIO_ReadPin>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	f041 80c1 	bne.w	8001ab6 <Game_Update+0x1236>
                Peripherals_Beep(1000, 100);
 8000934:	2164      	movs	r1, #100	@ 0x64
 8000936:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800093a:	f001 fbcd 	bl	80020d8 <Peripherals_Beep>
                ST7796_Fill(0x0000);
 800093e:	2000      	movs	r0, #0
 8000940:	f001 fce2 	bl	8002308 <ST7796_Fill>
                pintado = 0;
 8000944:	4b6c      	ldr	r3, [pc, #432]	@ (8000af8 <Game_Update+0x278>)
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
                estadoActual = ESTADO_SELECCION;
 800094a:	4b6a      	ldr	r3, [pc, #424]	@ (8000af4 <Game_Update+0x274>)
 800094c:	2201      	movs	r2, #1
 800094e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000950:	f001 b8b1 	b.w	8001ab6 <Game_Update+0x1236>
        }
        case ESTADO_SELECCION: {
                    static int seleccionAnterior = -1;
                    uint32_t joyValSel = Peripherals_ReadJoystick();
 8000954:	f001 fbdc 	bl	8002110 <Peripherals_ReadJoystick>
 8000958:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    if (joyValSel > 3000) { naveSeleccionada++; HAL_Delay(150); }
 800095a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800095c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000960:	4293      	cmp	r3, r2
 8000962:	d908      	bls.n	8000976 <Game_Update+0xf6>
 8000964:	4b69      	ldr	r3, [pc, #420]	@ (8000b0c <Game_Update+0x28c>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	3301      	adds	r3, #1
 800096a:	4a68      	ldr	r2, [pc, #416]	@ (8000b0c <Game_Update+0x28c>)
 800096c:	6013      	str	r3, [r2, #0]
 800096e:	2096      	movs	r0, #150	@ 0x96
 8000970:	f002 fa0c 	bl	8002d8c <HAL_Delay>
 8000974:	e00b      	b.n	800098e <Game_Update+0x10e>
                    else if (joyValSel < 1000) { naveSeleccionada--; HAL_Delay(150); }
 8000976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000978:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800097c:	d207      	bcs.n	800098e <Game_Update+0x10e>
 800097e:	4b63      	ldr	r3, [pc, #396]	@ (8000b0c <Game_Update+0x28c>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	3b01      	subs	r3, #1
 8000984:	4a61      	ldr	r2, [pc, #388]	@ (8000b0c <Game_Update+0x28c>)
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	2096      	movs	r0, #150	@ 0x96
 800098a:	f002 f9ff 	bl	8002d8c <HAL_Delay>

                    if (naveSeleccionada > 2) naveSeleccionada = 0;
 800098e:	4b5f      	ldr	r3, [pc, #380]	@ (8000b0c <Game_Update+0x28c>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b02      	cmp	r3, #2
 8000994:	dd02      	ble.n	800099c <Game_Update+0x11c>
 8000996:	4b5d      	ldr	r3, [pc, #372]	@ (8000b0c <Game_Update+0x28c>)
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
                    if (naveSeleccionada < 0) naveSeleccionada = 2;
 800099c:	4b5b      	ldr	r3, [pc, #364]	@ (8000b0c <Game_Update+0x28c>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	da02      	bge.n	80009aa <Game_Update+0x12a>
 80009a4:	4b59      	ldr	r3, [pc, #356]	@ (8000b0c <Game_Update+0x28c>)
 80009a6:	2202      	movs	r2, #2
 80009a8:	601a      	str	r2, [r3, #0]

                    // Solo redibujamos si cambia la selección para evitar parpadeos
                    if (naveSeleccionada != seleccionAnterior) {
 80009aa:	4b58      	ldr	r3, [pc, #352]	@ (8000b0c <Game_Update+0x28c>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	4b58      	ldr	r3, [pc, #352]	@ (8000b10 <Game_Update+0x290>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	f000 8104 	beq.w	8000bc0 <Game_Update+0x340>
                        ST7796_DrawRect(40, 150, 240, 250, 0x0000); // Limpia zona central
 80009b8:	2300      	movs	r3, #0
 80009ba:	9300      	str	r3, [sp, #0]
 80009bc:	23fa      	movs	r3, #250	@ 0xfa
 80009be:	22f0      	movs	r2, #240	@ 0xf0
 80009c0:	2196      	movs	r1, #150	@ 0x96
 80009c2:	2028      	movs	r0, #40	@ 0x28
 80009c4:	f001 fcde 	bl	8002384 <ST7796_DrawRect>
                        ST7796_WriteString(80, 40, "SELECCIONA", 0xFFFF, 0x0000, 2);
 80009c8:	2302      	movs	r3, #2
 80009ca:	9301      	str	r3, [sp, #4]
 80009cc:	2300      	movs	r3, #0
 80009ce:	9300      	str	r3, [sp, #0]
 80009d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009d4:	4a4f      	ldr	r2, [pc, #316]	@ (8000b14 <Game_Update+0x294>)
 80009d6:	2128      	movs	r1, #40	@ 0x28
 80009d8:	2050      	movs	r0, #80	@ 0x50
 80009da:	f001 fe5b 	bl	8002694 <ST7796_WriteString>
                        ST7796_WriteString(100, 70, "TU NAVE", 0xFFFF, 0x0000, 2);
 80009de:	2302      	movs	r3, #2
 80009e0:	9301      	str	r3, [sp, #4]
 80009e2:	2300      	movs	r3, #0
 80009e4:	9300      	str	r3, [sp, #0]
 80009e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009ea:	4a4b      	ldr	r2, [pc, #300]	@ (8000b18 <Game_Update+0x298>)
 80009ec:	2146      	movs	r1, #70	@ 0x46
 80009ee:	2064      	movs	r0, #100	@ 0x64
 80009f0:	f001 fe50 	bl	8002694 <ST7796_WriteString>

                        if (naveSeleccionada == 0) {
 80009f4:	4b45      	ldr	r3, [pc, #276]	@ (8000b0c <Game_Update+0x28c>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d13a      	bne.n	8000a72 <Game_Update+0x1f2>
                            ST7796_DrawBitmapZoom(128, 180, 16, 8, nave_16x8, 4);
 80009fc:	2304      	movs	r3, #4
 80009fe:	9301      	str	r3, [sp, #4]
 8000a00:	4b46      	ldr	r3, [pc, #280]	@ (8000b1c <Game_Update+0x29c>)
 8000a02:	9300      	str	r3, [sp, #0]
 8000a04:	2308      	movs	r3, #8
 8000a06:	2210      	movs	r2, #16
 8000a08:	21b4      	movs	r1, #180	@ 0xb4
 8000a0a:	2080      	movs	r0, #128	@ 0x80
 8000a0c:	f001 fe71 	bl	80026f2 <ST7796_DrawBitmapZoom>
                            ST7796_WriteString(100, 260, "NORMAL", 0x07E0, 0x0000, 2);
 8000a10:	2302      	movs	r3, #2
 8000a12:	9301      	str	r3, [sp, #4]
 8000a14:	2300      	movs	r3, #0
 8000a16:	9300      	str	r3, [sp, #0]
 8000a18:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000a1c:	4a40      	ldr	r2, [pc, #256]	@ (8000b20 <Game_Update+0x2a0>)
 8000a1e:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000a22:	2064      	movs	r0, #100	@ 0x64
 8000a24:	f001 fe36 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 290, "CALOR:     ***", 0xFFFF, 0x0000, 1);
 8000a28:	2301      	movs	r3, #1
 8000a2a:	9301      	str	r3, [sp, #4]
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a34:	4a3b      	ldr	r2, [pc, #236]	@ (8000b24 <Game_Update+0x2a4>)
 8000a36:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000a3a:	203c      	movs	r0, #60	@ 0x3c
 8000a3c:	f001 fe2a 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 310, "VELOCIDAD: ***",   0xFFFF, 0x0000, 1);
 8000a40:	2301      	movs	r3, #1
 8000a42:	9301      	str	r3, [sp, #4]
 8000a44:	2300      	movs	r3, #0
 8000a46:	9300      	str	r3, [sp, #0]
 8000a48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a4c:	4a36      	ldr	r2, [pc, #216]	@ (8000b28 <Game_Update+0x2a8>)
 8000a4e:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8000a52:	203c      	movs	r0, #60	@ 0x3c
 8000a54:	f001 fe1e 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 330, "FUEGO:     ***",   0xFFFF, 0x0000, 1);
 8000a58:	2301      	movs	r3, #1
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a64:	4a31      	ldr	r2, [pc, #196]	@ (8000b2c <Game_Update+0x2ac>)
 8000a66:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8000a6a:	203c      	movs	r0, #60	@ 0x3c
 8000a6c:	f001 fe12 	bl	8002694 <ST7796_WriteString>
 8000a70:	e09e      	b.n	8000bb0 <Game_Update+0x330>
                        } else if (naveSeleccionada == 1) {
 8000a72:	4b26      	ldr	r3, [pc, #152]	@ (8000b0c <Game_Update+0x28c>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d160      	bne.n	8000b3c <Game_Update+0x2bc>
                            ST7796_DrawBitmapZoom(120, 180, 20, 10, nave_delta_20x10, 4);
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	9301      	str	r3, [sp, #4]
 8000a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000b30 <Game_Update+0x2b0>)
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	230a      	movs	r3, #10
 8000a84:	2214      	movs	r2, #20
 8000a86:	21b4      	movs	r1, #180	@ 0xb4
 8000a88:	2078      	movs	r0, #120	@ 0x78
 8000a8a:	f001 fe32 	bl	80026f2 <ST7796_DrawBitmapZoom>
                            ST7796_WriteString(110, 260, "DELTA", 0x07E0, 0x0000, 2);
 8000a8e:	2302      	movs	r3, #2
 8000a90:	9301      	str	r3, [sp, #4]
 8000a92:	2300      	movs	r3, #0
 8000a94:	9300      	str	r3, [sp, #0]
 8000a96:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000a9a:	4a26      	ldr	r2, [pc, #152]	@ (8000b34 <Game_Update+0x2b4>)
 8000a9c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000aa0:	206e      	movs	r0, #110	@ 0x6e
 8000aa2:	f001 fdf7 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 290, "CALOR:     ***",   0xFFFF, 0x0000, 1);
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	9301      	str	r3, [sp, #4]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ab2:	4a1c      	ldr	r2, [pc, #112]	@ (8000b24 <Game_Update+0x2a4>)
 8000ab4:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000ab8:	203c      	movs	r0, #60	@ 0x3c
 8000aba:	f001 fdeb 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 310, "VELOCIDAD: *****", 0xFFFF, 0x0000, 1);
 8000abe:	2301      	movs	r3, #1
 8000ac0:	9301      	str	r3, [sp, #4]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	9300      	str	r3, [sp, #0]
 8000ac6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aca:	4a1b      	ldr	r2, [pc, #108]	@ (8000b38 <Game_Update+0x2b8>)
 8000acc:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8000ad0:	203c      	movs	r0, #60	@ 0x3c
 8000ad2:	f001 fddf 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 330, "FUEGO:     ***",   0xFFFF, 0x0000, 1);
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	9301      	str	r3, [sp, #4]
 8000ada:	2300      	movs	r3, #0
 8000adc:	9300      	str	r3, [sp, #0]
 8000ade:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <Game_Update+0x2ac>)
 8000ae4:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8000ae8:	203c      	movs	r0, #60	@ 0x3c
 8000aea:	f001 fdd3 	bl	8002694 <ST7796_WriteString>
 8000aee:	e05f      	b.n	8000bb0 <Game_Update+0x330>
 8000af0:	200000bc 	.word	0x200000bc
 8000af4:	200000b8 	.word	0x200000b8
 8000af8:	20000558 	.word	0x20000558
 8000afc:	08006c18 	.word	0x08006c18
 8000b00:	08006c20 	.word	0x08006c20
 8000b04:	08006c2c 	.word	0x08006c2c
 8000b08:	40020400 	.word	0x40020400
 8000b0c:	200000d4 	.word	0x200000d4
 8000b10:	20000030 	.word	0x20000030
 8000b14:	08006c38 	.word	0x08006c38
 8000b18:	08006c44 	.word	0x08006c44
 8000b1c:	08006d28 	.word	0x08006d28
 8000b20:	08006c4c 	.word	0x08006c4c
 8000b24:	08006c54 	.word	0x08006c54
 8000b28:	08006c64 	.word	0x08006c64
 8000b2c:	08006c74 	.word	0x08006c74
 8000b30:	08006e28 	.word	0x08006e28
 8000b34:	08006c84 	.word	0x08006c84
 8000b38:	08006c8c 	.word	0x08006c8c
                        } else {
                            ST7796_DrawBitmapZoom(128, 180, 16, 10, nave_interceptor_16x10, 4);
 8000b3c:	2304      	movs	r3, #4
 8000b3e:	9301      	str	r3, [sp, #4]
 8000b40:	4b84      	ldr	r3, [pc, #528]	@ (8000d54 <Game_Update+0x4d4>)
 8000b42:	9300      	str	r3, [sp, #0]
 8000b44:	230a      	movs	r3, #10
 8000b46:	2210      	movs	r2, #16
 8000b48:	21b4      	movs	r1, #180	@ 0xb4
 8000b4a:	2080      	movs	r0, #128	@ 0x80
 8000b4c:	f001 fdd1 	bl	80026f2 <ST7796_DrawBitmapZoom>
                            ST7796_WriteString(80, 260, "INTERCEPTOR", 0x07E0, 0x0000, 2);
 8000b50:	2302      	movs	r3, #2
 8000b52:	9301      	str	r3, [sp, #4]
 8000b54:	2300      	movs	r3, #0
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000b5c:	4a7e      	ldr	r2, [pc, #504]	@ (8000d58 <Game_Update+0x4d8>)
 8000b5e:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000b62:	2050      	movs	r0, #80	@ 0x50
 8000b64:	f001 fd96 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 290, "CALOR:     *****",   0xFFFF, 0x0000, 1);
 8000b68:	2301      	movs	r3, #1
 8000b6a:	9301      	str	r3, [sp, #4]
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b74:	4a79      	ldr	r2, [pc, #484]	@ (8000d5c <Game_Update+0x4dc>)
 8000b76:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000b7a:	203c      	movs	r0, #60	@ 0x3c
 8000b7c:	f001 fd8a 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 310, "VELOCIDAD: **",   0xFFFF, 0x0000, 1);
 8000b80:	2301      	movs	r3, #1
 8000b82:	9301      	str	r3, [sp, #4]
 8000b84:	2300      	movs	r3, #0
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b8c:	4a74      	ldr	r2, [pc, #464]	@ (8000d60 <Game_Update+0x4e0>)
 8000b8e:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8000b92:	203c      	movs	r0, #60	@ 0x3c
 8000b94:	f001 fd7e 	bl	8002694 <ST7796_WriteString>
                            ST7796_WriteString(60, 330, "FUEGO:     *****", 0xFFFF, 0x0000, 1);
 8000b98:	2301      	movs	r3, #1
 8000b9a:	9301      	str	r3, [sp, #4]
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ba4:	4a6f      	ldr	r2, [pc, #444]	@ (8000d64 <Game_Update+0x4e4>)
 8000ba6:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8000baa:	203c      	movs	r0, #60	@ 0x3c
 8000bac:	f001 fd72 	bl	8002694 <ST7796_WriteString>
                        }
                        seleccionAnterior = seleccionAnterior; // Error corregido aquí:
 8000bb0:	4b6d      	ldr	r3, [pc, #436]	@ (8000d68 <Game_Update+0x4e8>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a6c      	ldr	r2, [pc, #432]	@ (8000d68 <Game_Update+0x4e8>)
 8000bb6:	6013      	str	r3, [r2, #0]
                        seleccionAnterior = naveSeleccionada;
 8000bb8:	4b6c      	ldr	r3, [pc, #432]	@ (8000d6c <Game_Update+0x4ec>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a6a      	ldr	r2, [pc, #424]	@ (8000d68 <Game_Update+0x4e8>)
 8000bbe:	6013      	str	r3, [r2, #0]
                    }

                    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	486b      	ldr	r0, [pc, #428]	@ (8000d70 <Game_Update+0x4f0>)
 8000bc4:	f003 fa44 	bl	8004050 <HAL_GPIO_ReadPin>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d135      	bne.n	8000c3a <Game_Update+0x3ba>
                        Peripherals_Beep(1200, 100);
 8000bce:	2164      	movs	r1, #100	@ 0x64
 8000bd0:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8000bd4:	f001 fa80 	bl	80020d8 <Peripherals_Beep>
                        ST7796_Fill(0x0000); // Limpieza total antes de empezar
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f001 fb95 	bl	8002308 <ST7796_Fill>
                        seleccionAnterior = -1;
 8000bde:	4b62      	ldr	r3, [pc, #392]	@ (8000d68 <Game_Update+0x4e8>)
 8000be0:	f04f 32ff 	mov.w	r2, #4294967295
 8000be4:	601a      	str	r2, [r3, #0]
                        ResetJuego(); // Inicializa marcianos y vidas
 8000be6:	f7ff fd89 	bl	80006fc <ResetJuego>
                        // --- FORZAR DIBUJO INICIAL DE LA NAVE ---
                        const uint16_t* s = (naveSeleccionada==0)?nave_16x8:(naveSeleccionada==1)?nave_delta_20x10:nave_interceptor_16x10;
 8000bea:	4b60      	ldr	r3, [pc, #384]	@ (8000d6c <Game_Update+0x4ec>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d007      	beq.n	8000c02 <Game_Update+0x382>
 8000bf2:	4b5e      	ldr	r3, [pc, #376]	@ (8000d6c <Game_Update+0x4ec>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d101      	bne.n	8000bfe <Game_Update+0x37e>
 8000bfa:	4b5e      	ldr	r3, [pc, #376]	@ (8000d74 <Game_Update+0x4f4>)
 8000bfc:	e002      	b.n	8000c04 <Game_Update+0x384>
 8000bfe:	4b55      	ldr	r3, [pc, #340]	@ (8000d54 <Game_Update+0x4d4>)
 8000c00:	e000      	b.n	8000c04 <Game_Update+0x384>
 8000c02:	4b5d      	ldr	r3, [pc, #372]	@ (8000d78 <Game_Update+0x4f8>)
 8000c04:	62bb      	str	r3, [r7, #40]	@ 0x28
                        ST7796_DrawBitmap(naveX, naveY, anchoNave, altoNave, s);
 8000c06:	4b5d      	ldr	r3, [pc, #372]	@ (8000d7c <Game_Update+0x4fc>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	b298      	uxth	r0, r3
 8000c0c:	4b5c      	ldr	r3, [pc, #368]	@ (8000d80 <Game_Update+0x500>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	b299      	uxth	r1, r3
 8000c12:	4b5c      	ldr	r3, [pc, #368]	@ (8000d84 <Game_Update+0x504>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	4b5b      	ldr	r3, [pc, #364]	@ (8000d88 <Game_Update+0x508>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	b29c      	uxth	r4, r3
 8000c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	4623      	mov	r3, r4
 8000c24:	f001 fc10 	bl	8002448 <ST7796_DrawBitmap>
                        oldNaveX = naveX; // Sincronizar para que no se borre inmediatamente
 8000c28:	4b54      	ldr	r3, [pc, #336]	@ (8000d7c <Game_Update+0x4fc>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a57      	ldr	r2, [pc, #348]	@ (8000d8c <Game_Update+0x50c>)
 8000c2e:	6013      	str	r3, [r2, #0]
                        estadoActual = ESTADO_JUEGO;
 8000c30:	4b57      	ldr	r3, [pc, #348]	@ (8000d90 <Game_Update+0x510>)
 8000c32:	2202      	movs	r2, #2
 8000c34:	701a      	strb	r2, [r3, #0]
                        return;
 8000c36:	f000 bf47 	b.w	8001ac8 <Game_Update+0x1248>
                    }
                    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8000c3a:	2104      	movs	r1, #4
 8000c3c:	484c      	ldr	r0, [pc, #304]	@ (8000d70 <Game_Update+0x4f0>)
 8000c3e:	f003 fa07 	bl	8004050 <HAL_GPIO_ReadPin>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	f040 8738 	bne.w	8001aba <Game_Update+0x123a>
                          Peripherals_Beep(800, 100);
 8000c4a:	2164      	movs	r1, #100	@ 0x64
 8000c4c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000c50:	f001 fa42 	bl	80020d8 <Peripherals_Beep>
                          ST7796_Fill(0x0000);
 8000c54:	2000      	movs	r0, #0
 8000c56:	f001 fb57 	bl	8002308 <ST7796_Fill>
                          seleccionAnterior = -1;
 8000c5a:	4b43      	ldr	r3, [pc, #268]	@ (8000d68 <Game_Update+0x4e8>)
 8000c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c60:	601a      	str	r2, [r3, #0]
                          estadoActual = ESTADO_MENU;
 8000c62:	4b4b      	ldr	r3, [pc, #300]	@ (8000d90 <Game_Update+0x510>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	701a      	strb	r2, [r3, #0]
                         HAL_Delay(200);
 8000c68:	20c8      	movs	r0, #200	@ 0xc8
 8000c6a:	f002 f88f 	bl	8002d8c <HAL_Delay>
                      }
                    break;
 8000c6e:	f000 bf24 	b.w	8001aba <Game_Update+0x123a>
                }

                case ESTADO_JUEGO: {
                    uint8_t muerteJugador = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

                    // 1. Enfriamiento Arma
                    if (calorArma > 0) {
 8000c78:	4b46      	ldr	r3, [pc, #280]	@ (8000d94 <Game_Update+0x514>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	dd0b      	ble.n	8000c98 <Game_Update+0x418>
                        calorArma -= ENFRIAMIENTO_FRAME;
 8000c80:	4b44      	ldr	r3, [pc, #272]	@ (8000d94 <Game_Update+0x514>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	3b21      	subs	r3, #33	@ 0x21
 8000c86:	4a43      	ldr	r2, [pc, #268]	@ (8000d94 <Game_Update+0x514>)
 8000c88:	6013      	str	r3, [r2, #0]
                        if (calorArma < 0) calorArma = 0;
 8000c8a:	4b42      	ldr	r3, [pc, #264]	@ (8000d94 <Game_Update+0x514>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	da02      	bge.n	8000c98 <Game_Update+0x418>
 8000c92:	4b40      	ldr	r3, [pc, #256]	@ (8000d94 <Game_Update+0x514>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
                    }
                    if (armaSobrecalentada && calorArma == 0) armaSobrecalentada = 0;
 8000c98:	4b3f      	ldr	r3, [pc, #252]	@ (8000d98 <Game_Update+0x518>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d006      	beq.n	8000cae <Game_Update+0x42e>
 8000ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8000d94 <Game_Update+0x514>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <Game_Update+0x42e>
 8000ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8000d98 <Game_Update+0x518>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]

                    // 2. Movimiento Nave
                    uint32_t joy = Peripherals_ReadJoystick();
 8000cae:	f001 fa2f 	bl	8002110 <Peripherals_ReadJoystick>
 8000cb2:	6538      	str	r0, [r7, #80]	@ 0x50
                    if (joy < 1000)      naveX -= velocidadNave;
 8000cb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000cb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cba:	d207      	bcs.n	8000ccc <Game_Update+0x44c>
 8000cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d7c <Game_Update+0x4fc>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b36      	ldr	r3, [pc, #216]	@ (8000d9c <Game_Update+0x51c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	4a2d      	ldr	r2, [pc, #180]	@ (8000d7c <Game_Update+0x4fc>)
 8000cc8:	6013      	str	r3, [r2, #0]
 8000cca:	e00b      	b.n	8000ce4 <Game_Update+0x464>
                    else if (joy > 3000) naveX += velocidadNave;
 8000ccc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000cce:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d906      	bls.n	8000ce4 <Game_Update+0x464>
 8000cd6:	4b29      	ldr	r3, [pc, #164]	@ (8000d7c <Game_Update+0x4fc>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	4b30      	ldr	r3, [pc, #192]	@ (8000d9c <Game_Update+0x51c>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4413      	add	r3, r2
 8000ce0:	4a26      	ldr	r2, [pc, #152]	@ (8000d7c <Game_Update+0x4fc>)
 8000ce2:	6013      	str	r3, [r2, #0]

                    if (naveX < 0) naveX = 0;
 8000ce4:	4b25      	ldr	r3, [pc, #148]	@ (8000d7c <Game_Update+0x4fc>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	da02      	bge.n	8000cf2 <Game_Update+0x472>
 8000cec:	4b23      	ldr	r3, [pc, #140]	@ (8000d7c <Game_Update+0x4fc>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
                    if (naveX > (320 - anchoNave)) naveX = 320 - anchoNave;
 8000cf2:	4b24      	ldr	r3, [pc, #144]	@ (8000d84 <Game_Update+0x504>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f5c3 72a0 	rsb	r2, r3, #320	@ 0x140
 8000cfa:	4b20      	ldr	r3, [pc, #128]	@ (8000d7c <Game_Update+0x4fc>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	da05      	bge.n	8000d0e <Game_Update+0x48e>
 8000d02:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <Game_Update+0x504>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d7c <Game_Update+0x4fc>)
 8000d0c:	6013      	str	r3, [r2, #0]

                    // Dibujamos si hay movimiento O si es el primer frame después de un reset (usando un flag o forzando oldNaveX)
                    if (naveX != oldNaveX) {
 8000d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d7c <Game_Update+0x4fc>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	4b1e      	ldr	r3, [pc, #120]	@ (8000d8c <Game_Update+0x50c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d059      	beq.n	8000dce <Game_Update+0x54e>
                        ST7796_DrawRect(oldNaveX, naveY, anchoNave, altoNave, 0x0000);
 8000d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000d8c <Game_Update+0x50c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	b298      	uxth	r0, r3
 8000d20:	4b17      	ldr	r3, [pc, #92]	@ (8000d80 <Game_Update+0x500>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	b299      	uxth	r1, r3
 8000d26:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <Game_Update+0x504>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	b29a      	uxth	r2, r3
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <Game_Update+0x508>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	2400      	movs	r4, #0
 8000d34:	9400      	str	r4, [sp, #0]
 8000d36:	f001 fb25 	bl	8002384 <ST7796_DrawRect>
                        const uint16_t* s = (naveSeleccionada == 0) ? nave_16x8 : (naveSeleccionada == 1) ? nave_delta_20x10 : nave_interceptor_16x10;
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <Game_Update+0x4ec>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d02e      	beq.n	8000da0 <Game_Update+0x520>
 8000d42:	4b0a      	ldr	r3, [pc, #40]	@ (8000d6c <Game_Update+0x4ec>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d101      	bne.n	8000d4e <Game_Update+0x4ce>
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <Game_Update+0x4f4>)
 8000d4c:	e029      	b.n	8000da2 <Game_Update+0x522>
 8000d4e:	4b01      	ldr	r3, [pc, #4]	@ (8000d54 <Game_Update+0x4d4>)
 8000d50:	e027      	b.n	8000da2 <Game_Update+0x522>
 8000d52:	bf00      	nop
 8000d54:	08006fb8 	.word	0x08006fb8
 8000d58:	08006ca0 	.word	0x08006ca0
 8000d5c:	08006cac 	.word	0x08006cac
 8000d60:	08006cc0 	.word	0x08006cc0
 8000d64:	08006cd0 	.word	0x08006cd0
 8000d68:	20000030 	.word	0x20000030
 8000d6c:	200000d4 	.word	0x200000d4
 8000d70:	40020400 	.word	0x40020400
 8000d74:	08006e28 	.word	0x08006e28
 8000d78:	08006d28 	.word	0x08006d28
 8000d7c:	20000004 	.word	0x20000004
 8000d80:	20000008 	.word	0x20000008
 8000d84:	20000014 	.word	0x20000014
 8000d88:	20000018 	.word	0x20000018
 8000d8c:	2000000c 	.word	0x2000000c
 8000d90:	200000b8 	.word	0x200000b8
 8000d94:	200000d8 	.word	0x200000d8
 8000d98:	200000dc 	.word	0x200000dc
 8000d9c:	2000001c 	.word	0x2000001c
 8000da0:	4b97      	ldr	r3, [pc, #604]	@ (8001000 <Game_Update+0x780>)
 8000da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        ST7796_DrawBitmap(naveX, naveY, anchoNave, altoNave, s);
 8000da4:	4b97      	ldr	r3, [pc, #604]	@ (8001004 <Game_Update+0x784>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	b298      	uxth	r0, r3
 8000daa:	4b97      	ldr	r3, [pc, #604]	@ (8001008 <Game_Update+0x788>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	b299      	uxth	r1, r3
 8000db0:	4b96      	ldr	r3, [pc, #600]	@ (800100c <Game_Update+0x78c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	4b96      	ldr	r3, [pc, #600]	@ (8001010 <Game_Update+0x790>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	b29c      	uxth	r4, r3
 8000dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	4623      	mov	r3, r4
 8000dc2:	f001 fb41 	bl	8002448 <ST7796_DrawBitmap>
                        oldNaveX = naveX;
 8000dc6:	4b8f      	ldr	r3, [pc, #572]	@ (8001004 <Game_Update+0x784>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a92      	ldr	r2, [pc, #584]	@ (8001014 <Game_Update+0x794>)
 8000dcc:	6013      	str	r3, [r2, #0]
                    }
                    // 3. Disparos Jugador (Ráfaga Triple para Interceptor)
                    uint8_t botonPulsado = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET);
 8000dce:	2101      	movs	r1, #1
 8000dd0:	4891      	ldr	r0, [pc, #580]	@ (8001018 <Game_Update+0x798>)
 8000dd2:	f003 f93d 	bl	8004050 <HAL_GPIO_ReadPin>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	bf0c      	ite	eq
 8000ddc:	2301      	moveq	r3, #1
 8000dde:	2300      	movne	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

                    if (flagDisparoInterrupcion == 1 || (naveSeleccionada == 2 && botonPulsado)) {
 8000de6:	4b8d      	ldr	r3, [pc, #564]	@ (800101c <Game_Update+0x79c>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d009      	beq.n	8000e04 <Game_Update+0x584>
 8000df0:	4b8b      	ldr	r3, [pc, #556]	@ (8001020 <Game_Update+0x7a0>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	f040 80ae 	bne.w	8000f56 <Game_Update+0x6d6>
 8000dfa:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f000 80a9 	beq.w	8000f56 <Game_Update+0x6d6>
                        if (!armaSobrecalentada && (HAL_GetTick() - ultimoDisparo > cooldownDisparoNave)) {
 8000e04:	4b87      	ldr	r3, [pc, #540]	@ (8001024 <Game_Update+0x7a4>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f040 80a4 	bne.w	8000f56 <Game_Update+0x6d6>
 8000e0e:	f001 ffb1 	bl	8002d74 <HAL_GetTick>
 8000e12:	4602      	mov	r2, r0
 8000e14:	4b84      	ldr	r3, [pc, #528]	@ (8001028 <Game_Update+0x7a8>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	4a84      	ldr	r2, [pc, #528]	@ (800102c <Game_Update+0x7ac>)
 8000e1c:	6812      	ldr	r2, [r2, #0]
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	f240 8099 	bls.w	8000f56 <Game_Update+0x6d6>

                            int balasACrear = (naveSeleccionada == 2) ? 3 : 1; // Triple para Interceptor
 8000e24:	4b7e      	ldr	r3, [pc, #504]	@ (8001020 <Game_Update+0x7a0>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d101      	bne.n	8000e30 <Game_Update+0x5b0>
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	e000      	b.n	8000e32 <Game_Update+0x5b2>
 8000e30:	2301      	movs	r3, #1
 8000e32:	647b      	str	r3, [r7, #68]	@ 0x44
                            int creadas = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                            for (int i = 0; i < MAX_BALAS && creadas < balasACrear; i++) {
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000e40:	e057      	b.n	8000ef2 <Game_Update+0x672>
                                if (!balas[i].activa) {
 8000e42:	497b      	ldr	r1, [pc, #492]	@ (8001030 <Game_Update+0x7b0>)
 8000e44:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000e48:	4613      	mov	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4413      	add	r3, r2
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	440b      	add	r3, r1
 8000e52:	3308      	adds	r3, #8
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d146      	bne.n	8000ee8 <Game_Update+0x668>
                                    balas[i].activa = 1;
 8000e5a:	4975      	ldr	r1, [pc, #468]	@ (8001030 <Game_Update+0x7b0>)
 8000e5c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000e60:	4613      	mov	r3, r2
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	4413      	add	r3, r2
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	440b      	add	r3, r1
 8000e6a:	3308      	adds	r3, #8
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]

                                    // Calculamos desplazamiento X para el disparo triple
                                    // Una al centro, una a la izquierda (-6px) y otra a la derecha (+6px)
                                    int offset = 0;
 8000e70:	2300      	movs	r3, #0
 8000e72:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    if (balasACrear == 3) {
 8000e76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d10e      	bne.n	8000e9a <Game_Update+0x61a>
                                        if (creadas == 1) offset = -6;
 8000e7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d103      	bne.n	8000e8c <Game_Update+0x60c>
 8000e84:	f06f 0305 	mvn.w	r3, #5
 8000e88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                        if (creadas == 2) offset = 6;
 8000e8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d102      	bne.n	8000e9a <Game_Update+0x61a>
 8000e94:	2306      	movs	r3, #6
 8000e96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }

                                    balas[i].x = naveX + (anchoNave / 2) + offset;
 8000e9a:	4b5c      	ldr	r3, [pc, #368]	@ (800100c <Game_Update+0x78c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	0fda      	lsrs	r2, r3, #31
 8000ea0:	4413      	add	r3, r2
 8000ea2:	105b      	asrs	r3, r3, #1
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4b57      	ldr	r3, [pc, #348]	@ (8001004 <Game_Update+0x784>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	441a      	add	r2, r3
 8000eac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000eb0:	18d1      	adds	r1, r2, r3
 8000eb2:	485f      	ldr	r0, [pc, #380]	@ (8001030 <Game_Update+0x7b0>)
 8000eb4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000eb8:	4613      	mov	r3, r2
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4413      	add	r3, r2
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4403      	add	r3, r0
 8000ec2:	6019      	str	r1, [r3, #0]
                                    balas[i].y = naveY - 5;
 8000ec4:	4b50      	ldr	r3, [pc, #320]	@ (8001008 <Game_Update+0x788>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	1f59      	subs	r1, r3, #5
 8000eca:	4859      	ldr	r0, [pc, #356]	@ (8001030 <Game_Update+0x7b0>)
 8000ecc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	4413      	add	r3, r2
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	4403      	add	r3, r0
 8000eda:	3304      	adds	r3, #4
 8000edc:	6019      	str	r1, [r3, #0]
                                    creadas++;
 8000ede:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                            for (int i = 0; i < MAX_BALAS && creadas < balasACrear; i++) {
 8000ee8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000eec:	3301      	adds	r3, #1
 8000eee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000ef2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000ef6:	2b1d      	cmp	r3, #29
 8000ef8:	dc04      	bgt.n	8000f04 <Game_Update+0x684>
 8000efa:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000efe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f00:	429a      	cmp	r2, r3
 8000f02:	db9e      	blt.n	8000e42 <Game_Update+0x5c2>
                                }
                            }

                            if (creadas > 0) {
 8000f04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	dd21      	ble.n	8000f50 <Game_Update+0x6d0>
                                // El calor sube según cuántas balas dispares
                                int incremento = (naveSeleccionada == 2) ? 350 : CALOR_POR_DISPARO;
 8000f0c:	4b44      	ldr	r3, [pc, #272]	@ (8001020 <Game_Update+0x7a0>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d102      	bne.n	8000f1a <Game_Update+0x69a>
 8000f14:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8000f18:	e001      	b.n	8000f1e <Game_Update+0x69e>
 8000f1a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000f1e:	643b      	str	r3, [r7, #64]	@ 0x40
                                calorArma += incremento;
 8000f20:	4b44      	ldr	r3, [pc, #272]	@ (8001034 <Game_Update+0x7b4>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f26:	4413      	add	r3, r2
 8000f28:	4a42      	ldr	r2, [pc, #264]	@ (8001034 <Game_Update+0x7b4>)
 8000f2a:	6013      	str	r3, [r2, #0]

                                if (calorArma >= MAX_CALOR) armaSobrecalentada = 1;
 8000f2c:	4b41      	ldr	r3, [pc, #260]	@ (8001034 <Game_Update+0x7b4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8000f34:	db02      	blt.n	8000f3c <Game_Update+0x6bc>
 8000f36:	4b3b      	ldr	r3, [pc, #236]	@ (8001024 <Game_Update+0x7a4>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	701a      	strb	r2, [r3, #0]
                                ultimoDisparo = HAL_GetTick();
 8000f3c:	f001 ff1a 	bl	8002d74 <HAL_GetTick>
 8000f40:	4603      	mov	r3, r0
 8000f42:	4a39      	ldr	r2, [pc, #228]	@ (8001028 <Game_Update+0x7a8>)
 8000f44:	6013      	str	r3, [r2, #0]
                                Peripherals_PlayTone(6000, 20); // Tono más agudo para ráfaga
 8000f46:	2114      	movs	r1, #20
 8000f48:	f241 7070 	movw	r0, #6000	@ 0x1770
 8000f4c:	f001 f868 	bl	8002020 <Peripherals_PlayTone>
                            }
                            flagDisparoInterrupcion = 0;
 8000f50:	4b32      	ldr	r3, [pc, #200]	@ (800101c <Game_Update+0x79c>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
                        }
                    }

                    // 4. Actualizar Balas y Colisiones
                    for (int i = 0; i < MAX_BALAS; i++) {
 8000f56:	2300      	movs	r3, #0
 8000f58:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000f5a:	e17a      	b.n	8001252 <Game_Update+0x9d2>
                        if (balas[i].activa) {
 8000f5c:	4934      	ldr	r1, [pc, #208]	@ (8001030 <Game_Update+0x7b0>)
 8000f5e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000f60:	4613      	mov	r3, r2
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	4413      	add	r3, r2
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	440b      	add	r3, r1
 8000f6a:	3308      	adds	r3, #8
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f000 816c 	beq.w	800124c <Game_Update+0x9cc>
                            ST7796_DrawRect(balas[i].x, balas[i].y, 2, 5, 0x0000);
 8000f74:	492e      	ldr	r1, [pc, #184]	@ (8001030 <Game_Update+0x7b0>)
 8000f76:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000f78:	4613      	mov	r3, r2
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	4413      	add	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	440b      	add	r3, r1
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	b298      	uxth	r0, r3
 8000f86:	492a      	ldr	r1, [pc, #168]	@ (8001030 <Game_Update+0x7b0>)
 8000f88:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	4413      	add	r3, r2
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	440b      	add	r3, r1
 8000f94:	3304      	adds	r3, #4
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	b299      	uxth	r1, r3
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	f001 f9ef 	bl	8002384 <ST7796_DrawRect>
                            balas[i].y -= 12;
 8000fa6:	4922      	ldr	r1, [pc, #136]	@ (8001030 <Game_Update+0x7b0>)
 8000fa8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000faa:	4613      	mov	r3, r2
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	4413      	add	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f1a3 010c 	sub.w	r1, r3, #12
 8000fbc:	481c      	ldr	r0, [pc, #112]	@ (8001030 <Game_Update+0x7b0>)
 8000fbe:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	4403      	add	r3, r0
 8000fca:	3304      	adds	r3, #4
 8000fcc:	6019      	str	r1, [r3, #0]
                            if (balas[i].y < 0) {
 8000fce:	4918      	ldr	r1, [pc, #96]	@ (8001030 <Game_Update+0x7b0>)
 8000fd0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	4413      	add	r3, r2
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	440b      	add	r3, r1
 8000fdc:	3304      	adds	r3, #4
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	da0a      	bge.n	8000ffa <Game_Update+0x77a>
                                balas[i].activa = 0;
 8000fe4:	4912      	ldr	r1, [pc, #72]	@ (8001030 <Game_Update+0x7b0>)
 8000fe6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000fe8:	4613      	mov	r3, r2
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	4413      	add	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	3308      	adds	r3, #8
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
 8000ff8:	e128      	b.n	800124c <Game_Update+0x9cc>
                            } else {
                                for(int m=0; m < TOTAL_MARCIANOS; m++) {
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000ffe:	e0fc      	b.n	80011fa <Game_Update+0x97a>
 8001000:	08006d28 	.word	0x08006d28
 8001004:	20000004 	.word	0x20000004
 8001008:	20000008 	.word	0x20000008
 800100c:	20000014 	.word	0x20000014
 8001010:	20000018 	.word	0x20000018
 8001014:	2000000c 	.word	0x2000000c
 8001018:	40020400 	.word	0x40020400
 800101c:	200000d0 	.word	0x200000d0
 8001020:	200000d4 	.word	0x200000d4
 8001024:	200000dc 	.word	0x200000dc
 8001028:	200000c4 	.word	0x200000c4
 800102c:	20000020 	.word	0x20000020
 8001030:	200003b0 	.word	0x200003b0
 8001034:	200000d8 	.word	0x200000d8
                                    if(marcianos[m].vivo &&
 8001038:	49b4      	ldr	r1, [pc, #720]	@ (800130c <Game_Update+0xa8c>)
 800103a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800103c:	4613      	mov	r3, r2
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	4413      	add	r3, r2
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	440b      	add	r3, r1
 8001046:	3314      	adds	r3, #20
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	f000 80d2 	beq.w	80011f4 <Game_Update+0x974>
                                       balas[i].x >= marcianos[m].x && balas[i].x <= marcianos[m].x + marcianos[m].ancho &&
 8001050:	49af      	ldr	r1, [pc, #700]	@ (8001310 <Game_Update+0xa90>)
 8001052:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001054:	4613      	mov	r3, r2
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	4413      	add	r3, r2
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	440b      	add	r3, r1
 800105e:	6819      	ldr	r1, [r3, #0]
 8001060:	48aa      	ldr	r0, [pc, #680]	@ (800130c <Game_Update+0xa8c>)
 8001062:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	4403      	add	r3, r0
 800106e:	681b      	ldr	r3, [r3, #0]
                                    if(marcianos[m].vivo &&
 8001070:	4299      	cmp	r1, r3
 8001072:	f2c0 80bf 	blt.w	80011f4 <Game_Update+0x974>
                                       balas[i].x >= marcianos[m].x && balas[i].x <= marcianos[m].x + marcianos[m].ancho &&
 8001076:	49a6      	ldr	r1, [pc, #664]	@ (8001310 <Game_Update+0xa90>)
 8001078:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800107a:	4613      	mov	r3, r2
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	4413      	add	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	440b      	add	r3, r1
 8001084:	6819      	ldr	r1, [r3, #0]
 8001086:	48a1      	ldr	r0, [pc, #644]	@ (800130c <Game_Update+0xa8c>)
 8001088:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800108a:	4613      	mov	r3, r2
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	4413      	add	r3, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	4403      	add	r3, r0
 8001094:	6818      	ldr	r0, [r3, #0]
 8001096:	4c9d      	ldr	r4, [pc, #628]	@ (800130c <Game_Update+0xa8c>)
 8001098:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800109a:	4613      	mov	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	4413      	add	r3, r2
 80010a0:	00db      	lsls	r3, r3, #3
 80010a2:	4423      	add	r3, r4
 80010a4:	330c      	adds	r3, #12
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4403      	add	r3, r0
 80010aa:	4299      	cmp	r1, r3
 80010ac:	f300 80a2 	bgt.w	80011f4 <Game_Update+0x974>
                                       balas[i].y >= marcianos[m].y && balas[i].y <= marcianos[m].y + marcianos[m].alto) {
 80010b0:	4997      	ldr	r1, [pc, #604]	@ (8001310 <Game_Update+0xa90>)
 80010b2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80010b4:	4613      	mov	r3, r2
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	4413      	add	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	440b      	add	r3, r1
 80010be:	3304      	adds	r3, #4
 80010c0:	6819      	ldr	r1, [r3, #0]
 80010c2:	4892      	ldr	r0, [pc, #584]	@ (800130c <Game_Update+0xa8c>)
 80010c4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80010c6:	4613      	mov	r3, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	4413      	add	r3, r2
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	4403      	add	r3, r0
 80010d0:	3304      	adds	r3, #4
 80010d2:	681b      	ldr	r3, [r3, #0]
                                       balas[i].x >= marcianos[m].x && balas[i].x <= marcianos[m].x + marcianos[m].ancho &&
 80010d4:	4299      	cmp	r1, r3
 80010d6:	f2c0 808d 	blt.w	80011f4 <Game_Update+0x974>
                                       balas[i].y >= marcianos[m].y && balas[i].y <= marcianos[m].y + marcianos[m].alto) {
 80010da:	498d      	ldr	r1, [pc, #564]	@ (8001310 <Game_Update+0xa90>)
 80010dc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	440b      	add	r3, r1
 80010e8:	3304      	adds	r3, #4
 80010ea:	6819      	ldr	r1, [r3, #0]
 80010ec:	4887      	ldr	r0, [pc, #540]	@ (800130c <Game_Update+0xa8c>)
 80010ee:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80010f0:	4613      	mov	r3, r2
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	4413      	add	r3, r2
 80010f6:	00db      	lsls	r3, r3, #3
 80010f8:	4403      	add	r3, r0
 80010fa:	3304      	adds	r3, #4
 80010fc:	6818      	ldr	r0, [r3, #0]
 80010fe:	4c83      	ldr	r4, [pc, #524]	@ (800130c <Game_Update+0xa8c>)
 8001100:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001102:	4613      	mov	r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	4413      	add	r3, r2
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	4423      	add	r3, r4
 800110c:	3310      	adds	r3, #16
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4403      	add	r3, r0
 8001112:	4299      	cmp	r1, r3
 8001114:	dc6e      	bgt.n	80011f4 <Game_Update+0x974>
                                        marcianos[m].vivo = 0;
 8001116:	497d      	ldr	r1, [pc, #500]	@ (800130c <Game_Update+0xa8c>)
 8001118:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800111a:	4613      	mov	r3, r2
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	4413      	add	r3, r2
 8001120:	00db      	lsls	r3, r3, #3
 8001122:	440b      	add	r3, r1
 8001124:	3314      	adds	r3, #20
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
                                        marcianosVivos--;
 800112a:	4b7a      	ldr	r3, [pc, #488]	@ (8001314 <Game_Update+0xa94>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	3b01      	subs	r3, #1
 8001130:	4a78      	ldr	r2, [pc, #480]	@ (8001314 <Game_Update+0xa94>)
 8001132:	6013      	str	r3, [r2, #0]
                                        balas[i].activa = 0;
 8001134:	4976      	ldr	r1, [pc, #472]	@ (8001310 <Game_Update+0xa90>)
 8001136:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001138:	4613      	mov	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	4413      	add	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	440b      	add	r3, r1
 8001142:	3308      	adds	r3, #8
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
                                        ST7796_DrawRect(marcianos[m].x, marcianos[m].y, marcianos[m].ancho, marcianos[m].alto, 0x0000);
 8001148:	4970      	ldr	r1, [pc, #448]	@ (800130c <Game_Update+0xa8c>)
 800114a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800114c:	4613      	mov	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4413      	add	r3, r2
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	440b      	add	r3, r1
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	b298      	uxth	r0, r3
 800115a:	496c      	ldr	r1, [pc, #432]	@ (800130c <Game_Update+0xa8c>)
 800115c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800115e:	4613      	mov	r3, r2
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	4413      	add	r3, r2
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	440b      	add	r3, r1
 8001168:	3304      	adds	r3, #4
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	b299      	uxth	r1, r3
 800116e:	4c67      	ldr	r4, [pc, #412]	@ (800130c <Game_Update+0xa8c>)
 8001170:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	00db      	lsls	r3, r3, #3
 800117a:	4423      	add	r3, r4
 800117c:	330c      	adds	r3, #12
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	b29c      	uxth	r4, r3
 8001182:	4d62      	ldr	r5, [pc, #392]	@ (800130c <Game_Update+0xa8c>)
 8001184:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	00db      	lsls	r3, r3, #3
 800118e:	442b      	add	r3, r5
 8001190:	3310      	adds	r3, #16
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	b29b      	uxth	r3, r3
 8001196:	2200      	movs	r2, #0
 8001198:	9200      	str	r2, [sp, #0]
 800119a:	4622      	mov	r2, r4
 800119c:	f001 f8f2 	bl	8002384 <ST7796_DrawRect>

                                        // --- SUMAR PUNTOS ---
                                        puntuacion += (5 - marcianos[m].tipo) * 10;
 80011a0:	495a      	ldr	r1, [pc, #360]	@ (800130c <Game_Update+0xa8c>)
 80011a2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80011a4:	4613      	mov	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	4413      	add	r3, r2
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	440b      	add	r3, r1
 80011ae:	3308      	adds	r3, #8
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f1c3 0205 	rsb	r2, r3, #5
 80011b6:	4613      	mov	r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	4413      	add	r3, r2
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	461a      	mov	r2, r3
 80011c0:	4b55      	ldr	r3, [pc, #340]	@ (8001318 <Game_Update+0xa98>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	4a54      	ldr	r2, [pc, #336]	@ (8001318 <Game_Update+0xa98>)
 80011c8:	6013      	str	r3, [r2, #0]
                                        char buf[16];
                                        sprintf(buf, "SCORE:%04d", puntuacion);
 80011ca:	4b53      	ldr	r3, [pc, #332]	@ (8001318 <Game_Update+0xa98>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	f107 0318 	add.w	r3, r7, #24
 80011d2:	4952      	ldr	r1, [pc, #328]	@ (800131c <Game_Update+0xa9c>)
 80011d4:	4618      	mov	r0, r3
 80011d6:	f004 fc5f 	bl	8005a98 <siprintf>
                                        ST7796_WriteString(10, 10, buf, 0xFFFF, 0x0000, 2);
 80011da:	f107 0218 	add.w	r2, r7, #24
 80011de:	2302      	movs	r3, #2
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	2300      	movs	r3, #0
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011ea:	210a      	movs	r1, #10
 80011ec:	200a      	movs	r0, #10
 80011ee:	f001 fa51 	bl	8002694 <ST7796_WriteString>

                                        break;
 80011f2:	e006      	b.n	8001202 <Game_Update+0x982>
                                for(int m=0; m < TOTAL_MARCIANOS; m++) {
 80011f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80011f6:	3301      	adds	r3, #1
 80011f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80011fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80011fc:	2b1d      	cmp	r3, #29
 80011fe:	f77f af1b 	ble.w	8001038 <Game_Update+0x7b8>
                                    }
                                }
                                if(balas[i].activa) ST7796_DrawRect(balas[i].x, balas[i].y, 2, 5, 0xFFFF);
 8001202:	4943      	ldr	r1, [pc, #268]	@ (8001310 <Game_Update+0xa90>)
 8001204:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001206:	4613      	mov	r3, r2
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	4413      	add	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3308      	adds	r3, #8
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d019      	beq.n	800124c <Game_Update+0x9cc>
 8001218:	493d      	ldr	r1, [pc, #244]	@ (8001310 <Game_Update+0xa90>)
 800121a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800121c:	4613      	mov	r3, r2
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	4413      	add	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	b298      	uxth	r0, r3
 800122a:	4939      	ldr	r1, [pc, #228]	@ (8001310 <Game_Update+0xa90>)
 800122c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800122e:	4613      	mov	r3, r2
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	4413      	add	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	3304      	adds	r3, #4
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	b299      	uxth	r1, r3
 800123e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2305      	movs	r3, #5
 8001246:	2202      	movs	r2, #2
 8001248:	f001 f89c 	bl	8002384 <ST7796_DrawRect>
                    for (int i = 0; i < MAX_BALAS; i++) {
 800124c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800124e:	3301      	adds	r3, #1
 8001250:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001252:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001254:	2b1d      	cmp	r3, #29
 8001256:	f77f ae81 	ble.w	8000f5c <Game_Update+0x6dc>
                            }
                        }
                    }

                    // --- DIBUJAR BARRA DE CALOR ---
                    int anchoBarra = (calorArma * 100) / MAX_CALOR; // Mapeo de 0-1200 a 0-100 píxeles
 800125a:	4b31      	ldr	r3, [pc, #196]	@ (8001320 <Game_Update+0xaa0>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a31      	ldr	r2, [pc, #196]	@ (8001324 <Game_Update+0xaa4>)
 8001260:	fb82 1203 	smull	r1, r2, r2, r3
 8001264:	1052      	asrs	r2, r2, #1
 8001266:	17db      	asrs	r3, r3, #31
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    uint16_t colorBarra = armaSobrecalentada ? 0xF800 : 0xFFE0; // Rojo si está bloqueada, Amarillo si no
 800126c:	4b2e      	ldr	r3, [pc, #184]	@ (8001328 <Game_Update+0xaa8>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <Game_Update+0x9fa>
 8001274:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001278:	e001      	b.n	800127e <Game_Update+0x9fe>
 800127a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800127e:	877b      	strh	r3, [r7, #58]	@ 0x3a

                    // Borramos el fondo de la barra y dibujamos el nivel actual
                    ST7796_DrawRect(200, 15, 100, 10, 0x3186); // Fondo gris oscuro
 8001280:	f243 1386 	movw	r3, #12678	@ 0x3186
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	230a      	movs	r3, #10
 8001288:	2264      	movs	r2, #100	@ 0x64
 800128a:	210f      	movs	r1, #15
 800128c:	20c8      	movs	r0, #200	@ 0xc8
 800128e:	f001 f879 	bl	8002384 <ST7796_DrawRect>
                    ST7796_DrawRect(200, 15, anchoBarra, 10, colorBarra);
 8001292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001294:	b29a      	uxth	r2, r3
 8001296:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	230a      	movs	r3, #10
 800129c:	210f      	movs	r1, #15
 800129e:	20c8      	movs	r0, #200	@ 0xc8
 80012a0:	f001 f870 	bl	8002384 <ST7796_DrawRect>
                    ST7796_WriteString(185, 15, "HEAT", 0xFFFF, 0x0000, 1);
 80012a4:	2301      	movs	r3, #1
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	2300      	movs	r3, #0
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012b0:	4a1e      	ldr	r2, [pc, #120]	@ (800132c <Game_Update+0xaac>)
 80012b2:	210f      	movs	r1, #15
 80012b4:	20b9      	movs	r0, #185	@ 0xb9
 80012b6:	f001 f9ed 	bl	8002694 <ST7796_WriteString>


			// --- Disparos Enemigos  ---
			if (HAL_GetTick() - ultimoDisparoEnemigo > cooldownEnemigo) {
 80012ba:	f001 fd5b 	bl	8002d74 <HAL_GetTick>
 80012be:	4602      	mov	r2, r0
 80012c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001330 <Game_Update+0xab0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	1ad2      	subs	r2, r2, r3
 80012c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001334 <Game_Update+0xab4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	f240 8090 	bls.w	80013f0 <Game_Update+0xb70>
				int idx_random = rand() % TOTAL_MARCIANOS;
 80012d0:	f004 fae2 	bl	8005898 <rand>
 80012d4:	4602      	mov	r2, r0
 80012d6:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <Game_Update+0xab8>)
 80012d8:	fb83 1302 	smull	r1, r3, r3, r2
 80012dc:	4413      	add	r3, r2
 80012de:	1119      	asrs	r1, r3, #4
 80012e0:	17d3      	asrs	r3, r2, #31
 80012e2:	1ac9      	subs	r1, r1, r3
 80012e4:	460b      	mov	r3, r1
 80012e6:	011b      	lsls	r3, r3, #4
 80012e8:	1a5b      	subs	r3, r3, r1
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	637b      	str	r3, [r7, #52]	@ 0x34
				if (marcianos[idx_random].vivo) {
 80012f0:	4906      	ldr	r1, [pc, #24]	@ (800130c <Game_Update+0xa8c>)
 80012f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012f4:	4613      	mov	r3, r2
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	4413      	add	r3, r2
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	440b      	add	r3, r1
 80012fe:	3314      	adds	r3, #20
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d06f      	beq.n	80013e6 <Game_Update+0xb66>
					for (int i = 0; i < MAX_BALAS_ENEMIGAS; i++) {
 8001306:	2300      	movs	r3, #0
 8001308:	677b      	str	r3, [r7, #116]	@ 0x74
 800130a:	e069      	b.n	80013e0 <Game_Update+0xb60>
 800130c:	200000e0 	.word	0x200000e0
 8001310:	200003b0 	.word	0x200003b0
 8001314:	20000554 	.word	0x20000554
 8001318:	200000cc 	.word	0x200000cc
 800131c:	08006ce4 	.word	0x08006ce4
 8001320:	200000d8 	.word	0x200000d8
 8001324:	2aaaaaab 	.word	0x2aaaaaab
 8001328:	200000dc 	.word	0x200000dc
 800132c:	08006cf0 	.word	0x08006cf0
 8001330:	200000c8 	.word	0x200000c8
 8001334:	20000000 	.word	0x20000000
 8001338:	88888889 	.word	0x88888889
						if (!balasEnemigas[i].activa) {
 800133c:	49ab      	ldr	r1, [pc, #684]	@ (80015ec <Game_Update+0xd6c>)
 800133e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001340:	4613      	mov	r3, r2
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	4413      	add	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	440b      	add	r3, r1
 800134a:	3308      	adds	r3, #8
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d143      	bne.n	80013da <Game_Update+0xb5a>
							balasEnemigas[i].activa = 1;
 8001352:	49a6      	ldr	r1, [pc, #664]	@ (80015ec <Game_Update+0xd6c>)
 8001354:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001356:	4613      	mov	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	4413      	add	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3308      	adds	r3, #8
 8001362:	2201      	movs	r2, #1
 8001364:	701a      	strb	r2, [r3, #0]
							balasEnemigas[i].x = marcianos[idx_random].x
 8001366:	49a2      	ldr	r1, [pc, #648]	@ (80015f0 <Game_Update+0xd70>)
 8001368:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800136a:	4613      	mov	r3, r2
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	4413      	add	r3, r2
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	440b      	add	r3, r1
 8001374:	6819      	ldr	r1, [r3, #0]
									+ (marcianos[idx_random].ancho / 2);
 8001376:	489e      	ldr	r0, [pc, #632]	@ (80015f0 <Game_Update+0xd70>)
 8001378:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800137a:	4613      	mov	r3, r2
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	4413      	add	r3, r2
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	4403      	add	r3, r0
 8001384:	330c      	adds	r3, #12
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0fda      	lsrs	r2, r3, #31
 800138a:	4413      	add	r3, r2
 800138c:	105b      	asrs	r3, r3, #1
 800138e:	4419      	add	r1, r3
							balasEnemigas[i].x = marcianos[idx_random].x
 8001390:	4896      	ldr	r0, [pc, #600]	@ (80015ec <Game_Update+0xd6c>)
 8001392:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001394:	4613      	mov	r3, r2
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	4413      	add	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	6019      	str	r1, [r3, #0]
							balasEnemigas[i].y = marcianos[idx_random].y
 80013a0:	4993      	ldr	r1, [pc, #588]	@ (80015f0 <Game_Update+0xd70>)
 80013a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80013a4:	4613      	mov	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	00db      	lsls	r3, r3, #3
 80013ac:	440b      	add	r3, r1
 80013ae:	3304      	adds	r3, #4
 80013b0:	6819      	ldr	r1, [r3, #0]
									+ marcianos[idx_random].alto;
 80013b2:	488f      	ldr	r0, [pc, #572]	@ (80015f0 <Game_Update+0xd70>)
 80013b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80013b6:	4613      	mov	r3, r2
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	4413      	add	r3, r2
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4403      	add	r3, r0
 80013c0:	3310      	adds	r3, #16
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4419      	add	r1, r3
							balasEnemigas[i].y = marcianos[idx_random].y
 80013c6:	4889      	ldr	r0, [pc, #548]	@ (80015ec <Game_Update+0xd6c>)
 80013c8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80013ca:	4613      	mov	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	4413      	add	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4403      	add	r3, r0
 80013d4:	3304      	adds	r3, #4
 80013d6:	6019      	str	r1, [r3, #0]
							break;
 80013d8:	e005      	b.n	80013e6 <Game_Update+0xb66>
					for (int i = 0; i < MAX_BALAS_ENEMIGAS; i++) {
 80013da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80013dc:	3301      	adds	r3, #1
 80013de:	677b      	str	r3, [r7, #116]	@ 0x74
 80013e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	ddaa      	ble.n	800133c <Game_Update+0xabc>
						}
					}
				}
				ultimoDisparoEnemigo = HAL_GetTick();
 80013e6:	f001 fcc5 	bl	8002d74 <HAL_GetTick>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4a81      	ldr	r2, [pc, #516]	@ (80015f4 <Game_Update+0xd74>)
 80013ee:	6013      	str	r3, [r2, #0]
			}

			// Mover Balas Enemigas (Movimiento fluido a 30 FPS)
			for (int i = 0; i < MAX_BALAS_ENEMIGAS; i++) {
 80013f0:	2300      	movs	r3, #0
 80013f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80013f4:	e0ba      	b.n	800156c <Game_Update+0xcec>
				if (balasEnemigas[i].activa) {
 80013f6:	497d      	ldr	r1, [pc, #500]	@ (80015ec <Game_Update+0xd6c>)
 80013f8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80013fa:	4613      	mov	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	440b      	add	r3, r1
 8001404:	3308      	adds	r3, #8
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	f000 80ac 	beq.w	8001566 <Game_Update+0xce6>
					ST7796_DrawRect(balasEnemigas[i].x, balasEnemigas[i].y, 2,
 800140e:	4977      	ldr	r1, [pc, #476]	@ (80015ec <Game_Update+0xd6c>)
 8001410:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001412:	4613      	mov	r3, r2
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	4413      	add	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	440b      	add	r3, r1
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	b298      	uxth	r0, r3
 8001420:	4972      	ldr	r1, [pc, #456]	@ (80015ec <Game_Update+0xd6c>)
 8001422:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	440b      	add	r3, r1
 800142e:	3304      	adds	r3, #4
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	b299      	uxth	r1, r3
 8001434:	2300      	movs	r3, #0
 8001436:	9300      	str	r3, [sp, #0]
 8001438:	2305      	movs	r3, #5
 800143a:	2202      	movs	r2, #2
 800143c:	f000 ffa2 	bl	8002384 <ST7796_DrawRect>
							5, 0x0000);

					// Velocidad base + extra según oleada
					int velocidadBala = (oleada == 3) ? 12 : 8;
 8001440:	4b6d      	ldr	r3, [pc, #436]	@ (80015f8 <Game_Update+0xd78>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b03      	cmp	r3, #3
 8001446:	d101      	bne.n	800144c <Game_Update+0xbcc>
 8001448:	230c      	movs	r3, #12
 800144a:	e000      	b.n	800144e <Game_Update+0xbce>
 800144c:	2308      	movs	r3, #8
 800144e:	633b      	str	r3, [r7, #48]	@ 0x30
					balasEnemigas[i].y += velocidadBala;
 8001450:	4966      	ldr	r1, [pc, #408]	@ (80015ec <Game_Update+0xd6c>)
 8001452:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001454:	4613      	mov	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	4413      	add	r3, r2
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	440b      	add	r3, r1
 800145e:	3304      	adds	r3, #4
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001464:	18d1      	adds	r1, r2, r3
 8001466:	4861      	ldr	r0, [pc, #388]	@ (80015ec <Game_Update+0xd6c>)
 8001468:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800146a:	4613      	mov	r3, r2
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4413      	add	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4403      	add	r3, r0
 8001474:	3304      	adds	r3, #4
 8001476:	6019      	str	r1, [r3, #0]

					if (balasEnemigas[i].y > 480) {
 8001478:	495c      	ldr	r1, [pc, #368]	@ (80015ec <Game_Update+0xd6c>)
 800147a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800147c:	4613      	mov	r3, r2
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	4413      	add	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	440b      	add	r3, r1
 8001486:	3304      	adds	r3, #4
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800148e:	dd0a      	ble.n	80014a6 <Game_Update+0xc26>
						balasEnemigas[i].activa = 0;
 8001490:	4956      	ldr	r1, [pc, #344]	@ (80015ec <Game_Update+0xd6c>)
 8001492:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001494:	4613      	mov	r3, r2
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	4413      	add	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	440b      	add	r3, r1
 800149e:	3308      	adds	r3, #8
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
 80014a4:	e05f      	b.n	8001566 <Game_Update+0xce6>
					} else {
						if (balasEnemigas[i].x >= naveX
 80014a6:	4951      	ldr	r1, [pc, #324]	@ (80015ec <Game_Update+0xd6c>)
 80014a8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80014aa:	4613      	mov	r3, r2
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	4413      	add	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	440b      	add	r3, r1
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	4b51      	ldr	r3, [pc, #324]	@ (80015fc <Game_Update+0xd7c>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	db39      	blt.n	8001532 <Game_Update+0xcb2>
								&& balasEnemigas[i].x <= naveX + anchoNave
 80014be:	494b      	ldr	r1, [pc, #300]	@ (80015ec <Game_Update+0xd6c>)
 80014c0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80014c2:	4613      	mov	r3, r2
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4413      	add	r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	440b      	add	r3, r1
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b4b      	ldr	r3, [pc, #300]	@ (80015fc <Game_Update+0xd7c>)
 80014d0:	6819      	ldr	r1, [r3, #0]
 80014d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001600 <Game_Update+0xd80>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	440b      	add	r3, r1
 80014d8:	429a      	cmp	r2, r3
 80014da:	dc2a      	bgt.n	8001532 <Game_Update+0xcb2>
								&& balasEnemigas[i].y >= naveY
 80014dc:	4943      	ldr	r1, [pc, #268]	@ (80015ec <Game_Update+0xd6c>)
 80014de:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	3304      	adds	r3, #4
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	4b45      	ldr	r3, [pc, #276]	@ (8001604 <Game_Update+0xd84>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	db1d      	blt.n	8001532 <Game_Update+0xcb2>
								&& balasEnemigas[i].y <= naveY + altoNave) {
 80014f6:	493d      	ldr	r1, [pc, #244]	@ (80015ec <Game_Update+0xd6c>)
 80014f8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80014fa:	4613      	mov	r3, r2
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	4413      	add	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	440b      	add	r3, r1
 8001504:	3304      	adds	r3, #4
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b3e      	ldr	r3, [pc, #248]	@ (8001604 <Game_Update+0xd84>)
 800150a:	6819      	ldr	r1, [r3, #0]
 800150c:	4b3e      	ldr	r3, [pc, #248]	@ (8001608 <Game_Update+0xd88>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	440b      	add	r3, r1
 8001512:	429a      	cmp	r2, r3
 8001514:	dc0d      	bgt.n	8001532 <Game_Update+0xcb2>
							balasEnemigas[i].activa = 0;
 8001516:	4935      	ldr	r1, [pc, #212]	@ (80015ec <Game_Update+0xd6c>)
 8001518:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800151a:	4613      	mov	r3, r2
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	4413      	add	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	440b      	add	r3, r1
 8001524:	3308      	adds	r3, #8
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]
							muerteJugador = 1;
 800152a:	2301      	movs	r3, #1
 800152c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001530:	e019      	b.n	8001566 <Game_Update+0xce6>
						} else {
							ST7796_DrawRect(balasEnemigas[i].x,
 8001532:	492e      	ldr	r1, [pc, #184]	@ (80015ec <Game_Update+0xd6c>)
 8001534:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001536:	4613      	mov	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	440b      	add	r3, r1
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	b298      	uxth	r0, r3
									balasEnemigas[i].y, 2, 5, 0xF800);
 8001544:	4929      	ldr	r1, [pc, #164]	@ (80015ec <Game_Update+0xd6c>)
 8001546:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001548:	4613      	mov	r3, r2
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	3304      	adds	r3, #4
 8001554:	681b      	ldr	r3, [r3, #0]
							ST7796_DrawRect(balasEnemigas[i].x,
 8001556:	b299      	uxth	r1, r3
 8001558:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	2305      	movs	r3, #5
 8001560:	2202      	movs	r2, #2
 8001562:	f000 ff0f 	bl	8002384 <ST7796_DrawRect>
			for (int i = 0; i < MAX_BALAS_ENEMIGAS; i++) {
 8001566:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001568:	3301      	adds	r3, #1
 800156a:	673b      	str	r3, [r7, #112]	@ 0x70
 800156c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800156e:	2b04      	cmp	r3, #4
 8001570:	f77f af41 	ble.w	80013f6 <Game_Update+0xb76>
					}
				}
			}

			// 5. Mover Marcianos (Bloque de 100ms)
			if (HAL_GetTick() - ultimoMovMarcianos > 100) {
 8001574:	f001 fbfe 	bl	8002d74 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	4b24      	ldr	r3, [pc, #144]	@ (800160c <Game_Update+0xd8c>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b64      	cmp	r3, #100	@ 0x64
 8001582:	f240 819a 	bls.w	80018ba <Game_Update+0x103a>
			    uint8_t rebote = 0; // Declaramos la variable que faltaba
 8001586:	2300      	movs	r3, #0
 8001588:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

			    // Primero comprobamos si alguno debe rebotar
			    for(int i=0; i<TOTAL_MARCIANOS; i++) {
 800158c:	2300      	movs	r3, #0
 800158e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001590:	e05d      	b.n	800164e <Game_Update+0xdce>
			        if(marcianos[i].vivo) {
 8001592:	4917      	ldr	r1, [pc, #92]	@ (80015f0 <Game_Update+0xd70>)
 8001594:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	440b      	add	r3, r1
 80015a0:	3314      	adds	r3, #20
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d04f      	beq.n	8001648 <Game_Update+0xdc8>
			            if ((direccionMarcianos == 1 && marcianos[i].x > 290) ||
 80015a8:	4b19      	ldr	r3, [pc, #100]	@ (8001610 <Game_Update+0xd90>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d10a      	bne.n	80015c6 <Game_Update+0xd46>
 80015b0:	490f      	ldr	r1, [pc, #60]	@ (80015f0 <Game_Update+0xd70>)
 80015b2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80015b4:	4613      	mov	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	440b      	add	r3, r1
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f5b3 7f91 	cmp.w	r3, #290	@ 0x122
 80015c4:	dc0e      	bgt.n	80015e4 <Game_Update+0xd64>
			                (direccionMarcianos == -1 && marcianos[i].x < 10)) {
 80015c6:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <Game_Update+0xd90>)
 80015c8:	681b      	ldr	r3, [r3, #0]
			            if ((direccionMarcianos == 1 && marcianos[i].x > 290) ||
 80015ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015ce:	d121      	bne.n	8001614 <Game_Update+0xd94>
			                (direccionMarcianos == -1 && marcianos[i].x < 10)) {
 80015d0:	4907      	ldr	r1, [pc, #28]	@ (80015f0 <Game_Update+0xd70>)
 80015d2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80015d4:	4613      	mov	r3, r2
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	4413      	add	r3, r2
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	440b      	add	r3, r1
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b09      	cmp	r3, #9
 80015e2:	dc17      	bgt.n	8001614 <Game_Update+0xd94>
			                rebote = 1;
 80015e4:	2301      	movs	r3, #1
 80015e6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			                break;
 80015ea:	e033      	b.n	8001654 <Game_Update+0xdd4>
 80015ec:	20000518 	.word	0x20000518
 80015f0:	200000e0 	.word	0x200000e0
 80015f4:	200000c8 	.word	0x200000c8
 80015f8:	20000024 	.word	0x20000024
 80015fc:	20000004 	.word	0x20000004
 8001600:	20000014 	.word	0x20000014
 8001604:	20000008 	.word	0x20000008
 8001608:	20000018 	.word	0x20000018
 800160c:	200000c0 	.word	0x200000c0
 8001610:	2000002c 	.word	0x2000002c
			            }
			            // Aprovechamos para ver si invaden la nave
			            if (marcianos[i].y + marcianos[i].alto >= naveY) {
 8001614:	4983      	ldr	r1, [pc, #524]	@ (8001824 <Game_Update+0xfa4>)
 8001616:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001618:	4613      	mov	r3, r2
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	00db      	lsls	r3, r3, #3
 8001620:	440b      	add	r3, r1
 8001622:	3304      	adds	r3, #4
 8001624:	6819      	ldr	r1, [r3, #0]
 8001626:	487f      	ldr	r0, [pc, #508]	@ (8001824 <Game_Update+0xfa4>)
 8001628:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800162a:	4613      	mov	r3, r2
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4413      	add	r3, r2
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	4403      	add	r3, r0
 8001634:	3310      	adds	r3, #16
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	18ca      	adds	r2, r1, r3
 800163a:	4b7b      	ldr	r3, [pc, #492]	@ (8001828 <Game_Update+0xfa8>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	429a      	cmp	r2, r3
 8001640:	db02      	blt.n	8001648 <Game_Update+0xdc8>
			                muerteJugador = 1;
 8001642:	2301      	movs	r3, #1
 8001644:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			    for(int i=0; i<TOTAL_MARCIANOS; i++) {
 8001648:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800164a:	3301      	adds	r3, #1
 800164c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800164e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001650:	2b1d      	cmp	r3, #29
 8001652:	dd9e      	ble.n	8001592 <Game_Update+0xd12>
			            }
			        }
			    }

			    if (rebote) {
 8001654:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001658:	2b00      	cmp	r3, #0
 800165a:	d059      	beq.n	8001710 <Game_Update+0xe90>
			        direccionMarcianos *= -1;
 800165c:	4b73      	ldr	r3, [pc, #460]	@ (800182c <Game_Update+0xfac>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	425b      	negs	r3, r3
 8001662:	4a72      	ldr	r2, [pc, #456]	@ (800182c <Game_Update+0xfac>)
 8001664:	6013      	str	r3, [r2, #0]
			        for(int i=0; i<TOTAL_MARCIANOS; i++) {
 8001666:	2300      	movs	r3, #0
 8001668:	667b      	str	r3, [r7, #100]	@ 0x64
 800166a:	e04d      	b.n	8001708 <Game_Update+0xe88>
			            if(marcianos[i].vivo) {
 800166c:	496d      	ldr	r1, [pc, #436]	@ (8001824 <Game_Update+0xfa4>)
 800166e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	3314      	adds	r3, #20
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d03f      	beq.n	8001702 <Game_Update+0xe82>
			                ST7796_DrawRect(marcianos[i].x, marcianos[i].y, marcianos[i].ancho, marcianos[i].alto, 0x0000);
 8001682:	4968      	ldr	r1, [pc, #416]	@ (8001824 <Game_Update+0xfa4>)
 8001684:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001686:	4613      	mov	r3, r2
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	4413      	add	r3, r2
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	440b      	add	r3, r1
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	b298      	uxth	r0, r3
 8001694:	4963      	ldr	r1, [pc, #396]	@ (8001824 <Game_Update+0xfa4>)
 8001696:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	440b      	add	r3, r1
 80016a2:	3304      	adds	r3, #4
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	b299      	uxth	r1, r3
 80016a8:	4c5e      	ldr	r4, [pc, #376]	@ (8001824 <Game_Update+0xfa4>)
 80016aa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	4423      	add	r3, r4
 80016b6:	330c      	adds	r3, #12
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	b29c      	uxth	r4, r3
 80016bc:	4d59      	ldr	r5, [pc, #356]	@ (8001824 <Game_Update+0xfa4>)
 80016be:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80016c0:	4613      	mov	r3, r2
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	4413      	add	r3, r2
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	442b      	add	r3, r5
 80016ca:	3310      	adds	r3, #16
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	2200      	movs	r2, #0
 80016d2:	9200      	str	r2, [sp, #0]
 80016d4:	4622      	mov	r2, r4
 80016d6:	f000 fe55 	bl	8002384 <ST7796_DrawRect>
			                marcianos[i].y += 10;
 80016da:	4952      	ldr	r1, [pc, #328]	@ (8001824 <Game_Update+0xfa4>)
 80016dc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80016de:	4613      	mov	r3, r2
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	4413      	add	r3, r2
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	440b      	add	r3, r1
 80016e8:	3304      	adds	r3, #4
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f103 010a 	add.w	r1, r3, #10
 80016f0:	484c      	ldr	r0, [pc, #304]	@ (8001824 <Game_Update+0xfa4>)
 80016f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80016f4:	4613      	mov	r3, r2
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	4413      	add	r3, r2
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	4403      	add	r3, r0
 80016fe:	3304      	adds	r3, #4
 8001700:	6019      	str	r1, [r3, #0]
			        for(int i=0; i<TOTAL_MARCIANOS; i++) {
 8001702:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001704:	3301      	adds	r3, #1
 8001706:	667b      	str	r3, [r7, #100]	@ 0x64
 8001708:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800170a:	2b1d      	cmp	r3, #29
 800170c:	ddae      	ble.n	800166c <Game_Update+0xdec>
 800170e:	e0cf      	b.n	80018b0 <Game_Update+0x1030>
			            }
			        }
			    } else {
			        for(int i=0; i<TOTAL_MARCIANOS; i++) {
 8001710:	2300      	movs	r3, #0
 8001712:	663b      	str	r3, [r7, #96]	@ 0x60
 8001714:	e0c8      	b.n	80018a8 <Game_Update+0x1028>
			            if(marcianos[i].vivo) {
 8001716:	4943      	ldr	r1, [pc, #268]	@ (8001824 <Game_Update+0xfa4>)
 8001718:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	440b      	add	r3, r1
 8001724:	3314      	adds	r3, #20
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 80ba 	beq.w	80018a2 <Game_Update+0x1022>
			                ST7796_DrawRect(marcianos[i].x, marcianos[i].y, marcianos[i].ancho, marcianos[i].alto, 0x0000);
 800172e:	493d      	ldr	r1, [pc, #244]	@ (8001824 <Game_Update+0xfa4>)
 8001730:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001732:	4613      	mov	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	4413      	add	r3, r2
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	440b      	add	r3, r1
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	b298      	uxth	r0, r3
 8001740:	4938      	ldr	r1, [pc, #224]	@ (8001824 <Game_Update+0xfa4>)
 8001742:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001744:	4613      	mov	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4413      	add	r3, r2
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	440b      	add	r3, r1
 800174e:	3304      	adds	r3, #4
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	b299      	uxth	r1, r3
 8001754:	4c33      	ldr	r4, [pc, #204]	@ (8001824 <Game_Update+0xfa4>)
 8001756:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001758:	4613      	mov	r3, r2
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	4413      	add	r3, r2
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	4423      	add	r3, r4
 8001762:	330c      	adds	r3, #12
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	b29c      	uxth	r4, r3
 8001768:	4d2e      	ldr	r5, [pc, #184]	@ (8001824 <Game_Update+0xfa4>)
 800176a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800176c:	4613      	mov	r3, r2
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4413      	add	r3, r2
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	442b      	add	r3, r5
 8001776:	3310      	adds	r3, #16
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	b29b      	uxth	r3, r3
 800177c:	2200      	movs	r2, #0
 800177e:	9200      	str	r2, [sp, #0]
 8001780:	4622      	mov	r2, r4
 8001782:	f000 fdff 	bl	8002384 <ST7796_DrawRect>
			                marcianos[i].x += (velocidadMarcianos * direccionMarcianos);
 8001786:	4927      	ldr	r1, [pc, #156]	@ (8001824 <Game_Update+0xfa4>)
 8001788:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800178a:	4613      	mov	r3, r2
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	4413      	add	r3, r2
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	440b      	add	r3, r1
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	4b26      	ldr	r3, [pc, #152]	@ (8001830 <Game_Update+0xfb0>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4924      	ldr	r1, [pc, #144]	@ (800182c <Game_Update+0xfac>)
 800179c:	6809      	ldr	r1, [r1, #0]
 800179e:	fb01 f303 	mul.w	r3, r1, r3
 80017a2:	18d1      	adds	r1, r2, r3
 80017a4:	481f      	ldr	r0, [pc, #124]	@ (8001824 <Game_Update+0xfa4>)
 80017a6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80017a8:	4613      	mov	r3, r2
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	4403      	add	r3, r0
 80017b2:	6019      	str	r1, [r3, #0]

			                const uint16_t* spriteActual;
			                if (marcianos[i].tipo == 0)      spriteActual = marciano1_Verde_16x11;
 80017b4:	491b      	ldr	r1, [pc, #108]	@ (8001824 <Game_Update+0xfa4>)
 80017b6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	440b      	add	r3, r1
 80017c2:	3308      	adds	r3, #8
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <Game_Update+0xf50>
 80017ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001834 <Game_Update+0xfb4>)
 80017cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80017ce:	e03b      	b.n	8001848 <Game_Update+0xfc8>
			                else if (marcianos[i].tipo == 1) spriteActual = marciano1_Amarillo_16x11;
 80017d0:	4914      	ldr	r1, [pc, #80]	@ (8001824 <Game_Update+0xfa4>)
 80017d2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	440b      	add	r3, r1
 80017de:	3308      	adds	r3, #8
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d102      	bne.n	80017ec <Game_Update+0xf6c>
 80017e6:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <Game_Update+0xfb8>)
 80017e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80017ea:	e02d      	b.n	8001848 <Game_Update+0xfc8>
			                else if (marcianos[i].tipo == 2) spriteActual = marciano1_Azul_16x11;
 80017ec:	490d      	ldr	r1, [pc, #52]	@ (8001824 <Game_Update+0xfa4>)
 80017ee:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80017f0:	4613      	mov	r3, r2
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	440b      	add	r3, r1
 80017fa:	3308      	adds	r3, #8
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d102      	bne.n	8001808 <Game_Update+0xf88>
 8001802:	4b0e      	ldr	r3, [pc, #56]	@ (800183c <Game_Update+0xfbc>)
 8001804:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001806:	e01f      	b.n	8001848 <Game_Update+0xfc8>
			                else if (marcianos[i].tipo == 3) spriteActual = marciano2_Rojo_18x12;
 8001808:	4906      	ldr	r1, [pc, #24]	@ (8001824 <Game_Update+0xfa4>)
 800180a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	440b      	add	r3, r1
 8001816:	3308      	adds	r3, #8
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2b03      	cmp	r3, #3
 800181c:	d112      	bne.n	8001844 <Game_Update+0xfc4>
 800181e:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <Game_Update+0xfc0>)
 8001820:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001822:	e011      	b.n	8001848 <Game_Update+0xfc8>
 8001824:	200000e0 	.word	0x200000e0
 8001828:	20000008 	.word	0x20000008
 800182c:	2000002c 	.word	0x2000002c
 8001830:	20000028 	.word	0x20000028
 8001834:	080070f8 	.word	0x080070f8
 8001838:	08007258 	.word	0x08007258
 800183c:	080073b8 	.word	0x080073b8
 8001840:	08007518 	.word	0x08007518
			                else                            spriteActual = marciano3_Morado_24x16;
 8001844:	4ba2      	ldr	r3, [pc, #648]	@ (8001ad0 <Game_Update+0x1250>)
 8001846:	65fb      	str	r3, [r7, #92]	@ 0x5c

			                ST7796_DrawBitmap(marcianos[i].x, marcianos[i].y, marcianos[i].ancho, marcianos[i].alto, spriteActual);
 8001848:	49a2      	ldr	r1, [pc, #648]	@ (8001ad4 <Game_Update+0x1254>)
 800184a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800184c:	4613      	mov	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	440b      	add	r3, r1
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	b298      	uxth	r0, r3
 800185a:	499e      	ldr	r1, [pc, #632]	@ (8001ad4 <Game_Update+0x1254>)
 800185c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800185e:	4613      	mov	r3, r2
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	4413      	add	r3, r2
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	440b      	add	r3, r1
 8001868:	3304      	adds	r3, #4
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	b299      	uxth	r1, r3
 800186e:	4c99      	ldr	r4, [pc, #612]	@ (8001ad4 <Game_Update+0x1254>)
 8001870:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001872:	4613      	mov	r3, r2
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	4413      	add	r3, r2
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4423      	add	r3, r4
 800187c:	330c      	adds	r3, #12
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	b29c      	uxth	r4, r3
 8001882:	4d94      	ldr	r5, [pc, #592]	@ (8001ad4 <Game_Update+0x1254>)
 8001884:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001886:	4613      	mov	r3, r2
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	4413      	add	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	442b      	add	r3, r5
 8001890:	3310      	adds	r3, #16
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	b29a      	uxth	r2, r3
 8001896:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	4613      	mov	r3, r2
 800189c:	4622      	mov	r2, r4
 800189e:	f000 fdd3 	bl	8002448 <ST7796_DrawBitmap>
			        for(int i=0; i<TOTAL_MARCIANOS; i++) {
 80018a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80018a4:	3301      	adds	r3, #1
 80018a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80018a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80018aa:	2b1d      	cmp	r3, #29
 80018ac:	f77f af33 	ble.w	8001716 <Game_Update+0xe96>
			            }
			        }
			    }
			    ultimoMovMarcianos = HAL_GetTick();
 80018b0:	f001 fa60 	bl	8002d74 <HAL_GetTick>
 80018b4:	4603      	mov	r3, r0
 80018b6:	4a88      	ldr	r2, [pc, #544]	@ (8001ad8 <Game_Update+0x1258>)
 80018b8:	6013      	str	r3, [r2, #0]
			}
                    // Gestión de Muerte y Vidas
                    if (muerteJugador) {
 80018ba:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d024      	beq.n	800190c <Game_Update+0x108c>
                        vidas--;
 80018c2:	4b86      	ldr	r3, [pc, #536]	@ (8001adc <Game_Update+0x125c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	4a84      	ldr	r2, [pc, #528]	@ (8001adc <Game_Update+0x125c>)
 80018ca:	6013      	str	r3, [r2, #0]
                        Peripherals_UpdateLivesLEDs(vidas);
 80018cc:	4b83      	ldr	r3, [pc, #524]	@ (8001adc <Game_Update+0x125c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f000 fb79 	bl	8001fc8 <Peripherals_UpdateLivesLEDs>
                        if (vidas <= 0) {
 80018d6:	4b81      	ldr	r3, [pc, #516]	@ (8001adc <Game_Update+0x125c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	dc06      	bgt.n	80018ec <Game_Update+0x106c>
                        	ST7796_Fill(0x0000);
 80018de:	2000      	movs	r0, #0
 80018e0:	f000 fd12 	bl	8002308 <ST7796_Fill>
                            estadoActual = ESTADO_DERROTA;
 80018e4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ae0 <Game_Update+0x1260>)
 80018e6:	2204      	movs	r2, #4
 80018e8:	701a      	strb	r2, [r3, #0]
 80018ea:	e00f      	b.n	800190c <Game_Update+0x108c>
                        } else {
                            ST7796_Fill(0x0000); // Limpiar para resetear oleada o posición
 80018ec:	2000      	movs	r0, #0
 80018ee:	f000 fd0b 	bl	8002308 <ST7796_Fill>
                            InicializarMarcianos(); // Los marcianos vuelven arriba
 80018f2:	f7fe fe5b 	bl	80005ac <InicializarMarcianos>
                            naveX = 152;
 80018f6:	4b7b      	ldr	r3, [pc, #492]	@ (8001ae4 <Game_Update+0x1264>)
 80018f8:	2298      	movs	r2, #152	@ 0x98
 80018fa:	601a      	str	r2, [r3, #0]
                            oldNaveX = -1;
 80018fc:	4b7a      	ldr	r3, [pc, #488]	@ (8001ae8 <Game_Update+0x1268>)
 80018fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001902:	601a      	str	r2, [r3, #0]
                            HAL_Delay(1000);
 8001904:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001908:	f001 fa40 	bl	8002d8c <HAL_Delay>
                        }
                    }
                    //Volver al menú durante la partida con PB2 ---
                       if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) {
 800190c:	2104      	movs	r1, #4
 800190e:	4877      	ldr	r0, [pc, #476]	@ (8001aec <Game_Update+0x126c>)
 8001910:	f002 fb9e 	bl	8004050 <HAL_GPIO_ReadPin>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10f      	bne.n	800193a <Game_Update+0x10ba>
                            Peripherals_Beep(800, 100);
 800191a:	2164      	movs	r1, #100	@ 0x64
 800191c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001920:	f000 fbda 	bl	80020d8 <Peripherals_Beep>
                            ST7796_Fill(0x0000);
 8001924:	2000      	movs	r0, #0
 8001926:	f000 fcef 	bl	8002308 <ST7796_Fill>
                            ResetJuego();        // Reinicia variables de juego
 800192a:	f7fe fee7 	bl	80006fc <ResetJuego>
                            estadoActual = ESTADO_MENU;
 800192e:	4b6c      	ldr	r3, [pc, #432]	@ (8001ae0 <Game_Update+0x1260>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
                            HAL_Delay(200);      // Debounce para evitar saltos
 8001934:	20c8      	movs	r0, #200	@ 0xc8
 8001936:	f001 fa29 	bl	8002d8c <HAL_Delay>
                         }

			if (marcianosVivos <= 0 && oleada > 0) {
 800193a:	4b6d      	ldr	r3, [pc, #436]	@ (8001af0 <Game_Update+0x1270>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	f300 80bd 	bgt.w	8001abe <Game_Update+0x123e>
 8001944:	4b6b      	ldr	r3, [pc, #428]	@ (8001af4 <Game_Update+0x1274>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	f340 80b8 	ble.w	8001abe <Game_Update+0x123e>
				oleada++;
 800194e:	4b69      	ldr	r3, [pc, #420]	@ (8001af4 <Game_Update+0x1274>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	3301      	adds	r3, #1
 8001954:	4a67      	ldr	r2, [pc, #412]	@ (8001af4 <Game_Update+0x1274>)
 8001956:	6013      	str	r3, [r2, #0]
				if (oleada > 3) {
 8001958:	4b66      	ldr	r3, [pc, #408]	@ (8001af4 <Game_Update+0x1274>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b03      	cmp	r3, #3
 800195e:	dd06      	ble.n	800196e <Game_Update+0x10ee>
					ST7796_Fill(0x0000);
 8001960:	2000      	movs	r0, #0
 8001962:	f000 fcd1 	bl	8002308 <ST7796_Fill>
					estadoActual = ESTADO_VICTORIA;
 8001966:	4b5e      	ldr	r3, [pc, #376]	@ (8001ae0 <Game_Update+0x1260>)
 8001968:	2203      	movs	r2, #3
 800196a:	701a      	strb	r2, [r3, #0]
					// Limpiar balas pendientes para no morir al aparecer
					for (int i = 0; i < MAX_BALAS_ENEMIGAS; i++)
						balasEnemigas[i].activa = 0;
				}
			}
                    break;
 800196c:	e0a7      	b.n	8001abe <Game_Update+0x123e>
					if (oleada == 2)
 800196e:	4b61      	ldr	r3, [pc, #388]	@ (8001af4 <Game_Update+0x1274>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d103      	bne.n	800197e <Game_Update+0x10fe>
						cooldownEnemigo = 700;  // Más aliens disparando
 8001976:	4b60      	ldr	r3, [pc, #384]	@ (8001af8 <Game_Update+0x1278>)
 8001978:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 800197c:	601a      	str	r2, [r3, #0]
					if (oleada == 3)
 800197e:	4b5d      	ldr	r3, [pc, #372]	@ (8001af4 <Game_Update+0x1274>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b03      	cmp	r3, #3
 8001984:	d103      	bne.n	800198e <Game_Update+0x110e>
						cooldownEnemigo = 400; // Lluvia de balas y más rápidas!
 8001986:	4b5c      	ldr	r3, [pc, #368]	@ (8001af8 <Game_Update+0x1278>)
 8001988:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800198c:	601a      	str	r2, [r3, #0]
					ST7796_Fill(0x0000);
 800198e:	2000      	movs	r0, #0
 8001990:	f000 fcba 	bl	8002308 <ST7796_Fill>
					sprintf(txt, "OLEADA %d", oleada);
 8001994:	4b57      	ldr	r3, [pc, #348]	@ (8001af4 <Game_Update+0x1274>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	4958      	ldr	r1, [pc, #352]	@ (8001afc <Game_Update+0x127c>)
 800199c:	4618      	mov	r0, r3
 800199e:	f004 f87b 	bl	8005a98 <siprintf>
					ST7796_WriteString(80, 200, txt, 0xFFFF, 0x0000, 3);
 80019a2:	1d3a      	adds	r2, r7, #4
 80019a4:	2303      	movs	r3, #3
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	2300      	movs	r3, #0
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019b0:	21c8      	movs	r1, #200	@ 0xc8
 80019b2:	2050      	movs	r0, #80	@ 0x50
 80019b4:	f000 fe6e 	bl	8002694 <ST7796_WriteString>
					HAL_Delay(1500);
 80019b8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80019bc:	f001 f9e6 	bl	8002d8c <HAL_Delay>
					ST7796_Fill(0x0000);
 80019c0:	2000      	movs	r0, #0
 80019c2:	f000 fca1 	bl	8002308 <ST7796_Fill>
					InicializarMarcianos();
 80019c6:	f7fe fdf1 	bl	80005ac <InicializarMarcianos>
					oldNaveX = -1;
 80019ca:	4b47      	ldr	r3, [pc, #284]	@ (8001ae8 <Game_Update+0x1268>)
 80019cc:	f04f 32ff 	mov.w	r2, #4294967295
 80019d0:	601a      	str	r2, [r3, #0]
					for (int i = 0; i < MAX_BALAS_ENEMIGAS; i++)
 80019d2:	2300      	movs	r3, #0
 80019d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80019d6:	e00c      	b.n	80019f2 <Game_Update+0x1172>
						balasEnemigas[i].activa = 0;
 80019d8:	4949      	ldr	r1, [pc, #292]	@ (8001b00 <Game_Update+0x1280>)
 80019da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80019dc:	4613      	mov	r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	4413      	add	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	440b      	add	r3, r1
 80019e6:	3308      	adds	r3, #8
 80019e8:	2200      	movs	r2, #0
 80019ea:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < MAX_BALAS_ENEMIGAS; i++)
 80019ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019ee:	3301      	adds	r3, #1
 80019f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80019f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	ddef      	ble.n	80019d8 <Game_Update+0x1158>
                    break;
 80019f8:	e061      	b.n	8001abe <Game_Update+0x123e>
           }

		case ESTADO_VICTORIA:
		{
			static uint8_t winPintado = 0;
			if (!winPintado) {
 80019fa:	4b42      	ldr	r3, [pc, #264]	@ (8001b04 <Game_Update+0x1284>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d119      	bne.n	8001a36 <Game_Update+0x11b6>
				ST7796_WriteString(60, 200, "VICTORIA!", 0x07E0, 0x0000, 3);
 8001a02:	2303      	movs	r3, #3
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2300      	movs	r3, #0
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001b08 <Game_Update+0x1288>)
 8001a10:	21c8      	movs	r1, #200	@ 0xc8
 8001a12:	203c      	movs	r0, #60	@ 0x3c
 8001a14:	f000 fe3e 	bl	8002694 <ST7796_WriteString>
				ST7796_WriteString(50, 280, "PULSA RESET", 0xFFFF, 0x0000, 2);
 8001a18:	2302      	movs	r3, #2
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a24:	4a39      	ldr	r2, [pc, #228]	@ (8001b0c <Game_Update+0x128c>)
 8001a26:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001a2a:	2032      	movs	r0, #50	@ 0x32
 8001a2c:	f000 fe32 	bl	8002694 <ST7796_WriteString>
				winPintado = 1;
 8001a30:	4b34      	ldr	r3, [pc, #208]	@ (8001b04 <Game_Update+0x1284>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
			}
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8001a36:	2104      	movs	r1, #4
 8001a38:	482c      	ldr	r0, [pc, #176]	@ (8001aec <Game_Update+0x126c>)
 8001a3a:	f002 fb09 	bl	8004050 <HAL_GPIO_ReadPin>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d13e      	bne.n	8001ac2 <Game_Update+0x1242>
				winPintado = 0;
 8001a44:	4b2f      	ldr	r3, [pc, #188]	@ (8001b04 <Game_Update+0x1284>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
				ResetJuego();
 8001a4a:	f7fe fe57 	bl	80006fc <ResetJuego>
				estadoActual = ESTADO_MENU;
 8001a4e:	4b24      	ldr	r3, [pc, #144]	@ (8001ae0 <Game_Update+0x1260>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001a54:	e035      	b.n	8001ac2 <Game_Update+0x1242>
		}

		case ESTADO_DERROTA:
		{
			static uint8_t lossPintado = 0;
			if (!lossPintado) {
 8001a56:	4b2e      	ldr	r3, [pc, #184]	@ (8001b10 <Game_Update+0x1290>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d119      	bne.n	8001a92 <Game_Update+0x1212>
				ST7796_WriteString(80, 200, "GAME OVER", 0xF800, 0x0000, 3);
 8001a5e:	2303      	movs	r3, #3
 8001a60:	9301      	str	r3, [sp, #4]
 8001a62:	2300      	movs	r3, #0
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a6a:	4a2a      	ldr	r2, [pc, #168]	@ (8001b14 <Game_Update+0x1294>)
 8001a6c:	21c8      	movs	r1, #200	@ 0xc8
 8001a6e:	2050      	movs	r0, #80	@ 0x50
 8001a70:	f000 fe10 	bl	8002694 <ST7796_WriteString>
				ST7796_WriteString(50, 280, "PULSA RESET", 0xFFFF, 0x0000, 2);
 8001a74:	2302      	movs	r3, #2
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	2300      	movs	r3, #0
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a80:	4a22      	ldr	r2, [pc, #136]	@ (8001b0c <Game_Update+0x128c>)
 8001a82:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001a86:	2032      	movs	r0, #50	@ 0x32
 8001a88:	f000 fe04 	bl	8002694 <ST7796_WriteString>
				lossPintado = 1;
 8001a8c:	4b20      	ldr	r3, [pc, #128]	@ (8001b10 <Game_Update+0x1290>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
			}
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8001a92:	2104      	movs	r1, #4
 8001a94:	4815      	ldr	r0, [pc, #84]	@ (8001aec <Game_Update+0x126c>)
 8001a96:	f002 fadb 	bl	8004050 <HAL_GPIO_ReadPin>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d112      	bne.n	8001ac6 <Game_Update+0x1246>
				lossPintado = 0;
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <Game_Update+0x1290>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	701a      	strb	r2, [r3, #0]
				ResetJuego();
 8001aa6:	f7fe fe29 	bl	80006fc <ResetJuego>
				estadoActual = ESTADO_MENU;
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <Game_Update+0x1260>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001ab0:	e009      	b.n	8001ac6 <Game_Update+0x1246>
    if (tiempoActual - ultimoTiempoRefresco < TIEMPO_ENTRE_FRAMES) return;
 8001ab2:	bf00      	nop
 8001ab4:	e008      	b.n	8001ac8 <Game_Update+0x1248>
            break;
 8001ab6:	bf00      	nop
 8001ab8:	e006      	b.n	8001ac8 <Game_Update+0x1248>
                    break;
 8001aba:	bf00      	nop
 8001abc:	e004      	b.n	8001ac8 <Game_Update+0x1248>
                    break;
 8001abe:	bf00      	nop
 8001ac0:	e002      	b.n	8001ac8 <Game_Update+0x1248>
			break;
 8001ac2:	bf00      	nop
 8001ac4:	e000      	b.n	8001ac8 <Game_Update+0x1248>
			break;
 8001ac6:	bf00      	nop
		}
    }
  }
 8001ac8:	3790      	adds	r7, #144	@ 0x90
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bdb0      	pop	{r4, r5, r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	080076c8 	.word	0x080076c8
 8001ad4:	200000e0 	.word	0x200000e0
 8001ad8:	200000c0 	.word	0x200000c0
 8001adc:	20000010 	.word	0x20000010
 8001ae0:	200000b8 	.word	0x200000b8
 8001ae4:	20000004 	.word	0x20000004
 8001ae8:	2000000c 	.word	0x2000000c
 8001aec:	40020400 	.word	0x40020400
 8001af0:	20000554 	.word	0x20000554
 8001af4:	20000024 	.word	0x20000024
 8001af8:	20000000 	.word	0x20000000
 8001afc:	08006cf8 	.word	0x08006cf8
 8001b00:	20000518 	.word	0x20000518
 8001b04:	20000559 	.word	0x20000559
 8001b08:	08006d04 	.word	0x08006d04
 8001b0c:	08006d10 	.word	0x08006d10
 8001b10:	2000055a 	.word	0x2000055a
 8001b14:	08006d1c 	.word	0x08006d1c

08001b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1c:	f001 f8c4 	bl	8002ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b20:	f000 f810 	bl	8001b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b24:	f000 f976 	bl	8001e14 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b28:	f000 f954 	bl	8001dd4 <MX_DMA_Init>
  MX_SPI1_Init();
 8001b2c:	f000 f8c4 	bl	8001cb8 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001b30:	f000 f870 	bl	8001c14 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001b34:	f000 f8f6 	bl	8001d24 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

    // Inicializamos el motor del juego y la pantalla
    Game_Init();
 8001b38:	f7fe fe7e 	bl	8000838 <Game_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Game_Update();
 8001b3c:	f7fe fea0 	bl	8000880 <Game_Update>
 8001b40:	e7fc      	b.n	8001b3c <main+0x24>
	...

08001b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b094      	sub	sp, #80	@ 0x50
 8001b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4a:	f107 0320 	add.w	r3, r7, #32
 8001b4e:	2230      	movs	r2, #48	@ 0x30
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f004 f805 	bl	8005b62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b58:	f107 030c 	add.w	r3, r7, #12
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	4b27      	ldr	r3, [pc, #156]	@ (8001c0c <SystemClock_Config+0xc8>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	4a26      	ldr	r2, [pc, #152]	@ (8001c0c <SystemClock_Config+0xc8>)
 8001b72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b78:	4b24      	ldr	r3, [pc, #144]	@ (8001c0c <SystemClock_Config+0xc8>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b84:	2300      	movs	r3, #0
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	4b21      	ldr	r3, [pc, #132]	@ (8001c10 <SystemClock_Config+0xcc>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a20      	ldr	r2, [pc, #128]	@ (8001c10 <SystemClock_Config+0xcc>)
 8001b8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b92:	6013      	str	r3, [r2, #0]
 8001b94:	4b1e      	ldr	r3, [pc, #120]	@ (8001c10 <SystemClock_Config+0xcc>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ba4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001baa:	2302      	movs	r3, #2
 8001bac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001bb8:	23c0      	movs	r3, #192	@ 0xc0
 8001bba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001bbc:	2304      	movs	r3, #4
 8001bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001bc0:	2308      	movs	r3, #8
 8001bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc4:	f107 0320 	add.w	r3, r7, #32
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f002 fa8b 	bl	80040e4 <HAL_RCC_OscConfig>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bd4:	f000 f9f2 	bl	8001fbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bd8:	230f      	movs	r3, #15
 8001bda:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001be4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001be8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bee:	f107 030c 	add.w	r3, r7, #12
 8001bf2:	2103      	movs	r1, #3
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f002 fced 	bl	80045d4 <HAL_RCC_ClockConfig>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001c00:	f000 f9dc 	bl	8001fbc <Error_Handler>
  }
}
 8001c04:	bf00      	nop
 8001c06:	3750      	adds	r7, #80	@ 0x50
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40007000 	.word	0x40007000

08001c14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c26:	4b21      	ldr	r3, [pc, #132]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c28:	4a21      	ldr	r2, [pc, #132]	@ (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c32:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c34:	4b1d      	ldr	r3, [pc, #116]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c40:	4b1a      	ldr	r3, [pc, #104]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c46:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c4e:	4b17      	ldr	r3, [pc, #92]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c54:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c56:	4a17      	ldr	r2, [pc, #92]	@ (8001cb4 <MX_ADC1_Init+0xa0>)
 8001c58:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c5a:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c60:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c66:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c74:	480d      	ldr	r0, [pc, #52]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c76:	f001 f8ad 	bl	8002dd4 <HAL_ADC_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c80:	f000 f99c 	bl	8001fbc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c84:	2301      	movs	r3, #1
 8001c86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c90:	463b      	mov	r3, r7
 8001c92:	4619      	mov	r1, r3
 8001c94:	4805      	ldr	r0, [pc, #20]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c96:	f001 fa2d 	bl	80030f4 <HAL_ADC_ConfigChannel>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001ca0:	f000 f98c 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	2000055c 	.word	0x2000055c
 8001cb0:	40012000 	.word	0x40012000
 8001cb4:	0f000001 	.word	0x0f000001

08001cb8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001cbc:	4b17      	ldr	r3, [pc, #92]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cbe:	4a18      	ldr	r2, [pc, #96]	@ (8001d20 <MX_SPI1_Init+0x68>)
 8001cc0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cc2:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cc4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cc8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cca:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cd0:	4b12      	ldr	r3, [pc, #72]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cd6:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001ce4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ce8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001cea:	4b0c      	ldr	r3, [pc, #48]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cec:	2208      	movs	r2, #8
 8001cee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cf6:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cfc:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d02:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001d04:	220a      	movs	r2, #10
 8001d06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d08:	4804      	ldr	r0, [pc, #16]	@ (8001d1c <MX_SPI1_Init+0x64>)
 8001d0a:	f002 fe4f 	bl	80049ac <HAL_SPI_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d14:	f000 f952 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	200005a4 	.word	0x200005a4
 8001d20:	40013000 	.word	0x40013000

08001d24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	@ 0x28
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2a:	f107 0320 	add.w	r3, r7, #32
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
 8001d40:	611a      	str	r2, [r3, #16]
 8001d42:	615a      	str	r2, [r3, #20]
 8001d44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d46:	4b22      	ldr	r3, [pc, #136]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d4c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d4e:	4b20      	ldr	r3, [pc, #128]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d54:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d62:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d68:	4b19      	ldr	r3, [pc, #100]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d6e:	4818      	ldr	r0, [pc, #96]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d70:	f003 f8c6 	bl	8004f00 <HAL_TIM_PWM_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001d7a:	f000 f91f 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d82:	2300      	movs	r3, #0
 8001d84:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d86:	f107 0320 	add.w	r3, r7, #32
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4810      	ldr	r0, [pc, #64]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001d8e:	f003 fd15 	bl	80057bc <HAL_TIMEx_MasterConfigSynchronization>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001d98:	f000 f910 	bl	8001fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d9c:	2360      	movs	r3, #96	@ 0x60
 8001d9e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	2208      	movs	r2, #8
 8001db0:	4619      	mov	r1, r3
 8001db2:	4807      	ldr	r0, [pc, #28]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001db4:	f003 fa08 	bl	80051c8 <HAL_TIM_PWM_ConfigChannel>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001dbe:	f000 f8fd 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001dc2:	4803      	ldr	r0, [pc, #12]	@ (8001dd0 <MX_TIM2_Init+0xac>)
 8001dc4:	f000 fde8 	bl	8002998 <HAL_TIM_MspPostInit>

}
 8001dc8:	bf00      	nop
 8001dca:	3728      	adds	r7, #40	@ 0x28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	2000065c 	.word	0x2000065c

08001dd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <MX_DMA_Init+0x3c>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a0b      	ldr	r2, [pc, #44]	@ (8001e10 <MX_DMA_Init+0x3c>)
 8001de4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dea:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <MX_DMA_Init+0x3c>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	203a      	movs	r0, #58	@ 0x3a
 8001dfc:	f001 fc83 	bl	8003706 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001e00:	203a      	movs	r0, #58	@ 0x3a
 8001e02:	f001 fc9c 	bl	800373e <HAL_NVIC_EnableIRQ>

}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023800 	.word	0x40023800

08001e14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08a      	sub	sp, #40	@ 0x28
 8001e18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	4b5e      	ldr	r3, [pc, #376]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	4a5d      	ldr	r2, [pc, #372]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e34:	f043 0304 	orr.w	r3, r3, #4
 8001e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3a:	4b5b      	ldr	r3, [pc, #364]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	f003 0304 	and.w	r3, r3, #4
 8001e42:	613b      	str	r3, [r7, #16]
 8001e44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	4b57      	ldr	r3, [pc, #348]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	4a56      	ldr	r2, [pc, #344]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e56:	4b54      	ldr	r3, [pc, #336]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60bb      	str	r3, [r7, #8]
 8001e66:	4b50      	ldr	r3, [pc, #320]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a4f      	ldr	r2, [pc, #316]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b4d      	ldr	r3, [pc, #308]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	4b49      	ldr	r3, [pc, #292]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	4a48      	ldr	r2, [pc, #288]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e88:	f043 0302 	orr.w	r3, r3, #2
 8001e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8e:	4b46      	ldr	r3, [pc, #280]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	603b      	str	r3, [r7, #0]
 8001e9e:	4b42      	ldr	r3, [pc, #264]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	4a41      	ldr	r2, [pc, #260]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001ea4:	f043 0308 	orr.w	r3, r3, #8
 8001ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eaa:	4b3f      	ldr	r3, [pc, #252]	@ (8001fa8 <MX_GPIO_Init+0x194>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	2101      	movs	r1, #1
 8001eba:	483c      	ldr	r0, [pc, #240]	@ (8001fac <MX_GPIO_Init+0x198>)
 8001ebc:	f002 f8e0 	bl	8004080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	211c      	movs	r1, #28
 8001ec4:	483a      	ldr	r0, [pc, #232]	@ (8001fb0 <MX_GPIO_Init+0x19c>)
 8001ec6:	f002 f8db 	bl	8004080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LED_1VIDA_Pin|LED_2VIDA_Pin|LED_3VIDA_Pin
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001ed0:	4838      	ldr	r0, [pc, #224]	@ (8001fb4 <MX_GPIO_Init+0x1a0>)
 8001ed2:	f002 f8d5 	bl	8004080 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	4619      	mov	r1, r3
 8001eec:	482f      	ldr	r0, [pc, #188]	@ (8001fac <MX_GPIO_Init+0x198>)
 8001eee:	f001 ff2b 	bl	8003d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ef6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001efa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	4619      	mov	r1, r3
 8001f06:	482a      	ldr	r0, [pc, #168]	@ (8001fb0 <MX_GPIO_Init+0x19c>)
 8001f08:	f001 ff1e 	bl	8003d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 8001f0c:	231c      	movs	r3, #28
 8001f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f10:	2301      	movs	r3, #1
 8001f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4619      	mov	r1, r3
 8001f22:	4823      	ldr	r0, [pc, #140]	@ (8001fb0 <MX_GPIO_Init+0x19c>)
 8001f24:	f001 ff10 	bl	8003d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_START_Pin BTN_MENU_Pin */
  GPIO_InitStruct.Pin = BTN_START_Pin|BTN_MENU_Pin;
 8001f28:	2305      	movs	r3, #5
 8001f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f30:	2301      	movs	r3, #1
 8001f32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	4619      	mov	r1, r3
 8001f3a:	481f      	ldr	r0, [pc, #124]	@ (8001fb8 <MX_GPIO_Init+0x1a4>)
 8001f3c:	f001 ff04 	bl	8003d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_FIRE_Pin */
  GPIO_InitStruct.Pin = BTN_FIRE_Pin;
 8001f40:	2302      	movs	r3, #2
 8001f42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f44:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_FIRE_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	f107 0314 	add.w	r3, r7, #20
 8001f52:	4619      	mov	r1, r3
 8001f54:	4818      	ldr	r0, [pc, #96]	@ (8001fb8 <MX_GPIO_Init+0x1a4>)
 8001f56:	f001 fef7 	bl	8003d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LED_1VIDA_Pin LED_2VIDA_Pin LED_3VIDA_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LED_1VIDA_Pin|LED_2VIDA_Pin|LED_3VIDA_Pin
 8001f5a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001f5e:	617b      	str	r3, [r7, #20]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f60:	2301      	movs	r3, #1
 8001f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f6c:	f107 0314 	add.w	r3, r7, #20
 8001f70:	4619      	mov	r1, r3
 8001f72:	4810      	ldr	r0, [pc, #64]	@ (8001fb4 <MX_GPIO_Init+0x1a0>)
 8001f74:	f001 fee8 	bl	8003d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001f78:	2320      	movs	r3, #32
 8001f7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	4619      	mov	r1, r3
 8001f8a:	480a      	ldr	r0, [pc, #40]	@ (8001fb4 <MX_GPIO_Init+0x1a0>)
 8001f8c:	f001 fedc 	bl	8003d48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	2007      	movs	r0, #7
 8001f96:	f001 fbb6 	bl	8003706 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001f9a:	2007      	movs	r0, #7
 8001f9c:	f001 fbcf 	bl	800373e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	@ 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40020800 	.word	0x40020800
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	40020c00 	.word	0x40020c00
 8001fb8:	40020400 	.word	0x40020400

08001fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc0:	b672      	cpsid	i
}
 8001fc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <Error_Handler+0x8>

08001fc8 <Peripherals_UpdateLivesLEDs>:

// Variables para sonido no bloqueante
static uint32_t soundEndTime = 0;
static uint8_t buzzerIsActive = 0;

void Peripherals_UpdateLivesLEDs(int lives) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
    // Apagamos todos primero [cite: 35]
    HAL_GPIO_WritePin(GPIOD, LED_1VIDA_Pin|LED_2VIDA_Pin|LED_3VIDA_Pin, GPIO_PIN_RESET);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001fd6:	4811      	ldr	r0, [pc, #68]	@ (800201c <Peripherals_UpdateLivesLEDs+0x54>)
 8001fd8:	f002 f852 	bl	8004080 <HAL_GPIO_WritePin>

    if (lives >= 1) HAL_GPIO_WritePin(LED_1VIDA_GPIO_Port, LED_1VIDA_Pin, GPIO_PIN_SET);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	dd05      	ble.n	8001fee <Peripherals_UpdateLivesLEDs+0x26>
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fe8:	480c      	ldr	r0, [pc, #48]	@ (800201c <Peripherals_UpdateLivesLEDs+0x54>)
 8001fea:	f002 f849 	bl	8004080 <HAL_GPIO_WritePin>
    if (lives >= 2) HAL_GPIO_WritePin(LED_2VIDA_GPIO_Port, LED_2VIDA_Pin, GPIO_PIN_SET);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	dd05      	ble.n	8002000 <Peripherals_UpdateLivesLEDs+0x38>
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ffa:	4808      	ldr	r0, [pc, #32]	@ (800201c <Peripherals_UpdateLivesLEDs+0x54>)
 8001ffc:	f002 f840 	bl	8004080 <HAL_GPIO_WritePin>
    if (lives >= 3) HAL_GPIO_WritePin(LED_3VIDA_GPIO_Port, LED_3VIDA_Pin, GPIO_PIN_SET);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b02      	cmp	r3, #2
 8002004:	dd05      	ble.n	8002012 <Peripherals_UpdateLivesLEDs+0x4a>
 8002006:	2201      	movs	r2, #1
 8002008:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800200c:	4803      	ldr	r0, [pc, #12]	@ (800201c <Peripherals_UpdateLivesLEDs+0x54>)
 800200e:	f002 f837 	bl	8004080 <HAL_GPIO_WritePin>
}
 8002012:	bf00      	nop
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40020c00 	.word	0x40020c00

08002020 <Peripherals_PlayTone>:

void Peripherals_PlayTone(uint16_t frequency, uint16_t duration) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	460a      	mov	r2, r1
 800202a:	80fb      	strh	r3, [r7, #6]
 800202c:	4613      	mov	r3, r2
 800202e:	80bb      	strh	r3, [r7, #4]
    if(frequency == 0) return;
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d027      	beq.n	8002086 <Peripherals_PlayTone+0x66>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002036:	2108      	movs	r1, #8
 8002038:	4815      	ldr	r0, [pc, #84]	@ (8002090 <Peripherals_PlayTone+0x70>)
 800203a:	f003 f861 	bl	8005100 <HAL_TIM_PWM_Stop>

    uint32_t period = 1000000 / frequency;
 800203e:	88fb      	ldrh	r3, [r7, #6]
 8002040:	4a14      	ldr	r2, [pc, #80]	@ (8002094 <Peripherals_PlayTone+0x74>)
 8002042:	fb92 f3f3 	sdiv	r3, r2, r3
 8002046:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim2, period);
 8002048:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <Peripherals_PlayTone+0x70>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002050:	4a0f      	ldr	r2, [pc, #60]	@ (8002090 <Peripherals_PlayTone+0x70>)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, period / 2);
 8002056:	4b0e      	ldr	r3, [pc, #56]	@ (8002090 <Peripherals_PlayTone+0x70>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	0852      	lsrs	r2, r2, #1
 800205e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002060:	4b0b      	ldr	r3, [pc, #44]	@ (8002090 <Peripherals_PlayTone+0x70>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2200      	movs	r2, #0
 8002066:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002068:	2108      	movs	r1, #8
 800206a:	4809      	ldr	r0, [pc, #36]	@ (8002090 <Peripherals_PlayTone+0x70>)
 800206c:	f002 ff98 	bl	8004fa0 <HAL_TIM_PWM_Start>
    soundEndTime = HAL_GetTick() + duration;
 8002070:	f000 fe80 	bl	8002d74 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	88bb      	ldrh	r3, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	4a07      	ldr	r2, [pc, #28]	@ (8002098 <Peripherals_PlayTone+0x78>)
 800207c:	6013      	str	r3, [r2, #0]
    buzzerIsActive = 1;
 800207e:	4b07      	ldr	r3, [pc, #28]	@ (800209c <Peripherals_PlayTone+0x7c>)
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
 8002084:	e000      	b.n	8002088 <Peripherals_PlayTone+0x68>
    if(frequency == 0) return;
 8002086:	bf00      	nop
}
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	2000065c 	.word	0x2000065c
 8002094:	000f4240 	.word	0x000f4240
 8002098:	200006a4 	.word	0x200006a4
 800209c:	200006a8 	.word	0x200006a8

080020a0 <Peripherals_CheckBuzzerTimeout>:

void Peripherals_CheckBuzzerTimeout(void) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
    if (buzzerIsActive && HAL_GetTick() >= soundEndTime) {
 80020a4:	4b09      	ldr	r3, [pc, #36]	@ (80020cc <Peripherals_CheckBuzzerTimeout+0x2c>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00d      	beq.n	80020c8 <Peripherals_CheckBuzzerTimeout+0x28>
 80020ac:	f000 fe62 	bl	8002d74 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	4b07      	ldr	r3, [pc, #28]	@ (80020d0 <Peripherals_CheckBuzzerTimeout+0x30>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d306      	bcc.n	80020c8 <Peripherals_CheckBuzzerTimeout+0x28>
        HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80020ba:	2108      	movs	r1, #8
 80020bc:	4805      	ldr	r0, [pc, #20]	@ (80020d4 <Peripherals_CheckBuzzerTimeout+0x34>)
 80020be:	f003 f81f 	bl	8005100 <HAL_TIM_PWM_Stop>
        buzzerIsActive = 0;
 80020c2:	4b02      	ldr	r3, [pc, #8]	@ (80020cc <Peripherals_CheckBuzzerTimeout+0x2c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	701a      	strb	r2, [r3, #0]
    }
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	200006a8 	.word	0x200006a8
 80020d0:	200006a4 	.word	0x200006a4
 80020d4:	2000065c 	.word	0x2000065c

080020d8 <Peripherals_Beep>:

void Peripherals_Beep(uint16_t frequency, uint16_t duration) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	460a      	mov	r2, r1
 80020e2:	80fb      	strh	r3, [r7, #6]
 80020e4:	4613      	mov	r3, r2
 80020e6:	80bb      	strh	r3, [r7, #4]
    Peripherals_PlayTone(frequency, duration);
 80020e8:	88ba      	ldrh	r2, [r7, #4]
 80020ea:	88fb      	ldrh	r3, [r7, #6]
 80020ec:	4611      	mov	r1, r2
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff ff96 	bl	8002020 <Peripherals_PlayTone>
    HAL_Delay(duration); // Versión bloqueante para menús
 80020f4:	88bb      	ldrh	r3, [r7, #4]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 fe48 	bl	8002d8c <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80020fc:	2108      	movs	r1, #8
 80020fe:	4803      	ldr	r0, [pc, #12]	@ (800210c <Peripherals_Beep+0x34>)
 8002100:	f002 fffe 	bl	8005100 <HAL_TIM_PWM_Stop>
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	2000065c 	.word	0x2000065c

08002110 <Peripherals_ReadJoystick>:

uint32_t Peripherals_ReadJoystick(void) {
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8002114:	4806      	ldr	r0, [pc, #24]	@ (8002130 <Peripherals_ReadJoystick+0x20>)
 8002116:	f000 fea1 	bl	8002e5c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 800211a:	210a      	movs	r1, #10
 800211c:	4804      	ldr	r0, [pc, #16]	@ (8002130 <Peripherals_ReadJoystick+0x20>)
 800211e:	f000 ff51 	bl	8002fc4 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1);
 8002122:	4803      	ldr	r0, [pc, #12]	@ (8002130 <Peripherals_ReadJoystick+0x20>)
 8002124:	f000 ffd9 	bl	80030da <HAL_ADC_GetValue>
 8002128:	4603      	mov	r3, r0
}
 800212a:	4618      	mov	r0, r3
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	2000055c 	.word	0x2000055c

08002134 <ST7796_Cmd>:
// --- FUNCIONES PRIVADAS (Auxiliares del driver) ---

/**
 * @brief Envía un comando al controlador ST7796
 */
static void ST7796_Cmd(uint8_t cmd) {
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
    LCD_DC_CMD();
 800213e:	2200      	movs	r2, #0
 8002140:	2108      	movs	r1, #8
 8002142:	480b      	ldr	r0, [pc, #44]	@ (8002170 <ST7796_Cmd+0x3c>)
 8002144:	f001 ff9c 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8002148:	2200      	movs	r2, #0
 800214a:	2110      	movs	r1, #16
 800214c:	4808      	ldr	r0, [pc, #32]	@ (8002170 <ST7796_Cmd+0x3c>)
 800214e:	f001 ff97 	bl	8004080 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, 10);
 8002152:	1df9      	adds	r1, r7, #7
 8002154:	230a      	movs	r3, #10
 8002156:	2201      	movs	r2, #1
 8002158:	4806      	ldr	r0, [pc, #24]	@ (8002174 <ST7796_Cmd+0x40>)
 800215a:	f002 fcb0 	bl	8004abe <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 800215e:	2201      	movs	r2, #1
 8002160:	2110      	movs	r1, #16
 8002162:	4803      	ldr	r0, [pc, #12]	@ (8002170 <ST7796_Cmd+0x3c>)
 8002164:	f001 ff8c 	bl	8004080 <HAL_GPIO_WritePin>
}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40020000 	.word	0x40020000
 8002174:	200005a4 	.word	0x200005a4

08002178 <ST7796_Data>:

/**
 * @brief Envía un dato al controlador ST7796
 */
static void ST7796_Data(uint8_t data) {
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	71fb      	strb	r3, [r7, #7]
    LCD_DC_DATA();
 8002182:	2201      	movs	r2, #1
 8002184:	2108      	movs	r1, #8
 8002186:	480b      	ldr	r0, [pc, #44]	@ (80021b4 <ST7796_Data+0x3c>)
 8002188:	f001 ff7a 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800218c:	2200      	movs	r2, #0
 800218e:	2110      	movs	r1, #16
 8002190:	4808      	ldr	r0, [pc, #32]	@ (80021b4 <ST7796_Data+0x3c>)
 8002192:	f001 ff75 	bl	8004080 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &data, 1, 10);
 8002196:	1df9      	adds	r1, r7, #7
 8002198:	230a      	movs	r3, #10
 800219a:	2201      	movs	r2, #1
 800219c:	4806      	ldr	r0, [pc, #24]	@ (80021b8 <ST7796_Data+0x40>)
 800219e:	f002 fc8e 	bl	8004abe <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 80021a2:	2201      	movs	r2, #1
 80021a4:	2110      	movs	r1, #16
 80021a6:	4803      	ldr	r0, [pc, #12]	@ (80021b4 <ST7796_Data+0x3c>)
 80021a8:	f001 ff6a 	bl	8004080 <HAL_GPIO_WritePin>
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40020000 	.word	0x40020000
 80021b8:	200005a4 	.word	0x200005a4

080021bc <ST7796_SetWindow>:

/**
 * @brief Define la ventana de dibujo en la pantalla
 */
void ST7796_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80021bc:	b590      	push	{r4, r7, lr}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4604      	mov	r4, r0
 80021c4:	4608      	mov	r0, r1
 80021c6:	4611      	mov	r1, r2
 80021c8:	461a      	mov	r2, r3
 80021ca:	4623      	mov	r3, r4
 80021cc:	80fb      	strh	r3, [r7, #6]
 80021ce:	4603      	mov	r3, r0
 80021d0:	80bb      	strh	r3, [r7, #4]
 80021d2:	460b      	mov	r3, r1
 80021d4:	807b      	strh	r3, [r7, #2]
 80021d6:	4613      	mov	r3, r2
 80021d8:	803b      	strh	r3, [r7, #0]
    ST7796_Cmd(0x2A);
 80021da:	202a      	movs	r0, #42	@ 0x2a
 80021dc:	f7ff ffaa 	bl	8002134 <ST7796_Cmd>
    uint8_t dataX[] = {x0 >> 8, x0 & 0xFF, x1 >> 8, x1 & 0xFF};
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	0a1b      	lsrs	r3, r3, #8
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	733b      	strb	r3, [r7, #12]
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	737b      	strb	r3, [r7, #13]
 80021f0:	887b      	ldrh	r3, [r7, #2]
 80021f2:	0a1b      	lsrs	r3, r3, #8
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	73bb      	strb	r3, [r7, #14]
 80021fa:	887b      	ldrh	r3, [r7, #2]
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	73fb      	strb	r3, [r7, #15]
    LCD_DC_DATA();
 8002200:	2201      	movs	r2, #1
 8002202:	2108      	movs	r1, #8
 8002204:	4821      	ldr	r0, [pc, #132]	@ (800228c <ST7796_SetWindow+0xd0>)
 8002206:	f001 ff3b 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800220a:	2200      	movs	r2, #0
 800220c:	2110      	movs	r1, #16
 800220e:	481f      	ldr	r0, [pc, #124]	@ (800228c <ST7796_SetWindow+0xd0>)
 8002210:	f001 ff36 	bl	8004080 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, dataX, 4, 10);
 8002214:	f107 010c 	add.w	r1, r7, #12
 8002218:	230a      	movs	r3, #10
 800221a:	2204      	movs	r2, #4
 800221c:	481c      	ldr	r0, [pc, #112]	@ (8002290 <ST7796_SetWindow+0xd4>)
 800221e:	f002 fc4e 	bl	8004abe <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 8002222:	2201      	movs	r2, #1
 8002224:	2110      	movs	r1, #16
 8002226:	4819      	ldr	r0, [pc, #100]	@ (800228c <ST7796_SetWindow+0xd0>)
 8002228:	f001 ff2a 	bl	8004080 <HAL_GPIO_WritePin>

    ST7796_Cmd(0x2B);
 800222c:	202b      	movs	r0, #43	@ 0x2b
 800222e:	f7ff ff81 	bl	8002134 <ST7796_Cmd>
    uint8_t dataY[] = {y0 >> 8, y0 & 0xFF, y1 >> 8, y1 & 0xFF};
 8002232:	88bb      	ldrh	r3, [r7, #4]
 8002234:	0a1b      	lsrs	r3, r3, #8
 8002236:	b29b      	uxth	r3, r3
 8002238:	b2db      	uxtb	r3, r3
 800223a:	723b      	strb	r3, [r7, #8]
 800223c:	88bb      	ldrh	r3, [r7, #4]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	727b      	strb	r3, [r7, #9]
 8002242:	883b      	ldrh	r3, [r7, #0]
 8002244:	0a1b      	lsrs	r3, r3, #8
 8002246:	b29b      	uxth	r3, r3
 8002248:	b2db      	uxtb	r3, r3
 800224a:	72bb      	strb	r3, [r7, #10]
 800224c:	883b      	ldrh	r3, [r7, #0]
 800224e:	b2db      	uxtb	r3, r3
 8002250:	72fb      	strb	r3, [r7, #11]
    LCD_DC_DATA();
 8002252:	2201      	movs	r2, #1
 8002254:	2108      	movs	r1, #8
 8002256:	480d      	ldr	r0, [pc, #52]	@ (800228c <ST7796_SetWindow+0xd0>)
 8002258:	f001 ff12 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800225c:	2200      	movs	r2, #0
 800225e:	2110      	movs	r1, #16
 8002260:	480a      	ldr	r0, [pc, #40]	@ (800228c <ST7796_SetWindow+0xd0>)
 8002262:	f001 ff0d 	bl	8004080 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, dataY, 4, 10);
 8002266:	f107 0108 	add.w	r1, r7, #8
 800226a:	230a      	movs	r3, #10
 800226c:	2204      	movs	r2, #4
 800226e:	4808      	ldr	r0, [pc, #32]	@ (8002290 <ST7796_SetWindow+0xd4>)
 8002270:	f002 fc25 	bl	8004abe <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 8002274:	2201      	movs	r2, #1
 8002276:	2110      	movs	r1, #16
 8002278:	4804      	ldr	r0, [pc, #16]	@ (800228c <ST7796_SetWindow+0xd0>)
 800227a:	f001 ff01 	bl	8004080 <HAL_GPIO_WritePin>

    ST7796_Cmd(0x2C);
 800227e:	202c      	movs	r0, #44	@ 0x2c
 8002280:	f7ff ff58 	bl	8002134 <ST7796_Cmd>
}
 8002284:	bf00      	nop
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	bd90      	pop	{r4, r7, pc}
 800228c:	40020000 	.word	0x40020000
 8002290:	200005a4 	.word	0x200005a4

08002294 <ST7796_Init>:

// --- FUNCIONES PÚBLICAS (Las que usará el juego) ---

void ST7796_Init(void) {
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
    LCD_CS_HIGH();
 8002298:	2201      	movs	r2, #1
 800229a:	2110      	movs	r1, #16
 800229c:	4819      	ldr	r0, [pc, #100]	@ (8002304 <ST7796_Init+0x70>)
 800229e:	f001 feef 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_RST_LOW();
 80022a2:	2200      	movs	r2, #0
 80022a4:	2104      	movs	r1, #4
 80022a6:	4817      	ldr	r0, [pc, #92]	@ (8002304 <ST7796_Init+0x70>)
 80022a8:	f001 feea 	bl	8004080 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80022ac:	2064      	movs	r0, #100	@ 0x64
 80022ae:	f000 fd6d 	bl	8002d8c <HAL_Delay>
    LCD_RST_HIGH();
 80022b2:	2201      	movs	r2, #1
 80022b4:	2104      	movs	r1, #4
 80022b6:	4813      	ldr	r0, [pc, #76]	@ (8002304 <ST7796_Init+0x70>)
 80022b8:	f001 fee2 	bl	8004080 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80022bc:	2064      	movs	r0, #100	@ 0x64
 80022be:	f000 fd65 	bl	8002d8c <HAL_Delay>

    ST7796_Cmd(0x01); // Software reset
 80022c2:	2001      	movs	r0, #1
 80022c4:	f7ff ff36 	bl	8002134 <ST7796_Cmd>
    HAL_Delay(120);
 80022c8:	2078      	movs	r0, #120	@ 0x78
 80022ca:	f000 fd5f 	bl	8002d8c <HAL_Delay>

    ST7796_Cmd(0x11); // Sleep out
 80022ce:	2011      	movs	r0, #17
 80022d0:	f7ff ff30 	bl	8002134 <ST7796_Cmd>
    HAL_Delay(120);
 80022d4:	2078      	movs	r0, #120	@ 0x78
 80022d6:	f000 fd59 	bl	8002d8c <HAL_Delay>

    ST7796_Cmd(0x3A); // Interface pixel format
 80022da:	203a      	movs	r0, #58	@ 0x3a
 80022dc:	f7ff ff2a 	bl	8002134 <ST7796_Cmd>
    ST7796_Data(0x55); // 16-bit color
 80022e0:	2055      	movs	r0, #85	@ 0x55
 80022e2:	f7ff ff49 	bl	8002178 <ST7796_Data>

    ST7796_Cmd(0x36); // Memory Access Control
 80022e6:	2036      	movs	r0, #54	@ 0x36
 80022e8:	f7ff ff24 	bl	8002134 <ST7796_Cmd>
    ST7796_Data(0x48);
 80022ec:	2048      	movs	r0, #72	@ 0x48
 80022ee:	f7ff ff43 	bl	8002178 <ST7796_Data>

    ST7796_Cmd(0x29); // Display ON
 80022f2:	2029      	movs	r0, #41	@ 0x29
 80022f4:	f7ff ff1e 	bl	8002134 <ST7796_Cmd>
    HAL_Delay(10);
 80022f8:	200a      	movs	r0, #10
 80022fa:	f000 fd47 	bl	8002d8c <HAL_Delay>
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40020000 	.word	0x40020000

08002308 <ST7796_Fill>:

void ST7796_Fill(uint16_t color) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	80fb      	strh	r3, [r7, #6]
    ST7796_SetWindow(0, 0, 319, 479);
 8002312:	f240 13df 	movw	r3, #479	@ 0x1df
 8002316:	f240 123f 	movw	r2, #319	@ 0x13f
 800231a:	2100      	movs	r1, #0
 800231c:	2000      	movs	r0, #0
 800231e:	f7ff ff4d 	bl	80021bc <ST7796_SetWindow>
    uint8_t colorBytes[2] = {color >> 8, color & 0xFF};
 8002322:	88fb      	ldrh	r3, [r7, #6]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	b29b      	uxth	r3, r3
 8002328:	b2db      	uxtb	r3, r3
 800232a:	723b      	strb	r3, [r7, #8]
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	b2db      	uxtb	r3, r3
 8002330:	727b      	strb	r3, [r7, #9]
    LCD_DC_DATA();
 8002332:	2201      	movs	r2, #1
 8002334:	2108      	movs	r1, #8
 8002336:	4811      	ldr	r0, [pc, #68]	@ (800237c <ST7796_Fill+0x74>)
 8002338:	f001 fea2 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800233c:	2200      	movs	r2, #0
 800233e:	2110      	movs	r1, #16
 8002340:	480e      	ldr	r0, [pc, #56]	@ (800237c <ST7796_Fill+0x74>)
 8002342:	f001 fe9d 	bl	8004080 <HAL_GPIO_WritePin>
    for(long i = 0; i < (320 * 480); i++) {
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	e009      	b.n	8002360 <ST7796_Fill+0x58>
        HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 800234c:	f107 0108 	add.w	r1, r7, #8
 8002350:	230a      	movs	r3, #10
 8002352:	2202      	movs	r2, #2
 8002354:	480a      	ldr	r0, [pc, #40]	@ (8002380 <ST7796_Fill+0x78>)
 8002356:	f002 fbb2 	bl	8004abe <HAL_SPI_Transmit>
    for(long i = 0; i < (320 * 480); i++) {
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3301      	adds	r3, #1
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f5b3 3f16 	cmp.w	r3, #153600	@ 0x25800
 8002366:	dbf1      	blt.n	800234c <ST7796_Fill+0x44>
    }
    LCD_CS_HIGH();
 8002368:	2201      	movs	r2, #1
 800236a:	2110      	movs	r1, #16
 800236c:	4803      	ldr	r0, [pc, #12]	@ (800237c <ST7796_Fill+0x74>)
 800236e:	f001 fe87 	bl	8004080 <HAL_GPIO_WritePin>
}
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40020000 	.word	0x40020000
 8002380:	200005a4 	.word	0x200005a4

08002384 <ST7796_DrawRect>:

void ST7796_DrawRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002384:	b590      	push	{r4, r7, lr}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	4604      	mov	r4, r0
 800238c:	4608      	mov	r0, r1
 800238e:	4611      	mov	r1, r2
 8002390:	461a      	mov	r2, r3
 8002392:	4623      	mov	r3, r4
 8002394:	80fb      	strh	r3, [r7, #6]
 8002396:	4603      	mov	r3, r0
 8002398:	80bb      	strh	r3, [r7, #4]
 800239a:	460b      	mov	r3, r1
 800239c:	807b      	strh	r3, [r7, #2]
 800239e:	4613      	mov	r3, r2
 80023a0:	803b      	strh	r3, [r7, #0]
    if((x+w) > 320 || (y+h) > 480) return;
 80023a2:	88fa      	ldrh	r2, [r7, #6]
 80023a4:	887b      	ldrh	r3, [r7, #2]
 80023a6:	4413      	add	r3, r2
 80023a8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80023ac:	dc43      	bgt.n	8002436 <ST7796_DrawRect+0xb2>
 80023ae:	88ba      	ldrh	r2, [r7, #4]
 80023b0:	883b      	ldrh	r3, [r7, #0]
 80023b2:	4413      	add	r3, r2
 80023b4:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80023b8:	dc3d      	bgt.n	8002436 <ST7796_DrawRect+0xb2>
    ST7796_SetWindow(x, y, x + w - 1, y + h - 1);
 80023ba:	88fa      	ldrh	r2, [r7, #6]
 80023bc:	887b      	ldrh	r3, [r7, #2]
 80023be:	4413      	add	r3, r2
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	3b01      	subs	r3, #1
 80023c4:	b29c      	uxth	r4, r3
 80023c6:	88ba      	ldrh	r2, [r7, #4]
 80023c8:	883b      	ldrh	r3, [r7, #0]
 80023ca:	4413      	add	r3, r2
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	88b9      	ldrh	r1, [r7, #4]
 80023d4:	88f8      	ldrh	r0, [r7, #6]
 80023d6:	4622      	mov	r2, r4
 80023d8:	f7ff fef0 	bl	80021bc <ST7796_SetWindow>
    uint8_t colorBytes[2] = {color >> 8, color & 0xFF};
 80023dc:	8c3b      	ldrh	r3, [r7, #32]
 80023de:	0a1b      	lsrs	r3, r3, #8
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	723b      	strb	r3, [r7, #8]
 80023e6:	8c3b      	ldrh	r3, [r7, #32]
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	727b      	strb	r3, [r7, #9]
    LCD_DC_DATA();
 80023ec:	2201      	movs	r2, #1
 80023ee:	2108      	movs	r1, #8
 80023f0:	4813      	ldr	r0, [pc, #76]	@ (8002440 <ST7796_DrawRect+0xbc>)
 80023f2:	f001 fe45 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 80023f6:	2200      	movs	r2, #0
 80023f8:	2110      	movs	r1, #16
 80023fa:	4811      	ldr	r0, [pc, #68]	@ (8002440 <ST7796_DrawRect+0xbc>)
 80023fc:	f001 fe40 	bl	8004080 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (w * h); i++) {
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	e009      	b.n	800241a <ST7796_DrawRect+0x96>
        HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 8002406:	f107 0108 	add.w	r1, r7, #8
 800240a:	230a      	movs	r3, #10
 800240c:	2202      	movs	r2, #2
 800240e:	480d      	ldr	r0, [pc, #52]	@ (8002444 <ST7796_DrawRect+0xc0>)
 8002410:	f002 fb55 	bl	8004abe <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (w * h); i++) {
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	3301      	adds	r3, #1
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	887b      	ldrh	r3, [r7, #2]
 800241c:	883a      	ldrh	r2, [r7, #0]
 800241e:	fb02 f303 	mul.w	r3, r2, r3
 8002422:	461a      	mov	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	4293      	cmp	r3, r2
 8002428:	d3ed      	bcc.n	8002406 <ST7796_DrawRect+0x82>
    }
    LCD_CS_HIGH();
 800242a:	2201      	movs	r2, #1
 800242c:	2110      	movs	r1, #16
 800242e:	4804      	ldr	r0, [pc, #16]	@ (8002440 <ST7796_DrawRect+0xbc>)
 8002430:	f001 fe26 	bl	8004080 <HAL_GPIO_WritePin>
 8002434:	e000      	b.n	8002438 <ST7796_DrawRect+0xb4>
    if((x+w) > 320 || (y+h) > 480) return;
 8002436:	bf00      	nop
}
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	bd90      	pop	{r4, r7, pc}
 800243e:	bf00      	nop
 8002440:	40020000 	.word	0x40020000
 8002444:	200005a4 	.word	0x200005a4

08002448 <ST7796_DrawBitmap>:

void ST7796_DrawBitmap(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t *bitmap) {
 8002448:	b590      	push	{r4, r7, lr}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	4604      	mov	r4, r0
 8002450:	4608      	mov	r0, r1
 8002452:	4611      	mov	r1, r2
 8002454:	461a      	mov	r2, r3
 8002456:	4623      	mov	r3, r4
 8002458:	80fb      	strh	r3, [r7, #6]
 800245a:	4603      	mov	r3, r0
 800245c:	80bb      	strh	r3, [r7, #4]
 800245e:	460b      	mov	r3, r1
 8002460:	807b      	strh	r3, [r7, #2]
 8002462:	4613      	mov	r3, r2
 8002464:	803b      	strh	r3, [r7, #0]
    if((x+w) > 320 || (y+h) > 480) return;
 8002466:	88fa      	ldrh	r2, [r7, #6]
 8002468:	887b      	ldrh	r3, [r7, #2]
 800246a:	4413      	add	r3, r2
 800246c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002470:	dc49      	bgt.n	8002506 <ST7796_DrawBitmap+0xbe>
 8002472:	88ba      	ldrh	r2, [r7, #4]
 8002474:	883b      	ldrh	r3, [r7, #0]
 8002476:	4413      	add	r3, r2
 8002478:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800247c:	dc43      	bgt.n	8002506 <ST7796_DrawBitmap+0xbe>
    ST7796_SetWindow(x, y, x + w - 1, y + h - 1);
 800247e:	88fa      	ldrh	r2, [r7, #6]
 8002480:	887b      	ldrh	r3, [r7, #2]
 8002482:	4413      	add	r3, r2
 8002484:	b29b      	uxth	r3, r3
 8002486:	3b01      	subs	r3, #1
 8002488:	b29c      	uxth	r4, r3
 800248a:	88ba      	ldrh	r2, [r7, #4]
 800248c:	883b      	ldrh	r3, [r7, #0]
 800248e:	4413      	add	r3, r2
 8002490:	b29b      	uxth	r3, r3
 8002492:	3b01      	subs	r3, #1
 8002494:	b29b      	uxth	r3, r3
 8002496:	88b9      	ldrh	r1, [r7, #4]
 8002498:	88f8      	ldrh	r0, [r7, #6]
 800249a:	4622      	mov	r2, r4
 800249c:	f7ff fe8e 	bl	80021bc <ST7796_SetWindow>
    LCD_DC_DATA();
 80024a0:	2201      	movs	r2, #1
 80024a2:	2108      	movs	r1, #8
 80024a4:	481a      	ldr	r0, [pc, #104]	@ (8002510 <ST7796_DrawBitmap+0xc8>)
 80024a6:	f001 fdeb 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 80024aa:	2200      	movs	r2, #0
 80024ac:	2110      	movs	r1, #16
 80024ae:	4818      	ldr	r0, [pc, #96]	@ (8002510 <ST7796_DrawBitmap+0xc8>)
 80024b0:	f001 fde6 	bl	8004080 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (w * h); i++) {
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	e017      	b.n	80024ea <ST7796_DrawBitmap+0xa2>
        uint16_t color = bitmap[i];
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	6a3a      	ldr	r2, [r7, #32]
 80024c0:	4413      	add	r3, r2
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	817b      	strh	r3, [r7, #10]
        uint8_t colorBytes[2] = {color >> 8, color & 0xFF};
 80024c6:	897b      	ldrh	r3, [r7, #10]
 80024c8:	0a1b      	lsrs	r3, r3, #8
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	723b      	strb	r3, [r7, #8]
 80024d0:	897b      	ldrh	r3, [r7, #10]
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	727b      	strb	r3, [r7, #9]
        HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 80024d6:	f107 0108 	add.w	r1, r7, #8
 80024da:	230a      	movs	r3, #10
 80024dc:	2202      	movs	r2, #2
 80024de:	480d      	ldr	r0, [pc, #52]	@ (8002514 <ST7796_DrawBitmap+0xcc>)
 80024e0:	f002 faed 	bl	8004abe <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (w * h); i++) {
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	3301      	adds	r3, #1
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	887b      	ldrh	r3, [r7, #2]
 80024ec:	883a      	ldrh	r2, [r7, #0]
 80024ee:	fb02 f303 	mul.w	r3, r2, r3
 80024f2:	461a      	mov	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d3df      	bcc.n	80024ba <ST7796_DrawBitmap+0x72>
    }
    LCD_CS_HIGH();
 80024fa:	2201      	movs	r2, #1
 80024fc:	2110      	movs	r1, #16
 80024fe:	4804      	ldr	r0, [pc, #16]	@ (8002510 <ST7796_DrawBitmap+0xc8>)
 8002500:	f001 fdbe 	bl	8004080 <HAL_GPIO_WritePin>
 8002504:	e000      	b.n	8002508 <ST7796_DrawBitmap+0xc0>
    if((x+w) > 320 || (y+h) > 480) return;
 8002506:	bf00      	nop
}
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	bd90      	pop	{r4, r7, pc}
 800250e:	bf00      	nop
 8002510:	40020000 	.word	0x40020000
 8002514:	200005a4 	.word	0x200005a4

08002518 <ST7796_DrawChar>:

void ST7796_DrawChar(uint16_t x, uint16_t y, char c, uint16_t color, uint16_t bg, uint8_t size) {
 8002518:	b590      	push	{r4, r7, lr}
 800251a:	b08b      	sub	sp, #44	@ 0x2c
 800251c:	af00      	add	r7, sp, #0
 800251e:	4604      	mov	r4, r0
 8002520:	4608      	mov	r0, r1
 8002522:	4611      	mov	r1, r2
 8002524:	461a      	mov	r2, r3
 8002526:	4623      	mov	r3, r4
 8002528:	80fb      	strh	r3, [r7, #6]
 800252a:	4603      	mov	r3, r0
 800252c:	80bb      	strh	r3, [r7, #4]
 800252e:	460b      	mov	r3, r1
 8002530:	70fb      	strb	r3, [r7, #3]
 8002532:	4613      	mov	r3, r2
 8002534:	803b      	strh	r3, [r7, #0]
    if((x+7*size) > 320 || (y+10*size) > 480) return;
 8002536:	88f9      	ldrh	r1, [r7, #6]
 8002538:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800253c:	4613      	mov	r3, r2
 800253e:	00db      	lsls	r3, r3, #3
 8002540:	1a9b      	subs	r3, r3, r2
 8002542:	440b      	add	r3, r1
 8002544:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002548:	f300 8098 	bgt.w	800267c <ST7796_DrawChar+0x164>
 800254c:	88b9      	ldrh	r1, [r7, #4]
 800254e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8002552:	4613      	mov	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	440b      	add	r3, r1
 800255c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8002560:	f300 808c 	bgt.w	800267c <ST7796_DrawChar+0x164>
    if(c < 32 || c > 127) return;
 8002564:	78fb      	ldrb	r3, [r7, #3]
 8002566:	2b1f      	cmp	r3, #31
 8002568:	f240 808a 	bls.w	8002680 <ST7796_DrawChar+0x168>
 800256c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002570:	2b00      	cmp	r3, #0
 8002572:	f2c0 8085 	blt.w	8002680 <ST7796_DrawChar+0x168>
    const uint16_t *pChar = &Font7x10[(c - 32) * 10];
 8002576:	78fb      	ldrb	r3, [r7, #3]
 8002578:	f1a3 0220 	sub.w	r2, r3, #32
 800257c:	4613      	mov	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4a40      	ldr	r2, [pc, #256]	@ (8002688 <ST7796_DrawChar+0x170>)
 8002588:	4413      	add	r3, r2
 800258a:	617b      	str	r3, [r7, #20]

    ST7796_SetWindow(x, y, x + (7*size) - 1, y + (10*size) - 1);
 800258c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002590:	b29b      	uxth	r3, r3
 8002592:	461a      	mov	r2, r3
 8002594:	00d2      	lsls	r2, r2, #3
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	b29a      	uxth	r2, r3
 800259a:	88fb      	ldrh	r3, [r7, #6]
 800259c:	4413      	add	r3, r2
 800259e:	b29b      	uxth	r3, r3
 80025a0:	3b01      	subs	r3, #1
 80025a2:	b29c      	uxth	r4, r3
 80025a4:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	461a      	mov	r2, r3
 80025ac:	0092      	lsls	r2, r2, #2
 80025ae:	4413      	add	r3, r2
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	88bb      	ldrh	r3, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	3b01      	subs	r3, #1
 80025bc:	b29b      	uxth	r3, r3
 80025be:	88b9      	ldrh	r1, [r7, #4]
 80025c0:	88f8      	ldrh	r0, [r7, #6]
 80025c2:	4622      	mov	r2, r4
 80025c4:	f7ff fdfa 	bl	80021bc <ST7796_SetWindow>
    LCD_DC_DATA();
 80025c8:	2201      	movs	r2, #1
 80025ca:	2108      	movs	r1, #8
 80025cc:	482f      	ldr	r0, [pc, #188]	@ (800268c <ST7796_DrawChar+0x174>)
 80025ce:	f001 fd57 	bl	8004080 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 80025d2:	2200      	movs	r2, #0
 80025d4:	2110      	movs	r1, #16
 80025d6:	482d      	ldr	r0, [pc, #180]	@ (800268c <ST7796_DrawChar+0x174>)
 80025d8:	f001 fd52 	bl	8004080 <HAL_GPIO_WritePin>

    for(int i=0; i<10; i++) {
 80025dc:	2300      	movs	r3, #0
 80025de:	627b      	str	r3, [r7, #36]	@ 0x24
 80025e0:	e043      	b.n	800266a <ST7796_DrawChar+0x152>
        uint16_t line = pChar[i];
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4413      	add	r3, r2
 80025ea:	881b      	ldrh	r3, [r3, #0]
 80025ec:	827b      	strh	r3, [r7, #18]
        for(int r=0; r<size; r++) {
 80025ee:	2300      	movs	r3, #0
 80025f0:	623b      	str	r3, [r7, #32]
 80025f2:	e032      	b.n	800265a <ST7796_DrawChar+0x142>
            for(int j=0; j<7; j++) {
 80025f4:	2300      	movs	r3, #0
 80025f6:	61fb      	str	r3, [r7, #28]
 80025f8:	e029      	b.n	800264e <ST7796_DrawChar+0x136>
                uint16_t pixelColor = (line & (0x8000 >> j)) ? color : bg;
 80025fa:	8a7a      	ldrh	r2, [r7, #18]
 80025fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	fa41 f303 	asr.w	r3, r1, r3
 8002606:	4013      	ands	r3, r2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <ST7796_DrawChar+0xf8>
 800260c:	883b      	ldrh	r3, [r7, #0]
 800260e:	e000      	b.n	8002612 <ST7796_DrawChar+0xfa>
 8002610:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002612:	823b      	strh	r3, [r7, #16]
                uint8_t colorBytes[2] = {pixelColor >> 8, pixelColor & 0xFF};
 8002614:	8a3b      	ldrh	r3, [r7, #16]
 8002616:	0a1b      	lsrs	r3, r3, #8
 8002618:	b29b      	uxth	r3, r3
 800261a:	b2db      	uxtb	r3, r3
 800261c:	733b      	strb	r3, [r7, #12]
 800261e:	8a3b      	ldrh	r3, [r7, #16]
 8002620:	b2db      	uxtb	r3, r3
 8002622:	737b      	strb	r3, [r7, #13]
                for(int k=0; k<size; k++) {
 8002624:	2300      	movs	r3, #0
 8002626:	61bb      	str	r3, [r7, #24]
 8002628:	e009      	b.n	800263e <ST7796_DrawChar+0x126>
                   HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 800262a:	f107 010c 	add.w	r1, r7, #12
 800262e:	230a      	movs	r3, #10
 8002630:	2202      	movs	r2, #2
 8002632:	4817      	ldr	r0, [pc, #92]	@ (8002690 <ST7796_DrawChar+0x178>)
 8002634:	f002 fa43 	bl	8004abe <HAL_SPI_Transmit>
                for(int k=0; k<size; k++) {
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	3301      	adds	r3, #1
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	429a      	cmp	r2, r3
 8002646:	dbf0      	blt.n	800262a <ST7796_DrawChar+0x112>
            for(int j=0; j<7; j++) {
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	3301      	adds	r3, #1
 800264c:	61fb      	str	r3, [r7, #28]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	2b06      	cmp	r3, #6
 8002652:	ddd2      	ble.n	80025fa <ST7796_DrawChar+0xe2>
        for(int r=0; r<size; r++) {
 8002654:	6a3b      	ldr	r3, [r7, #32]
 8002656:	3301      	adds	r3, #1
 8002658:	623b      	str	r3, [r7, #32]
 800265a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800265e:	6a3a      	ldr	r2, [r7, #32]
 8002660:	429a      	cmp	r2, r3
 8002662:	dbc7      	blt.n	80025f4 <ST7796_DrawChar+0xdc>
    for(int i=0; i<10; i++) {
 8002664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002666:	3301      	adds	r3, #1
 8002668:	627b      	str	r3, [r7, #36]	@ 0x24
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	2b09      	cmp	r3, #9
 800266e:	ddb8      	ble.n	80025e2 <ST7796_DrawChar+0xca>
                }
            }
        }
    }
    LCD_CS_HIGH();
 8002670:	2201      	movs	r2, #1
 8002672:	2110      	movs	r1, #16
 8002674:	4805      	ldr	r0, [pc, #20]	@ (800268c <ST7796_DrawChar+0x174>)
 8002676:	f001 fd03 	bl	8004080 <HAL_GPIO_WritePin>
 800267a:	e002      	b.n	8002682 <ST7796_DrawChar+0x16a>
    if((x+7*size) > 320 || (y+10*size) > 480) return;
 800267c:	bf00      	nop
 800267e:	e000      	b.n	8002682 <ST7796_DrawChar+0x16a>
    if(c < 32 || c > 127) return;
 8002680:	bf00      	nop
}
 8002682:	372c      	adds	r7, #44	@ 0x2c
 8002684:	46bd      	mov	sp, r7
 8002686:	bd90      	pop	{r4, r7, pc}
 8002688:	080079c8 	.word	0x080079c8
 800268c:	40020000 	.word	0x40020000
 8002690:	200005a4 	.word	0x200005a4

08002694 <ST7796_WriteString>:

void ST7796_WriteString(uint16_t x, uint16_t y, char *str, uint16_t color, uint16_t bg, uint8_t size) {
 8002694:	b590      	push	{r4, r7, lr}
 8002696:	b087      	sub	sp, #28
 8002698:	af02      	add	r7, sp, #8
 800269a:	60ba      	str	r2, [r7, #8]
 800269c:	461a      	mov	r2, r3
 800269e:	4603      	mov	r3, r0
 80026a0:	81fb      	strh	r3, [r7, #14]
 80026a2:	460b      	mov	r3, r1
 80026a4:	81bb      	strh	r3, [r7, #12]
 80026a6:	4613      	mov	r3, r2
 80026a8:	80fb      	strh	r3, [r7, #6]
    while(*str) {
 80026aa:	e019      	b.n	80026e0 <ST7796_WriteString+0x4c>
        ST7796_DrawChar(x, y, *str, color, bg, size);
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	781a      	ldrb	r2, [r3, #0]
 80026b0:	88fc      	ldrh	r4, [r7, #6]
 80026b2:	89b9      	ldrh	r1, [r7, #12]
 80026b4:	89f8      	ldrh	r0, [r7, #14]
 80026b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80026ba:	9301      	str	r3, [sp, #4]
 80026bc:	8c3b      	ldrh	r3, [r7, #32]
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	4623      	mov	r3, r4
 80026c2:	f7ff ff29 	bl	8002518 <ST7796_DrawChar>
        x += 7 * size;
 80026c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	461a      	mov	r2, r3
 80026ce:	00d2      	lsls	r2, r2, #3
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	89fb      	ldrh	r3, [r7, #14]
 80026d6:	4413      	add	r3, r2
 80026d8:	81fb      	strh	r3, [r7, #14]
        str++;
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	3301      	adds	r3, #1
 80026de:	60bb      	str	r3, [r7, #8]
    while(*str) {
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d1e1      	bne.n	80026ac <ST7796_WriteString+0x18>
    }
}
 80026e8:	bf00      	nop
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd90      	pop	{r4, r7, pc}

080026f2 <ST7796_DrawBitmapZoom>:

void ST7796_DrawBitmapZoom(int x, int y, int w, int h, const uint16_t* bitmap, int zoom) {
 80026f2:	b590      	push	{r4, r7, lr}
 80026f4:	b08b      	sub	sp, #44	@ 0x2c
 80026f6:	af02      	add	r7, sp, #8
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	607a      	str	r2, [r7, #4]
 80026fe:	603b      	str	r3, [r7, #0]
    for (int j = 0; j < h; j++) {
 8002700:	2300      	movs	r3, #0
 8002702:	61fb      	str	r3, [r7, #28]
 8002704:	e039      	b.n	800277a <ST7796_DrawBitmapZoom+0x88>
        for (int i = 0; i < w; i++) {
 8002706:	2300      	movs	r3, #0
 8002708:	61bb      	str	r3, [r7, #24]
 800270a:	e02f      	b.n	800276c <ST7796_DrawBitmapZoom+0x7a>
            uint16_t color = bitmap[j * w + i];
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	fb03 f202 	mul.w	r2, r3, r2
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	4413      	add	r3, r2
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800271c:	4413      	add	r3, r2
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	82fb      	strh	r3, [r7, #22]
            if (color != 0x0000) {
 8002722:	8afb      	ldrh	r3, [r7, #22]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d01e      	beq.n	8002766 <ST7796_DrawBitmapZoom+0x74>
                ST7796_DrawRect(x + (i * zoom), y + (j * zoom), zoom, zoom, color);
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	b29a      	uxth	r2, r3
 800272c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800272e:	b29b      	uxth	r3, r3
 8002730:	fb12 f303 	smulbb	r3, r2, r3
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	b29b      	uxth	r3, r3
 800273a:	4413      	add	r3, r2
 800273c:	b298      	uxth	r0, r3
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	b29a      	uxth	r2, r3
 8002742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002744:	b29b      	uxth	r3, r3
 8002746:	fb12 f303 	smulbb	r3, r2, r3
 800274a:	b29a      	uxth	r2, r3
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	b29b      	uxth	r3, r3
 8002750:	4413      	add	r3, r2
 8002752:	b299      	uxth	r1, r3
 8002754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002756:	b29a      	uxth	r2, r3
 8002758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800275a:	b29c      	uxth	r4, r3
 800275c:	8afb      	ldrh	r3, [r7, #22]
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	4623      	mov	r3, r4
 8002762:	f7ff fe0f 	bl	8002384 <ST7796_DrawRect>
        for (int i = 0; i < w; i++) {
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	3301      	adds	r3, #1
 800276a:	61bb      	str	r3, [r7, #24]
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	429a      	cmp	r2, r3
 8002772:	dbcb      	blt.n	800270c <ST7796_DrawBitmapZoom+0x1a>
    for (int j = 0; j < h; j++) {
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	3301      	adds	r3, #1
 8002778:	61fb      	str	r3, [r7, #28]
 800277a:	69fa      	ldr	r2, [r7, #28]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	dbc1      	blt.n	8002706 <ST7796_DrawBitmapZoom+0x14>
            }
        }
    }
}
 8002782:	bf00      	nop
 8002784:	bf00      	nop
 8002786:	3724      	adds	r7, #36	@ 0x24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd90      	pop	{r4, r7, pc}

0800278c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002792:	2300      	movs	r3, #0
 8002794:	607b      	str	r3, [r7, #4]
 8002796:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <HAL_MspInit+0x4c>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279a:	4a0f      	ldr	r2, [pc, #60]	@ (80027d8 <HAL_MspInit+0x4c>)
 800279c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027a2:	4b0d      	ldr	r3, [pc, #52]	@ (80027d8 <HAL_MspInit+0x4c>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027aa:	607b      	str	r3, [r7, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	603b      	str	r3, [r7, #0]
 80027b2:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <HAL_MspInit+0x4c>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	4a08      	ldr	r2, [pc, #32]	@ (80027d8 <HAL_MspInit+0x4c>)
 80027b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027be:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <HAL_MspInit+0x4c>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c6:	603b      	str	r3, [r7, #0]
 80027c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80027ca:	2007      	movs	r0, #7
 80027cc:	f000 ff90 	bl	80036f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40023800 	.word	0x40023800

080027dc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08a      	sub	sp, #40	@ 0x28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a17      	ldr	r2, [pc, #92]	@ (8002858 <HAL_ADC_MspInit+0x7c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d127      	bne.n	800284e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	4b16      	ldr	r3, [pc, #88]	@ (800285c <HAL_ADC_MspInit+0x80>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	4a15      	ldr	r2, [pc, #84]	@ (800285c <HAL_ADC_MspInit+0x80>)
 8002808:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800280c:	6453      	str	r3, [r2, #68]	@ 0x44
 800280e:	4b13      	ldr	r3, [pc, #76]	@ (800285c <HAL_ADC_MspInit+0x80>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	4b0f      	ldr	r3, [pc, #60]	@ (800285c <HAL_ADC_MspInit+0x80>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	4a0e      	ldr	r2, [pc, #56]	@ (800285c <HAL_ADC_MspInit+0x80>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	6313      	str	r3, [r2, #48]	@ 0x30
 800282a:	4b0c      	ldr	r3, [pc, #48]	@ (800285c <HAL_ADC_MspInit+0x80>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002836:	2302      	movs	r3, #2
 8002838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800283a:	2303      	movs	r3, #3
 800283c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002842:	f107 0314 	add.w	r3, r7, #20
 8002846:	4619      	mov	r1, r3
 8002848:	4805      	ldr	r0, [pc, #20]	@ (8002860 <HAL_ADC_MspInit+0x84>)
 800284a:	f001 fa7d 	bl	8003d48 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800284e:	bf00      	nop
 8002850:	3728      	adds	r7, #40	@ 0x28
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40012000 	.word	0x40012000
 800285c:	40023800 	.word	0x40023800
 8002860:	40020000 	.word	0x40020000

08002864 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08a      	sub	sp, #40	@ 0x28
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286c:	f107 0314 	add.w	r3, r7, #20
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a30      	ldr	r2, [pc, #192]	@ (8002944 <HAL_SPI_MspInit+0xe0>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d15a      	bne.n	800293c <HAL_SPI_MspInit+0xd8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	4b2f      	ldr	r3, [pc, #188]	@ (8002948 <HAL_SPI_MspInit+0xe4>)
 800288c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288e:	4a2e      	ldr	r2, [pc, #184]	@ (8002948 <HAL_SPI_MspInit+0xe4>)
 8002890:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002894:	6453      	str	r3, [r2, #68]	@ 0x44
 8002896:	4b2c      	ldr	r3, [pc, #176]	@ (8002948 <HAL_SPI_MspInit+0xe4>)
 8002898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	4b28      	ldr	r3, [pc, #160]	@ (8002948 <HAL_SPI_MspInit+0xe4>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a27      	ldr	r2, [pc, #156]	@ (8002948 <HAL_SPI_MspInit+0xe4>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b25      	ldr	r3, [pc, #148]	@ (8002948 <HAL_SPI_MspInit+0xe4>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80028be:	23e0      	movs	r3, #224	@ 0xe0
 80028c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ca:	2303      	movs	r3, #3
 80028cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ce:	2305      	movs	r3, #5
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	481c      	ldr	r0, [pc, #112]	@ (800294c <HAL_SPI_MspInit+0xe8>)
 80028da:	f001 fa35 	bl	8003d48 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 80028de:	4b1c      	ldr	r3, [pc, #112]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 80028e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002954 <HAL_SPI_MspInit+0xf0>)
 80028e2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 80028e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 80028e6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80028ea:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028ec:	4b18      	ldr	r3, [pc, #96]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 80028ee:	2240      	movs	r2, #64	@ 0x40
 80028f0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028f2:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028f8:	4b15      	ldr	r3, [pc, #84]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 80028fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028fe:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002900:	4b13      	ldr	r3, [pc, #76]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 8002902:	2200      	movs	r2, #0
 8002904:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002906:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800290c:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 800290e:	2200      	movs	r2, #0
 8002910:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002912:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 8002914:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002918:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800291a:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 800291c:	2200      	movs	r2, #0
 800291e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002920:	480b      	ldr	r0, [pc, #44]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 8002922:	f000 ff27 	bl	8003774 <HAL_DMA_Init>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 800292c:	f7ff fb46 	bl	8001fbc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a07      	ldr	r2, [pc, #28]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 8002934:	649a      	str	r2, [r3, #72]	@ 0x48
 8002936:	4a06      	ldr	r2, [pc, #24]	@ (8002950 <HAL_SPI_MspInit+0xec>)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800293c:	bf00      	nop
 800293e:	3728      	adds	r7, #40	@ 0x28
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40013000 	.word	0x40013000
 8002948:	40023800 	.word	0x40023800
 800294c:	40020000 	.word	0x40020000
 8002950:	200005fc 	.word	0x200005fc
 8002954:	40026440 	.word	0x40026440

08002958 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002968:	d10d      	bne.n	8002986 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	4b09      	ldr	r3, [pc, #36]	@ (8002994 <HAL_TIM_PWM_MspInit+0x3c>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	4a08      	ldr	r2, [pc, #32]	@ (8002994 <HAL_TIM_PWM_MspInit+0x3c>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6413      	str	r3, [r2, #64]	@ 0x40
 800297a:	4b06      	ldr	r3, [pc, #24]	@ (8002994 <HAL_TIM_PWM_MspInit+0x3c>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002986:	bf00      	nop
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	40023800 	.word	0x40023800

08002998 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b088      	sub	sp, #32
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a0:	f107 030c 	add.w	r3, r7, #12
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	60da      	str	r2, [r3, #12]
 80029ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029b8:	d11e      	bne.n	80029f8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	4b10      	ldr	r3, [pc, #64]	@ (8002a00 <HAL_TIM_MspPostInit+0x68>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	4a0f      	ldr	r2, [pc, #60]	@ (8002a00 <HAL_TIM_MspPostInit+0x68>)
 80029c4:	f043 0302 	orr.w	r3, r3, #2
 80029c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002a00 <HAL_TIM_MspPostInit+0x68>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	60bb      	str	r3, [r7, #8]
 80029d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80029e8:	2301      	movs	r3, #1
 80029ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ec:	f107 030c 	add.w	r3, r7, #12
 80029f0:	4619      	mov	r1, r3
 80029f2:	4804      	ldr	r0, [pc, #16]	@ (8002a04 <HAL_TIM_MspPostInit+0x6c>)
 80029f4:	f001 f9a8 	bl	8003d48 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80029f8:	bf00      	nop
 80029fa:	3720      	adds	r7, #32
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40023800 	.word	0x40023800
 8002a04:	40020400 	.word	0x40020400

08002a08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <NMI_Handler+0x4>

08002a10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <HardFault_Handler+0x4>

08002a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a1c:	bf00      	nop
 8002a1e:	e7fd      	b.n	8002a1c <MemManage_Handler+0x4>

08002a20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a24:	bf00      	nop
 8002a26:	e7fd      	b.n	8002a24 <BusFault_Handler+0x4>

08002a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a2c:	bf00      	nop
 8002a2e:	e7fd      	b.n	8002a2c <UsageFault_Handler+0x4>

08002a30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a42:	bf00      	nop
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a50:	bf00      	nop
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a5e:	f000 f975 	bl	8002d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_FIRE_Pin);
 8002a6a:	2002      	movs	r0, #2
 8002a6c:	f001 fb22 	bl	80040b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002a78:	4802      	ldr	r0, [pc, #8]	@ (8002a84 <DMA2_Stream2_IRQHandler+0x10>)
 8002a7a:	f000 ff29 	bl	80038d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	200005fc 	.word	0x200005fc

08002a88 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BTN_FIRE_Pin) // Verificamos que sea el pin de disparo (PB1)
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d101      	bne.n	8002a9c <HAL_GPIO_EXTI_Callback+0x14>
    {
        // Llamamos a una función externa que definimos en el motor del juego
        Game_TriggerFire();
 8002a98:	f7fd fee6 	bl	8000868 <Game_TriggerFire>
    }
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return 1;
 8002aa8:	2301      	movs	r3, #1
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <_kill>:

int _kill(int pid, int sig)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002abe:	f003 f89f 	bl	8005c00 <__errno>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2216      	movs	r2, #22
 8002ac6:	601a      	str	r2, [r3, #0]
  return -1;
 8002ac8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <_exit>:

void _exit (int status)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002adc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff ffe7 	bl	8002ab4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ae6:	bf00      	nop
 8002ae8:	e7fd      	b.n	8002ae6 <_exit+0x12>

08002aea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b086      	sub	sp, #24
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	60f8      	str	r0, [r7, #12]
 8002af2:	60b9      	str	r1, [r7, #8]
 8002af4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
 8002afa:	e00a      	b.n	8002b12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002afc:	f3af 8000 	nop.w
 8002b00:	4601      	mov	r1, r0
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	1c5a      	adds	r2, r3, #1
 8002b06:	60ba      	str	r2, [r7, #8]
 8002b08:	b2ca      	uxtb	r2, r1
 8002b0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	dbf0      	blt.n	8002afc <_read+0x12>
  }

  return len;
 8002b1a:	687b      	ldr	r3, [r7, #4]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3718      	adds	r7, #24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b30:	2300      	movs	r3, #0
 8002b32:	617b      	str	r3, [r7, #20]
 8002b34:	e009      	b.n	8002b4a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	60ba      	str	r2, [r7, #8]
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	3301      	adds	r3, #1
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	dbf1      	blt.n	8002b36 <_write+0x12>
  }
  return len;
 8002b52:	687b      	ldr	r3, [r7, #4]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3718      	adds	r7, #24
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <_close>:

int _close(int file)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b84:	605a      	str	r2, [r3, #4]
  return 0;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <_isatty>:

int _isatty(int file)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b9c:	2301      	movs	r3, #1
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b085      	sub	sp, #20
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bcc:	4a14      	ldr	r2, [pc, #80]	@ (8002c20 <_sbrk+0x5c>)
 8002bce:	4b15      	ldr	r3, [pc, #84]	@ (8002c24 <_sbrk+0x60>)
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bd8:	4b13      	ldr	r3, [pc, #76]	@ (8002c28 <_sbrk+0x64>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d102      	bne.n	8002be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002be0:	4b11      	ldr	r3, [pc, #68]	@ (8002c28 <_sbrk+0x64>)
 8002be2:	4a12      	ldr	r2, [pc, #72]	@ (8002c2c <_sbrk+0x68>)
 8002be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002be6:	4b10      	ldr	r3, [pc, #64]	@ (8002c28 <_sbrk+0x64>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4413      	add	r3, r2
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d207      	bcs.n	8002c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bf4:	f003 f804 	bl	8005c00 <__errno>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	220c      	movs	r2, #12
 8002bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8002c02:	e009      	b.n	8002c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c04:	4b08      	ldr	r3, [pc, #32]	@ (8002c28 <_sbrk+0x64>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c0a:	4b07      	ldr	r3, [pc, #28]	@ (8002c28 <_sbrk+0x64>)
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4413      	add	r3, r2
 8002c12:	4a05      	ldr	r2, [pc, #20]	@ (8002c28 <_sbrk+0x64>)
 8002c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c16:	68fb      	ldr	r3, [r7, #12]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3718      	adds	r7, #24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	20020000 	.word	0x20020000
 8002c24:	00000400 	.word	0x00000400
 8002c28:	200006ac 	.word	0x200006ac
 8002c2c:	20000800 	.word	0x20000800

08002c30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c34:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <SystemInit+0x20>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c3a:	4a05      	ldr	r2, [pc, #20]	@ (8002c50 <SystemInit+0x20>)
 8002c3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c44:	bf00      	nop
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c8c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c58:	f7ff ffea 	bl	8002c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c5c:	480c      	ldr	r0, [pc, #48]	@ (8002c90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c5e:	490d      	ldr	r1, [pc, #52]	@ (8002c94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c60:	4a0d      	ldr	r2, [pc, #52]	@ (8002c98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c64:	e002      	b.n	8002c6c <LoopCopyDataInit>

08002c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c6a:	3304      	adds	r3, #4

08002c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c70:	d3f9      	bcc.n	8002c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c72:	4a0a      	ldr	r2, [pc, #40]	@ (8002c9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c74:	4c0a      	ldr	r4, [pc, #40]	@ (8002ca0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c78:	e001      	b.n	8002c7e <LoopFillZerobss>

08002c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c7c:	3204      	adds	r2, #4

08002c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c80:	d3fb      	bcc.n	8002c7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c82:	f002 ffc3 	bl	8005c0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c86:	f7fe ff47 	bl	8001b18 <main>
  bx  lr    
 8002c8a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c94:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8002c98:	0800823c 	.word	0x0800823c
  ldr r2, =_sbss
 8002c9c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8002ca0:	20000800 	.word	0x20000800

08002ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ca4:	e7fe      	b.n	8002ca4 <ADC_IRQHandler>
	...

08002ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cac:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce8 <HAL_Init+0x40>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce8 <HAL_Init+0x40>)
 8002cb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce8 <HAL_Init+0x40>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce8 <HAL_Init+0x40>)
 8002cbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc4:	4b08      	ldr	r3, [pc, #32]	@ (8002ce8 <HAL_Init+0x40>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a07      	ldr	r2, [pc, #28]	@ (8002ce8 <HAL_Init+0x40>)
 8002cca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd0:	2003      	movs	r0, #3
 8002cd2:	f000 fd0d 	bl	80036f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f000 f808 	bl	8002cec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cdc:	f7ff fd56 	bl	800278c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023c00 	.word	0x40023c00

08002cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cf4:	4b12      	ldr	r3, [pc, #72]	@ (8002d40 <HAL_InitTick+0x54>)
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <HAL_InitTick+0x58>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 fd25 	bl	800375a <HAL_SYSTICK_Config>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e00e      	b.n	8002d38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b0f      	cmp	r3, #15
 8002d1e:	d80a      	bhi.n	8002d36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d20:	2200      	movs	r2, #0
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	f04f 30ff 	mov.w	r0, #4294967295
 8002d28:	f000 fced 	bl	8003706 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d2c:	4a06      	ldr	r2, [pc, #24]	@ (8002d48 <HAL_InitTick+0x5c>)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	e000      	b.n	8002d38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20000034 	.word	0x20000034
 8002d44:	2000003c 	.word	0x2000003c
 8002d48:	20000038 	.word	0x20000038

08002d4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d50:	4b06      	ldr	r3, [pc, #24]	@ (8002d6c <HAL_IncTick+0x20>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	461a      	mov	r2, r3
 8002d56:	4b06      	ldr	r3, [pc, #24]	@ (8002d70 <HAL_IncTick+0x24>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	4a04      	ldr	r2, [pc, #16]	@ (8002d70 <HAL_IncTick+0x24>)
 8002d5e:	6013      	str	r3, [r2, #0]
}
 8002d60:	bf00      	nop
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	2000003c 	.word	0x2000003c
 8002d70:	200006b0 	.word	0x200006b0

08002d74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  return uwTick;
 8002d78:	4b03      	ldr	r3, [pc, #12]	@ (8002d88 <HAL_GetTick+0x14>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	200006b0 	.word	0x200006b0

08002d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d94:	f7ff ffee 	bl	8002d74 <HAL_GetTick>
 8002d98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da4:	d005      	beq.n	8002db2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002da6:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <HAL_Delay+0x44>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	461a      	mov	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4413      	add	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002db2:	bf00      	nop
 8002db4:	f7ff ffde 	bl	8002d74 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d8f7      	bhi.n	8002db4 <HAL_Delay+0x28>
  {
  }
}
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	2000003c 	.word	0x2000003c

08002dd4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e033      	b.n	8002e52 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d109      	bne.n	8002e06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff fcf2 	bl	80027dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	f003 0310 	and.w	r3, r3, #16
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d118      	bne.n	8002e44 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e16:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e1a:	f023 0302 	bic.w	r3, r3, #2
 8002e1e:	f043 0202 	orr.w	r2, r3, #2
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fa96 	bl	8003358 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	f023 0303 	bic.w	r3, r3, #3
 8002e3a:	f043 0201 	orr.w	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e42:	e001      	b.n	8002e48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
	...

08002e5c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_ADC_Start+0x1a>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e097      	b.n	8002fa6 <HAL_ADC_Start+0x14a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d018      	beq.n	8002ebe <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f042 0201 	orr.w	r2, r2, #1
 8002e9a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e9c:	4b45      	ldr	r3, [pc, #276]	@ (8002fb4 <HAL_ADC_Start+0x158>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a45      	ldr	r2, [pc, #276]	@ (8002fb8 <HAL_ADC_Start+0x15c>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	0c9a      	lsrs	r2, r3, #18
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	4413      	add	r3, r2
 8002eae:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002eb0:	e002      	b.n	8002eb8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f9      	bne.n	8002eb2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d15f      	bne.n	8002f8c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002ed4:	f023 0301 	bic.w	r3, r3, #1
 8002ed8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d007      	beq.n	8002efe <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ef6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f0a:	d106      	bne.n	8002f1a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f10:	f023 0206 	bic.w	r2, r3, #6
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	645a      	str	r2, [r3, #68]	@ 0x44
 8002f18:	e002      	b.n	8002f20 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f28:	4b24      	ldr	r3, [pc, #144]	@ (8002fbc <HAL_ADC_Start+0x160>)
 8002f2a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002f34:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f003 031f 	and.w	r3, r3, #31
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10f      	bne.n	8002f62 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d129      	bne.n	8002fa4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f5e:	609a      	str	r2, [r3, #8]
 8002f60:	e020      	b.n	8002fa4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a16      	ldr	r2, [pc, #88]	@ (8002fc0 <HAL_ADC_Start+0x164>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d11b      	bne.n	8002fa4 <HAL_ADC_Start+0x148>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d114      	bne.n	8002fa4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f88:	609a      	str	r2, [r3, #8]
 8002f8a:	e00b      	b.n	8002fa4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f90:	f043 0210 	orr.w	r2, r3, #16
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9c:	f043 0201 	orr.w	r2, r3, #1
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	20000034 	.word	0x20000034
 8002fb8:	431bde83 	.word	0x431bde83
 8002fbc:	40012300 	.word	0x40012300
 8002fc0:	40012000 	.word	0x40012000

08002fc4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fe0:	d113      	bne.n	800300a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ff0:	d10b      	bne.n	800300a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff6:	f043 0220 	orr.w	r2, r3, #32
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e063      	b.n	80030d2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800300a:	f7ff feb3 	bl	8002d74 <HAL_GetTick>
 800300e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003010:	e021      	b.n	8003056 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003018:	d01d      	beq.n	8003056 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d007      	beq.n	8003030 <HAL_ADC_PollForConversion+0x6c>
 8003020:	f7ff fea8 	bl	8002d74 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d212      	bcs.n	8003056 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b02      	cmp	r3, #2
 800303c:	d00b      	beq.n	8003056 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	f043 0204 	orr.w	r2, r3, #4
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e03d      	b.n	80030d2 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b02      	cmp	r3, #2
 8003062:	d1d6      	bne.n	8003012 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f06f 0212 	mvn.w	r2, #18
 800306c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d123      	bne.n	80030d0 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800308c:	2b00      	cmp	r3, #0
 800308e:	d11f      	bne.n	80030d0 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003096:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800309a:	2b00      	cmp	r3, #0
 800309c:	d006      	beq.n	80030ac <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d111      	bne.n	80030d0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f043 0201 	orr.w	r2, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80030da:	b480      	push	{r7}
 80030dc:	b083      	sub	sp, #12
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003108:	2b01      	cmp	r3, #1
 800310a:	d101      	bne.n	8003110 <HAL_ADC_ConfigChannel+0x1c>
 800310c:	2302      	movs	r3, #2
 800310e:	e113      	b.n	8003338 <HAL_ADC_ConfigChannel+0x244>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b09      	cmp	r3, #9
 800311e:	d925      	bls.n	800316c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68d9      	ldr	r1, [r3, #12]
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	b29b      	uxth	r3, r3
 800312c:	461a      	mov	r2, r3
 800312e:	4613      	mov	r3, r2
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	4413      	add	r3, r2
 8003134:	3b1e      	subs	r3, #30
 8003136:	2207      	movs	r2, #7
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	43da      	mvns	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	400a      	ands	r2, r1
 8003144:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68d9      	ldr	r1, [r3, #12]
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	b29b      	uxth	r3, r3
 8003156:	4618      	mov	r0, r3
 8003158:	4603      	mov	r3, r0
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	4403      	add	r3, r0
 800315e:	3b1e      	subs	r3, #30
 8003160:	409a      	lsls	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	60da      	str	r2, [r3, #12]
 800316a:	e022      	b.n	80031b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	6919      	ldr	r1, [r3, #16]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	b29b      	uxth	r3, r3
 8003178:	461a      	mov	r2, r3
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	2207      	movs	r2, #7
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43da      	mvns	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	400a      	ands	r2, r1
 800318e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6919      	ldr	r1, [r3, #16]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	b29b      	uxth	r3, r3
 80031a0:	4618      	mov	r0, r3
 80031a2:	4603      	mov	r3, r0
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	4403      	add	r3, r0
 80031a8:	409a      	lsls	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	2b06      	cmp	r3, #6
 80031b8:	d824      	bhi.n	8003204 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	4613      	mov	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	3b05      	subs	r3, #5
 80031cc:	221f      	movs	r2, #31
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43da      	mvns	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	400a      	ands	r2, r1
 80031da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	4618      	mov	r0, r3
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	3b05      	subs	r3, #5
 80031f6:	fa00 f203 	lsl.w	r2, r0, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	635a      	str	r2, [r3, #52]	@ 0x34
 8003202:	e04c      	b.n	800329e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	2b0c      	cmp	r3, #12
 800320a:	d824      	bhi.n	8003256 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4413      	add	r3, r2
 800321c:	3b23      	subs	r3, #35	@ 0x23
 800321e:	221f      	movs	r2, #31
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43da      	mvns	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	400a      	ands	r2, r1
 800322c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	b29b      	uxth	r3, r3
 800323a:	4618      	mov	r0, r3
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	3b23      	subs	r3, #35	@ 0x23
 8003248:	fa00 f203 	lsl.w	r2, r0, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	430a      	orrs	r2, r1
 8003252:	631a      	str	r2, [r3, #48]	@ 0x30
 8003254:	e023      	b.n	800329e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	3b41      	subs	r3, #65	@ 0x41
 8003268:	221f      	movs	r2, #31
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	43da      	mvns	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	400a      	ands	r2, r1
 8003276:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	b29b      	uxth	r3, r3
 8003284:	4618      	mov	r0, r3
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	4613      	mov	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4413      	add	r3, r2
 8003290:	3b41      	subs	r3, #65	@ 0x41
 8003292:	fa00 f203 	lsl.w	r2, r0, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800329e:	4b29      	ldr	r3, [pc, #164]	@ (8003344 <HAL_ADC_ConfigChannel+0x250>)
 80032a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a28      	ldr	r2, [pc, #160]	@ (8003348 <HAL_ADC_ConfigChannel+0x254>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d10f      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x1d8>
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2b12      	cmp	r3, #18
 80032b2:	d10b      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003348 <HAL_ADC_ConfigChannel+0x254>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d12b      	bne.n	800332e <HAL_ADC_ConfigChannel+0x23a>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a1c      	ldr	r2, [pc, #112]	@ (800334c <HAL_ADC_ConfigChannel+0x258>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d003      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1f4>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2b11      	cmp	r3, #17
 80032e6:	d122      	bne.n	800332e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a11      	ldr	r2, [pc, #68]	@ (800334c <HAL_ADC_ConfigChannel+0x258>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d111      	bne.n	800332e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800330a:	4b11      	ldr	r3, [pc, #68]	@ (8003350 <HAL_ADC_ConfigChannel+0x25c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a11      	ldr	r2, [pc, #68]	@ (8003354 <HAL_ADC_ConfigChannel+0x260>)
 8003310:	fba2 2303 	umull	r2, r3, r2, r3
 8003314:	0c9a      	lsrs	r2, r3, #18
 8003316:	4613      	mov	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003320:	e002      	b.n	8003328 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	3b01      	subs	r3, #1
 8003326:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1f9      	bne.n	8003322 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	40012300 	.word	0x40012300
 8003348:	40012000 	.word	0x40012000
 800334c:	10000012 	.word	0x10000012
 8003350:	20000034 	.word	0x20000034
 8003354:	431bde83 	.word	0x431bde83

08003358 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003360:	4b79      	ldr	r3, [pc, #484]	@ (8003548 <ADC_Init+0x1f0>)
 8003362:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	431a      	orrs	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800338c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6859      	ldr	r1, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	021a      	lsls	r2, r3, #8
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80033b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6859      	ldr	r1, [r3, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6899      	ldr	r1, [r3, #8]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ea:	4a58      	ldr	r2, [pc, #352]	@ (800354c <ADC_Init+0x1f4>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d022      	beq.n	8003436 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6899      	ldr	r1, [r3, #8]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003420:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6899      	ldr	r1, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	609a      	str	r2, [r3, #8]
 8003434:	e00f      	b.n	8003456 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003444:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003454:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 0202 	bic.w	r2, r2, #2
 8003464:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6899      	ldr	r1, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	7e1b      	ldrb	r3, [r3, #24]
 8003470:	005a      	lsls	r2, r3, #1
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d01b      	beq.n	80034bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003492:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80034a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6859      	ldr	r1, [r3, #4]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ae:	3b01      	subs	r3, #1
 80034b0:	035a      	lsls	r2, r3, #13
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	605a      	str	r2, [r3, #4]
 80034ba:	e007      	b.n	80034cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685a      	ldr	r2, [r3, #4]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034ca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80034da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	051a      	lsls	r2, r3, #20
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689a      	ldr	r2, [r3, #8]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003500:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6899      	ldr	r1, [r3, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800350e:	025a      	lsls	r2, r3, #9
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003526:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6899      	ldr	r1, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	029a      	lsls	r2, r3, #10
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	609a      	str	r2, [r3, #8]
}
 800353c:	bf00      	nop
 800353e:	3714      	adds	r7, #20
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	40012300 	.word	0x40012300
 800354c:	0f000001 	.word	0x0f000001

08003550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003560:	4b0c      	ldr	r3, [pc, #48]	@ (8003594 <__NVIC_SetPriorityGrouping+0x44>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003566:	68ba      	ldr	r2, [r7, #8]
 8003568:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800356c:	4013      	ands	r3, r2
 800356e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003578:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800357c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003582:	4a04      	ldr	r2, [pc, #16]	@ (8003594 <__NVIC_SetPriorityGrouping+0x44>)
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	60d3      	str	r3, [r2, #12]
}
 8003588:	bf00      	nop
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	e000ed00 	.word	0xe000ed00

08003598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800359c:	4b04      	ldr	r3, [pc, #16]	@ (80035b0 <__NVIC_GetPriorityGrouping+0x18>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	0a1b      	lsrs	r3, r3, #8
 80035a2:	f003 0307 	and.w	r3, r3, #7
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	db0b      	blt.n	80035de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	f003 021f 	and.w	r2, r3, #31
 80035cc:	4907      	ldr	r1, [pc, #28]	@ (80035ec <__NVIC_EnableIRQ+0x38>)
 80035ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d2:	095b      	lsrs	r3, r3, #5
 80035d4:	2001      	movs	r0, #1
 80035d6:	fa00 f202 	lsl.w	r2, r0, r2
 80035da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	e000e100 	.word	0xe000e100

080035f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	6039      	str	r1, [r7, #0]
 80035fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003600:	2b00      	cmp	r3, #0
 8003602:	db0a      	blt.n	800361a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	b2da      	uxtb	r2, r3
 8003608:	490c      	ldr	r1, [pc, #48]	@ (800363c <__NVIC_SetPriority+0x4c>)
 800360a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360e:	0112      	lsls	r2, r2, #4
 8003610:	b2d2      	uxtb	r2, r2
 8003612:	440b      	add	r3, r1
 8003614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003618:	e00a      	b.n	8003630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	b2da      	uxtb	r2, r3
 800361e:	4908      	ldr	r1, [pc, #32]	@ (8003640 <__NVIC_SetPriority+0x50>)
 8003620:	79fb      	ldrb	r3, [r7, #7]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	3b04      	subs	r3, #4
 8003628:	0112      	lsls	r2, r2, #4
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	440b      	add	r3, r1
 800362e:	761a      	strb	r2, [r3, #24]
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	e000e100 	.word	0xe000e100
 8003640:	e000ed00 	.word	0xe000ed00

08003644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003644:	b480      	push	{r7}
 8003646:	b089      	sub	sp, #36	@ 0x24
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	f1c3 0307 	rsb	r3, r3, #7
 800365e:	2b04      	cmp	r3, #4
 8003660:	bf28      	it	cs
 8003662:	2304      	movcs	r3, #4
 8003664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	3304      	adds	r3, #4
 800366a:	2b06      	cmp	r3, #6
 800366c:	d902      	bls.n	8003674 <NVIC_EncodePriority+0x30>
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	3b03      	subs	r3, #3
 8003672:	e000      	b.n	8003676 <NVIC_EncodePriority+0x32>
 8003674:	2300      	movs	r3, #0
 8003676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003678:	f04f 32ff 	mov.w	r2, #4294967295
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43da      	mvns	r2, r3
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	401a      	ands	r2, r3
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800368c:	f04f 31ff 	mov.w	r1, #4294967295
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	fa01 f303 	lsl.w	r3, r1, r3
 8003696:	43d9      	mvns	r1, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800369c:	4313      	orrs	r3, r2
         );
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3724      	adds	r7, #36	@ 0x24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
	...

080036ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3b01      	subs	r3, #1
 80036b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036bc:	d301      	bcc.n	80036c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036be:	2301      	movs	r3, #1
 80036c0:	e00f      	b.n	80036e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036c2:	4a0a      	ldr	r2, [pc, #40]	@ (80036ec <SysTick_Config+0x40>)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ca:	210f      	movs	r1, #15
 80036cc:	f04f 30ff 	mov.w	r0, #4294967295
 80036d0:	f7ff ff8e 	bl	80035f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036d4:	4b05      	ldr	r3, [pc, #20]	@ (80036ec <SysTick_Config+0x40>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036da:	4b04      	ldr	r3, [pc, #16]	@ (80036ec <SysTick_Config+0x40>)
 80036dc:	2207      	movs	r2, #7
 80036de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	e000e010 	.word	0xe000e010

080036f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7ff ff29 	bl	8003550 <__NVIC_SetPriorityGrouping>
}
 80036fe:	bf00      	nop
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003706:	b580      	push	{r7, lr}
 8003708:	b086      	sub	sp, #24
 800370a:	af00      	add	r7, sp, #0
 800370c:	4603      	mov	r3, r0
 800370e:	60b9      	str	r1, [r7, #8]
 8003710:	607a      	str	r2, [r7, #4]
 8003712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003714:	2300      	movs	r3, #0
 8003716:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003718:	f7ff ff3e 	bl	8003598 <__NVIC_GetPriorityGrouping>
 800371c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68b9      	ldr	r1, [r7, #8]
 8003722:	6978      	ldr	r0, [r7, #20]
 8003724:	f7ff ff8e 	bl	8003644 <NVIC_EncodePriority>
 8003728:	4602      	mov	r2, r0
 800372a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800372e:	4611      	mov	r1, r2
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff ff5d 	bl	80035f0 <__NVIC_SetPriority>
}
 8003736:	bf00      	nop
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	4603      	mov	r3, r0
 8003746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374c:	4618      	mov	r0, r3
 800374e:	f7ff ff31 	bl	80035b4 <__NVIC_EnableIRQ>
}
 8003752:	bf00      	nop
 8003754:	3708      	adds	r7, #8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b082      	sub	sp, #8
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f7ff ffa2 	bl	80036ac <SysTick_Config>
 8003768:	4603      	mov	r3, r0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003780:	f7ff faf8 	bl	8002d74 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d101      	bne.n	8003790 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e099      	b.n	80038c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2202      	movs	r2, #2
 8003794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0201 	bic.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037b0:	e00f      	b.n	80037d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037b2:	f7ff fadf 	bl	8002d74 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	2b05      	cmp	r3, #5
 80037be:	d908      	bls.n	80037d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2220      	movs	r2, #32
 80037c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2203      	movs	r2, #3
 80037ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e078      	b.n	80038c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1e8      	bne.n	80037b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037e8:	697a      	ldr	r2, [r7, #20]
 80037ea:	4b38      	ldr	r3, [pc, #224]	@ (80038cc <HAL_DMA_Init+0x158>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800380a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003816:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a1b      	ldr	r3, [r3, #32]
 800381c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	4313      	orrs	r3, r2
 8003822:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	2b04      	cmp	r3, #4
 800382a:	d107      	bne.n	800383c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003834:	4313      	orrs	r3, r2
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	f023 0307 	bic.w	r3, r3, #7
 8003852:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	4313      	orrs	r3, r2
 800385c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	2b04      	cmp	r3, #4
 8003864:	d117      	bne.n	8003896 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	4313      	orrs	r3, r2
 800386e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00e      	beq.n	8003896 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 f9e9 	bl	8003c50 <DMA_CheckFifoParam>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2240      	movs	r2, #64	@ 0x40
 8003888:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003892:	2301      	movs	r3, #1
 8003894:	e016      	b.n	80038c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f9a0 	bl	8003be4 <DMA_CalcBaseAndBitshift>
 80038a4:	4603      	mov	r3, r0
 80038a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ac:	223f      	movs	r2, #63	@ 0x3f
 80038ae:	409a      	lsls	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	f010803f 	.word	0xf010803f

080038d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003b18 <HAL_DMA_IRQHandler+0x248>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a8e      	ldr	r2, [pc, #568]	@ (8003b1c <HAL_DMA_IRQHandler+0x24c>)
 80038e2:	fba2 2303 	umull	r2, r3, r2, r3
 80038e6:	0a9b      	lsrs	r3, r3, #10
 80038e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038fa:	2208      	movs	r2, #8
 80038fc:	409a      	lsls	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	4013      	ands	r3, r2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d01a      	beq.n	800393c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0304 	and.w	r3, r3, #4
 8003910:	2b00      	cmp	r3, #0
 8003912:	d013      	beq.n	800393c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 0204 	bic.w	r2, r2, #4
 8003922:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003928:	2208      	movs	r2, #8
 800392a:	409a      	lsls	r2, r3
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003934:	f043 0201 	orr.w	r2, r3, #1
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003940:	2201      	movs	r2, #1
 8003942:	409a      	lsls	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	4013      	ands	r3, r2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d012      	beq.n	8003972 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00b      	beq.n	8003972 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395e:	2201      	movs	r2, #1
 8003960:	409a      	lsls	r2, r3
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396a:	f043 0202 	orr.w	r2, r3, #2
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003976:	2204      	movs	r2, #4
 8003978:	409a      	lsls	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	4013      	ands	r3, r2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d012      	beq.n	80039a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00b      	beq.n	80039a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003994:	2204      	movs	r2, #4
 8003996:	409a      	lsls	r2, r3
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a0:	f043 0204 	orr.w	r2, r3, #4
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ac:	2210      	movs	r2, #16
 80039ae:	409a      	lsls	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4013      	ands	r3, r2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d043      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d03c      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ca:	2210      	movs	r2, #16
 80039cc:	409a      	lsls	r2, r3
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d018      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d108      	bne.n	8003a00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d024      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	4798      	blx	r3
 80039fe:	e01f      	b.n	8003a40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d01b      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	4798      	blx	r3
 8003a10:	e016      	b.n	8003a40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d107      	bne.n	8003a30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0208 	bic.w	r2, r2, #8
 8003a2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a44:	2220      	movs	r2, #32
 8003a46:	409a      	lsls	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 808f 	beq.w	8003b70 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0310 	and.w	r3, r3, #16
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 8087 	beq.w	8003b70 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a66:	2220      	movs	r2, #32
 8003a68:	409a      	lsls	r2, r3
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b05      	cmp	r3, #5
 8003a78:	d136      	bne.n	8003ae8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0216 	bic.w	r2, r2, #22
 8003a88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	695a      	ldr	r2, [r3, #20]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d103      	bne.n	8003aaa <HAL_DMA_IRQHandler+0x1da>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d007      	beq.n	8003aba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 0208 	bic.w	r2, r2, #8
 8003ab8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003abe:	223f      	movs	r2, #63	@ 0x3f
 8003ac0:	409a      	lsls	r2, r3
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d07e      	beq.n	8003bdc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	4798      	blx	r3
        }
        return;
 8003ae6:	e079      	b.n	8003bdc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d01d      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10d      	bne.n	8003b20 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d031      	beq.n	8003b70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	4798      	blx	r3
 8003b14:	e02c      	b.n	8003b70 <HAL_DMA_IRQHandler+0x2a0>
 8003b16:	bf00      	nop
 8003b18:	20000034 	.word	0x20000034
 8003b1c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d023      	beq.n	8003b70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	4798      	blx	r3
 8003b30:	e01e      	b.n	8003b70 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10f      	bne.n	8003b60 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0210 	bic.w	r2, r2, #16
 8003b4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d032      	beq.n	8003bde <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d022      	beq.n	8003bca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2205      	movs	r2, #5
 8003b88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0201 	bic.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	60bb      	str	r3, [r7, #8]
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d307      	bcc.n	8003bb8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1f2      	bne.n	8003b9c <HAL_DMA_IRQHandler+0x2cc>
 8003bb6:	e000      	b.n	8003bba <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003bb8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d005      	beq.n	8003bde <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	4798      	blx	r3
 8003bda:	e000      	b.n	8003bde <HAL_DMA_IRQHandler+0x30e>
        return;
 8003bdc:	bf00      	nop
    }
  }
}
 8003bde:	3718      	adds	r7, #24
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	3b10      	subs	r3, #16
 8003bf4:	4a14      	ldr	r2, [pc, #80]	@ (8003c48 <DMA_CalcBaseAndBitshift+0x64>)
 8003bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfa:	091b      	lsrs	r3, r3, #4
 8003bfc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bfe:	4a13      	ldr	r2, [pc, #76]	@ (8003c4c <DMA_CalcBaseAndBitshift+0x68>)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4413      	add	r3, r2
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2b03      	cmp	r3, #3
 8003c10:	d909      	bls.n	8003c26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c1a:	f023 0303 	bic.w	r3, r3, #3
 8003c1e:	1d1a      	adds	r2, r3, #4
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c24:	e007      	b.n	8003c36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c2e:	f023 0303 	bic.w	r3, r3, #3
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	aaaaaaab 	.word	0xaaaaaaab
 8003c4c:	08008144 	.word	0x08008144

08003c50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d11f      	bne.n	8003caa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	2b03      	cmp	r3, #3
 8003c6e:	d856      	bhi.n	8003d1e <DMA_CheckFifoParam+0xce>
 8003c70:	a201      	add	r2, pc, #4	@ (adr r2, 8003c78 <DMA_CheckFifoParam+0x28>)
 8003c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c76:	bf00      	nop
 8003c78:	08003c89 	.word	0x08003c89
 8003c7c:	08003c9b 	.word	0x08003c9b
 8003c80:	08003c89 	.word	0x08003c89
 8003c84:	08003d1f 	.word	0x08003d1f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d046      	beq.n	8003d22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c98:	e043      	b.n	8003d22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ca2:	d140      	bne.n	8003d26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ca8:	e03d      	b.n	8003d26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cb2:	d121      	bne.n	8003cf8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	2b03      	cmp	r3, #3
 8003cb8:	d837      	bhi.n	8003d2a <DMA_CheckFifoParam+0xda>
 8003cba:	a201      	add	r2, pc, #4	@ (adr r2, 8003cc0 <DMA_CheckFifoParam+0x70>)
 8003cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc0:	08003cd1 	.word	0x08003cd1
 8003cc4:	08003cd7 	.word	0x08003cd7
 8003cc8:	08003cd1 	.word	0x08003cd1
 8003ccc:	08003ce9 	.word	0x08003ce9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003cd4:	e030      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cda:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d025      	beq.n	8003d2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce6:	e022      	b.n	8003d2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003cf0:	d11f      	bne.n	8003d32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cf6:	e01c      	b.n	8003d32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d903      	bls.n	8003d06 <DMA_CheckFifoParam+0xb6>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d003      	beq.n	8003d0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d04:	e018      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	73fb      	strb	r3, [r7, #15]
      break;
 8003d0a:	e015      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00e      	beq.n	8003d36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d1c:	e00b      	b.n	8003d36 <DMA_CheckFifoParam+0xe6>
      break;
 8003d1e:	bf00      	nop
 8003d20:	e00a      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      break;
 8003d22:	bf00      	nop
 8003d24:	e008      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      break;
 8003d26:	bf00      	nop
 8003d28:	e006      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      break;
 8003d2a:	bf00      	nop
 8003d2c:	e004      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      break;
 8003d2e:	bf00      	nop
 8003d30:	e002      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d32:	bf00      	nop
 8003d34:	e000      	b.n	8003d38 <DMA_CheckFifoParam+0xe8>
      break;
 8003d36:	bf00      	nop
    }
  } 
  
  return status; 
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3714      	adds	r7, #20
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop

08003d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b089      	sub	sp, #36	@ 0x24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d52:	2300      	movs	r3, #0
 8003d54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61fb      	str	r3, [r7, #28]
 8003d62:	e159      	b.n	8004018 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d64:	2201      	movs	r2, #1
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	4013      	ands	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	f040 8148 	bne.w	8004012 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f003 0303 	and.w	r3, r3, #3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d005      	beq.n	8003d9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d130      	bne.n	8003dfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	2203      	movs	r2, #3
 8003da6:	fa02 f303 	lsl.w	r3, r2, r3
 8003daa:	43db      	mvns	r3, r3
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	4013      	ands	r3, r2
 8003db0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	091b      	lsrs	r3, r3, #4
 8003de6:	f003 0201 	and.w	r2, r3, #1
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 0303 	and.w	r3, r3, #3
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d017      	beq.n	8003e38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	005b      	lsls	r3, r3, #1
 8003e12:	2203      	movs	r2, #3
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f003 0303 	and.w	r3, r3, #3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d123      	bne.n	8003e8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	08da      	lsrs	r2, r3, #3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	3208      	adds	r2, #8
 8003e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	220f      	movs	r2, #15
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	4013      	ands	r3, r2
 8003e66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	691a      	ldr	r2, [r3, #16]
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	08da      	lsrs	r2, r3, #3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	3208      	adds	r2, #8
 8003e86:	69b9      	ldr	r1, [r7, #24]
 8003e88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	2203      	movs	r2, #3
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	43db      	mvns	r3, r3
 8003e9e:	69ba      	ldr	r2, [r7, #24]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 0203 	and.w	r2, r3, #3
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 80a2 	beq.w	8004012 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	4b57      	ldr	r3, [pc, #348]	@ (8004030 <HAL_GPIO_Init+0x2e8>)
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed6:	4a56      	ldr	r2, [pc, #344]	@ (8004030 <HAL_GPIO_Init+0x2e8>)
 8003ed8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003edc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ede:	4b54      	ldr	r3, [pc, #336]	@ (8004030 <HAL_GPIO_Init+0x2e8>)
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003eea:	4a52      	ldr	r2, [pc, #328]	@ (8004034 <HAL_GPIO_Init+0x2ec>)
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	089b      	lsrs	r3, r3, #2
 8003ef0:	3302      	adds	r3, #2
 8003ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f003 0303 	and.w	r3, r3, #3
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	220f      	movs	r2, #15
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	43db      	mvns	r3, r3
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a49      	ldr	r2, [pc, #292]	@ (8004038 <HAL_GPIO_Init+0x2f0>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d019      	beq.n	8003f4a <HAL_GPIO_Init+0x202>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a48      	ldr	r2, [pc, #288]	@ (800403c <HAL_GPIO_Init+0x2f4>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d013      	beq.n	8003f46 <HAL_GPIO_Init+0x1fe>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a47      	ldr	r2, [pc, #284]	@ (8004040 <HAL_GPIO_Init+0x2f8>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00d      	beq.n	8003f42 <HAL_GPIO_Init+0x1fa>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a46      	ldr	r2, [pc, #280]	@ (8004044 <HAL_GPIO_Init+0x2fc>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d007      	beq.n	8003f3e <HAL_GPIO_Init+0x1f6>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a45      	ldr	r2, [pc, #276]	@ (8004048 <HAL_GPIO_Init+0x300>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d101      	bne.n	8003f3a <HAL_GPIO_Init+0x1f2>
 8003f36:	2304      	movs	r3, #4
 8003f38:	e008      	b.n	8003f4c <HAL_GPIO_Init+0x204>
 8003f3a:	2307      	movs	r3, #7
 8003f3c:	e006      	b.n	8003f4c <HAL_GPIO_Init+0x204>
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e004      	b.n	8003f4c <HAL_GPIO_Init+0x204>
 8003f42:	2302      	movs	r3, #2
 8003f44:	e002      	b.n	8003f4c <HAL_GPIO_Init+0x204>
 8003f46:	2301      	movs	r3, #1
 8003f48:	e000      	b.n	8003f4c <HAL_GPIO_Init+0x204>
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	69fa      	ldr	r2, [r7, #28]
 8003f4e:	f002 0203 	and.w	r2, r2, #3
 8003f52:	0092      	lsls	r2, r2, #2
 8003f54:	4093      	lsls	r3, r2
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f5c:	4935      	ldr	r1, [pc, #212]	@ (8004034 <HAL_GPIO_Init+0x2ec>)
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	089b      	lsrs	r3, r3, #2
 8003f62:	3302      	adds	r3, #2
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f6a:	4b38      	ldr	r3, [pc, #224]	@ (800404c <HAL_GPIO_Init+0x304>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	43db      	mvns	r3, r3
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	4013      	ands	r3, r2
 8003f78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f8e:	4a2f      	ldr	r2, [pc, #188]	@ (800404c <HAL_GPIO_Init+0x304>)
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f94:	4b2d      	ldr	r3, [pc, #180]	@ (800404c <HAL_GPIO_Init+0x304>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fb8:	4a24      	ldr	r2, [pc, #144]	@ (800404c <HAL_GPIO_Init+0x304>)
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fbe:	4b23      	ldr	r3, [pc, #140]	@ (800404c <HAL_GPIO_Init+0x304>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fe2:	4a1a      	ldr	r2, [pc, #104]	@ (800404c <HAL_GPIO_Init+0x304>)
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fe8:	4b18      	ldr	r3, [pc, #96]	@ (800404c <HAL_GPIO_Init+0x304>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	69ba      	ldr	r2, [r7, #24]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d003      	beq.n	800400c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004004:	69ba      	ldr	r2, [r7, #24]
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	4313      	orrs	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800400c:	4a0f      	ldr	r2, [pc, #60]	@ (800404c <HAL_GPIO_Init+0x304>)
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	3301      	adds	r3, #1
 8004016:	61fb      	str	r3, [r7, #28]
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	2b0f      	cmp	r3, #15
 800401c:	f67f aea2 	bls.w	8003d64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004020:	bf00      	nop
 8004022:	bf00      	nop
 8004024:	3724      	adds	r7, #36	@ 0x24
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	40023800 	.word	0x40023800
 8004034:	40013800 	.word	0x40013800
 8004038:	40020000 	.word	0x40020000
 800403c:	40020400 	.word	0x40020400
 8004040:	40020800 	.word	0x40020800
 8004044:	40020c00 	.word	0x40020c00
 8004048:	40021000 	.word	0x40021000
 800404c:	40013c00 	.word	0x40013c00

08004050 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	460b      	mov	r3, r1
 800405a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	691a      	ldr	r2, [r3, #16]
 8004060:	887b      	ldrh	r3, [r7, #2]
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004068:	2301      	movs	r3, #1
 800406a:	73fb      	strb	r3, [r7, #15]
 800406c:	e001      	b.n	8004072 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800406e:	2300      	movs	r3, #0
 8004070:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004072:	7bfb      	ldrb	r3, [r7, #15]
}
 8004074:	4618      	mov	r0, r3
 8004076:	3714      	adds	r7, #20
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	460b      	mov	r3, r1
 800408a:	807b      	strh	r3, [r7, #2]
 800408c:	4613      	mov	r3, r2
 800408e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004090:	787b      	ldrb	r3, [r7, #1]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004096:	887a      	ldrh	r2, [r7, #2]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800409c:	e003      	b.n	80040a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800409e:	887b      	ldrh	r3, [r7, #2]
 80040a0:	041a      	lsls	r2, r3, #16
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	619a      	str	r2, [r3, #24]
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
	...

080040b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80040be:	4b08      	ldr	r3, [pc, #32]	@ (80040e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040c0:	695a      	ldr	r2, [r3, #20]
 80040c2:	88fb      	ldrh	r3, [r7, #6]
 80040c4:	4013      	ands	r3, r2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d006      	beq.n	80040d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040ca:	4a05      	ldr	r2, [pc, #20]	@ (80040e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040cc:	88fb      	ldrh	r3, [r7, #6]
 80040ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040d0:	88fb      	ldrh	r3, [r7, #6]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fe fcd8 	bl	8002a88 <HAL_GPIO_EXTI_Callback>
  }
}
 80040d8:	bf00      	nop
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	40013c00 	.word	0x40013c00

080040e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e267      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d075      	beq.n	80041ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004102:	4b88      	ldr	r3, [pc, #544]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 030c 	and.w	r3, r3, #12
 800410a:	2b04      	cmp	r3, #4
 800410c:	d00c      	beq.n	8004128 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800410e:	4b85      	ldr	r3, [pc, #532]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004116:	2b08      	cmp	r3, #8
 8004118:	d112      	bne.n	8004140 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800411a:	4b82      	ldr	r3, [pc, #520]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004122:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004126:	d10b      	bne.n	8004140 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004128:	4b7e      	ldr	r3, [pc, #504]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d05b      	beq.n	80041ec <HAL_RCC_OscConfig+0x108>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d157      	bne.n	80041ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e242      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004148:	d106      	bne.n	8004158 <HAL_RCC_OscConfig+0x74>
 800414a:	4b76      	ldr	r3, [pc, #472]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a75      	ldr	r2, [pc, #468]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	e01d      	b.n	8004194 <HAL_RCC_OscConfig+0xb0>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004160:	d10c      	bne.n	800417c <HAL_RCC_OscConfig+0x98>
 8004162:	4b70      	ldr	r3, [pc, #448]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a6f      	ldr	r2, [pc, #444]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800416c:	6013      	str	r3, [r2, #0]
 800416e:	4b6d      	ldr	r3, [pc, #436]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a6c      	ldr	r2, [pc, #432]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004174:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	e00b      	b.n	8004194 <HAL_RCC_OscConfig+0xb0>
 800417c:	4b69      	ldr	r3, [pc, #420]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a68      	ldr	r2, [pc, #416]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004182:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	4b66      	ldr	r3, [pc, #408]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a65      	ldr	r2, [pc, #404]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 800418e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d013      	beq.n	80041c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800419c:	f7fe fdea 	bl	8002d74 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041a4:	f7fe fde6 	bl	8002d74 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b64      	cmp	r3, #100	@ 0x64
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e207      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041b6:	4b5b      	ldr	r3, [pc, #364]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0f0      	beq.n	80041a4 <HAL_RCC_OscConfig+0xc0>
 80041c2:	e014      	b.n	80041ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c4:	f7fe fdd6 	bl	8002d74 <HAL_GetTick>
 80041c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ca:	e008      	b.n	80041de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041cc:	f7fe fdd2 	bl	8002d74 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b64      	cmp	r3, #100	@ 0x64
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e1f3      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041de:	4b51      	ldr	r3, [pc, #324]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1f0      	bne.n	80041cc <HAL_RCC_OscConfig+0xe8>
 80041ea:	e000      	b.n	80041ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d063      	beq.n	80042c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041fa:	4b4a      	ldr	r3, [pc, #296]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 030c 	and.w	r3, r3, #12
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00b      	beq.n	800421e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004206:	4b47      	ldr	r3, [pc, #284]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800420e:	2b08      	cmp	r3, #8
 8004210:	d11c      	bne.n	800424c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004212:	4b44      	ldr	r3, [pc, #272]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d116      	bne.n	800424c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800421e:	4b41      	ldr	r3, [pc, #260]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d005      	beq.n	8004236 <HAL_RCC_OscConfig+0x152>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d001      	beq.n	8004236 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e1c7      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004236:	4b3b      	ldr	r3, [pc, #236]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	4937      	ldr	r1, [pc, #220]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004246:	4313      	orrs	r3, r2
 8004248:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800424a:	e03a      	b.n	80042c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d020      	beq.n	8004296 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004254:	4b34      	ldr	r3, [pc, #208]	@ (8004328 <HAL_RCC_OscConfig+0x244>)
 8004256:	2201      	movs	r2, #1
 8004258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425a:	f7fe fd8b 	bl	8002d74 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004262:	f7fe fd87 	bl	8002d74 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e1a8      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004274:	4b2b      	ldr	r3, [pc, #172]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004280:	4b28      	ldr	r3, [pc, #160]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	4925      	ldr	r1, [pc, #148]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 8004290:	4313      	orrs	r3, r2
 8004292:	600b      	str	r3, [r1, #0]
 8004294:	e015      	b.n	80042c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004296:	4b24      	ldr	r3, [pc, #144]	@ (8004328 <HAL_RCC_OscConfig+0x244>)
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429c:	f7fe fd6a 	bl	8002d74 <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042a4:	f7fe fd66 	bl	8002d74 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e187      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1f0      	bne.n	80042a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d036      	beq.n	800433c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d016      	beq.n	8004304 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042d6:	4b15      	ldr	r3, [pc, #84]	@ (800432c <HAL_RCC_OscConfig+0x248>)
 80042d8:	2201      	movs	r2, #1
 80042da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042dc:	f7fe fd4a 	bl	8002d74 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042e4:	f7fe fd46 	bl	8002d74 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e167      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004324 <HAL_RCC_OscConfig+0x240>)
 80042f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d0f0      	beq.n	80042e4 <HAL_RCC_OscConfig+0x200>
 8004302:	e01b      	b.n	800433c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004304:	4b09      	ldr	r3, [pc, #36]	@ (800432c <HAL_RCC_OscConfig+0x248>)
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800430a:	f7fe fd33 	bl	8002d74 <HAL_GetTick>
 800430e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004310:	e00e      	b.n	8004330 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004312:	f7fe fd2f 	bl	8002d74 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d907      	bls.n	8004330 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e150      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
 8004324:	40023800 	.word	0x40023800
 8004328:	42470000 	.word	0x42470000
 800432c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004330:	4b88      	ldr	r3, [pc, #544]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004334:	f003 0302 	and.w	r3, r3, #2
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1ea      	bne.n	8004312 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 8097 	beq.w	8004478 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800434a:	2300      	movs	r3, #0
 800434c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800434e:	4b81      	ldr	r3, [pc, #516]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10f      	bne.n	800437a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800435a:	2300      	movs	r3, #0
 800435c:	60bb      	str	r3, [r7, #8]
 800435e:	4b7d      	ldr	r3, [pc, #500]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004362:	4a7c      	ldr	r2, [pc, #496]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004368:	6413      	str	r3, [r2, #64]	@ 0x40
 800436a:	4b7a      	ldr	r3, [pc, #488]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004372:	60bb      	str	r3, [r7, #8]
 8004374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004376:	2301      	movs	r3, #1
 8004378:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437a:	4b77      	ldr	r3, [pc, #476]	@ (8004558 <HAL_RCC_OscConfig+0x474>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004382:	2b00      	cmp	r3, #0
 8004384:	d118      	bne.n	80043b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004386:	4b74      	ldr	r3, [pc, #464]	@ (8004558 <HAL_RCC_OscConfig+0x474>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a73      	ldr	r2, [pc, #460]	@ (8004558 <HAL_RCC_OscConfig+0x474>)
 800438c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004392:	f7fe fcef 	bl	8002d74 <HAL_GetTick>
 8004396:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800439a:	f7fe fceb 	bl	8002d74 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e10c      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ac:	4b6a      	ldr	r3, [pc, #424]	@ (8004558 <HAL_RCC_OscConfig+0x474>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0f0      	beq.n	800439a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d106      	bne.n	80043ce <HAL_RCC_OscConfig+0x2ea>
 80043c0:	4b64      	ldr	r3, [pc, #400]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c4:	4a63      	ldr	r2, [pc, #396]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80043cc:	e01c      	b.n	8004408 <HAL_RCC_OscConfig+0x324>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b05      	cmp	r3, #5
 80043d4:	d10c      	bne.n	80043f0 <HAL_RCC_OscConfig+0x30c>
 80043d6:	4b5f      	ldr	r3, [pc, #380]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043da:	4a5e      	ldr	r2, [pc, #376]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043dc:	f043 0304 	orr.w	r3, r3, #4
 80043e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80043e2:	4b5c      	ldr	r3, [pc, #368]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e6:	4a5b      	ldr	r2, [pc, #364]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043e8:	f043 0301 	orr.w	r3, r3, #1
 80043ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ee:	e00b      	b.n	8004408 <HAL_RCC_OscConfig+0x324>
 80043f0:	4b58      	ldr	r3, [pc, #352]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043f4:	4a57      	ldr	r2, [pc, #348]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043f6:	f023 0301 	bic.w	r3, r3, #1
 80043fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80043fc:	4b55      	ldr	r3, [pc, #340]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80043fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004400:	4a54      	ldr	r2, [pc, #336]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004402:	f023 0304 	bic.w	r3, r3, #4
 8004406:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d015      	beq.n	800443c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004410:	f7fe fcb0 	bl	8002d74 <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004416:	e00a      	b.n	800442e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004418:	f7fe fcac 	bl	8002d74 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004426:	4293      	cmp	r3, r2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e0cb      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800442e:	4b49      	ldr	r3, [pc, #292]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0ee      	beq.n	8004418 <HAL_RCC_OscConfig+0x334>
 800443a:	e014      	b.n	8004466 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800443c:	f7fe fc9a 	bl	8002d74 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004442:	e00a      	b.n	800445a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004444:	f7fe fc96 	bl	8002d74 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004452:	4293      	cmp	r3, r2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e0b5      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800445a:	4b3e      	ldr	r3, [pc, #248]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 800445c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1ee      	bne.n	8004444 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004466:	7dfb      	ldrb	r3, [r7, #23]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d105      	bne.n	8004478 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800446c:	4b39      	ldr	r3, [pc, #228]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 800446e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004470:	4a38      	ldr	r2, [pc, #224]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004472:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004476:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 80a1 	beq.w	80045c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004482:	4b34      	ldr	r3, [pc, #208]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 030c 	and.w	r3, r3, #12
 800448a:	2b08      	cmp	r3, #8
 800448c:	d05c      	beq.n	8004548 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d141      	bne.n	800451a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004496:	4b31      	ldr	r3, [pc, #196]	@ (800455c <HAL_RCC_OscConfig+0x478>)
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449c:	f7fe fc6a 	bl	8002d74 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044a4:	f7fe fc66 	bl	8002d74 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e087      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044b6:	4b27      	ldr	r3, [pc, #156]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1f0      	bne.n	80044a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	69da      	ldr	r2, [r3, #28]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	431a      	orrs	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	019b      	lsls	r3, r3, #6
 80044d2:	431a      	orrs	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d8:	085b      	lsrs	r3, r3, #1
 80044da:	3b01      	subs	r3, #1
 80044dc:	041b      	lsls	r3, r3, #16
 80044de:	431a      	orrs	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e4:	061b      	lsls	r3, r3, #24
 80044e6:	491b      	ldr	r1, [pc, #108]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044ec:	4b1b      	ldr	r3, [pc, #108]	@ (800455c <HAL_RCC_OscConfig+0x478>)
 80044ee:	2201      	movs	r2, #1
 80044f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f2:	f7fe fc3f 	bl	8002d74 <HAL_GetTick>
 80044f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f8:	e008      	b.n	800450c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044fa:	f7fe fc3b 	bl	8002d74 <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d901      	bls.n	800450c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e05c      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800450c:	4b11      	ldr	r3, [pc, #68]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d0f0      	beq.n	80044fa <HAL_RCC_OscConfig+0x416>
 8004518:	e054      	b.n	80045c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800451a:	4b10      	ldr	r3, [pc, #64]	@ (800455c <HAL_RCC_OscConfig+0x478>)
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004520:	f7fe fc28 	bl	8002d74 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004528:	f7fe fc24 	bl	8002d74 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e045      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453a:	4b06      	ldr	r3, [pc, #24]	@ (8004554 <HAL_RCC_OscConfig+0x470>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x444>
 8004546:	e03d      	b.n	80045c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d107      	bne.n	8004560 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e038      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
 8004554:	40023800 	.word	0x40023800
 8004558:	40007000 	.word	0x40007000
 800455c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004560:	4b1b      	ldr	r3, [pc, #108]	@ (80045d0 <HAL_RCC_OscConfig+0x4ec>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d028      	beq.n	80045c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004578:	429a      	cmp	r2, r3
 800457a:	d121      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004586:	429a      	cmp	r2, r3
 8004588:	d11a      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004590:	4013      	ands	r3, r2
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004596:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004598:	4293      	cmp	r3, r2
 800459a:	d111      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a6:	085b      	lsrs	r3, r3, #1
 80045a8:	3b01      	subs	r3, #1
 80045aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d107      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e000      	b.n	80045c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	40023800 	.word	0x40023800

080045d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d101      	bne.n	80045e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e0cc      	b.n	8004782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045e8:	4b68      	ldr	r3, [pc, #416]	@ (800478c <HAL_RCC_ClockConfig+0x1b8>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d90c      	bls.n	8004610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f6:	4b65      	ldr	r3, [pc, #404]	@ (800478c <HAL_RCC_ClockConfig+0x1b8>)
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	b2d2      	uxtb	r2, r2
 80045fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045fe:	4b63      	ldr	r3, [pc, #396]	@ (800478c <HAL_RCC_ClockConfig+0x1b8>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	429a      	cmp	r2, r3
 800460a:	d001      	beq.n	8004610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e0b8      	b.n	8004782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d020      	beq.n	800465e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	d005      	beq.n	8004634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004628:	4b59      	ldr	r3, [pc, #356]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	4a58      	ldr	r2, [pc, #352]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 800462e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004632:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0308 	and.w	r3, r3, #8
 800463c:	2b00      	cmp	r3, #0
 800463e:	d005      	beq.n	800464c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004640:	4b53      	ldr	r3, [pc, #332]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	4a52      	ldr	r2, [pc, #328]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004646:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800464a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800464c:	4b50      	ldr	r3, [pc, #320]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	494d      	ldr	r1, [pc, #308]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	4313      	orrs	r3, r2
 800465c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	d044      	beq.n	80046f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d107      	bne.n	8004682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004672:	4b47      	ldr	r3, [pc, #284]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d119      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e07f      	b.n	8004782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2b02      	cmp	r3, #2
 8004688:	d003      	beq.n	8004692 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800468e:	2b03      	cmp	r3, #3
 8004690:	d107      	bne.n	80046a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004692:	4b3f      	ldr	r3, [pc, #252]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d109      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e06f      	b.n	8004782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e067      	b.n	8004782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046b2:	4b37      	ldr	r3, [pc, #220]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f023 0203 	bic.w	r2, r3, #3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	4934      	ldr	r1, [pc, #208]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046c4:	f7fe fb56 	bl	8002d74 <HAL_GetTick>
 80046c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ca:	e00a      	b.n	80046e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046cc:	f7fe fb52 	bl	8002d74 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046da:	4293      	cmp	r3, r2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e04f      	b.n	8004782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f003 020c 	and.w	r2, r3, #12
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d1eb      	bne.n	80046cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046f4:	4b25      	ldr	r3, [pc, #148]	@ (800478c <HAL_RCC_ClockConfig+0x1b8>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d20c      	bcs.n	800471c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004702:	4b22      	ldr	r3, [pc, #136]	@ (800478c <HAL_RCC_ClockConfig+0x1b8>)
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	b2d2      	uxtb	r2, r2
 8004708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800470a:	4b20      	ldr	r3, [pc, #128]	@ (800478c <HAL_RCC_ClockConfig+0x1b8>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0307 	and.w	r3, r3, #7
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	429a      	cmp	r2, r3
 8004716:	d001      	beq.n	800471c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e032      	b.n	8004782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b00      	cmp	r3, #0
 8004726:	d008      	beq.n	800473a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004728:	4b19      	ldr	r3, [pc, #100]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	4916      	ldr	r1, [pc, #88]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004736:	4313      	orrs	r3, r2
 8004738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0308 	and.w	r3, r3, #8
 8004742:	2b00      	cmp	r3, #0
 8004744:	d009      	beq.n	800475a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004746:	4b12      	ldr	r3, [pc, #72]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	490e      	ldr	r1, [pc, #56]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004756:	4313      	orrs	r3, r2
 8004758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800475a:	f000 f821 	bl	80047a0 <HAL_RCC_GetSysClockFreq>
 800475e:	4602      	mov	r2, r0
 8004760:	4b0b      	ldr	r3, [pc, #44]	@ (8004790 <HAL_RCC_ClockConfig+0x1bc>)
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	091b      	lsrs	r3, r3, #4
 8004766:	f003 030f 	and.w	r3, r3, #15
 800476a:	490a      	ldr	r1, [pc, #40]	@ (8004794 <HAL_RCC_ClockConfig+0x1c0>)
 800476c:	5ccb      	ldrb	r3, [r1, r3]
 800476e:	fa22 f303 	lsr.w	r3, r2, r3
 8004772:	4a09      	ldr	r2, [pc, #36]	@ (8004798 <HAL_RCC_ClockConfig+0x1c4>)
 8004774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004776:	4b09      	ldr	r3, [pc, #36]	@ (800479c <HAL_RCC_ClockConfig+0x1c8>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	f7fe fab6 	bl	8002cec <HAL_InitTick>

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	40023c00 	.word	0x40023c00
 8004790:	40023800 	.word	0x40023800
 8004794:	08008134 	.word	0x08008134
 8004798:	20000034 	.word	0x20000034
 800479c:	20000038 	.word	0x20000038

080047a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047a4:	b094      	sub	sp, #80	@ 0x50
 80047a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80047ac:	2300      	movs	r3, #0
 80047ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047b8:	4b79      	ldr	r3, [pc, #484]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f003 030c 	and.w	r3, r3, #12
 80047c0:	2b08      	cmp	r3, #8
 80047c2:	d00d      	beq.n	80047e0 <HAL_RCC_GetSysClockFreq+0x40>
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	f200 80e1 	bhi.w	800498c <HAL_RCC_GetSysClockFreq+0x1ec>
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_RCC_GetSysClockFreq+0x34>
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d003      	beq.n	80047da <HAL_RCC_GetSysClockFreq+0x3a>
 80047d2:	e0db      	b.n	800498c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047d4:	4b73      	ldr	r3, [pc, #460]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80047d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047d8:	e0db      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047da:	4b73      	ldr	r3, [pc, #460]	@ (80049a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80047dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047de:	e0d8      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047e0:	4b6f      	ldr	r3, [pc, #444]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047ea:	4b6d      	ldr	r3, [pc, #436]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d063      	beq.n	80048be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047f6:	4b6a      	ldr	r3, [pc, #424]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	099b      	lsrs	r3, r3, #6
 80047fc:	2200      	movs	r2, #0
 80047fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004800:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004808:	633b      	str	r3, [r7, #48]	@ 0x30
 800480a:	2300      	movs	r3, #0
 800480c:	637b      	str	r3, [r7, #52]	@ 0x34
 800480e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004812:	4622      	mov	r2, r4
 8004814:	462b      	mov	r3, r5
 8004816:	f04f 0000 	mov.w	r0, #0
 800481a:	f04f 0100 	mov.w	r1, #0
 800481e:	0159      	lsls	r1, r3, #5
 8004820:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004824:	0150      	lsls	r0, r2, #5
 8004826:	4602      	mov	r2, r0
 8004828:	460b      	mov	r3, r1
 800482a:	4621      	mov	r1, r4
 800482c:	1a51      	subs	r1, r2, r1
 800482e:	6139      	str	r1, [r7, #16]
 8004830:	4629      	mov	r1, r5
 8004832:	eb63 0301 	sbc.w	r3, r3, r1
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	f04f 0200 	mov.w	r2, #0
 800483c:	f04f 0300 	mov.w	r3, #0
 8004840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004844:	4659      	mov	r1, fp
 8004846:	018b      	lsls	r3, r1, #6
 8004848:	4651      	mov	r1, sl
 800484a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800484e:	4651      	mov	r1, sl
 8004850:	018a      	lsls	r2, r1, #6
 8004852:	4651      	mov	r1, sl
 8004854:	ebb2 0801 	subs.w	r8, r2, r1
 8004858:	4659      	mov	r1, fp
 800485a:	eb63 0901 	sbc.w	r9, r3, r1
 800485e:	f04f 0200 	mov.w	r2, #0
 8004862:	f04f 0300 	mov.w	r3, #0
 8004866:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800486a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800486e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004872:	4690      	mov	r8, r2
 8004874:	4699      	mov	r9, r3
 8004876:	4623      	mov	r3, r4
 8004878:	eb18 0303 	adds.w	r3, r8, r3
 800487c:	60bb      	str	r3, [r7, #8]
 800487e:	462b      	mov	r3, r5
 8004880:	eb49 0303 	adc.w	r3, r9, r3
 8004884:	60fb      	str	r3, [r7, #12]
 8004886:	f04f 0200 	mov.w	r2, #0
 800488a:	f04f 0300 	mov.w	r3, #0
 800488e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004892:	4629      	mov	r1, r5
 8004894:	024b      	lsls	r3, r1, #9
 8004896:	4621      	mov	r1, r4
 8004898:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800489c:	4621      	mov	r1, r4
 800489e:	024a      	lsls	r2, r1, #9
 80048a0:	4610      	mov	r0, r2
 80048a2:	4619      	mov	r1, r3
 80048a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048a6:	2200      	movs	r2, #0
 80048a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80048b0:	f7fb fce6 	bl	8000280 <__aeabi_uldivmod>
 80048b4:	4602      	mov	r2, r0
 80048b6:	460b      	mov	r3, r1
 80048b8:	4613      	mov	r3, r2
 80048ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048bc:	e058      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048be:	4b38      	ldr	r3, [pc, #224]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	099b      	lsrs	r3, r3, #6
 80048c4:	2200      	movs	r2, #0
 80048c6:	4618      	mov	r0, r3
 80048c8:	4611      	mov	r1, r2
 80048ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048ce:	623b      	str	r3, [r7, #32]
 80048d0:	2300      	movs	r3, #0
 80048d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048d8:	4642      	mov	r2, r8
 80048da:	464b      	mov	r3, r9
 80048dc:	f04f 0000 	mov.w	r0, #0
 80048e0:	f04f 0100 	mov.w	r1, #0
 80048e4:	0159      	lsls	r1, r3, #5
 80048e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ea:	0150      	lsls	r0, r2, #5
 80048ec:	4602      	mov	r2, r0
 80048ee:	460b      	mov	r3, r1
 80048f0:	4641      	mov	r1, r8
 80048f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80048f6:	4649      	mov	r1, r9
 80048f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004908:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800490c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004910:	ebb2 040a 	subs.w	r4, r2, sl
 8004914:	eb63 050b 	sbc.w	r5, r3, fp
 8004918:	f04f 0200 	mov.w	r2, #0
 800491c:	f04f 0300 	mov.w	r3, #0
 8004920:	00eb      	lsls	r3, r5, #3
 8004922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004926:	00e2      	lsls	r2, r4, #3
 8004928:	4614      	mov	r4, r2
 800492a:	461d      	mov	r5, r3
 800492c:	4643      	mov	r3, r8
 800492e:	18e3      	adds	r3, r4, r3
 8004930:	603b      	str	r3, [r7, #0]
 8004932:	464b      	mov	r3, r9
 8004934:	eb45 0303 	adc.w	r3, r5, r3
 8004938:	607b      	str	r3, [r7, #4]
 800493a:	f04f 0200 	mov.w	r2, #0
 800493e:	f04f 0300 	mov.w	r3, #0
 8004942:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004946:	4629      	mov	r1, r5
 8004948:	028b      	lsls	r3, r1, #10
 800494a:	4621      	mov	r1, r4
 800494c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004950:	4621      	mov	r1, r4
 8004952:	028a      	lsls	r2, r1, #10
 8004954:	4610      	mov	r0, r2
 8004956:	4619      	mov	r1, r3
 8004958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800495a:	2200      	movs	r2, #0
 800495c:	61bb      	str	r3, [r7, #24]
 800495e:	61fa      	str	r2, [r7, #28]
 8004960:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004964:	f7fb fc8c 	bl	8000280 <__aeabi_uldivmod>
 8004968:	4602      	mov	r2, r0
 800496a:	460b      	mov	r3, r1
 800496c:	4613      	mov	r3, r2
 800496e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004970:	4b0b      	ldr	r3, [pc, #44]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	0c1b      	lsrs	r3, r3, #16
 8004976:	f003 0303 	and.w	r3, r3, #3
 800497a:	3301      	adds	r3, #1
 800497c:	005b      	lsls	r3, r3, #1
 800497e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004980:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004984:	fbb2 f3f3 	udiv	r3, r2, r3
 8004988:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800498a:	e002      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800498c:	4b05      	ldr	r3, [pc, #20]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800498e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004994:	4618      	mov	r0, r3
 8004996:	3750      	adds	r7, #80	@ 0x50
 8004998:	46bd      	mov	sp, r7
 800499a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800499e:	bf00      	nop
 80049a0:	40023800 	.word	0x40023800
 80049a4:	00f42400 	.word	0x00f42400
 80049a8:	007a1200 	.word	0x007a1200

080049ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e07b      	b.n	8004ab6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d108      	bne.n	80049d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049ce:	d009      	beq.n	80049e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	61da      	str	r2, [r3, #28]
 80049d6:	e005      	b.n	80049e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d106      	bne.n	8004a04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7fd ff30 	bl	8002864 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2202      	movs	r2, #2
 8004a08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a1a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a2c:	431a      	orrs	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a36:	431a      	orrs	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	431a      	orrs	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a54:	431a      	orrs	r2, r3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a68:	ea42 0103 	orr.w	r1, r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a70:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	0c1b      	lsrs	r3, r3, #16
 8004a82:	f003 0104 	and.w	r1, r3, #4
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8a:	f003 0210 	and.w	r2, r3, #16
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	69da      	ldr	r2, [r3, #28]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aa4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b088      	sub	sp, #32
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	60b9      	str	r1, [r7, #8]
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	4613      	mov	r3, r2
 8004acc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ace:	f7fe f951 	bl	8002d74 <HAL_GetTick>
 8004ad2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ad4:	88fb      	ldrh	r3, [r7, #6]
 8004ad6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d001      	beq.n	8004ae8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	e12a      	b.n	8004d3e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d002      	beq.n	8004af4 <HAL_SPI_Transmit+0x36>
 8004aee:	88fb      	ldrh	r3, [r7, #6]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e122      	b.n	8004d3e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d101      	bne.n	8004b06 <HAL_SPI_Transmit+0x48>
 8004b02:	2302      	movs	r3, #2
 8004b04:	e11b      	b.n	8004d3e <HAL_SPI_Transmit+0x280>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2203      	movs	r2, #3
 8004b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	88fa      	ldrh	r2, [r7, #6]
 8004b26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	88fa      	ldrh	r2, [r7, #6]
 8004b2c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b54:	d10f      	bne.n	8004b76 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b74:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b80:	2b40      	cmp	r3, #64	@ 0x40
 8004b82:	d007      	beq.n	8004b94 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b9c:	d152      	bne.n	8004c44 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <HAL_SPI_Transmit+0xee>
 8004ba6:	8b7b      	ldrh	r3, [r7, #26]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d145      	bne.n	8004c38 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb0:	881a      	ldrh	r2, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bbc:	1c9a      	adds	r2, r3, #2
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	b29a      	uxth	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004bd0:	e032      	b.n	8004c38 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d112      	bne.n	8004c06 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be4:	881a      	ldrh	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf0:	1c9a      	adds	r2, r3, #2
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c04:	e018      	b.n	8004c38 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c06:	f7fe f8b5 	bl	8002d74 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	683a      	ldr	r2, [r7, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d803      	bhi.n	8004c1e <HAL_SPI_Transmit+0x160>
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c1c:	d102      	bne.n	8004c24 <HAL_SPI_Transmit+0x166>
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d109      	bne.n	8004c38 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e082      	b.n	8004d3e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1c7      	bne.n	8004bd2 <HAL_SPI_Transmit+0x114>
 8004c42:	e053      	b.n	8004cec <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d002      	beq.n	8004c52 <HAL_SPI_Transmit+0x194>
 8004c4c:	8b7b      	ldrh	r3, [r7, #26]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d147      	bne.n	8004ce2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	330c      	adds	r3, #12
 8004c5c:	7812      	ldrb	r2, [r2, #0]
 8004c5e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	3b01      	subs	r3, #1
 8004c72:	b29a      	uxth	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c78:	e033      	b.n	8004ce2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d113      	bne.n	8004cb0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	330c      	adds	r3, #12
 8004c92:	7812      	ldrb	r2, [r2, #0]
 8004c94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9a:	1c5a      	adds	r2, r3, #1
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004cae:	e018      	b.n	8004ce2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb0:	f7fe f860 	bl	8002d74 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d803      	bhi.n	8004cc8 <HAL_SPI_Transmit+0x20a>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d102      	bne.n	8004cce <HAL_SPI_Transmit+0x210>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e02d      	b.n	8004d3e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1c6      	bne.n	8004c7a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cec:	69fa      	ldr	r2, [r7, #28]
 8004cee:	6839      	ldr	r1, [r7, #0]
 8004cf0:	68f8      	ldr	r0, [r7, #12]
 8004cf2:	f000 f8b1 	bl	8004e58 <SPI_EndRxTxTransaction>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d002      	beq.n	8004d02 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10a      	bne.n	8004d20 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	617b      	str	r3, [r7, #20]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	617b      	str	r3, [r7, #20]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e000      	b.n	8004d3e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
  }
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3720      	adds	r7, #32
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b088      	sub	sp, #32
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	603b      	str	r3, [r7, #0]
 8004d54:	4613      	mov	r3, r2
 8004d56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d58:	f7fe f80c 	bl	8002d74 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d60:	1a9b      	subs	r3, r3, r2
 8004d62:	683a      	ldr	r2, [r7, #0]
 8004d64:	4413      	add	r3, r2
 8004d66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d68:	f7fe f804 	bl	8002d74 <HAL_GetTick>
 8004d6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d6e:	4b39      	ldr	r3, [pc, #228]	@ (8004e54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	015b      	lsls	r3, r3, #5
 8004d74:	0d1b      	lsrs	r3, r3, #20
 8004d76:	69fa      	ldr	r2, [r7, #28]
 8004d78:	fb02 f303 	mul.w	r3, r2, r3
 8004d7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d7e:	e055      	b.n	8004e2c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d86:	d051      	beq.n	8004e2c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d88:	f7fd fff4 	bl	8002d74 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	69fa      	ldr	r2, [r7, #28]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d902      	bls.n	8004d9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d13d      	bne.n	8004e1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004dac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004db6:	d111      	bne.n	8004ddc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dc0:	d004      	beq.n	8004dcc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dca:	d107      	bne.n	8004ddc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004de4:	d10f      	bne.n	8004e06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e018      	b.n	8004e4c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d102      	bne.n	8004e26 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004e20:	2300      	movs	r3, #0
 8004e22:	61fb      	str	r3, [r7, #28]
 8004e24:	e002      	b.n	8004e2c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	689a      	ldr	r2, [r3, #8]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	4013      	ands	r3, r2
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	bf0c      	ite	eq
 8004e3c:	2301      	moveq	r3, #1
 8004e3e:	2300      	movne	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	461a      	mov	r2, r3
 8004e44:	79fb      	ldrb	r3, [r7, #7]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d19a      	bne.n	8004d80 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3720      	adds	r7, #32
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	20000034 	.word	0x20000034

08004e58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b088      	sub	sp, #32
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	2102      	movs	r1, #2
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f7ff ff6a 	bl	8004d48 <SPI_WaitFlagStateUntilTimeout>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d007      	beq.n	8004e8a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e7e:	f043 0220 	orr.w	r2, r3, #32
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	e032      	b.n	8004ef0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef8 <SPI_EndRxTxTransaction+0xa0>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a1b      	ldr	r2, [pc, #108]	@ (8004efc <SPI_EndRxTxTransaction+0xa4>)
 8004e90:	fba2 2303 	umull	r2, r3, r2, r3
 8004e94:	0d5b      	lsrs	r3, r3, #21
 8004e96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004e9a:	fb02 f303 	mul.w	r3, r2, r3
 8004e9e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ea8:	d112      	bne.n	8004ed0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	2180      	movs	r1, #128	@ 0x80
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	f7ff ff47 	bl	8004d48 <SPI_WaitFlagStateUntilTimeout>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d016      	beq.n	8004eee <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec4:	f043 0220 	orr.w	r2, r3, #32
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e00f      	b.n	8004ef0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00a      	beq.n	8004eec <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ee6:	2b80      	cmp	r3, #128	@ 0x80
 8004ee8:	d0f2      	beq.n	8004ed0 <SPI_EndRxTxTransaction+0x78>
 8004eea:	e000      	b.n	8004eee <SPI_EndRxTxTransaction+0x96>
        break;
 8004eec:	bf00      	nop
  }

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	20000034 	.word	0x20000034
 8004efc:	165e9f81 	.word	0x165e9f81

08004f00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e041      	b.n	8004f96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d106      	bne.n	8004f2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7fd fd16 	bl	8002958 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	3304      	adds	r3, #4
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	4610      	mov	r0, r2
 8004f40:	f000 fa04 	bl	800534c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
	...

08004fa0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d109      	bne.n	8004fc4 <HAL_TIM_PWM_Start+0x24>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	bf14      	ite	ne
 8004fbc:	2301      	movne	r3, #1
 8004fbe:	2300      	moveq	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	e022      	b.n	800500a <HAL_TIM_PWM_Start+0x6a>
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d109      	bne.n	8004fde <HAL_TIM_PWM_Start+0x3e>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	bf14      	ite	ne
 8004fd6:	2301      	movne	r3, #1
 8004fd8:	2300      	moveq	r3, #0
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	e015      	b.n	800500a <HAL_TIM_PWM_Start+0x6a>
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	2b08      	cmp	r3, #8
 8004fe2:	d109      	bne.n	8004ff8 <HAL_TIM_PWM_Start+0x58>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	bf14      	ite	ne
 8004ff0:	2301      	movne	r3, #1
 8004ff2:	2300      	moveq	r3, #0
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	e008      	b.n	800500a <HAL_TIM_PWM_Start+0x6a>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2b01      	cmp	r3, #1
 8005002:	bf14      	ite	ne
 8005004:	2301      	movne	r3, #1
 8005006:	2300      	moveq	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e068      	b.n	80050e4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d104      	bne.n	8005022 <HAL_TIM_PWM_Start+0x82>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005020:	e013      	b.n	800504a <HAL_TIM_PWM_Start+0xaa>
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2b04      	cmp	r3, #4
 8005026:	d104      	bne.n	8005032 <HAL_TIM_PWM_Start+0x92>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2202      	movs	r2, #2
 800502c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005030:	e00b      	b.n	800504a <HAL_TIM_PWM_Start+0xaa>
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2b08      	cmp	r3, #8
 8005036:	d104      	bne.n	8005042 <HAL_TIM_PWM_Start+0xa2>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2202      	movs	r2, #2
 800503c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005040:	e003      	b.n	800504a <HAL_TIM_PWM_Start+0xaa>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2202      	movs	r2, #2
 8005046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2201      	movs	r2, #1
 8005050:	6839      	ldr	r1, [r7, #0]
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fb8c 	bl	8005770 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a23      	ldr	r2, [pc, #140]	@ (80050ec <HAL_TIM_PWM_Start+0x14c>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d107      	bne.n	8005072 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005070:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a1d      	ldr	r2, [pc, #116]	@ (80050ec <HAL_TIM_PWM_Start+0x14c>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d018      	beq.n	80050ae <HAL_TIM_PWM_Start+0x10e>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005084:	d013      	beq.n	80050ae <HAL_TIM_PWM_Start+0x10e>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a19      	ldr	r2, [pc, #100]	@ (80050f0 <HAL_TIM_PWM_Start+0x150>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00e      	beq.n	80050ae <HAL_TIM_PWM_Start+0x10e>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a17      	ldr	r2, [pc, #92]	@ (80050f4 <HAL_TIM_PWM_Start+0x154>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d009      	beq.n	80050ae <HAL_TIM_PWM_Start+0x10e>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a16      	ldr	r2, [pc, #88]	@ (80050f8 <HAL_TIM_PWM_Start+0x158>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d004      	beq.n	80050ae <HAL_TIM_PWM_Start+0x10e>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a14      	ldr	r2, [pc, #80]	@ (80050fc <HAL_TIM_PWM_Start+0x15c>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d111      	bne.n	80050d2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f003 0307 	and.w	r3, r3, #7
 80050b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2b06      	cmp	r3, #6
 80050be:	d010      	beq.n	80050e2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f042 0201 	orr.w	r2, r2, #1
 80050ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d0:	e007      	b.n	80050e2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f042 0201 	orr.w	r2, r2, #1
 80050e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40010000 	.word	0x40010000
 80050f0:	40000400 	.word	0x40000400
 80050f4:	40000800 	.word	0x40000800
 80050f8:	40000c00 	.word	0x40000c00
 80050fc:	40014000 	.word	0x40014000

08005100 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2200      	movs	r2, #0
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f000 fb2c 	bl	8005770 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a29      	ldr	r2, [pc, #164]	@ (80051c4 <HAL_TIM_PWM_Stop+0xc4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d117      	bne.n	8005152 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6a1a      	ldr	r2, [r3, #32]
 8005128:	f241 1311 	movw	r3, #4369	@ 0x1111
 800512c:	4013      	ands	r3, r2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10f      	bne.n	8005152 <HAL_TIM_PWM_Stop+0x52>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6a1a      	ldr	r2, [r3, #32]
 8005138:	f240 4344 	movw	r3, #1092	@ 0x444
 800513c:	4013      	ands	r3, r2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d107      	bne.n	8005152 <HAL_TIM_PWM_Stop+0x52>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005150:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6a1a      	ldr	r2, [r3, #32]
 8005158:	f241 1311 	movw	r3, #4369	@ 0x1111
 800515c:	4013      	ands	r3, r2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10f      	bne.n	8005182 <HAL_TIM_PWM_Stop+0x82>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6a1a      	ldr	r2, [r3, #32]
 8005168:	f240 4344 	movw	r3, #1092	@ 0x444
 800516c:	4013      	ands	r3, r2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d107      	bne.n	8005182 <HAL_TIM_PWM_Stop+0x82>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 0201 	bic.w	r2, r2, #1
 8005180:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d104      	bne.n	8005192 <HAL_TIM_PWM_Stop+0x92>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005190:	e013      	b.n	80051ba <HAL_TIM_PWM_Stop+0xba>
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	2b04      	cmp	r3, #4
 8005196:	d104      	bne.n	80051a2 <HAL_TIM_PWM_Stop+0xa2>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051a0:	e00b      	b.n	80051ba <HAL_TIM_PWM_Stop+0xba>
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b08      	cmp	r3, #8
 80051a6:	d104      	bne.n	80051b2 <HAL_TIM_PWM_Stop+0xb2>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051b0:	e003      	b.n	80051ba <HAL_TIM_PWM_Stop+0xba>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3708      	adds	r7, #8
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	40010000 	.word	0x40010000

080051c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051d4:	2300      	movs	r3, #0
 80051d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d101      	bne.n	80051e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051e2:	2302      	movs	r3, #2
 80051e4:	e0ae      	b.n	8005344 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2b0c      	cmp	r3, #12
 80051f2:	f200 809f 	bhi.w	8005334 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80051f6:	a201      	add	r2, pc, #4	@ (adr r2, 80051fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fc:	08005231 	.word	0x08005231
 8005200:	08005335 	.word	0x08005335
 8005204:	08005335 	.word	0x08005335
 8005208:	08005335 	.word	0x08005335
 800520c:	08005271 	.word	0x08005271
 8005210:	08005335 	.word	0x08005335
 8005214:	08005335 	.word	0x08005335
 8005218:	08005335 	.word	0x08005335
 800521c:	080052b3 	.word	0x080052b3
 8005220:	08005335 	.word	0x08005335
 8005224:	08005335 	.word	0x08005335
 8005228:	08005335 	.word	0x08005335
 800522c:	080052f3 	.word	0x080052f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	4618      	mov	r0, r3
 8005238:	f000 f90e 	bl	8005458 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0208 	orr.w	r2, r2, #8
 800524a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699a      	ldr	r2, [r3, #24]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 0204 	bic.w	r2, r2, #4
 800525a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6999      	ldr	r1, [r3, #24]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	691a      	ldr	r2, [r3, #16]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	619a      	str	r2, [r3, #24]
      break;
 800526e:	e064      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	4618      	mov	r0, r3
 8005278:	f000 f954 	bl	8005524 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699a      	ldr	r2, [r3, #24]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800528a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	699a      	ldr	r2, [r3, #24]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800529a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6999      	ldr	r1, [r3, #24]
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	021a      	lsls	r2, r3, #8
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	619a      	str	r2, [r3, #24]
      break;
 80052b0:	e043      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68b9      	ldr	r1, [r7, #8]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 f99f 	bl	80055fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f042 0208 	orr.w	r2, r2, #8
 80052cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69da      	ldr	r2, [r3, #28]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f022 0204 	bic.w	r2, r2, #4
 80052dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69d9      	ldr	r1, [r3, #28]
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	691a      	ldr	r2, [r3, #16]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	430a      	orrs	r2, r1
 80052ee:	61da      	str	r2, [r3, #28]
      break;
 80052f0:	e023      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68b9      	ldr	r1, [r7, #8]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f000 f9e9 	bl	80056d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69da      	ldr	r2, [r3, #28]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800530c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	69da      	ldr	r2, [r3, #28]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800531c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69d9      	ldr	r1, [r3, #28]
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	021a      	lsls	r2, r3, #8
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	61da      	str	r2, [r3, #28]
      break;
 8005332:	e002      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	75fb      	strb	r3, [r7, #23]
      break;
 8005338:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005342:	7dfb      	ldrb	r3, [r7, #23]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3718      	adds	r7, #24
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a37      	ldr	r2, [pc, #220]	@ (800543c <TIM_Base_SetConfig+0xf0>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d00f      	beq.n	8005384 <TIM_Base_SetConfig+0x38>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800536a:	d00b      	beq.n	8005384 <TIM_Base_SetConfig+0x38>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a34      	ldr	r2, [pc, #208]	@ (8005440 <TIM_Base_SetConfig+0xf4>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d007      	beq.n	8005384 <TIM_Base_SetConfig+0x38>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a33      	ldr	r2, [pc, #204]	@ (8005444 <TIM_Base_SetConfig+0xf8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <TIM_Base_SetConfig+0x38>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a32      	ldr	r2, [pc, #200]	@ (8005448 <TIM_Base_SetConfig+0xfc>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d108      	bne.n	8005396 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800538a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	4313      	orrs	r3, r2
 8005394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a28      	ldr	r2, [pc, #160]	@ (800543c <TIM_Base_SetConfig+0xf0>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d01b      	beq.n	80053d6 <TIM_Base_SetConfig+0x8a>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053a4:	d017      	beq.n	80053d6 <TIM_Base_SetConfig+0x8a>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a25      	ldr	r2, [pc, #148]	@ (8005440 <TIM_Base_SetConfig+0xf4>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d013      	beq.n	80053d6 <TIM_Base_SetConfig+0x8a>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a24      	ldr	r2, [pc, #144]	@ (8005444 <TIM_Base_SetConfig+0xf8>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d00f      	beq.n	80053d6 <TIM_Base_SetConfig+0x8a>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a23      	ldr	r2, [pc, #140]	@ (8005448 <TIM_Base_SetConfig+0xfc>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d00b      	beq.n	80053d6 <TIM_Base_SetConfig+0x8a>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a22      	ldr	r2, [pc, #136]	@ (800544c <TIM_Base_SetConfig+0x100>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d007      	beq.n	80053d6 <TIM_Base_SetConfig+0x8a>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a21      	ldr	r2, [pc, #132]	@ (8005450 <TIM_Base_SetConfig+0x104>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d003      	beq.n	80053d6 <TIM_Base_SetConfig+0x8a>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a20      	ldr	r2, [pc, #128]	@ (8005454 <TIM_Base_SetConfig+0x108>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d108      	bne.n	80053e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	689a      	ldr	r2, [r3, #8]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a0c      	ldr	r2, [pc, #48]	@ (800543c <TIM_Base_SetConfig+0xf0>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d103      	bne.n	8005416 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f043 0204 	orr.w	r2, r3, #4
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2201      	movs	r2, #1
 8005426:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	601a      	str	r2, [r3, #0]
}
 800542e:	bf00      	nop
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	40010000 	.word	0x40010000
 8005440:	40000400 	.word	0x40000400
 8005444:	40000800 	.word	0x40000800
 8005448:	40000c00 	.word	0x40000c00
 800544c:	40014000 	.word	0x40014000
 8005450:	40014400 	.word	0x40014400
 8005454:	40014800 	.word	0x40014800

08005458 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a1b      	ldr	r3, [r3, #32]
 800546c:	f023 0201 	bic.w	r2, r3, #1
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f023 0303 	bic.w	r3, r3, #3
 800548e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	4313      	orrs	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f023 0302 	bic.w	r3, r3, #2
 80054a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005520 <TIM_OC1_SetConfig+0xc8>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d10c      	bne.n	80054ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f023 0308 	bic.w	r3, r3, #8
 80054ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f023 0304 	bic.w	r3, r3, #4
 80054cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a13      	ldr	r2, [pc, #76]	@ (8005520 <TIM_OC1_SetConfig+0xc8>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d111      	bne.n	80054fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	621a      	str	r2, [r3, #32]
}
 8005514:	bf00      	nop
 8005516:	371c      	adds	r7, #28
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	40010000 	.word	0x40010000

08005524 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005524:	b480      	push	{r7}
 8005526:	b087      	sub	sp, #28
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	f023 0210 	bic.w	r2, r3, #16
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800555a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	021b      	lsls	r3, r3, #8
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	4313      	orrs	r3, r2
 8005566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f023 0320 	bic.w	r3, r3, #32
 800556e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	011b      	lsls	r3, r3, #4
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	4313      	orrs	r3, r2
 800557a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a1e      	ldr	r2, [pc, #120]	@ (80055f8 <TIM_OC2_SetConfig+0xd4>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d10d      	bne.n	80055a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800558a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4313      	orrs	r3, r2
 8005596:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800559e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a15      	ldr	r2, [pc, #84]	@ (80055f8 <TIM_OC2_SetConfig+0xd4>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d113      	bne.n	80055d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	621a      	str	r2, [r3, #32]
}
 80055ea:	bf00      	nop
 80055ec:	371c      	adds	r7, #28
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	40010000 	.word	0x40010000

080055fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b087      	sub	sp, #28
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a1b      	ldr	r3, [r3, #32]
 8005610:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	69db      	ldr	r3, [r3, #28]
 8005622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800562a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f023 0303 	bic.w	r3, r3, #3
 8005632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	4313      	orrs	r3, r2
 800563c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005644:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	021b      	lsls	r3, r3, #8
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	4313      	orrs	r3, r2
 8005650:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a1d      	ldr	r2, [pc, #116]	@ (80056cc <TIM_OC3_SetConfig+0xd0>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d10d      	bne.n	8005676 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005660:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	021b      	lsls	r3, r3, #8
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	4313      	orrs	r3, r2
 800566c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a14      	ldr	r2, [pc, #80]	@ (80056cc <TIM_OC3_SetConfig+0xd0>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d113      	bne.n	80056a6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005684:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800568c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	011b      	lsls	r3, r3, #4
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	4313      	orrs	r3, r2
 8005698:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	011b      	lsls	r3, r3, #4
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	621a      	str	r2, [r3, #32]
}
 80056c0:	bf00      	nop
 80056c2:	371c      	adds	r7, #28
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr
 80056cc:	40010000 	.word	0x40010000

080056d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b087      	sub	sp, #28
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a1b      	ldr	r3, [r3, #32]
 80056de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
 80056e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	69db      	ldr	r3, [r3, #28]
 80056f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005706:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	021b      	lsls	r3, r3, #8
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	4313      	orrs	r3, r2
 8005712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800571a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	031b      	lsls	r3, r3, #12
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	4313      	orrs	r3, r2
 8005726:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a10      	ldr	r2, [pc, #64]	@ (800576c <TIM_OC4_SetConfig+0x9c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d109      	bne.n	8005744 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005736:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	019b      	lsls	r3, r3, #6
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	4313      	orrs	r3, r2
 8005742:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	621a      	str	r2, [r3, #32]
}
 800575e:	bf00      	nop
 8005760:	371c      	adds	r7, #28
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	40010000 	.word	0x40010000

08005770 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005770:	b480      	push	{r7}
 8005772:	b087      	sub	sp, #28
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f003 031f 	and.w	r3, r3, #31
 8005782:	2201      	movs	r2, #1
 8005784:	fa02 f303 	lsl.w	r3, r2, r3
 8005788:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6a1a      	ldr	r2, [r3, #32]
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	43db      	mvns	r3, r3
 8005792:	401a      	ands	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6a1a      	ldr	r2, [r3, #32]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f003 031f 	and.w	r3, r3, #31
 80057a2:	6879      	ldr	r1, [r7, #4]
 80057a4:	fa01 f303 	lsl.w	r3, r1, r3
 80057a8:	431a      	orrs	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	621a      	str	r2, [r3, #32]
}
 80057ae:	bf00      	nop
 80057b0:	371c      	adds	r7, #28
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
	...

080057bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d101      	bne.n	80057d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057d0:	2302      	movs	r3, #2
 80057d2:	e050      	b.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2202      	movs	r2, #2
 80057e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a1c      	ldr	r2, [pc, #112]	@ (8005884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d018      	beq.n	800584a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005820:	d013      	beq.n	800584a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a18      	ldr	r2, [pc, #96]	@ (8005888 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d00e      	beq.n	800584a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a16      	ldr	r2, [pc, #88]	@ (800588c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d009      	beq.n	800584a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a15      	ldr	r2, [pc, #84]	@ (8005890 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d004      	beq.n	800584a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a13      	ldr	r2, [pc, #76]	@ (8005894 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d10c      	bne.n	8005864 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005850:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	4313      	orrs	r3, r2
 800585a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3714      	adds	r7, #20
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	40010000 	.word	0x40010000
 8005888:	40000400 	.word	0x40000400
 800588c:	40000800 	.word	0x40000800
 8005890:	40000c00 	.word	0x40000c00
 8005894:	40014000 	.word	0x40014000

08005898 <rand>:
 8005898:	4b16      	ldr	r3, [pc, #88]	@ (80058f4 <rand+0x5c>)
 800589a:	b510      	push	{r4, lr}
 800589c:	681c      	ldr	r4, [r3, #0]
 800589e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80058a0:	b9b3      	cbnz	r3, 80058d0 <rand+0x38>
 80058a2:	2018      	movs	r0, #24
 80058a4:	f000 fa42 	bl	8005d2c <malloc>
 80058a8:	4602      	mov	r2, r0
 80058aa:	6320      	str	r0, [r4, #48]	@ 0x30
 80058ac:	b920      	cbnz	r0, 80058b8 <rand+0x20>
 80058ae:	4b12      	ldr	r3, [pc, #72]	@ (80058f8 <rand+0x60>)
 80058b0:	4812      	ldr	r0, [pc, #72]	@ (80058fc <rand+0x64>)
 80058b2:	2152      	movs	r1, #82	@ 0x52
 80058b4:	f000 f9d2 	bl	8005c5c <__assert_func>
 80058b8:	4911      	ldr	r1, [pc, #68]	@ (8005900 <rand+0x68>)
 80058ba:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <rand+0x6c>)
 80058bc:	e9c0 1300 	strd	r1, r3, [r0]
 80058c0:	4b11      	ldr	r3, [pc, #68]	@ (8005908 <rand+0x70>)
 80058c2:	6083      	str	r3, [r0, #8]
 80058c4:	230b      	movs	r3, #11
 80058c6:	8183      	strh	r3, [r0, #12]
 80058c8:	2100      	movs	r1, #0
 80058ca:	2001      	movs	r0, #1
 80058cc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80058d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80058d2:	480e      	ldr	r0, [pc, #56]	@ (800590c <rand+0x74>)
 80058d4:	690b      	ldr	r3, [r1, #16]
 80058d6:	694c      	ldr	r4, [r1, #20]
 80058d8:	4a0d      	ldr	r2, [pc, #52]	@ (8005910 <rand+0x78>)
 80058da:	4358      	muls	r0, r3
 80058dc:	fb02 0004 	mla	r0, r2, r4, r0
 80058e0:	fba3 3202 	umull	r3, r2, r3, r2
 80058e4:	3301      	adds	r3, #1
 80058e6:	eb40 0002 	adc.w	r0, r0, r2
 80058ea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80058ee:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80058f2:	bd10      	pop	{r4, pc}
 80058f4:	2000004c 	.word	0x2000004c
 80058f8:	0800814c 	.word	0x0800814c
 80058fc:	08008163 	.word	0x08008163
 8005900:	abcd330e 	.word	0xabcd330e
 8005904:	e66d1234 	.word	0xe66d1234
 8005908:	0005deec 	.word	0x0005deec
 800590c:	5851f42d 	.word	0x5851f42d
 8005910:	4c957f2d 	.word	0x4c957f2d

08005914 <std>:
 8005914:	2300      	movs	r3, #0
 8005916:	b510      	push	{r4, lr}
 8005918:	4604      	mov	r4, r0
 800591a:	e9c0 3300 	strd	r3, r3, [r0]
 800591e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005922:	6083      	str	r3, [r0, #8]
 8005924:	8181      	strh	r1, [r0, #12]
 8005926:	6643      	str	r3, [r0, #100]	@ 0x64
 8005928:	81c2      	strh	r2, [r0, #14]
 800592a:	6183      	str	r3, [r0, #24]
 800592c:	4619      	mov	r1, r3
 800592e:	2208      	movs	r2, #8
 8005930:	305c      	adds	r0, #92	@ 0x5c
 8005932:	f000 f916 	bl	8005b62 <memset>
 8005936:	4b0d      	ldr	r3, [pc, #52]	@ (800596c <std+0x58>)
 8005938:	6263      	str	r3, [r4, #36]	@ 0x24
 800593a:	4b0d      	ldr	r3, [pc, #52]	@ (8005970 <std+0x5c>)
 800593c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800593e:	4b0d      	ldr	r3, [pc, #52]	@ (8005974 <std+0x60>)
 8005940:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005942:	4b0d      	ldr	r3, [pc, #52]	@ (8005978 <std+0x64>)
 8005944:	6323      	str	r3, [r4, #48]	@ 0x30
 8005946:	4b0d      	ldr	r3, [pc, #52]	@ (800597c <std+0x68>)
 8005948:	6224      	str	r4, [r4, #32]
 800594a:	429c      	cmp	r4, r3
 800594c:	d006      	beq.n	800595c <std+0x48>
 800594e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005952:	4294      	cmp	r4, r2
 8005954:	d002      	beq.n	800595c <std+0x48>
 8005956:	33d0      	adds	r3, #208	@ 0xd0
 8005958:	429c      	cmp	r4, r3
 800595a:	d105      	bne.n	8005968 <std+0x54>
 800595c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005964:	f000 b976 	b.w	8005c54 <__retarget_lock_init_recursive>
 8005968:	bd10      	pop	{r4, pc}
 800596a:	bf00      	nop
 800596c:	08005add 	.word	0x08005add
 8005970:	08005aff 	.word	0x08005aff
 8005974:	08005b37 	.word	0x08005b37
 8005978:	08005b5b 	.word	0x08005b5b
 800597c:	200006b4 	.word	0x200006b4

08005980 <stdio_exit_handler>:
 8005980:	4a02      	ldr	r2, [pc, #8]	@ (800598c <stdio_exit_handler+0xc>)
 8005982:	4903      	ldr	r1, [pc, #12]	@ (8005990 <stdio_exit_handler+0x10>)
 8005984:	4803      	ldr	r0, [pc, #12]	@ (8005994 <stdio_exit_handler+0x14>)
 8005986:	f000 b869 	b.w	8005a5c <_fwalk_sglue>
 800598a:	bf00      	nop
 800598c:	20000040 	.word	0x20000040
 8005990:	08006569 	.word	0x08006569
 8005994:	20000050 	.word	0x20000050

08005998 <cleanup_stdio>:
 8005998:	6841      	ldr	r1, [r0, #4]
 800599a:	4b0c      	ldr	r3, [pc, #48]	@ (80059cc <cleanup_stdio+0x34>)
 800599c:	4299      	cmp	r1, r3
 800599e:	b510      	push	{r4, lr}
 80059a0:	4604      	mov	r4, r0
 80059a2:	d001      	beq.n	80059a8 <cleanup_stdio+0x10>
 80059a4:	f000 fde0 	bl	8006568 <_fflush_r>
 80059a8:	68a1      	ldr	r1, [r4, #8]
 80059aa:	4b09      	ldr	r3, [pc, #36]	@ (80059d0 <cleanup_stdio+0x38>)
 80059ac:	4299      	cmp	r1, r3
 80059ae:	d002      	beq.n	80059b6 <cleanup_stdio+0x1e>
 80059b0:	4620      	mov	r0, r4
 80059b2:	f000 fdd9 	bl	8006568 <_fflush_r>
 80059b6:	68e1      	ldr	r1, [r4, #12]
 80059b8:	4b06      	ldr	r3, [pc, #24]	@ (80059d4 <cleanup_stdio+0x3c>)
 80059ba:	4299      	cmp	r1, r3
 80059bc:	d004      	beq.n	80059c8 <cleanup_stdio+0x30>
 80059be:	4620      	mov	r0, r4
 80059c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059c4:	f000 bdd0 	b.w	8006568 <_fflush_r>
 80059c8:	bd10      	pop	{r4, pc}
 80059ca:	bf00      	nop
 80059cc:	200006b4 	.word	0x200006b4
 80059d0:	2000071c 	.word	0x2000071c
 80059d4:	20000784 	.word	0x20000784

080059d8 <global_stdio_init.part.0>:
 80059d8:	b510      	push	{r4, lr}
 80059da:	4b0b      	ldr	r3, [pc, #44]	@ (8005a08 <global_stdio_init.part.0+0x30>)
 80059dc:	4c0b      	ldr	r4, [pc, #44]	@ (8005a0c <global_stdio_init.part.0+0x34>)
 80059de:	4a0c      	ldr	r2, [pc, #48]	@ (8005a10 <global_stdio_init.part.0+0x38>)
 80059e0:	601a      	str	r2, [r3, #0]
 80059e2:	4620      	mov	r0, r4
 80059e4:	2200      	movs	r2, #0
 80059e6:	2104      	movs	r1, #4
 80059e8:	f7ff ff94 	bl	8005914 <std>
 80059ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059f0:	2201      	movs	r2, #1
 80059f2:	2109      	movs	r1, #9
 80059f4:	f7ff ff8e 	bl	8005914 <std>
 80059f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059fc:	2202      	movs	r2, #2
 80059fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a02:	2112      	movs	r1, #18
 8005a04:	f7ff bf86 	b.w	8005914 <std>
 8005a08:	200007ec 	.word	0x200007ec
 8005a0c:	200006b4 	.word	0x200006b4
 8005a10:	08005981 	.word	0x08005981

08005a14 <__sfp_lock_acquire>:
 8005a14:	4801      	ldr	r0, [pc, #4]	@ (8005a1c <__sfp_lock_acquire+0x8>)
 8005a16:	f000 b91e 	b.w	8005c56 <__retarget_lock_acquire_recursive>
 8005a1a:	bf00      	nop
 8005a1c:	200007f5 	.word	0x200007f5

08005a20 <__sfp_lock_release>:
 8005a20:	4801      	ldr	r0, [pc, #4]	@ (8005a28 <__sfp_lock_release+0x8>)
 8005a22:	f000 b919 	b.w	8005c58 <__retarget_lock_release_recursive>
 8005a26:	bf00      	nop
 8005a28:	200007f5 	.word	0x200007f5

08005a2c <__sinit>:
 8005a2c:	b510      	push	{r4, lr}
 8005a2e:	4604      	mov	r4, r0
 8005a30:	f7ff fff0 	bl	8005a14 <__sfp_lock_acquire>
 8005a34:	6a23      	ldr	r3, [r4, #32]
 8005a36:	b11b      	cbz	r3, 8005a40 <__sinit+0x14>
 8005a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a3c:	f7ff bff0 	b.w	8005a20 <__sfp_lock_release>
 8005a40:	4b04      	ldr	r3, [pc, #16]	@ (8005a54 <__sinit+0x28>)
 8005a42:	6223      	str	r3, [r4, #32]
 8005a44:	4b04      	ldr	r3, [pc, #16]	@ (8005a58 <__sinit+0x2c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1f5      	bne.n	8005a38 <__sinit+0xc>
 8005a4c:	f7ff ffc4 	bl	80059d8 <global_stdio_init.part.0>
 8005a50:	e7f2      	b.n	8005a38 <__sinit+0xc>
 8005a52:	bf00      	nop
 8005a54:	08005999 	.word	0x08005999
 8005a58:	200007ec 	.word	0x200007ec

08005a5c <_fwalk_sglue>:
 8005a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a60:	4607      	mov	r7, r0
 8005a62:	4688      	mov	r8, r1
 8005a64:	4614      	mov	r4, r2
 8005a66:	2600      	movs	r6, #0
 8005a68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a6c:	f1b9 0901 	subs.w	r9, r9, #1
 8005a70:	d505      	bpl.n	8005a7e <_fwalk_sglue+0x22>
 8005a72:	6824      	ldr	r4, [r4, #0]
 8005a74:	2c00      	cmp	r4, #0
 8005a76:	d1f7      	bne.n	8005a68 <_fwalk_sglue+0xc>
 8005a78:	4630      	mov	r0, r6
 8005a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a7e:	89ab      	ldrh	r3, [r5, #12]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d907      	bls.n	8005a94 <_fwalk_sglue+0x38>
 8005a84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	d003      	beq.n	8005a94 <_fwalk_sglue+0x38>
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	4638      	mov	r0, r7
 8005a90:	47c0      	blx	r8
 8005a92:	4306      	orrs	r6, r0
 8005a94:	3568      	adds	r5, #104	@ 0x68
 8005a96:	e7e9      	b.n	8005a6c <_fwalk_sglue+0x10>

08005a98 <siprintf>:
 8005a98:	b40e      	push	{r1, r2, r3}
 8005a9a:	b510      	push	{r4, lr}
 8005a9c:	b09d      	sub	sp, #116	@ 0x74
 8005a9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005aa0:	9002      	str	r0, [sp, #8]
 8005aa2:	9006      	str	r0, [sp, #24]
 8005aa4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005aa8:	480a      	ldr	r0, [pc, #40]	@ (8005ad4 <siprintf+0x3c>)
 8005aaa:	9107      	str	r1, [sp, #28]
 8005aac:	9104      	str	r1, [sp, #16]
 8005aae:	490a      	ldr	r1, [pc, #40]	@ (8005ad8 <siprintf+0x40>)
 8005ab0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ab4:	9105      	str	r1, [sp, #20]
 8005ab6:	2400      	movs	r4, #0
 8005ab8:	a902      	add	r1, sp, #8
 8005aba:	6800      	ldr	r0, [r0, #0]
 8005abc:	9301      	str	r3, [sp, #4]
 8005abe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005ac0:	f000 fa46 	bl	8005f50 <_svfiprintf_r>
 8005ac4:	9b02      	ldr	r3, [sp, #8]
 8005ac6:	701c      	strb	r4, [r3, #0]
 8005ac8:	b01d      	add	sp, #116	@ 0x74
 8005aca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ace:	b003      	add	sp, #12
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	2000004c 	.word	0x2000004c
 8005ad8:	ffff0208 	.word	0xffff0208

08005adc <__sread>:
 8005adc:	b510      	push	{r4, lr}
 8005ade:	460c      	mov	r4, r1
 8005ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae4:	f000 f868 	bl	8005bb8 <_read_r>
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	bfab      	itete	ge
 8005aec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005aee:	89a3      	ldrhlt	r3, [r4, #12]
 8005af0:	181b      	addge	r3, r3, r0
 8005af2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005af6:	bfac      	ite	ge
 8005af8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005afa:	81a3      	strhlt	r3, [r4, #12]
 8005afc:	bd10      	pop	{r4, pc}

08005afe <__swrite>:
 8005afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b02:	461f      	mov	r7, r3
 8005b04:	898b      	ldrh	r3, [r1, #12]
 8005b06:	05db      	lsls	r3, r3, #23
 8005b08:	4605      	mov	r5, r0
 8005b0a:	460c      	mov	r4, r1
 8005b0c:	4616      	mov	r6, r2
 8005b0e:	d505      	bpl.n	8005b1c <__swrite+0x1e>
 8005b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b14:	2302      	movs	r3, #2
 8005b16:	2200      	movs	r2, #0
 8005b18:	f000 f83c 	bl	8005b94 <_lseek_r>
 8005b1c:	89a3      	ldrh	r3, [r4, #12]
 8005b1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b26:	81a3      	strh	r3, [r4, #12]
 8005b28:	4632      	mov	r2, r6
 8005b2a:	463b      	mov	r3, r7
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b32:	f000 b853 	b.w	8005bdc <_write_r>

08005b36 <__sseek>:
 8005b36:	b510      	push	{r4, lr}
 8005b38:	460c      	mov	r4, r1
 8005b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b3e:	f000 f829 	bl	8005b94 <_lseek_r>
 8005b42:	1c43      	adds	r3, r0, #1
 8005b44:	89a3      	ldrh	r3, [r4, #12]
 8005b46:	bf15      	itete	ne
 8005b48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b52:	81a3      	strheq	r3, [r4, #12]
 8005b54:	bf18      	it	ne
 8005b56:	81a3      	strhne	r3, [r4, #12]
 8005b58:	bd10      	pop	{r4, pc}

08005b5a <__sclose>:
 8005b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5e:	f000 b809 	b.w	8005b74 <_close_r>

08005b62 <memset>:
 8005b62:	4402      	add	r2, r0
 8005b64:	4603      	mov	r3, r0
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d100      	bne.n	8005b6c <memset+0xa>
 8005b6a:	4770      	bx	lr
 8005b6c:	f803 1b01 	strb.w	r1, [r3], #1
 8005b70:	e7f9      	b.n	8005b66 <memset+0x4>
	...

08005b74 <_close_r>:
 8005b74:	b538      	push	{r3, r4, r5, lr}
 8005b76:	4d06      	ldr	r5, [pc, #24]	@ (8005b90 <_close_r+0x1c>)
 8005b78:	2300      	movs	r3, #0
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	4608      	mov	r0, r1
 8005b7e:	602b      	str	r3, [r5, #0]
 8005b80:	f7fc ffec 	bl	8002b5c <_close>
 8005b84:	1c43      	adds	r3, r0, #1
 8005b86:	d102      	bne.n	8005b8e <_close_r+0x1a>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	b103      	cbz	r3, 8005b8e <_close_r+0x1a>
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	bd38      	pop	{r3, r4, r5, pc}
 8005b90:	200007f0 	.word	0x200007f0

08005b94 <_lseek_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d07      	ldr	r5, [pc, #28]	@ (8005bb4 <_lseek_r+0x20>)
 8005b98:	4604      	mov	r4, r0
 8005b9a:	4608      	mov	r0, r1
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	602a      	str	r2, [r5, #0]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	f7fd f801 	bl	8002baa <_lseek>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_lseek_r+0x1e>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_lseek_r+0x1e>
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	200007f0 	.word	0x200007f0

08005bb8 <_read_r>:
 8005bb8:	b538      	push	{r3, r4, r5, lr}
 8005bba:	4d07      	ldr	r5, [pc, #28]	@ (8005bd8 <_read_r+0x20>)
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	4608      	mov	r0, r1
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	602a      	str	r2, [r5, #0]
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	f7fc ff8f 	bl	8002aea <_read>
 8005bcc:	1c43      	adds	r3, r0, #1
 8005bce:	d102      	bne.n	8005bd6 <_read_r+0x1e>
 8005bd0:	682b      	ldr	r3, [r5, #0]
 8005bd2:	b103      	cbz	r3, 8005bd6 <_read_r+0x1e>
 8005bd4:	6023      	str	r3, [r4, #0]
 8005bd6:	bd38      	pop	{r3, r4, r5, pc}
 8005bd8:	200007f0 	.word	0x200007f0

08005bdc <_write_r>:
 8005bdc:	b538      	push	{r3, r4, r5, lr}
 8005bde:	4d07      	ldr	r5, [pc, #28]	@ (8005bfc <_write_r+0x20>)
 8005be0:	4604      	mov	r4, r0
 8005be2:	4608      	mov	r0, r1
 8005be4:	4611      	mov	r1, r2
 8005be6:	2200      	movs	r2, #0
 8005be8:	602a      	str	r2, [r5, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	f7fc ff9a 	bl	8002b24 <_write>
 8005bf0:	1c43      	adds	r3, r0, #1
 8005bf2:	d102      	bne.n	8005bfa <_write_r+0x1e>
 8005bf4:	682b      	ldr	r3, [r5, #0]
 8005bf6:	b103      	cbz	r3, 8005bfa <_write_r+0x1e>
 8005bf8:	6023      	str	r3, [r4, #0]
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
 8005bfc:	200007f0 	.word	0x200007f0

08005c00 <__errno>:
 8005c00:	4b01      	ldr	r3, [pc, #4]	@ (8005c08 <__errno+0x8>)
 8005c02:	6818      	ldr	r0, [r3, #0]
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	2000004c 	.word	0x2000004c

08005c0c <__libc_init_array>:
 8005c0c:	b570      	push	{r4, r5, r6, lr}
 8005c0e:	4d0d      	ldr	r5, [pc, #52]	@ (8005c44 <__libc_init_array+0x38>)
 8005c10:	4c0d      	ldr	r4, [pc, #52]	@ (8005c48 <__libc_init_array+0x3c>)
 8005c12:	1b64      	subs	r4, r4, r5
 8005c14:	10a4      	asrs	r4, r4, #2
 8005c16:	2600      	movs	r6, #0
 8005c18:	42a6      	cmp	r6, r4
 8005c1a:	d109      	bne.n	8005c30 <__libc_init_array+0x24>
 8005c1c:	4d0b      	ldr	r5, [pc, #44]	@ (8005c4c <__libc_init_array+0x40>)
 8005c1e:	4c0c      	ldr	r4, [pc, #48]	@ (8005c50 <__libc_init_array+0x44>)
 8005c20:	f000 ffee 	bl	8006c00 <_init>
 8005c24:	1b64      	subs	r4, r4, r5
 8005c26:	10a4      	asrs	r4, r4, #2
 8005c28:	2600      	movs	r6, #0
 8005c2a:	42a6      	cmp	r6, r4
 8005c2c:	d105      	bne.n	8005c3a <__libc_init_array+0x2e>
 8005c2e:	bd70      	pop	{r4, r5, r6, pc}
 8005c30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c34:	4798      	blx	r3
 8005c36:	3601      	adds	r6, #1
 8005c38:	e7ee      	b.n	8005c18 <__libc_init_array+0xc>
 8005c3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c3e:	4798      	blx	r3
 8005c40:	3601      	adds	r6, #1
 8005c42:	e7f2      	b.n	8005c2a <__libc_init_array+0x1e>
 8005c44:	08008234 	.word	0x08008234
 8005c48:	08008234 	.word	0x08008234
 8005c4c:	08008234 	.word	0x08008234
 8005c50:	08008238 	.word	0x08008238

08005c54 <__retarget_lock_init_recursive>:
 8005c54:	4770      	bx	lr

08005c56 <__retarget_lock_acquire_recursive>:
 8005c56:	4770      	bx	lr

08005c58 <__retarget_lock_release_recursive>:
 8005c58:	4770      	bx	lr
	...

08005c5c <__assert_func>:
 8005c5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c5e:	4614      	mov	r4, r2
 8005c60:	461a      	mov	r2, r3
 8005c62:	4b09      	ldr	r3, [pc, #36]	@ (8005c88 <__assert_func+0x2c>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4605      	mov	r5, r0
 8005c68:	68d8      	ldr	r0, [r3, #12]
 8005c6a:	b14c      	cbz	r4, 8005c80 <__assert_func+0x24>
 8005c6c:	4b07      	ldr	r3, [pc, #28]	@ (8005c8c <__assert_func+0x30>)
 8005c6e:	9100      	str	r1, [sp, #0]
 8005c70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005c74:	4906      	ldr	r1, [pc, #24]	@ (8005c90 <__assert_func+0x34>)
 8005c76:	462b      	mov	r3, r5
 8005c78:	f000 fc9e 	bl	80065b8 <fiprintf>
 8005c7c:	f000 fce6 	bl	800664c <abort>
 8005c80:	4b04      	ldr	r3, [pc, #16]	@ (8005c94 <__assert_func+0x38>)
 8005c82:	461c      	mov	r4, r3
 8005c84:	e7f3      	b.n	8005c6e <__assert_func+0x12>
 8005c86:	bf00      	nop
 8005c88:	2000004c 	.word	0x2000004c
 8005c8c:	080081bb 	.word	0x080081bb
 8005c90:	080081c8 	.word	0x080081c8
 8005c94:	080081f6 	.word	0x080081f6

08005c98 <_free_r>:
 8005c98:	b538      	push	{r3, r4, r5, lr}
 8005c9a:	4605      	mov	r5, r0
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	d041      	beq.n	8005d24 <_free_r+0x8c>
 8005ca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ca4:	1f0c      	subs	r4, r1, #4
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	bfb8      	it	lt
 8005caa:	18e4      	addlt	r4, r4, r3
 8005cac:	f000 f8e8 	bl	8005e80 <__malloc_lock>
 8005cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8005d28 <_free_r+0x90>)
 8005cb2:	6813      	ldr	r3, [r2, #0]
 8005cb4:	b933      	cbnz	r3, 8005cc4 <_free_r+0x2c>
 8005cb6:	6063      	str	r3, [r4, #4]
 8005cb8:	6014      	str	r4, [r2, #0]
 8005cba:	4628      	mov	r0, r5
 8005cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cc0:	f000 b8e4 	b.w	8005e8c <__malloc_unlock>
 8005cc4:	42a3      	cmp	r3, r4
 8005cc6:	d908      	bls.n	8005cda <_free_r+0x42>
 8005cc8:	6820      	ldr	r0, [r4, #0]
 8005cca:	1821      	adds	r1, r4, r0
 8005ccc:	428b      	cmp	r3, r1
 8005cce:	bf01      	itttt	eq
 8005cd0:	6819      	ldreq	r1, [r3, #0]
 8005cd2:	685b      	ldreq	r3, [r3, #4]
 8005cd4:	1809      	addeq	r1, r1, r0
 8005cd6:	6021      	streq	r1, [r4, #0]
 8005cd8:	e7ed      	b.n	8005cb6 <_free_r+0x1e>
 8005cda:	461a      	mov	r2, r3
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	b10b      	cbz	r3, 8005ce4 <_free_r+0x4c>
 8005ce0:	42a3      	cmp	r3, r4
 8005ce2:	d9fa      	bls.n	8005cda <_free_r+0x42>
 8005ce4:	6811      	ldr	r1, [r2, #0]
 8005ce6:	1850      	adds	r0, r2, r1
 8005ce8:	42a0      	cmp	r0, r4
 8005cea:	d10b      	bne.n	8005d04 <_free_r+0x6c>
 8005cec:	6820      	ldr	r0, [r4, #0]
 8005cee:	4401      	add	r1, r0
 8005cf0:	1850      	adds	r0, r2, r1
 8005cf2:	4283      	cmp	r3, r0
 8005cf4:	6011      	str	r1, [r2, #0]
 8005cf6:	d1e0      	bne.n	8005cba <_free_r+0x22>
 8005cf8:	6818      	ldr	r0, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	6053      	str	r3, [r2, #4]
 8005cfe:	4408      	add	r0, r1
 8005d00:	6010      	str	r0, [r2, #0]
 8005d02:	e7da      	b.n	8005cba <_free_r+0x22>
 8005d04:	d902      	bls.n	8005d0c <_free_r+0x74>
 8005d06:	230c      	movs	r3, #12
 8005d08:	602b      	str	r3, [r5, #0]
 8005d0a:	e7d6      	b.n	8005cba <_free_r+0x22>
 8005d0c:	6820      	ldr	r0, [r4, #0]
 8005d0e:	1821      	adds	r1, r4, r0
 8005d10:	428b      	cmp	r3, r1
 8005d12:	bf04      	itt	eq
 8005d14:	6819      	ldreq	r1, [r3, #0]
 8005d16:	685b      	ldreq	r3, [r3, #4]
 8005d18:	6063      	str	r3, [r4, #4]
 8005d1a:	bf04      	itt	eq
 8005d1c:	1809      	addeq	r1, r1, r0
 8005d1e:	6021      	streq	r1, [r4, #0]
 8005d20:	6054      	str	r4, [r2, #4]
 8005d22:	e7ca      	b.n	8005cba <_free_r+0x22>
 8005d24:	bd38      	pop	{r3, r4, r5, pc}
 8005d26:	bf00      	nop
 8005d28:	200007fc 	.word	0x200007fc

08005d2c <malloc>:
 8005d2c:	4b02      	ldr	r3, [pc, #8]	@ (8005d38 <malloc+0xc>)
 8005d2e:	4601      	mov	r1, r0
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	f000 b825 	b.w	8005d80 <_malloc_r>
 8005d36:	bf00      	nop
 8005d38:	2000004c 	.word	0x2000004c

08005d3c <sbrk_aligned>:
 8005d3c:	b570      	push	{r4, r5, r6, lr}
 8005d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8005d7c <sbrk_aligned+0x40>)
 8005d40:	460c      	mov	r4, r1
 8005d42:	6831      	ldr	r1, [r6, #0]
 8005d44:	4605      	mov	r5, r0
 8005d46:	b911      	cbnz	r1, 8005d4e <sbrk_aligned+0x12>
 8005d48:	f000 fc62 	bl	8006610 <_sbrk_r>
 8005d4c:	6030      	str	r0, [r6, #0]
 8005d4e:	4621      	mov	r1, r4
 8005d50:	4628      	mov	r0, r5
 8005d52:	f000 fc5d 	bl	8006610 <_sbrk_r>
 8005d56:	1c43      	adds	r3, r0, #1
 8005d58:	d103      	bne.n	8005d62 <sbrk_aligned+0x26>
 8005d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8005d5e:	4620      	mov	r0, r4
 8005d60:	bd70      	pop	{r4, r5, r6, pc}
 8005d62:	1cc4      	adds	r4, r0, #3
 8005d64:	f024 0403 	bic.w	r4, r4, #3
 8005d68:	42a0      	cmp	r0, r4
 8005d6a:	d0f8      	beq.n	8005d5e <sbrk_aligned+0x22>
 8005d6c:	1a21      	subs	r1, r4, r0
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f000 fc4e 	bl	8006610 <_sbrk_r>
 8005d74:	3001      	adds	r0, #1
 8005d76:	d1f2      	bne.n	8005d5e <sbrk_aligned+0x22>
 8005d78:	e7ef      	b.n	8005d5a <sbrk_aligned+0x1e>
 8005d7a:	bf00      	nop
 8005d7c:	200007f8 	.word	0x200007f8

08005d80 <_malloc_r>:
 8005d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d84:	1ccd      	adds	r5, r1, #3
 8005d86:	f025 0503 	bic.w	r5, r5, #3
 8005d8a:	3508      	adds	r5, #8
 8005d8c:	2d0c      	cmp	r5, #12
 8005d8e:	bf38      	it	cc
 8005d90:	250c      	movcc	r5, #12
 8005d92:	2d00      	cmp	r5, #0
 8005d94:	4606      	mov	r6, r0
 8005d96:	db01      	blt.n	8005d9c <_malloc_r+0x1c>
 8005d98:	42a9      	cmp	r1, r5
 8005d9a:	d904      	bls.n	8005da6 <_malloc_r+0x26>
 8005d9c:	230c      	movs	r3, #12
 8005d9e:	6033      	str	r3, [r6, #0]
 8005da0:	2000      	movs	r0, #0
 8005da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e7c <_malloc_r+0xfc>
 8005daa:	f000 f869 	bl	8005e80 <__malloc_lock>
 8005dae:	f8d8 3000 	ldr.w	r3, [r8]
 8005db2:	461c      	mov	r4, r3
 8005db4:	bb44      	cbnz	r4, 8005e08 <_malloc_r+0x88>
 8005db6:	4629      	mov	r1, r5
 8005db8:	4630      	mov	r0, r6
 8005dba:	f7ff ffbf 	bl	8005d3c <sbrk_aligned>
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	d158      	bne.n	8005e76 <_malloc_r+0xf6>
 8005dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8005dc8:	4627      	mov	r7, r4
 8005dca:	2f00      	cmp	r7, #0
 8005dcc:	d143      	bne.n	8005e56 <_malloc_r+0xd6>
 8005dce:	2c00      	cmp	r4, #0
 8005dd0:	d04b      	beq.n	8005e6a <_malloc_r+0xea>
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	4639      	mov	r1, r7
 8005dd6:	4630      	mov	r0, r6
 8005dd8:	eb04 0903 	add.w	r9, r4, r3
 8005ddc:	f000 fc18 	bl	8006610 <_sbrk_r>
 8005de0:	4581      	cmp	r9, r0
 8005de2:	d142      	bne.n	8005e6a <_malloc_r+0xea>
 8005de4:	6821      	ldr	r1, [r4, #0]
 8005de6:	1a6d      	subs	r5, r5, r1
 8005de8:	4629      	mov	r1, r5
 8005dea:	4630      	mov	r0, r6
 8005dec:	f7ff ffa6 	bl	8005d3c <sbrk_aligned>
 8005df0:	3001      	adds	r0, #1
 8005df2:	d03a      	beq.n	8005e6a <_malloc_r+0xea>
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	442b      	add	r3, r5
 8005df8:	6023      	str	r3, [r4, #0]
 8005dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	bb62      	cbnz	r2, 8005e5c <_malloc_r+0xdc>
 8005e02:	f8c8 7000 	str.w	r7, [r8]
 8005e06:	e00f      	b.n	8005e28 <_malloc_r+0xa8>
 8005e08:	6822      	ldr	r2, [r4, #0]
 8005e0a:	1b52      	subs	r2, r2, r5
 8005e0c:	d420      	bmi.n	8005e50 <_malloc_r+0xd0>
 8005e0e:	2a0b      	cmp	r2, #11
 8005e10:	d917      	bls.n	8005e42 <_malloc_r+0xc2>
 8005e12:	1961      	adds	r1, r4, r5
 8005e14:	42a3      	cmp	r3, r4
 8005e16:	6025      	str	r5, [r4, #0]
 8005e18:	bf18      	it	ne
 8005e1a:	6059      	strne	r1, [r3, #4]
 8005e1c:	6863      	ldr	r3, [r4, #4]
 8005e1e:	bf08      	it	eq
 8005e20:	f8c8 1000 	streq.w	r1, [r8]
 8005e24:	5162      	str	r2, [r4, r5]
 8005e26:	604b      	str	r3, [r1, #4]
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f000 f82f 	bl	8005e8c <__malloc_unlock>
 8005e2e:	f104 000b 	add.w	r0, r4, #11
 8005e32:	1d23      	adds	r3, r4, #4
 8005e34:	f020 0007 	bic.w	r0, r0, #7
 8005e38:	1ac2      	subs	r2, r0, r3
 8005e3a:	bf1c      	itt	ne
 8005e3c:	1a1b      	subne	r3, r3, r0
 8005e3e:	50a3      	strne	r3, [r4, r2]
 8005e40:	e7af      	b.n	8005da2 <_malloc_r+0x22>
 8005e42:	6862      	ldr	r2, [r4, #4]
 8005e44:	42a3      	cmp	r3, r4
 8005e46:	bf0c      	ite	eq
 8005e48:	f8c8 2000 	streq.w	r2, [r8]
 8005e4c:	605a      	strne	r2, [r3, #4]
 8005e4e:	e7eb      	b.n	8005e28 <_malloc_r+0xa8>
 8005e50:	4623      	mov	r3, r4
 8005e52:	6864      	ldr	r4, [r4, #4]
 8005e54:	e7ae      	b.n	8005db4 <_malloc_r+0x34>
 8005e56:	463c      	mov	r4, r7
 8005e58:	687f      	ldr	r7, [r7, #4]
 8005e5a:	e7b6      	b.n	8005dca <_malloc_r+0x4a>
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	42a3      	cmp	r3, r4
 8005e62:	d1fb      	bne.n	8005e5c <_malloc_r+0xdc>
 8005e64:	2300      	movs	r3, #0
 8005e66:	6053      	str	r3, [r2, #4]
 8005e68:	e7de      	b.n	8005e28 <_malloc_r+0xa8>
 8005e6a:	230c      	movs	r3, #12
 8005e6c:	6033      	str	r3, [r6, #0]
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f000 f80c 	bl	8005e8c <__malloc_unlock>
 8005e74:	e794      	b.n	8005da0 <_malloc_r+0x20>
 8005e76:	6005      	str	r5, [r0, #0]
 8005e78:	e7d6      	b.n	8005e28 <_malloc_r+0xa8>
 8005e7a:	bf00      	nop
 8005e7c:	200007fc 	.word	0x200007fc

08005e80 <__malloc_lock>:
 8005e80:	4801      	ldr	r0, [pc, #4]	@ (8005e88 <__malloc_lock+0x8>)
 8005e82:	f7ff bee8 	b.w	8005c56 <__retarget_lock_acquire_recursive>
 8005e86:	bf00      	nop
 8005e88:	200007f4 	.word	0x200007f4

08005e8c <__malloc_unlock>:
 8005e8c:	4801      	ldr	r0, [pc, #4]	@ (8005e94 <__malloc_unlock+0x8>)
 8005e8e:	f7ff bee3 	b.w	8005c58 <__retarget_lock_release_recursive>
 8005e92:	bf00      	nop
 8005e94:	200007f4 	.word	0x200007f4

08005e98 <__ssputs_r>:
 8005e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e9c:	688e      	ldr	r6, [r1, #8]
 8005e9e:	461f      	mov	r7, r3
 8005ea0:	42be      	cmp	r6, r7
 8005ea2:	680b      	ldr	r3, [r1, #0]
 8005ea4:	4682      	mov	sl, r0
 8005ea6:	460c      	mov	r4, r1
 8005ea8:	4690      	mov	r8, r2
 8005eaa:	d82d      	bhi.n	8005f08 <__ssputs_r+0x70>
 8005eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005eb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005eb4:	d026      	beq.n	8005f04 <__ssputs_r+0x6c>
 8005eb6:	6965      	ldr	r5, [r4, #20]
 8005eb8:	6909      	ldr	r1, [r1, #16]
 8005eba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ebe:	eba3 0901 	sub.w	r9, r3, r1
 8005ec2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005ec6:	1c7b      	adds	r3, r7, #1
 8005ec8:	444b      	add	r3, r9
 8005eca:	106d      	asrs	r5, r5, #1
 8005ecc:	429d      	cmp	r5, r3
 8005ece:	bf38      	it	cc
 8005ed0:	461d      	movcc	r5, r3
 8005ed2:	0553      	lsls	r3, r2, #21
 8005ed4:	d527      	bpl.n	8005f26 <__ssputs_r+0x8e>
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	f7ff ff52 	bl	8005d80 <_malloc_r>
 8005edc:	4606      	mov	r6, r0
 8005ede:	b360      	cbz	r0, 8005f3a <__ssputs_r+0xa2>
 8005ee0:	6921      	ldr	r1, [r4, #16]
 8005ee2:	464a      	mov	r2, r9
 8005ee4:	f000 fba4 	bl	8006630 <memcpy>
 8005ee8:	89a3      	ldrh	r3, [r4, #12]
 8005eea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ef2:	81a3      	strh	r3, [r4, #12]
 8005ef4:	6126      	str	r6, [r4, #16]
 8005ef6:	6165      	str	r5, [r4, #20]
 8005ef8:	444e      	add	r6, r9
 8005efa:	eba5 0509 	sub.w	r5, r5, r9
 8005efe:	6026      	str	r6, [r4, #0]
 8005f00:	60a5      	str	r5, [r4, #8]
 8005f02:	463e      	mov	r6, r7
 8005f04:	42be      	cmp	r6, r7
 8005f06:	d900      	bls.n	8005f0a <__ssputs_r+0x72>
 8005f08:	463e      	mov	r6, r7
 8005f0a:	6820      	ldr	r0, [r4, #0]
 8005f0c:	4632      	mov	r2, r6
 8005f0e:	4641      	mov	r1, r8
 8005f10:	f000 fb64 	bl	80065dc <memmove>
 8005f14:	68a3      	ldr	r3, [r4, #8]
 8005f16:	1b9b      	subs	r3, r3, r6
 8005f18:	60a3      	str	r3, [r4, #8]
 8005f1a:	6823      	ldr	r3, [r4, #0]
 8005f1c:	4433      	add	r3, r6
 8005f1e:	6023      	str	r3, [r4, #0]
 8005f20:	2000      	movs	r0, #0
 8005f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f26:	462a      	mov	r2, r5
 8005f28:	f000 fb97 	bl	800665a <_realloc_r>
 8005f2c:	4606      	mov	r6, r0
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d1e0      	bne.n	8005ef4 <__ssputs_r+0x5c>
 8005f32:	6921      	ldr	r1, [r4, #16]
 8005f34:	4650      	mov	r0, sl
 8005f36:	f7ff feaf 	bl	8005c98 <_free_r>
 8005f3a:	230c      	movs	r3, #12
 8005f3c:	f8ca 3000 	str.w	r3, [sl]
 8005f40:	89a3      	ldrh	r3, [r4, #12]
 8005f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	f04f 30ff 	mov.w	r0, #4294967295
 8005f4c:	e7e9      	b.n	8005f22 <__ssputs_r+0x8a>
	...

08005f50 <_svfiprintf_r>:
 8005f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f54:	4698      	mov	r8, r3
 8005f56:	898b      	ldrh	r3, [r1, #12]
 8005f58:	061b      	lsls	r3, r3, #24
 8005f5a:	b09d      	sub	sp, #116	@ 0x74
 8005f5c:	4607      	mov	r7, r0
 8005f5e:	460d      	mov	r5, r1
 8005f60:	4614      	mov	r4, r2
 8005f62:	d510      	bpl.n	8005f86 <_svfiprintf_r+0x36>
 8005f64:	690b      	ldr	r3, [r1, #16]
 8005f66:	b973      	cbnz	r3, 8005f86 <_svfiprintf_r+0x36>
 8005f68:	2140      	movs	r1, #64	@ 0x40
 8005f6a:	f7ff ff09 	bl	8005d80 <_malloc_r>
 8005f6e:	6028      	str	r0, [r5, #0]
 8005f70:	6128      	str	r0, [r5, #16]
 8005f72:	b930      	cbnz	r0, 8005f82 <_svfiprintf_r+0x32>
 8005f74:	230c      	movs	r3, #12
 8005f76:	603b      	str	r3, [r7, #0]
 8005f78:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7c:	b01d      	add	sp, #116	@ 0x74
 8005f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f82:	2340      	movs	r3, #64	@ 0x40
 8005f84:	616b      	str	r3, [r5, #20]
 8005f86:	2300      	movs	r3, #0
 8005f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f8a:	2320      	movs	r3, #32
 8005f8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f90:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f94:	2330      	movs	r3, #48	@ 0x30
 8005f96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006134 <_svfiprintf_r+0x1e4>
 8005f9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f9e:	f04f 0901 	mov.w	r9, #1
 8005fa2:	4623      	mov	r3, r4
 8005fa4:	469a      	mov	sl, r3
 8005fa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005faa:	b10a      	cbz	r2, 8005fb0 <_svfiprintf_r+0x60>
 8005fac:	2a25      	cmp	r2, #37	@ 0x25
 8005fae:	d1f9      	bne.n	8005fa4 <_svfiprintf_r+0x54>
 8005fb0:	ebba 0b04 	subs.w	fp, sl, r4
 8005fb4:	d00b      	beq.n	8005fce <_svfiprintf_r+0x7e>
 8005fb6:	465b      	mov	r3, fp
 8005fb8:	4622      	mov	r2, r4
 8005fba:	4629      	mov	r1, r5
 8005fbc:	4638      	mov	r0, r7
 8005fbe:	f7ff ff6b 	bl	8005e98 <__ssputs_r>
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	f000 80a7 	beq.w	8006116 <_svfiprintf_r+0x1c6>
 8005fc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fca:	445a      	add	r2, fp
 8005fcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fce:	f89a 3000 	ldrb.w	r3, [sl]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 809f 	beq.w	8006116 <_svfiprintf_r+0x1c6>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f04f 32ff 	mov.w	r2, #4294967295
 8005fde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fe2:	f10a 0a01 	add.w	sl, sl, #1
 8005fe6:	9304      	str	r3, [sp, #16]
 8005fe8:	9307      	str	r3, [sp, #28]
 8005fea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fee:	931a      	str	r3, [sp, #104]	@ 0x68
 8005ff0:	4654      	mov	r4, sl
 8005ff2:	2205      	movs	r2, #5
 8005ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ff8:	484e      	ldr	r0, [pc, #312]	@ (8006134 <_svfiprintf_r+0x1e4>)
 8005ffa:	f7fa f8f1 	bl	80001e0 <memchr>
 8005ffe:	9a04      	ldr	r2, [sp, #16]
 8006000:	b9d8      	cbnz	r0, 800603a <_svfiprintf_r+0xea>
 8006002:	06d0      	lsls	r0, r2, #27
 8006004:	bf44      	itt	mi
 8006006:	2320      	movmi	r3, #32
 8006008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800600c:	0711      	lsls	r1, r2, #28
 800600e:	bf44      	itt	mi
 8006010:	232b      	movmi	r3, #43	@ 0x2b
 8006012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006016:	f89a 3000 	ldrb.w	r3, [sl]
 800601a:	2b2a      	cmp	r3, #42	@ 0x2a
 800601c:	d015      	beq.n	800604a <_svfiprintf_r+0xfa>
 800601e:	9a07      	ldr	r2, [sp, #28]
 8006020:	4654      	mov	r4, sl
 8006022:	2000      	movs	r0, #0
 8006024:	f04f 0c0a 	mov.w	ip, #10
 8006028:	4621      	mov	r1, r4
 800602a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800602e:	3b30      	subs	r3, #48	@ 0x30
 8006030:	2b09      	cmp	r3, #9
 8006032:	d94b      	bls.n	80060cc <_svfiprintf_r+0x17c>
 8006034:	b1b0      	cbz	r0, 8006064 <_svfiprintf_r+0x114>
 8006036:	9207      	str	r2, [sp, #28]
 8006038:	e014      	b.n	8006064 <_svfiprintf_r+0x114>
 800603a:	eba0 0308 	sub.w	r3, r0, r8
 800603e:	fa09 f303 	lsl.w	r3, r9, r3
 8006042:	4313      	orrs	r3, r2
 8006044:	9304      	str	r3, [sp, #16]
 8006046:	46a2      	mov	sl, r4
 8006048:	e7d2      	b.n	8005ff0 <_svfiprintf_r+0xa0>
 800604a:	9b03      	ldr	r3, [sp, #12]
 800604c:	1d19      	adds	r1, r3, #4
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	9103      	str	r1, [sp, #12]
 8006052:	2b00      	cmp	r3, #0
 8006054:	bfbb      	ittet	lt
 8006056:	425b      	neglt	r3, r3
 8006058:	f042 0202 	orrlt.w	r2, r2, #2
 800605c:	9307      	strge	r3, [sp, #28]
 800605e:	9307      	strlt	r3, [sp, #28]
 8006060:	bfb8      	it	lt
 8006062:	9204      	strlt	r2, [sp, #16]
 8006064:	7823      	ldrb	r3, [r4, #0]
 8006066:	2b2e      	cmp	r3, #46	@ 0x2e
 8006068:	d10a      	bne.n	8006080 <_svfiprintf_r+0x130>
 800606a:	7863      	ldrb	r3, [r4, #1]
 800606c:	2b2a      	cmp	r3, #42	@ 0x2a
 800606e:	d132      	bne.n	80060d6 <_svfiprintf_r+0x186>
 8006070:	9b03      	ldr	r3, [sp, #12]
 8006072:	1d1a      	adds	r2, r3, #4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	9203      	str	r2, [sp, #12]
 8006078:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800607c:	3402      	adds	r4, #2
 800607e:	9305      	str	r3, [sp, #20]
 8006080:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006144 <_svfiprintf_r+0x1f4>
 8006084:	7821      	ldrb	r1, [r4, #0]
 8006086:	2203      	movs	r2, #3
 8006088:	4650      	mov	r0, sl
 800608a:	f7fa f8a9 	bl	80001e0 <memchr>
 800608e:	b138      	cbz	r0, 80060a0 <_svfiprintf_r+0x150>
 8006090:	9b04      	ldr	r3, [sp, #16]
 8006092:	eba0 000a 	sub.w	r0, r0, sl
 8006096:	2240      	movs	r2, #64	@ 0x40
 8006098:	4082      	lsls	r2, r0
 800609a:	4313      	orrs	r3, r2
 800609c:	3401      	adds	r4, #1
 800609e:	9304      	str	r3, [sp, #16]
 80060a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060a4:	4824      	ldr	r0, [pc, #144]	@ (8006138 <_svfiprintf_r+0x1e8>)
 80060a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060aa:	2206      	movs	r2, #6
 80060ac:	f7fa f898 	bl	80001e0 <memchr>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d036      	beq.n	8006122 <_svfiprintf_r+0x1d2>
 80060b4:	4b21      	ldr	r3, [pc, #132]	@ (800613c <_svfiprintf_r+0x1ec>)
 80060b6:	bb1b      	cbnz	r3, 8006100 <_svfiprintf_r+0x1b0>
 80060b8:	9b03      	ldr	r3, [sp, #12]
 80060ba:	3307      	adds	r3, #7
 80060bc:	f023 0307 	bic.w	r3, r3, #7
 80060c0:	3308      	adds	r3, #8
 80060c2:	9303      	str	r3, [sp, #12]
 80060c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060c6:	4433      	add	r3, r6
 80060c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80060ca:	e76a      	b.n	8005fa2 <_svfiprintf_r+0x52>
 80060cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80060d0:	460c      	mov	r4, r1
 80060d2:	2001      	movs	r0, #1
 80060d4:	e7a8      	b.n	8006028 <_svfiprintf_r+0xd8>
 80060d6:	2300      	movs	r3, #0
 80060d8:	3401      	adds	r4, #1
 80060da:	9305      	str	r3, [sp, #20]
 80060dc:	4619      	mov	r1, r3
 80060de:	f04f 0c0a 	mov.w	ip, #10
 80060e2:	4620      	mov	r0, r4
 80060e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060e8:	3a30      	subs	r2, #48	@ 0x30
 80060ea:	2a09      	cmp	r2, #9
 80060ec:	d903      	bls.n	80060f6 <_svfiprintf_r+0x1a6>
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d0c6      	beq.n	8006080 <_svfiprintf_r+0x130>
 80060f2:	9105      	str	r1, [sp, #20]
 80060f4:	e7c4      	b.n	8006080 <_svfiprintf_r+0x130>
 80060f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80060fa:	4604      	mov	r4, r0
 80060fc:	2301      	movs	r3, #1
 80060fe:	e7f0      	b.n	80060e2 <_svfiprintf_r+0x192>
 8006100:	ab03      	add	r3, sp, #12
 8006102:	9300      	str	r3, [sp, #0]
 8006104:	462a      	mov	r2, r5
 8006106:	4b0e      	ldr	r3, [pc, #56]	@ (8006140 <_svfiprintf_r+0x1f0>)
 8006108:	a904      	add	r1, sp, #16
 800610a:	4638      	mov	r0, r7
 800610c:	f3af 8000 	nop.w
 8006110:	1c42      	adds	r2, r0, #1
 8006112:	4606      	mov	r6, r0
 8006114:	d1d6      	bne.n	80060c4 <_svfiprintf_r+0x174>
 8006116:	89ab      	ldrh	r3, [r5, #12]
 8006118:	065b      	lsls	r3, r3, #25
 800611a:	f53f af2d 	bmi.w	8005f78 <_svfiprintf_r+0x28>
 800611e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006120:	e72c      	b.n	8005f7c <_svfiprintf_r+0x2c>
 8006122:	ab03      	add	r3, sp, #12
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	462a      	mov	r2, r5
 8006128:	4b05      	ldr	r3, [pc, #20]	@ (8006140 <_svfiprintf_r+0x1f0>)
 800612a:	a904      	add	r1, sp, #16
 800612c:	4638      	mov	r0, r7
 800612e:	f000 f879 	bl	8006224 <_printf_i>
 8006132:	e7ed      	b.n	8006110 <_svfiprintf_r+0x1c0>
 8006134:	080081f7 	.word	0x080081f7
 8006138:	08008201 	.word	0x08008201
 800613c:	00000000 	.word	0x00000000
 8006140:	08005e99 	.word	0x08005e99
 8006144:	080081fd 	.word	0x080081fd

08006148 <_printf_common>:
 8006148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800614c:	4616      	mov	r6, r2
 800614e:	4698      	mov	r8, r3
 8006150:	688a      	ldr	r2, [r1, #8]
 8006152:	690b      	ldr	r3, [r1, #16]
 8006154:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006158:	4293      	cmp	r3, r2
 800615a:	bfb8      	it	lt
 800615c:	4613      	movlt	r3, r2
 800615e:	6033      	str	r3, [r6, #0]
 8006160:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006164:	4607      	mov	r7, r0
 8006166:	460c      	mov	r4, r1
 8006168:	b10a      	cbz	r2, 800616e <_printf_common+0x26>
 800616a:	3301      	adds	r3, #1
 800616c:	6033      	str	r3, [r6, #0]
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	0699      	lsls	r1, r3, #26
 8006172:	bf42      	ittt	mi
 8006174:	6833      	ldrmi	r3, [r6, #0]
 8006176:	3302      	addmi	r3, #2
 8006178:	6033      	strmi	r3, [r6, #0]
 800617a:	6825      	ldr	r5, [r4, #0]
 800617c:	f015 0506 	ands.w	r5, r5, #6
 8006180:	d106      	bne.n	8006190 <_printf_common+0x48>
 8006182:	f104 0a19 	add.w	sl, r4, #25
 8006186:	68e3      	ldr	r3, [r4, #12]
 8006188:	6832      	ldr	r2, [r6, #0]
 800618a:	1a9b      	subs	r3, r3, r2
 800618c:	42ab      	cmp	r3, r5
 800618e:	dc26      	bgt.n	80061de <_printf_common+0x96>
 8006190:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006194:	6822      	ldr	r2, [r4, #0]
 8006196:	3b00      	subs	r3, #0
 8006198:	bf18      	it	ne
 800619a:	2301      	movne	r3, #1
 800619c:	0692      	lsls	r2, r2, #26
 800619e:	d42b      	bmi.n	80061f8 <_printf_common+0xb0>
 80061a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061a4:	4641      	mov	r1, r8
 80061a6:	4638      	mov	r0, r7
 80061a8:	47c8      	blx	r9
 80061aa:	3001      	adds	r0, #1
 80061ac:	d01e      	beq.n	80061ec <_printf_common+0xa4>
 80061ae:	6823      	ldr	r3, [r4, #0]
 80061b0:	6922      	ldr	r2, [r4, #16]
 80061b2:	f003 0306 	and.w	r3, r3, #6
 80061b6:	2b04      	cmp	r3, #4
 80061b8:	bf02      	ittt	eq
 80061ba:	68e5      	ldreq	r5, [r4, #12]
 80061bc:	6833      	ldreq	r3, [r6, #0]
 80061be:	1aed      	subeq	r5, r5, r3
 80061c0:	68a3      	ldr	r3, [r4, #8]
 80061c2:	bf0c      	ite	eq
 80061c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061c8:	2500      	movne	r5, #0
 80061ca:	4293      	cmp	r3, r2
 80061cc:	bfc4      	itt	gt
 80061ce:	1a9b      	subgt	r3, r3, r2
 80061d0:	18ed      	addgt	r5, r5, r3
 80061d2:	2600      	movs	r6, #0
 80061d4:	341a      	adds	r4, #26
 80061d6:	42b5      	cmp	r5, r6
 80061d8:	d11a      	bne.n	8006210 <_printf_common+0xc8>
 80061da:	2000      	movs	r0, #0
 80061dc:	e008      	b.n	80061f0 <_printf_common+0xa8>
 80061de:	2301      	movs	r3, #1
 80061e0:	4652      	mov	r2, sl
 80061e2:	4641      	mov	r1, r8
 80061e4:	4638      	mov	r0, r7
 80061e6:	47c8      	blx	r9
 80061e8:	3001      	adds	r0, #1
 80061ea:	d103      	bne.n	80061f4 <_printf_common+0xac>
 80061ec:	f04f 30ff 	mov.w	r0, #4294967295
 80061f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061f4:	3501      	adds	r5, #1
 80061f6:	e7c6      	b.n	8006186 <_printf_common+0x3e>
 80061f8:	18e1      	adds	r1, r4, r3
 80061fa:	1c5a      	adds	r2, r3, #1
 80061fc:	2030      	movs	r0, #48	@ 0x30
 80061fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006202:	4422      	add	r2, r4
 8006204:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006208:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800620c:	3302      	adds	r3, #2
 800620e:	e7c7      	b.n	80061a0 <_printf_common+0x58>
 8006210:	2301      	movs	r3, #1
 8006212:	4622      	mov	r2, r4
 8006214:	4641      	mov	r1, r8
 8006216:	4638      	mov	r0, r7
 8006218:	47c8      	blx	r9
 800621a:	3001      	adds	r0, #1
 800621c:	d0e6      	beq.n	80061ec <_printf_common+0xa4>
 800621e:	3601      	adds	r6, #1
 8006220:	e7d9      	b.n	80061d6 <_printf_common+0x8e>
	...

08006224 <_printf_i>:
 8006224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006228:	7e0f      	ldrb	r7, [r1, #24]
 800622a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800622c:	2f78      	cmp	r7, #120	@ 0x78
 800622e:	4691      	mov	r9, r2
 8006230:	4680      	mov	r8, r0
 8006232:	460c      	mov	r4, r1
 8006234:	469a      	mov	sl, r3
 8006236:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800623a:	d807      	bhi.n	800624c <_printf_i+0x28>
 800623c:	2f62      	cmp	r7, #98	@ 0x62
 800623e:	d80a      	bhi.n	8006256 <_printf_i+0x32>
 8006240:	2f00      	cmp	r7, #0
 8006242:	f000 80d1 	beq.w	80063e8 <_printf_i+0x1c4>
 8006246:	2f58      	cmp	r7, #88	@ 0x58
 8006248:	f000 80b8 	beq.w	80063bc <_printf_i+0x198>
 800624c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006250:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006254:	e03a      	b.n	80062cc <_printf_i+0xa8>
 8006256:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800625a:	2b15      	cmp	r3, #21
 800625c:	d8f6      	bhi.n	800624c <_printf_i+0x28>
 800625e:	a101      	add	r1, pc, #4	@ (adr r1, 8006264 <_printf_i+0x40>)
 8006260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006264:	080062bd 	.word	0x080062bd
 8006268:	080062d1 	.word	0x080062d1
 800626c:	0800624d 	.word	0x0800624d
 8006270:	0800624d 	.word	0x0800624d
 8006274:	0800624d 	.word	0x0800624d
 8006278:	0800624d 	.word	0x0800624d
 800627c:	080062d1 	.word	0x080062d1
 8006280:	0800624d 	.word	0x0800624d
 8006284:	0800624d 	.word	0x0800624d
 8006288:	0800624d 	.word	0x0800624d
 800628c:	0800624d 	.word	0x0800624d
 8006290:	080063cf 	.word	0x080063cf
 8006294:	080062fb 	.word	0x080062fb
 8006298:	08006389 	.word	0x08006389
 800629c:	0800624d 	.word	0x0800624d
 80062a0:	0800624d 	.word	0x0800624d
 80062a4:	080063f1 	.word	0x080063f1
 80062a8:	0800624d 	.word	0x0800624d
 80062ac:	080062fb 	.word	0x080062fb
 80062b0:	0800624d 	.word	0x0800624d
 80062b4:	0800624d 	.word	0x0800624d
 80062b8:	08006391 	.word	0x08006391
 80062bc:	6833      	ldr	r3, [r6, #0]
 80062be:	1d1a      	adds	r2, r3, #4
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	6032      	str	r2, [r6, #0]
 80062c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062cc:	2301      	movs	r3, #1
 80062ce:	e09c      	b.n	800640a <_printf_i+0x1e6>
 80062d0:	6833      	ldr	r3, [r6, #0]
 80062d2:	6820      	ldr	r0, [r4, #0]
 80062d4:	1d19      	adds	r1, r3, #4
 80062d6:	6031      	str	r1, [r6, #0]
 80062d8:	0606      	lsls	r6, r0, #24
 80062da:	d501      	bpl.n	80062e0 <_printf_i+0xbc>
 80062dc:	681d      	ldr	r5, [r3, #0]
 80062de:	e003      	b.n	80062e8 <_printf_i+0xc4>
 80062e0:	0645      	lsls	r5, r0, #25
 80062e2:	d5fb      	bpl.n	80062dc <_printf_i+0xb8>
 80062e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062e8:	2d00      	cmp	r5, #0
 80062ea:	da03      	bge.n	80062f4 <_printf_i+0xd0>
 80062ec:	232d      	movs	r3, #45	@ 0x2d
 80062ee:	426d      	negs	r5, r5
 80062f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062f4:	4858      	ldr	r0, [pc, #352]	@ (8006458 <_printf_i+0x234>)
 80062f6:	230a      	movs	r3, #10
 80062f8:	e011      	b.n	800631e <_printf_i+0xfa>
 80062fa:	6821      	ldr	r1, [r4, #0]
 80062fc:	6833      	ldr	r3, [r6, #0]
 80062fe:	0608      	lsls	r0, r1, #24
 8006300:	f853 5b04 	ldr.w	r5, [r3], #4
 8006304:	d402      	bmi.n	800630c <_printf_i+0xe8>
 8006306:	0649      	lsls	r1, r1, #25
 8006308:	bf48      	it	mi
 800630a:	b2ad      	uxthmi	r5, r5
 800630c:	2f6f      	cmp	r7, #111	@ 0x6f
 800630e:	4852      	ldr	r0, [pc, #328]	@ (8006458 <_printf_i+0x234>)
 8006310:	6033      	str	r3, [r6, #0]
 8006312:	bf14      	ite	ne
 8006314:	230a      	movne	r3, #10
 8006316:	2308      	moveq	r3, #8
 8006318:	2100      	movs	r1, #0
 800631a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800631e:	6866      	ldr	r6, [r4, #4]
 8006320:	60a6      	str	r6, [r4, #8]
 8006322:	2e00      	cmp	r6, #0
 8006324:	db05      	blt.n	8006332 <_printf_i+0x10e>
 8006326:	6821      	ldr	r1, [r4, #0]
 8006328:	432e      	orrs	r6, r5
 800632a:	f021 0104 	bic.w	r1, r1, #4
 800632e:	6021      	str	r1, [r4, #0]
 8006330:	d04b      	beq.n	80063ca <_printf_i+0x1a6>
 8006332:	4616      	mov	r6, r2
 8006334:	fbb5 f1f3 	udiv	r1, r5, r3
 8006338:	fb03 5711 	mls	r7, r3, r1, r5
 800633c:	5dc7      	ldrb	r7, [r0, r7]
 800633e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006342:	462f      	mov	r7, r5
 8006344:	42bb      	cmp	r3, r7
 8006346:	460d      	mov	r5, r1
 8006348:	d9f4      	bls.n	8006334 <_printf_i+0x110>
 800634a:	2b08      	cmp	r3, #8
 800634c:	d10b      	bne.n	8006366 <_printf_i+0x142>
 800634e:	6823      	ldr	r3, [r4, #0]
 8006350:	07df      	lsls	r7, r3, #31
 8006352:	d508      	bpl.n	8006366 <_printf_i+0x142>
 8006354:	6923      	ldr	r3, [r4, #16]
 8006356:	6861      	ldr	r1, [r4, #4]
 8006358:	4299      	cmp	r1, r3
 800635a:	bfde      	ittt	le
 800635c:	2330      	movle	r3, #48	@ 0x30
 800635e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006362:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006366:	1b92      	subs	r2, r2, r6
 8006368:	6122      	str	r2, [r4, #16]
 800636a:	f8cd a000 	str.w	sl, [sp]
 800636e:	464b      	mov	r3, r9
 8006370:	aa03      	add	r2, sp, #12
 8006372:	4621      	mov	r1, r4
 8006374:	4640      	mov	r0, r8
 8006376:	f7ff fee7 	bl	8006148 <_printf_common>
 800637a:	3001      	adds	r0, #1
 800637c:	d14a      	bne.n	8006414 <_printf_i+0x1f0>
 800637e:	f04f 30ff 	mov.w	r0, #4294967295
 8006382:	b004      	add	sp, #16
 8006384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	f043 0320 	orr.w	r3, r3, #32
 800638e:	6023      	str	r3, [r4, #0]
 8006390:	4832      	ldr	r0, [pc, #200]	@ (800645c <_printf_i+0x238>)
 8006392:	2778      	movs	r7, #120	@ 0x78
 8006394:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	6831      	ldr	r1, [r6, #0]
 800639c:	061f      	lsls	r7, r3, #24
 800639e:	f851 5b04 	ldr.w	r5, [r1], #4
 80063a2:	d402      	bmi.n	80063aa <_printf_i+0x186>
 80063a4:	065f      	lsls	r7, r3, #25
 80063a6:	bf48      	it	mi
 80063a8:	b2ad      	uxthmi	r5, r5
 80063aa:	6031      	str	r1, [r6, #0]
 80063ac:	07d9      	lsls	r1, r3, #31
 80063ae:	bf44      	itt	mi
 80063b0:	f043 0320 	orrmi.w	r3, r3, #32
 80063b4:	6023      	strmi	r3, [r4, #0]
 80063b6:	b11d      	cbz	r5, 80063c0 <_printf_i+0x19c>
 80063b8:	2310      	movs	r3, #16
 80063ba:	e7ad      	b.n	8006318 <_printf_i+0xf4>
 80063bc:	4826      	ldr	r0, [pc, #152]	@ (8006458 <_printf_i+0x234>)
 80063be:	e7e9      	b.n	8006394 <_printf_i+0x170>
 80063c0:	6823      	ldr	r3, [r4, #0]
 80063c2:	f023 0320 	bic.w	r3, r3, #32
 80063c6:	6023      	str	r3, [r4, #0]
 80063c8:	e7f6      	b.n	80063b8 <_printf_i+0x194>
 80063ca:	4616      	mov	r6, r2
 80063cc:	e7bd      	b.n	800634a <_printf_i+0x126>
 80063ce:	6833      	ldr	r3, [r6, #0]
 80063d0:	6825      	ldr	r5, [r4, #0]
 80063d2:	6961      	ldr	r1, [r4, #20]
 80063d4:	1d18      	adds	r0, r3, #4
 80063d6:	6030      	str	r0, [r6, #0]
 80063d8:	062e      	lsls	r6, r5, #24
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	d501      	bpl.n	80063e2 <_printf_i+0x1be>
 80063de:	6019      	str	r1, [r3, #0]
 80063e0:	e002      	b.n	80063e8 <_printf_i+0x1c4>
 80063e2:	0668      	lsls	r0, r5, #25
 80063e4:	d5fb      	bpl.n	80063de <_printf_i+0x1ba>
 80063e6:	8019      	strh	r1, [r3, #0]
 80063e8:	2300      	movs	r3, #0
 80063ea:	6123      	str	r3, [r4, #16]
 80063ec:	4616      	mov	r6, r2
 80063ee:	e7bc      	b.n	800636a <_printf_i+0x146>
 80063f0:	6833      	ldr	r3, [r6, #0]
 80063f2:	1d1a      	adds	r2, r3, #4
 80063f4:	6032      	str	r2, [r6, #0]
 80063f6:	681e      	ldr	r6, [r3, #0]
 80063f8:	6862      	ldr	r2, [r4, #4]
 80063fa:	2100      	movs	r1, #0
 80063fc:	4630      	mov	r0, r6
 80063fe:	f7f9 feef 	bl	80001e0 <memchr>
 8006402:	b108      	cbz	r0, 8006408 <_printf_i+0x1e4>
 8006404:	1b80      	subs	r0, r0, r6
 8006406:	6060      	str	r0, [r4, #4]
 8006408:	6863      	ldr	r3, [r4, #4]
 800640a:	6123      	str	r3, [r4, #16]
 800640c:	2300      	movs	r3, #0
 800640e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006412:	e7aa      	b.n	800636a <_printf_i+0x146>
 8006414:	6923      	ldr	r3, [r4, #16]
 8006416:	4632      	mov	r2, r6
 8006418:	4649      	mov	r1, r9
 800641a:	4640      	mov	r0, r8
 800641c:	47d0      	blx	sl
 800641e:	3001      	adds	r0, #1
 8006420:	d0ad      	beq.n	800637e <_printf_i+0x15a>
 8006422:	6823      	ldr	r3, [r4, #0]
 8006424:	079b      	lsls	r3, r3, #30
 8006426:	d413      	bmi.n	8006450 <_printf_i+0x22c>
 8006428:	68e0      	ldr	r0, [r4, #12]
 800642a:	9b03      	ldr	r3, [sp, #12]
 800642c:	4298      	cmp	r0, r3
 800642e:	bfb8      	it	lt
 8006430:	4618      	movlt	r0, r3
 8006432:	e7a6      	b.n	8006382 <_printf_i+0x15e>
 8006434:	2301      	movs	r3, #1
 8006436:	4632      	mov	r2, r6
 8006438:	4649      	mov	r1, r9
 800643a:	4640      	mov	r0, r8
 800643c:	47d0      	blx	sl
 800643e:	3001      	adds	r0, #1
 8006440:	d09d      	beq.n	800637e <_printf_i+0x15a>
 8006442:	3501      	adds	r5, #1
 8006444:	68e3      	ldr	r3, [r4, #12]
 8006446:	9903      	ldr	r1, [sp, #12]
 8006448:	1a5b      	subs	r3, r3, r1
 800644a:	42ab      	cmp	r3, r5
 800644c:	dcf2      	bgt.n	8006434 <_printf_i+0x210>
 800644e:	e7eb      	b.n	8006428 <_printf_i+0x204>
 8006450:	2500      	movs	r5, #0
 8006452:	f104 0619 	add.w	r6, r4, #25
 8006456:	e7f5      	b.n	8006444 <_printf_i+0x220>
 8006458:	08008208 	.word	0x08008208
 800645c:	08008219 	.word	0x08008219

08006460 <__sflush_r>:
 8006460:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006468:	0716      	lsls	r6, r2, #28
 800646a:	4605      	mov	r5, r0
 800646c:	460c      	mov	r4, r1
 800646e:	d454      	bmi.n	800651a <__sflush_r+0xba>
 8006470:	684b      	ldr	r3, [r1, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	dc02      	bgt.n	800647c <__sflush_r+0x1c>
 8006476:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006478:	2b00      	cmp	r3, #0
 800647a:	dd48      	ble.n	800650e <__sflush_r+0xae>
 800647c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800647e:	2e00      	cmp	r6, #0
 8006480:	d045      	beq.n	800650e <__sflush_r+0xae>
 8006482:	2300      	movs	r3, #0
 8006484:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006488:	682f      	ldr	r7, [r5, #0]
 800648a:	6a21      	ldr	r1, [r4, #32]
 800648c:	602b      	str	r3, [r5, #0]
 800648e:	d030      	beq.n	80064f2 <__sflush_r+0x92>
 8006490:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006492:	89a3      	ldrh	r3, [r4, #12]
 8006494:	0759      	lsls	r1, r3, #29
 8006496:	d505      	bpl.n	80064a4 <__sflush_r+0x44>
 8006498:	6863      	ldr	r3, [r4, #4]
 800649a:	1ad2      	subs	r2, r2, r3
 800649c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800649e:	b10b      	cbz	r3, 80064a4 <__sflush_r+0x44>
 80064a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064a2:	1ad2      	subs	r2, r2, r3
 80064a4:	2300      	movs	r3, #0
 80064a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064a8:	6a21      	ldr	r1, [r4, #32]
 80064aa:	4628      	mov	r0, r5
 80064ac:	47b0      	blx	r6
 80064ae:	1c43      	adds	r3, r0, #1
 80064b0:	89a3      	ldrh	r3, [r4, #12]
 80064b2:	d106      	bne.n	80064c2 <__sflush_r+0x62>
 80064b4:	6829      	ldr	r1, [r5, #0]
 80064b6:	291d      	cmp	r1, #29
 80064b8:	d82b      	bhi.n	8006512 <__sflush_r+0xb2>
 80064ba:	4a2a      	ldr	r2, [pc, #168]	@ (8006564 <__sflush_r+0x104>)
 80064bc:	40ca      	lsrs	r2, r1
 80064be:	07d6      	lsls	r6, r2, #31
 80064c0:	d527      	bpl.n	8006512 <__sflush_r+0xb2>
 80064c2:	2200      	movs	r2, #0
 80064c4:	6062      	str	r2, [r4, #4]
 80064c6:	04d9      	lsls	r1, r3, #19
 80064c8:	6922      	ldr	r2, [r4, #16]
 80064ca:	6022      	str	r2, [r4, #0]
 80064cc:	d504      	bpl.n	80064d8 <__sflush_r+0x78>
 80064ce:	1c42      	adds	r2, r0, #1
 80064d0:	d101      	bne.n	80064d6 <__sflush_r+0x76>
 80064d2:	682b      	ldr	r3, [r5, #0]
 80064d4:	b903      	cbnz	r3, 80064d8 <__sflush_r+0x78>
 80064d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80064d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064da:	602f      	str	r7, [r5, #0]
 80064dc:	b1b9      	cbz	r1, 800650e <__sflush_r+0xae>
 80064de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064e2:	4299      	cmp	r1, r3
 80064e4:	d002      	beq.n	80064ec <__sflush_r+0x8c>
 80064e6:	4628      	mov	r0, r5
 80064e8:	f7ff fbd6 	bl	8005c98 <_free_r>
 80064ec:	2300      	movs	r3, #0
 80064ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80064f0:	e00d      	b.n	800650e <__sflush_r+0xae>
 80064f2:	2301      	movs	r3, #1
 80064f4:	4628      	mov	r0, r5
 80064f6:	47b0      	blx	r6
 80064f8:	4602      	mov	r2, r0
 80064fa:	1c50      	adds	r0, r2, #1
 80064fc:	d1c9      	bne.n	8006492 <__sflush_r+0x32>
 80064fe:	682b      	ldr	r3, [r5, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0c6      	beq.n	8006492 <__sflush_r+0x32>
 8006504:	2b1d      	cmp	r3, #29
 8006506:	d001      	beq.n	800650c <__sflush_r+0xac>
 8006508:	2b16      	cmp	r3, #22
 800650a:	d11e      	bne.n	800654a <__sflush_r+0xea>
 800650c:	602f      	str	r7, [r5, #0]
 800650e:	2000      	movs	r0, #0
 8006510:	e022      	b.n	8006558 <__sflush_r+0xf8>
 8006512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006516:	b21b      	sxth	r3, r3
 8006518:	e01b      	b.n	8006552 <__sflush_r+0xf2>
 800651a:	690f      	ldr	r7, [r1, #16]
 800651c:	2f00      	cmp	r7, #0
 800651e:	d0f6      	beq.n	800650e <__sflush_r+0xae>
 8006520:	0793      	lsls	r3, r2, #30
 8006522:	680e      	ldr	r6, [r1, #0]
 8006524:	bf08      	it	eq
 8006526:	694b      	ldreq	r3, [r1, #20]
 8006528:	600f      	str	r7, [r1, #0]
 800652a:	bf18      	it	ne
 800652c:	2300      	movne	r3, #0
 800652e:	eba6 0807 	sub.w	r8, r6, r7
 8006532:	608b      	str	r3, [r1, #8]
 8006534:	f1b8 0f00 	cmp.w	r8, #0
 8006538:	dde9      	ble.n	800650e <__sflush_r+0xae>
 800653a:	6a21      	ldr	r1, [r4, #32]
 800653c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800653e:	4643      	mov	r3, r8
 8006540:	463a      	mov	r2, r7
 8006542:	4628      	mov	r0, r5
 8006544:	47b0      	blx	r6
 8006546:	2800      	cmp	r0, #0
 8006548:	dc08      	bgt.n	800655c <__sflush_r+0xfc>
 800654a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800654e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006552:	81a3      	strh	r3, [r4, #12]
 8006554:	f04f 30ff 	mov.w	r0, #4294967295
 8006558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800655c:	4407      	add	r7, r0
 800655e:	eba8 0800 	sub.w	r8, r8, r0
 8006562:	e7e7      	b.n	8006534 <__sflush_r+0xd4>
 8006564:	20400001 	.word	0x20400001

08006568 <_fflush_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	690b      	ldr	r3, [r1, #16]
 800656c:	4605      	mov	r5, r0
 800656e:	460c      	mov	r4, r1
 8006570:	b913      	cbnz	r3, 8006578 <_fflush_r+0x10>
 8006572:	2500      	movs	r5, #0
 8006574:	4628      	mov	r0, r5
 8006576:	bd38      	pop	{r3, r4, r5, pc}
 8006578:	b118      	cbz	r0, 8006582 <_fflush_r+0x1a>
 800657a:	6a03      	ldr	r3, [r0, #32]
 800657c:	b90b      	cbnz	r3, 8006582 <_fflush_r+0x1a>
 800657e:	f7ff fa55 	bl	8005a2c <__sinit>
 8006582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d0f3      	beq.n	8006572 <_fflush_r+0xa>
 800658a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800658c:	07d0      	lsls	r0, r2, #31
 800658e:	d404      	bmi.n	800659a <_fflush_r+0x32>
 8006590:	0599      	lsls	r1, r3, #22
 8006592:	d402      	bmi.n	800659a <_fflush_r+0x32>
 8006594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006596:	f7ff fb5e 	bl	8005c56 <__retarget_lock_acquire_recursive>
 800659a:	4628      	mov	r0, r5
 800659c:	4621      	mov	r1, r4
 800659e:	f7ff ff5f 	bl	8006460 <__sflush_r>
 80065a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065a4:	07da      	lsls	r2, r3, #31
 80065a6:	4605      	mov	r5, r0
 80065a8:	d4e4      	bmi.n	8006574 <_fflush_r+0xc>
 80065aa:	89a3      	ldrh	r3, [r4, #12]
 80065ac:	059b      	lsls	r3, r3, #22
 80065ae:	d4e1      	bmi.n	8006574 <_fflush_r+0xc>
 80065b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065b2:	f7ff fb51 	bl	8005c58 <__retarget_lock_release_recursive>
 80065b6:	e7dd      	b.n	8006574 <_fflush_r+0xc>

080065b8 <fiprintf>:
 80065b8:	b40e      	push	{r1, r2, r3}
 80065ba:	b503      	push	{r0, r1, lr}
 80065bc:	4601      	mov	r1, r0
 80065be:	ab03      	add	r3, sp, #12
 80065c0:	4805      	ldr	r0, [pc, #20]	@ (80065d8 <fiprintf+0x20>)
 80065c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80065c6:	6800      	ldr	r0, [r0, #0]
 80065c8:	9301      	str	r3, [sp, #4]
 80065ca:	f000 f89d 	bl	8006708 <_vfiprintf_r>
 80065ce:	b002      	add	sp, #8
 80065d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80065d4:	b003      	add	sp, #12
 80065d6:	4770      	bx	lr
 80065d8:	2000004c 	.word	0x2000004c

080065dc <memmove>:
 80065dc:	4288      	cmp	r0, r1
 80065de:	b510      	push	{r4, lr}
 80065e0:	eb01 0402 	add.w	r4, r1, r2
 80065e4:	d902      	bls.n	80065ec <memmove+0x10>
 80065e6:	4284      	cmp	r4, r0
 80065e8:	4623      	mov	r3, r4
 80065ea:	d807      	bhi.n	80065fc <memmove+0x20>
 80065ec:	1e43      	subs	r3, r0, #1
 80065ee:	42a1      	cmp	r1, r4
 80065f0:	d008      	beq.n	8006604 <memmove+0x28>
 80065f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065fa:	e7f8      	b.n	80065ee <memmove+0x12>
 80065fc:	4402      	add	r2, r0
 80065fe:	4601      	mov	r1, r0
 8006600:	428a      	cmp	r2, r1
 8006602:	d100      	bne.n	8006606 <memmove+0x2a>
 8006604:	bd10      	pop	{r4, pc}
 8006606:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800660a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800660e:	e7f7      	b.n	8006600 <memmove+0x24>

08006610 <_sbrk_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	4d06      	ldr	r5, [pc, #24]	@ (800662c <_sbrk_r+0x1c>)
 8006614:	2300      	movs	r3, #0
 8006616:	4604      	mov	r4, r0
 8006618:	4608      	mov	r0, r1
 800661a:	602b      	str	r3, [r5, #0]
 800661c:	f7fc fad2 	bl	8002bc4 <_sbrk>
 8006620:	1c43      	adds	r3, r0, #1
 8006622:	d102      	bne.n	800662a <_sbrk_r+0x1a>
 8006624:	682b      	ldr	r3, [r5, #0]
 8006626:	b103      	cbz	r3, 800662a <_sbrk_r+0x1a>
 8006628:	6023      	str	r3, [r4, #0]
 800662a:	bd38      	pop	{r3, r4, r5, pc}
 800662c:	200007f0 	.word	0x200007f0

08006630 <memcpy>:
 8006630:	440a      	add	r2, r1
 8006632:	4291      	cmp	r1, r2
 8006634:	f100 33ff 	add.w	r3, r0, #4294967295
 8006638:	d100      	bne.n	800663c <memcpy+0xc>
 800663a:	4770      	bx	lr
 800663c:	b510      	push	{r4, lr}
 800663e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006642:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006646:	4291      	cmp	r1, r2
 8006648:	d1f9      	bne.n	800663e <memcpy+0xe>
 800664a:	bd10      	pop	{r4, pc}

0800664c <abort>:
 800664c:	b508      	push	{r3, lr}
 800664e:	2006      	movs	r0, #6
 8006650:	f000 fa2e 	bl	8006ab0 <raise>
 8006654:	2001      	movs	r0, #1
 8006656:	f7fc fa3d 	bl	8002ad4 <_exit>

0800665a <_realloc_r>:
 800665a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800665e:	4607      	mov	r7, r0
 8006660:	4614      	mov	r4, r2
 8006662:	460d      	mov	r5, r1
 8006664:	b921      	cbnz	r1, 8006670 <_realloc_r+0x16>
 8006666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800666a:	4611      	mov	r1, r2
 800666c:	f7ff bb88 	b.w	8005d80 <_malloc_r>
 8006670:	b92a      	cbnz	r2, 800667e <_realloc_r+0x24>
 8006672:	f7ff fb11 	bl	8005c98 <_free_r>
 8006676:	4625      	mov	r5, r4
 8006678:	4628      	mov	r0, r5
 800667a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800667e:	f000 fa33 	bl	8006ae8 <_malloc_usable_size_r>
 8006682:	4284      	cmp	r4, r0
 8006684:	4606      	mov	r6, r0
 8006686:	d802      	bhi.n	800668e <_realloc_r+0x34>
 8006688:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800668c:	d8f4      	bhi.n	8006678 <_realloc_r+0x1e>
 800668e:	4621      	mov	r1, r4
 8006690:	4638      	mov	r0, r7
 8006692:	f7ff fb75 	bl	8005d80 <_malloc_r>
 8006696:	4680      	mov	r8, r0
 8006698:	b908      	cbnz	r0, 800669e <_realloc_r+0x44>
 800669a:	4645      	mov	r5, r8
 800669c:	e7ec      	b.n	8006678 <_realloc_r+0x1e>
 800669e:	42b4      	cmp	r4, r6
 80066a0:	4622      	mov	r2, r4
 80066a2:	4629      	mov	r1, r5
 80066a4:	bf28      	it	cs
 80066a6:	4632      	movcs	r2, r6
 80066a8:	f7ff ffc2 	bl	8006630 <memcpy>
 80066ac:	4629      	mov	r1, r5
 80066ae:	4638      	mov	r0, r7
 80066b0:	f7ff faf2 	bl	8005c98 <_free_r>
 80066b4:	e7f1      	b.n	800669a <_realloc_r+0x40>

080066b6 <__sfputc_r>:
 80066b6:	6893      	ldr	r3, [r2, #8]
 80066b8:	3b01      	subs	r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	b410      	push	{r4}
 80066be:	6093      	str	r3, [r2, #8]
 80066c0:	da08      	bge.n	80066d4 <__sfputc_r+0x1e>
 80066c2:	6994      	ldr	r4, [r2, #24]
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	db01      	blt.n	80066cc <__sfputc_r+0x16>
 80066c8:	290a      	cmp	r1, #10
 80066ca:	d103      	bne.n	80066d4 <__sfputc_r+0x1e>
 80066cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066d0:	f000 b932 	b.w	8006938 <__swbuf_r>
 80066d4:	6813      	ldr	r3, [r2, #0]
 80066d6:	1c58      	adds	r0, r3, #1
 80066d8:	6010      	str	r0, [r2, #0]
 80066da:	7019      	strb	r1, [r3, #0]
 80066dc:	4608      	mov	r0, r1
 80066de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <__sfputs_r>:
 80066e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e6:	4606      	mov	r6, r0
 80066e8:	460f      	mov	r7, r1
 80066ea:	4614      	mov	r4, r2
 80066ec:	18d5      	adds	r5, r2, r3
 80066ee:	42ac      	cmp	r4, r5
 80066f0:	d101      	bne.n	80066f6 <__sfputs_r+0x12>
 80066f2:	2000      	movs	r0, #0
 80066f4:	e007      	b.n	8006706 <__sfputs_r+0x22>
 80066f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066fa:	463a      	mov	r2, r7
 80066fc:	4630      	mov	r0, r6
 80066fe:	f7ff ffda 	bl	80066b6 <__sfputc_r>
 8006702:	1c43      	adds	r3, r0, #1
 8006704:	d1f3      	bne.n	80066ee <__sfputs_r+0xa>
 8006706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006708 <_vfiprintf_r>:
 8006708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800670c:	460d      	mov	r5, r1
 800670e:	b09d      	sub	sp, #116	@ 0x74
 8006710:	4614      	mov	r4, r2
 8006712:	4698      	mov	r8, r3
 8006714:	4606      	mov	r6, r0
 8006716:	b118      	cbz	r0, 8006720 <_vfiprintf_r+0x18>
 8006718:	6a03      	ldr	r3, [r0, #32]
 800671a:	b90b      	cbnz	r3, 8006720 <_vfiprintf_r+0x18>
 800671c:	f7ff f986 	bl	8005a2c <__sinit>
 8006720:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006722:	07d9      	lsls	r1, r3, #31
 8006724:	d405      	bmi.n	8006732 <_vfiprintf_r+0x2a>
 8006726:	89ab      	ldrh	r3, [r5, #12]
 8006728:	059a      	lsls	r2, r3, #22
 800672a:	d402      	bmi.n	8006732 <_vfiprintf_r+0x2a>
 800672c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800672e:	f7ff fa92 	bl	8005c56 <__retarget_lock_acquire_recursive>
 8006732:	89ab      	ldrh	r3, [r5, #12]
 8006734:	071b      	lsls	r3, r3, #28
 8006736:	d501      	bpl.n	800673c <_vfiprintf_r+0x34>
 8006738:	692b      	ldr	r3, [r5, #16]
 800673a:	b99b      	cbnz	r3, 8006764 <_vfiprintf_r+0x5c>
 800673c:	4629      	mov	r1, r5
 800673e:	4630      	mov	r0, r6
 8006740:	f000 f938 	bl	80069b4 <__swsetup_r>
 8006744:	b170      	cbz	r0, 8006764 <_vfiprintf_r+0x5c>
 8006746:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006748:	07dc      	lsls	r4, r3, #31
 800674a:	d504      	bpl.n	8006756 <_vfiprintf_r+0x4e>
 800674c:	f04f 30ff 	mov.w	r0, #4294967295
 8006750:	b01d      	add	sp, #116	@ 0x74
 8006752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006756:	89ab      	ldrh	r3, [r5, #12]
 8006758:	0598      	lsls	r0, r3, #22
 800675a:	d4f7      	bmi.n	800674c <_vfiprintf_r+0x44>
 800675c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800675e:	f7ff fa7b 	bl	8005c58 <__retarget_lock_release_recursive>
 8006762:	e7f3      	b.n	800674c <_vfiprintf_r+0x44>
 8006764:	2300      	movs	r3, #0
 8006766:	9309      	str	r3, [sp, #36]	@ 0x24
 8006768:	2320      	movs	r3, #32
 800676a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800676e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006772:	2330      	movs	r3, #48	@ 0x30
 8006774:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006924 <_vfiprintf_r+0x21c>
 8006778:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800677c:	f04f 0901 	mov.w	r9, #1
 8006780:	4623      	mov	r3, r4
 8006782:	469a      	mov	sl, r3
 8006784:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006788:	b10a      	cbz	r2, 800678e <_vfiprintf_r+0x86>
 800678a:	2a25      	cmp	r2, #37	@ 0x25
 800678c:	d1f9      	bne.n	8006782 <_vfiprintf_r+0x7a>
 800678e:	ebba 0b04 	subs.w	fp, sl, r4
 8006792:	d00b      	beq.n	80067ac <_vfiprintf_r+0xa4>
 8006794:	465b      	mov	r3, fp
 8006796:	4622      	mov	r2, r4
 8006798:	4629      	mov	r1, r5
 800679a:	4630      	mov	r0, r6
 800679c:	f7ff ffa2 	bl	80066e4 <__sfputs_r>
 80067a0:	3001      	adds	r0, #1
 80067a2:	f000 80a7 	beq.w	80068f4 <_vfiprintf_r+0x1ec>
 80067a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067a8:	445a      	add	r2, fp
 80067aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80067ac:	f89a 3000 	ldrb.w	r3, [sl]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f000 809f 	beq.w	80068f4 <_vfiprintf_r+0x1ec>
 80067b6:	2300      	movs	r3, #0
 80067b8:	f04f 32ff 	mov.w	r2, #4294967295
 80067bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067c0:	f10a 0a01 	add.w	sl, sl, #1
 80067c4:	9304      	str	r3, [sp, #16]
 80067c6:	9307      	str	r3, [sp, #28]
 80067c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80067ce:	4654      	mov	r4, sl
 80067d0:	2205      	movs	r2, #5
 80067d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067d6:	4853      	ldr	r0, [pc, #332]	@ (8006924 <_vfiprintf_r+0x21c>)
 80067d8:	f7f9 fd02 	bl	80001e0 <memchr>
 80067dc:	9a04      	ldr	r2, [sp, #16]
 80067de:	b9d8      	cbnz	r0, 8006818 <_vfiprintf_r+0x110>
 80067e0:	06d1      	lsls	r1, r2, #27
 80067e2:	bf44      	itt	mi
 80067e4:	2320      	movmi	r3, #32
 80067e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067ea:	0713      	lsls	r3, r2, #28
 80067ec:	bf44      	itt	mi
 80067ee:	232b      	movmi	r3, #43	@ 0x2b
 80067f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067f4:	f89a 3000 	ldrb.w	r3, [sl]
 80067f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80067fa:	d015      	beq.n	8006828 <_vfiprintf_r+0x120>
 80067fc:	9a07      	ldr	r2, [sp, #28]
 80067fe:	4654      	mov	r4, sl
 8006800:	2000      	movs	r0, #0
 8006802:	f04f 0c0a 	mov.w	ip, #10
 8006806:	4621      	mov	r1, r4
 8006808:	f811 3b01 	ldrb.w	r3, [r1], #1
 800680c:	3b30      	subs	r3, #48	@ 0x30
 800680e:	2b09      	cmp	r3, #9
 8006810:	d94b      	bls.n	80068aa <_vfiprintf_r+0x1a2>
 8006812:	b1b0      	cbz	r0, 8006842 <_vfiprintf_r+0x13a>
 8006814:	9207      	str	r2, [sp, #28]
 8006816:	e014      	b.n	8006842 <_vfiprintf_r+0x13a>
 8006818:	eba0 0308 	sub.w	r3, r0, r8
 800681c:	fa09 f303 	lsl.w	r3, r9, r3
 8006820:	4313      	orrs	r3, r2
 8006822:	9304      	str	r3, [sp, #16]
 8006824:	46a2      	mov	sl, r4
 8006826:	e7d2      	b.n	80067ce <_vfiprintf_r+0xc6>
 8006828:	9b03      	ldr	r3, [sp, #12]
 800682a:	1d19      	adds	r1, r3, #4
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	9103      	str	r1, [sp, #12]
 8006830:	2b00      	cmp	r3, #0
 8006832:	bfbb      	ittet	lt
 8006834:	425b      	neglt	r3, r3
 8006836:	f042 0202 	orrlt.w	r2, r2, #2
 800683a:	9307      	strge	r3, [sp, #28]
 800683c:	9307      	strlt	r3, [sp, #28]
 800683e:	bfb8      	it	lt
 8006840:	9204      	strlt	r2, [sp, #16]
 8006842:	7823      	ldrb	r3, [r4, #0]
 8006844:	2b2e      	cmp	r3, #46	@ 0x2e
 8006846:	d10a      	bne.n	800685e <_vfiprintf_r+0x156>
 8006848:	7863      	ldrb	r3, [r4, #1]
 800684a:	2b2a      	cmp	r3, #42	@ 0x2a
 800684c:	d132      	bne.n	80068b4 <_vfiprintf_r+0x1ac>
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	1d1a      	adds	r2, r3, #4
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	9203      	str	r2, [sp, #12]
 8006856:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800685a:	3402      	adds	r4, #2
 800685c:	9305      	str	r3, [sp, #20]
 800685e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006934 <_vfiprintf_r+0x22c>
 8006862:	7821      	ldrb	r1, [r4, #0]
 8006864:	2203      	movs	r2, #3
 8006866:	4650      	mov	r0, sl
 8006868:	f7f9 fcba 	bl	80001e0 <memchr>
 800686c:	b138      	cbz	r0, 800687e <_vfiprintf_r+0x176>
 800686e:	9b04      	ldr	r3, [sp, #16]
 8006870:	eba0 000a 	sub.w	r0, r0, sl
 8006874:	2240      	movs	r2, #64	@ 0x40
 8006876:	4082      	lsls	r2, r0
 8006878:	4313      	orrs	r3, r2
 800687a:	3401      	adds	r4, #1
 800687c:	9304      	str	r3, [sp, #16]
 800687e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006882:	4829      	ldr	r0, [pc, #164]	@ (8006928 <_vfiprintf_r+0x220>)
 8006884:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006888:	2206      	movs	r2, #6
 800688a:	f7f9 fca9 	bl	80001e0 <memchr>
 800688e:	2800      	cmp	r0, #0
 8006890:	d03f      	beq.n	8006912 <_vfiprintf_r+0x20a>
 8006892:	4b26      	ldr	r3, [pc, #152]	@ (800692c <_vfiprintf_r+0x224>)
 8006894:	bb1b      	cbnz	r3, 80068de <_vfiprintf_r+0x1d6>
 8006896:	9b03      	ldr	r3, [sp, #12]
 8006898:	3307      	adds	r3, #7
 800689a:	f023 0307 	bic.w	r3, r3, #7
 800689e:	3308      	adds	r3, #8
 80068a0:	9303      	str	r3, [sp, #12]
 80068a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a4:	443b      	add	r3, r7
 80068a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80068a8:	e76a      	b.n	8006780 <_vfiprintf_r+0x78>
 80068aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80068ae:	460c      	mov	r4, r1
 80068b0:	2001      	movs	r0, #1
 80068b2:	e7a8      	b.n	8006806 <_vfiprintf_r+0xfe>
 80068b4:	2300      	movs	r3, #0
 80068b6:	3401      	adds	r4, #1
 80068b8:	9305      	str	r3, [sp, #20]
 80068ba:	4619      	mov	r1, r3
 80068bc:	f04f 0c0a 	mov.w	ip, #10
 80068c0:	4620      	mov	r0, r4
 80068c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068c6:	3a30      	subs	r2, #48	@ 0x30
 80068c8:	2a09      	cmp	r2, #9
 80068ca:	d903      	bls.n	80068d4 <_vfiprintf_r+0x1cc>
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d0c6      	beq.n	800685e <_vfiprintf_r+0x156>
 80068d0:	9105      	str	r1, [sp, #20]
 80068d2:	e7c4      	b.n	800685e <_vfiprintf_r+0x156>
 80068d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80068d8:	4604      	mov	r4, r0
 80068da:	2301      	movs	r3, #1
 80068dc:	e7f0      	b.n	80068c0 <_vfiprintf_r+0x1b8>
 80068de:	ab03      	add	r3, sp, #12
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	462a      	mov	r2, r5
 80068e4:	4b12      	ldr	r3, [pc, #72]	@ (8006930 <_vfiprintf_r+0x228>)
 80068e6:	a904      	add	r1, sp, #16
 80068e8:	4630      	mov	r0, r6
 80068ea:	f3af 8000 	nop.w
 80068ee:	4607      	mov	r7, r0
 80068f0:	1c78      	adds	r0, r7, #1
 80068f2:	d1d6      	bne.n	80068a2 <_vfiprintf_r+0x19a>
 80068f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068f6:	07d9      	lsls	r1, r3, #31
 80068f8:	d405      	bmi.n	8006906 <_vfiprintf_r+0x1fe>
 80068fa:	89ab      	ldrh	r3, [r5, #12]
 80068fc:	059a      	lsls	r2, r3, #22
 80068fe:	d402      	bmi.n	8006906 <_vfiprintf_r+0x1fe>
 8006900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006902:	f7ff f9a9 	bl	8005c58 <__retarget_lock_release_recursive>
 8006906:	89ab      	ldrh	r3, [r5, #12]
 8006908:	065b      	lsls	r3, r3, #25
 800690a:	f53f af1f 	bmi.w	800674c <_vfiprintf_r+0x44>
 800690e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006910:	e71e      	b.n	8006750 <_vfiprintf_r+0x48>
 8006912:	ab03      	add	r3, sp, #12
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	462a      	mov	r2, r5
 8006918:	4b05      	ldr	r3, [pc, #20]	@ (8006930 <_vfiprintf_r+0x228>)
 800691a:	a904      	add	r1, sp, #16
 800691c:	4630      	mov	r0, r6
 800691e:	f7ff fc81 	bl	8006224 <_printf_i>
 8006922:	e7e4      	b.n	80068ee <_vfiprintf_r+0x1e6>
 8006924:	080081f7 	.word	0x080081f7
 8006928:	08008201 	.word	0x08008201
 800692c:	00000000 	.word	0x00000000
 8006930:	080066e5 	.word	0x080066e5
 8006934:	080081fd 	.word	0x080081fd

08006938 <__swbuf_r>:
 8006938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800693a:	460e      	mov	r6, r1
 800693c:	4614      	mov	r4, r2
 800693e:	4605      	mov	r5, r0
 8006940:	b118      	cbz	r0, 800694a <__swbuf_r+0x12>
 8006942:	6a03      	ldr	r3, [r0, #32]
 8006944:	b90b      	cbnz	r3, 800694a <__swbuf_r+0x12>
 8006946:	f7ff f871 	bl	8005a2c <__sinit>
 800694a:	69a3      	ldr	r3, [r4, #24]
 800694c:	60a3      	str	r3, [r4, #8]
 800694e:	89a3      	ldrh	r3, [r4, #12]
 8006950:	071a      	lsls	r2, r3, #28
 8006952:	d501      	bpl.n	8006958 <__swbuf_r+0x20>
 8006954:	6923      	ldr	r3, [r4, #16]
 8006956:	b943      	cbnz	r3, 800696a <__swbuf_r+0x32>
 8006958:	4621      	mov	r1, r4
 800695a:	4628      	mov	r0, r5
 800695c:	f000 f82a 	bl	80069b4 <__swsetup_r>
 8006960:	b118      	cbz	r0, 800696a <__swbuf_r+0x32>
 8006962:	f04f 37ff 	mov.w	r7, #4294967295
 8006966:	4638      	mov	r0, r7
 8006968:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800696a:	6823      	ldr	r3, [r4, #0]
 800696c:	6922      	ldr	r2, [r4, #16]
 800696e:	1a98      	subs	r0, r3, r2
 8006970:	6963      	ldr	r3, [r4, #20]
 8006972:	b2f6      	uxtb	r6, r6
 8006974:	4283      	cmp	r3, r0
 8006976:	4637      	mov	r7, r6
 8006978:	dc05      	bgt.n	8006986 <__swbuf_r+0x4e>
 800697a:	4621      	mov	r1, r4
 800697c:	4628      	mov	r0, r5
 800697e:	f7ff fdf3 	bl	8006568 <_fflush_r>
 8006982:	2800      	cmp	r0, #0
 8006984:	d1ed      	bne.n	8006962 <__swbuf_r+0x2a>
 8006986:	68a3      	ldr	r3, [r4, #8]
 8006988:	3b01      	subs	r3, #1
 800698a:	60a3      	str	r3, [r4, #8]
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	1c5a      	adds	r2, r3, #1
 8006990:	6022      	str	r2, [r4, #0]
 8006992:	701e      	strb	r6, [r3, #0]
 8006994:	6962      	ldr	r2, [r4, #20]
 8006996:	1c43      	adds	r3, r0, #1
 8006998:	429a      	cmp	r2, r3
 800699a:	d004      	beq.n	80069a6 <__swbuf_r+0x6e>
 800699c:	89a3      	ldrh	r3, [r4, #12]
 800699e:	07db      	lsls	r3, r3, #31
 80069a0:	d5e1      	bpl.n	8006966 <__swbuf_r+0x2e>
 80069a2:	2e0a      	cmp	r6, #10
 80069a4:	d1df      	bne.n	8006966 <__swbuf_r+0x2e>
 80069a6:	4621      	mov	r1, r4
 80069a8:	4628      	mov	r0, r5
 80069aa:	f7ff fddd 	bl	8006568 <_fflush_r>
 80069ae:	2800      	cmp	r0, #0
 80069b0:	d0d9      	beq.n	8006966 <__swbuf_r+0x2e>
 80069b2:	e7d6      	b.n	8006962 <__swbuf_r+0x2a>

080069b4 <__swsetup_r>:
 80069b4:	b538      	push	{r3, r4, r5, lr}
 80069b6:	4b29      	ldr	r3, [pc, #164]	@ (8006a5c <__swsetup_r+0xa8>)
 80069b8:	4605      	mov	r5, r0
 80069ba:	6818      	ldr	r0, [r3, #0]
 80069bc:	460c      	mov	r4, r1
 80069be:	b118      	cbz	r0, 80069c8 <__swsetup_r+0x14>
 80069c0:	6a03      	ldr	r3, [r0, #32]
 80069c2:	b90b      	cbnz	r3, 80069c8 <__swsetup_r+0x14>
 80069c4:	f7ff f832 	bl	8005a2c <__sinit>
 80069c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069cc:	0719      	lsls	r1, r3, #28
 80069ce:	d422      	bmi.n	8006a16 <__swsetup_r+0x62>
 80069d0:	06da      	lsls	r2, r3, #27
 80069d2:	d407      	bmi.n	80069e4 <__swsetup_r+0x30>
 80069d4:	2209      	movs	r2, #9
 80069d6:	602a      	str	r2, [r5, #0]
 80069d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069dc:	81a3      	strh	r3, [r4, #12]
 80069de:	f04f 30ff 	mov.w	r0, #4294967295
 80069e2:	e033      	b.n	8006a4c <__swsetup_r+0x98>
 80069e4:	0758      	lsls	r0, r3, #29
 80069e6:	d512      	bpl.n	8006a0e <__swsetup_r+0x5a>
 80069e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069ea:	b141      	cbz	r1, 80069fe <__swsetup_r+0x4a>
 80069ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069f0:	4299      	cmp	r1, r3
 80069f2:	d002      	beq.n	80069fa <__swsetup_r+0x46>
 80069f4:	4628      	mov	r0, r5
 80069f6:	f7ff f94f 	bl	8005c98 <_free_r>
 80069fa:	2300      	movs	r3, #0
 80069fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80069fe:	89a3      	ldrh	r3, [r4, #12]
 8006a00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006a04:	81a3      	strh	r3, [r4, #12]
 8006a06:	2300      	movs	r3, #0
 8006a08:	6063      	str	r3, [r4, #4]
 8006a0a:	6923      	ldr	r3, [r4, #16]
 8006a0c:	6023      	str	r3, [r4, #0]
 8006a0e:	89a3      	ldrh	r3, [r4, #12]
 8006a10:	f043 0308 	orr.w	r3, r3, #8
 8006a14:	81a3      	strh	r3, [r4, #12]
 8006a16:	6923      	ldr	r3, [r4, #16]
 8006a18:	b94b      	cbnz	r3, 8006a2e <__swsetup_r+0x7a>
 8006a1a:	89a3      	ldrh	r3, [r4, #12]
 8006a1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006a20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a24:	d003      	beq.n	8006a2e <__swsetup_r+0x7a>
 8006a26:	4621      	mov	r1, r4
 8006a28:	4628      	mov	r0, r5
 8006a2a:	f000 f88b 	bl	8006b44 <__smakebuf_r>
 8006a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a32:	f013 0201 	ands.w	r2, r3, #1
 8006a36:	d00a      	beq.n	8006a4e <__swsetup_r+0x9a>
 8006a38:	2200      	movs	r2, #0
 8006a3a:	60a2      	str	r2, [r4, #8]
 8006a3c:	6962      	ldr	r2, [r4, #20]
 8006a3e:	4252      	negs	r2, r2
 8006a40:	61a2      	str	r2, [r4, #24]
 8006a42:	6922      	ldr	r2, [r4, #16]
 8006a44:	b942      	cbnz	r2, 8006a58 <__swsetup_r+0xa4>
 8006a46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006a4a:	d1c5      	bne.n	80069d8 <__swsetup_r+0x24>
 8006a4c:	bd38      	pop	{r3, r4, r5, pc}
 8006a4e:	0799      	lsls	r1, r3, #30
 8006a50:	bf58      	it	pl
 8006a52:	6962      	ldrpl	r2, [r4, #20]
 8006a54:	60a2      	str	r2, [r4, #8]
 8006a56:	e7f4      	b.n	8006a42 <__swsetup_r+0x8e>
 8006a58:	2000      	movs	r0, #0
 8006a5a:	e7f7      	b.n	8006a4c <__swsetup_r+0x98>
 8006a5c:	2000004c 	.word	0x2000004c

08006a60 <_raise_r>:
 8006a60:	291f      	cmp	r1, #31
 8006a62:	b538      	push	{r3, r4, r5, lr}
 8006a64:	4605      	mov	r5, r0
 8006a66:	460c      	mov	r4, r1
 8006a68:	d904      	bls.n	8006a74 <_raise_r+0x14>
 8006a6a:	2316      	movs	r3, #22
 8006a6c:	6003      	str	r3, [r0, #0]
 8006a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
 8006a74:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006a76:	b112      	cbz	r2, 8006a7e <_raise_r+0x1e>
 8006a78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006a7c:	b94b      	cbnz	r3, 8006a92 <_raise_r+0x32>
 8006a7e:	4628      	mov	r0, r5
 8006a80:	f000 f830 	bl	8006ae4 <_getpid_r>
 8006a84:	4622      	mov	r2, r4
 8006a86:	4601      	mov	r1, r0
 8006a88:	4628      	mov	r0, r5
 8006a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a8e:	f000 b817 	b.w	8006ac0 <_kill_r>
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	d00a      	beq.n	8006aac <_raise_r+0x4c>
 8006a96:	1c59      	adds	r1, r3, #1
 8006a98:	d103      	bne.n	8006aa2 <_raise_r+0x42>
 8006a9a:	2316      	movs	r3, #22
 8006a9c:	6003      	str	r3, [r0, #0]
 8006a9e:	2001      	movs	r0, #1
 8006aa0:	e7e7      	b.n	8006a72 <_raise_r+0x12>
 8006aa2:	2100      	movs	r1, #0
 8006aa4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	4798      	blx	r3
 8006aac:	2000      	movs	r0, #0
 8006aae:	e7e0      	b.n	8006a72 <_raise_r+0x12>

08006ab0 <raise>:
 8006ab0:	4b02      	ldr	r3, [pc, #8]	@ (8006abc <raise+0xc>)
 8006ab2:	4601      	mov	r1, r0
 8006ab4:	6818      	ldr	r0, [r3, #0]
 8006ab6:	f7ff bfd3 	b.w	8006a60 <_raise_r>
 8006aba:	bf00      	nop
 8006abc:	2000004c 	.word	0x2000004c

08006ac0 <_kill_r>:
 8006ac0:	b538      	push	{r3, r4, r5, lr}
 8006ac2:	4d07      	ldr	r5, [pc, #28]	@ (8006ae0 <_kill_r+0x20>)
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	4608      	mov	r0, r1
 8006aca:	4611      	mov	r1, r2
 8006acc:	602b      	str	r3, [r5, #0]
 8006ace:	f7fb fff1 	bl	8002ab4 <_kill>
 8006ad2:	1c43      	adds	r3, r0, #1
 8006ad4:	d102      	bne.n	8006adc <_kill_r+0x1c>
 8006ad6:	682b      	ldr	r3, [r5, #0]
 8006ad8:	b103      	cbz	r3, 8006adc <_kill_r+0x1c>
 8006ada:	6023      	str	r3, [r4, #0]
 8006adc:	bd38      	pop	{r3, r4, r5, pc}
 8006ade:	bf00      	nop
 8006ae0:	200007f0 	.word	0x200007f0

08006ae4 <_getpid_r>:
 8006ae4:	f7fb bfde 	b.w	8002aa4 <_getpid>

08006ae8 <_malloc_usable_size_r>:
 8006ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aec:	1f18      	subs	r0, r3, #4
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	bfbc      	itt	lt
 8006af2:	580b      	ldrlt	r3, [r1, r0]
 8006af4:	18c0      	addlt	r0, r0, r3
 8006af6:	4770      	bx	lr

08006af8 <__swhatbuf_r>:
 8006af8:	b570      	push	{r4, r5, r6, lr}
 8006afa:	460c      	mov	r4, r1
 8006afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b00:	2900      	cmp	r1, #0
 8006b02:	b096      	sub	sp, #88	@ 0x58
 8006b04:	4615      	mov	r5, r2
 8006b06:	461e      	mov	r6, r3
 8006b08:	da0d      	bge.n	8006b26 <__swhatbuf_r+0x2e>
 8006b0a:	89a3      	ldrh	r3, [r4, #12]
 8006b0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006b10:	f04f 0100 	mov.w	r1, #0
 8006b14:	bf14      	ite	ne
 8006b16:	2340      	movne	r3, #64	@ 0x40
 8006b18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	6031      	str	r1, [r6, #0]
 8006b20:	602b      	str	r3, [r5, #0]
 8006b22:	b016      	add	sp, #88	@ 0x58
 8006b24:	bd70      	pop	{r4, r5, r6, pc}
 8006b26:	466a      	mov	r2, sp
 8006b28:	f000 f848 	bl	8006bbc <_fstat_r>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	dbec      	blt.n	8006b0a <__swhatbuf_r+0x12>
 8006b30:	9901      	ldr	r1, [sp, #4]
 8006b32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006b36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006b3a:	4259      	negs	r1, r3
 8006b3c:	4159      	adcs	r1, r3
 8006b3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b42:	e7eb      	b.n	8006b1c <__swhatbuf_r+0x24>

08006b44 <__smakebuf_r>:
 8006b44:	898b      	ldrh	r3, [r1, #12]
 8006b46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b48:	079d      	lsls	r5, r3, #30
 8006b4a:	4606      	mov	r6, r0
 8006b4c:	460c      	mov	r4, r1
 8006b4e:	d507      	bpl.n	8006b60 <__smakebuf_r+0x1c>
 8006b50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006b54:	6023      	str	r3, [r4, #0]
 8006b56:	6123      	str	r3, [r4, #16]
 8006b58:	2301      	movs	r3, #1
 8006b5a:	6163      	str	r3, [r4, #20]
 8006b5c:	b003      	add	sp, #12
 8006b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b60:	ab01      	add	r3, sp, #4
 8006b62:	466a      	mov	r2, sp
 8006b64:	f7ff ffc8 	bl	8006af8 <__swhatbuf_r>
 8006b68:	9f00      	ldr	r7, [sp, #0]
 8006b6a:	4605      	mov	r5, r0
 8006b6c:	4639      	mov	r1, r7
 8006b6e:	4630      	mov	r0, r6
 8006b70:	f7ff f906 	bl	8005d80 <_malloc_r>
 8006b74:	b948      	cbnz	r0, 8006b8a <__smakebuf_r+0x46>
 8006b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b7a:	059a      	lsls	r2, r3, #22
 8006b7c:	d4ee      	bmi.n	8006b5c <__smakebuf_r+0x18>
 8006b7e:	f023 0303 	bic.w	r3, r3, #3
 8006b82:	f043 0302 	orr.w	r3, r3, #2
 8006b86:	81a3      	strh	r3, [r4, #12]
 8006b88:	e7e2      	b.n	8006b50 <__smakebuf_r+0xc>
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	6020      	str	r0, [r4, #0]
 8006b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b92:	81a3      	strh	r3, [r4, #12]
 8006b94:	9b01      	ldr	r3, [sp, #4]
 8006b96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006b9a:	b15b      	cbz	r3, 8006bb4 <__smakebuf_r+0x70>
 8006b9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ba0:	4630      	mov	r0, r6
 8006ba2:	f000 f81d 	bl	8006be0 <_isatty_r>
 8006ba6:	b128      	cbz	r0, 8006bb4 <__smakebuf_r+0x70>
 8006ba8:	89a3      	ldrh	r3, [r4, #12]
 8006baa:	f023 0303 	bic.w	r3, r3, #3
 8006bae:	f043 0301 	orr.w	r3, r3, #1
 8006bb2:	81a3      	strh	r3, [r4, #12]
 8006bb4:	89a3      	ldrh	r3, [r4, #12]
 8006bb6:	431d      	orrs	r5, r3
 8006bb8:	81a5      	strh	r5, [r4, #12]
 8006bba:	e7cf      	b.n	8006b5c <__smakebuf_r+0x18>

08006bbc <_fstat_r>:
 8006bbc:	b538      	push	{r3, r4, r5, lr}
 8006bbe:	4d07      	ldr	r5, [pc, #28]	@ (8006bdc <_fstat_r+0x20>)
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	4608      	mov	r0, r1
 8006bc6:	4611      	mov	r1, r2
 8006bc8:	602b      	str	r3, [r5, #0]
 8006bca:	f7fb ffd3 	bl	8002b74 <_fstat>
 8006bce:	1c43      	adds	r3, r0, #1
 8006bd0:	d102      	bne.n	8006bd8 <_fstat_r+0x1c>
 8006bd2:	682b      	ldr	r3, [r5, #0]
 8006bd4:	b103      	cbz	r3, 8006bd8 <_fstat_r+0x1c>
 8006bd6:	6023      	str	r3, [r4, #0]
 8006bd8:	bd38      	pop	{r3, r4, r5, pc}
 8006bda:	bf00      	nop
 8006bdc:	200007f0 	.word	0x200007f0

08006be0 <_isatty_r>:
 8006be0:	b538      	push	{r3, r4, r5, lr}
 8006be2:	4d06      	ldr	r5, [pc, #24]	@ (8006bfc <_isatty_r+0x1c>)
 8006be4:	2300      	movs	r3, #0
 8006be6:	4604      	mov	r4, r0
 8006be8:	4608      	mov	r0, r1
 8006bea:	602b      	str	r3, [r5, #0]
 8006bec:	f7fb ffd2 	bl	8002b94 <_isatty>
 8006bf0:	1c43      	adds	r3, r0, #1
 8006bf2:	d102      	bne.n	8006bfa <_isatty_r+0x1a>
 8006bf4:	682b      	ldr	r3, [r5, #0]
 8006bf6:	b103      	cbz	r3, 8006bfa <_isatty_r+0x1a>
 8006bf8:	6023      	str	r3, [r4, #0]
 8006bfa:	bd38      	pop	{r3, r4, r5, pc}
 8006bfc:	200007f0 	.word	0x200007f0

08006c00 <_init>:
 8006c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c02:	bf00      	nop
 8006c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c06:	bc08      	pop	{r3}
 8006c08:	469e      	mov	lr, r3
 8006c0a:	4770      	bx	lr

08006c0c <_fini>:
 8006c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0e:	bf00      	nop
 8006c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c12:	bc08      	pop	{r3}
 8006c14:	469e      	mov	lr, r3
 8006c16:	4770      	bx	lr
