[2021-09-09 09:59:25,565]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 09:59:25,565]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:59:26,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; ".

Peak memory: 14622720 bytes

[2021-09-09 09:59:26,682]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:59:26,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35303424 bytes

[2021-09-09 09:59:26,837]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 09:59:26,837]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:59:26,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :439
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :439
score:100
	Report mapping result:
		klut_size()     :575
		klut.num_gates():439
		max delay       :5
		max area        :439
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :367
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 10977280 bytes

[2021-09-09 09:59:26,940]mapper_test.py:220:[INFO]: area: 439 level: 5
[2021-09-09 11:57:09,272]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 11:57:09,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:57:10,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; ".

Peak memory: 14979072 bytes

[2021-09-09 11:57:10,382]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:57:10,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35430400 bytes

[2021-09-09 11:57:10,529]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 11:57:10,530]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:57:12,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :439
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :531
score:100
	Report mapping result:
		klut_size()     :575
		klut.num_gates():439
		max delay       :5
		max area        :439
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :367
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21200896 bytes

[2021-09-09 11:57:12,748]mapper_test.py:220:[INFO]: area: 439 level: 5
[2021-09-09 13:27:12,785]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 13:27:12,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:27:13,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; ".

Peak memory: 14766080 bytes

[2021-09-09 13:27:13,943]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:27:14,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35360768 bytes

[2021-09-09 13:27:14,091]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 13:27:14,091]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:27:16,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :438
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :535
score:100
	Report mapping result:
		klut_size()     :574
		klut.num_gates():438
		max delay       :5
		max area        :438
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :366
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21278720 bytes

[2021-09-09 13:27:16,250]mapper_test.py:220:[INFO]: area: 438 level: 5
[2021-09-09 15:05:23,986]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 15:05:23,986]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:05:23,987]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:05:24,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35323904 bytes

[2021-09-09 15:05:24,145]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 15:05:24,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:05:26,507]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21131264 bytes

[2021-09-09 15:05:26,507]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-09 15:34:28,041]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 15:34:28,041]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:34:28,042]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:34:28,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35520512 bytes

[2021-09-09 15:34:28,201]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 15:34:28,201]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:34:30,564]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21229568 bytes

[2021-09-09 15:34:30,564]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-09 16:12:31,503]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 16:12:31,504]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:31,504]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:31,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35532800 bytes

[2021-09-09 16:12:31,662]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 16:12:31,662]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:34,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21155840 bytes

[2021-09-09 16:12:34,031]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-09 16:47:15,112]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 16:47:15,112]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:47:15,113]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:47:15,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35561472 bytes

[2021-09-09 16:47:15,315]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 16:47:15,316]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:47:17,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21233664 bytes

[2021-09-09 16:47:17,669]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-09 17:23:35,286]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-09 17:23:35,286]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:35,286]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:35,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35545088 bytes

[2021-09-09 17:23:35,453]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-09 17:23:35,453]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:37,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21250048 bytes

[2021-09-09 17:23:37,819]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-13 23:28:52,540]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-13 23:28:52,540]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:52,541]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:52,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35278848 bytes

[2021-09-13 23:28:52,749]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-13 23:28:52,750]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:54,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :637
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 17715200 bytes

[2021-09-13 23:28:54,801]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-13 23:42:09,451]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-13 23:42:09,451]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:09,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:09,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34832384 bytes

[2021-09-13 23:42:09,601]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-13 23:42:09,601]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:09,694]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 10342400 bytes

[2021-09-13 23:42:09,695]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-14 08:58:37,860]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-14 08:58:37,860]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:37,860]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:38,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35065856 bytes

[2021-09-14 08:58:38,051]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-14 08:58:38,051]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:40,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21245952 bytes

[2021-09-14 08:58:40,105]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-14 09:21:07,969]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-14 09:21:07,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:07,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:08,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35278848 bytes

[2021-09-14 09:21:08,122]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-14 09:21:08,122]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:08,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-09-14 09:21:08,223]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-15 15:32:16,286]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-15 15:32:16,287]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:32:16,287]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:32:16,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34963456 bytes

[2021-09-15 15:32:16,420]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-15 15:32:16,421]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:32:18,286]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 18472960 bytes

[2021-09-15 15:32:18,286]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-15 15:54:31,929]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-15 15:54:31,929]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:31,930]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:32,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34856960 bytes

[2021-09-15 15:54:32,117]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-15 15:54:32,117]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:32,253]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 9060352 bytes

[2021-09-15 15:54:32,254]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-18 14:02:48,596]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-18 14:02:48,597]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:48,597]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:48,726]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35172352 bytes

[2021-09-18 14:02:48,732]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-18 14:02:48,732]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:50,595]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 21446656 bytes

[2021-09-18 14:02:50,595]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-18 16:27:22,077]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-18 16:27:22,077]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:27:22,077]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:22,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35020800 bytes

[2021-09-18 16:27:22,212]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-18 16:27:22,213]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:27:24,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :610
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15290368 bytes

[2021-09-18 16:27:24,062]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-22 08:58:17,166]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-22 08:58:17,167]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:17,167]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:17,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35278848 bytes

[2021-09-22 08:58:17,307]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-22 08:58:17,307]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:18,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :6
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13897728 bytes

[2021-09-22 08:58:18,265]mapper_test.py:220:[INFO]: area: 513 level: 6
[2021-09-22 11:26:03,630]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-22 11:26:03,630]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:03,630]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:03,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34824192 bytes

[2021-09-22 11:26:03,764]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-22 11:26:03,764]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:05,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15040512 bytes

[2021-09-22 11:26:05,603]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-23 16:44:59,235]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-23 16:44:59,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:59,236]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:59,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34930688 bytes

[2021-09-23 16:44:59,428]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-23 16:44:59,428]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:45:01,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15482880 bytes

[2021-09-23 16:45:01,312]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-23 17:08:05,124]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-23 17:08:05,125]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:05,125]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:05,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35020800 bytes

[2021-09-23 17:08:05,313]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-23 17:08:05,313]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:07,169]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15052800 bytes

[2021-09-23 17:08:07,169]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-23 18:09:36,482]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-23 18:09:36,482]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:36,483]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:36,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35270656 bytes

[2021-09-23 18:09:36,614]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-23 18:09:36,614]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:38,553]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15474688 bytes

[2021-09-23 18:09:38,554]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-27 16:36:45,792]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-27 16:36:45,792]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:45,793]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:45,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34828288 bytes

[2021-09-27 16:36:45,983]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-27 16:36:45,983]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:47,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 14987264 bytes

[2021-09-27 16:36:47,907]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-27 17:43:29,566]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-27 17:43:29,566]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:29,566]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:29,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35102720 bytes

[2021-09-27 17:43:29,706]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-27 17:43:29,707]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:31,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
balancing!
	current map manager:
		current min nodes:1007
		current min depth:10
rewriting!
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15998976 bytes

[2021-09-27 17:43:31,592]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-28 02:09:45,302]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-28 02:09:45,302]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:45,303]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:45,428]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35135488 bytes

[2021-09-28 02:09:45,434]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-28 02:09:45,434]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:47,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15556608 bytes

[2021-09-28 02:09:47,303]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-28 16:49:12,836]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-28 16:49:12,836]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:12,836]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:12,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34992128 bytes

[2021-09-28 16:49:12,975]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-28 16:49:12,976]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:14,831]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 15073280 bytes

[2021-09-28 16:49:14,832]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-09-28 17:28:14,444]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-09-28 17:28:14,444]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:14,444]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:14,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35086336 bytes

[2021-09-28 17:28:14,583]mapper_test.py:156:[INFO]: area: 358 level: 5
[2021-09-28 17:28:14,583]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:16,540]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 16404480 bytes

[2021-09-28 17:28:16,540]mapper_test.py:220:[INFO]: area: 513 level: 5
[2021-10-09 10:42:04,888]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-09 10:42:04,889]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:04,889]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:05,014]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35360768 bytes

[2021-10-09 10:42:05,019]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-09 10:42:05,019]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:05,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 9695232 bytes

[2021-10-09 10:42:05,232]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-09 11:24:38,652]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-09 11:24:38,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:38,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:38,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35065856 bytes

[2021-10-09 11:24:38,783]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-09 11:24:38,783]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:38,988]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 9715712 bytes

[2021-10-09 11:24:38,989]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-09 16:32:24,069]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-09 16:32:24,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:24,069]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:24,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34856960 bytes

[2021-10-09 16:32:24,254]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-09 16:32:24,254]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:25,168]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 12398592 bytes

[2021-10-09 16:32:25,169]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-09 16:49:31,779]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-09 16:49:31,780]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:31,780]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:31,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35012608 bytes

[2021-10-09 16:49:31,913]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-09 16:49:31,913]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:32,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 12455936 bytes

[2021-10-09 16:49:32,822]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-12 10:59:28,517]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-12 10:59:28,518]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:28,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:28,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35328000 bytes

[2021-10-12 10:59:28,684]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-12 10:59:28,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:30,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13824000 bytes

[2021-10-12 10:59:30,724]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-12 11:18:51,836]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-12 11:18:51,836]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:51,836]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:51,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34947072 bytes

[2021-10-12 11:18:51,983]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-12 11:18:51,983]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:52,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 9379840 bytes

[2021-10-12 11:18:52,210]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-12 13:34:56,760]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-12 13:34:56,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:56,761]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:56,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35233792 bytes

[2021-10-12 13:34:56,901]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-12 13:34:56,901]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:58,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13963264 bytes

[2021-10-12 13:34:58,898]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-12 15:05:36,734]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-12 15:05:36,734]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:36,734]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:36,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35086336 bytes

[2021-10-12 15:05:36,920]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-12 15:05:36,921]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:38,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13877248 bytes

[2021-10-12 15:05:38,869]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-12 18:50:31,950]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-12 18:50:31,951]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:31,951]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:32,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34750464 bytes

[2021-10-12 18:50:32,132]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-12 18:50:32,132]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:34,095]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13119488 bytes

[2021-10-12 18:50:34,096]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-18 11:44:04,186]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-18 11:44:04,186]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:04,187]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:04,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34848768 bytes

[2021-10-18 11:44:04,379]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-18 11:44:04,379]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:06,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13221888 bytes

[2021-10-18 11:44:06,353]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-18 12:04:06,965]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-18 12:04:06,965]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:06,966]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:07,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34906112 bytes

[2021-10-18 12:04:07,107]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-18 12:04:07,107]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:07,171]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 7626752 bytes

[2021-10-18 12:04:07,172]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-19 14:12:03,967]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-19 14:12:03,969]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:03,969]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:04,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35348480 bytes

[2021-10-19 14:12:04,108]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-19 14:12:04,108]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:04,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 7806976 bytes

[2021-10-19 14:12:04,168]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-22 13:33:55,858]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-22 13:33:55,858]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:55,859]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:55,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34975744 bytes

[2021-10-22 13:33:56,003]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-22 13:33:56,003]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:56,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 10555392 bytes

[2021-10-22 13:33:56,223]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-22 13:54:48,612]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-22 13:54:48,613]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:48,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:48,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35024896 bytes

[2021-10-22 13:54:48,748]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-22 13:54:48,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:48,968]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 10551296 bytes

[2021-10-22 13:54:48,969]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-22 14:02:24,712]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-22 14:02:24,713]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:24,713]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:24,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35102720 bytes

[2021-10-22 14:02:24,897]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-22 14:02:24,897]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:24,964]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 7786496 bytes

[2021-10-22 14:02:24,965]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-22 14:05:45,667]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-22 14:05:45,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:45,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:45,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35172352 bytes

[2021-10-22 14:05:45,814]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-22 14:05:45,814]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:45,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 7827456 bytes

[2021-10-22 14:05:45,875]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-23 13:33:34,318]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-23 13:33:34,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:34,319]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:34,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34836480 bytes

[2021-10-23 13:33:34,528]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-23 13:33:34,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:36,447]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :639
score:100
	Report mapping result:
		klut_size()     :775
		klut.num_gates():639
		max delay       :6
		max area        :639
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :208
		LUT fanins:3	 numbers :169
		LUT fanins:4	 numbers :262
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13258752 bytes

[2021-10-23 13:33:36,448]mapper_test.py:224:[INFO]: area: 639 level: 6
[2021-10-24 17:45:11,684]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-24 17:45:11,685]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:45:11,685]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:45:11,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34799616 bytes

[2021-10-24 17:45:11,879]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-24 17:45:11,879]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:45:13,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :639
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13312000 bytes

[2021-10-24 17:45:13,875]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-24 18:05:38,089]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-24 18:05:38,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:38,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:38,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34861056 bytes

[2021-10-24 18:05:38,230]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-24 18:05:38,231]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:40,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
	current map manager:
		current min nodes:1007
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :609
score:100
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13213696 bytes

[2021-10-24 18:05:40,163]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-26 10:25:37,305]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-26 10:25:37,305]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:37,305]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:37,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34820096 bytes

[2021-10-26 10:25:37,447]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-26 10:25:37,447]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:37,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	current map manager:
		current min nodes:1007
		current min depth:12
	Report mapping result:
		klut_size()     :557
		klut.num_gates():421
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :113
		LUT fanins:4	 numbers :244
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 7622656 bytes

[2021-10-26 10:25:37,524]mapper_test.py:224:[INFO]: area: 421 level: 5
[2021-10-26 11:03:26,437]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-26 11:03:26,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:26,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:26,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34914304 bytes

[2021-10-26 11:03:26,576]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-26 11:03:26,576]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:28,550]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :557
		klut.num_gates():421
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :113
		LUT fanins:4	 numbers :244
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 12795904 bytes

[2021-10-26 11:03:28,551]mapper_test.py:224:[INFO]: area: 421 level: 5
[2021-10-26 11:24:13,416]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-26 11:24:13,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:24:13,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:24:13,548]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34844672 bytes

[2021-10-26 11:24:13,554]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-26 11:24:13,555]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:24:15,480]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :683
		klut.num_gates():547
		max delay       :6
		max area        :639
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :164
		LUT fanins:4	 numbers :287
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 13025280 bytes

[2021-10-26 11:24:15,481]mapper_test.py:224:[INFO]: area: 547 level: 6
[2021-10-26 12:22:19,429]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-26 12:22:19,430]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:22:19,430]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:22:19,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35004416 bytes

[2021-10-26 12:22:19,622]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-26 12:22:19,622]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:22:21,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 12943360 bytes

[2021-10-26 12:22:21,557]mapper_test.py:224:[INFO]: area: 513 level: 5
[2021-10-26 14:13:06,956]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-26 14:13:06,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:06,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:07,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34836480 bytes

[2021-10-26 14:13:07,159]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-26 14:13:07,160]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:07,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :557
		klut.num_gates():421
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :113
		LUT fanins:4	 numbers :244
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 7458816 bytes

[2021-10-26 14:13:07,230]mapper_test.py:224:[INFO]: area: 421 level: 5
[2021-10-29 16:10:12,037]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-10-29 16:10:12,037]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:12,038]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:12,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34717696 bytes

[2021-10-29 16:10:12,217]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-10-29 16:10:12,218]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:12,318]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :748
		klut.num_gates():612
		max delay       :6
		max area        :612
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :161
		LUT fanins:4	 numbers :336
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
Peak memory: 7520256 bytes

[2021-10-29 16:10:12,318]mapper_test.py:224:[INFO]: area: 612 level: 6
[2021-11-03 09:51:58,280]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-03 09:51:58,281]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:58,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:58,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35213312 bytes

[2021-11-03 09:51:58,462]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-03 09:51:58,462]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:58,576]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :748
		klut.num_gates():612
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :161
		LUT fanins:4	 numbers :336
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig_output.v
	Peak memory: 8503296 bytes

[2021-11-03 09:51:58,577]mapper_test.py:226:[INFO]: area: 612 level: 5
[2021-11-03 10:04:08,314]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-03 10:04:08,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:08,314]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:08,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34844672 bytes

[2021-11-03 10:04:08,504]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-03 10:04:08,505]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:08,621]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :783
		klut.num_gates():647
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :116
		LUT fanins:3	 numbers :167
		LUT fanins:4	 numbers :364
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig_output.v
	Peak memory: 8691712 bytes

[2021-11-03 10:04:08,621]mapper_test.py:226:[INFO]: area: 647 level: 5
[2021-11-03 13:44:08,005]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-03 13:44:08,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:08,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:08,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35405824 bytes

[2021-11-03 13:44:08,145]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-03 13:44:08,145]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:08,257]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :783
		klut.num_gates():647
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :116
		LUT fanins:3	 numbers :167
		LUT fanins:4	 numbers :364
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig_output.v
	Peak memory: 8482816 bytes

[2021-11-03 13:44:08,257]mapper_test.py:226:[INFO]: area: 647 level: 5
[2021-11-03 13:50:23,534]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-03 13:50:23,534]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:23,534]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:23,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34869248 bytes

[2021-11-03 13:50:23,671]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-03 13:50:23,672]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:23,783]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :783
		klut.num_gates():647
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :116
		LUT fanins:3	 numbers :167
		LUT fanins:4	 numbers :364
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig_output.v
	Peak memory: 8691712 bytes

[2021-11-03 13:50:23,784]mapper_test.py:226:[INFO]: area: 647 level: 5
[2021-11-04 15:57:19,284]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-04 15:57:19,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:19,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:19,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34902016 bytes

[2021-11-04 15:57:19,470]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-04 15:57:19,471]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:19,581]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig_output.v
	Peak memory: 8720384 bytes

[2021-11-04 15:57:19,582]mapper_test.py:226:[INFO]: area: 425 level: 6
[2021-11-16 12:28:16,725]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-16 12:28:16,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:16,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:16,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34951168 bytes

[2021-11-16 12:28:16,909]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-16 12:28:16,909]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:16,978]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.01605 secs
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7454720 bytes

[2021-11-16 12:28:16,978]mapper_test.py:228:[INFO]: area: 425 level: 6
[2021-11-16 14:17:13,759]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-16 14:17:13,759]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:13,759]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:13,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35164160 bytes

[2021-11-16 14:17:13,900]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-16 14:17:13,901]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:14,002]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.023761 secs
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7548928 bytes

[2021-11-16 14:17:14,003]mapper_test.py:228:[INFO]: area: 425 level: 6
[2021-11-16 14:23:34,401]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-16 14:23:34,401]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:34,401]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:34,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34959360 bytes

[2021-11-16 14:23:34,606]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-16 14:23:34,606]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:34,677]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.015385 secs
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7610368 bytes

[2021-11-16 14:23:34,677]mapper_test.py:228:[INFO]: area: 425 level: 6
[2021-11-17 16:36:13,616]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-17 16:36:13,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:13,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:13,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34942976 bytes

[2021-11-17 16:36:13,757]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-17 16:36:13,757]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:13,858]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.023975 secs
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7557120 bytes

[2021-11-17 16:36:13,858]mapper_test.py:228:[INFO]: area: 425 level: 6
[2021-11-18 10:18:48,194]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-18 10:18:48,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:48,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:48,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34881536 bytes

[2021-11-18 10:18:48,339]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-18 10:18:48,339]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:48,463]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.045662 secs
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 8163328 bytes

[2021-11-18 10:18:48,463]mapper_test.py:228:[INFO]: area: 425 level: 6
[2021-11-23 16:11:38,719]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-23 16:11:38,720]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:38,720]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:38,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35012608 bytes

[2021-11-23 16:11:38,895]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-23 16:11:38,895]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:38,981]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.0294 secs
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7684096 bytes

[2021-11-23 16:11:38,981]mapper_test.py:228:[INFO]: area: 513 level: 5
[2021-11-23 16:42:37,069]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-23 16:42:37,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:37,069]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:37,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34832384 bytes

[2021-11-23 16:42:37,253]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-23 16:42:37,253]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:37,336]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.03023 secs
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 8261632 bytes

[2021-11-23 16:42:37,337]mapper_test.py:228:[INFO]: area: 513 level: 5
[2021-11-24 11:38:55,509]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-24 11:38:55,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:55,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:55,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35016704 bytes

[2021-11-24 11:38:55,652]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-24 11:38:55,652]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:55,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.000991 secs
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7499776 bytes

[2021-11-24 11:38:55,706]mapper_test.py:228:[INFO]: area: 513 level: 5
[2021-11-24 12:02:09,731]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-24 12:02:09,732]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:09,732]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:09,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34914304 bytes

[2021-11-24 12:02:09,876]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-24 12:02:09,876]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:09,929]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.000953 secs
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7696384 bytes

[2021-11-24 12:02:09,929]mapper_test.py:228:[INFO]: area: 513 level: 5
[2021-11-24 12:05:53,194]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-24 12:05:53,194]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:53,194]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:53,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35332096 bytes

[2021-11-24 12:05:53,330]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-24 12:05:53,331]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:53,396]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.015313 secs
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7557120 bytes

[2021-11-24 12:05:53,396]mapper_test.py:228:[INFO]: area: 425 level: 6
[2021-11-24 12:11:31,709]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-24 12:11:31,710]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:31,710]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:31,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34996224 bytes

[2021-11-24 12:11:31,849]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-24 12:11:31,850]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:31,904]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00448 secs
	Report mapping result:
		klut_size()     :482
		klut.num_gates():346
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :246
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 8654848 bytes

[2021-11-24 12:11:31,905]mapper_test.py:228:[INFO]: area: 346 level: 9
[2021-11-24 12:57:51,726]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-24 12:57:51,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:51,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:51,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 35188736 bytes

[2021-11-24 12:57:51,936]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-24 12:57:51,936]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:52,032]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.023989 secs
	Report mapping result:
		klut_size()     :561
		klut.num_gates():425
		max delay       :6
		max area        :425
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :255
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 7634944 bytes

[2021-11-24 12:57:52,033]mapper_test.py:228:[INFO]: area: 425 level: 6
[2021-11-24 13:10:30,601]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-24 13:10:30,602]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:30,602]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:30,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34873344 bytes

[2021-11-24 13:10:30,739]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-24 13:10:30,739]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:32,757]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.015102 secs
Mapping time: 0.018549 secs
	Report mapping result:
		klut_size()     :659
		klut.num_gates():523
		max delay       :5
		max area        :523
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :129
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 13377536 bytes

[2021-11-24 13:10:32,758]mapper_test.py:228:[INFO]: area: 523 level: 5
[2021-11-24 13:33:29,627]mapper_test.py:79:[INFO]: run case "i2c_comb"
[2021-11-24 13:33:29,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:29,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:29,766]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     872.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.03 MB.
P:  Del =    5.00.  Ar =     512.0.  Edge =     1611.  Cut =     4165.  T =     0.00 sec
P:  Del =    5.00.  Ar =     373.0.  Edge =     1311.  Cut =     4125.  T =     0.00 sec
P:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
E:  Del =    5.00.  Ar =     364.0.  Edge =     1280.  Cut =     4142.  T =     0.00 sec
F:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
E:  Del =    5.00.  Ar =     360.0.  Edge =     1275.  Cut =     3551.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3535.  T =     0.00 sec
A:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
E:  Del =    5.00.  Ar =     358.0.  Edge =     1209.  Cut =     3519.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %
Peak memory: 34889728 bytes

[2021-11-24 13:33:29,771]mapper_test.py:160:[INFO]: area: 358 level: 5
[2021-11-24 13:33:29,771]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:31,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
Mapping time: 0.000957 secs
Mapping time: 0.001134 secs
	Report mapping result:
		klut_size()     :649
		klut.num_gates():513
		max delay       :5
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :229
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v
	Peak memory: 13324288 bytes

[2021-11-24 13:33:31,706]mapper_test.py:228:[INFO]: area: 513 level: 5
