<stg><name>top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8</name>


<trans_list>

<trans id="934" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln138_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln138

]]></Node>
<StgValue><ssdm name="sext_ln138_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln138_cast = sext i62 %sext_ln138_read

]]></Node>
<StgValue><ssdm name="sext_ln138_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i11 0, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln138 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln139 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %land.end49.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
land.end49.i.i.i:0 %indvar_flatten6_load = load i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
land.end49.i.i.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
land.end49.i.i.i:2 %icmp_ln138 = icmp_eq  i11 %indvar_flatten6_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
land.end49.i.i.i:3 %add_ln138_1 = add i11 %indvar_flatten6_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end49.i.i.i:4 %br_ln138 = br i1 %icmp_ln138, void %for.inc93, void %for.end95.exitStub

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc93:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc93:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="7">
<![CDATA[
for.inc93:2 %empty = trunc i7 %j_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc93:3 %C_addr = getelementptr i32 %C, i64 %sext_ln138_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc93:4 %add_ln138 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc93:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc93:8 %select_ln138 = select i1 %tmp, i6 0, i6 %empty

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="6">
<![CDATA[
for.inc93:9 %zext_ln138 = zext i6 %select_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc93:10 %select_ln138_1 = select i1 %tmp, i9 %add_ln138, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln138_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="9">
<![CDATA[
for.inc93:11 %trunc_ln140 = trunc i9 %select_ln138_1

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:13 %lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln138, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="2">
<![CDATA[
for.inc93:14 %zext_ln139 = zext i2 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc93:15 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln140, i2 %lshr_ln2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
for.inc93:16 %zext_ln143_32 = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln143_32"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:17 %tmp_local_addr = getelementptr i24 %tmp_local, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:18 %tmp_local_1_addr = getelementptr i24 %tmp_local_1, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:19 %tmp_local_2_addr = getelementptr i24 %tmp_local_2, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:20 %tmp_local_3_addr = getelementptr i24 %tmp_local_3, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:21 %tmp_local_4_addr = getelementptr i24 %tmp_local_4, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_4_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:22 %tmp_local_5_addr = getelementptr i24 %tmp_local_5, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_5_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:23 %tmp_local_6_addr = getelementptr i24 %tmp_local_6, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_6_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:24 %tmp_local_7_addr = getelementptr i24 %tmp_local_7, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_7_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:25 %tmp_local_8_addr = getelementptr i24 %tmp_local_8, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_8_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:26 %tmp_local_9_addr = getelementptr i24 %tmp_local_9, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_9_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:27 %tmp_local_10_addr = getelementptr i24 %tmp_local_10, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_10_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:28 %tmp_local_11_addr = getelementptr i24 %tmp_local_11, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_11_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:29 %tmp_local_12_addr = getelementptr i24 %tmp_local_12, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_12_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:30 %tmp_local_13_addr = getelementptr i24 %tmp_local_13, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_13_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:31 %tmp_local_14_addr = getelementptr i24 %tmp_local_14, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_14_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:32 %tmp_local_15_addr = getelementptr i24 %tmp_local_15, i64 0, i64 %zext_ln143_32

]]></Node>
<StgValue><ssdm name="tmp_local_15_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:33 %col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:34 %col_sums_load = load i2 %col_sums_addr

]]></Node>
<StgValue><ssdm name="col_sums_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:44 %tmp_local_load = load i10 %tmp_local_addr

]]></Node>
<StgValue><ssdm name="tmp_local_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:81 %col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:82 %col_sums_1_load = load i2 %col_sums_1_addr

]]></Node>
<StgValue><ssdm name="col_sums_1_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:92 %tmp_local_1_load = load i10 %tmp_local_1_addr

]]></Node>
<StgValue><ssdm name="tmp_local_1_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:129 %col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_2_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:130 %col_sums_2_load = load i2 %col_sums_2_addr

]]></Node>
<StgValue><ssdm name="col_sums_2_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:140 %tmp_local_2_load = load i10 %tmp_local_2_addr

]]></Node>
<StgValue><ssdm name="tmp_local_2_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:177 %col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_3_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:178 %col_sums_3_load = load i2 %col_sums_3_addr

]]></Node>
<StgValue><ssdm name="col_sums_3_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:188 %tmp_local_3_load = load i10 %tmp_local_3_addr

]]></Node>
<StgValue><ssdm name="tmp_local_3_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:225 %col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_4_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:226 %col_sums_4_load = load i2 %col_sums_4_addr

]]></Node>
<StgValue><ssdm name="col_sums_4_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:236 %tmp_local_4_load = load i10 %tmp_local_4_addr

]]></Node>
<StgValue><ssdm name="tmp_local_4_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:273 %col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_5_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:274 %col_sums_5_load = load i2 %col_sums_5_addr

]]></Node>
<StgValue><ssdm name="col_sums_5_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:284 %tmp_local_5_load = load i10 %tmp_local_5_addr

]]></Node>
<StgValue><ssdm name="tmp_local_5_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:321 %col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_6_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:322 %col_sums_6_load = load i2 %col_sums_6_addr

]]></Node>
<StgValue><ssdm name="col_sums_6_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:332 %tmp_local_6_load = load i10 %tmp_local_6_addr

]]></Node>
<StgValue><ssdm name="tmp_local_6_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:369 %col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_7_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:370 %col_sums_7_load = load i2 %col_sums_7_addr

]]></Node>
<StgValue><ssdm name="col_sums_7_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:380 %tmp_local_7_load = load i10 %tmp_local_7_addr

]]></Node>
<StgValue><ssdm name="tmp_local_7_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:417 %col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_8_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:418 %col_sums_8_load = load i2 %col_sums_8_addr

]]></Node>
<StgValue><ssdm name="col_sums_8_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:428 %tmp_local_8_load = load i10 %tmp_local_8_addr

]]></Node>
<StgValue><ssdm name="tmp_local_8_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:465 %col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_9_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:466 %col_sums_9_load = load i2 %col_sums_9_addr

]]></Node>
<StgValue><ssdm name="col_sums_9_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:476 %tmp_local_9_load = load i10 %tmp_local_9_addr

]]></Node>
<StgValue><ssdm name="tmp_local_9_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:513 %col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_10_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:514 %col_sums_10_load = load i2 %col_sums_10_addr

]]></Node>
<StgValue><ssdm name="col_sums_10_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:524 %tmp_local_10_load = load i10 %tmp_local_10_addr

]]></Node>
<StgValue><ssdm name="tmp_local_10_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:561 %col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_11_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:562 %col_sums_11_load = load i2 %col_sums_11_addr

]]></Node>
<StgValue><ssdm name="col_sums_11_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:572 %tmp_local_11_load = load i10 %tmp_local_11_addr

]]></Node>
<StgValue><ssdm name="tmp_local_11_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:609 %col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_12_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:610 %col_sums_12_load = load i2 %col_sums_12_addr

]]></Node>
<StgValue><ssdm name="col_sums_12_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:620 %tmp_local_12_load = load i10 %tmp_local_12_addr

]]></Node>
<StgValue><ssdm name="tmp_local_12_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:657 %col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_13_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:658 %col_sums_13_load = load i2 %col_sums_13_addr

]]></Node>
<StgValue><ssdm name="col_sums_13_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:668 %tmp_local_13_load = load i10 %tmp_local_13_addr

]]></Node>
<StgValue><ssdm name="tmp_local_13_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:705 %col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_14_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:706 %col_sums_14_load = load i2 %col_sums_14_addr

]]></Node>
<StgValue><ssdm name="col_sums_14_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:716 %tmp_local_14_load = load i10 %tmp_local_14_addr

]]></Node>
<StgValue><ssdm name="tmp_local_14_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:753 %col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="col_sums_15_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:754 %col_sums_15_load = load i2 %col_sums_15_addr

]]></Node>
<StgValue><ssdm name="col_sums_15_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:764 %tmp_local_15_load = load i10 %tmp_local_15_addr

]]></Node>
<StgValue><ssdm name="tmp_local_15_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc93:817 %add_ln139 = add i7 %zext_ln138, i7 16

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93:818 %store_ln138 = store i11 %add_ln138_1, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93:819 %store_ln138 = store i9 %select_ln138_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93:820 %store_ln139 = store i7 %add_ln139, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:34 %col_sums_load = load i2 %col_sums_addr

]]></Node>
<StgValue><ssdm name="col_sums_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:35 %shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:36 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:37 %sub_ln142 = sub i38 0, i38 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln142"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:38 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:39 %zext_ln142 = zext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:40 %sub_ln142_1 = sub i17 0, i17 %zext_ln142

]]></Node>
<StgValue><ssdm name="sub_ln142_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:41 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:42 %zext_ln142_1 = zext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:43 %scale = select i1 %tmp_1, i17 %sub_ln142_1, i17 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:44 %tmp_local_load = load i10 %tmp_local_addr

]]></Node>
<StgValue><ssdm name="tmp_local_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:45 %sext_ln143 = sext i24 %tmp_local_load

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:46 %sext_ln143_1 = sext i17 %scale

]]></Node>
<StgValue><ssdm name="sext_ln143_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:47 %mul_ln143 = mul i41 %sext_ln143_1, i41 %sext_ln143

]]></Node>
<StgValue><ssdm name="mul_ln143"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:50 %trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:59 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:61 %tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:82 %col_sums_1_load = load i2 %col_sums_1_addr

]]></Node>
<StgValue><ssdm name="col_sums_1_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:83 %shl_ln142_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_1_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:84 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_1_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:85 %sub_ln142_2 = sub i38 0, i38 %shl_ln142_1

]]></Node>
<StgValue><ssdm name="sub_ln142_2"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:86 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_2, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:87 %zext_ln142_2 = zext i16 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:88 %sub_ln142_3 = sub i17 0, i17 %zext_ln142_2

]]></Node>
<StgValue><ssdm name="sub_ln142_3"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:89 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_1_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:90 %zext_ln142_3 = zext i16 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln142_3"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:91 %scale_1 = select i1 %tmp_11, i17 %sub_ln142_3, i17 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:92 %tmp_local_1_load = load i10 %tmp_local_1_addr

]]></Node>
<StgValue><ssdm name="tmp_local_1_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:130 %col_sums_2_load = load i2 %col_sums_2_addr

]]></Node>
<StgValue><ssdm name="col_sums_2_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:131 %shl_ln142_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_2_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:132 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_2_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:133 %sub_ln142_4 = sub i38 0, i38 %shl_ln142_2

]]></Node>
<StgValue><ssdm name="sub_ln142_4"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:134 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_4, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:135 %zext_ln142_4 = zext i16 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln142_4"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:136 %sub_ln142_5 = sub i17 0, i17 %zext_ln142_4

]]></Node>
<StgValue><ssdm name="sub_ln142_5"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:137 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_2_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:138 %zext_ln142_5 = zext i16 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln142_5"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:139 %scale_2 = select i1 %tmp_21, i17 %sub_ln142_5, i17 %zext_ln142_5

]]></Node>
<StgValue><ssdm name="scale_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:140 %tmp_local_2_load = load i10 %tmp_local_2_addr

]]></Node>
<StgValue><ssdm name="tmp_local_2_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:178 %col_sums_3_load = load i2 %col_sums_3_addr

]]></Node>
<StgValue><ssdm name="col_sums_3_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:179 %shl_ln142_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_3_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_3"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:180 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_3_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:181 %sub_ln142_6 = sub i38 0, i38 %shl_ln142_3

]]></Node>
<StgValue><ssdm name="sub_ln142_6"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:182 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_6, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:183 %zext_ln142_6 = zext i16 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln142_6"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:184 %sub_ln142_7 = sub i17 0, i17 %zext_ln142_6

]]></Node>
<StgValue><ssdm name="sub_ln142_7"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:185 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_3_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:186 %zext_ln142_7 = zext i16 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln142_7"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:187 %scale_3 = select i1 %tmp_31, i17 %sub_ln142_7, i17 %zext_ln142_7

]]></Node>
<StgValue><ssdm name="scale_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:188 %tmp_local_3_load = load i10 %tmp_local_3_addr

]]></Node>
<StgValue><ssdm name="tmp_local_3_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:226 %col_sums_4_load = load i2 %col_sums_4_addr

]]></Node>
<StgValue><ssdm name="col_sums_4_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:227 %shl_ln142_4 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_4_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_4"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:228 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_4_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:229 %sub_ln142_8 = sub i38 0, i38 %shl_ln142_4

]]></Node>
<StgValue><ssdm name="sub_ln142_8"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:230 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_8, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:231 %zext_ln142_8 = zext i16 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln142_8"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:232 %sub_ln142_9 = sub i17 0, i17 %zext_ln142_8

]]></Node>
<StgValue><ssdm name="sub_ln142_9"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:233 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_4_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:234 %zext_ln142_9 = zext i16 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln142_9"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:235 %scale_4 = select i1 %tmp_41, i17 %sub_ln142_9, i17 %zext_ln142_9

]]></Node>
<StgValue><ssdm name="scale_4"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:236 %tmp_local_4_load = load i10 %tmp_local_4_addr

]]></Node>
<StgValue><ssdm name="tmp_local_4_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:274 %col_sums_5_load = load i2 %col_sums_5_addr

]]></Node>
<StgValue><ssdm name="col_sums_5_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:275 %shl_ln142_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_5_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_5"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:276 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_5_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:277 %sub_ln142_10 = sub i38 0, i38 %shl_ln142_5

]]></Node>
<StgValue><ssdm name="sub_ln142_10"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:278 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_10, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:279 %zext_ln142_10 = zext i16 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln142_10"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:280 %sub_ln142_11 = sub i17 0, i17 %zext_ln142_10

]]></Node>
<StgValue><ssdm name="sub_ln142_11"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:281 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_5_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:282 %zext_ln142_11 = zext i16 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln142_11"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:283 %scale_5 = select i1 %tmp_53, i17 %sub_ln142_11, i17 %zext_ln142_11

]]></Node>
<StgValue><ssdm name="scale_5"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:284 %tmp_local_5_load = load i10 %tmp_local_5_addr

]]></Node>
<StgValue><ssdm name="tmp_local_5_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:322 %col_sums_6_load = load i2 %col_sums_6_addr

]]></Node>
<StgValue><ssdm name="col_sums_6_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:323 %shl_ln142_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_6_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_6"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:324 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_6_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:325 %sub_ln142_12 = sub i38 0, i38 %shl_ln142_6

]]></Node>
<StgValue><ssdm name="sub_ln142_12"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:326 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_12, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:327 %zext_ln142_12 = zext i16 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln142_12"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:328 %sub_ln142_13 = sub i17 0, i17 %zext_ln142_12

]]></Node>
<StgValue><ssdm name="sub_ln142_13"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:329 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_6_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:330 %zext_ln142_13 = zext i16 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln142_13"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:331 %scale_6 = select i1 %tmp_63, i17 %sub_ln142_13, i17 %zext_ln142_13

]]></Node>
<StgValue><ssdm name="scale_6"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:332 %tmp_local_6_load = load i10 %tmp_local_6_addr

]]></Node>
<StgValue><ssdm name="tmp_local_6_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:370 %col_sums_7_load = load i2 %col_sums_7_addr

]]></Node>
<StgValue><ssdm name="col_sums_7_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:371 %shl_ln142_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_7_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_7"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:372 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_7_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:373 %sub_ln142_14 = sub i38 0, i38 %shl_ln142_7

]]></Node>
<StgValue><ssdm name="sub_ln142_14"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:374 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_14, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:375 %zext_ln142_14 = zext i16 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln142_14"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:376 %sub_ln142_15 = sub i17 0, i17 %zext_ln142_14

]]></Node>
<StgValue><ssdm name="sub_ln142_15"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:377 %tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_7_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:378 %zext_ln142_15 = zext i16 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln142_15"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:379 %scale_7 = select i1 %tmp_73, i17 %sub_ln142_15, i17 %zext_ln142_15

]]></Node>
<StgValue><ssdm name="scale_7"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:380 %tmp_local_7_load = load i10 %tmp_local_7_addr

]]></Node>
<StgValue><ssdm name="tmp_local_7_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:418 %col_sums_8_load = load i2 %col_sums_8_addr

]]></Node>
<StgValue><ssdm name="col_sums_8_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:419 %shl_ln142_8 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_8_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_8"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:420 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_8_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:421 %sub_ln142_16 = sub i38 0, i38 %shl_ln142_8

]]></Node>
<StgValue><ssdm name="sub_ln142_16"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:422 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_16, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:423 %zext_ln142_16 = zext i16 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln142_16"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:424 %sub_ln142_17 = sub i17 0, i17 %zext_ln142_16

]]></Node>
<StgValue><ssdm name="sub_ln142_17"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:425 %tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_8_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:426 %zext_ln142_17 = zext i16 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln142_17"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:427 %scale_8 = select i1 %tmp_83, i17 %sub_ln142_17, i17 %zext_ln142_17

]]></Node>
<StgValue><ssdm name="scale_8"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:428 %tmp_local_8_load = load i10 %tmp_local_8_addr

]]></Node>
<StgValue><ssdm name="tmp_local_8_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:466 %col_sums_9_load = load i2 %col_sums_9_addr

]]></Node>
<StgValue><ssdm name="col_sums_9_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:467 %shl_ln142_9 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_9_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_9"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:468 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_9_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:469 %sub_ln142_18 = sub i38 0, i38 %shl_ln142_9

]]></Node>
<StgValue><ssdm name="sub_ln142_18"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:470 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_18, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:471 %zext_ln142_18 = zext i16 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln142_18"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:472 %sub_ln142_19 = sub i17 0, i17 %zext_ln142_18

]]></Node>
<StgValue><ssdm name="sub_ln142_19"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:473 %tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_9_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:474 %zext_ln142_19 = zext i16 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln142_19"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:475 %scale_9 = select i1 %tmp_93, i17 %sub_ln142_19, i17 %zext_ln142_19

]]></Node>
<StgValue><ssdm name="scale_9"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:476 %tmp_local_9_load = load i10 %tmp_local_9_addr

]]></Node>
<StgValue><ssdm name="tmp_local_9_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:514 %col_sums_10_load = load i2 %col_sums_10_addr

]]></Node>
<StgValue><ssdm name="col_sums_10_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:515 %shl_ln142_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_10_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_s"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:516 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_10_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:517 %sub_ln142_20 = sub i38 0, i38 %shl_ln142_s

]]></Node>
<StgValue><ssdm name="sub_ln142_20"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:518 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_20, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:519 %zext_ln142_20 = zext i16 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln142_20"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:520 %sub_ln142_21 = sub i17 0, i17 %zext_ln142_20

]]></Node>
<StgValue><ssdm name="sub_ln142_21"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:521 %tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_10_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:522 %zext_ln142_21 = zext i16 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln142_21"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:523 %scale_10 = select i1 %tmp_103, i17 %sub_ln142_21, i17 %zext_ln142_21

]]></Node>
<StgValue><ssdm name="scale_10"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:524 %tmp_local_10_load = load i10 %tmp_local_10_addr

]]></Node>
<StgValue><ssdm name="tmp_local_10_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:562 %col_sums_11_load = load i2 %col_sums_11_addr

]]></Node>
<StgValue><ssdm name="col_sums_11_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:563 %shl_ln142_10 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_11_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_10"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:564 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_11_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:565 %sub_ln142_22 = sub i38 0, i38 %shl_ln142_10

]]></Node>
<StgValue><ssdm name="sub_ln142_22"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:566 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_22, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:567 %zext_ln142_22 = zext i16 %tmp_105

]]></Node>
<StgValue><ssdm name="zext_ln142_22"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:568 %sub_ln142_23 = sub i17 0, i17 %zext_ln142_22

]]></Node>
<StgValue><ssdm name="sub_ln142_23"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:569 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_11_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:570 %zext_ln142_23 = zext i16 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln142_23"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:571 %scale_11 = select i1 %tmp_113, i17 %sub_ln142_23, i17 %zext_ln142_23

]]></Node>
<StgValue><ssdm name="scale_11"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:572 %tmp_local_11_load = load i10 %tmp_local_11_addr

]]></Node>
<StgValue><ssdm name="tmp_local_11_load"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:610 %col_sums_12_load = load i2 %col_sums_12_addr

]]></Node>
<StgValue><ssdm name="col_sums_12_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:611 %shl_ln142_11 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_12_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_11"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:612 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_12_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:613 %sub_ln142_24 = sub i38 0, i38 %shl_ln142_11

]]></Node>
<StgValue><ssdm name="sub_ln142_24"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:614 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_24, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:615 %zext_ln142_24 = zext i16 %tmp_114

]]></Node>
<StgValue><ssdm name="zext_ln142_24"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:616 %sub_ln142_25 = sub i17 0, i17 %zext_ln142_24

]]></Node>
<StgValue><ssdm name="sub_ln142_25"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:617 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_12_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:618 %zext_ln142_25 = zext i16 %tmp_115

]]></Node>
<StgValue><ssdm name="zext_ln142_25"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:619 %scale_12 = select i1 %tmp_125, i17 %sub_ln142_25, i17 %zext_ln142_25

]]></Node>
<StgValue><ssdm name="scale_12"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:620 %tmp_local_12_load = load i10 %tmp_local_12_addr

]]></Node>
<StgValue><ssdm name="tmp_local_12_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:658 %col_sums_13_load = load i2 %col_sums_13_addr

]]></Node>
<StgValue><ssdm name="col_sums_13_load"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:659 %shl_ln142_12 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_13_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_12"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:660 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_13_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:661 %sub_ln142_26 = sub i38 0, i38 %shl_ln142_12

]]></Node>
<StgValue><ssdm name="sub_ln142_26"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:662 %tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_26, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:663 %zext_ln142_26 = zext i16 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln142_26"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:664 %sub_ln142_27 = sub i17 0, i17 %zext_ln142_26

]]></Node>
<StgValue><ssdm name="sub_ln142_27"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:665 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_13_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:666 %zext_ln142_27 = zext i16 %tmp_124

]]></Node>
<StgValue><ssdm name="zext_ln142_27"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:667 %scale_13 = select i1 %tmp_135, i17 %sub_ln142_27, i17 %zext_ln142_27

]]></Node>
<StgValue><ssdm name="scale_13"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:668 %tmp_local_13_load = load i10 %tmp_local_13_addr

]]></Node>
<StgValue><ssdm name="tmp_local_13_load"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:706 %col_sums_14_load = load i2 %col_sums_14_addr

]]></Node>
<StgValue><ssdm name="col_sums_14_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:707 %shl_ln142_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_14_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_13"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:708 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_14_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:709 %sub_ln142_28 = sub i38 0, i38 %shl_ln142_13

]]></Node>
<StgValue><ssdm name="sub_ln142_28"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:710 %tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_28, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:711 %zext_ln142_28 = zext i16 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln142_28"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:712 %sub_ln142_29 = sub i17 0, i17 %zext_ln142_28

]]></Node>
<StgValue><ssdm name="sub_ln142_29"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:713 %tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_14_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:714 %zext_ln142_29 = zext i16 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln142_29"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:715 %scale_14 = select i1 %tmp_145, i17 %sub_ln142_29, i17 %zext_ln142_29

]]></Node>
<StgValue><ssdm name="scale_14"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:716 %tmp_local_14_load = load i10 %tmp_local_14_addr

]]></Node>
<StgValue><ssdm name="tmp_local_14_load"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="2">
<![CDATA[
for.inc93:754 %col_sums_15_load = load i2 %col_sums_15_addr

]]></Node>
<StgValue><ssdm name="col_sums_15_load"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
for.inc93:755 %shl_ln142_14 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_15_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln142_14"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:756 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_15_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc93:757 %sub_ln142_30 = sub i38 0, i38 %shl_ln142_14

]]></Node>
<StgValue><ssdm name="sub_ln142_30"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:758 %tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_30, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:759 %zext_ln142_30 = zext i16 %tmp_141

]]></Node>
<StgValue><ssdm name="zext_ln142_30"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc93:760 %sub_ln142_31 = sub i17 0, i17 %zext_ln142_30

]]></Node>
<StgValue><ssdm name="sub_ln142_31"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:761 %tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_15_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="17" op_0_bw="16">
<![CDATA[
for.inc93:762 %zext_ln142_31 = zext i16 %tmp_142

]]></Node>
<StgValue><ssdm name="zext_ln142_31"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc93:763 %scale_15 = select i1 %tmp_153, i17 %sub_ln142_31, i17 %zext_ln142_31

]]></Node>
<StgValue><ssdm name="scale_15"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="24" op_0_bw="10">
<![CDATA[
for.inc93:764 %tmp_local_15_load = load i10 %tmp_local_15_addr

]]></Node>
<StgValue><ssdm name="tmp_local_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:48 %sext_ln143_2 = sext i41 %mul_ln143

]]></Node>
<StgValue><ssdm name="sext_ln143_2"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:49 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 47

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:51 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:52 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 37

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:53 %zext_ln143 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:54 %add_ln143 = add i24 %trunc_ln5, i24 %zext_ln143

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:55 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:56 %xor_ln143 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:57 %and_ln143 = and i1 %tmp_4, i1 %xor_ln143

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:58 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 38

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:60 %icmp_ln143 = icmp_eq  i2 %tmp_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:62 %icmp_ln143_1 = icmp_eq  i3 %tmp_10, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:63 %icmp_ln143_2 = icmp_eq  i3 %tmp_10, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:64 %select_ln143 = select i1 %and_ln143, i1 %icmp_ln143_1, i1 %icmp_ln143_2

]]></Node>
<StgValue><ssdm name="select_ln143"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:65 %xor_ln143_1 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_1"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:66 %and_ln143_1 = and i1 %icmp_ln143, i1 %xor_ln143_1

]]></Node>
<StgValue><ssdm name="and_ln143_1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:67 %select_ln143_1 = select i1 %and_ln143, i1 %and_ln143_1, i1 %icmp_ln143_1

]]></Node>
<StgValue><ssdm name="select_ln143_1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:68 %and_ln143_2 = and i1 %and_ln143, i1 %icmp_ln143_1

]]></Node>
<StgValue><ssdm name="and_ln143_2"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:69 %xor_ln143_2 = xor i1 %select_ln143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_2"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:70 %or_ln143 = or i1 %tmp_5, i1 %xor_ln143_2

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:71 %xor_ln143_3 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_3"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:72 %and_ln143_3 = and i1 %or_ln143, i1 %xor_ln143_3

]]></Node>
<StgValue><ssdm name="and_ln143_3"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:73 %and_ln143_4 = and i1 %tmp_5, i1 %select_ln143_1

]]></Node>
<StgValue><ssdm name="and_ln143_4"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:74 %or_ln143_32 = or i1 %and_ln143_2, i1 %and_ln143_4

]]></Node>
<StgValue><ssdm name="or_ln143_32"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:75 %xor_ln143_4 = xor i1 %or_ln143_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_4"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:76 %and_ln143_5 = and i1 %tmp_2, i1 %xor_ln143_4

]]></Node>
<StgValue><ssdm name="and_ln143_5"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:77 %select_ln143_2 = select i1 %and_ln143_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_2"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:78 %or_ln143_1 = or i1 %and_ln143_3, i1 %and_ln143_5

]]></Node>
<StgValue><ssdm name="or_ln143_1"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:79 %select_ln143_3 = select i1 %or_ln143_1, i24 %select_ln143_2, i24 %add_ln143

]]></Node>
<StgValue><ssdm name="select_ln143_3"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:93 %sext_ln143_3 = sext i24 %tmp_local_1_load

]]></Node>
<StgValue><ssdm name="sext_ln143_3"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:94 %sext_ln143_4 = sext i17 %scale_1

]]></Node>
<StgValue><ssdm name="sext_ln143_4"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:95 %mul_ln143_1 = mul i41 %sext_ln143_4, i41 %sext_ln143_3

]]></Node>
<StgValue><ssdm name="mul_ln143_1"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:96 %sext_ln143_5 = sext i41 %mul_ln143_1

]]></Node>
<StgValue><ssdm name="sext_ln143_5"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:97 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 47

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:98 %trunc_ln143_1 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_1, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_1"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:99 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:100 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 37

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:101 %zext_ln143_2 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln143_2"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:102 %add_ln143_1 = add i24 %trunc_ln143_1, i24 %zext_ln143_2

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:103 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:104 %xor_ln143_5 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_5"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:105 %and_ln143_6 = and i1 %tmp_16, i1 %xor_ln143_5

]]></Node>
<StgValue><ssdm name="and_ln143_6"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:106 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 38

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:107 %tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_1, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:108 %icmp_ln143_3 = icmp_eq  i2 %tmp_19, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:109 %tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_1, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:110 %icmp_ln143_4 = icmp_eq  i3 %tmp_20, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_4"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:111 %icmp_ln143_5 = icmp_eq  i3 %tmp_20, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_5"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:112 %select_ln143_4 = select i1 %and_ln143_6, i1 %icmp_ln143_4, i1 %icmp_ln143_5

]]></Node>
<StgValue><ssdm name="select_ln143_4"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:113 %xor_ln143_6 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_6"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:114 %and_ln143_7 = and i1 %icmp_ln143_3, i1 %xor_ln143_6

]]></Node>
<StgValue><ssdm name="and_ln143_7"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:115 %select_ln143_5 = select i1 %and_ln143_6, i1 %and_ln143_7, i1 %icmp_ln143_4

]]></Node>
<StgValue><ssdm name="select_ln143_5"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:116 %and_ln143_8 = and i1 %and_ln143_6, i1 %icmp_ln143_4

]]></Node>
<StgValue><ssdm name="and_ln143_8"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:117 %xor_ln143_7 = xor i1 %select_ln143_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_7"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:118 %or_ln143_2 = or i1 %tmp_17, i1 %xor_ln143_7

]]></Node>
<StgValue><ssdm name="or_ln143_2"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:119 %xor_ln143_8 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_8"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:120 %and_ln143_9 = and i1 %or_ln143_2, i1 %xor_ln143_8

]]></Node>
<StgValue><ssdm name="and_ln143_9"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:121 %and_ln143_10 = and i1 %tmp_17, i1 %select_ln143_5

]]></Node>
<StgValue><ssdm name="and_ln143_10"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:122 %or_ln143_33 = or i1 %and_ln143_8, i1 %and_ln143_10

]]></Node>
<StgValue><ssdm name="or_ln143_33"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:123 %xor_ln143_9 = xor i1 %or_ln143_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_9"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:124 %and_ln143_11 = and i1 %tmp_14, i1 %xor_ln143_9

]]></Node>
<StgValue><ssdm name="and_ln143_11"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:125 %select_ln143_6 = select i1 %and_ln143_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_6"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:126 %or_ln143_3 = or i1 %and_ln143_9, i1 %and_ln143_11

]]></Node>
<StgValue><ssdm name="or_ln143_3"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:127 %select_ln143_7 = select i1 %or_ln143_3, i24 %select_ln143_6, i24 %add_ln143_1

]]></Node>
<StgValue><ssdm name="select_ln143_7"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0">
<![CDATA[
for.end95.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:80 %zext_ln143_1 = zext i24 %select_ln143_3

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:141 %sext_ln143_6 = sext i24 %tmp_local_2_load

]]></Node>
<StgValue><ssdm name="sext_ln143_6"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:142 %sext_ln143_7 = sext i17 %scale_2

]]></Node>
<StgValue><ssdm name="sext_ln143_7"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:143 %mul_ln143_2 = mul i41 %sext_ln143_7, i41 %sext_ln143_6

]]></Node>
<StgValue><ssdm name="mul_ln143_2"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:144 %sext_ln143_8 = sext i41 %mul_ln143_2

]]></Node>
<StgValue><ssdm name="sext_ln143_8"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:145 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 47

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:146 %trunc_ln143_2 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_2, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_2"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:147 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 13

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:148 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 37

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:149 %zext_ln143_4 = zext i1 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln143_4"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:150 %add_ln143_2 = add i24 %trunc_ln143_2, i24 %zext_ln143_4

]]></Node>
<StgValue><ssdm name="add_ln143_2"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:151 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:152 %xor_ln143_10 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_10"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:153 %and_ln143_12 = and i1 %tmp_26, i1 %xor_ln143_10

]]></Node>
<StgValue><ssdm name="and_ln143_12"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:154 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 38

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:155 %tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_2, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:156 %icmp_ln143_6 = icmp_eq  i2 %tmp_29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_6"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:157 %tmp_30 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_2, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:158 %icmp_ln143_7 = icmp_eq  i3 %tmp_30, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_7"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:159 %icmp_ln143_8 = icmp_eq  i3 %tmp_30, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_8"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:160 %select_ln143_8 = select i1 %and_ln143_12, i1 %icmp_ln143_7, i1 %icmp_ln143_8

]]></Node>
<StgValue><ssdm name="select_ln143_8"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:161 %xor_ln143_11 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_11"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:162 %and_ln143_13 = and i1 %icmp_ln143_6, i1 %xor_ln143_11

]]></Node>
<StgValue><ssdm name="and_ln143_13"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:163 %select_ln143_9 = select i1 %and_ln143_12, i1 %and_ln143_13, i1 %icmp_ln143_7

]]></Node>
<StgValue><ssdm name="select_ln143_9"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:164 %and_ln143_14 = and i1 %and_ln143_12, i1 %icmp_ln143_7

]]></Node>
<StgValue><ssdm name="and_ln143_14"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:165 %xor_ln143_12 = xor i1 %select_ln143_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_12"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:166 %or_ln143_4 = or i1 %tmp_27, i1 %xor_ln143_12

]]></Node>
<StgValue><ssdm name="or_ln143_4"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:167 %xor_ln143_13 = xor i1 %tmp_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_13"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:168 %and_ln143_15 = and i1 %or_ln143_4, i1 %xor_ln143_13

]]></Node>
<StgValue><ssdm name="and_ln143_15"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:169 %and_ln143_16 = and i1 %tmp_27, i1 %select_ln143_9

]]></Node>
<StgValue><ssdm name="and_ln143_16"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:170 %or_ln143_34 = or i1 %and_ln143_14, i1 %and_ln143_16

]]></Node>
<StgValue><ssdm name="or_ln143_34"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:171 %xor_ln143_14 = xor i1 %or_ln143_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_14"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:172 %and_ln143_17 = and i1 %tmp_24, i1 %xor_ln143_14

]]></Node>
<StgValue><ssdm name="and_ln143_17"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:173 %select_ln143_10 = select i1 %and_ln143_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_10"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:174 %or_ln143_5 = or i1 %and_ln143_15, i1 %and_ln143_17

]]></Node>
<StgValue><ssdm name="or_ln143_5"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:175 %select_ln143_11 = select i1 %or_ln143_5, i24 %select_ln143_10, i24 %add_ln143_2

]]></Node>
<StgValue><ssdm name="select_ln143_11"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc93:801 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:128 %zext_ln143_3 = zext i24 %select_ln143_7

]]></Node>
<StgValue><ssdm name="zext_ln143_3"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:189 %sext_ln143_9 = sext i24 %tmp_local_3_load

]]></Node>
<StgValue><ssdm name="sext_ln143_9"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:190 %sext_ln143_10 = sext i17 %scale_3

]]></Node>
<StgValue><ssdm name="sext_ln143_10"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:191 %mul_ln143_3 = mul i41 %sext_ln143_10, i41 %sext_ln143_9

]]></Node>
<StgValue><ssdm name="mul_ln143_3"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:192 %sext_ln143_11 = sext i41 %mul_ln143_3

]]></Node>
<StgValue><ssdm name="sext_ln143_11"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:193 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 47

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:194 %trunc_ln143_3 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_3, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_3"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:195 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 13

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:196 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 37

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:197 %zext_ln143_6 = zext i1 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln143_6"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:198 %add_ln143_3 = add i24 %trunc_ln143_3, i24 %zext_ln143_6

]]></Node>
<StgValue><ssdm name="add_ln143_3"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:199 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:200 %xor_ln143_15 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_15"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:201 %and_ln143_18 = and i1 %tmp_36, i1 %xor_ln143_15

]]></Node>
<StgValue><ssdm name="and_ln143_18"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:202 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 38

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:203 %tmp_39 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_3, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:204 %icmp_ln143_9 = icmp_eq  i2 %tmp_39, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_9"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:205 %tmp_40 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_3, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:206 %icmp_ln143_10 = icmp_eq  i3 %tmp_40, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_10"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:207 %icmp_ln143_11 = icmp_eq  i3 %tmp_40, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_11"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:208 %select_ln143_12 = select i1 %and_ln143_18, i1 %icmp_ln143_10, i1 %icmp_ln143_11

]]></Node>
<StgValue><ssdm name="select_ln143_12"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:209 %xor_ln143_16 = xor i1 %tmp_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_16"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:210 %and_ln143_19 = and i1 %icmp_ln143_9, i1 %xor_ln143_16

]]></Node>
<StgValue><ssdm name="and_ln143_19"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:211 %select_ln143_13 = select i1 %and_ln143_18, i1 %and_ln143_19, i1 %icmp_ln143_10

]]></Node>
<StgValue><ssdm name="select_ln143_13"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:212 %and_ln143_20 = and i1 %and_ln143_18, i1 %icmp_ln143_10

]]></Node>
<StgValue><ssdm name="and_ln143_20"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:213 %xor_ln143_17 = xor i1 %select_ln143_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_17"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:214 %or_ln143_6 = or i1 %tmp_37, i1 %xor_ln143_17

]]></Node>
<StgValue><ssdm name="or_ln143_6"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:215 %xor_ln143_18 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_18"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:216 %and_ln143_21 = and i1 %or_ln143_6, i1 %xor_ln143_18

]]></Node>
<StgValue><ssdm name="and_ln143_21"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:217 %and_ln143_22 = and i1 %tmp_37, i1 %select_ln143_13

]]></Node>
<StgValue><ssdm name="and_ln143_22"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:218 %or_ln143_35 = or i1 %and_ln143_20, i1 %and_ln143_22

]]></Node>
<StgValue><ssdm name="or_ln143_35"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:219 %xor_ln143_19 = xor i1 %or_ln143_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_19"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:220 %and_ln143_23 = and i1 %tmp_34, i1 %xor_ln143_19

]]></Node>
<StgValue><ssdm name="and_ln143_23"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:221 %select_ln143_14 = select i1 %and_ln143_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_14"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:222 %or_ln143_7 = or i1 %and_ln143_21, i1 %and_ln143_23

]]></Node>
<StgValue><ssdm name="or_ln143_7"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:223 %select_ln143_15 = select i1 %or_ln143_7, i24 %select_ln143_14, i24 %add_ln143_3

]]></Node>
<StgValue><ssdm name="select_ln143_15"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:802 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:176 %zext_ln143_5 = zext i24 %select_ln143_11

]]></Node>
<StgValue><ssdm name="zext_ln143_5"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:237 %sext_ln143_12 = sext i24 %tmp_local_4_load

]]></Node>
<StgValue><ssdm name="sext_ln143_12"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:238 %sext_ln143_13 = sext i17 %scale_4

]]></Node>
<StgValue><ssdm name="sext_ln143_13"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:239 %mul_ln143_4 = mul i41 %sext_ln143_13, i41 %sext_ln143_12

]]></Node>
<StgValue><ssdm name="mul_ln143_4"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:240 %sext_ln143_14 = sext i41 %mul_ln143_4

]]></Node>
<StgValue><ssdm name="sext_ln143_14"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:241 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 47

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:242 %trunc_ln143_4 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_4, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_4"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:243 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 13

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:244 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 37

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:245 %zext_ln143_8 = zext i1 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln143_8"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:246 %add_ln143_4 = add i24 %trunc_ln143_4, i24 %zext_ln143_8

]]></Node>
<StgValue><ssdm name="add_ln143_4"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:247 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:248 %xor_ln143_20 = xor i1 %tmp_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_20"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:249 %and_ln143_24 = and i1 %tmp_46, i1 %xor_ln143_20

]]></Node>
<StgValue><ssdm name="and_ln143_24"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:250 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 38

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:251 %tmp_49 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_4, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:252 %icmp_ln143_12 = icmp_eq  i2 %tmp_49, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_12"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:253 %tmp_50 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_4, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:254 %icmp_ln143_13 = icmp_eq  i3 %tmp_50, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_13"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:255 %icmp_ln143_14 = icmp_eq  i3 %tmp_50, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_14"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:256 %select_ln143_16 = select i1 %and_ln143_24, i1 %icmp_ln143_13, i1 %icmp_ln143_14

]]></Node>
<StgValue><ssdm name="select_ln143_16"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:257 %xor_ln143_21 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_21"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:258 %and_ln143_25 = and i1 %icmp_ln143_12, i1 %xor_ln143_21

]]></Node>
<StgValue><ssdm name="and_ln143_25"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:259 %select_ln143_17 = select i1 %and_ln143_24, i1 %and_ln143_25, i1 %icmp_ln143_13

]]></Node>
<StgValue><ssdm name="select_ln143_17"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:260 %and_ln143_26 = and i1 %and_ln143_24, i1 %icmp_ln143_13

]]></Node>
<StgValue><ssdm name="and_ln143_26"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:261 %xor_ln143_22 = xor i1 %select_ln143_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_22"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:262 %or_ln143_8 = or i1 %tmp_47, i1 %xor_ln143_22

]]></Node>
<StgValue><ssdm name="or_ln143_8"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:263 %xor_ln143_23 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_23"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:264 %and_ln143_27 = and i1 %or_ln143_8, i1 %xor_ln143_23

]]></Node>
<StgValue><ssdm name="and_ln143_27"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:265 %and_ln143_28 = and i1 %tmp_47, i1 %select_ln143_17

]]></Node>
<StgValue><ssdm name="and_ln143_28"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:266 %or_ln143_36 = or i1 %and_ln143_26, i1 %and_ln143_28

]]></Node>
<StgValue><ssdm name="or_ln143_36"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:267 %xor_ln143_24 = xor i1 %or_ln143_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_24"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:268 %and_ln143_29 = and i1 %tmp_44, i1 %xor_ln143_24

]]></Node>
<StgValue><ssdm name="and_ln143_29"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:269 %select_ln143_18 = select i1 %and_ln143_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_18"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:270 %or_ln143_9 = or i1 %and_ln143_27, i1 %and_ln143_29

]]></Node>
<StgValue><ssdm name="or_ln143_9"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:271 %select_ln143_19 = select i1 %or_ln143_9, i24 %select_ln143_18, i24 %add_ln143_4

]]></Node>
<StgValue><ssdm name="select_ln143_19"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:803 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:224 %zext_ln143_7 = zext i24 %select_ln143_15

]]></Node>
<StgValue><ssdm name="zext_ln143_7"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:285 %sext_ln143_15 = sext i24 %tmp_local_5_load

]]></Node>
<StgValue><ssdm name="sext_ln143_15"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:286 %sext_ln143_16 = sext i17 %scale_5

]]></Node>
<StgValue><ssdm name="sext_ln143_16"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:287 %mul_ln143_5 = mul i41 %sext_ln143_16, i41 %sext_ln143_15

]]></Node>
<StgValue><ssdm name="mul_ln143_5"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:288 %sext_ln143_17 = sext i41 %mul_ln143_5

]]></Node>
<StgValue><ssdm name="sext_ln143_17"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:289 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 47

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:290 %trunc_ln143_5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_5, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_5"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:291 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 13

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:292 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 37

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:293 %zext_ln143_10 = zext i1 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln143_10"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:294 %add_ln143_5 = add i24 %trunc_ln143_5, i24 %zext_ln143_10

]]></Node>
<StgValue><ssdm name="add_ln143_5"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:295 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:296 %xor_ln143_25 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_25"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:297 %and_ln143_30 = and i1 %tmp_56, i1 %xor_ln143_25

]]></Node>
<StgValue><ssdm name="and_ln143_30"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:298 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 38

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:299 %tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_5, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:300 %icmp_ln143_15 = icmp_eq  i2 %tmp_59, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_15"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:301 %tmp_62 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_5, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:302 %icmp_ln143_16 = icmp_eq  i3 %tmp_62, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_16"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:303 %icmp_ln143_17 = icmp_eq  i3 %tmp_62, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_17"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:304 %select_ln143_20 = select i1 %and_ln143_30, i1 %icmp_ln143_16, i1 %icmp_ln143_17

]]></Node>
<StgValue><ssdm name="select_ln143_20"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:305 %xor_ln143_26 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_26"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:306 %and_ln143_31 = and i1 %icmp_ln143_15, i1 %xor_ln143_26

]]></Node>
<StgValue><ssdm name="and_ln143_31"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:307 %select_ln143_21 = select i1 %and_ln143_30, i1 %and_ln143_31, i1 %icmp_ln143_16

]]></Node>
<StgValue><ssdm name="select_ln143_21"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:308 %and_ln143_32 = and i1 %and_ln143_30, i1 %icmp_ln143_16

]]></Node>
<StgValue><ssdm name="and_ln143_32"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:309 %xor_ln143_27 = xor i1 %select_ln143_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_27"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:310 %or_ln143_10 = or i1 %tmp_57, i1 %xor_ln143_27

]]></Node>
<StgValue><ssdm name="or_ln143_10"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:311 %xor_ln143_28 = xor i1 %tmp_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_28"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:312 %and_ln143_33 = and i1 %or_ln143_10, i1 %xor_ln143_28

]]></Node>
<StgValue><ssdm name="and_ln143_33"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:313 %and_ln143_34 = and i1 %tmp_57, i1 %select_ln143_21

]]></Node>
<StgValue><ssdm name="and_ln143_34"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:314 %or_ln143_37 = or i1 %and_ln143_32, i1 %and_ln143_34

]]></Node>
<StgValue><ssdm name="or_ln143_37"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:315 %xor_ln143_29 = xor i1 %or_ln143_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_29"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:316 %and_ln143_35 = and i1 %tmp_54, i1 %xor_ln143_29

]]></Node>
<StgValue><ssdm name="and_ln143_35"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:317 %select_ln143_22 = select i1 %and_ln143_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_22"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:318 %or_ln143_11 = or i1 %and_ln143_33, i1 %and_ln143_35

]]></Node>
<StgValue><ssdm name="or_ln143_11"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:319 %select_ln143_23 = select i1 %or_ln143_11, i24 %select_ln143_22, i24 %add_ln143_5

]]></Node>
<StgValue><ssdm name="select_ln143_23"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:804 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:272 %zext_ln143_9 = zext i24 %select_ln143_19

]]></Node>
<StgValue><ssdm name="zext_ln143_9"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:333 %sext_ln143_18 = sext i24 %tmp_local_6_load

]]></Node>
<StgValue><ssdm name="sext_ln143_18"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:334 %sext_ln143_19 = sext i17 %scale_6

]]></Node>
<StgValue><ssdm name="sext_ln143_19"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:335 %mul_ln143_6 = mul i41 %sext_ln143_19, i41 %sext_ln143_18

]]></Node>
<StgValue><ssdm name="mul_ln143_6"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:336 %sext_ln143_20 = sext i41 %mul_ln143_6

]]></Node>
<StgValue><ssdm name="sext_ln143_20"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:337 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 47

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:338 %trunc_ln143_6 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_6, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_6"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:339 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:340 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 37

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:341 %zext_ln143_12 = zext i1 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln143_12"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:342 %add_ln143_6 = add i24 %trunc_ln143_6, i24 %zext_ln143_12

]]></Node>
<StgValue><ssdm name="add_ln143_6"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:343 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:344 %xor_ln143_30 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_30"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:345 %and_ln143_36 = and i1 %tmp_66, i1 %xor_ln143_30

]]></Node>
<StgValue><ssdm name="and_ln143_36"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:346 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 38

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:347 %tmp_71 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_6, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:348 %icmp_ln143_18 = icmp_eq  i2 %tmp_71, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_18"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:349 %tmp_72 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_6, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:350 %icmp_ln143_19 = icmp_eq  i3 %tmp_72, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_19"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:351 %icmp_ln143_20 = icmp_eq  i3 %tmp_72, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_20"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:352 %select_ln143_24 = select i1 %and_ln143_36, i1 %icmp_ln143_19, i1 %icmp_ln143_20

]]></Node>
<StgValue><ssdm name="select_ln143_24"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:353 %xor_ln143_31 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_31"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:354 %and_ln143_37 = and i1 %icmp_ln143_18, i1 %xor_ln143_31

]]></Node>
<StgValue><ssdm name="and_ln143_37"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:355 %select_ln143_25 = select i1 %and_ln143_36, i1 %and_ln143_37, i1 %icmp_ln143_19

]]></Node>
<StgValue><ssdm name="select_ln143_25"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:356 %and_ln143_38 = and i1 %and_ln143_36, i1 %icmp_ln143_19

]]></Node>
<StgValue><ssdm name="and_ln143_38"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:357 %xor_ln143_32 = xor i1 %select_ln143_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_32"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:358 %or_ln143_12 = or i1 %tmp_67, i1 %xor_ln143_32

]]></Node>
<StgValue><ssdm name="or_ln143_12"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:359 %xor_ln143_33 = xor i1 %tmp_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_33"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:360 %and_ln143_39 = and i1 %or_ln143_12, i1 %xor_ln143_33

]]></Node>
<StgValue><ssdm name="and_ln143_39"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:361 %and_ln143_40 = and i1 %tmp_67, i1 %select_ln143_25

]]></Node>
<StgValue><ssdm name="and_ln143_40"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:362 %or_ln143_38 = or i1 %and_ln143_38, i1 %and_ln143_40

]]></Node>
<StgValue><ssdm name="or_ln143_38"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:363 %xor_ln143_34 = xor i1 %or_ln143_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_34"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:364 %and_ln143_41 = and i1 %tmp_64, i1 %xor_ln143_34

]]></Node>
<StgValue><ssdm name="and_ln143_41"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:365 %select_ln143_26 = select i1 %and_ln143_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_26"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:366 %or_ln143_13 = or i1 %and_ln143_39, i1 %and_ln143_41

]]></Node>
<StgValue><ssdm name="or_ln143_13"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:367 %select_ln143_27 = select i1 %or_ln143_13, i24 %select_ln143_26, i24 %add_ln143_6

]]></Node>
<StgValue><ssdm name="select_ln143_27"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:805 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:320 %zext_ln143_11 = zext i24 %select_ln143_23

]]></Node>
<StgValue><ssdm name="zext_ln143_11"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:381 %sext_ln143_21 = sext i24 %tmp_local_7_load

]]></Node>
<StgValue><ssdm name="sext_ln143_21"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:382 %sext_ln143_22 = sext i17 %scale_7

]]></Node>
<StgValue><ssdm name="sext_ln143_22"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:383 %mul_ln143_7 = mul i41 %sext_ln143_22, i41 %sext_ln143_21

]]></Node>
<StgValue><ssdm name="mul_ln143_7"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:384 %sext_ln143_23 = sext i41 %mul_ln143_7

]]></Node>
<StgValue><ssdm name="sext_ln143_23"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:385 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 47

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:386 %trunc_ln143_7 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_7, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_7"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:387 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 13

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:388 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 37

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:389 %zext_ln143_14 = zext i1 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln143_14"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:390 %add_ln143_7 = add i24 %trunc_ln143_7, i24 %zext_ln143_14

]]></Node>
<StgValue><ssdm name="add_ln143_7"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:391 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:392 %xor_ln143_35 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_35"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:393 %and_ln143_42 = and i1 %tmp_76, i1 %xor_ln143_35

]]></Node>
<StgValue><ssdm name="and_ln143_42"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:394 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 38

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:395 %tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_7, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:396 %icmp_ln143_21 = icmp_eq  i2 %tmp_81, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_21"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:397 %tmp_82 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_7, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:398 %icmp_ln143_22 = icmp_eq  i3 %tmp_82, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_22"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:399 %icmp_ln143_23 = icmp_eq  i3 %tmp_82, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_23"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:400 %select_ln143_28 = select i1 %and_ln143_42, i1 %icmp_ln143_22, i1 %icmp_ln143_23

]]></Node>
<StgValue><ssdm name="select_ln143_28"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:401 %xor_ln143_36 = xor i1 %tmp_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_36"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:402 %and_ln143_43 = and i1 %icmp_ln143_21, i1 %xor_ln143_36

]]></Node>
<StgValue><ssdm name="and_ln143_43"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:403 %select_ln143_29 = select i1 %and_ln143_42, i1 %and_ln143_43, i1 %icmp_ln143_22

]]></Node>
<StgValue><ssdm name="select_ln143_29"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:404 %and_ln143_44 = and i1 %and_ln143_42, i1 %icmp_ln143_22

]]></Node>
<StgValue><ssdm name="and_ln143_44"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:405 %xor_ln143_37 = xor i1 %select_ln143_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_37"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:406 %or_ln143_14 = or i1 %tmp_77, i1 %xor_ln143_37

]]></Node>
<StgValue><ssdm name="or_ln143_14"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:407 %xor_ln143_38 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_38"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:408 %and_ln143_45 = and i1 %or_ln143_14, i1 %xor_ln143_38

]]></Node>
<StgValue><ssdm name="and_ln143_45"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:409 %and_ln143_46 = and i1 %tmp_77, i1 %select_ln143_29

]]></Node>
<StgValue><ssdm name="and_ln143_46"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:410 %or_ln143_39 = or i1 %and_ln143_44, i1 %and_ln143_46

]]></Node>
<StgValue><ssdm name="or_ln143_39"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:411 %xor_ln143_39 = xor i1 %or_ln143_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_39"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:412 %and_ln143_47 = and i1 %tmp_74, i1 %xor_ln143_39

]]></Node>
<StgValue><ssdm name="and_ln143_47"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:413 %select_ln143_30 = select i1 %and_ln143_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_30"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:414 %or_ln143_15 = or i1 %and_ln143_45, i1 %and_ln143_47

]]></Node>
<StgValue><ssdm name="or_ln143_15"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:415 %select_ln143_31 = select i1 %or_ln143_15, i24 %select_ln143_30, i24 %add_ln143_7

]]></Node>
<StgValue><ssdm name="select_ln143_31"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:806 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_11, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="587" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:368 %zext_ln143_13 = zext i24 %select_ln143_27

]]></Node>
<StgValue><ssdm name="zext_ln143_13"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:429 %sext_ln143_24 = sext i24 %tmp_local_8_load

]]></Node>
<StgValue><ssdm name="sext_ln143_24"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:430 %sext_ln143_25 = sext i17 %scale_8

]]></Node>
<StgValue><ssdm name="sext_ln143_25"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:431 %mul_ln143_8 = mul i41 %sext_ln143_25, i41 %sext_ln143_24

]]></Node>
<StgValue><ssdm name="mul_ln143_8"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:432 %sext_ln143_26 = sext i41 %mul_ln143_8

]]></Node>
<StgValue><ssdm name="sext_ln143_26"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:433 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 47

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:434 %trunc_ln143_8 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_8, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_8"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:435 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 13

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:436 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 37

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:437 %zext_ln143_16 = zext i1 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln143_16"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:438 %add_ln143_8 = add i24 %trunc_ln143_8, i24 %zext_ln143_16

]]></Node>
<StgValue><ssdm name="add_ln143_8"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:439 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:440 %xor_ln143_40 = xor i1 %tmp_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_40"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:441 %and_ln143_48 = and i1 %tmp_86, i1 %xor_ln143_40

]]></Node>
<StgValue><ssdm name="and_ln143_48"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:442 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 38

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:443 %tmp_91 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_8, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:444 %icmp_ln143_24 = icmp_eq  i2 %tmp_91, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_24"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:445 %tmp_92 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_8, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:446 %icmp_ln143_25 = icmp_eq  i3 %tmp_92, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_25"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:447 %icmp_ln143_26 = icmp_eq  i3 %tmp_92, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_26"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:448 %select_ln143_32 = select i1 %and_ln143_48, i1 %icmp_ln143_25, i1 %icmp_ln143_26

]]></Node>
<StgValue><ssdm name="select_ln143_32"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:449 %xor_ln143_41 = xor i1 %tmp_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_41"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:450 %and_ln143_49 = and i1 %icmp_ln143_24, i1 %xor_ln143_41

]]></Node>
<StgValue><ssdm name="and_ln143_49"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:451 %select_ln143_33 = select i1 %and_ln143_48, i1 %and_ln143_49, i1 %icmp_ln143_25

]]></Node>
<StgValue><ssdm name="select_ln143_33"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:452 %and_ln143_50 = and i1 %and_ln143_48, i1 %icmp_ln143_25

]]></Node>
<StgValue><ssdm name="and_ln143_50"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:453 %xor_ln143_42 = xor i1 %select_ln143_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_42"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:454 %or_ln143_16 = or i1 %tmp_89, i1 %xor_ln143_42

]]></Node>
<StgValue><ssdm name="or_ln143_16"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:455 %xor_ln143_43 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_43"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:456 %and_ln143_51 = and i1 %or_ln143_16, i1 %xor_ln143_43

]]></Node>
<StgValue><ssdm name="and_ln143_51"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:457 %and_ln143_52 = and i1 %tmp_89, i1 %select_ln143_33

]]></Node>
<StgValue><ssdm name="and_ln143_52"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:458 %or_ln143_40 = or i1 %and_ln143_50, i1 %and_ln143_52

]]></Node>
<StgValue><ssdm name="or_ln143_40"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:459 %xor_ln143_44 = xor i1 %or_ln143_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_44"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:460 %and_ln143_53 = and i1 %tmp_84, i1 %xor_ln143_44

]]></Node>
<StgValue><ssdm name="and_ln143_53"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:461 %select_ln143_34 = select i1 %and_ln143_51, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_34"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:462 %or_ln143_17 = or i1 %and_ln143_51, i1 %and_ln143_53

]]></Node>
<StgValue><ssdm name="or_ln143_17"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:463 %select_ln143_35 = select i1 %or_ln143_17, i24 %select_ln143_34, i24 %add_ln143_8

]]></Node>
<StgValue><ssdm name="select_ln143_35"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:807 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_13, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:416 %zext_ln143_15 = zext i24 %select_ln143_31

]]></Node>
<StgValue><ssdm name="zext_ln143_15"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:477 %sext_ln143_27 = sext i24 %tmp_local_9_load

]]></Node>
<StgValue><ssdm name="sext_ln143_27"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:478 %sext_ln143_28 = sext i17 %scale_9

]]></Node>
<StgValue><ssdm name="sext_ln143_28"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:479 %mul_ln143_9 = mul i41 %sext_ln143_28, i41 %sext_ln143_27

]]></Node>
<StgValue><ssdm name="mul_ln143_9"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:480 %sext_ln143_29 = sext i41 %mul_ln143_9

]]></Node>
<StgValue><ssdm name="sext_ln143_29"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:481 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 47

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:482 %trunc_ln143_9 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_9, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_9"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:483 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 13

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:484 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 37

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:485 %zext_ln143_18 = zext i1 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln143_18"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:486 %add_ln143_9 = add i24 %trunc_ln143_9, i24 %zext_ln143_18

]]></Node>
<StgValue><ssdm name="add_ln143_9"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:487 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:488 %xor_ln143_45 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_45"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:489 %and_ln143_54 = and i1 %tmp_98, i1 %xor_ln143_45

]]></Node>
<StgValue><ssdm name="and_ln143_54"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:490 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 38

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:491 %tmp_101 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_9, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:492 %icmp_ln143_27 = icmp_eq  i2 %tmp_101, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_27"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:493 %tmp_102 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_9, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:494 %icmp_ln143_28 = icmp_eq  i3 %tmp_102, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_28"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:495 %icmp_ln143_29 = icmp_eq  i3 %tmp_102, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_29"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:496 %select_ln143_36 = select i1 %and_ln143_54, i1 %icmp_ln143_28, i1 %icmp_ln143_29

]]></Node>
<StgValue><ssdm name="select_ln143_36"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:497 %xor_ln143_46 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_46"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:498 %and_ln143_55 = and i1 %icmp_ln143_27, i1 %xor_ln143_46

]]></Node>
<StgValue><ssdm name="and_ln143_55"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:499 %select_ln143_37 = select i1 %and_ln143_54, i1 %and_ln143_55, i1 %icmp_ln143_28

]]></Node>
<StgValue><ssdm name="select_ln143_37"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:500 %and_ln143_56 = and i1 %and_ln143_54, i1 %icmp_ln143_28

]]></Node>
<StgValue><ssdm name="and_ln143_56"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:501 %xor_ln143_47 = xor i1 %select_ln143_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_47"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:502 %or_ln143_18 = or i1 %tmp_99, i1 %xor_ln143_47

]]></Node>
<StgValue><ssdm name="or_ln143_18"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:503 %xor_ln143_48 = xor i1 %tmp_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_48"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:504 %and_ln143_57 = and i1 %or_ln143_18, i1 %xor_ln143_48

]]></Node>
<StgValue><ssdm name="and_ln143_57"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:505 %and_ln143_58 = and i1 %tmp_99, i1 %select_ln143_37

]]></Node>
<StgValue><ssdm name="and_ln143_58"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:506 %or_ln143_41 = or i1 %and_ln143_56, i1 %and_ln143_58

]]></Node>
<StgValue><ssdm name="or_ln143_41"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:507 %xor_ln143_49 = xor i1 %or_ln143_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_49"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:508 %and_ln143_59 = and i1 %tmp_94, i1 %xor_ln143_49

]]></Node>
<StgValue><ssdm name="and_ln143_59"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:509 %select_ln143_38 = select i1 %and_ln143_57, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_38"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:510 %or_ln143_19 = or i1 %and_ln143_57, i1 %and_ln143_59

]]></Node>
<StgValue><ssdm name="or_ln143_19"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:511 %select_ln143_39 = select i1 %or_ln143_19, i24 %select_ln143_38, i24 %add_ln143_9

]]></Node>
<StgValue><ssdm name="select_ln143_39"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:808 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_15, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:464 %zext_ln143_17 = zext i24 %select_ln143_35

]]></Node>
<StgValue><ssdm name="zext_ln143_17"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:525 %sext_ln143_30 = sext i24 %tmp_local_10_load

]]></Node>
<StgValue><ssdm name="sext_ln143_30"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:526 %sext_ln143_31 = sext i17 %scale_10

]]></Node>
<StgValue><ssdm name="sext_ln143_31"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:527 %mul_ln143_10 = mul i41 %sext_ln143_31, i41 %sext_ln143_30

]]></Node>
<StgValue><ssdm name="mul_ln143_10"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:528 %sext_ln143_32 = sext i41 %mul_ln143_10

]]></Node>
<StgValue><ssdm name="sext_ln143_32"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:529 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:530 %trunc_ln143_s = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_10, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_s"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:531 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 13

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:532 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 37

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:533 %zext_ln143_20 = zext i1 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln143_20"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:534 %add_ln143_10 = add i24 %trunc_ln143_s, i24 %zext_ln143_20

]]></Node>
<StgValue><ssdm name="add_ln143_10"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:535 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:536 %xor_ln143_50 = xor i1 %tmp_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_50"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:537 %and_ln143_60 = and i1 %tmp_108, i1 %xor_ln143_50

]]></Node>
<StgValue><ssdm name="and_ln143_60"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:538 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 38

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:539 %tmp_111 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_10, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:540 %icmp_ln143_30 = icmp_eq  i2 %tmp_111, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_30"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:541 %tmp_112 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_10, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:542 %icmp_ln143_31 = icmp_eq  i3 %tmp_112, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_31"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:543 %icmp_ln143_32 = icmp_eq  i3 %tmp_112, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_32"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:544 %select_ln143_40 = select i1 %and_ln143_60, i1 %icmp_ln143_31, i1 %icmp_ln143_32

]]></Node>
<StgValue><ssdm name="select_ln143_40"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:545 %xor_ln143_51 = xor i1 %tmp_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_51"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:546 %and_ln143_61 = and i1 %icmp_ln143_30, i1 %xor_ln143_51

]]></Node>
<StgValue><ssdm name="and_ln143_61"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:547 %select_ln143_41 = select i1 %and_ln143_60, i1 %and_ln143_61, i1 %icmp_ln143_31

]]></Node>
<StgValue><ssdm name="select_ln143_41"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:548 %and_ln143_62 = and i1 %and_ln143_60, i1 %icmp_ln143_31

]]></Node>
<StgValue><ssdm name="and_ln143_62"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:549 %xor_ln143_52 = xor i1 %select_ln143_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_52"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:550 %or_ln143_20 = or i1 %tmp_109, i1 %xor_ln143_52

]]></Node>
<StgValue><ssdm name="or_ln143_20"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:551 %xor_ln143_53 = xor i1 %tmp_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_53"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:552 %and_ln143_63 = and i1 %or_ln143_20, i1 %xor_ln143_53

]]></Node>
<StgValue><ssdm name="and_ln143_63"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:553 %and_ln143_64 = and i1 %tmp_109, i1 %select_ln143_41

]]></Node>
<StgValue><ssdm name="and_ln143_64"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:554 %or_ln143_42 = or i1 %and_ln143_62, i1 %and_ln143_64

]]></Node>
<StgValue><ssdm name="or_ln143_42"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:555 %xor_ln143_54 = xor i1 %or_ln143_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_54"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:556 %and_ln143_65 = and i1 %tmp_104, i1 %xor_ln143_54

]]></Node>
<StgValue><ssdm name="and_ln143_65"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:557 %select_ln143_42 = select i1 %and_ln143_63, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_42"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:558 %or_ln143_21 = or i1 %and_ln143_63, i1 %and_ln143_65

]]></Node>
<StgValue><ssdm name="or_ln143_21"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:559 %select_ln143_43 = select i1 %or_ln143_21, i24 %select_ln143_42, i24 %add_ln143_10

]]></Node>
<StgValue><ssdm name="select_ln143_43"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:809 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_17, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:512 %zext_ln143_19 = zext i24 %select_ln143_39

]]></Node>
<StgValue><ssdm name="zext_ln143_19"/></StgValue>
</operation>

<operation id="699" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:573 %sext_ln143_33 = sext i24 %tmp_local_11_load

]]></Node>
<StgValue><ssdm name="sext_ln143_33"/></StgValue>
</operation>

<operation id="700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:574 %sext_ln143_34 = sext i17 %scale_11

]]></Node>
<StgValue><ssdm name="sext_ln143_34"/></StgValue>
</operation>

<operation id="701" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:575 %mul_ln143_11 = mul i41 %sext_ln143_34, i41 %sext_ln143_33

]]></Node>
<StgValue><ssdm name="mul_ln143_11"/></StgValue>
</operation>

<operation id="702" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:576 %sext_ln143_35 = sext i41 %mul_ln143_11

]]></Node>
<StgValue><ssdm name="sext_ln143_35"/></StgValue>
</operation>

<operation id="703" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:577 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 47

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="704" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:578 %trunc_ln143_10 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_11, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_10"/></StgValue>
</operation>

<operation id="705" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:579 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 13

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="706" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:580 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 37

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="707" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:581 %zext_ln143_22 = zext i1 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln143_22"/></StgValue>
</operation>

<operation id="708" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:582 %add_ln143_11 = add i24 %trunc_ln143_10, i24 %zext_ln143_22

]]></Node>
<StgValue><ssdm name="add_ln143_11"/></StgValue>
</operation>

<operation id="709" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:583 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="710" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:584 %xor_ln143_55 = xor i1 %tmp_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_55"/></StgValue>
</operation>

<operation id="711" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:585 %and_ln143_66 = and i1 %tmp_118, i1 %xor_ln143_55

]]></Node>
<StgValue><ssdm name="and_ln143_66"/></StgValue>
</operation>

<operation id="712" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:586 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 38

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:587 %tmp_121 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_11, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:588 %icmp_ln143_33 = icmp_eq  i2 %tmp_121, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_33"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:589 %tmp_122 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_11, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:590 %icmp_ln143_34 = icmp_eq  i3 %tmp_122, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_34"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:591 %icmp_ln143_35 = icmp_eq  i3 %tmp_122, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_35"/></StgValue>
</operation>

<operation id="718" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:592 %select_ln143_44 = select i1 %and_ln143_66, i1 %icmp_ln143_34, i1 %icmp_ln143_35

]]></Node>
<StgValue><ssdm name="select_ln143_44"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:593 %xor_ln143_56 = xor i1 %tmp_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_56"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:594 %and_ln143_67 = and i1 %icmp_ln143_33, i1 %xor_ln143_56

]]></Node>
<StgValue><ssdm name="and_ln143_67"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:595 %select_ln143_45 = select i1 %and_ln143_66, i1 %and_ln143_67, i1 %icmp_ln143_34

]]></Node>
<StgValue><ssdm name="select_ln143_45"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:596 %and_ln143_68 = and i1 %and_ln143_66, i1 %icmp_ln143_34

]]></Node>
<StgValue><ssdm name="and_ln143_68"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:597 %xor_ln143_57 = xor i1 %select_ln143_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_57"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:598 %or_ln143_22 = or i1 %tmp_119, i1 %xor_ln143_57

]]></Node>
<StgValue><ssdm name="or_ln143_22"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:599 %xor_ln143_58 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_58"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:600 %and_ln143_69 = and i1 %or_ln143_22, i1 %xor_ln143_58

]]></Node>
<StgValue><ssdm name="and_ln143_69"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:601 %and_ln143_70 = and i1 %tmp_119, i1 %select_ln143_45

]]></Node>
<StgValue><ssdm name="and_ln143_70"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:602 %or_ln143_43 = or i1 %and_ln143_68, i1 %and_ln143_70

]]></Node>
<StgValue><ssdm name="or_ln143_43"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:603 %xor_ln143_59 = xor i1 %or_ln143_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_59"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:604 %and_ln143_71 = and i1 %tmp_116, i1 %xor_ln143_59

]]></Node>
<StgValue><ssdm name="and_ln143_71"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:605 %select_ln143_46 = select i1 %and_ln143_69, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_46"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:606 %or_ln143_23 = or i1 %and_ln143_69, i1 %and_ln143_71

]]></Node>
<StgValue><ssdm name="or_ln143_23"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:607 %select_ln143_47 = select i1 %or_ln143_23, i24 %select_ln143_46, i24 %add_ln143_11

]]></Node>
<StgValue><ssdm name="select_ln143_47"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:810 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_19, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="735" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:560 %zext_ln143_21 = zext i24 %select_ln143_43

]]></Node>
<StgValue><ssdm name="zext_ln143_21"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:621 %sext_ln143_36 = sext i24 %tmp_local_12_load

]]></Node>
<StgValue><ssdm name="sext_ln143_36"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:622 %sext_ln143_37 = sext i17 %scale_12

]]></Node>
<StgValue><ssdm name="sext_ln143_37"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:623 %mul_ln143_12 = mul i41 %sext_ln143_37, i41 %sext_ln143_36

]]></Node>
<StgValue><ssdm name="mul_ln143_12"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:624 %sext_ln143_38 = sext i41 %mul_ln143_12

]]></Node>
<StgValue><ssdm name="sext_ln143_38"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:625 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 47

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:626 %trunc_ln143_11 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_12, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_11"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:627 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 13

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:628 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 37

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:629 %zext_ln143_24 = zext i1 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln143_24"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:630 %add_ln143_12 = add i24 %trunc_ln143_11, i24 %zext_ln143_24

]]></Node>
<StgValue><ssdm name="add_ln143_12"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:631 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:632 %xor_ln143_60 = xor i1 %tmp_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_60"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:633 %and_ln143_72 = and i1 %tmp_128, i1 %xor_ln143_60

]]></Node>
<StgValue><ssdm name="and_ln143_72"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:634 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 38

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:635 %tmp_131 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_12, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:636 %icmp_ln143_36 = icmp_eq  i2 %tmp_131, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_36"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:637 %tmp_134 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_12, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:638 %icmp_ln143_37 = icmp_eq  i3 %tmp_134, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_37"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:639 %icmp_ln143_38 = icmp_eq  i3 %tmp_134, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_38"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:640 %select_ln143_48 = select i1 %and_ln143_72, i1 %icmp_ln143_37, i1 %icmp_ln143_38

]]></Node>
<StgValue><ssdm name="select_ln143_48"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:641 %xor_ln143_61 = xor i1 %tmp_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_61"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:642 %and_ln143_73 = and i1 %icmp_ln143_36, i1 %xor_ln143_61

]]></Node>
<StgValue><ssdm name="and_ln143_73"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:643 %select_ln143_49 = select i1 %and_ln143_72, i1 %and_ln143_73, i1 %icmp_ln143_37

]]></Node>
<StgValue><ssdm name="select_ln143_49"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:644 %and_ln143_74 = and i1 %and_ln143_72, i1 %icmp_ln143_37

]]></Node>
<StgValue><ssdm name="and_ln143_74"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:645 %xor_ln143_62 = xor i1 %select_ln143_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_62"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:646 %or_ln143_24 = or i1 %tmp_129, i1 %xor_ln143_62

]]></Node>
<StgValue><ssdm name="or_ln143_24"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:647 %xor_ln143_63 = xor i1 %tmp_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_63"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:648 %and_ln143_75 = and i1 %or_ln143_24, i1 %xor_ln143_63

]]></Node>
<StgValue><ssdm name="and_ln143_75"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:649 %and_ln143_76 = and i1 %tmp_129, i1 %select_ln143_49

]]></Node>
<StgValue><ssdm name="and_ln143_76"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:650 %or_ln143_44 = or i1 %and_ln143_74, i1 %and_ln143_76

]]></Node>
<StgValue><ssdm name="or_ln143_44"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:651 %xor_ln143_64 = xor i1 %or_ln143_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_64"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:652 %and_ln143_77 = and i1 %tmp_126, i1 %xor_ln143_64

]]></Node>
<StgValue><ssdm name="and_ln143_77"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:653 %select_ln143_50 = select i1 %and_ln143_75, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_50"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:654 %or_ln143_25 = or i1 %and_ln143_75, i1 %and_ln143_77

]]></Node>
<StgValue><ssdm name="or_ln143_25"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:655 %select_ln143_51 = select i1 %or_ln143_25, i24 %select_ln143_50, i24 %add_ln143_12

]]></Node>
<StgValue><ssdm name="select_ln143_51"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:811 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_21, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="772" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:608 %zext_ln143_23 = zext i24 %select_ln143_47

]]></Node>
<StgValue><ssdm name="zext_ln143_23"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:669 %sext_ln143_39 = sext i24 %tmp_local_13_load

]]></Node>
<StgValue><ssdm name="sext_ln143_39"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:670 %sext_ln143_40 = sext i17 %scale_13

]]></Node>
<StgValue><ssdm name="sext_ln143_40"/></StgValue>
</operation>

<operation id="775" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:671 %mul_ln143_13 = mul i41 %sext_ln143_40, i41 %sext_ln143_39

]]></Node>
<StgValue><ssdm name="mul_ln143_13"/></StgValue>
</operation>

<operation id="776" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:672 %sext_ln143_41 = sext i41 %mul_ln143_13

]]></Node>
<StgValue><ssdm name="sext_ln143_41"/></StgValue>
</operation>

<operation id="777" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:673 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 47

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="778" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:674 %trunc_ln143_12 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_13, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_12"/></StgValue>
</operation>

<operation id="779" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:675 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 13

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="780" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:676 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 37

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="781" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:677 %zext_ln143_26 = zext i1 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln143_26"/></StgValue>
</operation>

<operation id="782" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:678 %add_ln143_13 = add i24 %trunc_ln143_12, i24 %zext_ln143_26

]]></Node>
<StgValue><ssdm name="add_ln143_13"/></StgValue>
</operation>

<operation id="783" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:679 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="784" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:680 %xor_ln143_65 = xor i1 %tmp_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_65"/></StgValue>
</operation>

<operation id="785" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:681 %and_ln143_78 = and i1 %tmp_138, i1 %xor_ln143_65

]]></Node>
<StgValue><ssdm name="and_ln143_78"/></StgValue>
</operation>

<operation id="786" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:682 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 38

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="787" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:683 %tmp_143 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_13, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="788" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:684 %icmp_ln143_39 = icmp_eq  i2 %tmp_143, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_39"/></StgValue>
</operation>

<operation id="789" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:685 %tmp_144 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_13, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="790" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:686 %icmp_ln143_40 = icmp_eq  i3 %tmp_144, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_40"/></StgValue>
</operation>

<operation id="791" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:687 %icmp_ln143_41 = icmp_eq  i3 %tmp_144, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_41"/></StgValue>
</operation>

<operation id="792" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:688 %select_ln143_52 = select i1 %and_ln143_78, i1 %icmp_ln143_40, i1 %icmp_ln143_41

]]></Node>
<StgValue><ssdm name="select_ln143_52"/></StgValue>
</operation>

<operation id="793" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:689 %xor_ln143_66 = xor i1 %tmp_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_66"/></StgValue>
</operation>

<operation id="794" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:690 %and_ln143_79 = and i1 %icmp_ln143_39, i1 %xor_ln143_66

]]></Node>
<StgValue><ssdm name="and_ln143_79"/></StgValue>
</operation>

<operation id="795" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:691 %select_ln143_53 = select i1 %and_ln143_78, i1 %and_ln143_79, i1 %icmp_ln143_40

]]></Node>
<StgValue><ssdm name="select_ln143_53"/></StgValue>
</operation>

<operation id="796" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:692 %and_ln143_80 = and i1 %and_ln143_78, i1 %icmp_ln143_40

]]></Node>
<StgValue><ssdm name="and_ln143_80"/></StgValue>
</operation>

<operation id="797" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:693 %xor_ln143_67 = xor i1 %select_ln143_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_67"/></StgValue>
</operation>

<operation id="798" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:694 %or_ln143_26 = or i1 %tmp_139, i1 %xor_ln143_67

]]></Node>
<StgValue><ssdm name="or_ln143_26"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:695 %xor_ln143_68 = xor i1 %tmp_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_68"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:696 %and_ln143_81 = and i1 %or_ln143_26, i1 %xor_ln143_68

]]></Node>
<StgValue><ssdm name="and_ln143_81"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:697 %and_ln143_82 = and i1 %tmp_139, i1 %select_ln143_53

]]></Node>
<StgValue><ssdm name="and_ln143_82"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:698 %or_ln143_45 = or i1 %and_ln143_80, i1 %and_ln143_82

]]></Node>
<StgValue><ssdm name="or_ln143_45"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:699 %xor_ln143_69 = xor i1 %or_ln143_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_69"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:700 %and_ln143_83 = and i1 %tmp_136, i1 %xor_ln143_69

]]></Node>
<StgValue><ssdm name="and_ln143_83"/></StgValue>
</operation>

<operation id="805" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:701 %select_ln143_54 = select i1 %and_ln143_81, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_54"/></StgValue>
</operation>

<operation id="806" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:702 %or_ln143_27 = or i1 %and_ln143_81, i1 %and_ln143_83

]]></Node>
<StgValue><ssdm name="or_ln143_27"/></StgValue>
</operation>

<operation id="807" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:703 %select_ln143_55 = select i1 %or_ln143_27, i24 %select_ln143_54, i24 %add_ln143_13

]]></Node>
<StgValue><ssdm name="select_ln143_55"/></StgValue>
</operation>

<operation id="808" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:812 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_23, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="809" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:656 %zext_ln143_25 = zext i24 %select_ln143_51

]]></Node>
<StgValue><ssdm name="zext_ln143_25"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:717 %sext_ln143_42 = sext i24 %tmp_local_14_load

]]></Node>
<StgValue><ssdm name="sext_ln143_42"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:718 %sext_ln143_43 = sext i17 %scale_14

]]></Node>
<StgValue><ssdm name="sext_ln143_43"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:719 %mul_ln143_14 = mul i41 %sext_ln143_43, i41 %sext_ln143_42

]]></Node>
<StgValue><ssdm name="mul_ln143_14"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:720 %sext_ln143_44 = sext i41 %mul_ln143_14

]]></Node>
<StgValue><ssdm name="sext_ln143_44"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:721 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 47

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:722 %trunc_ln143_13 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_14, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_13"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:723 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 13

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:724 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 37

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:725 %zext_ln143_28 = zext i1 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln143_28"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:726 %add_ln143_14 = add i24 %trunc_ln143_13, i24 %zext_ln143_28

]]></Node>
<StgValue><ssdm name="add_ln143_14"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:727 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="821" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:728 %xor_ln143_70 = xor i1 %tmp_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_70"/></StgValue>
</operation>

<operation id="822" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:729 %and_ln143_84 = and i1 %tmp_148, i1 %xor_ln143_70

]]></Node>
<StgValue><ssdm name="and_ln143_84"/></StgValue>
</operation>

<operation id="823" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:730 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 38

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="824" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:731 %tmp_151 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_14, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="825" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:732 %icmp_ln143_42 = icmp_eq  i2 %tmp_151, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_42"/></StgValue>
</operation>

<operation id="826" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:733 %tmp_152 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_14, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="827" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:734 %icmp_ln143_43 = icmp_eq  i3 %tmp_152, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_43"/></StgValue>
</operation>

<operation id="828" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:735 %icmp_ln143_44 = icmp_eq  i3 %tmp_152, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_44"/></StgValue>
</operation>

<operation id="829" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:736 %select_ln143_56 = select i1 %and_ln143_84, i1 %icmp_ln143_43, i1 %icmp_ln143_44

]]></Node>
<StgValue><ssdm name="select_ln143_56"/></StgValue>
</operation>

<operation id="830" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:737 %xor_ln143_71 = xor i1 %tmp_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_71"/></StgValue>
</operation>

<operation id="831" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:738 %and_ln143_85 = and i1 %icmp_ln143_42, i1 %xor_ln143_71

]]></Node>
<StgValue><ssdm name="and_ln143_85"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:739 %select_ln143_57 = select i1 %and_ln143_84, i1 %and_ln143_85, i1 %icmp_ln143_43

]]></Node>
<StgValue><ssdm name="select_ln143_57"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:740 %and_ln143_86 = and i1 %and_ln143_84, i1 %icmp_ln143_43

]]></Node>
<StgValue><ssdm name="and_ln143_86"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:741 %xor_ln143_72 = xor i1 %select_ln143_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_72"/></StgValue>
</operation>

<operation id="835" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:742 %or_ln143_28 = or i1 %tmp_149, i1 %xor_ln143_72

]]></Node>
<StgValue><ssdm name="or_ln143_28"/></StgValue>
</operation>

<operation id="836" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:743 %xor_ln143_73 = xor i1 %tmp_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_73"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:744 %and_ln143_87 = and i1 %or_ln143_28, i1 %xor_ln143_73

]]></Node>
<StgValue><ssdm name="and_ln143_87"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:745 %and_ln143_88 = and i1 %tmp_149, i1 %select_ln143_57

]]></Node>
<StgValue><ssdm name="and_ln143_88"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:746 %or_ln143_46 = or i1 %and_ln143_86, i1 %and_ln143_88

]]></Node>
<StgValue><ssdm name="or_ln143_46"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:747 %xor_ln143_74 = xor i1 %or_ln143_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_74"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:748 %and_ln143_89 = and i1 %tmp_146, i1 %xor_ln143_74

]]></Node>
<StgValue><ssdm name="and_ln143_89"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:749 %select_ln143_58 = select i1 %and_ln143_87, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_58"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:750 %or_ln143_29 = or i1 %and_ln143_87, i1 %and_ln143_89

]]></Node>
<StgValue><ssdm name="or_ln143_29"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:751 %select_ln143_59 = select i1 %or_ln143_29, i24 %select_ln143_58, i24 %add_ln143_14

]]></Node>
<StgValue><ssdm name="select_ln143_59"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:813 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_25, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="846" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:704 %zext_ln143_27 = zext i24 %select_ln143_55

]]></Node>
<StgValue><ssdm name="zext_ln143_27"/></StgValue>
</operation>

<operation id="847" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="41" op_0_bw="24">
<![CDATA[
for.inc93:765 %sext_ln143_45 = sext i24 %tmp_local_15_load

]]></Node>
<StgValue><ssdm name="sext_ln143_45"/></StgValue>
</operation>

<operation id="848" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="41" op_0_bw="17">
<![CDATA[
for.inc93:766 %sext_ln143_46 = sext i17 %scale_15

]]></Node>
<StgValue><ssdm name="sext_ln143_46"/></StgValue>
</operation>

<operation id="849" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc93:767 %mul_ln143_15 = mul i41 %sext_ln143_46, i41 %sext_ln143_45

]]></Node>
<StgValue><ssdm name="mul_ln143_15"/></StgValue>
</operation>

<operation id="850" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="48" op_0_bw="41">
<![CDATA[
for.inc93:768 %sext_ln143_47 = sext i41 %mul_ln143_15

]]></Node>
<StgValue><ssdm name="sext_ln143_47"/></StgValue>
</operation>

<operation id="851" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:769 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 47

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="852" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:770 %trunc_ln143_14 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_15, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln143_14"/></StgValue>
</operation>

<operation id="853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:771 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 13

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="854" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:772 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 37

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="855" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="24" op_0_bw="1">
<![CDATA[
for.inc93:773 %zext_ln143_30 = zext i1 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln143_30"/></StgValue>
</operation>

<operation id="856" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc93:774 %add_ln143_15 = add i24 %trunc_ln143_14, i24 %zext_ln143_30

]]></Node>
<StgValue><ssdm name="add_ln143_15"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc93:775 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="858" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:776 %xor_ln143_75 = xor i1 %tmp_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_75"/></StgValue>
</operation>

<operation id="859" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:777 %and_ln143_90 = and i1 %tmp_156, i1 %xor_ln143_75

]]></Node>
<StgValue><ssdm name="and_ln143_90"/></StgValue>
</operation>

<operation id="860" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc93:778 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 38

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="861" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:779 %tmp_159 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_15, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="862" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93:780 %icmp_ln143_45 = icmp_eq  i2 %tmp_159, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln143_45"/></StgValue>
</operation>

<operation id="863" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:781 %tmp_160 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_15, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="864" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:782 %icmp_ln143_46 = icmp_eq  i3 %tmp_160, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln143_46"/></StgValue>
</operation>

<operation id="865" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93:783 %icmp_ln143_47 = icmp_eq  i3 %tmp_160, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_47"/></StgValue>
</operation>

<operation id="866" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:784 %select_ln143_60 = select i1 %and_ln143_90, i1 %icmp_ln143_46, i1 %icmp_ln143_47

]]></Node>
<StgValue><ssdm name="select_ln143_60"/></StgValue>
</operation>

<operation id="867" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:785 %xor_ln143_76 = xor i1 %tmp_158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_76"/></StgValue>
</operation>

<operation id="868" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:786 %and_ln143_91 = and i1 %icmp_ln143_45, i1 %xor_ln143_76

]]></Node>
<StgValue><ssdm name="and_ln143_91"/></StgValue>
</operation>

<operation id="869" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc93:787 %select_ln143_61 = select i1 %and_ln143_90, i1 %and_ln143_91, i1 %icmp_ln143_46

]]></Node>
<StgValue><ssdm name="select_ln143_61"/></StgValue>
</operation>

<operation id="870" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:788 %and_ln143_92 = and i1 %and_ln143_90, i1 %icmp_ln143_46

]]></Node>
<StgValue><ssdm name="and_ln143_92"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:789 %xor_ln143_77 = xor i1 %select_ln143_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_77"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:790 %or_ln143_30 = or i1 %tmp_157, i1 %xor_ln143_77

]]></Node>
<StgValue><ssdm name="or_ln143_30"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:791 %xor_ln143_78 = xor i1 %tmp_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_78"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:792 %and_ln143_93 = and i1 %or_ln143_30, i1 %xor_ln143_78

]]></Node>
<StgValue><ssdm name="and_ln143_93"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:793 %and_ln143_94 = and i1 %tmp_157, i1 %select_ln143_61

]]></Node>
<StgValue><ssdm name="and_ln143_94"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:794 %or_ln143_47 = or i1 %and_ln143_92, i1 %and_ln143_94

]]></Node>
<StgValue><ssdm name="or_ln143_47"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:795 %xor_ln143_79 = xor i1 %or_ln143_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_79"/></StgValue>
</operation>

<operation id="878" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:796 %and_ln143_95 = and i1 %tmp_154, i1 %xor_ln143_79

]]></Node>
<StgValue><ssdm name="and_ln143_95"/></StgValue>
</operation>

<operation id="879" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:797 %select_ln143_62 = select i1 %and_ln143_93, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln143_62"/></StgValue>
</operation>

<operation id="880" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93:798 %or_ln143_31 = or i1 %and_ln143_93, i1 %and_ln143_95

]]></Node>
<StgValue><ssdm name="or_ln143_31"/></StgValue>
</operation>

<operation id="881" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc93:799 %select_ln143_63 = select i1 %or_ln143_31, i24 %select_ln143_62, i24 %add_ln143_15

]]></Node>
<StgValue><ssdm name="select_ln143_63"/></StgValue>
</operation>

<operation id="882" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:814 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_27, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="883" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:752 %zext_ln143_29 = zext i24 %select_ln143_59

]]></Node>
<StgValue><ssdm name="zext_ln143_29"/></StgValue>
</operation>

<operation id="884" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:815 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_29, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="885" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc93:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_7_VITIS_LOOP_139_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="886" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc93:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="887" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc93:12 %specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln140"/></StgValue>
</operation>

<operation id="888" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="24">
<![CDATA[
for.inc93:800 %zext_ln143_31 = zext i24 %select_ln143_63

]]></Node>
<StgValue><ssdm name="zext_ln143_31"/></StgValue>
</operation>

<operation id="889" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc93:816 %write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_31, i4 15

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="890" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
for.inc93:821 %br_ln139 = br void %land.end49.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
