Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  5 23:24:26 2019
| Host         : C309 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.472      -24.375                     17                 3605        0.066        0.000                      0                 3605        4.020        0.000                       0                  1477  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.472      -24.375                     17                 3597        0.066        0.000                      0                 3597        4.020        0.000                       0                  1477  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.268        0.000                      0                    8        0.807        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           17  Failing Endpoints,  Worst Slack       -2.472ns,  Total Violation      -24.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 2.316ns (19.302%)  route 9.683ns (80.698%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.844     3.138    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=15, routed)          0.919     4.513    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22/O
                         net (fo=5, routed)           0.624     5.261    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5/O
                         net (fo=5, routed)           0.703     6.088    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.212 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=3, routed)           0.924     7.136    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18/O
                         net (fo=8, routed)           0.783     8.043    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.167 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17/O
                         net (fo=3, routed)           0.820     8.987    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.111 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=5, routed)           0.598     9.709    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=3, routed)           0.669    10.502    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7/O
                         net (fo=3, routed)           0.302    10.927    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124    11.051 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=4, routed)           0.844    11.896    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8/O
                         net (fo=1, routed)           0.810    12.830    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.954 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7/O
                         net (fo=2, routed)           0.586    13.540    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.664 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=4, routed)           0.467    14.131    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.255 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_6/O
                         net (fo=1, routed)           0.161    14.416    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_6_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124    14.540 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=3, routed)           0.472    15.013    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124    15.137 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    15.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X45Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.479    12.658    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)        0.032    12.665    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.468ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.994ns  (logic 2.316ns (19.310%)  route 9.678ns (80.690%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.844     3.138    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=15, routed)          0.919     4.513    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22/O
                         net (fo=5, routed)           0.624     5.261    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5/O
                         net (fo=5, routed)           0.703     6.088    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.212 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=3, routed)           0.924     7.136    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18/O
                         net (fo=8, routed)           0.783     8.043    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.167 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17/O
                         net (fo=3, routed)           0.820     8.987    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.111 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=5, routed)           0.598     9.709    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=3, routed)           0.669    10.502    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7/O
                         net (fo=3, routed)           0.302    10.927    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124    11.051 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=4, routed)           0.844    11.896    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8/O
                         net (fo=1, routed)           0.810    12.830    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.954 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7/O
                         net (fo=2, routed)           0.586    13.540    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.664 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=4, routed)           0.467    14.131    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.255 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_6/O
                         net (fo=1, routed)           0.161    14.416    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_6_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124    14.540 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=3, routed)           0.467    15.008    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124    15.132 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    15.132    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X45Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.479    12.658    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)        0.031    12.664    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 -2.468    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 2.316ns (19.326%)  route 9.668ns (80.674%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.844     3.138    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=15, routed)          0.919     4.513    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22/O
                         net (fo=5, routed)           0.624     5.261    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5/O
                         net (fo=5, routed)           0.703     6.088    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.212 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=3, routed)           0.924     7.136    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18/O
                         net (fo=8, routed)           0.783     8.043    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.167 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17/O
                         net (fo=3, routed)           0.820     8.987    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.111 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=5, routed)           0.598     9.709    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=3, routed)           0.669    10.502    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7/O
                         net (fo=3, routed)           0.302    10.927    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124    11.051 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=4, routed)           0.844    11.896    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8/O
                         net (fo=1, routed)           0.810    12.830    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.954 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7/O
                         net (fo=2, routed)           0.586    13.540    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.664 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=4, routed)           0.600    14.264    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.388 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_4/O
                         net (fo=1, routed)           0.300    14.688    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_4_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.124    14.812 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_2/O
                         net (fo=3, routed)           0.185    14.998    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_2_n_0
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.124    15.122 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    15.122    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X44Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.479    12.658    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.029    12.662    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.455ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 2.316ns (19.331%)  route 9.665ns (80.669%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.844     3.138    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=15, routed)          0.919     4.513    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22/O
                         net (fo=5, routed)           0.624     5.261    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5/O
                         net (fo=5, routed)           0.703     6.088    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.212 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=3, routed)           0.924     7.136    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18/O
                         net (fo=8, routed)           0.783     8.043    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.167 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17/O
                         net (fo=3, routed)           0.820     8.987    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.111 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=5, routed)           0.598     9.709    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=3, routed)           0.669    10.502    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7/O
                         net (fo=3, routed)           0.302    10.927    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124    11.051 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=4, routed)           0.844    11.896    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8/O
                         net (fo=1, routed)           0.810    12.830    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.954 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7/O
                         net (fo=2, routed)           0.586    13.540    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.664 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=4, routed)           0.600    14.264    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.388 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_4/O
                         net (fo=1, routed)           0.300    14.688    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_4_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.124    14.812 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_2/O
                         net (fo=3, routed)           0.182    14.995    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_2_n_0
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.124    15.119 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    15.119    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X44Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.479    12.658    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.031    12.664    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                 -2.455    

Slack (VIOLATED) :        -2.455ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.969ns  (logic 2.316ns (19.351%)  route 9.653ns (80.649%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.844     3.138    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=15, routed)          0.919     4.513    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22/O
                         net (fo=5, routed)           0.624     5.261    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5/O
                         net (fo=5, routed)           0.703     6.088    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.212 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=3, routed)           0.924     7.136    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18/O
                         net (fo=8, routed)           0.783     8.043    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.167 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17/O
                         net (fo=3, routed)           0.820     8.987    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.111 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=5, routed)           0.598     9.709    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=3, routed)           0.669    10.502    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7/O
                         net (fo=3, routed)           0.302    10.927    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124    11.051 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=4, routed)           0.844    11.896    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8/O
                         net (fo=1, routed)           0.810    12.830    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.954 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7/O
                         net (fo=2, routed)           0.586    13.540    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.664 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=4, routed)           0.467    14.131    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.255 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_6/O
                         net (fo=1, routed)           0.161    14.416    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_6_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124    14.540 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=3, routed)           0.442    14.983    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    15.107 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    15.107    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X53Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.467    12.646    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X53Y99         FDRE (Setup_fdre_C_D)        0.031    12.652    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                 -2.455    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.151ns  (logic 2.316ns (19.061%)  route 9.835ns (80.939%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.844     3.138    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=15, routed)          0.919     4.513    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22/O
                         net (fo=5, routed)           0.624     5.261    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5/O
                         net (fo=5, routed)           0.703     6.088    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.212 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=3, routed)           0.924     7.136    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18/O
                         net (fo=8, routed)           0.783     8.043    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.167 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17/O
                         net (fo=3, routed)           0.820     8.987    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.111 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=5, routed)           0.598     9.709    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=3, routed)           0.669    10.502    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7/O
                         net (fo=3, routed)           0.302    10.927    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_7_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124    11.051 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=4, routed)           0.844    11.896    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8/O
                         net (fo=1, routed)           0.810    12.830    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_8_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.954 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7/O
                         net (fo=2, routed)           0.586    13.540    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_7_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.664 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=4, routed)           0.600    14.264    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.388 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_4/O
                         net (fo=1, routed)           0.300    14.688    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_4_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.124    14.812 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_2/O
                         net (fo=3, routed)           0.352    15.165    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_2_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.289 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    15.289    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X42Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X42Y100        FDRE (Setup_fdre_C_D)        0.081    13.007    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -15.289    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.558ns  (logic 2.420ns (20.938%)  route 9.138ns (79.062%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.831     3.125    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y103        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=16, routed)          0.904     4.485    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/B[2]
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.609 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_27/O
                         net (fo=5, routed)           0.487     5.095    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_27_n_0
    SLICE_X50Y103        LUT5 (Prop_lut5_I2_O)        0.124     5.219 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[28]_i_13/O
                         net (fo=5, routed)           0.566     5.785    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[28]_i_13_n_0
    SLICE_X52Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.909 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_16/O
                         net (fo=2, routed)           0.867     6.776    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_16_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_11/O
                         net (fo=16, routed)          1.056     7.956    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_11_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.080 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_23/O
                         net (fo=3, routed)           0.611     8.691    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_23_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.815 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_12/O
                         net (fo=5, routed)           0.588     9.403    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_12_n_0
    SLICE_X48Y103        LUT4 (Prop_lut4_I2_O)        0.124     9.527 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_6/O
                         net (fo=3, routed)           0.606    10.133    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_6_n_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.257 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=13, routed)          0.698    10.955    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I1_O)        0.124    11.079 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_8/O
                         net (fo=1, routed)           0.732    11.810    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_8_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.934 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_3/O
                         net (fo=3, routed)           0.438    12.372    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_3_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.496 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_24/O
                         net (fo=1, routed)           0.300    12.797    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_24_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.921 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_9/O
                         net (fo=1, routed)           0.622    13.543    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_9_n_0
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.150    13.693 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=3, routed)           0.664    14.357    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.326    14.683 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    14.683    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X44Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.653    12.832    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)        0.029    12.854    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.816ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.547ns  (logic 2.420ns (20.958%)  route 9.127ns (79.042%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.831     3.125    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y103        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=16, routed)          0.904     4.485    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/B[2]
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.609 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_27/O
                         net (fo=5, routed)           0.487     5.095    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_27_n_0
    SLICE_X50Y103        LUT5 (Prop_lut5_I2_O)        0.124     5.219 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[28]_i_13/O
                         net (fo=5, routed)           0.566     5.785    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[28]_i_13_n_0
    SLICE_X52Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.909 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_16/O
                         net (fo=2, routed)           0.867     6.776    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_16_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_11/O
                         net (fo=16, routed)          1.056     7.956    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_11_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.080 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_23/O
                         net (fo=3, routed)           0.611     8.691    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_23_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.815 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_12/O
                         net (fo=5, routed)           0.588     9.403    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_12_n_0
    SLICE_X48Y103        LUT4 (Prop_lut4_I2_O)        0.124     9.527 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_6/O
                         net (fo=3, routed)           0.606    10.133    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_6_n_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.257 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=13, routed)          0.698    10.955    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I1_O)        0.124    11.079 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_8/O
                         net (fo=1, routed)           0.732    11.810    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_8_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.934 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_3/O
                         net (fo=3, routed)           0.438    12.372    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_3_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.496 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_24/O
                         net (fo=1, routed)           0.300    12.797    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_24_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.921 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_9/O
                         net (fo=1, routed)           0.622    13.543    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_9_n_0
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.150    13.693 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=3, routed)           0.653    14.346    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.326    14.672 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    14.672    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X44Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.653    12.832    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)        0.031    12.856    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                 -1.816    

Slack (VIOLATED) :        -1.754ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.485ns  (logic 2.544ns (22.150%)  route 8.941ns (77.849%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.831     3.125    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y103        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=16, routed)          0.904     4.485    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/B[2]
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.609 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_27/O
                         net (fo=5, routed)           0.487     5.095    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_27_n_0
    SLICE_X50Y103        LUT5 (Prop_lut5_I2_O)        0.124     5.219 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[28]_i_13/O
                         net (fo=5, routed)           0.566     5.785    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[28]_i_13_n_0
    SLICE_X52Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.909 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_16/O
                         net (fo=2, routed)           0.867     6.776    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_16_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_11/O
                         net (fo=16, routed)          1.056     7.956    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_11_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.080 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_23/O
                         net (fo=3, routed)           0.611     8.691    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_23_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.815 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_12/O
                         net (fo=5, routed)           0.588     9.403    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_12_n_0
    SLICE_X48Y103        LUT4 (Prop_lut4_I2_O)        0.124     9.527 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_6/O
                         net (fo=3, routed)           0.606    10.133    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_6_n_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.257 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=13, routed)          0.698    10.955    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I1_O)        0.124    11.079 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_8/O
                         net (fo=1, routed)           0.732    11.810    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_8_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.934 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_3/O
                         net (fo=3, routed)           0.438    12.372    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_3_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.496 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_24/O
                         net (fo=1, routed)           0.300    12.797    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_24_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.921 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_9/O
                         net (fo=1, routed)           0.622    13.543    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_9_n_0
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.150    13.693 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=3, routed)           0.318    14.011    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.326    14.337 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.149    14.486    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_2_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.610 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    14.610    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X47Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.653    12.832    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X47Y101        FDRE (Setup_fdre_C_D)        0.031    12.856    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                 -1.754    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 2.285ns (21.600%)  route 8.294ns (78.400%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.844     3.138    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=15, routed)          0.919     4.513    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22/O
                         net (fo=5, routed)           0.624     5.261    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5/O
                         net (fo=5, routed)           0.703     6.088    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_5_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.212 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=3, routed)           0.924     7.136    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18/O
                         net (fo=8, routed)           0.783     8.043    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[25]_i_18_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.167 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17/O
                         net (fo=3, routed)           0.820     8.987    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_17_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.111 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=5, routed)           0.598     9.709    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=3, routed)           0.801    10.634    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I4_O)        0.124    10.758 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_12/O
                         net (fo=2, routed)           0.314    11.072    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_12_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124    11.196 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_7/O
                         net (fo=2, routed)           0.679    11.875    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_7_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I2_O)        0.124    11.999 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_3/O
                         net (fo=5, routed)           0.470    12.469    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_3_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.117    12.586 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_8/O
                         net (fo=1, routed)           0.290    12.876    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_8_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I5_O)        0.348    13.224 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_3/O
                         net (fo=3, routed)           0.369    13.593    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_3_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    13.717    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X47Y98         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.479    12.658    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.029    12.662    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                 -1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.737%)  route 0.214ns (60.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.214     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.388%)  route 0.197ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.197     1.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.077%)  route 0.179ns (55.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.179     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.210%)  route 0.149ns (53.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.149     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.012     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.015%)  route 0.345ns (64.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=10, routed)          0.345     1.395    design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/s00_axi_awaddr[0]
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.440 r  design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.440    design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1_n_0
    SLICE_X27Y105        FDRE                                         r  design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.929     1.295    design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y105        FDRE                                         r  design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.092     1.352    design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.950%)  route 0.251ns (64.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.251     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.557     0.893    design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3[12]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.135 r  design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X42Y99         FDRE                                         r  design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.825     1.191    design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.026    design_1_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.167     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X38Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.878%)  route 0.331ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.331     1.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.254%)  route 0.259ns (64.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.259     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y104   design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y104   design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y104   design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y105   design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y105   design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/calculation_v1_0/inst/calculation_v1_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    design_1_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y100   design_1_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.580ns (26.857%)  route 1.580ns (73.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.709     5.103    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y92         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y92         FDCE (Recov_fdce_C_CLR)     -0.361    12.371    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.580ns (26.857%)  route 1.580ns (73.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.709     5.103    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y92         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.580ns (26.857%)  route 1.580ns (73.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.709     5.103    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y92         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.390%)  route 1.538ns (72.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.667     5.061    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.361    12.371    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.390%)  route 1.538ns (72.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.667     5.061    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.361    12.371    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.390%)  route 1.538ns (72.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.667     5.061    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.390%)  route 1.538ns (72.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.667     5.061    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.390%)  route 1.538ns (72.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.871     4.270    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.394 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.667     5.061    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        1.478    12.657    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.014%)  route 0.589ns (75.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.262     1.664    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.014%)  route 0.589ns (75.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.262     1.664    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.014%)  route 0.589ns (75.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.262     1.664    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.014%)  route 0.589ns (75.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.262     1.664    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.014%)  route 0.589ns (75.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.262     1.664    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y91         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y91         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.829%)  route 0.595ns (76.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.268     1.670    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y92         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.829%)  route 0.595ns (76.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.268     1.670    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y92         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.829%)  route 0.595ns (76.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327     1.357    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aresetn
    SLICE_X41Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.402 f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/axi_awready_i_1/O
                         net (fo=211, routed)         0.268     1.670    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/SR[0]
    SLICE_X42Y92         FDCE                                         f  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1477, routed)        0.823     1.189    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/pwm_test_ip_0/inst/pwm_test_ip_v1_0_S00_AXI_inst/PWM1/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.813    





