{
  "Top": "pl_vecadd",
  "RtlTop": "pl_vecadd",
  "RtlPrefix": "",
  "RtlSubPrefix": "pl_vecadd_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_data0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "a_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "a_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_data1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "b_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "b_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "c": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_data2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "c_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "c_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -version=1.0.0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pl_vecadd"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1046",
    "Latency": "1045"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pl_vecadd",
    "Version": "1.0",
    "DisplayName": "Pl_vecadd",
    "Revision": "0",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pl_vecadd_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/pl_vecadd.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pl_vecadd_ctrl_s_axi.vhd",
      "impl\/vhdl\/pl_vecadd_data0_m_axi.vhd",
      "impl\/vhdl\/pl_vecadd_data1_m_axi.vhd",
      "impl\/vhdl\/pl_vecadd_data2_m_axi.vhd",
      "impl\/vhdl\/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/pl_vecadd.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pl_vecadd_ctrl_s_axi.v",
      "impl\/verilog\/pl_vecadd_data0_m_axi.v",
      "impl\/verilog\/pl_vecadd_data1_m_axi.v",
      "impl\/verilog\/pl_vecadd_data2_m_axi.v",
      "impl\/verilog\/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/pl_vecadd.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/data\/pl_vecadd.mdd",
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/data\/pl_vecadd.tcl",
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/src\/xpl_vecadd.c",
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/src\/xpl_vecadd.h",
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/src\/xpl_vecadd_hw.h",
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/src\/xpl_vecadd_linux.c",
      "impl\/misc\/drivers\/pl_vecadd_v1_0\/src\/xpl_vecadd_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pl_vecadd.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "offsetMasterName": "m_axi_data2",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "a_1",
          "access": "W",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "description": "Bit 31 to 0 of a"
            }]
        },
        {
          "offset": "0x14",
          "name": "a_2",
          "access": "W",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "description": "Bit 63 to 32 of a"
            }]
        },
        {
          "offset": "0x1c",
          "name": "b_1",
          "access": "W",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "description": "Bit 31 to 0 of b"
            }]
        },
        {
          "offset": "0x20",
          "name": "b_2",
          "access": "W",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "description": "Bit 63 to 32 of b"
            }]
        },
        {
          "offset": "0x28",
          "name": "c_1",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 31 to 0 of c"
            }]
        },
        {
          "offset": "0x2c",
          "name": "c_2",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 63 to 32 of c"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "16",
          "argName": "a"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "28",
          "argName": "b"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "40",
          "argName": "c"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:m_axi_data0:m_axi_data1:m_axi_data2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_data0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_data0_",
      "paramPrefix": "C_M_AXI_DATA0_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_data0_ARADDR",
        "m_axi_data0_ARBURST",
        "m_axi_data0_ARCACHE",
        "m_axi_data0_ARID",
        "m_axi_data0_ARLEN",
        "m_axi_data0_ARLOCK",
        "m_axi_data0_ARPROT",
        "m_axi_data0_ARQOS",
        "m_axi_data0_ARREADY",
        "m_axi_data0_ARREGION",
        "m_axi_data0_ARSIZE",
        "m_axi_data0_ARUSER",
        "m_axi_data0_ARVALID",
        "m_axi_data0_AWADDR",
        "m_axi_data0_AWBURST",
        "m_axi_data0_AWCACHE",
        "m_axi_data0_AWID",
        "m_axi_data0_AWLEN",
        "m_axi_data0_AWLOCK",
        "m_axi_data0_AWPROT",
        "m_axi_data0_AWQOS",
        "m_axi_data0_AWREADY",
        "m_axi_data0_AWREGION",
        "m_axi_data0_AWSIZE",
        "m_axi_data0_AWUSER",
        "m_axi_data0_AWVALID",
        "m_axi_data0_BID",
        "m_axi_data0_BREADY",
        "m_axi_data0_BRESP",
        "m_axi_data0_BUSER",
        "m_axi_data0_BVALID",
        "m_axi_data0_RDATA",
        "m_axi_data0_RID",
        "m_axi_data0_RLAST",
        "m_axi_data0_RREADY",
        "m_axi_data0_RRESP",
        "m_axi_data0_RUSER",
        "m_axi_data0_RVALID",
        "m_axi_data0_WDATA",
        "m_axi_data0_WID",
        "m_axi_data0_WLAST",
        "m_axi_data0_WREADY",
        "m_axi_data0_WSTRB",
        "m_axi_data0_WUSER",
        "m_axi_data0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "1",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "a"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "a"
        }
      ]
    },
    "m_axi_data1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_data1_",
      "paramPrefix": "C_M_AXI_DATA1_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_data1_ARADDR",
        "m_axi_data1_ARBURST",
        "m_axi_data1_ARCACHE",
        "m_axi_data1_ARID",
        "m_axi_data1_ARLEN",
        "m_axi_data1_ARLOCK",
        "m_axi_data1_ARPROT",
        "m_axi_data1_ARQOS",
        "m_axi_data1_ARREADY",
        "m_axi_data1_ARREGION",
        "m_axi_data1_ARSIZE",
        "m_axi_data1_ARUSER",
        "m_axi_data1_ARVALID",
        "m_axi_data1_AWADDR",
        "m_axi_data1_AWBURST",
        "m_axi_data1_AWCACHE",
        "m_axi_data1_AWID",
        "m_axi_data1_AWLEN",
        "m_axi_data1_AWLOCK",
        "m_axi_data1_AWPROT",
        "m_axi_data1_AWQOS",
        "m_axi_data1_AWREADY",
        "m_axi_data1_AWREGION",
        "m_axi_data1_AWSIZE",
        "m_axi_data1_AWUSER",
        "m_axi_data1_AWVALID",
        "m_axi_data1_BID",
        "m_axi_data1_BREADY",
        "m_axi_data1_BRESP",
        "m_axi_data1_BUSER",
        "m_axi_data1_BVALID",
        "m_axi_data1_RDATA",
        "m_axi_data1_RID",
        "m_axi_data1_RLAST",
        "m_axi_data1_RREADY",
        "m_axi_data1_RRESP",
        "m_axi_data1_RUSER",
        "m_axi_data1_RVALID",
        "m_axi_data1_WDATA",
        "m_axi_data1_WID",
        "m_axi_data1_WLAST",
        "m_axi_data1_WREADY",
        "m_axi_data1_WSTRB",
        "m_axi_data1_WUSER",
        "m_axi_data1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "1",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "b"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "b"
        }
      ]
    },
    "m_axi_data2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_data2_",
      "paramPrefix": "C_M_AXI_DATA2_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_data2_ARADDR",
        "m_axi_data2_ARBURST",
        "m_axi_data2_ARCACHE",
        "m_axi_data2_ARID",
        "m_axi_data2_ARLEN",
        "m_axi_data2_ARLOCK",
        "m_axi_data2_ARPROT",
        "m_axi_data2_ARQOS",
        "m_axi_data2_ARREADY",
        "m_axi_data2_ARREGION",
        "m_axi_data2_ARSIZE",
        "m_axi_data2_ARUSER",
        "m_axi_data2_ARVALID",
        "m_axi_data2_AWADDR",
        "m_axi_data2_AWBURST",
        "m_axi_data2_AWCACHE",
        "m_axi_data2_AWID",
        "m_axi_data2_AWLEN",
        "m_axi_data2_AWLOCK",
        "m_axi_data2_AWPROT",
        "m_axi_data2_AWQOS",
        "m_axi_data2_AWREADY",
        "m_axi_data2_AWREGION",
        "m_axi_data2_AWSIZE",
        "m_axi_data2_AWUSER",
        "m_axi_data2_AWVALID",
        "m_axi_data2_BID",
        "m_axi_data2_BREADY",
        "m_axi_data2_BRESP",
        "m_axi_data2_BUSER",
        "m_axi_data2_BVALID",
        "m_axi_data2_RDATA",
        "m_axi_data2_RID",
        "m_axi_data2_RLAST",
        "m_axi_data2_RREADY",
        "m_axi_data2_RRESP",
        "m_axi_data2_RUSER",
        "m_axi_data2_RVALID",
        "m_axi_data2_WDATA",
        "m_axi_data2_WID",
        "m_axi_data2_WLAST",
        "m_axi_data2_WREADY",
        "m_axi_data2_WSTRB",
        "m_axi_data2_WUSER",
        "m_axi_data2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "1",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "c"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "c"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_data0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_data0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_data0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_data1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_data1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_data1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_data2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_data2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_data2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "pl_vecadd"},
    "Info": {"pl_vecadd": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"pl_vecadd": {
        "Latency": {
          "LatencyBest": "1045",
          "LatencyAvg": "1045",
          "LatencyWorst": "1045",
          "PipelineII": "1046",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_14_1",
            "TripCount": "1024",
            "Latency": "1042",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "4",
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "3684",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "3004",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-03 17:33:51 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
