

================================================================
== Vitis HLS Report for 'conv_acc3t'
================================================================
* Date:           Tue Mar  2 22:35:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_acc
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2089|     2089|  20.890 us|  20.890 us|  2090|  2090|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTDATA_WRITE_VITIS_LOOP_77_1_VITIS_LOOP_79_2  |      785|      785|         3|          1|          1|   784|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_0 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 11 'alloca' 'out_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_1 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 12 'alloca' 'out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_2 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 13 'alloca' 'out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_3 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 14 'alloca' 'out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w_0_0_0 = alloca i64 1"   --->   Operation 15 'alloca' 'w_0_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w_0_0_1 = alloca i64 1"   --->   Operation 16 'alloca' 'w_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_0_0_2 = alloca i64 1"   --->   Operation 17 'alloca' 'w_0_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_0_0_3 = alloca i64 1"   --->   Operation 18 'alloca' 'w_0_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w_0_1_0 = alloca i64 1"   --->   Operation 19 'alloca' 'w_0_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_0_1_1 = alloca i64 1"   --->   Operation 20 'alloca' 'w_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w_0_1_2 = alloca i64 1"   --->   Operation 21 'alloca' 'w_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w_0_1_3 = alloca i64 1"   --->   Operation 22 'alloca' 'w_0_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w_0_2_0 = alloca i64 1"   --->   Operation 23 'alloca' 'w_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_0_2_1 = alloca i64 1"   --->   Operation 24 'alloca' 'w_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w_0_2_2 = alloca i64 1"   --->   Operation 25 'alloca' 'w_0_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w_0_2_3 = alloca i64 1"   --->   Operation 26 'alloca' 'w_0_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_0_3_0 = alloca i64 1"   --->   Operation 27 'alloca' 'w_0_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w_0_3_1 = alloca i64 1"   --->   Operation 28 'alloca' 'w_0_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w_0_3_2 = alloca i64 1"   --->   Operation 29 'alloca' 'w_0_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w_0_3_3 = alloca i64 1"   --->   Operation 30 'alloca' 'w_0_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln178 = call void @process, i32 %In_ddr, i32 %W_ddr, i32 %w_0_0_0, i32 %w_0_0_1, i32 %w_0_0_2, i32 %w_0_0_3, i32 %w_0_1_0, i32 %w_0_1_1, i32 %w_0_1_2, i32 %w_0_1_3, i32 %w_0_2_0, i32 %w_0_2_1, i32 %w_0_2_2, i32 %w_0_2_3, i32 %w_0_3_0, i32 %w_0_3_1, i32 %w_0_3_2, i32 %w_0_3_3" [source/conv_acc3t.cpp:178]   --->   Operation 31 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %Out_ddr, i32 784" [source/conv_acc3t.cpp:75]   --->   Operation 32 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %In_ddr"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_ddr"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_7, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_ddr"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln178 = call void @process, i32 %In_ddr, i32 %W_ddr, i32 %w_0_0_0, i32 %w_0_0_1, i32 %w_0_0_2, i32 %w_0_0_3, i32 %w_0_1_0, i32 %w_0_1_1, i32 %w_0_1_2, i32 %w_0_1_3, i32 %w_0_2_0, i32 %w_0_2_1, i32 %w_0_2_2, i32 %w_0_2_3, i32 %w_0_3_0, i32 %w_0_3_1, i32 %w_0_3_2, i32 %w_0_3_3" [source/conv_acc3t.cpp:178]   --->   Operation 40 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln75 = br void" [source/conv_acc3t.cpp:75]   --->   Operation 41 'br' 'br_ln75' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 4.68>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i10 0, void, i10 %add_ln75_1, void %.split4" [source/conv_acc3t.cpp:75]   --->   Operation 42 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%L_ro = phi i4 0, void, i4 %select_ln75_1, void %.split4" [source/conv_acc3t.cpp:75]   --->   Operation 43 'phi' 'L_ro' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln77_3, void %.split4" [source/conv_acc3t.cpp:77]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%L_co = phi i4 0, void, i4 %select_ln77_2, void %.split4" [source/conv_acc3t.cpp:77]   --->   Operation 45 'phi' 'L_co' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%L_cho = phi i3 0, void, i3 %add_ln79, void %.split4" [source/conv_acc3t.cpp:79]   --->   Operation 46 'phi' 'L_cho' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln75_1 = add i10 %indvar_flatten33, i10 1" [source/conv_acc3t.cpp:75]   --->   Operation 47 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %L_ro, i4 0" [source/conv_acc3t.cpp:81]   --->   Operation 48 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %L_ro, i1 0" [source/conv_acc3t.cpp:81]   --->   Operation 49 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %tmp_2" [source/conv_acc3t.cpp:81]   --->   Operation 50 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81 = sub i8 %tmp_1, i8 %zext_ln81" [source/conv_acc3t.cpp:81]   --->   Operation 51 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i4 %L_co" [source/conv_acc3t.cpp:81]   --->   Operation 52 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln81 = add i8 %sub_ln81, i8 %zext_ln81_1" [source/conv_acc3t.cpp:81]   --->   Operation 53 'add' 'add_ln81' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.91ns)   --->   "%icmp_ln75 = icmp_eq  i10 %indvar_flatten33, i10 784" [source/conv_acc3t.cpp:75]   --->   Operation 55 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.split4, void %_Z11offload_outPfPA14_A14_fb.exit" [source/conv_acc3t.cpp:75]   --->   Operation 56 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln75 = add i4 %L_ro, i4 1" [source/conv_acc3t.cpp:75]   --->   Operation 57 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.81ns)   --->   "%icmp_ln77 = icmp_eq  i7 %indvar_flatten, i7 56" [source/conv_acc3t.cpp:77]   --->   Operation 58 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.39ns)   --->   "%select_ln75 = select i1 %icmp_ln77, i4 0, i4 %L_co" [source/conv_acc3t.cpp:75]   --->   Operation 59 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln75, i4 0" [source/conv_acc3t.cpp:81]   --->   Operation 60 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln75, i1 0" [source/conv_acc3t.cpp:81]   --->   Operation 61 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i5 %tmp_4" [source/conv_acc3t.cpp:81]   --->   Operation 62 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.76ns)   --->   "%sub_ln81_1 = sub i8 %tmp_3, i8 %zext_ln81_2" [source/conv_acc3t.cpp:81]   --->   Operation 63 'sub' 'sub_ln81_1' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.39ns)   --->   "%select_ln75_1 = select i1 %icmp_ln77, i4 %add_ln75, i4 %L_ro" [source/conv_acc3t.cpp:75]   --->   Operation 64 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln75_1, i4 0" [source/conv_acc3t.cpp:81]   --->   Operation 65 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln75_1, i1 0" [source/conv_acc3t.cpp:81]   --->   Operation 66 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i5 %tmp_5" [source/conv_acc3t.cpp:81]   --->   Operation 67 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81_2 = sub i8 %p_shl_cast, i8 %zext_ln81_3" [source/conv_acc3t.cpp:81]   --->   Operation 68 'sub' 'sub_ln81_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln75_2 = select i1 %icmp_ln77, i8 %sub_ln81_1, i8 %add_ln81" [source/conv_acc3t.cpp:75]   --->   Operation 69 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln77, i1 1" [source/conv_acc3t.cpp:75]   --->   Operation 70 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.58ns)   --->   "%icmp_ln79 = icmp_eq  i3 %L_cho, i3 4" [source/conv_acc3t.cpp:79]   --->   Operation 71 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %icmp_ln79, i1 %xor_ln75" [source/conv_acc3t.cpp:75]   --->   Operation 72 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln77 = add i4 %select_ln75, i4 1" [source/conv_acc3t.cpp:77]   --->   Operation 73 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%or_ln77 = or i1 %and_ln75, i1 %icmp_ln77" [source/conv_acc3t.cpp:77]   --->   Operation 74 'or' 'or_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %or_ln77, i3 0, i3 %L_cho" [source/conv_acc3t.cpp:77]   --->   Operation 75 'select' 'select_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i4 %add_ln77" [source/conv_acc3t.cpp:81]   --->   Operation 76 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln81_1 = add i8 %sub_ln81_2, i8 %zext_ln81_4" [source/conv_acc3t.cpp:81]   --->   Operation 77 'add' 'add_ln81_1' <Predicate = (!icmp_ln75)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 78 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %and_ln75, i8 %add_ln81_1, i8 %select_ln75_2" [source/conv_acc3t.cpp:77]   --->   Operation 78 'select' 'select_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i8 %select_ln77_1" [source/conv_acc3t.cpp:81]   --->   Operation 79 'zext' 'zext_ln81_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 80 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc3t.cpp:77]   --->   Operation 81 'load' 'out_0_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 82 'getelementptr' 'out_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc3t.cpp:77]   --->   Operation 83 'load' 'out_1_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 84 'getelementptr' 'out_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc3t.cpp:77]   --->   Operation 85 'load' 'out_2_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 86 'getelementptr' 'out_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc3t.cpp:77]   --->   Operation 87 'load' 'out_3_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 88 [1/1] (0.39ns)   --->   "%select_ln77_2 = select i1 %and_ln75, i4 %add_ln77, i4 %select_ln75" [source/conv_acc3t.cpp:77]   --->   Operation 88 'select' 'select_ln77_2' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i3 %select_ln77" [source/conv_acc3t.cpp:81]   --->   Operation 89 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.67ns)   --->   "%add_ln79 = add i3 %select_ln77, i3 1" [source/conv_acc3t.cpp:79]   --->   Operation 90 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.77ns)   --->   "%add_ln77_1 = add i7 %indvar_flatten, i7 1" [source/conv_acc3t.cpp:77]   --->   Operation 91 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.36ns)   --->   "%select_ln77_3 = select i1 %icmp_ln77, i7 1, i7 %add_ln77_1" [source/conv_acc3t.cpp:77]   --->   Operation 92 'select' 'select_ln77_3' <Predicate = (!icmp_ln75)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 93 [1/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc3t.cpp:77]   --->   Operation 93 'load' 'out_0_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 94 [1/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc3t.cpp:77]   --->   Operation 94 'load' 'out_1_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 95 [1/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc3t.cpp:77]   --->   Operation 95 'load' 'out_2_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 96 [1/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc3t.cpp:77]   --->   Operation 96 'load' 'out_3_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 97 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %out_0_load, i32 %out_1_load, i32 %out_2_load, i32 %out_3_load, i2 %trunc_ln81" [source/conv_acc3t.cpp:81]   --->   Operation 97 'mux' 'tmp' <Predicate = (!icmp_ln75)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTDATA_WRITE_VITIS_LOOP_77_1_VITIS_LOOP_79_2_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 99 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_79_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [source/conv_acc3t.cpp:79]   --->   Operation 103 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %tmp" [source/conv_acc3t.cpp:81]   --->   Operation 104 'bitcast' 'bitcast_ln81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %Out_ddr, i32 %bitcast_ln81, i4 15" [source/conv_acc3t.cpp:81]   --->   Operation 105 'write' 'write_ln81' <Predicate = (!icmp_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 107 [5/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 107 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 108 [4/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 108 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 109 [3/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 109 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 110 [2/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 110 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 111 [1/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 111 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln184 = ret" [source/conv_acc3t.cpp:184]   --->   Operation 112 'ret' 'ret_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	bus request on port 'Out_ddr' (source/conv_acc3t.cpp:75) [32]  (7.3 ns)

 <State 2>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten33', source/conv_acc3t.cpp:75) with incoming values : ('add_ln75_1', source/conv_acc3t.cpp:75) [35]  (0.427 ns)

 <State 3>: 4.69ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', source/conv_acc3t.cpp:77) with incoming values : ('select_ln77_3', source/conv_acc3t.cpp:77) [37]  (0 ns)
	'icmp' operation ('icmp_ln77', source/conv_acc3t.cpp:77) [54]  (0.817 ns)
	'select' operation ('select_ln75', source/conv_acc3t.cpp:75) [55]  (0.391 ns)
	'add' operation ('add_ln77', source/conv_acc3t.cpp:77) [70]  (0.797 ns)
	'add' operation ('add_ln81_1', source/conv_acc3t.cpp:81) [75]  (1.05 ns)
	'select' operation ('select_ln77_1', source/conv_acc3t.cpp:77) [76]  (0.393 ns)
	'getelementptr' operation ('out_0_addr', source/conv_acc3t.cpp:81) [78]  (0 ns)
	'load' operation ('out_0_load', source/conv_acc3t.cpp:77) on array 'out[0]', source/conv_acc3t.cpp:159 [79]  (1.24 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'load' operation ('out_0_load', source/conv_acc3t.cpp:77) on array 'out[0]', source/conv_acc3t.cpp:159 [79]  (1.24 ns)
	'mux' operation ('tmp', source/conv_acc3t.cpp:81) [90]  (0.525 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus write on port 'Out_ddr' (source/conv_acc3t.cpp:81) [92]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc3t.cpp:184) [98]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc3t.cpp:184) [98]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc3t.cpp:184) [98]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc3t.cpp:184) [98]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc3t.cpp:184) [98]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
