
RT_Temp_Control_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e2c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001128  08006008  08006008  00016008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007130  08007130  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08007130  08007130  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007130  08007130  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007130  08007130  00017130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007134  08007134  00017134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08007138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  200000a8  080071e0  000200a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  080071e0  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014436  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000286f  00000000  00000000  0003450e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010b8  00000000  00000000  00036d80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f80  00000000  00000000  00037e38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000039ba  00000000  00000000  00038db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e20f  00000000  00000000  0003c772  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7848  00000000  00000000  0004a981  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001121c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ab8  00000000  00000000  00112244  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000a8 	.word	0x200000a8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005fec 	.word	0x08005fec

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000ac 	.word	0x200000ac
 8000214:	08005fec 	.word	0x08005fec

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <adcCountEmulate>:
}

#ifdef EMULATE
// ADC Emulation function
int32_t adcCountEmulate()
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

	i++;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <adcCountEmulate+0x50>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	4a11      	ldr	r2, [pc, #68]	; (8000c20 <adcCountEmulate+0x50>)
 8000bdc:	6013      	str	r3, [r2, #0]
	//increment temperature for every 1000 calls
	// if((i % 10) == 0)
	if((i % 1000 == 0) && (adcCount < temProfileHighVal1))
 8000bde:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <adcCountEmulate+0x50>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <adcCountEmulate+0x54>)
 8000be4:	fb83 1302 	smull	r1, r3, r3, r2
 8000be8:	1199      	asrs	r1, r3, #6
 8000bea:	17d3      	asrs	r3, r2, #31
 8000bec:	1acb      	subs	r3, r1, r3
 8000bee:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bf2:	fb01 f303 	mul.w	r3, r1, r3
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d10a      	bne.n	8000c12 <adcCountEmulate+0x42>
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <adcCountEmulate+0x58>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a0a      	ldr	r2, [pc, #40]	; (8000c2c <adcCountEmulate+0x5c>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	dc05      	bgt.n	8000c12 <adcCountEmulate+0x42>
	{
		adcCount = temProfileLowVal1 + i;
 8000c06:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <adcCountEmulate+0x50>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f503 43a0 	add.w	r3, r3, #20480	; 0x5000
 8000c0e:	4a06      	ldr	r2, [pc, #24]	; (8000c28 <adcCountEmulate+0x58>)
 8000c10:	6013      	str	r3, [r2, #0]
	}

	return adcCount;
 8000c12:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <adcCountEmulate+0x58>)
 8000c14:	681b      	ldr	r3, [r3, #0]
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	200000c4 	.word	0x200000c4
 8000c24:	10624dd3 	.word	0x10624dd3
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	00012f56 	.word	0x00012f56

08000c30 <readConvertedData>:
 * @param[in]	mode 		Direct or Command read mode
 * 
 * @return 		32-bit sign-extended conversion result (data only)
 */
int32_t readConvertedData( uint8_t status[], readMode mode )
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	70fb      	strb	r3, [r7, #3]
#ifdef EMULATE
	return adcCountEmulate();
 8000c3c:	f7ff ffc8 	bl	8000bd0 <adcCountEmulate>
 8000c40:	4603      	mov	r3, r0
	middleByte  = ((int32_t) DataRx[dataPosition + 1] & 0xFF) << 8;
	lowerByte	= ((int32_t) DataRx[dataPosition + 2] & 0xFF);

	return ( signByte + upperByte + middleByte + lowerByte );		// Basically the code value 7FFFF to 80000 hexadecimal
#endif
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	0000      	movs	r0, r0
 8000c4c:	0000      	movs	r0, r0
	...

08000c50 <emulateInit>:
uint8_t tempreadexcess = 0;
float tempreadexcesstempvalue = 0;


void emulateInit()
{
 8000c50:	b598      	push	{r3, r4, r7, lr}
 8000c52:	af00      	add	r7, sp, #0
	// Initialize ADC Characteristics
	adcChars.resolution     = ADS124S08_BITRES;
 8000c54:	4b16      	ldr	r3, [pc, #88]	; (8000cb0 <emulateInit+0x60>)
 8000c56:	2218      	movs	r2, #24
 8000c58:	701a      	strb	r2, [r3, #0]
	adcChars.VBIASReg       = VBIAS_DEFAULT;
 8000c5a:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <emulateInit+0x60>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	639a      	str	r2, [r3, #56]	; 0x38
	adcChars.offsetCalCoeff = 0;
 8000c60:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <emulateInit+0x60>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	611a      	str	r2, [r3, #16]
	adcChars.gainCalCoeff   = 1;
 8000c66:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <emulateInit+0x60>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	615a      	str	r2, [r3, #20]
	adcChars.sampleRate     = 20;      // 20 samples per second
 8000c6c:	4b10      	ldr	r3, [pc, #64]	; (8000cb0 <emulateInit+0x60>)
 8000c6e:	2214      	movs	r2, #20
 8000c70:	619a      	str	r2, [r3, #24]
	adcChars.pgaGain        = pow(2, (adcChars.pgaReg & ADS_GAIN_MASK) );
 8000c72:	4b0f      	ldr	r3, [pc, #60]	; (8000cb0 <emulateInit+0x60>)
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fc0e 	bl	800049c <__aeabi_ui2d>
 8000c80:	4603      	mov	r3, r0
 8000c82:	460c      	mov	r4, r1
 8000c84:	ec44 3b11 	vmov	d1, r3, r4
 8000c88:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8000ca8 <emulateInit+0x58>
 8000c8c:	f004 f958 	bl	8004f40 <pow>
 8000c90:	ec54 3b10 	vmov	r3, r4, d0
 8000c94:	4618      	mov	r0, r3
 8000c96:	4621      	mov	r1, r4
 8000c98:	f7ff ff2a 	bl	8000af0 <__aeabi_d2uiz>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	4b04      	ldr	r3, [pc, #16]	; (8000cb0 <emulateInit+0x60>)
 8000ca0:	609a      	str	r2, [r3, #8]
}
 8000ca2:	bf00      	nop
 8000ca4:	bd98      	pop	{r3, r4, r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	00000000 	.word	0x00000000
 8000cac:	40000000 	.word	0x40000000
 8000cb0:	2000010c 	.word	0x2000010c

08000cb4 <readRTDtemp>:
 *             Reads RTD temperature
 *
 * @return     none
 */
void readRTDtemp()
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
    RTD_Type    rtdType = Pt;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	71fb      	strb	r3, [r7, #7]
    RTD_Example rtdExample = RTD_4_Wire_Fig16;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	71bb      	strb	r3, [r7, #6]
    // ADCchar_Set adcChars, adcChars2;

    switch ( rtdType )
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	d80f      	bhi.n	8000ce8 <readRTDtemp+0x34>
 8000cc8:	a201      	add	r2, pc, #4	; (adr r2, 8000cd0 <readRTDtemp+0x1c>)
 8000cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cce:	bf00      	nop
 8000cd0:	08000ce1 	.word	0x08000ce1
 8000cd4:	08000ce9 	.word	0x08000ce9
 8000cd8:	08000ce9 	.word	0x08000ce9
 8000cdc:	08000ce9 	.word	0x08000ce9
    {
        case Pt:
            rtdSet = &PT100_RTD;
 8000ce0:	4b36      	ldr	r3, [pc, #216]	; (8000dbc <readRTDtemp+0x108>)
 8000ce2:	4a37      	ldr	r2, [pc, #220]	; (8000dc0 <readRTDtemp+0x10c>)
 8000ce4:	601a      	str	r2, [r3, #0]
            break;
 8000ce6:	bf00      	nop

        case NiFe:
            break;
    }

    switch ( rtdExample ) {
 8000ce8:	79bb      	ldrb	r3, [r7, #6]
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d021      	beq.n	8000d32 <readRTDtemp+0x7e>
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d03d      	beq.n	8000d6e <readRTDtemp+0xba>
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d159      	bne.n	8000daa <readRTDtemp+0xf6>
        case RTD_2_Wire_Fig15:
            adcChars.inputMuxConfReg = RTD_TWO_WIRE_INPUT_MUX;
 8000cf6:	4b33      	ldr	r3, [pc, #204]	; (8000dc4 <readRTDtemp+0x110>)
 8000cf8:	2210      	movs	r2, #16
 8000cfa:	605a      	str	r2, [r3, #4]
            adcChars.pgaReg          = RTD_TWO_WIRE_PGA;
 8000cfc:	4b31      	ldr	r3, [pc, #196]	; (8000dc4 <readRTDtemp+0x110>)
 8000cfe:	2209      	movs	r2, #9
 8000d00:	60da      	str	r2, [r3, #12]
            adcChars.dataRateReg     = RTD_TWO_WIRE_DATARATE;
 8000d02:	4b30      	ldr	r3, [pc, #192]	; (8000dc4 <readRTDtemp+0x110>)
 8000d04:	2214      	movs	r2, #20
 8000d06:	61da      	str	r2, [r3, #28]
            adcChars.refSelReg       = RTD_TWO_WIRE_REF_SEL;
 8000d08:	4b2e      	ldr	r3, [pc, #184]	; (8000dc4 <readRTDtemp+0x110>)
 8000d0a:	2206      	movs	r2, #6
 8000d0c:	625a      	str	r2, [r3, #36]	; 0x24
            adcChars.IDACmagReg      = RTD_TWO_WIRE_IDACMAG;
 8000d0e:	4b2d      	ldr	r3, [pc, #180]	; (8000dc4 <readRTDtemp+0x110>)
 8000d10:	2207      	movs	r2, #7
 8000d12:	635a      	str	r2, [r3, #52]	; 0x34
            adcChars.IDACmuxReg      = RTD_TWO_WIRE_IDACMUX;
 8000d14:	4b2b      	ldr	r3, [pc, #172]	; (8000dc4 <readRTDtemp+0x110>)
 8000d16:	22f5      	movs	r2, #245	; 0xf5
 8000d18:	631a      	str	r2, [r3, #48]	; 0x30
            adcChars.Vref            = RTD_TWO_WIRE_EXT_VREF;
 8000d1a:	4b2a      	ldr	r3, [pc, #168]	; (8000dc4 <readRTDtemp+0x110>)
 8000d1c:	4a2a      	ldr	r2, [pc, #168]	; (8000dc8 <readRTDtemp+0x114>)
 8000d1e:	621a      	str	r2, [r3, #32]
            rtdSet->Rref             = RTD_TWO_WIRE_REF_RES;
 8000d20:	4b26      	ldr	r3, [pc, #152]	; (8000dbc <readRTDtemp+0x108>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a29      	ldr	r2, [pc, #164]	; (8000dcc <readRTDtemp+0x118>)
 8000d26:	61da      	str	r2, [r3, #28]
            rtdSet->wiring           = Two_Wire_High_Side_Ref;
 8000d28:	4b24      	ldr	r3, [pc, #144]	; (8000dbc <readRTDtemp+0x108>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	761a      	strb	r2, [r3, #24]
            break;
 8000d30:	e03b      	b.n	8000daa <readRTDtemp+0xf6>
        case RTD_3_Wire_Fig14:
            adcChars.inputMuxConfReg = RTD_THREE_WIRE_INPUT_MUX;
 8000d32:	4b24      	ldr	r3, [pc, #144]	; (8000dc4 <readRTDtemp+0x110>)
 8000d34:	2212      	movs	r2, #18
 8000d36:	605a      	str	r2, [r3, #4]
            adcChars.pgaReg          = RTD_THREE_WIRE_PGA;
 8000d38:	4b22      	ldr	r3, [pc, #136]	; (8000dc4 <readRTDtemp+0x110>)
 8000d3a:	2209      	movs	r2, #9
 8000d3c:	60da      	str	r2, [r3, #12]
            adcChars.dataRateReg     = RTD_THREE_WIRE_DATARATE;
 8000d3e:	4b21      	ldr	r3, [pc, #132]	; (8000dc4 <readRTDtemp+0x110>)
 8000d40:	2214      	movs	r2, #20
 8000d42:	61da      	str	r2, [r3, #28]
            adcChars.refSelReg       = RTD_THREE_WIRE_REF_SEL;
 8000d44:	4b1f      	ldr	r3, [pc, #124]	; (8000dc4 <readRTDtemp+0x110>)
 8000d46:	2206      	movs	r2, #6
 8000d48:	625a      	str	r2, [r3, #36]	; 0x24
            adcChars.IDACmagReg      = RTD_THREE_WIRE_IDACMAG;
 8000d4a:	4b1e      	ldr	r3, [pc, #120]	; (8000dc4 <readRTDtemp+0x110>)
 8000d4c:	2207      	movs	r2, #7
 8000d4e:	635a      	str	r2, [r3, #52]	; 0x34
            adcChars.IDACmuxReg      = RTD_THREE_WIRE_IDACMUX;
 8000d50:	4b1c      	ldr	r3, [pc, #112]	; (8000dc4 <readRTDtemp+0x110>)
 8000d52:	2235      	movs	r2, #53	; 0x35
 8000d54:	631a      	str	r2, [r3, #48]	; 0x30
            adcChars.Vref            = RTD_THREE_WIRE_EXT_VREF;
 8000d56:	4b1b      	ldr	r3, [pc, #108]	; (8000dc4 <readRTDtemp+0x110>)
 8000d58:	4a1b      	ldr	r2, [pc, #108]	; (8000dc8 <readRTDtemp+0x114>)
 8000d5a:	621a      	str	r2, [r3, #32]
            rtdSet->Rref             = RTD_THREE_WIRE_REF_RES;
 8000d5c:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <readRTDtemp+0x108>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a1a      	ldr	r2, [pc, #104]	; (8000dcc <readRTDtemp+0x118>)
 8000d62:	61da      	str	r2, [r3, #28]
            rtdSet->wiring           = Three_Wire_High_Side_Ref_Two_IDAC;
 8000d64:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <readRTDtemp+0x108>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2205      	movs	r2, #5
 8000d6a:	761a      	strb	r2, [r3, #24]
            break;
 8000d6c:	e01d      	b.n	8000daa <readRTDtemp+0xf6>
        case RTD_4_Wire_Fig16:
            adcChars.inputMuxConfReg = RTD_FOUR_WIRE_INPUT_MUX;
 8000d6e:	4b15      	ldr	r3, [pc, #84]	; (8000dc4 <readRTDtemp+0x110>)
 8000d70:	2224      	movs	r2, #36	; 0x24
 8000d72:	605a      	str	r2, [r3, #4]
            adcChars.pgaReg          = RTD_FOUR_WIRE_PGA;
 8000d74:	4b13      	ldr	r3, [pc, #76]	; (8000dc4 <readRTDtemp+0x110>)
 8000d76:	2209      	movs	r2, #9
 8000d78:	60da      	str	r2, [r3, #12]
            adcChars.dataRateReg     = RTD_FOUR_WIRE_DATARATE;
 8000d7a:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <readRTDtemp+0x110>)
 8000d7c:	2214      	movs	r2, #20
 8000d7e:	61da      	str	r2, [r3, #28]
            adcChars.refSelReg       = RTD_FOUR_WIRE_REF_SEL;
 8000d80:	4b10      	ldr	r3, [pc, #64]	; (8000dc4 <readRTDtemp+0x110>)
 8000d82:	2206      	movs	r2, #6
 8000d84:	625a      	str	r2, [r3, #36]	; 0x24
            adcChars.IDACmagReg      = RTD_FOUR_WIRE_IDACMAG;
 8000d86:	4b0f      	ldr	r3, [pc, #60]	; (8000dc4 <readRTDtemp+0x110>)
 8000d88:	2207      	movs	r2, #7
 8000d8a:	635a      	str	r2, [r3, #52]	; 0x34
            adcChars.IDACmuxReg      = RTD_FOUR_WIRE_IDACMUX;
 8000d8c:	4b0d      	ldr	r3, [pc, #52]	; (8000dc4 <readRTDtemp+0x110>)
 8000d8e:	22f5      	movs	r2, #245	; 0xf5
 8000d90:	631a      	str	r2, [r3, #48]	; 0x30
            adcChars.Vref            = RTD_FOUR_WIRE_INT_VREF;
 8000d92:	4b0c      	ldr	r3, [pc, #48]	; (8000dc4 <readRTDtemp+0x110>)
 8000d94:	4a0e      	ldr	r2, [pc, #56]	; (8000dd0 <readRTDtemp+0x11c>)
 8000d96:	621a      	str	r2, [r3, #32]
            rtdSet->Rref             = RTD_FOUR_WIRE_REF_RES;
 8000d98:	4b08      	ldr	r3, [pc, #32]	; (8000dbc <readRTDtemp+0x108>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a0b      	ldr	r2, [pc, #44]	; (8000dcc <readRTDtemp+0x118>)
 8000d9e:	61da      	str	r2, [r3, #28]
            rtdSet->wiring           = Four_Wire_High_Side_Ref;
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <readRTDtemp+0x108>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2207      	movs	r2, #7
 8000da6:	761a      	strb	r2, [r3, #24]
            break;
 8000da8:	bf00      	nop
    }
    adcChars.VBIASReg = RTD_VBIAS;
 8000daa:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <readRTDtemp+0x110>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	639a      	str	r2, [r3, #56]	; 0x38

    //add in device initialization

#ifdef EMULATE
	emulateInit();
 8000db0:	f7ff ff4e 	bl	8000c50 <emulateInit>
	if ( !InitADCPeripherals( &adcChars ) ) {
//        Display_printf( displayHdl, 0, 0, "Error initializing master SPI\n" );
        while (1);
    }
#endif
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	200000c8 	.word	0x200000c8
 8000dc0:	20000004 	.word	0x20000004
 8000dc4:	2000010c 	.word	0x2000010c
 8000dc8:	42040000 	.word	0x42040000
 8000dcc:	4700e800 	.word	0x4700e800
 8000dd0:	40200000 	.word	0x40200000

08000dd4 <processInput>:

// The function that does the processing for the received count values from the ADC
// Separately provided for proper scheduling
void processInput()
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
	timeSpec timStart = {0, 0};
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
	timeSpec timStop = {0, 0};
 8000de2:	2300      	movs	r3, #0
 8000de4:	607b      	str	r3, [r7, #4]
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
	uint32_t timDelay = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]

    BSP_LED_Off(LED2);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f001 fb08 	bl	8002404 <BSP_LED_Off>
//            adcChars.adcValue1 = readConvertedData( //spiHdl,
//            		&status, COMMAND );

	// HAL_TIM_Base_Start(&htim7);
	// timStart = TIM7->CNT;
	getCurrentTime(&timStart);
 8000df4:	f107 030c 	add.w	r3, r7, #12
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f000 fe63 	bl	8001ac4 <getCurrentTime>


	adcChars.adcValue1 = readConvertedData(&status, COMMAND);
 8000dfe:	2101      	movs	r1, #1
 8000e00:	4826      	ldr	r0, [pc, #152]	; (8000e9c <processInput+0xc8>)
 8000e02:	f7ff ff15 	bl	8000c30 <readConvertedData>
 8000e06:	4602      	mov	r2, r0
 8000e08:	4b25      	ldr	r3, [pc, #148]	; (8000ea0 <processInput+0xcc>)
 8000e0a:	641a      	str	r2, [r3, #64]	; 0x40

	// Convert ADC values RTD resistance
	rtdRes = Convert_Code2RTD_Resistance( &adcChars, rtdSet);
 8000e0c:	4b25      	ldr	r3, [pc, #148]	; (8000ea4 <processInput+0xd0>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4619      	mov	r1, r3
 8000e12:	4823      	ldr	r0, [pc, #140]	; (8000ea0 <processInput+0xcc>)
 8000e14:	f000 fe94 	bl	8001b40 <Convert_Code2RTD_Resistance>
 8000e18:	eef0 7a40 	vmov.f32	s15, s0
 8000e1c:	4b22      	ldr	r3, [pc, #136]	; (8000ea8 <processInput+0xd4>)
 8000e1e:	edc3 7a00 	vstr	s15, [r3]
	// Convert RTD resistance to temperature and linearize
	rtdTemp = RTD_Linearization( rtdSet, rtdRes );
 8000e22:	4b20      	ldr	r3, [pc, #128]	; (8000ea4 <processInput+0xd0>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	4b20      	ldr	r3, [pc, #128]	; (8000ea8 <processInput+0xd4>)
 8000e28:	edd3 7a00 	vldr	s15, [r3]
 8000e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e30:	4610      	mov	r0, r2
 8000e32:	f000 ffbd 	bl	8001db0 <RTD_Linearization>
 8000e36:	eef0 7a40 	vmov.f32	s15, s0
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	; (8000eac <processInput+0xd8>)
 8000e3c:	edc3 7a00 	vstr	s15, [r3]

	// Display_printf( displayHdl, 0, 0, "ADC conversion result 1: %i\n", adcChars.adcValue1 );
	if ( rtdSet->wiring == Three_Wire_High_Side_Ref_One_IDAC || rtdSet->wiring == Three_Wire_Low_Side_Ref_One_IDAC ) {
 8000e40:	4b18      	ldr	r3, [pc, #96]	; (8000ea4 <processInput+0xd0>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	7e1b      	ldrb	r3, [r3, #24]
 8000e46:	2b04      	cmp	r3, #4
		//Display_printf( displayHdl, 0, 0, "ADC conversion result 2: %i\n", adcChars.adcValue2 );
	}

	if ( isnan(rtdTemp) ) {
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <processInput+0xd8>)
 8000e4a:	edd3 7a00 	vldr	s15, [r3]
 8000e4e:	eef4 7a67 	vcmp.f32	s15, s15
 8000e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e56:	d700      	bvc.n	8000e5a <processInput+0x86>
		while (1);
 8000e58:	e7fe      	b.n	8000e58 <processInput+0x84>
	} else {
		//Display_printf( displayHdl, 0, 0, "RTD temperature: %.3f (C)\n\n", rtdTemp );
		tempValueReady = 1;
 8000e5a:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <processInput+0xdc>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	701a      	strb	r2, [r3, #0]
//			while (1);
//		}
// timStop = TIM7->CNT;

	//measure time elapsed by the task
	getCurrentTime(&timStop);
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 fe2e 	bl	8001ac4 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 8000e68:	f107 020c 	add.w	r2, r7, #12
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	4611      	mov	r1, r2
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fe3f 	bl	8001af4 <getTimeDiff>
 8000e76:	6178      	str	r0, [r7, #20]

	if (timDelay > 2000)
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000e7e:	d908      	bls.n	8000e92 <processInput+0xbe>
	{
		tempreadexcess = timDelay;
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	b2da      	uxtb	r2, r3
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <processInput+0xe0>)
 8000e86:	701a      	strb	r2, [r3, #0]
		tempreadexcesstempvalue = rtdTemp;
 8000e88:	4b08      	ldr	r3, [pc, #32]	; (8000eac <processInput+0xd8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <processInput+0xe4>)
 8000e8e:	6013      	str	r3, [r2, #0]
		__asm__("BKPT");
 8000e90:	be00      	bkpt	0x0000

	}

	//HAL_TIM_Base_Stop(&htim7);

}
 8000e92:	bf00      	nop
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000155 	.word	0x20000155
 8000ea0:	2000010c 	.word	0x2000010c
 8000ea4:	200000c8 	.word	0x200000c8
 8000ea8:	20000100 	.word	0x20000100
 8000eac:	20000108 	.word	0x20000108
 8000eb0:	20000154 	.word	0x20000154
 8000eb4:	200000cc 	.word	0x200000cc
 8000eb8:	200000d0 	.word	0x200000d0

08000ebc <controlTask>:
 *
 * @return     none
 */

void controlTask()
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
	float tempValue;

	//Parameters to record execution time
	timeSpec timStart = {0, 0};
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60bb      	str	r3, [r7, #8]
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
	timeSpec timStop = {0, 0};
 8000eca:	2300      	movs	r3, #0
 8000ecc:	603b      	str	r3, [r7, #0]
 8000ece:	2300      	movs	r3, #0
 8000ed0:	607b      	str	r3, [r7, #4]
	uint32_t timDelay = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]

	// record start time
	getCurrentTime(&timStart);
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 fdf2 	bl	8001ac4 <getCurrentTime>

	tempValue = rtdTemp;
 8000ee0:	4b55      	ldr	r3, [pc, #340]	; (8001038 <controlTask+0x17c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	613b      	str	r3, [r7, #16]
	// Clear the update flag after data read
	tempValueReady = 0;
 8000ee6:	4b55      	ldr	r3, [pc, #340]	; (800103c <controlTask+0x180>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]

// open loop fan speed control
	if (tempValue <= 15)
 8000eec:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ef0:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8000ef4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000efc:	d803      	bhi.n	8000f06 <controlTask+0x4a>
	{
		fanSpeedCmd = 0;
 8000efe:	4b50      	ldr	r3, [pc, #320]	; (8001040 <controlTask+0x184>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	e07f      	b.n	8001006 <controlTask+0x14a>
	}

	else if (tempValue > 15 && tempValue < 30)
 8000f06:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f0a:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8000f0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f16:	dd0d      	ble.n	8000f34 <controlTask+0x78>
 8000f18:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f1c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8000f20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f28:	d504      	bpl.n	8000f34 <controlTask+0x78>
	{
		fanSpeedCmd = 1000;  //rpm
 8000f2a:	4b45      	ldr	r3, [pc, #276]	; (8001040 <controlTask+0x184>)
 8000f2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	e068      	b.n	8001006 <controlTask+0x14a>
	}

	else if (tempValue > 30 && tempValue < 45)
 8000f34:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f38:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8000f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f44:	dd0d      	ble.n	8000f62 <controlTask+0xa6>
 8000f46:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f4a:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001044 <controlTask+0x188>
 8000f4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f56:	d504      	bpl.n	8000f62 <controlTask+0xa6>
	{
		fanSpeedCmd = 2000;  //rpm
 8000f58:	4b39      	ldr	r3, [pc, #228]	; (8001040 <controlTask+0x184>)
 8000f5a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	e051      	b.n	8001006 <controlTask+0x14a>
	}

	else if (tempValue > 45 && tempValue < 55)
 8000f62:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f66:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001044 <controlTask+0x188>
 8000f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	dd0d      	ble.n	8000f90 <controlTask+0xd4>
 8000f74:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f78:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001048 <controlTask+0x18c>
 8000f7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f84:	d504      	bpl.n	8000f90 <controlTask+0xd4>
	{
		fanSpeedCmd = 2650;  //rpm
 8000f86:	4b2e      	ldr	r3, [pc, #184]	; (8001040 <controlTask+0x184>)
 8000f88:	f640 225a 	movw	r2, #2650	; 0xa5a
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	e03a      	b.n	8001006 <controlTask+0x14a>
	}

	else if (tempValue > 55 && tempValue < 65)
 8000f90:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f94:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001048 <controlTask+0x18c>
 8000f98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa0:	dd0d      	ble.n	8000fbe <controlTask+0x102>
 8000fa2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fa6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800104c <controlTask+0x190>
 8000faa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb2:	d504      	bpl.n	8000fbe <controlTask+0x102>
	{
		fanSpeedCmd = 3300;  //rpm
 8000fb4:	4b22      	ldr	r3, [pc, #136]	; (8001040 <controlTask+0x184>)
 8000fb6:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	e023      	b.n	8001006 <controlTask+0x14a>
	}

	else if (tempValue > 65 && tempValue < 80)
 8000fbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fc2:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800104c <controlTask+0x190>
 8000fc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	dd0d      	ble.n	8000fec <controlTask+0x130>
 8000fd0:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fd4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001050 <controlTask+0x194>
 8000fd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe0:	d504      	bpl.n	8000fec <controlTask+0x130>
	{
		fanSpeedCmd = 3500;  //rpm
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <controlTask+0x184>)
 8000fe4:	f640 52ac 	movw	r2, #3500	; 0xdac
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	e00c      	b.n	8001006 <controlTask+0x14a>
	}

	else if (tempValue > 80)
 8000fec:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ff0:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001050 <controlTask+0x194>
 8000ff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ffc:	dd03      	ble.n	8001006 <controlTask+0x14a>
	{
		fanSpeedCmd = 4000;  //rpm
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <controlTask+0x184>)
 8001000:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001004:	601a      	str	r2, [r3, #0]
	}
	// Indicate to consumer that the data is ready
	speedValueReady = 1;
 8001006:	4b13      	ldr	r3, [pc, #76]	; (8001054 <controlTask+0x198>)
 8001008:	2201      	movs	r2, #1
 800100a:	701a      	strb	r2, [r3, #0]
	//measure time elapsed by the task
	getCurrentTime(&timStop);
 800100c:	463b      	mov	r3, r7
 800100e:	4618      	mov	r0, r3
 8001010:	f000 fd58 	bl	8001ac4 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 8001014:	f107 0208 	add.w	r2, r7, #8
 8001018:	463b      	mov	r3, r7
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f000 fd69 	bl	8001af4 <getTimeDiff>
 8001022:	6178      	str	r0, [r7, #20]
	if (timDelay > 1000)
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800102a:	d900      	bls.n	800102e <controlTask+0x172>
	{
		// Control task exceeded its deadline
		__asm__("BKPT");
 800102c:	be00      	bkpt	0x0000
	}

}
 800102e:	bf00      	nop
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000108 	.word	0x20000108
 800103c:	20000154 	.word	0x20000154
 8001040:	200001a0 	.word	0x200001a0
 8001044:	42340000 	.word	0x42340000
 8001048:	425c0000 	.word	0x425c0000
 800104c:	42820000 	.word	0x42820000
 8001050:	42a00000 	.word	0x42a00000
 8001054:	20000104 	.word	0x20000104

08001058 <outputTask>:
 *
 * @return     none
 */

void outputTask()
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
	uint32_t speedValue;

	//Parameters to record execution time
	timeSpec timStart = {0, 0};
 800105e:	2300      	movs	r3, #0
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
	timeSpec timStop = {0, 0};
 8001066:	2300      	movs	r3, #0
 8001068:	603b      	str	r3, [r7, #0]
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
	uint32_t timDelay = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]

	// record start time
	getCurrentTime(&timStart);
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	4618      	mov	r0, r3
 8001078:	f000 fd24 	bl	8001ac4 <getCurrentTime>

	speedValue = fanSpeedCmd;
 800107c:	4bb0      	ldr	r3, [pc, #704]	; (8001340 <outputTask+0x2e8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	613b      	str	r3, [r7, #16]
	// Clear the update flag after data read
	speedValueReady = 0;
 8001082:	4bb0      	ldr	r3, [pc, #704]	; (8001344 <outputTask+0x2ec>)
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]

// open loop fan speed control:
	// refer data sheet:
	// https://media.digikey.com/pdf/Data%20Sheets/Comair%20Rotron%20PDFs/19041196A_Spec.pdf
	switch (speedValue)
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	f640 225a 	movw	r2, #2650	; 0xa5a
 800108e:	4293      	cmp	r3, r2
 8001090:	f000 80a0 	beq.w	80011d4 <outputTask+0x17c>
 8001094:	f640 225a 	movw	r2, #2650	; 0xa5a
 8001098:	4293      	cmp	r3, r2
 800109a:	d808      	bhi.n	80010ae <outputTask+0x56>
 800109c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010a0:	d040      	beq.n	8001124 <outputTask+0xcc>
 80010a2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80010a6:	d069      	beq.n	800117c <outputTask+0x124>
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d00f      	beq.n	80010cc <outputTask+0x74>
 80010ac:	e160      	b.n	8001370 <outputTask+0x318>
 80010ae:	f640 52ac 	movw	r2, #3500	; 0xdac
 80010b2:	4293      	cmp	r3, r2
 80010b4:	f000 80e6 	beq.w	8001284 <outputTask+0x22c>
 80010b8:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80010bc:	f000 810e 	beq.w	80012dc <outputTask+0x284>
 80010c0:	f640 42e4 	movw	r2, #3300	; 0xce4
 80010c4:	4293      	cmp	r3, r2
 80010c6:	f000 80b1 	beq.w	800122c <outputTask+0x1d4>
 80010ca:	e151      	b.n	8001370 <outputTask+0x318>
	{
	case 0:
		TIM1->CCR1 = PULSE1_VALUE;
 80010cc:	4b9e      	ldr	r3, [pc, #632]	; (8001348 <outputTask+0x2f0>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b9d      	ldr	r3, [pc, #628]	; (8001348 <outputTask+0x2f0>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	499d      	ldr	r1, [pc, #628]	; (800134c <outputTask+0x2f4>)
 80010d6:	fba1 1303 	umull	r1, r3, r1, r3
 80010da:	0c9b      	lsrs	r3, r3, #18
 80010dc:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80010e0:	fb01 f303 	mul.w	r3, r1, r3
 80010e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e8:	3b01      	subs	r3, #1
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff f9d6 	bl	800049c <__aeabi_ui2d>
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	4b96      	ldr	r3, [pc, #600]	; (8001350 <outputTask+0x2f8>)
 80010f6:	f7ff fa4b 	bl	8000590 <__aeabi_dmul>
 80010fa:	4603      	mov	r3, r0
 80010fc:	460c      	mov	r4, r1
 80010fe:	4618      	mov	r0, r3
 8001100:	4621      	mov	r1, r4
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	4b93      	ldr	r3, [pc, #588]	; (8001354 <outputTask+0x2fc>)
 8001108:	f7ff fb6c 	bl	80007e4 <__aeabi_ddiv>
 800110c:	4603      	mov	r3, r0
 800110e:	460c      	mov	r4, r1
 8001110:	461a      	mov	r2, r3
 8001112:	4623      	mov	r3, r4
 8001114:	4c90      	ldr	r4, [pc, #576]	; (8001358 <outputTask+0x300>)
 8001116:	4610      	mov	r0, r2
 8001118:	4619      	mov	r1, r3
 800111a:	f7ff fce9 	bl	8000af0 <__aeabi_d2uiz>
 800111e:	4603      	mov	r3, r0
 8001120:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8001122:	e151      	b.n	80013c8 <outputTask+0x370>
	case 1000:
		TIM1->CCR1 = PULSE2_VALUE;
 8001124:	4b88      	ldr	r3, [pc, #544]	; (8001348 <outputTask+0x2f0>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b87      	ldr	r3, [pc, #540]	; (8001348 <outputTask+0x2f0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4987      	ldr	r1, [pc, #540]	; (800134c <outputTask+0x2f4>)
 800112e:	fba1 1303 	umull	r1, r3, r1, r3
 8001132:	0c9b      	lsrs	r3, r3, #18
 8001134:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001138:	fb01 f303 	mul.w	r3, r1, r3
 800113c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001140:	3b01      	subs	r3, #1
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff f9aa 	bl	800049c <__aeabi_ui2d>
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	4b83      	ldr	r3, [pc, #524]	; (800135c <outputTask+0x304>)
 800114e:	f7ff fa1f 	bl	8000590 <__aeabi_dmul>
 8001152:	4603      	mov	r3, r0
 8001154:	460c      	mov	r4, r1
 8001156:	4618      	mov	r0, r3
 8001158:	4621      	mov	r1, r4
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	4b7d      	ldr	r3, [pc, #500]	; (8001354 <outputTask+0x2fc>)
 8001160:	f7ff fb40 	bl	80007e4 <__aeabi_ddiv>
 8001164:	4603      	mov	r3, r0
 8001166:	460c      	mov	r4, r1
 8001168:	461a      	mov	r2, r3
 800116a:	4623      	mov	r3, r4
 800116c:	4c7a      	ldr	r4, [pc, #488]	; (8001358 <outputTask+0x300>)
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fcbd 	bl	8000af0 <__aeabi_d2uiz>
 8001176:	4603      	mov	r3, r0
 8001178:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 800117a:	e125      	b.n	80013c8 <outputTask+0x370>
	case 2000:
		TIM1->CCR1 = PULSE3_VALUE;
 800117c:	4b72      	ldr	r3, [pc, #456]	; (8001348 <outputTask+0x2f0>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b71      	ldr	r3, [pc, #452]	; (8001348 <outputTask+0x2f0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4971      	ldr	r1, [pc, #452]	; (800134c <outputTask+0x2f4>)
 8001186:	fba1 1303 	umull	r1, r3, r1, r3
 800118a:	0c9b      	lsrs	r3, r3, #18
 800118c:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001190:	fb01 f303 	mul.w	r3, r1, r3
 8001194:	fbb2 f3f3 	udiv	r3, r2, r3
 8001198:	3b01      	subs	r3, #1
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff f97e 	bl	800049c <__aeabi_ui2d>
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	4b6e      	ldr	r3, [pc, #440]	; (8001360 <outputTask+0x308>)
 80011a6:	f7ff f9f3 	bl	8000590 <__aeabi_dmul>
 80011aa:	4603      	mov	r3, r0
 80011ac:	460c      	mov	r4, r1
 80011ae:	4618      	mov	r0, r3
 80011b0:	4621      	mov	r1, r4
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	4b67      	ldr	r3, [pc, #412]	; (8001354 <outputTask+0x2fc>)
 80011b8:	f7ff fb14 	bl	80007e4 <__aeabi_ddiv>
 80011bc:	4603      	mov	r3, r0
 80011be:	460c      	mov	r4, r1
 80011c0:	461a      	mov	r2, r3
 80011c2:	4623      	mov	r3, r4
 80011c4:	4c64      	ldr	r4, [pc, #400]	; (8001358 <outputTask+0x300>)
 80011c6:	4610      	mov	r0, r2
 80011c8:	4619      	mov	r1, r3
 80011ca:	f7ff fc91 	bl	8000af0 <__aeabi_d2uiz>
 80011ce:	4603      	mov	r3, r0
 80011d0:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 80011d2:	e0f9      	b.n	80013c8 <outputTask+0x370>
	case 2650:
		TIM1->CCR1 = PULSE4_VALUE;
 80011d4:	4b5c      	ldr	r3, [pc, #368]	; (8001348 <outputTask+0x2f0>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b5b      	ldr	r3, [pc, #364]	; (8001348 <outputTask+0x2f0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	495b      	ldr	r1, [pc, #364]	; (800134c <outputTask+0x2f4>)
 80011de:	fba1 1303 	umull	r1, r3, r1, r3
 80011e2:	0c9b      	lsrs	r3, r3, #18
 80011e4:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80011e8:	fb01 f303 	mul.w	r3, r1, r3
 80011ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f0:	3b01      	subs	r3, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f952 	bl	800049c <__aeabi_ui2d>
 80011f8:	f04f 0200 	mov.w	r2, #0
 80011fc:	4b59      	ldr	r3, [pc, #356]	; (8001364 <outputTask+0x30c>)
 80011fe:	f7ff f9c7 	bl	8000590 <__aeabi_dmul>
 8001202:	4603      	mov	r3, r0
 8001204:	460c      	mov	r4, r1
 8001206:	4618      	mov	r0, r3
 8001208:	4621      	mov	r1, r4
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	4b51      	ldr	r3, [pc, #324]	; (8001354 <outputTask+0x2fc>)
 8001210:	f7ff fae8 	bl	80007e4 <__aeabi_ddiv>
 8001214:	4603      	mov	r3, r0
 8001216:	460c      	mov	r4, r1
 8001218:	461a      	mov	r2, r3
 800121a:	4623      	mov	r3, r4
 800121c:	4c4e      	ldr	r4, [pc, #312]	; (8001358 <outputTask+0x300>)
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f7ff fc65 	bl	8000af0 <__aeabi_d2uiz>
 8001226:	4603      	mov	r3, r0
 8001228:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 800122a:	e0cd      	b.n	80013c8 <outputTask+0x370>
	case 3300:
		TIM1->CCR1 = PULSE5_VALUE;
 800122c:	4b46      	ldr	r3, [pc, #280]	; (8001348 <outputTask+0x2f0>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	4b45      	ldr	r3, [pc, #276]	; (8001348 <outputTask+0x2f0>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4945      	ldr	r1, [pc, #276]	; (800134c <outputTask+0x2f4>)
 8001236:	fba1 1303 	umull	r1, r3, r1, r3
 800123a:	0c9b      	lsrs	r3, r3, #18
 800123c:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001240:	fb01 f303 	mul.w	r3, r1, r3
 8001244:	fbb2 f3f3 	udiv	r3, r2, r3
 8001248:	3b01      	subs	r3, #1
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff f926 	bl	800049c <__aeabi_ui2d>
 8001250:	a339      	add	r3, pc, #228	; (adr r3, 8001338 <outputTask+0x2e0>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	f7ff f99b 	bl	8000590 <__aeabi_dmul>
 800125a:	4603      	mov	r3, r0
 800125c:	460c      	mov	r4, r1
 800125e:	4618      	mov	r0, r3
 8001260:	4621      	mov	r1, r4
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b3b      	ldr	r3, [pc, #236]	; (8001354 <outputTask+0x2fc>)
 8001268:	f7ff fabc 	bl	80007e4 <__aeabi_ddiv>
 800126c:	4603      	mov	r3, r0
 800126e:	460c      	mov	r4, r1
 8001270:	461a      	mov	r2, r3
 8001272:	4623      	mov	r3, r4
 8001274:	4c38      	ldr	r4, [pc, #224]	; (8001358 <outputTask+0x300>)
 8001276:	4610      	mov	r0, r2
 8001278:	4619      	mov	r1, r3
 800127a:	f7ff fc39 	bl	8000af0 <__aeabi_d2uiz>
 800127e:	4603      	mov	r3, r0
 8001280:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8001282:	e0a1      	b.n	80013c8 <outputTask+0x370>
	case 3500:
		TIM1->CCR1 = PULSE6_VALUE;
 8001284:	4b30      	ldr	r3, [pc, #192]	; (8001348 <outputTask+0x2f0>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b2f      	ldr	r3, [pc, #188]	; (8001348 <outputTask+0x2f0>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	492f      	ldr	r1, [pc, #188]	; (800134c <outputTask+0x2f4>)
 800128e:	fba1 1303 	umull	r1, r3, r1, r3
 8001292:	0c9b      	lsrs	r3, r3, #18
 8001294:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001298:	fb01 f303 	mul.w	r3, r1, r3
 800129c:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a0:	3b01      	subs	r3, #1
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f8fa 	bl	800049c <__aeabi_ui2d>
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	4b2e      	ldr	r3, [pc, #184]	; (8001368 <outputTask+0x310>)
 80012ae:	f7ff f96f 	bl	8000590 <__aeabi_dmul>
 80012b2:	4603      	mov	r3, r0
 80012b4:	460c      	mov	r4, r1
 80012b6:	4618      	mov	r0, r3
 80012b8:	4621      	mov	r1, r4
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	4b25      	ldr	r3, [pc, #148]	; (8001354 <outputTask+0x2fc>)
 80012c0:	f7ff fa90 	bl	80007e4 <__aeabi_ddiv>
 80012c4:	4603      	mov	r3, r0
 80012c6:	460c      	mov	r4, r1
 80012c8:	461a      	mov	r2, r3
 80012ca:	4623      	mov	r3, r4
 80012cc:	4c22      	ldr	r4, [pc, #136]	; (8001358 <outputTask+0x300>)
 80012ce:	4610      	mov	r0, r2
 80012d0:	4619      	mov	r1, r3
 80012d2:	f7ff fc0d 	bl	8000af0 <__aeabi_d2uiz>
 80012d6:	4603      	mov	r3, r0
 80012d8:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 80012da:	e075      	b.n	80013c8 <outputTask+0x370>
	case 4000:
		TIM1->CCR1 = PULSE7_VALUE;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <outputTask+0x2f0>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b19      	ldr	r3, [pc, #100]	; (8001348 <outputTask+0x2f0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4919      	ldr	r1, [pc, #100]	; (800134c <outputTask+0x2f4>)
 80012e6:	fba1 1303 	umull	r1, r3, r1, r3
 80012ea:	0c9b      	lsrs	r3, r3, #18
 80012ec:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80012f0:	fb01 f303 	mul.w	r3, r1, r3
 80012f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f8:	3b01      	subs	r3, #1
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff f8ce 	bl	800049c <__aeabi_ui2d>
 8001300:	f04f 0200 	mov.w	r2, #0
 8001304:	4b19      	ldr	r3, [pc, #100]	; (800136c <outputTask+0x314>)
 8001306:	f7ff f943 	bl	8000590 <__aeabi_dmul>
 800130a:	4603      	mov	r3, r0
 800130c:	460c      	mov	r4, r1
 800130e:	4618      	mov	r0, r3
 8001310:	4621      	mov	r1, r4
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <outputTask+0x2fc>)
 8001318:	f7ff fa64 	bl	80007e4 <__aeabi_ddiv>
 800131c:	4603      	mov	r3, r0
 800131e:	460c      	mov	r4, r1
 8001320:	461a      	mov	r2, r3
 8001322:	4623      	mov	r3, r4
 8001324:	4c0c      	ldr	r4, [pc, #48]	; (8001358 <outputTask+0x300>)
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	f7ff fbe1 	bl	8000af0 <__aeabi_d2uiz>
 800132e:	4603      	mov	r3, r0
 8001330:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8001332:	e049      	b.n	80013c8 <outputTask+0x370>
 8001334:	f3af 8000 	nop.w
 8001338:	00000000 	.word	0x00000000
 800133c:	4052c000 	.word	0x4052c000
 8001340:	200001a0 	.word	0x200001a0
 8001344:	20000104 	.word	0x20000104
 8001348:	20000024 	.word	0x20000024
 800134c:	431bde83 	.word	0x431bde83
 8001350:	40240000 	.word	0x40240000
 8001354:	40590000 	.word	0x40590000
 8001358:	40012c00 	.word	0x40012c00
 800135c:	402e0000 	.word	0x402e0000
 8001360:	40340000 	.word	0x40340000
 8001364:	40490000 	.word	0x40490000
 8001368:	40540000 	.word	0x40540000
 800136c:	40584000 	.word	0x40584000
	default:
		TIM1->CCR1 = PULSE1_VALUE;  // zero speed
 8001370:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <outputTask+0x39c>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b1f      	ldr	r3, [pc, #124]	; (80013f4 <outputTask+0x39c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	491f      	ldr	r1, [pc, #124]	; (80013f8 <outputTask+0x3a0>)
 800137a:	fba1 1303 	umull	r1, r3, r1, r3
 800137e:	0c9b      	lsrs	r3, r3, #18
 8001380:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001384:	fb01 f303 	mul.w	r3, r1, r3
 8001388:	fbb2 f3f3 	udiv	r3, r2, r3
 800138c:	3b01      	subs	r3, #1
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff f884 	bl	800049c <__aeabi_ui2d>
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	4b18      	ldr	r3, [pc, #96]	; (80013fc <outputTask+0x3a4>)
 800139a:	f7ff f8f9 	bl	8000590 <__aeabi_dmul>
 800139e:	4603      	mov	r3, r0
 80013a0:	460c      	mov	r4, r1
 80013a2:	4618      	mov	r0, r3
 80013a4:	4621      	mov	r1, r4
 80013a6:	f04f 0200 	mov.w	r2, #0
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <outputTask+0x3a8>)
 80013ac:	f7ff fa1a 	bl	80007e4 <__aeabi_ddiv>
 80013b0:	4603      	mov	r3, r0
 80013b2:	460c      	mov	r4, r1
 80013b4:	461a      	mov	r2, r3
 80013b6:	4623      	mov	r3, r4
 80013b8:	4c12      	ldr	r4, [pc, #72]	; (8001404 <outputTask+0x3ac>)
 80013ba:	4610      	mov	r0, r2
 80013bc:	4619      	mov	r1, r3
 80013be:	f7ff fb97 	bl	8000af0 <__aeabi_d2uiz>
 80013c2:	4603      	mov	r3, r0
 80013c4:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 80013c6:	bf00      	nop
	}

	//measure time elapsed by the task
	getCurrentTime(&timStop);
 80013c8:	463b      	mov	r3, r7
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fb7a 	bl	8001ac4 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 80013d0:	f107 0208 	add.w	r2, r7, #8
 80013d4:	463b      	mov	r3, r7
 80013d6:	4611      	mov	r1, r2
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fb8b 	bl	8001af4 <getTimeDiff>
 80013de:	6178      	str	r0, [r7, #20]
	if (timDelay > 1000)
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013e6:	d900      	bls.n	80013ea <outputTask+0x392>
	{
		// Output task exceeded its deadline
		__asm__("BKPT");
 80013e8:	be00      	bkpt	0x0000
	}
}
 80013ea:	bf00      	nop
 80013ec:	371c      	adds	r7, #28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd90      	pop	{r4, r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000024 	.word	0x20000024
 80013f8:	431bde83 	.word	0x431bde83
 80013fc:	40240000 	.word	0x40240000
 8001400:	40590000 	.word	0x40590000
 8001404:	40012c00 	.word	0x40012c00

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140c:	f001 f890 	bl	8002530 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001410:	f000 f846 	bl	80014a0 <SystemClock_Config>
  //ITM_SendChar('a');
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */
  /* Configure LED2 */
  BSP_LED_Init(LED2);
 8001414:	2000      	movs	r0, #0
 8001416:	f000 ffbd 	bl	8002394 <BSP_LED_Init>

  /* Configure User push-button button */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 800141a:	2100      	movs	r1, #0
 800141c:	2000      	movs	r0, #0
 800141e:	f001 f807 	bl	8002430 <BSP_PB_Init>

  /* Initialize all configured peripherals */
  MX_TIM7_Init();
 8001422:	f000 f887 	bl	8001534 <MX_TIM7_Init>
  MX_TIM1_Init();
 8001426:	f000 f9ab 	bl	8001780 <MX_TIM1_Init>
  //MX_TIM8_Init();
  /* USER CODE BEGIN 2 */
  //User code initialization
  //Set DRDY Interrupt to GPIO Pin 08
  EXTI15_10_IRQHandler_Config();
 800142a:	f000 fb1d 	bl	8001a68 <EXTI15_10_IRQHandler_Config>
  MX_GPIO_Init();
 800142e:	f000 f959 	bl	80016e4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001432:	f000 f8e7 	bl	8001604 <MX_SPI1_Init>
  MX_DMA_Init();
 8001436:	f000 f923 	bl	8001680 <MX_DMA_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 800143a:	4815      	ldr	r0, [pc, #84]	; (8001490 <main+0x88>)
 800143c:	f002 fc22 	bl	8003c84 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM7_IRQn, 4, 0);
 8001440:	2200      	movs	r2, #0
 8001442:	2104      	movs	r1, #4
 8001444:	2037      	movs	r0, #55	; 0x37
 8001446:	f001 f9be 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800144a:	2037      	movs	r0, #55	; 0x37
 800144c:	f001 f9d5 	bl	80027fa <HAL_NVIC_EnableIRQ>


  /*## Start PWM signals generation #######################################*/
  /* Start channel 1 */
    if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8001450:	2100      	movs	r1, #0
 8001452:	4810      	ldr	r0, [pc, #64]	; (8001494 <main+0x8c>)
 8001454:	f002 fca4 	bl	8003da0 <HAL_TIM_PWM_Start>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <main+0x5a>
    {
      /* PWM Generation Error */
      Error_Handler();
 800145e:	f000 fb66 	bl	8001b2e <Error_Handler>

  //Function to output any internal clock on PA08.

  //HAL_RCC_MCOConfig(RCC_MCO1, RCC_CFGR_MCOPRE_DIV16, RCC_MCO1SOURCE_SYSCLK);
  //BSP_LED_On(LED2);
    tempValueReady = 0;
 8001462:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <main+0x90>)
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
    readRTDtemp();
 8001468:	f7ff fc24 	bl	8000cb4 <readRTDtemp>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		processInput();
 800146c:	f7ff fcb2 	bl	8000dd4 <processInput>

		if (tempValueReady)
 8001470:	4b09      	ldr	r3, [pc, #36]	; (8001498 <main+0x90>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <main+0x76>
		{
			controlTask(); // Convert to speed
 800147a:	f7ff fd1f 	bl	8000ebc <controlTask>
		}

		if (speedValueReady)
 800147e:	4b07      	ldr	r3, [pc, #28]	; (800149c <main+0x94>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0f1      	beq.n	800146c <main+0x64>
		{
			outputTask(); // Convert to speed
 8001488:	f7ff fde6 	bl	8001058 <outputTask>
		processInput();
 800148c:	e7ee      	b.n	800146c <main+0x64>
 800148e:	bf00      	nop
 8001490:	200002b8 	.word	0x200002b8
 8001494:	200001a8 	.word	0x200001a8
 8001498:	20000154 	.word	0x20000154
 800149c:	20000104 	.word	0x20000104

080014a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b094      	sub	sp, #80	; 0x50
 80014a4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a6:	f107 0318 	add.w	r3, r7, #24
 80014aa:	2238      	movs	r2, #56	; 0x38
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f003 fd3e 	bl	8004f30 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b4:	1d3b      	adds	r3, r7, #4
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
 80014be:	60da      	str	r2, [r3, #12]
 80014c0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f001 fd54 	bl	8002f70 <HAL_PWREx_ControlVoltageScaling>
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014c8:	2301      	movs	r3, #1
 80014ca:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014d0:	61fb      	str	r3, [r7, #28]
	// RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d2:	2302      	movs	r3, #2
 80014d4:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014d6:	2303      	movs	r3, #3
 80014d8:	63bb      	str	r3, [r7, #56]	; 0x38
	// HSE = 24Mhz, SYSCLK = PLL = (HSE/2)*(PLLN/PLLM)
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80014da:	2302      	movs	r3, #2
 80014dc:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 25;
 80014de:	2319      	movs	r3, #25
 80014e0:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014e2:	2302      	movs	r3, #2
 80014e4:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014e6:	2302      	movs	r3, #2
 80014e8:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014ea:	2302      	movs	r3, #2
 80014ec:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ee:	f107 0318 	add.w	r3, r7, #24
 80014f2:	4618      	mov	r0, r3
 80014f4:	f001 fde0 	bl	80030b8 <HAL_RCC_OscConfig>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <SystemClock_Config+0x62>
	{
	  Error_Handler();
 80014fe:	f000 fb16 	bl	8001b2e <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001502:	230f      	movs	r3, #15
 8001504:	607b      	str	r3, [r7, #4]
	                            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001506:	2303      	movs	r3, #3
 8001508:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001512:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001516:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	2108      	movs	r1, #8
 800151c:	4618      	mov	r0, r3
 800151e:	f002 f8e3 	bl	80036e8 <HAL_RCC_ClockConfig>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <SystemClock_Config+0x8c>
	{
	  Error_Handler();
 8001528:	f000 fb01 	bl	8001b2e <Error_Handler>
	}
}
 800152c:	bf00      	nop
 800152e:	3750      	adds	r7, #80	; 0x50
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

	  __HAL_RCC_TIM7_CLK_ENABLE();
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_TIM7_Init+0x7c>)
 8001546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001548:	4a19      	ldr	r2, [pc, #100]	; (80015b0 <MX_TIM7_Init+0x7c>)
 800154a:	f043 0320 	orr.w	r3, r3, #32
 800154e:	6593      	str	r3, [r2, #88]	; 0x58
 8001550:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <MX_TIM7_Init+0x7c>)
 8001552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001554:	f003 0320 	and.w	r3, r3, #32
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800155c:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <MX_TIM7_Init+0x80>)
 800155e:	4a16      	ldr	r2, [pc, #88]	; (80015b8 <MX_TIM7_Init+0x84>)
 8001560:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 150;
 8001562:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <MX_TIM7_Init+0x80>)
 8001564:	2296      	movs	r2, #150	; 0x96
 8001566:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <MX_TIM7_Init+0x80>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_TIM7_Init+0x80>)
 8001570:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001574:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001576:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_TIM7_Init+0x80>)
 8001578:	2280      	movs	r2, #128	; 0x80
 800157a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800157c:	480d      	ldr	r0, [pc, #52]	; (80015b4 <MX_TIM7_Init+0x80>)
 800157e:	f002 fb29 	bl	8003bd4 <HAL_TIM_Base_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8001588:	f000 fad1 	bl	8001b2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158c:	2300      	movs	r3, #0
 800158e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001594:	1d3b      	adds	r3, r7, #4
 8001596:	4619      	mov	r1, r3
 8001598:	4806      	ldr	r0, [pc, #24]	; (80015b4 <MX_TIM7_Init+0x80>)
 800159a:	f003 fb37 	bl	8004c0c <HAL_TIMEx_MasterConfigSynchronization>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM7_Init+0x74>
  {
    Error_Handler();
 80015a4:	f000 fac3 	bl	8001b2e <Error_Handler>
  /* USER CODE BEGIN TIM7_Init 2 */
	  //__HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);

  /* USER CODE END TIM7_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40021000 	.word	0x40021000
 80015b4:	200002b8 	.word	0x200002b8
 80015b8:	40001400 	.word	0x40001400

080015bc <TIM7_IRQHandler>:
  * @brief Error handler for timer period elapsed
  * @param None
  * @retval None
  */
void TIM7_IRQHandler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim7);
 80015c0:	4802      	ldr	r0, [pc, #8]	; (80015cc <TIM7_IRQHandler+0x10>)
 80015c2:	f002 fcbf 	bl	8003f44 <HAL_TIM_IRQHandler>
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200002b8 	.word	0x200002b8

080015d0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015d0:	b590      	push	{r4, r7, lr}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 80015d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015dc:	4807      	ldr	r0, [pc, #28]	; (80015fc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80015de:	f001 fcad 	bl	8002f3c <HAL_GPIO_TogglePin>
	usTimerPeriodCounter++;
 80015e2:	4b07      	ldr	r3, [pc, #28]	; (8001600 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80015e4:	e9d3 1200 	ldrd	r1, r2, [r3]
 80015e8:	1c4b      	adds	r3, r1, #1
 80015ea:	f142 0400 	adc.w	r4, r2, #0
 80015ee:	4a04      	ldr	r2, [pc, #16]	; (8001600 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80015f0:	e9c2 3400 	strd	r3, r4, [r2]

	//HAL_TIM_Base_Stop_IT(&htim7);
	//HAL_TIM_Base_Start_IT(&htim7);
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd90      	pop	{r4, r7, pc}
 80015fc:	48000800 	.word	0x48000800
 8001600:	200000d8 	.word	0x200000d8

08001604 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001608:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <MX_SPI1_Init+0x74>)
 800160a:	4a1c      	ldr	r2, [pc, #112]	; (800167c <MX_SPI1_Init+0x78>)
 800160c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800160e:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <MX_SPI1_Init+0x74>)
 8001610:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001614:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001616:	4b18      	ldr	r3, [pc, #96]	; (8001678 <MX_SPI1_Init+0x74>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800161c:	4b16      	ldr	r3, [pc, #88]	; (8001678 <MX_SPI1_Init+0x74>)
 800161e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001622:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001624:	4b14      	ldr	r3, [pc, #80]	; (8001678 <MX_SPI1_Init+0x74>)
 8001626:	2200      	movs	r2, #0
 8001628:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;  //Updated this to reflect CPHA = 1
 800162a:	4b13      	ldr	r3, [pc, #76]	; (8001678 <MX_SPI1_Init+0x74>)
 800162c:	2201      	movs	r2, #1
 800162e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001630:	4b11      	ldr	r3, [pc, #68]	; (8001678 <MX_SPI1_Init+0x74>)
 8001632:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001636:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4; //sets fpclk/4 = 24MHz/4 = 6MHz (TI is 5MHz)
 8001638:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <MX_SPI1_Init+0x74>)
 800163a:	2208      	movs	r2, #8
 800163c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB; // Check this
 800163e:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <MX_SPI1_Init+0x74>)
 8001640:	2200      	movs	r2, #0
 8001642:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001644:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <MX_SPI1_Init+0x74>)
 8001646:	2200      	movs	r2, #0
 8001648:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800164a:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <MX_SPI1_Init+0x74>)
 800164c:	2200      	movs	r2, #0
 800164e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001650:	4b09      	ldr	r3, [pc, #36]	; (8001678 <MX_SPI1_Init+0x74>)
 8001652:	2207      	movs	r2, #7
 8001654:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001656:	4b08      	ldr	r3, [pc, #32]	; (8001678 <MX_SPI1_Init+0x74>)
 8001658:	2200      	movs	r2, #0
 800165a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800165c:	4b06      	ldr	r3, [pc, #24]	; (8001678 <MX_SPI1_Init+0x74>)
 800165e:	2200      	movs	r2, #0
 8001660:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001662:	4805      	ldr	r0, [pc, #20]	; (8001678 <MX_SPI1_Init+0x74>)
 8001664:	f002 fa24 	bl	8003ab0 <HAL_SPI_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800166e:	f000 fa5e 	bl	8001b2e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	200001f4 	.word	0x200001f4
 800167c:	40013000 	.word	0x40013000

08001680 <MX_DMA_Init>:
/* -----------------------------------------------------------------------------*/
/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0

  // DMA controller clock enable
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001686:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <MX_DMA_Init+0x60>)
 8001688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800168a:	4a15      	ldr	r2, [pc, #84]	; (80016e0 <MX_DMA_Init+0x60>)
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	6493      	str	r3, [r2, #72]	; 0x48
 8001692:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <MX_DMA_Init+0x60>)
 8001694:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001696:	f003 0304 	and.w	r3, r3, #4
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800169e:	4b10      	ldr	r3, [pc, #64]	; (80016e0 <MX_DMA_Init+0x60>)
 80016a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016a2:	4a0f      	ldr	r2, [pc, #60]	; (80016e0 <MX_DMA_Init+0x60>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6493      	str	r3, [r2, #72]	; 0x48
 80016aa:	4b0d      	ldr	r3, [pc, #52]	; (80016e0 <MX_DMA_Init+0x60>)
 80016ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	683b      	ldr	r3, [r7, #0]

  // DMA interrupt init
  // DMA1_Channel2_IRQn interrupt configuration
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2100      	movs	r1, #0
 80016ba:	200c      	movs	r0, #12
 80016bc:	f001 f883 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016c0:	200c      	movs	r0, #12
 80016c2:	f001 f89a 	bl	80027fa <HAL_NVIC_EnableIRQ>
  // DMA1_Channel3_IRQn interrupt configuration
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	200d      	movs	r0, #13
 80016cc:	f001 f87b 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016d0:	200d      	movs	r0, #13
 80016d2:	f001 f892 	bl	80027fa <HAL_NVIC_EnableIRQ>

}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000

080016e4 <MX_GPIO_Init>:
/**
  * @brief GPIO Initializations
  * @retval None
  */
void MX_GPIO_Init()
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef   GPIO_InitStructure;

	//SPI Ports clock enabled
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80016ea:	4b23      	ldr	r3, [pc, #140]	; (8001778 <MX_GPIO_Init+0x94>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ee:	4a22      	ldr	r2, [pc, #136]	; (8001778 <MX_GPIO_Init+0x94>)
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f6:	4b20      	ldr	r3, [pc, #128]	; (8001778 <MX_GPIO_Init+0x94>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]

	// Enable GPIOC clock
	ADC_START_GPIO_CLK_ENABLE();
 8001702:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <MX_GPIO_Init+0x94>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001706:	4a1c      	ldr	r2, [pc, #112]	; (8001778 <MX_GPIO_Init+0x94>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800170e:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <MX_GPIO_Init+0x94>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]
	//static void ADC_START_Pin_Init(void);
	GPIO_InitStructure.Mode  = GPIO_MODE_OUTPUT_PP;
 800171a:	2301      	movs	r3, #1
 800171c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pin   = ADC_START_GPIO_PIN;   //Currently PC12
 800171e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001722:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001724:	2301      	movs	r3, #1
 8001726:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
	// GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

	HAL_GPIO_Init(ADC_START_GPIO_PORT, &GPIO_InitStructure);
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	4619      	mov	r1, r3
 8001732:	4812      	ldr	r0, [pc, #72]	; (800177c <MX_GPIO_Init+0x98>)
 8001734:	f001 fa68 	bl	8002c08 <HAL_GPIO_Init>

	// Enable GPIOC clock
	//ADC_RESET_GPIO_CLK_ENABLE();
	//static void ADC_RESET_Pin_Init(void);
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001738:	2301      	movs	r3, #1
 800173a:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pin   = ADC_RESET_GPIO_PIN;   //Currently PC10
 800173c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001740:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001742:	2301      	movs	r3, #1
 8001744:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
	// GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

	HAL_GPIO_Init(ADC_RESET_GPIO_PORT, &GPIO_InitStructure);
 800174a:	f107 030c 	add.w	r3, r7, #12
 800174e:	4619      	mov	r1, r3
 8001750:	480a      	ldr	r0, [pc, #40]	; (800177c <MX_GPIO_Init+0x98>)
 8001752:	f001 fa59 	bl	8002c08 <HAL_GPIO_Init>

	// GPIO to test the timer
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001756:	2301      	movs	r3, #1
 8001758:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pin = GPIO_PIN_10;
 800175e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001762:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001764:	f107 030c 	add.w	r3, r7, #12
 8001768:	4619      	mov	r1, r3
 800176a:	4804      	ldr	r0, [pc, #16]	; (800177c <MX_GPIO_Init+0x98>)
 800176c:	f001 fa4c 	bl	8002c08 <HAL_GPIO_Init>
}
 8001770:	bf00      	nop
 8001772:	3720      	adds	r7, #32
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40021000 	.word	0x40021000
 800177c:	48000800 	.word	0x48000800

08001780 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001780:	b590      	push	{r4, r7, lr}
 8001782:	b091      	sub	sp, #68	; 0x44
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001786:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001792:	463b      	mov	r3, r7
 8001794:	2234      	movs	r2, #52	; 0x34
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f003 fbc9 	bl	8004f30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800179e:	4ba8      	ldr	r3, [pc, #672]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017a0:	4aa8      	ldr	r2, [pc, #672]	; (8001a44 <MX_TIM1_Init+0x2c4>)
 80017a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = PRESCALER_VALUE;
 80017a4:	4ba8      	ldr	r3, [pc, #672]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4aa8      	ldr	r2, [pc, #672]	; (8001a4c <MX_TIM1_Init+0x2cc>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	0c9b      	lsrs	r3, r3, #18
 80017b0:	3b01      	subs	r3, #1
 80017b2:	4aa3      	ldr	r2, [pc, #652]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017b4:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4ba2      	ldr	r3, [pc, #648]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = CAL_PERIOD_REG_VALUE(FREQ);
 80017bc:	4ba2      	ldr	r3, [pc, #648]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4ba1      	ldr	r3, [pc, #644]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	49a1      	ldr	r1, [pc, #644]	; (8001a4c <MX_TIM1_Init+0x2cc>)
 80017c6:	fba1 1303 	umull	r1, r3, r1, r3
 80017ca:	0c9b      	lsrs	r3, r3, #18
 80017cc:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80017d0:	fb01 f303 	mul.w	r3, r1, r3
 80017d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d8:	3b01      	subs	r3, #1
 80017da:	4a99      	ldr	r2, [pc, #612]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017dc:	60d3      	str	r3, [r2, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017de:	4b98      	ldr	r3, [pc, #608]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017e4:	4b96      	ldr	r3, [pc, #600]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ea:	4b95      	ldr	r3, [pc, #596]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017f0:	4893      	ldr	r0, [pc, #588]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80017f2:	f002 fa7d 	bl	8003cf0 <HAL_TIM_PWM_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 80017fc:	f000 f997 	bl	8001b2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001800:	2300      	movs	r3, #0
 8001802:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001804:	2300      	movs	r3, #0
 8001806:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001808:	2300      	movs	r3, #0
 800180a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800180c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001810:	4619      	mov	r1, r3
 8001812:	488b      	ldr	r0, [pc, #556]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 8001814:	f003 f9fa 	bl	8004c0c <HAL_TIMEx_MasterConfigSynchronization>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800181e:	f000 f986 	bl	8001b2e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001822:	4b8b      	ldr	r3, [pc, #556]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001824:	2260      	movs	r2, #96	; 0x60
 8001826:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = PULSE1_VALUE;
 8001828:	4b87      	ldr	r3, [pc, #540]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b86      	ldr	r3, [pc, #536]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4986      	ldr	r1, [pc, #536]	; (8001a4c <MX_TIM1_Init+0x2cc>)
 8001832:	fba1 1303 	umull	r1, r3, r1, r3
 8001836:	0c9b      	lsrs	r3, r3, #18
 8001838:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800183c:	fb01 f303 	mul.w	r3, r1, r3
 8001840:	fbb2 f3f3 	udiv	r3, r2, r3
 8001844:	3b01      	subs	r3, #1
 8001846:	4618      	mov	r0, r3
 8001848:	f7fe fe28 	bl	800049c <__aeabi_ui2d>
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	4b80      	ldr	r3, [pc, #512]	; (8001a54 <MX_TIM1_Init+0x2d4>)
 8001852:	f7fe fe9d 	bl	8000590 <__aeabi_dmul>
 8001856:	4603      	mov	r3, r0
 8001858:	460c      	mov	r4, r1
 800185a:	4618      	mov	r0, r3
 800185c:	4621      	mov	r1, r4
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	4b7d      	ldr	r3, [pc, #500]	; (8001a58 <MX_TIM1_Init+0x2d8>)
 8001864:	f7fe ffbe 	bl	80007e4 <__aeabi_ddiv>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	4618      	mov	r0, r3
 800186e:	4621      	mov	r1, r4
 8001870:	f7ff f93e 	bl	8000af0 <__aeabi_d2uiz>
 8001874:	4602      	mov	r2, r0
 8001876:	4b76      	ldr	r3, [pc, #472]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001878:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800187a:	4b75      	ldr	r3, [pc, #468]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001880:	4b73      	ldr	r3, [pc, #460]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001886:	4b72      	ldr	r3, [pc, #456]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800188c:	4b70      	ldr	r3, [pc, #448]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001892:	4b6f      	ldr	r3, [pc, #444]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001898:	2200      	movs	r2, #0
 800189a:	496d      	ldr	r1, [pc, #436]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 800189c:	4868      	ldr	r0, [pc, #416]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 800189e:	f002 fcd1 	bl	8004244 <HAL_TIM_PWM_ConfigChannel>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80018a8:	f000 f941 	bl	8001b2e <Error_Handler>
  }
  sConfigOC.Pulse = PULSE2_VALUE;
 80018ac:	4b66      	ldr	r3, [pc, #408]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b65      	ldr	r3, [pc, #404]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4965      	ldr	r1, [pc, #404]	; (8001a4c <MX_TIM1_Init+0x2cc>)
 80018b6:	fba1 1303 	umull	r1, r3, r1, r3
 80018ba:	0c9b      	lsrs	r3, r3, #18
 80018bc:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80018c0:	fb01 f303 	mul.w	r3, r1, r3
 80018c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c8:	3b01      	subs	r3, #1
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fde6 	bl	800049c <__aeabi_ui2d>
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	4b61      	ldr	r3, [pc, #388]	; (8001a5c <MX_TIM1_Init+0x2dc>)
 80018d6:	f7fe fe5b 	bl	8000590 <__aeabi_dmul>
 80018da:	4603      	mov	r3, r0
 80018dc:	460c      	mov	r4, r1
 80018de:	4618      	mov	r0, r3
 80018e0:	4621      	mov	r1, r4
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	4b5c      	ldr	r3, [pc, #368]	; (8001a58 <MX_TIM1_Init+0x2d8>)
 80018e8:	f7fe ff7c 	bl	80007e4 <__aeabi_ddiv>
 80018ec:	4603      	mov	r3, r0
 80018ee:	460c      	mov	r4, r1
 80018f0:	4618      	mov	r0, r3
 80018f2:	4621      	mov	r1, r4
 80018f4:	f7ff f8fc 	bl	8000af0 <__aeabi_d2uiz>
 80018f8:	4602      	mov	r2, r0
 80018fa:	4b55      	ldr	r3, [pc, #340]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 80018fc:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018fe:	2204      	movs	r2, #4
 8001900:	4953      	ldr	r1, [pc, #332]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001902:	484f      	ldr	r0, [pc, #316]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 8001904:	f002 fc9e 	bl	8004244 <HAL_TIM_PWM_ConfigChannel>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 800190e:	f000 f90e 	bl	8001b2e <Error_Handler>
  }
  sConfigOC.Pulse = PULSE3_VALUE;
 8001912:	4b4d      	ldr	r3, [pc, #308]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	4b4c      	ldr	r3, [pc, #304]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	494c      	ldr	r1, [pc, #304]	; (8001a4c <MX_TIM1_Init+0x2cc>)
 800191c:	fba1 1303 	umull	r1, r3, r1, r3
 8001920:	0c9b      	lsrs	r3, r3, #18
 8001922:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001926:	fb01 f303 	mul.w	r3, r1, r3
 800192a:	fbb2 f3f3 	udiv	r3, r2, r3
 800192e:	3b01      	subs	r3, #1
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fdb3 	bl	800049c <__aeabi_ui2d>
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	4b49      	ldr	r3, [pc, #292]	; (8001a60 <MX_TIM1_Init+0x2e0>)
 800193c:	f7fe fe28 	bl	8000590 <__aeabi_dmul>
 8001940:	4603      	mov	r3, r0
 8001942:	460c      	mov	r4, r1
 8001944:	4618      	mov	r0, r3
 8001946:	4621      	mov	r1, r4
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	4b42      	ldr	r3, [pc, #264]	; (8001a58 <MX_TIM1_Init+0x2d8>)
 800194e:	f7fe ff49 	bl	80007e4 <__aeabi_ddiv>
 8001952:	4603      	mov	r3, r0
 8001954:	460c      	mov	r4, r1
 8001956:	4618      	mov	r0, r3
 8001958:	4621      	mov	r1, r4
 800195a:	f7ff f8c9 	bl	8000af0 <__aeabi_d2uiz>
 800195e:	4602      	mov	r2, r0
 8001960:	4b3b      	ldr	r3, [pc, #236]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001962:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001964:	2208      	movs	r2, #8
 8001966:	493a      	ldr	r1, [pc, #232]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 8001968:	4835      	ldr	r0, [pc, #212]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 800196a:	f002 fc6b 	bl	8004244 <HAL_TIM_PWM_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM1_Init+0x1f8>
  {
    Error_Handler();
 8001974:	f000 f8db 	bl	8001b2e <Error_Handler>
  }
  sConfigOC.Pulse = PULSE4_VALUE;
 8001978:	4b33      	ldr	r3, [pc, #204]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b32      	ldr	r3, [pc, #200]	; (8001a48 <MX_TIM1_Init+0x2c8>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4932      	ldr	r1, [pc, #200]	; (8001a4c <MX_TIM1_Init+0x2cc>)
 8001982:	fba1 1303 	umull	r1, r3, r1, r3
 8001986:	0c9b      	lsrs	r3, r3, #18
 8001988:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800198c:	fb01 f303 	mul.w	r3, r1, r3
 8001990:	fbb2 f3f3 	udiv	r3, r2, r3
 8001994:	3b01      	subs	r3, #1
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fd80 	bl	800049c <__aeabi_ui2d>
 800199c:	f04f 0200 	mov.w	r2, #0
 80019a0:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <MX_TIM1_Init+0x2e4>)
 80019a2:	f7fe fdf5 	bl	8000590 <__aeabi_dmul>
 80019a6:	4603      	mov	r3, r0
 80019a8:	460c      	mov	r4, r1
 80019aa:	4618      	mov	r0, r3
 80019ac:	4621      	mov	r1, r4
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	4b29      	ldr	r3, [pc, #164]	; (8001a58 <MX_TIM1_Init+0x2d8>)
 80019b4:	f7fe ff16 	bl	80007e4 <__aeabi_ddiv>
 80019b8:	4603      	mov	r3, r0
 80019ba:	460c      	mov	r4, r1
 80019bc:	4618      	mov	r0, r3
 80019be:	4621      	mov	r1, r4
 80019c0:	f7ff f896 	bl	8000af0 <__aeabi_d2uiz>
 80019c4:	4602      	mov	r2, r0
 80019c6:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 80019c8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019ca:	4b21      	ldr	r3, [pc, #132]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019d0:	220c      	movs	r2, #12
 80019d2:	491f      	ldr	r1, [pc, #124]	; (8001a50 <MX_TIM1_Init+0x2d0>)
 80019d4:	481a      	ldr	r0, [pc, #104]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 80019d6:	f002 fc35 	bl	8004244 <HAL_TIM_PWM_ConfigChannel>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM1_Init+0x264>
  {
    Error_Handler();
 80019e0:	f000 f8a5 	bl	8001b2e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019e4:	2300      	movs	r3, #0
 80019e6:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019e8:	2300      	movs	r3, #0
 80019ea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a0e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a1c:	463b      	mov	r3, r7
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4807      	ldr	r0, [pc, #28]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 8001a22:	f003 f975 	bl	8004d10 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM1_Init+0x2b0>
  {
    Error_Handler();
 8001a2c:	f000 f87f 	bl	8001b2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  //GPIO Initialization for all the PWM outputs
  HAL_TIM_MspPostInit(&htim1);
 8001a30:	4803      	ldr	r0, [pc, #12]	; (8001a40 <MX_TIM1_Init+0x2c0>)
 8001a32:	f000 fba5 	bl	8002180 <HAL_TIM_MspPostInit>

}
 8001a36:	bf00      	nop
 8001a38:	3744      	adds	r7, #68	; 0x44
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd90      	pop	{r4, r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	200001a8 	.word	0x200001a8
 8001a44:	40012c00 	.word	0x40012c00
 8001a48:	20000024 	.word	0x20000024
 8001a4c:	431bde83 	.word	0x431bde83
 8001a50:	200000e0 	.word	0x200000e0
 8001a54:	40240000 	.word	0x40240000
 8001a58:	40590000 	.word	0x40590000
 8001a5c:	402e0000 	.word	0x402e0000
 8001a60:	40340000 	.word	0x40340000
 8001a64:	40490000 	.word	0x40490000

08001a68 <EXTI15_10_IRQHandler_Config>:
/**
  * @brief  Configures EXTI lines 10 to 15 (connected to PC.13 pin) in interrupt mode
  * @param  None
  * @retval None
  */
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef   GPIO_InitStructure;


  // Enable GPIOC clock
  DRDY_GPIO_CLK_ENABLE();
 8001a6e:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <EXTI15_10_IRQHandler_Config+0x50>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a72:	4a11      	ldr	r2, [pc, #68]	; (8001ab8 <EXTI15_10_IRQHandler_Config+0x50>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a7a:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <EXTI15_10_IRQHandler_Config+0x50>)
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7e:	f003 0304 	and.w	r3, r3, #4
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	683b      	ldr	r3, [r7, #0]

  /* Configure PC.13 pin as input floating */
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8001a86:	4b0d      	ldr	r3, [pc, #52]	; (8001abc <EXTI15_10_IRQHandler_Config+0x54>)
 8001a88:	60bb      	str	r3, [r7, #8]


  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Pin = DRDY_GPIO_PIN;
 8001a8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a92:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DRDY_GPIO_PORT, &GPIO_InitStructure);
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	4619      	mov	r1, r3
 8001a98:	4809      	ldr	r0, [pc, #36]	; (8001ac0 <EXTI15_10_IRQHandler_Config+0x58>)
 8001a9a:	f001 f8b5 	bl	8002c08 <HAL_GPIO_Init>


  /* Enable and set lines 10 to 15 Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DRDY_EXTI_IRQn, 2, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2102      	movs	r1, #2
 8001aa2:	2028      	movs	r0, #40	; 0x28
 8001aa4:	f000 fe8f 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DRDY_EXTI_IRQn);
 8001aa8:	2028      	movs	r0, #40	; 0x28
 8001aaa:	f000 fea6 	bl	80027fa <HAL_NVIC_EnableIRQ>
}
 8001aae:	bf00      	nop
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	10110000 	.word	0x10110000
 8001ac0:	48000800 	.word	0x48000800

08001ac4 <getCurrentTime>:
  * @param  timeSpec
  * @retval uint32_t
  */

void getCurrentTime (timeSpec *currTime)
{
 8001ac4:	b490      	push	{r4, r7}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	currTime->usTimerResetcount = usTimerPeriodCounter;
 8001acc:	4b07      	ldr	r3, [pc, #28]	; (8001aec <getCurrentTime+0x28>)
 8001ace:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	601a      	str	r2, [r3, #0]
	currTime->usElapsed = TIM7->CNT;
 8001ad8:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <getCurrentTime+0x2c>)
 8001ada:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	605a      	str	r2, [r3, #4]
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc90      	pop	{r4, r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	200000d8 	.word	0x200000d8
 8001af0:	40001400 	.word	0x40001400

08001af4 <getTimeDiff>:
  * @param  timeSpec,timeSpec
  * @retval uint32_t
  */

uint32_t getTimeDiff (timeSpec *timStop, timeSpec *timStart)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
	uint32_t rollDiff = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
	rollDiff = timStop->usTimerResetcount - timStart->usTimerResetcount;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	60fb      	str	r3, [r7, #12]

	return ((timStop->usElapsed  - timStart->usElapsed) + 65535 * rollDiff );
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685a      	ldr	r2, [r3, #4]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	1ad1      	subs	r1, r2, r3
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	041b      	lsls	r3, r3, #16
 8001b1e:	1a9b      	subs	r3, r3, r2
 8001b20:	440b      	add	r3, r1

}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	0000      	movs	r0, r0
	...

08001b40 <Convert_Code2RTD_Resistance>:
 * @param[in] rtdSet 		RTD Characteristic set handle
 *
 * @return    RTDres        RTD resistance (ohms) written into rtdSet
 */
float Convert_Code2RTD_Resistance( ADCchar_Set *adcChars, RTD_Set *rtdSet )
{
 8001b40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b44:	ed2d 8b02 	vpush	{d8}
 8001b48:	b086      	sub	sp, #24
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
 8001b4e:	6039      	str	r1, [r7, #0]
	float ADCcompValue1, ADCcompValue2;
	float RTDres;

	// Conversion_Result = (Code * Gain_Calibration_Coefficient) + Offset_Calibration_Coefficient
	ADCcompValue1 = ((float) adcChars->adcValue1 * adcChars->gainCalCoeff) + adcChars->offsetCalCoeff;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	695b      	ldr	r3, [r3, #20]
 8001b60:	ee07 3a90 	vmov	s15, r3
 8001b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b7c:	edc7 7a04 	vstr	s15, [r7, #16]

	switch( rtdSet->wiring ) {
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	7e1b      	ldrb	r3, [r3, #24]
 8001b84:	2b07      	cmp	r3, #7
 8001b86:	f200 80c4 	bhi.w	8001d12 <Convert_Code2RTD_Resistance+0x1d2>
 8001b8a:	a201      	add	r2, pc, #4	; (adr r2, 8001b90 <Convert_Code2RTD_Resistance+0x50>)
 8001b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b90:	08001bb1 	.word	0x08001bb1
 8001b94:	08001bb1 	.word	0x08001bb1
 8001b98:	08001c0f 	.word	0x08001c0f
 8001b9c:	08001c6d 	.word	0x08001c6d
 8001ba0:	08001c6d 	.word	0x08001c6d
 8001ba4:	08001bb1 	.word	0x08001bb1
 8001ba8:	08001bb1 	.word	0x08001bb1
 8001bac:	08001bb1 	.word	0x08001bb1
		case Two_Wire_High_Side_Ref:
		case Three_Wire_High_Side_Ref_Two_IDAC:
		case Four_Wire_Low_Side_Ref:
		case Four_Wire_High_Side_Ref:
			// RTD_Resistance = (Reference_Resistance * Code) / (Gain * 2^(ADC_Resolution-1))
			RTDres = rtdSet->Rref * ADCcompValue1 / (float) (adcChars->pgaGain * pow(2, adcChars->resolution-1));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	ed93 7a07 	vldr	s14, [r3, #28]
 8001bb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bba:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fc6a 	bl	800049c <__aeabi_ui2d>
 8001bc8:	4604      	mov	r4, r0
 8001bca:	460d      	mov	r5, r1
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7fe fc72 	bl	80004bc <__aeabi_i2d>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	ec43 2b11 	vmov	d1, r2, r3
 8001be0:	ed9f 0b51 	vldr	d0, [pc, #324]	; 8001d28 <Convert_Code2RTD_Resistance+0x1e8>
 8001be4:	f003 f9ac 	bl	8004f40 <pow>
 8001be8:	ec53 2b10 	vmov	r2, r3, d0
 8001bec:	4620      	mov	r0, r4
 8001bee:	4629      	mov	r1, r5
 8001bf0:	f7fe fcce 	bl	8000590 <__aeabi_dmul>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	460c      	mov	r4, r1
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	f7fe ff98 	bl	8000b30 <__aeabi_d2f>
 8001c00:	ee07 0a10 	vmov	s14, r0
 8001c04:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001c08:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8001c0c:	e081      	b.n	8001d12 <Convert_Code2RTD_Resistance+0x1d2>

		case Three_Wire_Low_Side_Ref_Two_IDAC:
			// RTD_Resistance = (Reference_Resistance * Code) / (Gain * 2^(ADC_Resolution-2))
			RTDres = rtdSet->Rref * ADCcompValue1 / (float) (adcChars->pgaGain * pow(2, adcChars->resolution-2));;
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	ed93 7a07 	vldr	s14, [r3, #28]
 8001c14:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c18:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fc3b 	bl	800049c <__aeabi_ui2d>
 8001c26:	4604      	mov	r4, r0
 8001c28:	460d      	mov	r5, r1
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	3b02      	subs	r3, #2
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fc43 	bl	80004bc <__aeabi_i2d>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	ec43 2b11 	vmov	d1, r2, r3
 8001c3e:	ed9f 0b3a 	vldr	d0, [pc, #232]	; 8001d28 <Convert_Code2RTD_Resistance+0x1e8>
 8001c42:	f003 f97d 	bl	8004f40 <pow>
 8001c46:	ec53 2b10 	vmov	r2, r3, d0
 8001c4a:	4620      	mov	r0, r4
 8001c4c:	4629      	mov	r1, r5
 8001c4e:	f7fe fc9f 	bl	8000590 <__aeabi_dmul>
 8001c52:	4603      	mov	r3, r0
 8001c54:	460c      	mov	r4, r1
 8001c56:	4618      	mov	r0, r3
 8001c58:	4621      	mov	r1, r4
 8001c5a:	f7fe ff69 	bl	8000b30 <__aeabi_d2f>
 8001c5e:	ee07 0a10 	vmov	s14, r0
 8001c62:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001c66:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8001c6a:	e052      	b.n	8001d12 <Convert_Code2RTD_Resistance+0x1d2>

		case Three_Wire_High_Side_Ref_One_IDAC:
		case Three_Wire_Low_Side_Ref_One_IDAC:
			// Needs two measurements
			// Conversion_Result = (Code * Gain_Calibration_Coefficient) + Offset_Calibration_Coefficient
			ADCcompValue2 = ((float) adcChars->adcValue2 * adcChars->gainCalCoeff) + adcChars->offsetCalCoeff;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c70:	ee07 3a90 	vmov	s15, r3
 8001c74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	ee07 3a90 	vmov	s15, r3
 8001c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c98:	edc7 7a03 	vstr	s15, [r7, #12]
			// RTD_Resistance = (Reference_Resistance * (Code1 - Code2) / (Gain * 2^(ADC_Resolution-1))
			RTDres        = rtdSet->Rref * (ADCcompValue1 - ADCcompValue2) / (adcChars->pgaGain * pow(2, adcChars->resolution-1));
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	ed93 7a07 	vldr	s14, [r3, #28]
 8001ca2:	edd7 6a04 	vldr	s13, [r7, #16]
 8001ca6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001caa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cb2:	ee17 0a90 	vmov	r0, s15
 8001cb6:	f7fe fc13 	bl	80004e0 <__aeabi_f2d>
 8001cba:	4604      	mov	r4, r0
 8001cbc:	460d      	mov	r5, r1
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe fbea 	bl	800049c <__aeabi_ui2d>
 8001cc8:	4680      	mov	r8, r0
 8001cca:	4689      	mov	r9, r1
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fbf2 	bl	80004bc <__aeabi_i2d>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	ec43 2b11 	vmov	d1, r2, r3
 8001ce0:	ed9f 0b11 	vldr	d0, [pc, #68]	; 8001d28 <Convert_Code2RTD_Resistance+0x1e8>
 8001ce4:	f003 f92c 	bl	8004f40 <pow>
 8001ce8:	ec53 2b10 	vmov	r2, r3, d0
 8001cec:	4640      	mov	r0, r8
 8001cee:	4649      	mov	r1, r9
 8001cf0:	f7fe fc4e 	bl	8000590 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	4629      	mov	r1, r5
 8001cfc:	f7fe fd72 	bl	80007e4 <__aeabi_ddiv>
 8001d00:	4603      	mov	r3, r0
 8001d02:	460c      	mov	r4, r1
 8001d04:	4618      	mov	r0, r3
 8001d06:	4621      	mov	r1, r4
 8001d08:	f7fe ff12 	bl	8000b30 <__aeabi_d2f>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	617b      	str	r3, [r7, #20]
			break;
 8001d10:	bf00      	nop
	}
	return( RTDres );
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	ee07 3a90 	vmov	s15, r3
}
 8001d18:	eeb0 0a67 	vmov.f32	s0, s15
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	ecbd 8b02 	vpop	{d8}
 8001d24:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d28:	00000000 	.word	0x00000000
 8001d2c:	40000000 	.word	0x40000000

08001d30 <Binary_Search>:
 *
 * @return index into Table with match
 *
 */
static int Binary_Search(const float *table, float value, int min, int max)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d3c:	6079      	str	r1, [r7, #4]
 8001d3e:	603a      	str	r2, [r7, #0]
	int midPt = (min + max)/2;
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	4413      	add	r3, r2
 8001d46:	0fda      	lsrs	r2, r3, #31
 8001d48:	4413      	add	r3, r2
 8001d4a:	105b      	asrs	r3, r3, #1
 8001d4c:	617b      	str	r3, [r7, #20]

	if ( (midPt == max) || (midPt == min) )
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d003      	beq.n	8001d5e <Binary_Search+0x2e>
 8001d56:	697a      	ldr	r2, [r7, #20]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d101      	bne.n	8001d62 <Binary_Search+0x32>
		return( midPt );
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	e021      	b.n	8001da6 <Binary_Search+0x76>
	else {
	    if ( value < table[midPt])
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	4413      	add	r3, r2
 8001d6a:	edd3 7a00 	vldr	s15, [r3]
 8001d6e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7a:	d50a      	bpl.n	8001d92 <Binary_Search+0x62>
	        return Binary_Search( table, value, min, midPt - 1 );
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	461a      	mov	r2, r3
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	ed97 0a02 	vldr	s0, [r7, #8]
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f7ff ffd1 	bl	8001d30 <Binary_Search>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	e009      	b.n	8001da6 <Binary_Search+0x76>
	    else
	        return Binary_Search(table, value, midPt + 1, max );
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	3301      	adds	r3, #1
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	ed97 0a02 	vldr	s0, [r7, #8]
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f7ff ffc6 	bl	8001d30 <Binary_Search>
 8001da4:	4603      	mov	r3, r0

	}
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3718      	adds	r7, #24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <RTD_Linearization>:
 * @param[in] RTDres 	RTD resistance
 *
 * @return RTD Temperature (C)
 */
float RTD_Linearization( RTD_Set *rtdSet, float RTDres )
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	ed87 0a00 	vstr	s0, [r7]
#else 	// Look-Up Table

    // if previous math gave NAN, return NAN.
    if ( RTDres == NAN ) return NAN;

    if ( RTDres < rtdSet->table[0] )
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	ed97 7a00 	vldr	s14, [r7]
 8001dc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd0:	d502      	bpl.n	8001dd8 <RTD_Linearization+0x28>
        return NAN;
 8001dd2:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8001f10 <RTD_Linearization+0x160>
 8001dd6:	e096      	b.n	8001f06 <RTD_Linearization+0x156>
    else if ( RTDres <= rtdSet->table[1] )
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	3304      	adds	r3, #4
 8001dde:	edd3 7a00 	vldr	s15, [r3]
 8001de2:	ed97 7a00 	vldr	s14, [r7]
 8001de6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dee:	d806      	bhi.n	8001dfe <RTD_Linearization+0x4e>
        return rtdSet->min;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	ee07 3a90 	vmov	s15, r3
 8001df8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dfc:	e083      	b.n	8001f06 <RTD_Linearization+0x156>
    else if ( RTDres > rtdSet->table[rtdSet->max - rtdSet->min] )
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	691a      	ldr	r2, [r3, #16]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68d9      	ldr	r1, [r3, #12]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	1acb      	subs	r3, r1, r3
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	edd3 7a00 	vldr	s15, [r3]
 8001e14:	ed97 7a00 	vldr	s14, [r7]
 8001e18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e20:	dd02      	ble.n	8001e28 <RTD_Linearization+0x78>
        return NAN;
 8001e22:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8001f10 <RTD_Linearization+0x160>
 8001e26:	e06e      	b.n	8001f06 <RTD_Linearization+0x156>
    if ( RTDres > rtdSet->table[rtdSet->max - rtdSet->min - 1] )
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691a      	ldr	r2, [r3, #16]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68d9      	ldr	r1, [r3, #12]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	1acb      	subs	r3, r1, r3
 8001e36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4413      	add	r3, r2
 8001e40:	edd3 7a00 	vldr	s15, [r3]
 8001e44:	ed97 7a00 	vldr	s14, [r7]
 8001e48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e50:	dd06      	ble.n	8001e60 <RTD_Linearization+0xb0>
        return rtdSet->max;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	ee07 3a90 	vmov	s15, r3
 8001e5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e5e:	e052      	b.n	8001f06 <RTD_Linearization+0x156>

    rtdIndex = Binary_Search( rtdSet->table, RTDres, 0, rtdSet->size - 1 );
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6918      	ldr	r0, [r3, #16]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	ed97 0a00 	vldr	s0, [r7]
 8001e72:	f7ff ff5d 	bl	8001d30 <Binary_Search>
 8001e76:	60f8      	str	r0, [r7, #12]

    // Linear Interpolation
    // tx = m(Resx - Res0) + t0; m = (t1-t0)/(Res1-Res0) = 1/(Res1-Res0)
    // tx = t0 + (Resx - Res0)/(Res1 - Res0)
    if ( (rtdSet->table[rtdIndex+1] - rtdSet->table[rtdIndex]) == 0 ) {      // Both index are the same, choose upper one
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691a      	ldr	r2, [r3, #16]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	4413      	add	r3, r2
 8001e84:	ed93 7a00 	vldr	s14, [r3]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e9a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea2:	d108      	bne.n	8001eb6 <RTD_Linearization+0x106>
        return( rtdIndex + rtdSet->min  );
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4413      	add	r3, r2
 8001eac:	ee07 3a90 	vmov	s15, r3
 8001eb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eb4:	e027      	b.n	8001f06 <RTD_Linearization+0x156>
    } else {
        return( rtdIndex + rtdSet->min + (RTDres - rtdSet->table[rtdIndex])/(rtdSet->table[rtdIndex+1] - rtdSet->table[rtdIndex]) );
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	691a      	ldr	r2, [r3, #16]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	4413      	add	r3, r2
 8001ed0:	edd3 7a00 	vldr	s15, [r3]
 8001ed4:	edd7 6a00 	vldr	s13, [r7]
 8001ed8:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	691a      	ldr	r2, [r3, #16]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	edd3 6a00 	vldr	s13, [r3]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	edd3 7a00 	vldr	s15, [r3]
 8001efa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001efe:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f02:	ee77 7a27 	vadd.f32	s15, s14, s15

    }
#endif
}
 8001f06:	eeb0 0a67 	vmov.f32	s0, s15
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	7fc00000 	.word	0x7fc00000

08001f14 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	4a04      	ldr	r2, [pc, #16]	; (8001f30 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8001f1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f22:	6093      	str	r3, [r2, #8]
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40007000 	.word	0x40007000

08001f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <HAL_MspInit+0x44>)
 8001f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f3e:	4a0e      	ldr	r2, [pc, #56]	; (8001f78 <HAL_MspInit+0x44>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6613      	str	r3, [r2, #96]	; 0x60
 8001f46:	4b0c      	ldr	r3, [pc, #48]	; (8001f78 <HAL_MspInit+0x44>)
 8001f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f52:	4b09      	ldr	r3, [pc, #36]	; (8001f78 <HAL_MspInit+0x44>)
 8001f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f56:	4a08      	ldr	r2, [pc, #32]	; (8001f78 <HAL_MspInit+0x44>)
 8001f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f5e:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <HAL_MspInit+0x44>)
 8001f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f66:	603b      	str	r3, [r7, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8001f6a:	f7ff ffd3 	bl	8001f14 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40021000 	.word	0x40021000

08001f7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a0a      	ldr	r2, [pc, #40]	; (8001fb4 <HAL_TIM_Base_MspInit+0x38>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d10b      	bne.n	8001fa6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <HAL_TIM_Base_MspInit+0x3c>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	4a09      	ldr	r2, [pc, #36]	; (8001fb8 <HAL_TIM_Base_MspInit+0x3c>)
 8001f94:	f043 0320 	orr.w	r3, r3, #32
 8001f98:	6593      	str	r3, [r2, #88]	; 0x58
 8001f9a:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <HAL_TIM_Base_MspInit+0x3c>)
 8001f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9e:	f003 0320 	and.w	r3, r3, #32
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001fa6:	bf00      	nop
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40001400 	.word	0x40001400
 8001fb8:	40021000 	.word	0x40021000

08001fbc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	; 0x28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 0314 	add.w	r3, r7, #20
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a49      	ldr	r2, [pc, #292]	; (8002100 <HAL_SPI_MspInit+0x144>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	f040 808b 	bne.w	80020f6 <HAL_SPI_MspInit+0x13a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fe0:	4b48      	ldr	r3, [pc, #288]	; (8002104 <HAL_SPI_MspInit+0x148>)
 8001fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fe4:	4a47      	ldr	r2, [pc, #284]	; (8002104 <HAL_SPI_MspInit+0x148>)
 8001fe6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fea:	6613      	str	r3, [r2, #96]	; 0x60
 8001fec:	4b45      	ldr	r3, [pc, #276]	; (8002104 <HAL_SPI_MspInit+0x148>)
 8001fee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ff0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff8:	4b42      	ldr	r3, [pc, #264]	; (8002104 <HAL_SPI_MspInit+0x148>)
 8001ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffc:	4a41      	ldr	r2, [pc, #260]	; (8002104 <HAL_SPI_MspInit+0x148>)
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002004:	4b3f      	ldr	r3, [pc, #252]	; (8002104 <HAL_SPI_MspInit+0x148>)
 8002006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002010:	2318      	movs	r3, #24
 8002012:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201c:	2300      	movs	r3, #0
 800201e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002020:	2305      	movs	r3, #5
 8002022:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	4619      	mov	r1, r3
 800202a:	4837      	ldr	r0, [pc, #220]	; (8002108 <HAL_SPI_MspInit+0x14c>)
 800202c:	f000 fdec 	bl	8002c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002030:	2320      	movs	r3, #32
 8002032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002034:	2302      	movs	r3, #2
 8002036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002038:	2302      	movs	r3, #2
 800203a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203c:	2300      	movs	r3, #0
 800203e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002040:	2305      	movs	r3, #5
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	4619      	mov	r1, r3
 800204a:	482f      	ldr	r0, [pc, #188]	; (8002108 <HAL_SPI_MspInit+0x14c>)
 800204c:	f000 fddc 	bl	8002c08 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002050:	4b2e      	ldr	r3, [pc, #184]	; (800210c <HAL_SPI_MspInit+0x150>)
 8002052:	4a2f      	ldr	r2, [pc, #188]	; (8002110 <HAL_SPI_MspInit+0x154>)
 8002054:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002056:	4b2d      	ldr	r3, [pc, #180]	; (800210c <HAL_SPI_MspInit+0x150>)
 8002058:	220b      	movs	r2, #11
 800205a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800205c:	4b2b      	ldr	r3, [pc, #172]	; (800210c <HAL_SPI_MspInit+0x150>)
 800205e:	2210      	movs	r2, #16
 8002060:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002062:	4b2a      	ldr	r3, [pc, #168]	; (800210c <HAL_SPI_MspInit+0x150>)
 8002064:	2200      	movs	r2, #0
 8002066:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002068:	4b28      	ldr	r3, [pc, #160]	; (800210c <HAL_SPI_MspInit+0x150>)
 800206a:	2280      	movs	r2, #128	; 0x80
 800206c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800206e:	4b27      	ldr	r3, [pc, #156]	; (800210c <HAL_SPI_MspInit+0x150>)
 8002070:	2200      	movs	r2, #0
 8002072:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002074:	4b25      	ldr	r3, [pc, #148]	; (800210c <HAL_SPI_MspInit+0x150>)
 8002076:	2200      	movs	r2, #0
 8002078:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800207a:	4b24      	ldr	r3, [pc, #144]	; (800210c <HAL_SPI_MspInit+0x150>)
 800207c:	2200      	movs	r2, #0
 800207e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002080:	4b22      	ldr	r3, [pc, #136]	; (800210c <HAL_SPI_MspInit+0x150>)
 8002082:	2200      	movs	r2, #0
 8002084:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002086:	4821      	ldr	r0, [pc, #132]	; (800210c <HAL_SPI_MspInit+0x150>)
 8002088:	f000 fbd2 	bl	8002830 <HAL_DMA_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <HAL_SPI_MspInit+0xda>
    {
      Error_Handler();
 8002092:	f7ff fd4c 	bl	8001b2e <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a1c      	ldr	r2, [pc, #112]	; (800210c <HAL_SPI_MspInit+0x150>)
 800209a:	655a      	str	r2, [r3, #84]	; 0x54
 800209c:	4a1b      	ldr	r2, [pc, #108]	; (800210c <HAL_SPI_MspInit+0x150>)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80020a2:	4b1c      	ldr	r3, [pc, #112]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020a4:	4a1c      	ldr	r2, [pc, #112]	; (8002118 <HAL_SPI_MspInit+0x15c>)
 80020a6:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80020a8:	4b1a      	ldr	r3, [pc, #104]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020aa:	220a      	movs	r2, #10
 80020ac:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020ae:	4b19      	ldr	r3, [pc, #100]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020b4:	4b17      	ldr	r3, [pc, #92]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020ba:	4b16      	ldr	r3, [pc, #88]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020bc:	2280      	movs	r2, #128	; 0x80
 80020be:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020c0:	4b14      	ldr	r3, [pc, #80]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020c6:	4b13      	ldr	r3, [pc, #76]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80020cc:	4b11      	ldr	r3, [pc, #68]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80020d2:	4b10      	ldr	r3, [pc, #64]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80020da:	480e      	ldr	r0, [pc, #56]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020dc:	f000 fba8 	bl	8002830 <HAL_DMA_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_SPI_MspInit+0x12e>
    {
      Error_Handler();
 80020e6:	f7ff fd22 	bl	8001b2e <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a09      	ldr	r2, [pc, #36]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020ee:	659a      	str	r2, [r3, #88]	; 0x58
 80020f0:	4a08      	ldr	r2, [pc, #32]	; (8002114 <HAL_SPI_MspInit+0x158>)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80020f6:	bf00      	nop
 80020f8:	3728      	adds	r7, #40	; 0x28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40013000 	.word	0x40013000
 8002104:	40021000 	.word	0x40021000
 8002108:	48000400 	.word	0x48000400
 800210c:	20000304 	.word	0x20000304
 8002110:	40020030 	.word	0x40020030
 8002114:	20000258 	.word	0x20000258
 8002118:	4002001c 	.word	0x4002001c

0800211c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a12      	ldr	r2, [pc, #72]	; (8002174 <HAL_TIM_PWM_MspInit+0x58>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d10b      	bne.n	8002146 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800212e:	4b12      	ldr	r3, [pc, #72]	; (8002178 <HAL_TIM_PWM_MspInit+0x5c>)
 8002130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002132:	4a11      	ldr	r2, [pc, #68]	; (8002178 <HAL_TIM_PWM_MspInit+0x5c>)
 8002134:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002138:	6613      	str	r3, [r2, #96]	; 0x60
 800213a:	4b0f      	ldr	r3, [pc, #60]	; (8002178 <HAL_TIM_PWM_MspInit+0x5c>)
 800213c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800213e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

  if(htim_pwm->Instance==TIM8)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a0c      	ldr	r2, [pc, #48]	; (800217c <HAL_TIM_PWM_MspInit+0x60>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d10b      	bne.n	8002168 <HAL_TIM_PWM_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002150:	4b09      	ldr	r3, [pc, #36]	; (8002178 <HAL_TIM_PWM_MspInit+0x5c>)
 8002152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002154:	4a08      	ldr	r2, [pc, #32]	; (8002178 <HAL_TIM_PWM_MspInit+0x5c>)
 8002156:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800215a:	6613      	str	r3, [r2, #96]	; 0x60
 800215c:	4b06      	ldr	r3, [pc, #24]	; (8002178 <HAL_TIM_PWM_MspInit+0x5c>)
 800215e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002160:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002164:	60bb      	str	r3, [r7, #8]
 8002166:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	40012c00 	.word	0x40012c00
 8002178:	40021000 	.word	0x40021000
 800217c:	40013400 	.word	0x40013400

08002180 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08e      	sub	sp, #56	; 0x38
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]

	// GPIO Config for Advanced Timer 1 Outputs (1 complementary)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  GPIO_InitTypeDef GPIO_InitStruct2 = {0};
 8002198:	f107 0310 	add.w	r3, r7, #16
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]

  if(htim->Instance==TIM1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a34      	ldr	r2, [pc, #208]	; (8002280 <HAL_TIM_MspPostInit+0x100>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d140      	bne.n	8002234 <HAL_TIM_MspPostInit+0xb4>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b2:	4b34      	ldr	r3, [pc, #208]	; (8002284 <HAL_TIM_MspPostInit+0x104>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b6:	4a33      	ldr	r2, [pc, #204]	; (8002284 <HAL_TIM_MspPostInit+0x104>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021be:	4b31      	ldr	r3, [pc, #196]	; (8002284 <HAL_TIM_MspPostInit+0x104>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80021ca:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021d4:	2301      	movs	r3, #1
 80021d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d8:	2303      	movs	r3, #3
 80021da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80021dc:	2306      	movs	r3, #6
 80021de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e4:	4619      	mov	r1, r3
 80021e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ea:	f000 fd0d 	bl	8002c08 <HAL_GPIO_Init>


    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f2:	2302      	movs	r3, #2
 80021f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021f6:	2301      	movs	r3, #1
 80021f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fa:	2303      	movs	r3, #3
 80021fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1_COMP1;
 80021fe:	2306      	movs	r3, #6
 8002200:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002202:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002206:	4619      	mov	r1, r3
 8002208:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800220c:	f000 fcfc 	bl	8002c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002210:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002214:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800221a:	2301      	movs	r3, #1
 800221c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8002222:	230b      	movs	r3, #11
 8002224:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002226:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800222a:	4619      	mov	r1, r3
 800222c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002230:	f000 fcea 	bl	8002c08 <HAL_GPIO_Init>

  }

  // GPIO Config for Advanced Timer 8 Outputs
    if(htim->Instance==TIM8)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a13      	ldr	r2, [pc, #76]	; (8002288 <HAL_TIM_MspPostInit+0x108>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d11c      	bne.n	8002278 <HAL_TIM_MspPostInit+0xf8>
    {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

      __HAL_RCC_GPIOC_CLK_ENABLE();
 800223e:	4b11      	ldr	r3, [pc, #68]	; (8002284 <HAL_TIM_MspPostInit+0x104>)
 8002240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002242:	4a10      	ldr	r2, [pc, #64]	; (8002284 <HAL_TIM_MspPostInit+0x104>)
 8002244:	f043 0304 	orr.w	r3, r3, #4
 8002248:	64d3      	str	r3, [r2, #76]	; 0x4c
 800224a:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <HAL_TIM_MspPostInit+0x104>)
 800224c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	60bb      	str	r3, [r7, #8]
 8002254:	68bb      	ldr	r3, [r7, #8]
      PC6     ------> TIM8_CH1
      PC7     ------> TIM8_CH2
      PC8     ------> TIM8_CH3
      PC9     ------> TIM8_CH4
      */
      GPIO_InitStruct2.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002256:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800225a:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct2.Mode = GPIO_MODE_AF_PP;
 800225c:	2302      	movs	r3, #2
 800225e:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct2.Pull = GPIO_PULLUP;
 8002260:	2301      	movs	r3, #1
 8002262:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct2.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002264:	2303      	movs	r3, #3
 8002266:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct2.Alternate = GPIO_AF4_TIM8;
 8002268:	2304      	movs	r3, #4
 800226a:	623b      	str	r3, [r7, #32]
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct2);
 800226c:	f107 0310 	add.w	r3, r7, #16
 8002270:	4619      	mov	r1, r3
 8002272:	4806      	ldr	r0, [pc, #24]	; (800228c <HAL_TIM_MspPostInit+0x10c>)
 8002274:	f000 fcc8 	bl	8002c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002278:	bf00      	nop
 800227a:	3738      	adds	r7, #56	; 0x38
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40012c00 	.word	0x40012c00
 8002284:	40021000 	.word	0x40021000
 8002288:	40013400 	.word	0x40013400
 800228c:	48000800 	.word	0x48000800

08002290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022a2:	e7fe      	b.n	80022a2 <HardFault_Handler+0x4>

080022a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022a8:	e7fe      	b.n	80022a8 <MemManage_Handler+0x4>

080022aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022aa:	b480      	push	{r7}
 80022ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ae:	e7fe      	b.n	80022ae <BusFault_Handler+0x4>

080022b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022b4:	e7fe      	b.n	80022b4 <UsageFault_Handler+0x4>

080022b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022d2:	b480      	push	{r7}
 80022d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022e4:	f000 f976 	bl	80025d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}

080022ec <DMA1_Channel2_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80022f0:	4802      	ldr	r0, [pc, #8]	; (80022fc <DMA1_Channel2_IRQHandler+0x10>)
 80022f2:	f000 fb45 	bl	8002980 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	20000258 	.word	0x20000258

08002300 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002304:	4802      	ldr	r0, [pc, #8]	; (8002310 <DMA1_Channel3_IRQHandler+0x10>)
 8002306:	f000 fb3b 	bl	8002980 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	20000304 	.word	0x20000304

08002314 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002318:	4b08      	ldr	r3, [pc, #32]	; (800233c <SystemInit+0x28>)
 800231a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800231e:	4a07      	ldr	r2, [pc, #28]	; (800233c <SystemInit+0x28>)
 8002320:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002324:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002328:	4b04      	ldr	r3, [pc, #16]	; (800233c <SystemInit+0x28>)
 800232a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800232e:	609a      	str	r2, [r3, #8]
#endif
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	e000ed00 	.word	0xe000ed00

08002340 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002340:	480d      	ldr	r0, [pc, #52]	; (8002378 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002342:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002344:	480d      	ldr	r0, [pc, #52]	; (800237c <LoopForever+0x6>)
  ldr r1, =_edata
 8002346:	490e      	ldr	r1, [pc, #56]	; (8002380 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002348:	4a0e      	ldr	r2, [pc, #56]	; (8002384 <LoopForever+0xe>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800234c:	e002      	b.n	8002354 <LoopCopyDataInit>

0800234e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800234e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002352:	3304      	adds	r3, #4

08002354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002358:	d3f9      	bcc.n	800234e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235a:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <LoopForever+0x12>)
  ldr r4, =_ebss
 800235c:	4c0b      	ldr	r4, [pc, #44]	; (800238c <LoopForever+0x16>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002360:	e001      	b.n	8002366 <LoopFillZerobss>

08002362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002364:	3204      	adds	r2, #4

08002366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002368:	d3fb      	bcc.n	8002362 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800236a:	f7ff ffd3 	bl	8002314 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800236e:	f002 fdbb 	bl	8004ee8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002372:	f7ff f849 	bl	8001408 <main>

08002376 <LoopForever>:

LoopForever:
    b LoopForever
 8002376:	e7fe      	b.n	8002376 <LoopForever>
  ldr   r0, =_estack
 8002378:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800237c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002380:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8002384:	08007138 	.word	0x08007138
  ldr r2, =_sbss
 8002388:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 800238c:	20000370 	.word	0x20000370

08002390 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002390:	e7fe      	b.n	8002390 <ADC1_2_IRQHandler>
	...

08002394 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 800239e:	4b17      	ldr	r3, [pc, #92]	; (80023fc <BSP_LED_Init+0x68>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	4a16      	ldr	r2, [pc, #88]	; (80023fc <BSP_LED_Init+0x68>)
 80023a4:	f043 0302 	orr.w	r3, r3, #2
 80023a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023aa:	4b14      	ldr	r3, [pc, #80]	; (80023fc <BSP_LED_Init+0x68>)
 80023ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 80023b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023ba:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80023bc:	2301      	movs	r3, #1
 80023be:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c4:	2303      	movs	r3, #3
 80023c6:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	4a0d      	ldr	r2, [pc, #52]	; (8002400 <BSP_LED_Init+0x6c>)
 80023cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d0:	f107 020c 	add.w	r2, r7, #12
 80023d4:	4611      	mov	r1, r2
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 fc16 	bl	8002c08 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	4a08      	ldr	r2, [pc, #32]	; (8002400 <BSP_LED_Init+0x6c>)
 80023e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023e8:	2200      	movs	r2, #0
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 fd8e 	bl	8002f0c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3720      	adds	r7, #32
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40021000 	.word	0x40021000
 8002400:	20000028 	.word	0x20000028

08002404 <BSP_LED_Off>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	4a06      	ldr	r2, [pc, #24]	; (800242c <BSP_LED_Off+0x28>)
 8002412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002416:	f44f 7180 	mov.w	r1, #256	; 0x100
 800241a:	2200      	movs	r2, #0
 800241c:	4618      	mov	r0, r3
 800241e:	f000 fd75 	bl	8002f0c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000028 	.word	0x20000028

08002430 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	460a      	mov	r2, r1
 800243a:	71fb      	strb	r3, [r7, #7]
 800243c:	4613      	mov	r3, r2
 800243e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8002440:	4b2b      	ldr	r3, [pc, #172]	; (80024f0 <BSP_PB_Init+0xc0>)
 8002442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002444:	4a2a      	ldr	r2, [pc, #168]	; (80024f0 <BSP_PB_Init+0xc0>)
 8002446:	f043 0304 	orr.w	r3, r3, #4
 800244a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800244c:	4b28      	ldr	r3, [pc, #160]	; (80024f0 <BSP_PB_Init+0xc0>)
 800244e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	60bb      	str	r3, [r7, #8]
 8002456:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002458:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800245c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800245e:	2302      	movs	r3, #2
 8002460:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002462:	2302      	movs	r3, #2
 8002464:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002466:	79bb      	ldrb	r3, [r7, #6]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d10c      	bne.n	8002486 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800246c:	2300      	movs	r3, #0
 800246e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	4a20      	ldr	r2, [pc, #128]	; (80024f4 <BSP_PB_Init+0xc4>)
 8002474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002478:	f107 020c 	add.w	r2, r7, #12
 800247c:	4611      	mov	r1, r2
 800247e:	4618      	mov	r0, r3
 8002480:	f000 fbc2 	bl	8002c08 <HAL_GPIO_Init>
 8002484:	e02f      	b.n	80024e6 <BSP_PB_Init+0xb6>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002486:	4b1c      	ldr	r3, [pc, #112]	; (80024f8 <BSP_PB_Init+0xc8>)
 8002488:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	4a19      	ldr	r2, [pc, #100]	; (80024f4 <BSP_PB_Init+0xc4>)
 800248e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002492:	f107 020c 	add.w	r2, r7, #12
 8002496:	4611      	mov	r1, r2
 8002498:	4618      	mov	r0, r3
 800249a:	f000 fbb5 	bl	8002c08 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	00db      	lsls	r3, r3, #3
 80024a2:	4a16      	ldr	r2, [pc, #88]	; (80024fc <BSP_PB_Init+0xcc>)
 80024a4:	1898      	adds	r0, r3, r2
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	4a15      	ldr	r2, [pc, #84]	; (8002500 <BSP_PB_Init+0xd0>)
 80024aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ae:	4619      	mov	r1, r3
 80024b0:	f000 fb95 	bl	8002bde <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4a10      	ldr	r2, [pc, #64]	; (80024fc <BSP_PB_Init+0xcc>)
 80024ba:	1898      	adds	r0, r3, r2
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	4a11      	ldr	r2, [pc, #68]	; (8002504 <BSP_PB_Init+0xd4>)
 80024c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c4:	461a      	mov	r2, r3
 80024c6:	2100      	movs	r1, #0
 80024c8:	f000 fb6c 	bl	8002ba4 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80024cc:	2028      	movs	r0, #40	; 0x28
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	4a0d      	ldr	r2, [pc, #52]	; (8002508 <BSP_PB_Init+0xd8>)
 80024d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d6:	2200      	movs	r2, #0
 80024d8:	4619      	mov	r1, r3
 80024da:	f000 f974 	bl	80027c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80024de:	2328      	movs	r3, #40	; 0x28
 80024e0:	4618      	mov	r0, r3
 80024e2:	f000 f98a 	bl	80027fa <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3720      	adds	r7, #32
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40021000 	.word	0x40021000
 80024f4:	2000002c 	.word	0x2000002c
 80024f8:	10110000 	.word	0x10110000
 80024fc:	20000364 	.word	0x20000364
 8002500:	08007084 	.word	0x08007084
 8002504:	20000030 	.word	0x20000030
 8002508:	20000034 	.word	0x20000034

0800250c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002526:	2000      	movs	r0, #0
 8002528:	f7ff fff0 	bl	800250c <BSP_PB_Callback>
}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800253a:	2003      	movs	r0, #3
 800253c:	f000 f938 	bl	80027b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002540:	2000      	movs	r0, #0
 8002542:	f000 f80d 	bl	8002560 <HAL_InitTick>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	71fb      	strb	r3, [r7, #7]
 8002550:	e001      	b.n	8002556 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002552:	f7ff fcef 	bl	8001f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002556:	79fb      	ldrb	r3, [r7, #7]

}
 8002558:	4618      	mov	r0, r3
 800255a:	3708      	adds	r7, #8
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800256c:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <HAL_InitTick+0x68>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d022      	beq.n	80025ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002574:	4b15      	ldr	r3, [pc, #84]	; (80025cc <HAL_InitTick+0x6c>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <HAL_InitTick+0x68>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002580:	fbb1 f3f3 	udiv	r3, r1, r3
 8002584:	fbb2 f3f3 	udiv	r3, r2, r3
 8002588:	4618      	mov	r0, r3
 800258a:	f000 f944 	bl	8002816 <HAL_SYSTICK_Config>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10f      	bne.n	80025b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b0f      	cmp	r3, #15
 8002598:	d809      	bhi.n	80025ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800259a:	2200      	movs	r2, #0
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	f04f 30ff 	mov.w	r0, #4294967295
 80025a2:	f000 f910 	bl	80027c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025a6:	4a0a      	ldr	r2, [pc, #40]	; (80025d0 <HAL_InitTick+0x70>)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	e007      	b.n	80025be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	73fb      	strb	r3, [r7, #15]
 80025b2:	e004      	b.n	80025be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
 80025b8:	e001      	b.n	80025be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025be:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	2000003c 	.word	0x2000003c
 80025cc:	20000024 	.word	0x20000024
 80025d0:	20000038 	.word	0x20000038

080025d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <HAL_IncTick+0x1c>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <HAL_IncTick+0x20>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4413      	add	r3, r2
 80025e2:	4a03      	ldr	r2, [pc, #12]	; (80025f0 <HAL_IncTick+0x1c>)
 80025e4:	6013      	str	r3, [r2, #0]
}
 80025e6:	bf00      	nop
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	2000036c 	.word	0x2000036c
 80025f4:	2000003c 	.word	0x2000003c

080025f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b03      	ldr	r3, [pc, #12]	; (800260c <HAL_GetTick+0x14>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	2000036c 	.word	0x2000036c

08002610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002620:	4b0c      	ldr	r3, [pc, #48]	; (8002654 <__NVIC_SetPriorityGrouping+0x44>)
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800262c:	4013      	ands	r3, r2
 800262e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002638:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800263c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002642:	4a04      	ldr	r2, [pc, #16]	; (8002654 <__NVIC_SetPriorityGrouping+0x44>)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	60d3      	str	r3, [r2, #12]
}
 8002648:	bf00      	nop
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800265c:	4b04      	ldr	r3, [pc, #16]	; (8002670 <__NVIC_GetPriorityGrouping+0x18>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	0a1b      	lsrs	r3, r3, #8
 8002662:	f003 0307 	and.w	r3, r3, #7
}
 8002666:	4618      	mov	r0, r3
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	4603      	mov	r3, r0
 800267c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800267e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002682:	2b00      	cmp	r3, #0
 8002684:	db0b      	blt.n	800269e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	f003 021f 	and.w	r2, r3, #31
 800268c:	4907      	ldr	r1, [pc, #28]	; (80026ac <__NVIC_EnableIRQ+0x38>)
 800268e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002692:	095b      	lsrs	r3, r3, #5
 8002694:	2001      	movs	r0, #1
 8002696:	fa00 f202 	lsl.w	r2, r0, r2
 800269a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	e000e100 	.word	0xe000e100

080026b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	6039      	str	r1, [r7, #0]
 80026ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	db0a      	blt.n	80026da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	490c      	ldr	r1, [pc, #48]	; (80026fc <__NVIC_SetPriority+0x4c>)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	0112      	lsls	r2, r2, #4
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	440b      	add	r3, r1
 80026d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d8:	e00a      	b.n	80026f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	4908      	ldr	r1, [pc, #32]	; (8002700 <__NVIC_SetPriority+0x50>)
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	f003 030f 	and.w	r3, r3, #15
 80026e6:	3b04      	subs	r3, #4
 80026e8:	0112      	lsls	r2, r2, #4
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	440b      	add	r3, r1
 80026ee:	761a      	strb	r2, [r3, #24]
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	e000e100 	.word	0xe000e100
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002704:	b480      	push	{r7}
 8002706:	b089      	sub	sp, #36	; 0x24
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f1c3 0307 	rsb	r3, r3, #7
 800271e:	2b04      	cmp	r3, #4
 8002720:	bf28      	it	cs
 8002722:	2304      	movcs	r3, #4
 8002724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3304      	adds	r3, #4
 800272a:	2b06      	cmp	r3, #6
 800272c:	d902      	bls.n	8002734 <NVIC_EncodePriority+0x30>
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3b03      	subs	r3, #3
 8002732:	e000      	b.n	8002736 <NVIC_EncodePriority+0x32>
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	f04f 32ff 	mov.w	r2, #4294967295
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43da      	mvns	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	401a      	ands	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800274c:	f04f 31ff 	mov.w	r1, #4294967295
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	fa01 f303 	lsl.w	r3, r1, r3
 8002756:	43d9      	mvns	r1, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800275c:	4313      	orrs	r3, r2
         );
}
 800275e:	4618      	mov	r0, r3
 8002760:	3724      	adds	r7, #36	; 0x24
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
	...

0800276c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	3b01      	subs	r3, #1
 8002778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800277c:	d301      	bcc.n	8002782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800277e:	2301      	movs	r3, #1
 8002780:	e00f      	b.n	80027a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002782:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <SysTick_Config+0x40>)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800278a:	210f      	movs	r1, #15
 800278c:	f04f 30ff 	mov.w	r0, #4294967295
 8002790:	f7ff ff8e 	bl	80026b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002794:	4b05      	ldr	r3, [pc, #20]	; (80027ac <SysTick_Config+0x40>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800279a:	4b04      	ldr	r3, [pc, #16]	; (80027ac <SysTick_Config+0x40>)
 800279c:	2207      	movs	r2, #7
 800279e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	e000e010 	.word	0xe000e010

080027b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff29 	bl	8002610 <__NVIC_SetPriorityGrouping>
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b086      	sub	sp, #24
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	607a      	str	r2, [r7, #4]
 80027d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027d4:	f7ff ff40 	bl	8002658 <__NVIC_GetPriorityGrouping>
 80027d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	68b9      	ldr	r1, [r7, #8]
 80027de:	6978      	ldr	r0, [r7, #20]
 80027e0:	f7ff ff90 	bl	8002704 <NVIC_EncodePriority>
 80027e4:	4602      	mov	r2, r0
 80027e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ea:	4611      	mov	r1, r2
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff5f 	bl	80026b0 <__NVIC_SetPriority>
}
 80027f2:	bf00      	nop
 80027f4:	3718      	adds	r7, #24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b082      	sub	sp, #8
 80027fe:	af00      	add	r7, sp, #0
 8002800:	4603      	mov	r3, r0
 8002802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff33 	bl	8002674 <__NVIC_EnableIRQ>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff ffa4 	bl	800276c <SysTick_Config>
 8002824:	4603      	mov	r3, r0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
	...

08002830 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e08d      	b.n	800295e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	4b47      	ldr	r3, [pc, #284]	; (8002968 <HAL_DMA_Init+0x138>)
 800284a:	429a      	cmp	r2, r3
 800284c:	d80f      	bhi.n	800286e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	461a      	mov	r2, r3
 8002854:	4b45      	ldr	r3, [pc, #276]	; (800296c <HAL_DMA_Init+0x13c>)
 8002856:	4413      	add	r3, r2
 8002858:	4a45      	ldr	r2, [pc, #276]	; (8002970 <HAL_DMA_Init+0x140>)
 800285a:	fba2 2303 	umull	r2, r3, r2, r3
 800285e:	091b      	lsrs	r3, r3, #4
 8002860:	009a      	lsls	r2, r3, #2
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a42      	ldr	r2, [pc, #264]	; (8002974 <HAL_DMA_Init+0x144>)
 800286a:	641a      	str	r2, [r3, #64]	; 0x40
 800286c:	e00e      	b.n	800288c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	4b40      	ldr	r3, [pc, #256]	; (8002978 <HAL_DMA_Init+0x148>)
 8002876:	4413      	add	r3, r2
 8002878:	4a3d      	ldr	r2, [pc, #244]	; (8002970 <HAL_DMA_Init+0x140>)
 800287a:	fba2 2303 	umull	r2, r3, r2, r3
 800287e:	091b      	lsrs	r3, r3, #4
 8002880:	009a      	lsls	r2, r3, #2
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a3c      	ldr	r2, [pc, #240]	; (800297c <HAL_DMA_Init+0x14c>)
 800288a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2202      	movs	r2, #2
 8002890:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80028a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80028b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028d0:	68fa      	ldr	r2, [r7, #12]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 f8fe 	bl	8002ae0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028ec:	d102      	bne.n	80028f4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002908:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d010      	beq.n	8002934 <HAL_DMA_Init+0x104>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b04      	cmp	r3, #4
 8002918:	d80c      	bhi.n	8002934 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 f91e 	bl	8002b5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	e008      	b.n	8002946 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40020407 	.word	0x40020407
 800296c:	bffdfff8 	.word	0xbffdfff8
 8002970:	cccccccd 	.word	0xcccccccd
 8002974:	40020000 	.word	0x40020000
 8002978:	bffdfbf8 	.word	0xbffdfbf8
 800297c:	40020400 	.word	0x40020400

08002980 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299c:	f003 031f 	and.w	r3, r3, #31
 80029a0:	2204      	movs	r2, #4
 80029a2:	409a      	lsls	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4013      	ands	r3, r2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d026      	beq.n	80029fa <HAL_DMA_IRQHandler+0x7a>
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d021      	beq.n	80029fa <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0320 	and.w	r3, r3, #32
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d107      	bne.n	80029d4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0204 	bic.w	r2, r2, #4
 80029d2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d8:	f003 021f 	and.w	r2, r3, #31
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	2104      	movs	r1, #4
 80029e2:	fa01 f202 	lsl.w	r2, r1, r2
 80029e6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d071      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80029f8:	e06c      	b.n	8002ad4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fe:	f003 031f 	and.w	r3, r3, #31
 8002a02:	2202      	movs	r2, #2
 8002a04:	409a      	lsls	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d02e      	beq.n	8002a6c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d029      	beq.n	8002a6c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d10b      	bne.n	8002a3e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 020a 	bic.w	r2, r2, #10
 8002a34:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a42:	f003 021f 	and.w	r2, r3, #31
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	2102      	movs	r1, #2
 8002a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a50:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d038      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002a6a:	e033      	b.n	8002ad4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	2208      	movs	r2, #8
 8002a76:	409a      	lsls	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d02a      	beq.n	8002ad6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f003 0308 	and.w	r3, r3, #8
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d025      	beq.n	8002ad6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 020e 	bic.w	r2, r2, #14
 8002a98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	f003 021f 	and.w	r2, r3, #31
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d004      	beq.n	8002ad6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ad4:	bf00      	nop
 8002ad6:	bf00      	nop
}
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b16      	ldr	r3, [pc, #88]	; (8002b48 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d802      	bhi.n	8002afa <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002af4:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002af6:	617b      	str	r3, [r7, #20]
 8002af8:	e001      	b.n	8002afe <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002afa:	4b15      	ldr	r3, [pc, #84]	; (8002b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002afc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	3b08      	subs	r3, #8
 8002b0a:	4a12      	ldr	r2, [pc, #72]	; (8002b54 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b10:	091b      	lsrs	r3, r3, #4
 8002b12:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b18:	089b      	lsrs	r3, r3, #2
 8002b1a:	009a      	lsls	r2, r3, #2
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4413      	add	r3, r2
 8002b20:	461a      	mov	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a0b      	ldr	r2, [pc, #44]	; (8002b58 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002b2a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f003 031f 	and.w	r3, r3, #31
 8002b32:	2201      	movs	r2, #1
 8002b34:	409a      	lsls	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002b3a:	bf00      	nop
 8002b3c:	371c      	adds	r7, #28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40020407 	.word	0x40020407
 8002b4c:	40020800 	.word	0x40020800
 8002b50:	40020820 	.word	0x40020820
 8002b54:	cccccccd 	.word	0xcccccccd
 8002b58:	40020880 	.word	0x40020880

08002b5c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	461a      	mov	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a08      	ldr	r2, [pc, #32]	; (8002ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002b7e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	3b01      	subs	r3, #1
 8002b84:	f003 031f 	and.w	r3, r3, #31
 8002b88:	2201      	movs	r2, #1
 8002b8a:	409a      	lsls	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002b90:	bf00      	nop
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	1000823f 	.word	0x1000823f
 8002ba0:	40020940 	.word	0x40020940

08002ba4 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b087      	sub	sp, #28
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	460b      	mov	r3, r1
 8002bae:	607a      	str	r2, [r7, #4]
 8002bb0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8002bb6:	7afb      	ldrb	r3, [r7, #11]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d103      	bne.n	8002bc4 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	605a      	str	r2, [r3, #4]
      break;
 8002bc2:	e005      	b.n	8002bd0 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	75fb      	strb	r3, [r7, #23]
      break;
 8002bce:	bf00      	nop
  }

  return status;
 8002bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	371c      	adds	r7, #28
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
 8002be6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e003      	b.n	8002bfa <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
  }
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
	...

08002c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c16:	e15a      	b.n	8002ece <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	fa01 f303 	lsl.w	r3, r1, r3
 8002c24:	4013      	ands	r3, r2
 8002c26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 814c 	beq.w	8002ec8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d00b      	beq.n	8002c50 <HAL_GPIO_Init+0x48>
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d007      	beq.n	8002c50 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c44:	2b11      	cmp	r3, #17
 8002c46:	d003      	beq.n	8002c50 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b12      	cmp	r3, #18
 8002c4e:	d130      	bne.n	8002cb2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4013      	ands	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	68da      	ldr	r2, [r3, #12]
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c86:	2201      	movs	r2, #1
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	43db      	mvns	r3, r3
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	4013      	ands	r3, r2
 8002c94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	091b      	lsrs	r3, r3, #4
 8002c9c:	f003 0201 	and.w	r2, r3, #1
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	2203      	movs	r2, #3
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	43db      	mvns	r3, r3
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	693a      	ldr	r2, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0xea>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	2b12      	cmp	r3, #18
 8002cf0:	d123      	bne.n	8002d3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	08da      	lsrs	r2, r3, #3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3208      	adds	r2, #8
 8002cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	220f      	movs	r2, #15
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4013      	ands	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	691a      	ldr	r2, [r3, #16]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	08da      	lsrs	r2, r3, #3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3208      	adds	r2, #8
 8002d34:	6939      	ldr	r1, [r7, #16]
 8002d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	2203      	movs	r2, #3
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f003 0203 	and.w	r2, r3, #3
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 80a6 	beq.w	8002ec8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7c:	4b5b      	ldr	r3, [pc, #364]	; (8002eec <HAL_GPIO_Init+0x2e4>)
 8002d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d80:	4a5a      	ldr	r2, [pc, #360]	; (8002eec <HAL_GPIO_Init+0x2e4>)
 8002d82:	f043 0301 	orr.w	r3, r3, #1
 8002d86:	6613      	str	r3, [r2, #96]	; 0x60
 8002d88:	4b58      	ldr	r3, [pc, #352]	; (8002eec <HAL_GPIO_Init+0x2e4>)
 8002d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	60bb      	str	r3, [r7, #8]
 8002d92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d94:	4a56      	ldr	r2, [pc, #344]	; (8002ef0 <HAL_GPIO_Init+0x2e8>)
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	089b      	lsrs	r3, r3, #2
 8002d9a:	3302      	adds	r3, #2
 8002d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	220f      	movs	r2, #15
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002dbe:	d01f      	beq.n	8002e00 <HAL_GPIO_Init+0x1f8>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a4c      	ldr	r2, [pc, #304]	; (8002ef4 <HAL_GPIO_Init+0x2ec>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d019      	beq.n	8002dfc <HAL_GPIO_Init+0x1f4>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a4b      	ldr	r2, [pc, #300]	; (8002ef8 <HAL_GPIO_Init+0x2f0>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d013      	beq.n	8002df8 <HAL_GPIO_Init+0x1f0>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a4a      	ldr	r2, [pc, #296]	; (8002efc <HAL_GPIO_Init+0x2f4>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d00d      	beq.n	8002df4 <HAL_GPIO_Init+0x1ec>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4a49      	ldr	r2, [pc, #292]	; (8002f00 <HAL_GPIO_Init+0x2f8>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d007      	beq.n	8002df0 <HAL_GPIO_Init+0x1e8>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4a48      	ldr	r2, [pc, #288]	; (8002f04 <HAL_GPIO_Init+0x2fc>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d101      	bne.n	8002dec <HAL_GPIO_Init+0x1e4>
 8002de8:	2305      	movs	r3, #5
 8002dea:	e00a      	b.n	8002e02 <HAL_GPIO_Init+0x1fa>
 8002dec:	2306      	movs	r3, #6
 8002dee:	e008      	b.n	8002e02 <HAL_GPIO_Init+0x1fa>
 8002df0:	2304      	movs	r3, #4
 8002df2:	e006      	b.n	8002e02 <HAL_GPIO_Init+0x1fa>
 8002df4:	2303      	movs	r3, #3
 8002df6:	e004      	b.n	8002e02 <HAL_GPIO_Init+0x1fa>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	e002      	b.n	8002e02 <HAL_GPIO_Init+0x1fa>
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e000      	b.n	8002e02 <HAL_GPIO_Init+0x1fa>
 8002e00:	2300      	movs	r3, #0
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	f002 0203 	and.w	r2, r2, #3
 8002e08:	0092      	lsls	r2, r2, #2
 8002e0a:	4093      	lsls	r3, r2
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e12:	4937      	ldr	r1, [pc, #220]	; (8002ef0 <HAL_GPIO_Init+0x2e8>)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	089b      	lsrs	r3, r3, #2
 8002e18:	3302      	adds	r3, #2
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002e20:	4b39      	ldr	r3, [pc, #228]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e44:	4a30      	ldr	r2, [pc, #192]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002e4a:	4b2f      	ldr	r3, [pc, #188]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	43db      	mvns	r3, r3
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4013      	ands	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e6e:	4a26      	ldr	r2, [pc, #152]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e74:	4b24      	ldr	r3, [pc, #144]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	4013      	ands	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e98:	4a1b      	ldr	r2, [pc, #108]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e9e:	4b1a      	ldr	r3, [pc, #104]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	43db      	mvns	r3, r3
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ec2:	4a11      	ldr	r2, [pc, #68]	; (8002f08 <HAL_GPIO_Init+0x300>)
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f47f ae9d 	bne.w	8002c18 <HAL_GPIO_Init+0x10>
  }
}
 8002ede:	bf00      	nop
 8002ee0:	371c      	adds	r7, #28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	40010000 	.word	0x40010000
 8002ef4:	48000400 	.word	0x48000400
 8002ef8:	48000800 	.word	0x48000800
 8002efc:	48000c00 	.word	0x48000c00
 8002f00:	48001000 	.word	0x48001000
 8002f04:	48001400 	.word	0x48001400
 8002f08:	40010400 	.word	0x40010400

08002f0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	807b      	strh	r3, [r7, #2]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f1c:	787b      	ldrb	r3, [r7, #1]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f22:	887a      	ldrh	r2, [r7, #2]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f28:	e002      	b.n	8002f30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f2a:	887a      	ldrh	r2, [r7, #2]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	695a      	ldr	r2, [r3, #20]
 8002f4c:	887b      	ldrh	r3, [r7, #2]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f54:	887a      	ldrh	r2, [r7, #2]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002f5a:	e002      	b.n	8002f62 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f5c:	887a      	ldrh	r2, [r7, #2]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	619a      	str	r2, [r3, #24]
}
 8002f62:	bf00      	nop
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
	...

08002f70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d141      	bne.n	8003002 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f7e:	4b4b      	ldr	r3, [pc, #300]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f8a:	d131      	bne.n	8002ff0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f8c:	4b47      	ldr	r3, [pc, #284]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f92:	4a46      	ldr	r2, [pc, #280]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f9c:	4b43      	ldr	r3, [pc, #268]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002fa4:	4a41      	ldr	r2, [pc, #260]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002faa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fac:	4b40      	ldr	r3, [pc, #256]	; (80030b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2232      	movs	r2, #50	; 0x32
 8002fb2:	fb02 f303 	mul.w	r3, r2, r3
 8002fb6:	4a3f      	ldr	r2, [pc, #252]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbc:	0c9b      	lsrs	r3, r3, #18
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fc2:	e002      	b.n	8002fca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fca:	4b38      	ldr	r3, [pc, #224]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fd6:	d102      	bne.n	8002fde <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1f2      	bne.n	8002fc4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fde:	4b33      	ldr	r3, [pc, #204]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fea:	d158      	bne.n	800309e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e057      	b.n	80030a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ff0:	4b2e      	ldr	r3, [pc, #184]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ff6:	4a2d      	ldr	r2, [pc, #180]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ffc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003000:	e04d      	b.n	800309e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003008:	d141      	bne.n	800308e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800300a:	4b28      	ldr	r3, [pc, #160]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003016:	d131      	bne.n	800307c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003018:	4b24      	ldr	r3, [pc, #144]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800301a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800301e:	4a23      	ldr	r2, [pc, #140]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003024:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003028:	4b20      	ldr	r3, [pc, #128]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003030:	4a1e      	ldr	r2, [pc, #120]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003032:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003036:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003038:	4b1d      	ldr	r3, [pc, #116]	; (80030b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2232      	movs	r2, #50	; 0x32
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	4a1c      	ldr	r2, [pc, #112]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003044:	fba2 2303 	umull	r2, r3, r2, r3
 8003048:	0c9b      	lsrs	r3, r3, #18
 800304a:	3301      	adds	r3, #1
 800304c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800304e:	e002      	b.n	8003056 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	3b01      	subs	r3, #1
 8003054:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003056:	4b15      	ldr	r3, [pc, #84]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800305e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003062:	d102      	bne.n	800306a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f2      	bne.n	8003050 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800306a:	4b10      	ldr	r3, [pc, #64]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003076:	d112      	bne.n	800309e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e011      	b.n	80030a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800307c:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800307e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003088:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800308c:	e007      	b.n	800309e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800308e:	4b07      	ldr	r3, [pc, #28]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003096:	4a05      	ldr	r2, [pc, #20]	; (80030ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003098:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800309c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	40007000 	.word	0x40007000
 80030b0:	20000024 	.word	0x20000024
 80030b4:	431bde83 	.word	0x431bde83

080030b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b088      	sub	sp, #32
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e308      	b.n	80036dc <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d075      	beq.n	80031c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030d6:	4ba3      	ldr	r3, [pc, #652]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 030c 	and.w	r3, r3, #12
 80030de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030e0:	4ba0      	ldr	r3, [pc, #640]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	f003 0303 	and.w	r3, r3, #3
 80030e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	2b0c      	cmp	r3, #12
 80030ee:	d102      	bne.n	80030f6 <HAL_RCC_OscConfig+0x3e>
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2b03      	cmp	r3, #3
 80030f4:	d002      	beq.n	80030fc <HAL_RCC_OscConfig+0x44>
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	2b08      	cmp	r3, #8
 80030fa:	d10b      	bne.n	8003114 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fc:	4b99      	ldr	r3, [pc, #612]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d05b      	beq.n	80031c0 <HAL_RCC_OscConfig+0x108>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d157      	bne.n	80031c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e2e3      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800311c:	d106      	bne.n	800312c <HAL_RCC_OscConfig+0x74>
 800311e:	4b91      	ldr	r3, [pc, #580]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a90      	ldr	r2, [pc, #576]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	e01d      	b.n	8003168 <HAL_RCC_OscConfig+0xb0>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003134:	d10c      	bne.n	8003150 <HAL_RCC_OscConfig+0x98>
 8003136:	4b8b      	ldr	r3, [pc, #556]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a8a      	ldr	r2, [pc, #552]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800313c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	4b88      	ldr	r3, [pc, #544]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a87      	ldr	r2, [pc, #540]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003148:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	e00b      	b.n	8003168 <HAL_RCC_OscConfig+0xb0>
 8003150:	4b84      	ldr	r3, [pc, #528]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a83      	ldr	r2, [pc, #524]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003156:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800315a:	6013      	str	r3, [r2, #0]
 800315c:	4b81      	ldr	r3, [pc, #516]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a80      	ldr	r2, [pc, #512]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003162:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003166:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d013      	beq.n	8003198 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003170:	f7ff fa42 	bl	80025f8 <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003178:	f7ff fa3e 	bl	80025f8 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b64      	cmp	r3, #100	; 0x64
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e2a8      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800318a:	4b76      	ldr	r3, [pc, #472]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0f0      	beq.n	8003178 <HAL_RCC_OscConfig+0xc0>
 8003196:	e014      	b.n	80031c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003198:	f7ff fa2e 	bl	80025f8 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7ff fa2a 	bl	80025f8 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	; 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e294      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031b2:	4b6c      	ldr	r3, [pc, #432]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0xe8>
 80031be:	e000      	b.n	80031c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d075      	beq.n	80032ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ce:	4b65      	ldr	r3, [pc, #404]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 030c 	and.w	r3, r3, #12
 80031d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031d8:	4b62      	ldr	r3, [pc, #392]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	2b0c      	cmp	r3, #12
 80031e6:	d102      	bne.n	80031ee <HAL_RCC_OscConfig+0x136>
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d002      	beq.n	80031f4 <HAL_RCC_OscConfig+0x13c>
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	2b04      	cmp	r3, #4
 80031f2:	d11f      	bne.n	8003234 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031f4:	4b5b      	ldr	r3, [pc, #364]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d005      	beq.n	800320c <HAL_RCC_OscConfig+0x154>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e267      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800320c:	4b55      	ldr	r3, [pc, #340]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	061b      	lsls	r3, r3, #24
 800321a:	4952      	ldr	r1, [pc, #328]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800321c:	4313      	orrs	r3, r2
 800321e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003220:	4b51      	ldr	r3, [pc, #324]	; (8003368 <HAL_RCC_OscConfig+0x2b0>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff f99b 	bl	8002560 <HAL_InitTick>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d043      	beq.n	80032b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e253      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d023      	beq.n	8003284 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800323c:	4b49      	ldr	r3, [pc, #292]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a48      	ldr	r2, [pc, #288]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003246:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003248:	f7ff f9d6 	bl	80025f8 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003250:	f7ff f9d2 	bl	80025f8 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e23c      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003262:	4b40      	ldr	r3, [pc, #256]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800326a:	2b00      	cmp	r3, #0
 800326c:	d0f0      	beq.n	8003250 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800326e:	4b3d      	ldr	r3, [pc, #244]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	061b      	lsls	r3, r3, #24
 800327c:	4939      	ldr	r1, [pc, #228]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800327e:	4313      	orrs	r3, r2
 8003280:	604b      	str	r3, [r1, #4]
 8003282:	e01a      	b.n	80032ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003284:	4b37      	ldr	r3, [pc, #220]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a36      	ldr	r2, [pc, #216]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800328a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800328e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003290:	f7ff f9b2 	bl	80025f8 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003298:	f7ff f9ae 	bl	80025f8 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e218      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032aa:	4b2e      	ldr	r3, [pc, #184]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0x1e0>
 80032b6:	e000      	b.n	80032ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0308 	and.w	r3, r3, #8
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d03c      	beq.n	8003340 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d01c      	beq.n	8003308 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ce:	4b25      	ldr	r3, [pc, #148]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80032d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032d4:	4a23      	ldr	r2, [pc, #140]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032de:	f7ff f98b 	bl	80025f8 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e6:	f7ff f987 	bl	80025f8 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e1f1      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032f8:	4b1a      	ldr	r3, [pc, #104]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 80032fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0ef      	beq.n	80032e6 <HAL_RCC_OscConfig+0x22e>
 8003306:	e01b      	b.n	8003340 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003308:	4b16      	ldr	r3, [pc, #88]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 800330a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800330e:	4a15      	ldr	r2, [pc, #84]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003310:	f023 0301 	bic.w	r3, r3, #1
 8003314:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003318:	f7ff f96e 	bl	80025f8 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003320:	f7ff f96a 	bl	80025f8 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e1d4      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003332:	4b0c      	ldr	r3, [pc, #48]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003334:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1ef      	bne.n	8003320 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 80ab 	beq.w	80034a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800334e:	2300      	movs	r3, #0
 8003350:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003352:	4b04      	ldr	r3, [pc, #16]	; (8003364 <HAL_RCC_OscConfig+0x2ac>)
 8003354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d106      	bne.n	800336c <HAL_RCC_OscConfig+0x2b4>
 800335e:	2301      	movs	r3, #1
 8003360:	e005      	b.n	800336e <HAL_RCC_OscConfig+0x2b6>
 8003362:	bf00      	nop
 8003364:	40021000 	.word	0x40021000
 8003368:	20000038 	.word	0x20000038
 800336c:	2300      	movs	r3, #0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00d      	beq.n	800338e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003372:	4baf      	ldr	r3, [pc, #700]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003376:	4aae      	ldr	r2, [pc, #696]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800337c:	6593      	str	r3, [r2, #88]	; 0x58
 800337e:	4bac      	ldr	r3, [pc, #688]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800338a:	2301      	movs	r3, #1
 800338c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800338e:	4ba9      	ldr	r3, [pc, #676]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003396:	2b00      	cmp	r3, #0
 8003398:	d118      	bne.n	80033cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800339a:	4ba6      	ldr	r3, [pc, #664]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4aa5      	ldr	r2, [pc, #660]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 80033a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033a6:	f7ff f927 	bl	80025f8 <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ac:	e008      	b.n	80033c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ae:	f7ff f923 	bl	80025f8 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e18d      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033c0:	4b9c      	ldr	r3, [pc, #624]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d0f0      	beq.n	80033ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d108      	bne.n	80033e6 <HAL_RCC_OscConfig+0x32e>
 80033d4:	4b96      	ldr	r3, [pc, #600]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80033d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033da:	4a95      	ldr	r2, [pc, #596]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80033dc:	f043 0301 	orr.w	r3, r3, #1
 80033e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033e4:	e024      	b.n	8003430 <HAL_RCC_OscConfig+0x378>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2b05      	cmp	r3, #5
 80033ec:	d110      	bne.n	8003410 <HAL_RCC_OscConfig+0x358>
 80033ee:	4b90      	ldr	r3, [pc, #576]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80033f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f4:	4a8e      	ldr	r2, [pc, #568]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80033f6:	f043 0304 	orr.w	r3, r3, #4
 80033fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033fe:	4b8c      	ldr	r3, [pc, #560]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003404:	4a8a      	ldr	r2, [pc, #552]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800340e:	e00f      	b.n	8003430 <HAL_RCC_OscConfig+0x378>
 8003410:	4b87      	ldr	r3, [pc, #540]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003416:	4a86      	ldr	r2, [pc, #536]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003418:	f023 0301 	bic.w	r3, r3, #1
 800341c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003420:	4b83      	ldr	r3, [pc, #524]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003426:	4a82      	ldr	r2, [pc, #520]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003428:	f023 0304 	bic.w	r3, r3, #4
 800342c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d016      	beq.n	8003466 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003438:	f7ff f8de 	bl	80025f8 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800343e:	e00a      	b.n	8003456 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003440:	f7ff f8da 	bl	80025f8 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	f241 3288 	movw	r2, #5000	; 0x1388
 800344e:	4293      	cmp	r3, r2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e142      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003456:	4b76      	ldr	r3, [pc, #472]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0ed      	beq.n	8003440 <HAL_RCC_OscConfig+0x388>
 8003464:	e015      	b.n	8003492 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003466:	f7ff f8c7 	bl	80025f8 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800346c:	e00a      	b.n	8003484 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346e:	f7ff f8c3 	bl	80025f8 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	f241 3288 	movw	r2, #5000	; 0x1388
 800347c:	4293      	cmp	r3, r2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e12b      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003484:	4b6a      	ldr	r3, [pc, #424]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1ed      	bne.n	800346e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003492:	7ffb      	ldrb	r3, [r7, #31]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d105      	bne.n	80034a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003498:	4b65      	ldr	r3, [pc, #404]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800349a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349c:	4a64      	ldr	r2, [pc, #400]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800349e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0320 	and.w	r3, r3, #32
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d03c      	beq.n	800352a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01c      	beq.n	80034f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034b8:	4b5d      	ldr	r3, [pc, #372]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034be:	4a5c      	ldr	r2, [pc, #368]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c8:	f7ff f896 	bl	80025f8 <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034d0:	f7ff f892 	bl	80025f8 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e0fc      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034e2:	4b53      	ldr	r3, [pc, #332]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0ef      	beq.n	80034d0 <HAL_RCC_OscConfig+0x418>
 80034f0:	e01b      	b.n	800352a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80034f2:	4b4f      	ldr	r3, [pc, #316]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034f8:	4a4d      	ldr	r2, [pc, #308]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034fa:	f023 0301 	bic.w	r3, r3, #1
 80034fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003502:	f7ff f879 	bl	80025f8 <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800350a:	f7ff f875 	bl	80025f8 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e0df      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800351c:	4b44      	ldr	r3, [pc, #272]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800351e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1ef      	bne.n	800350a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 80d3 	beq.w	80036da <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003534:	4b3e      	ldr	r3, [pc, #248]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f003 030c 	and.w	r3, r3, #12
 800353c:	2b0c      	cmp	r3, #12
 800353e:	f000 808d 	beq.w	800365c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	69db      	ldr	r3, [r3, #28]
 8003546:	2b02      	cmp	r3, #2
 8003548:	d15a      	bne.n	8003600 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354a:	4b39      	ldr	r3, [pc, #228]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a38      	ldr	r2, [pc, #224]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003550:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003554:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003556:	f7ff f84f 	bl	80025f8 <HAL_GetTick>
 800355a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800355c:	e008      	b.n	8003570 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800355e:	f7ff f84b 	bl	80025f8 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	2b02      	cmp	r3, #2
 800356a:	d901      	bls.n	8003570 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e0b5      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003570:	4b2f      	ldr	r3, [pc, #188]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1f0      	bne.n	800355e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800357c:	4b2c      	ldr	r3, [pc, #176]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	4b2d      	ldr	r3, [pc, #180]	; (8003638 <HAL_RCC_OscConfig+0x580>)
 8003582:	4013      	ands	r3, r2
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	6a11      	ldr	r1, [r2, #32]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800358c:	3a01      	subs	r2, #1
 800358e:	0112      	lsls	r2, r2, #4
 8003590:	4311      	orrs	r1, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003596:	0212      	lsls	r2, r2, #8
 8003598:	4311      	orrs	r1, r2
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800359e:	0852      	lsrs	r2, r2, #1
 80035a0:	3a01      	subs	r2, #1
 80035a2:	0552      	lsls	r2, r2, #21
 80035a4:	4311      	orrs	r1, r2
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035aa:	0852      	lsrs	r2, r2, #1
 80035ac:	3a01      	subs	r2, #1
 80035ae:	0652      	lsls	r2, r2, #25
 80035b0:	4311      	orrs	r1, r2
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80035b6:	06d2      	lsls	r2, r2, #27
 80035b8:	430a      	orrs	r2, r1
 80035ba:	491d      	ldr	r1, [pc, #116]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035c0:	4b1b      	ldr	r3, [pc, #108]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a1a      	ldr	r2, [pc, #104]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035cc:	4b18      	ldr	r3, [pc, #96]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	4a17      	ldr	r2, [pc, #92]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d8:	f7ff f80e 	bl	80025f8 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e0:	f7ff f80a 	bl	80025f8 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e074      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035f2:	4b0f      	ldr	r3, [pc, #60]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x528>
 80035fe:	e06c      	b.n	80036da <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003600:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a0a      	ldr	r2, [pc, #40]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003606:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800360a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800360c:	4b08      	ldr	r3, [pc, #32]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	4a07      	ldr	r2, [pc, #28]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003612:	f023 0303 	bic.w	r3, r3, #3
 8003616:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003618:	4b05      	ldr	r3, [pc, #20]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4a04      	ldr	r2, [pc, #16]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800361e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003622:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003626:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003628:	f7fe ffe6 	bl	80025f8 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800362e:	e00e      	b.n	800364e <HAL_RCC_OscConfig+0x596>
 8003630:	40021000 	.word	0x40021000
 8003634:	40007000 	.word	0x40007000
 8003638:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363c:	f7fe ffdc 	bl	80025f8 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e046      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800364e:	4b25      	ldr	r3, [pc, #148]	; (80036e4 <HAL_RCC_OscConfig+0x62c>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1f0      	bne.n	800363c <HAL_RCC_OscConfig+0x584>
 800365a:	e03e      	b.n	80036da <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e039      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003668:	4b1e      	ldr	r3, [pc, #120]	; (80036e4 <HAL_RCC_OscConfig+0x62c>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f003 0203 	and.w	r2, r3, #3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	429a      	cmp	r2, r3
 800367a:	d12c      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	3b01      	subs	r3, #1
 8003688:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	429a      	cmp	r2, r3
 800368c:	d123      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003698:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800369a:	429a      	cmp	r2, r3
 800369c:	d11b      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d113      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b8:	085b      	lsrs	r3, r3, #1
 80036ba:	3b01      	subs	r3, #1
 80036bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d109      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036cc:	085b      	lsrs	r3, r3, #1
 80036ce:	3b01      	subs	r3, #1
 80036d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d001      	beq.n	80036da <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3720      	adds	r7, #32
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40021000 	.word	0x40021000

080036e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80036f2:	2300      	movs	r3, #0
 80036f4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e11e      	b.n	800393e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003700:	4b91      	ldr	r3, [pc, #580]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 030f 	and.w	r3, r3, #15
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	429a      	cmp	r2, r3
 800370c:	d910      	bls.n	8003730 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800370e:	4b8e      	ldr	r3, [pc, #568]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f023 020f 	bic.w	r2, r3, #15
 8003716:	498c      	ldr	r1, [pc, #560]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	4313      	orrs	r3, r2
 800371c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800371e:	4b8a      	ldr	r3, [pc, #552]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 030f 	and.w	r3, r3, #15
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	429a      	cmp	r2, r3
 800372a:	d001      	beq.n	8003730 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e106      	b.n	800393e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	d073      	beq.n	8003824 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	2b03      	cmp	r3, #3
 8003742:	d129      	bne.n	8003798 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003744:	4b81      	ldr	r3, [pc, #516]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0f4      	b.n	800393e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003754:	f000 f966 	bl	8003a24 <RCC_GetSysClockFreqFromPLLSource>
 8003758:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	4a7c      	ldr	r2, [pc, #496]	; (8003950 <HAL_RCC_ClockConfig+0x268>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d93f      	bls.n	80037e2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003762:	4b7a      	ldr	r3, [pc, #488]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003776:	2b00      	cmp	r3, #0
 8003778:	d033      	beq.n	80037e2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800377e:	2b00      	cmp	r3, #0
 8003780:	d12f      	bne.n	80037e2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003782:	4b72      	ldr	r3, [pc, #456]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800378a:	4a70      	ldr	r2, [pc, #448]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 800378c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003790:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003792:	2380      	movs	r3, #128	; 0x80
 8003794:	617b      	str	r3, [r7, #20]
 8003796:	e024      	b.n	80037e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b02      	cmp	r3, #2
 800379e:	d107      	bne.n	80037b0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037a0:	4b6a      	ldr	r3, [pc, #424]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d109      	bne.n	80037c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e0c6      	b.n	800393e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037b0:	4b66      	ldr	r3, [pc, #408]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e0be      	b.n	800393e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80037c0:	f000 f8ce 	bl	8003960 <HAL_RCC_GetSysClockFreq>
 80037c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	4a61      	ldr	r2, [pc, #388]	; (8003950 <HAL_RCC_ClockConfig+0x268>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d909      	bls.n	80037e2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037ce:	4b5f      	ldr	r3, [pc, #380]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037d6:	4a5d      	ldr	r2, [pc, #372]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80037d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80037de:	2380      	movs	r3, #128	; 0x80
 80037e0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037e2:	4b5a      	ldr	r3, [pc, #360]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f023 0203 	bic.w	r2, r3, #3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	4957      	ldr	r1, [pc, #348]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037f4:	f7fe ff00 	bl	80025f8 <HAL_GetTick>
 80037f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fa:	e00a      	b.n	8003812 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037fc:	f7fe fefc 	bl	80025f8 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	f241 3288 	movw	r2, #5000	; 0x1388
 800380a:	4293      	cmp	r3, r2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e095      	b.n	800393e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003812:	4b4e      	ldr	r3, [pc, #312]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f003 020c 	and.w	r2, r3, #12
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	429a      	cmp	r2, r3
 8003822:	d1eb      	bne.n	80037fc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d023      	beq.n	8003878 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	d005      	beq.n	8003848 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800383c:	4b43      	ldr	r3, [pc, #268]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	4a42      	ldr	r2, [pc, #264]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003842:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003846:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d007      	beq.n	8003864 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003854:	4b3d      	ldr	r3, [pc, #244]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800385c:	4a3b      	ldr	r2, [pc, #236]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 800385e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003862:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003864:	4b39      	ldr	r3, [pc, #228]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	4936      	ldr	r1, [pc, #216]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
 8003876:	e008      	b.n	800388a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	2b80      	cmp	r3, #128	; 0x80
 800387c:	d105      	bne.n	800388a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800387e:	4b33      	ldr	r3, [pc, #204]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	4a32      	ldr	r2, [pc, #200]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003884:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003888:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800388a:	4b2f      	ldr	r3, [pc, #188]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	d21d      	bcs.n	80038d4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003898:	4b2b      	ldr	r3, [pc, #172]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f023 020f 	bic.w	r2, r3, #15
 80038a0:	4929      	ldr	r1, [pc, #164]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038a8:	f7fe fea6 	bl	80025f8 <HAL_GetTick>
 80038ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ae:	e00a      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038b0:	f7fe fea2 	bl	80025f8 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80038be:	4293      	cmp	r3, r2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e03b      	b.n	800393e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038c6:	4b20      	ldr	r3, [pc, #128]	; (8003948 <HAL_RCC_ClockConfig+0x260>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d1ed      	bne.n	80038b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0304 	and.w	r3, r3, #4
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d008      	beq.n	80038f2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038e0:	4b1a      	ldr	r3, [pc, #104]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	4917      	ldr	r1, [pc, #92]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0308 	and.w	r3, r3, #8
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d009      	beq.n	8003912 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038fe:	4b13      	ldr	r3, [pc, #76]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	490f      	ldr	r1, [pc, #60]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 800390e:	4313      	orrs	r3, r2
 8003910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003912:	f000 f825 	bl	8003960 <HAL_RCC_GetSysClockFreq>
 8003916:	4601      	mov	r1, r0
 8003918:	4b0c      	ldr	r3, [pc, #48]	; (800394c <HAL_RCC_ClockConfig+0x264>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	091b      	lsrs	r3, r3, #4
 800391e:	f003 030f 	and.w	r3, r3, #15
 8003922:	4a0c      	ldr	r2, [pc, #48]	; (8003954 <HAL_RCC_ClockConfig+0x26c>)
 8003924:	5cd3      	ldrb	r3, [r2, r3]
 8003926:	f003 031f 	and.w	r3, r3, #31
 800392a:	fa21 f303 	lsr.w	r3, r1, r3
 800392e:	4a0a      	ldr	r2, [pc, #40]	; (8003958 <HAL_RCC_ClockConfig+0x270>)
 8003930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003932:	4b0a      	ldr	r3, [pc, #40]	; (800395c <HAL_RCC_ClockConfig+0x274>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f7fe fe12 	bl	8002560 <HAL_InitTick>
 800393c:	4603      	mov	r3, r0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3718      	adds	r7, #24
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40022000 	.word	0x40022000
 800394c:	40021000 	.word	0x40021000
 8003950:	04c4b400 	.word	0x04c4b400
 8003954:	08007074 	.word	0x08007074
 8003958:	20000024 	.word	0x20000024
 800395c:	20000038 	.word	0x20000038

08003960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003960:	b480      	push	{r7}
 8003962:	b087      	sub	sp, #28
 8003964:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003966:	4b2c      	ldr	r3, [pc, #176]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	2b04      	cmp	r3, #4
 8003970:	d102      	bne.n	8003978 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003972:	4b2a      	ldr	r3, [pc, #168]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003974:	613b      	str	r3, [r7, #16]
 8003976:	e047      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003978:	4b27      	ldr	r3, [pc, #156]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 030c 	and.w	r3, r3, #12
 8003980:	2b08      	cmp	r3, #8
 8003982:	d102      	bne.n	800398a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003984:	4b26      	ldr	r3, [pc, #152]	; (8003a20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	e03e      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800398a:	4b23      	ldr	r3, [pc, #140]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b0c      	cmp	r3, #12
 8003994:	d136      	bne.n	8003a04 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003996:	4b20      	ldr	r3, [pc, #128]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039a0:	4b1d      	ldr	r3, [pc, #116]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	091b      	lsrs	r3, r3, #4
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	3301      	adds	r3, #1
 80039ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2b03      	cmp	r3, #3
 80039b2:	d10c      	bne.n	80039ce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039b4:	4a1a      	ldr	r2, [pc, #104]	; (8003a20 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039bc:	4a16      	ldr	r2, [pc, #88]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039be:	68d2      	ldr	r2, [r2, #12]
 80039c0:	0a12      	lsrs	r2, r2, #8
 80039c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039c6:	fb02 f303 	mul.w	r3, r2, r3
 80039ca:	617b      	str	r3, [r7, #20]
      break;
 80039cc:	e00c      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039ce:	4a13      	ldr	r2, [pc, #76]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xbc>)
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d6:	4a10      	ldr	r2, [pc, #64]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039d8:	68d2      	ldr	r2, [r2, #12]
 80039da:	0a12      	lsrs	r2, r2, #8
 80039dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039e0:	fb02 f303 	mul.w	r3, r2, r3
 80039e4:	617b      	str	r3, [r7, #20]
      break;
 80039e6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039e8:	4b0b      	ldr	r3, [pc, #44]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	0e5b      	lsrs	r3, r3, #25
 80039ee:	f003 0303 	and.w	r3, r3, #3
 80039f2:	3301      	adds	r3, #1
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	e001      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a08:	693b      	ldr	r3, [r7, #16]
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	371c      	adds	r7, #28
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	00f42400 	.word	0x00f42400
 8003a20:	007a1200 	.word	0x007a1200

08003a24 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a2a:	4b1e      	ldr	r3, [pc, #120]	; (8003aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a34:	4b1b      	ldr	r3, [pc, #108]	; (8003aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	091b      	lsrs	r3, r3, #4
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	3301      	adds	r3, #1
 8003a40:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	2b03      	cmp	r3, #3
 8003a46:	d10c      	bne.n	8003a62 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a48:	4a17      	ldr	r2, [pc, #92]	; (8003aa8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a50:	4a14      	ldr	r2, [pc, #80]	; (8003aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a52:	68d2      	ldr	r2, [r2, #12]
 8003a54:	0a12      	lsrs	r2, r2, #8
 8003a56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a5a:	fb02 f303 	mul.w	r3, r2, r3
 8003a5e:	617b      	str	r3, [r7, #20]
    break;
 8003a60:	e00c      	b.n	8003a7c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a62:	4a12      	ldr	r2, [pc, #72]	; (8003aac <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6a:	4a0e      	ldr	r2, [pc, #56]	; (8003aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a6c:	68d2      	ldr	r2, [r2, #12]
 8003a6e:	0a12      	lsrs	r2, r2, #8
 8003a70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a74:	fb02 f303 	mul.w	r3, r2, r3
 8003a78:	617b      	str	r3, [r7, #20]
    break;
 8003a7a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a7c:	4b09      	ldr	r3, [pc, #36]	; (8003aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	0e5b      	lsrs	r3, r3, #25
 8003a82:	f003 0303 	and.w	r3, r3, #3
 8003a86:	3301      	adds	r3, #1
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a94:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003a96:	687b      	ldr	r3, [r7, #4]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	371c      	adds	r7, #28
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	007a1200 	.word	0x007a1200
 8003aac:	00f42400 	.word	0x00f42400

08003ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e084      	b.n	8003bcc <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d106      	bne.n	8003ae2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f7fe fa6d 	bl	8001fbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003af8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b02:	d902      	bls.n	8003b0a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b04:	2300      	movs	r3, #0
 8003b06:	60fb      	str	r3, [r7, #12]
 8003b08:	e002      	b.n	8003b10 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003b0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b0e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003b18:	d007      	beq.n	8003b2a <HAL_SPI_Init+0x7a>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b22:	d002      	beq.n	8003b2a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10b      	bne.n	8003b4a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b3a:	d903      	bls.n	8003b44 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2202      	movs	r2, #2
 8003b40:	631a      	str	r2, [r3, #48]	; 0x30
 8003b42:	e002      	b.n	8003b4a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	ea42 0103 	orr.w	r1, r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	0c1b      	lsrs	r3, r3, #16
 8003b8a:	f003 0204 	and.w	r2, r3, #4
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b92:	431a      	orrs	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b98:	431a      	orrs	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	ea42 0103 	orr.w	r1, r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	69da      	ldr	r2, [r3, #28]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e049      	b.n	8003c7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d106      	bne.n	8003c00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7fe f9be 	bl	8001f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2202      	movs	r2, #2
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3304      	adds	r3, #4
 8003c10:	4619      	mov	r1, r3
 8003c12:	4610      	mov	r0, r2
 8003c14:	f000 fc4e 	bl	80044b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
	...

08003c84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d001      	beq.n	8003c9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e021      	b.n	8003ce0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689a      	ldr	r2, [r3, #8]
 8003cba:	4b0c      	ldr	r3, [pc, #48]	; (8003cec <HAL_TIM_Base_Start_IT+0x68>)
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b06      	cmp	r3, #6
 8003cc4:	d00b      	beq.n	8003cde <HAL_TIM_Base_Start_IT+0x5a>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ccc:	d007      	beq.n	8003cde <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f042 0201 	orr.w	r2, r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3714      	adds	r7, #20
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	00010007 	.word	0x00010007

08003cf0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e049      	b.n	8003d96 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fe fa00 	bl	800211c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3304      	adds	r3, #4
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4610      	mov	r0, r2
 8003d30:	f000 fbc0 	bl	80044b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
	...

08003da0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d109      	bne.n	8003dc4 <HAL_TIM_PWM_Start+0x24>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e03c      	b.n	8003e3e <HAL_TIM_PWM_Start+0x9e>
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	2b04      	cmp	r3, #4
 8003dc8:	d109      	bne.n	8003dde <HAL_TIM_PWM_Start+0x3e>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	bf14      	ite	ne
 8003dd6:	2301      	movne	r3, #1
 8003dd8:	2300      	moveq	r3, #0
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	e02f      	b.n	8003e3e <HAL_TIM_PWM_Start+0x9e>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d109      	bne.n	8003df8 <HAL_TIM_PWM_Start+0x58>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	bf14      	ite	ne
 8003df0:	2301      	movne	r3, #1
 8003df2:	2300      	moveq	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	e022      	b.n	8003e3e <HAL_TIM_PWM_Start+0x9e>
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	2b0c      	cmp	r3, #12
 8003dfc:	d109      	bne.n	8003e12 <HAL_TIM_PWM_Start+0x72>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	bf14      	ite	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	2300      	moveq	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	e015      	b.n	8003e3e <HAL_TIM_PWM_Start+0x9e>
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	2b10      	cmp	r3, #16
 8003e16:	d109      	bne.n	8003e2c <HAL_TIM_PWM_Start+0x8c>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	bf14      	ite	ne
 8003e24:	2301      	movne	r3, #1
 8003e26:	2300      	moveq	r3, #0
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	e008      	b.n	8003e3e <HAL_TIM_PWM_Start+0x9e>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	bf14      	ite	ne
 8003e38:	2301      	movne	r3, #1
 8003e3a:	2300      	moveq	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d001      	beq.n	8003e46 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e06e      	b.n	8003f24 <HAL_TIM_PWM_Start+0x184>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d104      	bne.n	8003e56 <HAL_TIM_PWM_Start+0xb6>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e54:	e023      	b.n	8003e9e <HAL_TIM_PWM_Start+0xfe>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d104      	bne.n	8003e66 <HAL_TIM_PWM_Start+0xc6>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2202      	movs	r2, #2
 8003e60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e64:	e01b      	b.n	8003e9e <HAL_TIM_PWM_Start+0xfe>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d104      	bne.n	8003e76 <HAL_TIM_PWM_Start+0xd6>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e74:	e013      	b.n	8003e9e <HAL_TIM_PWM_Start+0xfe>
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b0c      	cmp	r3, #12
 8003e7a:	d104      	bne.n	8003e86 <HAL_TIM_PWM_Start+0xe6>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e84:	e00b      	b.n	8003e9e <HAL_TIM_PWM_Start+0xfe>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b10      	cmp	r3, #16
 8003e8a:	d104      	bne.n	8003e96 <HAL_TIM_PWM_Start+0xf6>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e94:	e003      	b.n	8003e9e <HAL_TIM_PWM_Start+0xfe>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2202      	movs	r2, #2
 8003e9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	6839      	ldr	r1, [r7, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fe8a 	bl	8004bc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a1e      	ldr	r2, [pc, #120]	; (8003f2c <HAL_TIM_PWM_Start+0x18c>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d013      	beq.n	8003ede <HAL_TIM_PWM_Start+0x13e>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1d      	ldr	r2, [pc, #116]	; (8003f30 <HAL_TIM_PWM_Start+0x190>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d00e      	beq.n	8003ede <HAL_TIM_PWM_Start+0x13e>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a1b      	ldr	r2, [pc, #108]	; (8003f34 <HAL_TIM_PWM_Start+0x194>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d009      	beq.n	8003ede <HAL_TIM_PWM_Start+0x13e>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a1a      	ldr	r2, [pc, #104]	; (8003f38 <HAL_TIM_PWM_Start+0x198>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d004      	beq.n	8003ede <HAL_TIM_PWM_Start+0x13e>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a18      	ldr	r2, [pc, #96]	; (8003f3c <HAL_TIM_PWM_Start+0x19c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d101      	bne.n	8003ee2 <HAL_TIM_PWM_Start+0x142>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <HAL_TIM_PWM_Start+0x144>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d007      	beq.n	8003ef8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ef6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689a      	ldr	r2, [r3, #8]
 8003efe:	4b10      	ldr	r3, [pc, #64]	; (8003f40 <HAL_TIM_PWM_Start+0x1a0>)
 8003f00:	4013      	ands	r3, r2
 8003f02:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2b06      	cmp	r3, #6
 8003f08:	d00b      	beq.n	8003f22 <HAL_TIM_PWM_Start+0x182>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f10:	d007      	beq.n	8003f22 <HAL_TIM_PWM_Start+0x182>
  {
    __HAL_TIM_ENABLE(htim);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0201 	orr.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40012c00 	.word	0x40012c00
 8003f30:	40013400 	.word	0x40013400
 8003f34:	40014000 	.word	0x40014000
 8003f38:	40014400 	.word	0x40014400
 8003f3c:	40014800 	.word	0x40014800
 8003f40:	00010007 	.word	0x00010007

08003f44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d122      	bne.n	8003fa0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d11b      	bne.n	8003fa0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f06f 0202 	mvn.w	r2, #2
 8003f70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	f003 0303 	and.w	r3, r3, #3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 fa76 	bl	8004478 <HAL_TIM_IC_CaptureCallback>
 8003f8c:	e005      	b.n	8003f9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fa68 	bl	8004464 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 fa79 	bl	800448c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	d122      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d11b      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f06f 0204 	mvn.w	r2, #4
 8003fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 fa4c 	bl	8004478 <HAL_TIM_IC_CaptureCallback>
 8003fe0:	e005      	b.n	8003fee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 fa3e 	bl	8004464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 fa4f 	bl	800448c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b08      	cmp	r3, #8
 8004000:	d122      	bne.n	8004048 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f003 0308 	and.w	r3, r3, #8
 800400c:	2b08      	cmp	r3, #8
 800400e:	d11b      	bne.n	8004048 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f06f 0208 	mvn.w	r2, #8
 8004018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2204      	movs	r2, #4
 800401e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	f003 0303 	and.w	r3, r3, #3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 fa22 	bl	8004478 <HAL_TIM_IC_CaptureCallback>
 8004034:	e005      	b.n	8004042 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fa14 	bl	8004464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 fa25 	bl	800448c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	f003 0310 	and.w	r3, r3, #16
 8004052:	2b10      	cmp	r3, #16
 8004054:	d122      	bne.n	800409c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f003 0310 	and.w	r3, r3, #16
 8004060:	2b10      	cmp	r3, #16
 8004062:	d11b      	bne.n	800409c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f06f 0210 	mvn.w	r2, #16
 800406c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2208      	movs	r2, #8
 8004072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f9f8 	bl	8004478 <HAL_TIM_IC_CaptureCallback>
 8004088:	e005      	b.n	8004096 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f9ea 	bl	8004464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f9fb 	bl	800448c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d10e      	bne.n	80040c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d107      	bne.n	80040c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0201 	mvn.w	r2, #1
 80040c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7fd fa84 	bl	80015d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d2:	2b80      	cmp	r3, #128	; 0x80
 80040d4:	d10e      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e0:	2b80      	cmp	r3, #128	; 0x80
 80040e2:	d107      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 feb8 	bl	8004e64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004102:	d10e      	bne.n	8004122 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800410e:	2b80      	cmp	r3, #128	; 0x80
 8004110:	d107      	bne.n	8004122 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800411a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 feab 	bl	8004e78 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800412c:	2b40      	cmp	r3, #64	; 0x40
 800412e:	d10e      	bne.n	800414e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800413a:	2b40      	cmp	r3, #64	; 0x40
 800413c:	d107      	bne.n	800414e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004146:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f9a9 	bl	80044a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	f003 0320 	and.w	r3, r3, #32
 8004158:	2b20      	cmp	r3, #32
 800415a:	d10e      	bne.n	800417a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	f003 0320 	and.w	r3, r3, #32
 8004166:	2b20      	cmp	r3, #32
 8004168:	d107      	bne.n	800417a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f06f 0220 	mvn.w	r2, #32
 8004172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 fe6b 	bl	8004e50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004184:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004188:	d10f      	bne.n	80041aa <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004194:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004198:	d107      	bne.n	80041aa <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80041a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 fe71 	bl	8004e8c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041b8:	d10f      	bne.n	80041da <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041c8:	d107      	bne.n	80041da <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80041d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 fe63 	bl	8004ea0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041e8:	d10f      	bne.n	800420a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041f8:	d107      	bne.n	800420a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004202:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 fe55 	bl	8004eb4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004214:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004218:	d10f      	bne.n	800423a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004224:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004228:	d107      	bne.n	800423a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 fe47 	bl	8004ec8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800423a:	bf00      	nop
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004256:	2b01      	cmp	r3, #1
 8004258:	d101      	bne.n	800425e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800425a:	2302      	movs	r3, #2
 800425c:	e0fd      	b.n	800445a <HAL_TIM_PWM_ConfigChannel+0x216>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b14      	cmp	r3, #20
 800426a:	f200 80f0 	bhi.w	800444e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800426e:	a201      	add	r2, pc, #4	; (adr r2, 8004274 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004274:	080042c9 	.word	0x080042c9
 8004278:	0800444f 	.word	0x0800444f
 800427c:	0800444f 	.word	0x0800444f
 8004280:	0800444f 	.word	0x0800444f
 8004284:	08004309 	.word	0x08004309
 8004288:	0800444f 	.word	0x0800444f
 800428c:	0800444f 	.word	0x0800444f
 8004290:	0800444f 	.word	0x0800444f
 8004294:	0800434b 	.word	0x0800434b
 8004298:	0800444f 	.word	0x0800444f
 800429c:	0800444f 	.word	0x0800444f
 80042a0:	0800444f 	.word	0x0800444f
 80042a4:	0800438b 	.word	0x0800438b
 80042a8:	0800444f 	.word	0x0800444f
 80042ac:	0800444f 	.word	0x0800444f
 80042b0:	0800444f 	.word	0x0800444f
 80042b4:	080043cd 	.word	0x080043cd
 80042b8:	0800444f 	.word	0x0800444f
 80042bc:	0800444f 	.word	0x0800444f
 80042c0:	0800444f 	.word	0x0800444f
 80042c4:	0800440d 	.word	0x0800440d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68b9      	ldr	r1, [r7, #8]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 f980 	bl	80045d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	699a      	ldr	r2, [r3, #24]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f042 0208 	orr.w	r2, r2, #8
 80042e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	699a      	ldr	r2, [r3, #24]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0204 	bic.w	r2, r2, #4
 80042f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6999      	ldr	r1, [r3, #24]
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	691a      	ldr	r2, [r3, #16]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	619a      	str	r2, [r3, #24]
      break;
 8004306:	e0a3      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68b9      	ldr	r1, [r7, #8]
 800430e:	4618      	mov	r0, r3
 8004310:	f000 f9f0 	bl	80046f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699a      	ldr	r2, [r3, #24]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004322:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	699a      	ldr	r2, [r3, #24]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6999      	ldr	r1, [r3, #24]
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	021a      	lsls	r2, r3, #8
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	430a      	orrs	r2, r1
 8004346:	619a      	str	r2, [r3, #24]
      break;
 8004348:	e082      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68b9      	ldr	r1, [r7, #8]
 8004350:	4618      	mov	r0, r3
 8004352:	f000 fa59 	bl	8004808 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	69da      	ldr	r2, [r3, #28]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f042 0208 	orr.w	r2, r2, #8
 8004364:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	69da      	ldr	r2, [r3, #28]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0204 	bic.w	r2, r2, #4
 8004374:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	69d9      	ldr	r1, [r3, #28]
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	691a      	ldr	r2, [r3, #16]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	430a      	orrs	r2, r1
 8004386:	61da      	str	r2, [r3, #28]
      break;
 8004388:	e062      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68b9      	ldr	r1, [r7, #8]
 8004390:	4618      	mov	r0, r3
 8004392:	f000 fac1 	bl	8004918 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	69da      	ldr	r2, [r3, #28]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	69da      	ldr	r2, [r3, #28]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69d9      	ldr	r1, [r3, #28]
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	021a      	lsls	r2, r3, #8
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	61da      	str	r2, [r3, #28]
      break;
 80043ca:	e041      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68b9      	ldr	r1, [r7, #8]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fb2a 	bl	8004a2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0208 	orr.w	r2, r2, #8
 80043e6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0204 	bic.w	r2, r2, #4
 80043f6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	691a      	ldr	r2, [r3, #16]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800440a:	e021      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68b9      	ldr	r1, [r7, #8]
 8004412:	4618      	mov	r0, r3
 8004414:	f000 fb6e 	bl	8004af4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004426:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004436:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	021a      	lsls	r2, r3, #8
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800444c:	e000      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800444e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop

08004464 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800446c:	bf00      	nop
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a3c      	ldr	r2, [pc, #240]	; (80045b8 <TIM_Base_SetConfig+0x104>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d00f      	beq.n	80044ec <TIM_Base_SetConfig+0x38>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d2:	d00b      	beq.n	80044ec <TIM_Base_SetConfig+0x38>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a39      	ldr	r2, [pc, #228]	; (80045bc <TIM_Base_SetConfig+0x108>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d007      	beq.n	80044ec <TIM_Base_SetConfig+0x38>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a38      	ldr	r2, [pc, #224]	; (80045c0 <TIM_Base_SetConfig+0x10c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d003      	beq.n	80044ec <TIM_Base_SetConfig+0x38>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a37      	ldr	r2, [pc, #220]	; (80045c4 <TIM_Base_SetConfig+0x110>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d108      	bne.n	80044fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a2d      	ldr	r2, [pc, #180]	; (80045b8 <TIM_Base_SetConfig+0x104>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d01b      	beq.n	800453e <TIM_Base_SetConfig+0x8a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800450c:	d017      	beq.n	800453e <TIM_Base_SetConfig+0x8a>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a2a      	ldr	r2, [pc, #168]	; (80045bc <TIM_Base_SetConfig+0x108>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d013      	beq.n	800453e <TIM_Base_SetConfig+0x8a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a29      	ldr	r2, [pc, #164]	; (80045c0 <TIM_Base_SetConfig+0x10c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d00f      	beq.n	800453e <TIM_Base_SetConfig+0x8a>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a28      	ldr	r2, [pc, #160]	; (80045c4 <TIM_Base_SetConfig+0x110>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d00b      	beq.n	800453e <TIM_Base_SetConfig+0x8a>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a27      	ldr	r2, [pc, #156]	; (80045c8 <TIM_Base_SetConfig+0x114>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d007      	beq.n	800453e <TIM_Base_SetConfig+0x8a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a26      	ldr	r2, [pc, #152]	; (80045cc <TIM_Base_SetConfig+0x118>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d003      	beq.n	800453e <TIM_Base_SetConfig+0x8a>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a25      	ldr	r2, [pc, #148]	; (80045d0 <TIM_Base_SetConfig+0x11c>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d108      	bne.n	8004550 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004544:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	4313      	orrs	r3, r2
 800454e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	4313      	orrs	r3, r2
 800455c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a10      	ldr	r2, [pc, #64]	; (80045b8 <TIM_Base_SetConfig+0x104>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d00f      	beq.n	800459c <TIM_Base_SetConfig+0xe8>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a11      	ldr	r2, [pc, #68]	; (80045c4 <TIM_Base_SetConfig+0x110>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d00b      	beq.n	800459c <TIM_Base_SetConfig+0xe8>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a10      	ldr	r2, [pc, #64]	; (80045c8 <TIM_Base_SetConfig+0x114>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d007      	beq.n	800459c <TIM_Base_SetConfig+0xe8>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a0f      	ldr	r2, [pc, #60]	; (80045cc <TIM_Base_SetConfig+0x118>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d003      	beq.n	800459c <TIM_Base_SetConfig+0xe8>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a0e      	ldr	r2, [pc, #56]	; (80045d0 <TIM_Base_SetConfig+0x11c>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d103      	bne.n	80045a4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	691a      	ldr	r2, [r3, #16]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	615a      	str	r2, [r3, #20]
}
 80045aa:	bf00      	nop
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	40012c00 	.word	0x40012c00
 80045bc:	40000400 	.word	0x40000400
 80045c0:	40000800 	.word	0x40000800
 80045c4:	40013400 	.word	0x40013400
 80045c8:	40014000 	.word	0x40014000
 80045cc:	40014400 	.word	0x40014400
 80045d0:	40014800 	.word	0x40014800

080045d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	f023 0201 	bic.w	r2, r3, #1
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f023 0303 	bic.w	r3, r3, #3
 800460e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f023 0302 	bic.w	r3, r3, #2
 8004620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a2c      	ldr	r2, [pc, #176]	; (80046e0 <TIM_OC1_SetConfig+0x10c>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d00f      	beq.n	8004654 <TIM_OC1_SetConfig+0x80>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a2b      	ldr	r2, [pc, #172]	; (80046e4 <TIM_OC1_SetConfig+0x110>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d00b      	beq.n	8004654 <TIM_OC1_SetConfig+0x80>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a2a      	ldr	r2, [pc, #168]	; (80046e8 <TIM_OC1_SetConfig+0x114>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d007      	beq.n	8004654 <TIM_OC1_SetConfig+0x80>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a29      	ldr	r2, [pc, #164]	; (80046ec <TIM_OC1_SetConfig+0x118>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d003      	beq.n	8004654 <TIM_OC1_SetConfig+0x80>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a28      	ldr	r2, [pc, #160]	; (80046f0 <TIM_OC1_SetConfig+0x11c>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d10c      	bne.n	800466e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	f023 0308 	bic.w	r3, r3, #8
 800465a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	4313      	orrs	r3, r2
 8004664:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f023 0304 	bic.w	r3, r3, #4
 800466c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a1b      	ldr	r2, [pc, #108]	; (80046e0 <TIM_OC1_SetConfig+0x10c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d00f      	beq.n	8004696 <TIM_OC1_SetConfig+0xc2>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a1a      	ldr	r2, [pc, #104]	; (80046e4 <TIM_OC1_SetConfig+0x110>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d00b      	beq.n	8004696 <TIM_OC1_SetConfig+0xc2>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a19      	ldr	r2, [pc, #100]	; (80046e8 <TIM_OC1_SetConfig+0x114>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d007      	beq.n	8004696 <TIM_OC1_SetConfig+0xc2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a18      	ldr	r2, [pc, #96]	; (80046ec <TIM_OC1_SetConfig+0x118>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d003      	beq.n	8004696 <TIM_OC1_SetConfig+0xc2>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a17      	ldr	r2, [pc, #92]	; (80046f0 <TIM_OC1_SetConfig+0x11c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d111      	bne.n	80046ba <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800469c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	693a      	ldr	r2, [r7, #16]
 80046be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	697a      	ldr	r2, [r7, #20]
 80046d2:	621a      	str	r2, [r3, #32]
}
 80046d4:	bf00      	nop
 80046d6:	371c      	adds	r7, #28
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40013400 	.word	0x40013400
 80046e8:	40014000 	.word	0x40014000
 80046ec:	40014400 	.word	0x40014400
 80046f0:	40014800 	.word	0x40014800

080046f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	f023 0210 	bic.w	r2, r3, #16
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004722:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800472e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	021b      	lsls	r3, r3, #8
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	4313      	orrs	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f023 0320 	bic.w	r3, r3, #32
 8004742:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	4313      	orrs	r3, r2
 800474e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a28      	ldr	r2, [pc, #160]	; (80047f4 <TIM_OC2_SetConfig+0x100>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d003      	beq.n	8004760 <TIM_OC2_SetConfig+0x6c>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a27      	ldr	r2, [pc, #156]	; (80047f8 <TIM_OC2_SetConfig+0x104>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d10d      	bne.n	800477c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	4313      	orrs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800477a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a1d      	ldr	r2, [pc, #116]	; (80047f4 <TIM_OC2_SetConfig+0x100>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d00f      	beq.n	80047a4 <TIM_OC2_SetConfig+0xb0>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a1c      	ldr	r2, [pc, #112]	; (80047f8 <TIM_OC2_SetConfig+0x104>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d00b      	beq.n	80047a4 <TIM_OC2_SetConfig+0xb0>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a1b      	ldr	r2, [pc, #108]	; (80047fc <TIM_OC2_SetConfig+0x108>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d007      	beq.n	80047a4 <TIM_OC2_SetConfig+0xb0>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a1a      	ldr	r2, [pc, #104]	; (8004800 <TIM_OC2_SetConfig+0x10c>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d003      	beq.n	80047a4 <TIM_OC2_SetConfig+0xb0>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a19      	ldr	r2, [pc, #100]	; (8004804 <TIM_OC2_SetConfig+0x110>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d113      	bne.n	80047cc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	693a      	ldr	r2, [r7, #16]
 80047bc:	4313      	orrs	r3, r2
 80047be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	621a      	str	r2, [r3, #32]
}
 80047e6:	bf00      	nop
 80047e8:	371c      	adds	r7, #28
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40012c00 	.word	0x40012c00
 80047f8:	40013400 	.word	0x40013400
 80047fc:	40014000 	.word	0x40014000
 8004800:	40014400 	.word	0x40014400
 8004804:	40014800 	.word	0x40014800

08004808 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	69db      	ldr	r3, [r3, #28]
 800482e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800483a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f023 0303 	bic.w	r3, r3, #3
 8004842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	4313      	orrs	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	021b      	lsls	r3, r3, #8
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	4313      	orrs	r3, r2
 8004860:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a27      	ldr	r2, [pc, #156]	; (8004904 <TIM_OC3_SetConfig+0xfc>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d003      	beq.n	8004872 <TIM_OC3_SetConfig+0x6a>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a26      	ldr	r2, [pc, #152]	; (8004908 <TIM_OC3_SetConfig+0x100>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d10d      	bne.n	800488e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	021b      	lsls	r3, r3, #8
 8004880:	697a      	ldr	r2, [r7, #20]
 8004882:	4313      	orrs	r3, r2
 8004884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800488c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a1c      	ldr	r2, [pc, #112]	; (8004904 <TIM_OC3_SetConfig+0xfc>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d00f      	beq.n	80048b6 <TIM_OC3_SetConfig+0xae>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a1b      	ldr	r2, [pc, #108]	; (8004908 <TIM_OC3_SetConfig+0x100>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00b      	beq.n	80048b6 <TIM_OC3_SetConfig+0xae>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a1a      	ldr	r2, [pc, #104]	; (800490c <TIM_OC3_SetConfig+0x104>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d007      	beq.n	80048b6 <TIM_OC3_SetConfig+0xae>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a19      	ldr	r2, [pc, #100]	; (8004910 <TIM_OC3_SetConfig+0x108>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d003      	beq.n	80048b6 <TIM_OC3_SetConfig+0xae>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a18      	ldr	r2, [pc, #96]	; (8004914 <TIM_OC3_SetConfig+0x10c>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d113      	bne.n	80048de <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	621a      	str	r2, [r3, #32]
}
 80048f8:	bf00      	nop
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	40012c00 	.word	0x40012c00
 8004908:	40013400 	.word	0x40013400
 800490c:	40014000 	.word	0x40014000
 8004910:	40014400 	.word	0x40014400
 8004914:	40014800 	.word	0x40014800

08004918 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004918:	b480      	push	{r7}
 800491a:	b087      	sub	sp, #28
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800494a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	021b      	lsls	r3, r3, #8
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	4313      	orrs	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004966:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	031b      	lsls	r3, r3, #12
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	4313      	orrs	r3, r2
 8004972:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a28      	ldr	r2, [pc, #160]	; (8004a18 <TIM_OC4_SetConfig+0x100>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_OC4_SetConfig+0x6c>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a27      	ldr	r2, [pc, #156]	; (8004a1c <TIM_OC4_SetConfig+0x104>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d10d      	bne.n	80049a0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800498a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	031b      	lsls	r3, r3, #12
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	4313      	orrs	r3, r2
 8004996:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800499e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a1d      	ldr	r2, [pc, #116]	; (8004a18 <TIM_OC4_SetConfig+0x100>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d00f      	beq.n	80049c8 <TIM_OC4_SetConfig+0xb0>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a1c      	ldr	r2, [pc, #112]	; (8004a1c <TIM_OC4_SetConfig+0x104>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d00b      	beq.n	80049c8 <TIM_OC4_SetConfig+0xb0>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a1b      	ldr	r2, [pc, #108]	; (8004a20 <TIM_OC4_SetConfig+0x108>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d007      	beq.n	80049c8 <TIM_OC4_SetConfig+0xb0>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a1a      	ldr	r2, [pc, #104]	; (8004a24 <TIM_OC4_SetConfig+0x10c>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d003      	beq.n	80049c8 <TIM_OC4_SetConfig+0xb0>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a19      	ldr	r2, [pc, #100]	; (8004a28 <TIM_OC4_SetConfig+0x110>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d113      	bne.n	80049f0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80049ce:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80049d6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	019b      	lsls	r3, r3, #6
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	019b      	lsls	r3, r3, #6
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	685a      	ldr	r2, [r3, #4]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	621a      	str	r2, [r3, #32]
}
 8004a0a:	bf00      	nop
 8004a0c:	371c      	adds	r7, #28
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40012c00 	.word	0x40012c00
 8004a1c:	40013400 	.word	0x40013400
 8004a20:	40014000 	.word	0x40014000
 8004a24:	40014400 	.word	0x40014400
 8004a28:	40014800 	.word	0x40014800

08004a2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004a70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	041b      	lsls	r3, r3, #16
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a17      	ldr	r2, [pc, #92]	; (8004ae0 <TIM_OC5_SetConfig+0xb4>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d00f      	beq.n	8004aa6 <TIM_OC5_SetConfig+0x7a>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a16      	ldr	r2, [pc, #88]	; (8004ae4 <TIM_OC5_SetConfig+0xb8>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d00b      	beq.n	8004aa6 <TIM_OC5_SetConfig+0x7a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a15      	ldr	r2, [pc, #84]	; (8004ae8 <TIM_OC5_SetConfig+0xbc>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d007      	beq.n	8004aa6 <TIM_OC5_SetConfig+0x7a>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a14      	ldr	r2, [pc, #80]	; (8004aec <TIM_OC5_SetConfig+0xc0>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d003      	beq.n	8004aa6 <TIM_OC5_SetConfig+0x7a>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a13      	ldr	r2, [pc, #76]	; (8004af0 <TIM_OC5_SetConfig+0xc4>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d109      	bne.n	8004aba <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	021b      	lsls	r3, r3, #8
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	685a      	ldr	r2, [r3, #4]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	621a      	str	r2, [r3, #32]
}
 8004ad4:	bf00      	nop
 8004ad6:	371c      	adds	r7, #28
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	40012c00 	.word	0x40012c00
 8004ae4:	40013400 	.word	0x40013400
 8004ae8:	40014000 	.word	0x40014000
 8004aec:	40014400 	.word	0x40014400
 8004af0:	40014800 	.word	0x40014800

08004af4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b087      	sub	sp, #28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	021b      	lsls	r3, r3, #8
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	051b      	lsls	r3, r3, #20
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a18      	ldr	r2, [pc, #96]	; (8004bac <TIM_OC6_SetConfig+0xb8>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00f      	beq.n	8004b70 <TIM_OC6_SetConfig+0x7c>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a17      	ldr	r2, [pc, #92]	; (8004bb0 <TIM_OC6_SetConfig+0xbc>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d00b      	beq.n	8004b70 <TIM_OC6_SetConfig+0x7c>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a16      	ldr	r2, [pc, #88]	; (8004bb4 <TIM_OC6_SetConfig+0xc0>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d007      	beq.n	8004b70 <TIM_OC6_SetConfig+0x7c>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a15      	ldr	r2, [pc, #84]	; (8004bb8 <TIM_OC6_SetConfig+0xc4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d003      	beq.n	8004b70 <TIM_OC6_SetConfig+0x7c>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a14      	ldr	r2, [pc, #80]	; (8004bbc <TIM_OC6_SetConfig+0xc8>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d109      	bne.n	8004b84 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b76:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	029b      	lsls	r3, r3, #10
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	697a      	ldr	r2, [r7, #20]
 8004b88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	621a      	str	r2, [r3, #32]
}
 8004b9e:	bf00      	nop
 8004ba0:	371c      	adds	r7, #28
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	40012c00 	.word	0x40012c00
 8004bb0:	40013400 	.word	0x40013400
 8004bb4:	40014000 	.word	0x40014000
 8004bb8:	40014400 	.word	0x40014400
 8004bbc:	40014800 	.word	0x40014800

08004bc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b087      	sub	sp, #28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 031f 	and.w	r3, r3, #31
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a1a      	ldr	r2, [r3, #32]
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	43db      	mvns	r3, r3
 8004be2:	401a      	ands	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6a1a      	ldr	r2, [r3, #32]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f003 031f 	and.w	r3, r3, #31
 8004bf2:	6879      	ldr	r1, [r7, #4]
 8004bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	621a      	str	r2, [r3, #32]
}
 8004bfe:	bf00      	nop
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
	...

08004c0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d101      	bne.n	8004c24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c20:	2302      	movs	r3, #2
 8004c22:	e065      	b.n	8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a2c      	ldr	r2, [pc, #176]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d004      	beq.n	8004c58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a2b      	ldr	r2, [pc, #172]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d108      	bne.n	8004c6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004c5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a1b      	ldr	r2, [pc, #108]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d018      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c9a:	d013      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a18      	ldr	r2, [pc, #96]	; (8004d04 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d00e      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a17      	ldr	r2, [pc, #92]	; (8004d08 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d009      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a12      	ldr	r2, [pc, #72]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d004      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a13      	ldr	r2, [pc, #76]	; (8004d0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d10c      	bne.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68ba      	ldr	r2, [r7, #8]
 8004cdc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	40012c00 	.word	0x40012c00
 8004d00:	40013400 	.word	0x40013400
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40014000 	.word	0x40014000

08004d10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d101      	bne.n	8004d2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	e087      	b.n	8004e3c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	041b      	lsls	r3, r3, #16
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a27      	ldr	r2, [pc, #156]	; (8004e48 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d004      	beq.n	8004dba <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a25      	ldr	r2, [pc, #148]	; (8004e4c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d106      	bne.n	8004dc8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a1e      	ldr	r2, [pc, #120]	; (8004e48 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d004      	beq.n	8004ddc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1d      	ldr	r2, [pc, #116]	; (8004e4c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d126      	bne.n	8004e2a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de6:	051b      	lsls	r3, r3, #20
 8004de8:	4313      	orrs	r3, r2
 8004dea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	4313      	orrs	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a0e      	ldr	r2, [pc, #56]	; (8004e48 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d004      	beq.n	8004e1c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a0d      	ldr	r2, [pc, #52]	; (8004e4c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d106      	bne.n	8004e2a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	4313      	orrs	r3, r2
 8004e28:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3714      	adds	r7, #20
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr
 8004e48:	40012c00 	.word	0x40012c00
 8004e4c:	40013400 	.word	0x40013400

08004e50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <__errno>:
 8004edc:	4b01      	ldr	r3, [pc, #4]	; (8004ee4 <__errno+0x8>)
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	20000040 	.word	0x20000040

08004ee8 <__libc_init_array>:
 8004ee8:	b570      	push	{r4, r5, r6, lr}
 8004eea:	4e0d      	ldr	r6, [pc, #52]	; (8004f20 <__libc_init_array+0x38>)
 8004eec:	4c0d      	ldr	r4, [pc, #52]	; (8004f24 <__libc_init_array+0x3c>)
 8004eee:	1ba4      	subs	r4, r4, r6
 8004ef0:	10a4      	asrs	r4, r4, #2
 8004ef2:	2500      	movs	r5, #0
 8004ef4:	42a5      	cmp	r5, r4
 8004ef6:	d109      	bne.n	8004f0c <__libc_init_array+0x24>
 8004ef8:	4e0b      	ldr	r6, [pc, #44]	; (8004f28 <__libc_init_array+0x40>)
 8004efa:	4c0c      	ldr	r4, [pc, #48]	; (8004f2c <__libc_init_array+0x44>)
 8004efc:	f001 f876 	bl	8005fec <_init>
 8004f00:	1ba4      	subs	r4, r4, r6
 8004f02:	10a4      	asrs	r4, r4, #2
 8004f04:	2500      	movs	r5, #0
 8004f06:	42a5      	cmp	r5, r4
 8004f08:	d105      	bne.n	8004f16 <__libc_init_array+0x2e>
 8004f0a:	bd70      	pop	{r4, r5, r6, pc}
 8004f0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f10:	4798      	blx	r3
 8004f12:	3501      	adds	r5, #1
 8004f14:	e7ee      	b.n	8004ef4 <__libc_init_array+0xc>
 8004f16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f1a:	4798      	blx	r3
 8004f1c:	3501      	adds	r5, #1
 8004f1e:	e7f2      	b.n	8004f06 <__libc_init_array+0x1e>
 8004f20:	08007130 	.word	0x08007130
 8004f24:	08007130 	.word	0x08007130
 8004f28:	08007130 	.word	0x08007130
 8004f2c:	08007134 	.word	0x08007134

08004f30 <memset>:
 8004f30:	4402      	add	r2, r0
 8004f32:	4603      	mov	r3, r0
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d100      	bne.n	8004f3a <memset+0xa>
 8004f38:	4770      	bx	lr
 8004f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f3e:	e7f9      	b.n	8004f34 <memset+0x4>

08004f40 <pow>:
 8004f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f44:	ed2d 8b04 	vpush	{d8-d9}
 8004f48:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800521c <pow+0x2dc>
 8004f4c:	b08d      	sub	sp, #52	; 0x34
 8004f4e:	ec57 6b10 	vmov	r6, r7, d0
 8004f52:	ec55 4b11 	vmov	r4, r5, d1
 8004f56:	f000 f963 	bl	8005220 <__ieee754_pow>
 8004f5a:	f999 3000 	ldrsb.w	r3, [r9]
 8004f5e:	9300      	str	r3, [sp, #0]
 8004f60:	3301      	adds	r3, #1
 8004f62:	eeb0 8a40 	vmov.f32	s16, s0
 8004f66:	eef0 8a60 	vmov.f32	s17, s1
 8004f6a:	46c8      	mov	r8, r9
 8004f6c:	d05f      	beq.n	800502e <pow+0xee>
 8004f6e:	4622      	mov	r2, r4
 8004f70:	462b      	mov	r3, r5
 8004f72:	4620      	mov	r0, r4
 8004f74:	4629      	mov	r1, r5
 8004f76:	f7fb fda5 	bl	8000ac4 <__aeabi_dcmpun>
 8004f7a:	4683      	mov	fp, r0
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	d156      	bne.n	800502e <pow+0xee>
 8004f80:	4632      	mov	r2, r6
 8004f82:	463b      	mov	r3, r7
 8004f84:	4630      	mov	r0, r6
 8004f86:	4639      	mov	r1, r7
 8004f88:	f7fb fd9c 	bl	8000ac4 <__aeabi_dcmpun>
 8004f8c:	9001      	str	r0, [sp, #4]
 8004f8e:	b1e8      	cbz	r0, 8004fcc <pow+0x8c>
 8004f90:	2200      	movs	r2, #0
 8004f92:	2300      	movs	r3, #0
 8004f94:	4620      	mov	r0, r4
 8004f96:	4629      	mov	r1, r5
 8004f98:	f7fb fd62 	bl	8000a60 <__aeabi_dcmpeq>
 8004f9c:	2800      	cmp	r0, #0
 8004f9e:	d046      	beq.n	800502e <pow+0xee>
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	9302      	str	r3, [sp, #8]
 8004fa4:	4b96      	ldr	r3, [pc, #600]	; (8005200 <pow+0x2c0>)
 8004fa6:	9303      	str	r3, [sp, #12]
 8004fa8:	4b96      	ldr	r3, [pc, #600]	; (8005204 <pow+0x2c4>)
 8004faa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004fae:	2200      	movs	r2, #0
 8004fb0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004fb4:	9b00      	ldr	r3, [sp, #0]
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004fbc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004fc0:	d033      	beq.n	800502a <pow+0xea>
 8004fc2:	a802      	add	r0, sp, #8
 8004fc4:	f000 fefb 	bl	8005dbe <matherr>
 8004fc8:	bb48      	cbnz	r0, 800501e <pow+0xde>
 8004fca:	e05d      	b.n	8005088 <pow+0x148>
 8004fcc:	f04f 0a00 	mov.w	sl, #0
 8004fd0:	f04f 0b00 	mov.w	fp, #0
 8004fd4:	4652      	mov	r2, sl
 8004fd6:	465b      	mov	r3, fp
 8004fd8:	4630      	mov	r0, r6
 8004fda:	4639      	mov	r1, r7
 8004fdc:	f7fb fd40 	bl	8000a60 <__aeabi_dcmpeq>
 8004fe0:	ec4b ab19 	vmov	d9, sl, fp
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	d054      	beq.n	8005092 <pow+0x152>
 8004fe8:	4652      	mov	r2, sl
 8004fea:	465b      	mov	r3, fp
 8004fec:	4620      	mov	r0, r4
 8004fee:	4629      	mov	r1, r5
 8004ff0:	f7fb fd36 	bl	8000a60 <__aeabi_dcmpeq>
 8004ff4:	4680      	mov	r8, r0
 8004ff6:	b318      	cbz	r0, 8005040 <pow+0x100>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	9302      	str	r3, [sp, #8]
 8004ffc:	4b80      	ldr	r3, [pc, #512]	; (8005200 <pow+0x2c0>)
 8004ffe:	9303      	str	r3, [sp, #12]
 8005000:	9b01      	ldr	r3, [sp, #4]
 8005002:	930a      	str	r3, [sp, #40]	; 0x28
 8005004:	9b00      	ldr	r3, [sp, #0]
 8005006:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800500a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800500e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0d5      	beq.n	8004fc2 <pow+0x82>
 8005016:	4b7b      	ldr	r3, [pc, #492]	; (8005204 <pow+0x2c4>)
 8005018:	2200      	movs	r2, #0
 800501a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800501e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005020:	b11b      	cbz	r3, 800502a <pow+0xea>
 8005022:	f7ff ff5b 	bl	8004edc <__errno>
 8005026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005028:	6003      	str	r3, [r0, #0]
 800502a:	ed9d 8b08 	vldr	d8, [sp, #32]
 800502e:	eeb0 0a48 	vmov.f32	s0, s16
 8005032:	eef0 0a68 	vmov.f32	s1, s17
 8005036:	b00d      	add	sp, #52	; 0x34
 8005038:	ecbd 8b04 	vpop	{d8-d9}
 800503c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005040:	ec45 4b10 	vmov	d0, r4, r5
 8005044:	f000 feb3 	bl	8005dae <finite>
 8005048:	2800      	cmp	r0, #0
 800504a:	d0f0      	beq.n	800502e <pow+0xee>
 800504c:	4652      	mov	r2, sl
 800504e:	465b      	mov	r3, fp
 8005050:	4620      	mov	r0, r4
 8005052:	4629      	mov	r1, r5
 8005054:	f7fb fd0e 	bl	8000a74 <__aeabi_dcmplt>
 8005058:	2800      	cmp	r0, #0
 800505a:	d0e8      	beq.n	800502e <pow+0xee>
 800505c:	2301      	movs	r3, #1
 800505e:	9302      	str	r3, [sp, #8]
 8005060:	4b67      	ldr	r3, [pc, #412]	; (8005200 <pow+0x2c0>)
 8005062:	9303      	str	r3, [sp, #12]
 8005064:	f999 3000 	ldrsb.w	r3, [r9]
 8005068:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800506c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005070:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005074:	b913      	cbnz	r3, 800507c <pow+0x13c>
 8005076:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800507a:	e7a2      	b.n	8004fc2 <pow+0x82>
 800507c:	4962      	ldr	r1, [pc, #392]	; (8005208 <pow+0x2c8>)
 800507e:	2000      	movs	r0, #0
 8005080:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005084:	2b02      	cmp	r3, #2
 8005086:	d19c      	bne.n	8004fc2 <pow+0x82>
 8005088:	f7ff ff28 	bl	8004edc <__errno>
 800508c:	2321      	movs	r3, #33	; 0x21
 800508e:	6003      	str	r3, [r0, #0]
 8005090:	e7c5      	b.n	800501e <pow+0xde>
 8005092:	eeb0 0a48 	vmov.f32	s0, s16
 8005096:	eef0 0a68 	vmov.f32	s1, s17
 800509a:	f000 fe88 	bl	8005dae <finite>
 800509e:	9000      	str	r0, [sp, #0]
 80050a0:	2800      	cmp	r0, #0
 80050a2:	f040 8081 	bne.w	80051a8 <pow+0x268>
 80050a6:	ec47 6b10 	vmov	d0, r6, r7
 80050aa:	f000 fe80 	bl	8005dae <finite>
 80050ae:	2800      	cmp	r0, #0
 80050b0:	d07a      	beq.n	80051a8 <pow+0x268>
 80050b2:	ec45 4b10 	vmov	d0, r4, r5
 80050b6:	f000 fe7a 	bl	8005dae <finite>
 80050ba:	2800      	cmp	r0, #0
 80050bc:	d074      	beq.n	80051a8 <pow+0x268>
 80050be:	ec53 2b18 	vmov	r2, r3, d8
 80050c2:	ee18 0a10 	vmov	r0, s16
 80050c6:	4619      	mov	r1, r3
 80050c8:	f7fb fcfc 	bl	8000ac4 <__aeabi_dcmpun>
 80050cc:	f999 9000 	ldrsb.w	r9, [r9]
 80050d0:	4b4b      	ldr	r3, [pc, #300]	; (8005200 <pow+0x2c0>)
 80050d2:	b1b0      	cbz	r0, 8005102 <pow+0x1c2>
 80050d4:	2201      	movs	r2, #1
 80050d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050da:	9b00      	ldr	r3, [sp, #0]
 80050dc:	930a      	str	r3, [sp, #40]	; 0x28
 80050de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80050e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80050e6:	f1b9 0f00 	cmp.w	r9, #0
 80050ea:	d0c4      	beq.n	8005076 <pow+0x136>
 80050ec:	4652      	mov	r2, sl
 80050ee:	465b      	mov	r3, fp
 80050f0:	4650      	mov	r0, sl
 80050f2:	4659      	mov	r1, fp
 80050f4:	f7fb fb76 	bl	80007e4 <__aeabi_ddiv>
 80050f8:	f1b9 0f02 	cmp.w	r9, #2
 80050fc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005100:	e7c1      	b.n	8005086 <pow+0x146>
 8005102:	2203      	movs	r2, #3
 8005104:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005108:	900a      	str	r0, [sp, #40]	; 0x28
 800510a:	4629      	mov	r1, r5
 800510c:	4620      	mov	r0, r4
 800510e:	2200      	movs	r2, #0
 8005110:	4b3e      	ldr	r3, [pc, #248]	; (800520c <pow+0x2cc>)
 8005112:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005116:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800511a:	f7fb fa39 	bl	8000590 <__aeabi_dmul>
 800511e:	4604      	mov	r4, r0
 8005120:	460d      	mov	r5, r1
 8005122:	f1b9 0f00 	cmp.w	r9, #0
 8005126:	d124      	bne.n	8005172 <pow+0x232>
 8005128:	4b39      	ldr	r3, [pc, #228]	; (8005210 <pow+0x2d0>)
 800512a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800512e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005132:	4630      	mov	r0, r6
 8005134:	4652      	mov	r2, sl
 8005136:	465b      	mov	r3, fp
 8005138:	4639      	mov	r1, r7
 800513a:	f7fb fc9b 	bl	8000a74 <__aeabi_dcmplt>
 800513e:	2800      	cmp	r0, #0
 8005140:	d056      	beq.n	80051f0 <pow+0x2b0>
 8005142:	ec45 4b10 	vmov	d0, r4, r5
 8005146:	f000 fe47 	bl	8005dd8 <rint>
 800514a:	4622      	mov	r2, r4
 800514c:	462b      	mov	r3, r5
 800514e:	ec51 0b10 	vmov	r0, r1, d0
 8005152:	f7fb fc85 	bl	8000a60 <__aeabi_dcmpeq>
 8005156:	b920      	cbnz	r0, 8005162 <pow+0x222>
 8005158:	4b2e      	ldr	r3, [pc, #184]	; (8005214 <pow+0x2d4>)
 800515a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800515e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005162:	f998 3000 	ldrsb.w	r3, [r8]
 8005166:	2b02      	cmp	r3, #2
 8005168:	d142      	bne.n	80051f0 <pow+0x2b0>
 800516a:	f7ff feb7 	bl	8004edc <__errno>
 800516e:	2322      	movs	r3, #34	; 0x22
 8005170:	e78d      	b.n	800508e <pow+0x14e>
 8005172:	4b29      	ldr	r3, [pc, #164]	; (8005218 <pow+0x2d8>)
 8005174:	2200      	movs	r2, #0
 8005176:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800517a:	4630      	mov	r0, r6
 800517c:	4652      	mov	r2, sl
 800517e:	465b      	mov	r3, fp
 8005180:	4639      	mov	r1, r7
 8005182:	f7fb fc77 	bl	8000a74 <__aeabi_dcmplt>
 8005186:	2800      	cmp	r0, #0
 8005188:	d0eb      	beq.n	8005162 <pow+0x222>
 800518a:	ec45 4b10 	vmov	d0, r4, r5
 800518e:	f000 fe23 	bl	8005dd8 <rint>
 8005192:	4622      	mov	r2, r4
 8005194:	462b      	mov	r3, r5
 8005196:	ec51 0b10 	vmov	r0, r1, d0
 800519a:	f7fb fc61 	bl	8000a60 <__aeabi_dcmpeq>
 800519e:	2800      	cmp	r0, #0
 80051a0:	d1df      	bne.n	8005162 <pow+0x222>
 80051a2:	2200      	movs	r2, #0
 80051a4:	4b18      	ldr	r3, [pc, #96]	; (8005208 <pow+0x2c8>)
 80051a6:	e7da      	b.n	800515e <pow+0x21e>
 80051a8:	2200      	movs	r2, #0
 80051aa:	2300      	movs	r3, #0
 80051ac:	ec51 0b18 	vmov	r0, r1, d8
 80051b0:	f7fb fc56 	bl	8000a60 <__aeabi_dcmpeq>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	f43f af3a 	beq.w	800502e <pow+0xee>
 80051ba:	ec47 6b10 	vmov	d0, r6, r7
 80051be:	f000 fdf6 	bl	8005dae <finite>
 80051c2:	2800      	cmp	r0, #0
 80051c4:	f43f af33 	beq.w	800502e <pow+0xee>
 80051c8:	ec45 4b10 	vmov	d0, r4, r5
 80051cc:	f000 fdef 	bl	8005dae <finite>
 80051d0:	2800      	cmp	r0, #0
 80051d2:	f43f af2c 	beq.w	800502e <pow+0xee>
 80051d6:	2304      	movs	r3, #4
 80051d8:	9302      	str	r3, [sp, #8]
 80051da:	4b09      	ldr	r3, [pc, #36]	; (8005200 <pow+0x2c0>)
 80051dc:	9303      	str	r3, [sp, #12]
 80051de:	2300      	movs	r3, #0
 80051e0:	930a      	str	r3, [sp, #40]	; 0x28
 80051e2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80051e6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80051ea:	ed8d 9b08 	vstr	d9, [sp, #32]
 80051ee:	e7b8      	b.n	8005162 <pow+0x222>
 80051f0:	a802      	add	r0, sp, #8
 80051f2:	f000 fde4 	bl	8005dbe <matherr>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	f47f af11 	bne.w	800501e <pow+0xde>
 80051fc:	e7b5      	b.n	800516a <pow+0x22a>
 80051fe:	bf00      	nop
 8005200:	080070e8 	.word	0x080070e8
 8005204:	3ff00000 	.word	0x3ff00000
 8005208:	fff00000 	.word	0xfff00000
 800520c:	3fe00000 	.word	0x3fe00000
 8005210:	47efffff 	.word	0x47efffff
 8005214:	c7efffff 	.word	0xc7efffff
 8005218:	7ff00000 	.word	0x7ff00000
 800521c:	200000a4 	.word	0x200000a4

08005220 <__ieee754_pow>:
 8005220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005224:	b091      	sub	sp, #68	; 0x44
 8005226:	ed8d 1b00 	vstr	d1, [sp]
 800522a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800522e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005232:	ea58 0302 	orrs.w	r3, r8, r2
 8005236:	ec57 6b10 	vmov	r6, r7, d0
 800523a:	f000 84be 	beq.w	8005bba <__ieee754_pow+0x99a>
 800523e:	4b7a      	ldr	r3, [pc, #488]	; (8005428 <__ieee754_pow+0x208>)
 8005240:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005244:	429c      	cmp	r4, r3
 8005246:	463d      	mov	r5, r7
 8005248:	ee10 aa10 	vmov	sl, s0
 800524c:	dc09      	bgt.n	8005262 <__ieee754_pow+0x42>
 800524e:	d103      	bne.n	8005258 <__ieee754_pow+0x38>
 8005250:	b93e      	cbnz	r6, 8005262 <__ieee754_pow+0x42>
 8005252:	45a0      	cmp	r8, r4
 8005254:	dc0d      	bgt.n	8005272 <__ieee754_pow+0x52>
 8005256:	e001      	b.n	800525c <__ieee754_pow+0x3c>
 8005258:	4598      	cmp	r8, r3
 800525a:	dc02      	bgt.n	8005262 <__ieee754_pow+0x42>
 800525c:	4598      	cmp	r8, r3
 800525e:	d10e      	bne.n	800527e <__ieee754_pow+0x5e>
 8005260:	b16a      	cbz	r2, 800527e <__ieee754_pow+0x5e>
 8005262:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005266:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800526a:	ea54 030a 	orrs.w	r3, r4, sl
 800526e:	f000 84a4 	beq.w	8005bba <__ieee754_pow+0x99a>
 8005272:	486e      	ldr	r0, [pc, #440]	; (800542c <__ieee754_pow+0x20c>)
 8005274:	b011      	add	sp, #68	; 0x44
 8005276:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527a:	f000 bda5 	b.w	8005dc8 <nan>
 800527e:	2d00      	cmp	r5, #0
 8005280:	da53      	bge.n	800532a <__ieee754_pow+0x10a>
 8005282:	4b6b      	ldr	r3, [pc, #428]	; (8005430 <__ieee754_pow+0x210>)
 8005284:	4598      	cmp	r8, r3
 8005286:	dc4d      	bgt.n	8005324 <__ieee754_pow+0x104>
 8005288:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800528c:	4598      	cmp	r8, r3
 800528e:	dd4c      	ble.n	800532a <__ieee754_pow+0x10a>
 8005290:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005294:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005298:	2b14      	cmp	r3, #20
 800529a:	dd26      	ble.n	80052ea <__ieee754_pow+0xca>
 800529c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80052a0:	fa22 f103 	lsr.w	r1, r2, r3
 80052a4:	fa01 f303 	lsl.w	r3, r1, r3
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d13e      	bne.n	800532a <__ieee754_pow+0x10a>
 80052ac:	f001 0101 	and.w	r1, r1, #1
 80052b0:	f1c1 0b02 	rsb	fp, r1, #2
 80052b4:	2a00      	cmp	r2, #0
 80052b6:	d15b      	bne.n	8005370 <__ieee754_pow+0x150>
 80052b8:	4b5b      	ldr	r3, [pc, #364]	; (8005428 <__ieee754_pow+0x208>)
 80052ba:	4598      	cmp	r8, r3
 80052bc:	d124      	bne.n	8005308 <__ieee754_pow+0xe8>
 80052be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80052c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80052c6:	ea53 030a 	orrs.w	r3, r3, sl
 80052ca:	f000 8476 	beq.w	8005bba <__ieee754_pow+0x99a>
 80052ce:	4b59      	ldr	r3, [pc, #356]	; (8005434 <__ieee754_pow+0x214>)
 80052d0:	429c      	cmp	r4, r3
 80052d2:	dd2d      	ble.n	8005330 <__ieee754_pow+0x110>
 80052d4:	f1b9 0f00 	cmp.w	r9, #0
 80052d8:	f280 8473 	bge.w	8005bc2 <__ieee754_pow+0x9a2>
 80052dc:	2000      	movs	r0, #0
 80052de:	2100      	movs	r1, #0
 80052e0:	ec41 0b10 	vmov	d0, r0, r1
 80052e4:	b011      	add	sp, #68	; 0x44
 80052e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ea:	2a00      	cmp	r2, #0
 80052ec:	d13e      	bne.n	800536c <__ieee754_pow+0x14c>
 80052ee:	f1c3 0314 	rsb	r3, r3, #20
 80052f2:	fa48 f103 	asr.w	r1, r8, r3
 80052f6:	fa01 f303 	lsl.w	r3, r1, r3
 80052fa:	4543      	cmp	r3, r8
 80052fc:	f040 8469 	bne.w	8005bd2 <__ieee754_pow+0x9b2>
 8005300:	f001 0101 	and.w	r1, r1, #1
 8005304:	f1c1 0b02 	rsb	fp, r1, #2
 8005308:	4b4b      	ldr	r3, [pc, #300]	; (8005438 <__ieee754_pow+0x218>)
 800530a:	4598      	cmp	r8, r3
 800530c:	d118      	bne.n	8005340 <__ieee754_pow+0x120>
 800530e:	f1b9 0f00 	cmp.w	r9, #0
 8005312:	f280 845a 	bge.w	8005bca <__ieee754_pow+0x9aa>
 8005316:	4948      	ldr	r1, [pc, #288]	; (8005438 <__ieee754_pow+0x218>)
 8005318:	4632      	mov	r2, r6
 800531a:	463b      	mov	r3, r7
 800531c:	2000      	movs	r0, #0
 800531e:	f7fb fa61 	bl	80007e4 <__aeabi_ddiv>
 8005322:	e7dd      	b.n	80052e0 <__ieee754_pow+0xc0>
 8005324:	f04f 0b02 	mov.w	fp, #2
 8005328:	e7c4      	b.n	80052b4 <__ieee754_pow+0x94>
 800532a:	f04f 0b00 	mov.w	fp, #0
 800532e:	e7c1      	b.n	80052b4 <__ieee754_pow+0x94>
 8005330:	f1b9 0f00 	cmp.w	r9, #0
 8005334:	dad2      	bge.n	80052dc <__ieee754_pow+0xbc>
 8005336:	e9dd 0300 	ldrd	r0, r3, [sp]
 800533a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800533e:	e7cf      	b.n	80052e0 <__ieee754_pow+0xc0>
 8005340:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005344:	d106      	bne.n	8005354 <__ieee754_pow+0x134>
 8005346:	4632      	mov	r2, r6
 8005348:	463b      	mov	r3, r7
 800534a:	4610      	mov	r0, r2
 800534c:	4619      	mov	r1, r3
 800534e:	f7fb f91f 	bl	8000590 <__aeabi_dmul>
 8005352:	e7c5      	b.n	80052e0 <__ieee754_pow+0xc0>
 8005354:	4b39      	ldr	r3, [pc, #228]	; (800543c <__ieee754_pow+0x21c>)
 8005356:	4599      	cmp	r9, r3
 8005358:	d10a      	bne.n	8005370 <__ieee754_pow+0x150>
 800535a:	2d00      	cmp	r5, #0
 800535c:	db08      	blt.n	8005370 <__ieee754_pow+0x150>
 800535e:	ec47 6b10 	vmov	d0, r6, r7
 8005362:	b011      	add	sp, #68	; 0x44
 8005364:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005368:	f000 bc68 	b.w	8005c3c <__ieee754_sqrt>
 800536c:	f04f 0b00 	mov.w	fp, #0
 8005370:	ec47 6b10 	vmov	d0, r6, r7
 8005374:	f000 fd12 	bl	8005d9c <fabs>
 8005378:	ec51 0b10 	vmov	r0, r1, d0
 800537c:	f1ba 0f00 	cmp.w	sl, #0
 8005380:	d127      	bne.n	80053d2 <__ieee754_pow+0x1b2>
 8005382:	b124      	cbz	r4, 800538e <__ieee754_pow+0x16e>
 8005384:	4b2c      	ldr	r3, [pc, #176]	; (8005438 <__ieee754_pow+0x218>)
 8005386:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800538a:	429a      	cmp	r2, r3
 800538c:	d121      	bne.n	80053d2 <__ieee754_pow+0x1b2>
 800538e:	f1b9 0f00 	cmp.w	r9, #0
 8005392:	da05      	bge.n	80053a0 <__ieee754_pow+0x180>
 8005394:	4602      	mov	r2, r0
 8005396:	460b      	mov	r3, r1
 8005398:	2000      	movs	r0, #0
 800539a:	4927      	ldr	r1, [pc, #156]	; (8005438 <__ieee754_pow+0x218>)
 800539c:	f7fb fa22 	bl	80007e4 <__aeabi_ddiv>
 80053a0:	2d00      	cmp	r5, #0
 80053a2:	da9d      	bge.n	80052e0 <__ieee754_pow+0xc0>
 80053a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80053a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80053ac:	ea54 030b 	orrs.w	r3, r4, fp
 80053b0:	d108      	bne.n	80053c4 <__ieee754_pow+0x1a4>
 80053b2:	4602      	mov	r2, r0
 80053b4:	460b      	mov	r3, r1
 80053b6:	4610      	mov	r0, r2
 80053b8:	4619      	mov	r1, r3
 80053ba:	f7fa ff31 	bl	8000220 <__aeabi_dsub>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	e7ac      	b.n	800531e <__ieee754_pow+0xfe>
 80053c4:	f1bb 0f01 	cmp.w	fp, #1
 80053c8:	d18a      	bne.n	80052e0 <__ieee754_pow+0xc0>
 80053ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80053ce:	4619      	mov	r1, r3
 80053d0:	e786      	b.n	80052e0 <__ieee754_pow+0xc0>
 80053d2:	0fed      	lsrs	r5, r5, #31
 80053d4:	1e6b      	subs	r3, r5, #1
 80053d6:	930d      	str	r3, [sp, #52]	; 0x34
 80053d8:	ea5b 0303 	orrs.w	r3, fp, r3
 80053dc:	d102      	bne.n	80053e4 <__ieee754_pow+0x1c4>
 80053de:	4632      	mov	r2, r6
 80053e0:	463b      	mov	r3, r7
 80053e2:	e7e8      	b.n	80053b6 <__ieee754_pow+0x196>
 80053e4:	4b16      	ldr	r3, [pc, #88]	; (8005440 <__ieee754_pow+0x220>)
 80053e6:	4598      	cmp	r8, r3
 80053e8:	f340 80fe 	ble.w	80055e8 <__ieee754_pow+0x3c8>
 80053ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80053f0:	4598      	cmp	r8, r3
 80053f2:	dd0a      	ble.n	800540a <__ieee754_pow+0x1ea>
 80053f4:	4b0f      	ldr	r3, [pc, #60]	; (8005434 <__ieee754_pow+0x214>)
 80053f6:	429c      	cmp	r4, r3
 80053f8:	dc0d      	bgt.n	8005416 <__ieee754_pow+0x1f6>
 80053fa:	f1b9 0f00 	cmp.w	r9, #0
 80053fe:	f6bf af6d 	bge.w	80052dc <__ieee754_pow+0xbc>
 8005402:	a307      	add	r3, pc, #28	; (adr r3, 8005420 <__ieee754_pow+0x200>)
 8005404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005408:	e79f      	b.n	800534a <__ieee754_pow+0x12a>
 800540a:	4b0e      	ldr	r3, [pc, #56]	; (8005444 <__ieee754_pow+0x224>)
 800540c:	429c      	cmp	r4, r3
 800540e:	ddf4      	ble.n	80053fa <__ieee754_pow+0x1da>
 8005410:	4b09      	ldr	r3, [pc, #36]	; (8005438 <__ieee754_pow+0x218>)
 8005412:	429c      	cmp	r4, r3
 8005414:	dd18      	ble.n	8005448 <__ieee754_pow+0x228>
 8005416:	f1b9 0f00 	cmp.w	r9, #0
 800541a:	dcf2      	bgt.n	8005402 <__ieee754_pow+0x1e2>
 800541c:	e75e      	b.n	80052dc <__ieee754_pow+0xbc>
 800541e:	bf00      	nop
 8005420:	8800759c 	.word	0x8800759c
 8005424:	7e37e43c 	.word	0x7e37e43c
 8005428:	7ff00000 	.word	0x7ff00000
 800542c:	080070eb 	.word	0x080070eb
 8005430:	433fffff 	.word	0x433fffff
 8005434:	3fefffff 	.word	0x3fefffff
 8005438:	3ff00000 	.word	0x3ff00000
 800543c:	3fe00000 	.word	0x3fe00000
 8005440:	41e00000 	.word	0x41e00000
 8005444:	3feffffe 	.word	0x3feffffe
 8005448:	2200      	movs	r2, #0
 800544a:	4b63      	ldr	r3, [pc, #396]	; (80055d8 <__ieee754_pow+0x3b8>)
 800544c:	f7fa fee8 	bl	8000220 <__aeabi_dsub>
 8005450:	a355      	add	r3, pc, #340	; (adr r3, 80055a8 <__ieee754_pow+0x388>)
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	4604      	mov	r4, r0
 8005458:	460d      	mov	r5, r1
 800545a:	f7fb f899 	bl	8000590 <__aeabi_dmul>
 800545e:	a354      	add	r3, pc, #336	; (adr r3, 80055b0 <__ieee754_pow+0x390>)
 8005460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005464:	4606      	mov	r6, r0
 8005466:	460f      	mov	r7, r1
 8005468:	4620      	mov	r0, r4
 800546a:	4629      	mov	r1, r5
 800546c:	f7fb f890 	bl	8000590 <__aeabi_dmul>
 8005470:	2200      	movs	r2, #0
 8005472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005476:	4b59      	ldr	r3, [pc, #356]	; (80055dc <__ieee754_pow+0x3bc>)
 8005478:	4620      	mov	r0, r4
 800547a:	4629      	mov	r1, r5
 800547c:	f7fb f888 	bl	8000590 <__aeabi_dmul>
 8005480:	4602      	mov	r2, r0
 8005482:	460b      	mov	r3, r1
 8005484:	a14c      	add	r1, pc, #304	; (adr r1, 80055b8 <__ieee754_pow+0x398>)
 8005486:	e9d1 0100 	ldrd	r0, r1, [r1]
 800548a:	f7fa fec9 	bl	8000220 <__aeabi_dsub>
 800548e:	4622      	mov	r2, r4
 8005490:	462b      	mov	r3, r5
 8005492:	f7fb f87d 	bl	8000590 <__aeabi_dmul>
 8005496:	4602      	mov	r2, r0
 8005498:	460b      	mov	r3, r1
 800549a:	2000      	movs	r0, #0
 800549c:	4950      	ldr	r1, [pc, #320]	; (80055e0 <__ieee754_pow+0x3c0>)
 800549e:	f7fa febf 	bl	8000220 <__aeabi_dsub>
 80054a2:	4622      	mov	r2, r4
 80054a4:	462b      	mov	r3, r5
 80054a6:	4680      	mov	r8, r0
 80054a8:	4689      	mov	r9, r1
 80054aa:	4620      	mov	r0, r4
 80054ac:	4629      	mov	r1, r5
 80054ae:	f7fb f86f 	bl	8000590 <__aeabi_dmul>
 80054b2:	4602      	mov	r2, r0
 80054b4:	460b      	mov	r3, r1
 80054b6:	4640      	mov	r0, r8
 80054b8:	4649      	mov	r1, r9
 80054ba:	f7fb f869 	bl	8000590 <__aeabi_dmul>
 80054be:	a340      	add	r3, pc, #256	; (adr r3, 80055c0 <__ieee754_pow+0x3a0>)
 80054c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c4:	f7fb f864 	bl	8000590 <__aeabi_dmul>
 80054c8:	4602      	mov	r2, r0
 80054ca:	460b      	mov	r3, r1
 80054cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054d0:	f7fa fea6 	bl	8000220 <__aeabi_dsub>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	4604      	mov	r4, r0
 80054da:	460d      	mov	r5, r1
 80054dc:	4630      	mov	r0, r6
 80054de:	4639      	mov	r1, r7
 80054e0:	f7fa fea0 	bl	8000224 <__adddf3>
 80054e4:	2000      	movs	r0, #0
 80054e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054ea:	4632      	mov	r2, r6
 80054ec:	463b      	mov	r3, r7
 80054ee:	f7fa fe97 	bl	8000220 <__aeabi_dsub>
 80054f2:	4602      	mov	r2, r0
 80054f4:	460b      	mov	r3, r1
 80054f6:	4620      	mov	r0, r4
 80054f8:	4629      	mov	r1, r5
 80054fa:	f7fa fe91 	bl	8000220 <__aeabi_dsub>
 80054fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005500:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005504:	4313      	orrs	r3, r2
 8005506:	4606      	mov	r6, r0
 8005508:	460f      	mov	r7, r1
 800550a:	f040 81eb 	bne.w	80058e4 <__ieee754_pow+0x6c4>
 800550e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80055c8 <__ieee754_pow+0x3a8>
 8005512:	e9dd 4500 	ldrd	r4, r5, [sp]
 8005516:	2400      	movs	r4, #0
 8005518:	4622      	mov	r2, r4
 800551a:	462b      	mov	r3, r5
 800551c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005520:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005524:	f7fa fe7c 	bl	8000220 <__aeabi_dsub>
 8005528:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800552c:	f7fb f830 	bl	8000590 <__aeabi_dmul>
 8005530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005534:	4680      	mov	r8, r0
 8005536:	4689      	mov	r9, r1
 8005538:	4630      	mov	r0, r6
 800553a:	4639      	mov	r1, r7
 800553c:	f7fb f828 	bl	8000590 <__aeabi_dmul>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	4640      	mov	r0, r8
 8005546:	4649      	mov	r1, r9
 8005548:	f7fa fe6c 	bl	8000224 <__adddf3>
 800554c:	4622      	mov	r2, r4
 800554e:	462b      	mov	r3, r5
 8005550:	4680      	mov	r8, r0
 8005552:	4689      	mov	r9, r1
 8005554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005558:	f7fb f81a 	bl	8000590 <__aeabi_dmul>
 800555c:	460b      	mov	r3, r1
 800555e:	4604      	mov	r4, r0
 8005560:	460d      	mov	r5, r1
 8005562:	4602      	mov	r2, r0
 8005564:	4649      	mov	r1, r9
 8005566:	4640      	mov	r0, r8
 8005568:	e9cd 4500 	strd	r4, r5, [sp]
 800556c:	f7fa fe5a 	bl	8000224 <__adddf3>
 8005570:	4b1c      	ldr	r3, [pc, #112]	; (80055e4 <__ieee754_pow+0x3c4>)
 8005572:	4299      	cmp	r1, r3
 8005574:	4606      	mov	r6, r0
 8005576:	460f      	mov	r7, r1
 8005578:	468b      	mov	fp, r1
 800557a:	f340 82f7 	ble.w	8005b6c <__ieee754_pow+0x94c>
 800557e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005582:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005586:	4303      	orrs	r3, r0
 8005588:	f000 81ea 	beq.w	8005960 <__ieee754_pow+0x740>
 800558c:	a310      	add	r3, pc, #64	; (adr r3, 80055d0 <__ieee754_pow+0x3b0>)
 800558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005596:	f7fa fffb 	bl	8000590 <__aeabi_dmul>
 800559a:	a30d      	add	r3, pc, #52	; (adr r3, 80055d0 <__ieee754_pow+0x3b0>)
 800559c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a0:	e6d5      	b.n	800534e <__ieee754_pow+0x12e>
 80055a2:	bf00      	nop
 80055a4:	f3af 8000 	nop.w
 80055a8:	60000000 	.word	0x60000000
 80055ac:	3ff71547 	.word	0x3ff71547
 80055b0:	f85ddf44 	.word	0xf85ddf44
 80055b4:	3e54ae0b 	.word	0x3e54ae0b
 80055b8:	55555555 	.word	0x55555555
 80055bc:	3fd55555 	.word	0x3fd55555
 80055c0:	652b82fe 	.word	0x652b82fe
 80055c4:	3ff71547 	.word	0x3ff71547
 80055c8:	00000000 	.word	0x00000000
 80055cc:	bff00000 	.word	0xbff00000
 80055d0:	8800759c 	.word	0x8800759c
 80055d4:	7e37e43c 	.word	0x7e37e43c
 80055d8:	3ff00000 	.word	0x3ff00000
 80055dc:	3fd00000 	.word	0x3fd00000
 80055e0:	3fe00000 	.word	0x3fe00000
 80055e4:	408fffff 	.word	0x408fffff
 80055e8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80055ec:	f04f 0200 	mov.w	r2, #0
 80055f0:	da05      	bge.n	80055fe <__ieee754_pow+0x3de>
 80055f2:	4bd3      	ldr	r3, [pc, #844]	; (8005940 <__ieee754_pow+0x720>)
 80055f4:	f7fa ffcc 	bl	8000590 <__aeabi_dmul>
 80055f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80055fc:	460c      	mov	r4, r1
 80055fe:	1523      	asrs	r3, r4, #20
 8005600:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005604:	4413      	add	r3, r2
 8005606:	9309      	str	r3, [sp, #36]	; 0x24
 8005608:	4bce      	ldr	r3, [pc, #824]	; (8005944 <__ieee754_pow+0x724>)
 800560a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800560e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005612:	429c      	cmp	r4, r3
 8005614:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005618:	dd08      	ble.n	800562c <__ieee754_pow+0x40c>
 800561a:	4bcb      	ldr	r3, [pc, #812]	; (8005948 <__ieee754_pow+0x728>)
 800561c:	429c      	cmp	r4, r3
 800561e:	f340 815e 	ble.w	80058de <__ieee754_pow+0x6be>
 8005622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005624:	3301      	adds	r3, #1
 8005626:	9309      	str	r3, [sp, #36]	; 0x24
 8005628:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800562c:	f04f 0a00 	mov.w	sl, #0
 8005630:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8005634:	930c      	str	r3, [sp, #48]	; 0x30
 8005636:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005638:	4bc4      	ldr	r3, [pc, #784]	; (800594c <__ieee754_pow+0x72c>)
 800563a:	4413      	add	r3, r2
 800563c:	ed93 7b00 	vldr	d7, [r3]
 8005640:	4629      	mov	r1, r5
 8005642:	ec53 2b17 	vmov	r2, r3, d7
 8005646:	ed8d 7b06 	vstr	d7, [sp, #24]
 800564a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800564e:	f7fa fde7 	bl	8000220 <__aeabi_dsub>
 8005652:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005656:	4606      	mov	r6, r0
 8005658:	460f      	mov	r7, r1
 800565a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800565e:	f7fa fde1 	bl	8000224 <__adddf3>
 8005662:	4602      	mov	r2, r0
 8005664:	460b      	mov	r3, r1
 8005666:	2000      	movs	r0, #0
 8005668:	49b9      	ldr	r1, [pc, #740]	; (8005950 <__ieee754_pow+0x730>)
 800566a:	f7fb f8bb 	bl	80007e4 <__aeabi_ddiv>
 800566e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	4630      	mov	r0, r6
 8005678:	4639      	mov	r1, r7
 800567a:	f7fa ff89 	bl	8000590 <__aeabi_dmul>
 800567e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005682:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005686:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800568a:	2300      	movs	r3, #0
 800568c:	9302      	str	r3, [sp, #8]
 800568e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005692:	106d      	asrs	r5, r5, #1
 8005694:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005698:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800569c:	2200      	movs	r2, #0
 800569e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80056a2:	4640      	mov	r0, r8
 80056a4:	4649      	mov	r1, r9
 80056a6:	4614      	mov	r4, r2
 80056a8:	461d      	mov	r5, r3
 80056aa:	f7fa ff71 	bl	8000590 <__aeabi_dmul>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4630      	mov	r0, r6
 80056b4:	4639      	mov	r1, r7
 80056b6:	f7fa fdb3 	bl	8000220 <__aeabi_dsub>
 80056ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056be:	4606      	mov	r6, r0
 80056c0:	460f      	mov	r7, r1
 80056c2:	4620      	mov	r0, r4
 80056c4:	4629      	mov	r1, r5
 80056c6:	f7fa fdab 	bl	8000220 <__aeabi_dsub>
 80056ca:	4602      	mov	r2, r0
 80056cc:	460b      	mov	r3, r1
 80056ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80056d2:	f7fa fda5 	bl	8000220 <__aeabi_dsub>
 80056d6:	4642      	mov	r2, r8
 80056d8:	464b      	mov	r3, r9
 80056da:	f7fa ff59 	bl	8000590 <__aeabi_dmul>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	4630      	mov	r0, r6
 80056e4:	4639      	mov	r1, r7
 80056e6:	f7fa fd9b 	bl	8000220 <__aeabi_dsub>
 80056ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80056ee:	f7fa ff4f 	bl	8000590 <__aeabi_dmul>
 80056f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80056fa:	4610      	mov	r0, r2
 80056fc:	4619      	mov	r1, r3
 80056fe:	f7fa ff47 	bl	8000590 <__aeabi_dmul>
 8005702:	a37b      	add	r3, pc, #492	; (adr r3, 80058f0 <__ieee754_pow+0x6d0>)
 8005704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005708:	4604      	mov	r4, r0
 800570a:	460d      	mov	r5, r1
 800570c:	f7fa ff40 	bl	8000590 <__aeabi_dmul>
 8005710:	a379      	add	r3, pc, #484	; (adr r3, 80058f8 <__ieee754_pow+0x6d8>)
 8005712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005716:	f7fa fd85 	bl	8000224 <__adddf3>
 800571a:	4622      	mov	r2, r4
 800571c:	462b      	mov	r3, r5
 800571e:	f7fa ff37 	bl	8000590 <__aeabi_dmul>
 8005722:	a377      	add	r3, pc, #476	; (adr r3, 8005900 <__ieee754_pow+0x6e0>)
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	f7fa fd7c 	bl	8000224 <__adddf3>
 800572c:	4622      	mov	r2, r4
 800572e:	462b      	mov	r3, r5
 8005730:	f7fa ff2e 	bl	8000590 <__aeabi_dmul>
 8005734:	a374      	add	r3, pc, #464	; (adr r3, 8005908 <__ieee754_pow+0x6e8>)
 8005736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573a:	f7fa fd73 	bl	8000224 <__adddf3>
 800573e:	4622      	mov	r2, r4
 8005740:	462b      	mov	r3, r5
 8005742:	f7fa ff25 	bl	8000590 <__aeabi_dmul>
 8005746:	a372      	add	r3, pc, #456	; (adr r3, 8005910 <__ieee754_pow+0x6f0>)
 8005748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574c:	f7fa fd6a 	bl	8000224 <__adddf3>
 8005750:	4622      	mov	r2, r4
 8005752:	462b      	mov	r3, r5
 8005754:	f7fa ff1c 	bl	8000590 <__aeabi_dmul>
 8005758:	a36f      	add	r3, pc, #444	; (adr r3, 8005918 <__ieee754_pow+0x6f8>)
 800575a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575e:	f7fa fd61 	bl	8000224 <__adddf3>
 8005762:	4622      	mov	r2, r4
 8005764:	4606      	mov	r6, r0
 8005766:	460f      	mov	r7, r1
 8005768:	462b      	mov	r3, r5
 800576a:	4620      	mov	r0, r4
 800576c:	4629      	mov	r1, r5
 800576e:	f7fa ff0f 	bl	8000590 <__aeabi_dmul>
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4630      	mov	r0, r6
 8005778:	4639      	mov	r1, r7
 800577a:	f7fa ff09 	bl	8000590 <__aeabi_dmul>
 800577e:	4642      	mov	r2, r8
 8005780:	4604      	mov	r4, r0
 8005782:	460d      	mov	r5, r1
 8005784:	464b      	mov	r3, r9
 8005786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800578a:	f7fa fd4b 	bl	8000224 <__adddf3>
 800578e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005792:	f7fa fefd 	bl	8000590 <__aeabi_dmul>
 8005796:	4622      	mov	r2, r4
 8005798:	462b      	mov	r3, r5
 800579a:	f7fa fd43 	bl	8000224 <__adddf3>
 800579e:	4642      	mov	r2, r8
 80057a0:	4606      	mov	r6, r0
 80057a2:	460f      	mov	r7, r1
 80057a4:	464b      	mov	r3, r9
 80057a6:	4640      	mov	r0, r8
 80057a8:	4649      	mov	r1, r9
 80057aa:	f7fa fef1 	bl	8000590 <__aeabi_dmul>
 80057ae:	2200      	movs	r2, #0
 80057b0:	4b68      	ldr	r3, [pc, #416]	; (8005954 <__ieee754_pow+0x734>)
 80057b2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80057b6:	f7fa fd35 	bl	8000224 <__adddf3>
 80057ba:	4632      	mov	r2, r6
 80057bc:	463b      	mov	r3, r7
 80057be:	f7fa fd31 	bl	8000224 <__adddf3>
 80057c2:	9802      	ldr	r0, [sp, #8]
 80057c4:	460d      	mov	r5, r1
 80057c6:	4604      	mov	r4, r0
 80057c8:	4602      	mov	r2, r0
 80057ca:	460b      	mov	r3, r1
 80057cc:	4640      	mov	r0, r8
 80057ce:	4649      	mov	r1, r9
 80057d0:	f7fa fede 	bl	8000590 <__aeabi_dmul>
 80057d4:	2200      	movs	r2, #0
 80057d6:	4680      	mov	r8, r0
 80057d8:	4689      	mov	r9, r1
 80057da:	4b5e      	ldr	r3, [pc, #376]	; (8005954 <__ieee754_pow+0x734>)
 80057dc:	4620      	mov	r0, r4
 80057de:	4629      	mov	r1, r5
 80057e0:	f7fa fd1e 	bl	8000220 <__aeabi_dsub>
 80057e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80057e8:	f7fa fd1a 	bl	8000220 <__aeabi_dsub>
 80057ec:	4602      	mov	r2, r0
 80057ee:	460b      	mov	r3, r1
 80057f0:	4630      	mov	r0, r6
 80057f2:	4639      	mov	r1, r7
 80057f4:	f7fa fd14 	bl	8000220 <__aeabi_dsub>
 80057f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057fc:	f7fa fec8 	bl	8000590 <__aeabi_dmul>
 8005800:	4622      	mov	r2, r4
 8005802:	4606      	mov	r6, r0
 8005804:	460f      	mov	r7, r1
 8005806:	462b      	mov	r3, r5
 8005808:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800580c:	f7fa fec0 	bl	8000590 <__aeabi_dmul>
 8005810:	4602      	mov	r2, r0
 8005812:	460b      	mov	r3, r1
 8005814:	4630      	mov	r0, r6
 8005816:	4639      	mov	r1, r7
 8005818:	f7fa fd04 	bl	8000224 <__adddf3>
 800581c:	4606      	mov	r6, r0
 800581e:	460f      	mov	r7, r1
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	4640      	mov	r0, r8
 8005826:	4649      	mov	r1, r9
 8005828:	f7fa fcfc 	bl	8000224 <__adddf3>
 800582c:	9802      	ldr	r0, [sp, #8]
 800582e:	a33c      	add	r3, pc, #240	; (adr r3, 8005920 <__ieee754_pow+0x700>)
 8005830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005834:	4604      	mov	r4, r0
 8005836:	460d      	mov	r5, r1
 8005838:	f7fa feaa 	bl	8000590 <__aeabi_dmul>
 800583c:	4642      	mov	r2, r8
 800583e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005842:	464b      	mov	r3, r9
 8005844:	4620      	mov	r0, r4
 8005846:	4629      	mov	r1, r5
 8005848:	f7fa fcea 	bl	8000220 <__aeabi_dsub>
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4630      	mov	r0, r6
 8005852:	4639      	mov	r1, r7
 8005854:	f7fa fce4 	bl	8000220 <__aeabi_dsub>
 8005858:	a333      	add	r3, pc, #204	; (adr r3, 8005928 <__ieee754_pow+0x708>)
 800585a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585e:	f7fa fe97 	bl	8000590 <__aeabi_dmul>
 8005862:	a333      	add	r3, pc, #204	; (adr r3, 8005930 <__ieee754_pow+0x710>)
 8005864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005868:	4606      	mov	r6, r0
 800586a:	460f      	mov	r7, r1
 800586c:	4620      	mov	r0, r4
 800586e:	4629      	mov	r1, r5
 8005870:	f7fa fe8e 	bl	8000590 <__aeabi_dmul>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4630      	mov	r0, r6
 800587a:	4639      	mov	r1, r7
 800587c:	f7fa fcd2 	bl	8000224 <__adddf3>
 8005880:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005882:	4b35      	ldr	r3, [pc, #212]	; (8005958 <__ieee754_pow+0x738>)
 8005884:	4413      	add	r3, r2
 8005886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588a:	f7fa fccb 	bl	8000224 <__adddf3>
 800588e:	4604      	mov	r4, r0
 8005890:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005892:	460d      	mov	r5, r1
 8005894:	f7fa fe12 	bl	80004bc <__aeabi_i2d>
 8005898:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800589a:	4b30      	ldr	r3, [pc, #192]	; (800595c <__ieee754_pow+0x73c>)
 800589c:	4413      	add	r3, r2
 800589e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80058a2:	4606      	mov	r6, r0
 80058a4:	460f      	mov	r7, r1
 80058a6:	4622      	mov	r2, r4
 80058a8:	462b      	mov	r3, r5
 80058aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058ae:	f7fa fcb9 	bl	8000224 <__adddf3>
 80058b2:	4642      	mov	r2, r8
 80058b4:	464b      	mov	r3, r9
 80058b6:	f7fa fcb5 	bl	8000224 <__adddf3>
 80058ba:	4632      	mov	r2, r6
 80058bc:	463b      	mov	r3, r7
 80058be:	f7fa fcb1 	bl	8000224 <__adddf3>
 80058c2:	9802      	ldr	r0, [sp, #8]
 80058c4:	4632      	mov	r2, r6
 80058c6:	463b      	mov	r3, r7
 80058c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058cc:	f7fa fca8 	bl	8000220 <__aeabi_dsub>
 80058d0:	4642      	mov	r2, r8
 80058d2:	464b      	mov	r3, r9
 80058d4:	f7fa fca4 	bl	8000220 <__aeabi_dsub>
 80058d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058dc:	e607      	b.n	80054ee <__ieee754_pow+0x2ce>
 80058de:	f04f 0a01 	mov.w	sl, #1
 80058e2:	e6a5      	b.n	8005630 <__ieee754_pow+0x410>
 80058e4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8005938 <__ieee754_pow+0x718>
 80058e8:	e613      	b.n	8005512 <__ieee754_pow+0x2f2>
 80058ea:	bf00      	nop
 80058ec:	f3af 8000 	nop.w
 80058f0:	4a454eef 	.word	0x4a454eef
 80058f4:	3fca7e28 	.word	0x3fca7e28
 80058f8:	93c9db65 	.word	0x93c9db65
 80058fc:	3fcd864a 	.word	0x3fcd864a
 8005900:	a91d4101 	.word	0xa91d4101
 8005904:	3fd17460 	.word	0x3fd17460
 8005908:	518f264d 	.word	0x518f264d
 800590c:	3fd55555 	.word	0x3fd55555
 8005910:	db6fabff 	.word	0xdb6fabff
 8005914:	3fdb6db6 	.word	0x3fdb6db6
 8005918:	33333303 	.word	0x33333303
 800591c:	3fe33333 	.word	0x3fe33333
 8005920:	e0000000 	.word	0xe0000000
 8005924:	3feec709 	.word	0x3feec709
 8005928:	dc3a03fd 	.word	0xdc3a03fd
 800592c:	3feec709 	.word	0x3feec709
 8005930:	145b01f5 	.word	0x145b01f5
 8005934:	be3e2fe0 	.word	0xbe3e2fe0
 8005938:	00000000 	.word	0x00000000
 800593c:	3ff00000 	.word	0x3ff00000
 8005940:	43400000 	.word	0x43400000
 8005944:	0003988e 	.word	0x0003988e
 8005948:	000bb679 	.word	0x000bb679
 800594c:	080070f0 	.word	0x080070f0
 8005950:	3ff00000 	.word	0x3ff00000
 8005954:	40080000 	.word	0x40080000
 8005958:	08007110 	.word	0x08007110
 800595c:	08007100 	.word	0x08007100
 8005960:	a3b4      	add	r3, pc, #720	; (adr r3, 8005c34 <__ieee754_pow+0xa14>)
 8005962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005966:	4640      	mov	r0, r8
 8005968:	4649      	mov	r1, r9
 800596a:	f7fa fc5b 	bl	8000224 <__adddf3>
 800596e:	4622      	mov	r2, r4
 8005970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005974:	462b      	mov	r3, r5
 8005976:	4630      	mov	r0, r6
 8005978:	4639      	mov	r1, r7
 800597a:	f7fa fc51 	bl	8000220 <__aeabi_dsub>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005986:	f7fb f893 	bl	8000ab0 <__aeabi_dcmpgt>
 800598a:	2800      	cmp	r0, #0
 800598c:	f47f adfe 	bne.w	800558c <__ieee754_pow+0x36c>
 8005990:	4aa3      	ldr	r2, [pc, #652]	; (8005c20 <__ieee754_pow+0xa00>)
 8005992:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005996:	4293      	cmp	r3, r2
 8005998:	f340 810a 	ble.w	8005bb0 <__ieee754_pow+0x990>
 800599c:	151b      	asrs	r3, r3, #20
 800599e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80059a2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80059a6:	fa4a f303 	asr.w	r3, sl, r3
 80059aa:	445b      	add	r3, fp
 80059ac:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80059b0:	4e9c      	ldr	r6, [pc, #624]	; (8005c24 <__ieee754_pow+0xa04>)
 80059b2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80059b6:	4116      	asrs	r6, r2
 80059b8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80059bc:	2000      	movs	r0, #0
 80059be:	ea23 0106 	bic.w	r1, r3, r6
 80059c2:	f1c2 0214 	rsb	r2, r2, #20
 80059c6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80059ca:	fa4a fa02 	asr.w	sl, sl, r2
 80059ce:	f1bb 0f00 	cmp.w	fp, #0
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4620      	mov	r0, r4
 80059d8:	4629      	mov	r1, r5
 80059da:	bfb8      	it	lt
 80059dc:	f1ca 0a00 	rsblt	sl, sl, #0
 80059e0:	f7fa fc1e 	bl	8000220 <__aeabi_dsub>
 80059e4:	e9cd 0100 	strd	r0, r1, [sp]
 80059e8:	4642      	mov	r2, r8
 80059ea:	464b      	mov	r3, r9
 80059ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059f0:	f7fa fc18 	bl	8000224 <__adddf3>
 80059f4:	2000      	movs	r0, #0
 80059f6:	a378      	add	r3, pc, #480	; (adr r3, 8005bd8 <__ieee754_pow+0x9b8>)
 80059f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fc:	4604      	mov	r4, r0
 80059fe:	460d      	mov	r5, r1
 8005a00:	f7fa fdc6 	bl	8000590 <__aeabi_dmul>
 8005a04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a08:	4606      	mov	r6, r0
 8005a0a:	460f      	mov	r7, r1
 8005a0c:	4620      	mov	r0, r4
 8005a0e:	4629      	mov	r1, r5
 8005a10:	f7fa fc06 	bl	8000220 <__aeabi_dsub>
 8005a14:	4602      	mov	r2, r0
 8005a16:	460b      	mov	r3, r1
 8005a18:	4640      	mov	r0, r8
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	f7fa fc00 	bl	8000220 <__aeabi_dsub>
 8005a20:	a36f      	add	r3, pc, #444	; (adr r3, 8005be0 <__ieee754_pow+0x9c0>)
 8005a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a26:	f7fa fdb3 	bl	8000590 <__aeabi_dmul>
 8005a2a:	a36f      	add	r3, pc, #444	; (adr r3, 8005be8 <__ieee754_pow+0x9c8>)
 8005a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a30:	4680      	mov	r8, r0
 8005a32:	4689      	mov	r9, r1
 8005a34:	4620      	mov	r0, r4
 8005a36:	4629      	mov	r1, r5
 8005a38:	f7fa fdaa 	bl	8000590 <__aeabi_dmul>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	460b      	mov	r3, r1
 8005a40:	4640      	mov	r0, r8
 8005a42:	4649      	mov	r1, r9
 8005a44:	f7fa fbee 	bl	8000224 <__adddf3>
 8005a48:	4604      	mov	r4, r0
 8005a4a:	460d      	mov	r5, r1
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4630      	mov	r0, r6
 8005a52:	4639      	mov	r1, r7
 8005a54:	f7fa fbe6 	bl	8000224 <__adddf3>
 8005a58:	4632      	mov	r2, r6
 8005a5a:	463b      	mov	r3, r7
 8005a5c:	4680      	mov	r8, r0
 8005a5e:	4689      	mov	r9, r1
 8005a60:	f7fa fbde 	bl	8000220 <__aeabi_dsub>
 8005a64:	4602      	mov	r2, r0
 8005a66:	460b      	mov	r3, r1
 8005a68:	4620      	mov	r0, r4
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	f7fa fbd8 	bl	8000220 <__aeabi_dsub>
 8005a70:	4642      	mov	r2, r8
 8005a72:	4606      	mov	r6, r0
 8005a74:	460f      	mov	r7, r1
 8005a76:	464b      	mov	r3, r9
 8005a78:	4640      	mov	r0, r8
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	f7fa fd88 	bl	8000590 <__aeabi_dmul>
 8005a80:	a35b      	add	r3, pc, #364	; (adr r3, 8005bf0 <__ieee754_pow+0x9d0>)
 8005a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a86:	4604      	mov	r4, r0
 8005a88:	460d      	mov	r5, r1
 8005a8a:	f7fa fd81 	bl	8000590 <__aeabi_dmul>
 8005a8e:	a35a      	add	r3, pc, #360	; (adr r3, 8005bf8 <__ieee754_pow+0x9d8>)
 8005a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a94:	f7fa fbc4 	bl	8000220 <__aeabi_dsub>
 8005a98:	4622      	mov	r2, r4
 8005a9a:	462b      	mov	r3, r5
 8005a9c:	f7fa fd78 	bl	8000590 <__aeabi_dmul>
 8005aa0:	a357      	add	r3, pc, #348	; (adr r3, 8005c00 <__ieee754_pow+0x9e0>)
 8005aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa6:	f7fa fbbd 	bl	8000224 <__adddf3>
 8005aaa:	4622      	mov	r2, r4
 8005aac:	462b      	mov	r3, r5
 8005aae:	f7fa fd6f 	bl	8000590 <__aeabi_dmul>
 8005ab2:	a355      	add	r3, pc, #340	; (adr r3, 8005c08 <__ieee754_pow+0x9e8>)
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	f7fa fbb2 	bl	8000220 <__aeabi_dsub>
 8005abc:	4622      	mov	r2, r4
 8005abe:	462b      	mov	r3, r5
 8005ac0:	f7fa fd66 	bl	8000590 <__aeabi_dmul>
 8005ac4:	a352      	add	r3, pc, #328	; (adr r3, 8005c10 <__ieee754_pow+0x9f0>)
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	f7fa fbab 	bl	8000224 <__adddf3>
 8005ace:	4622      	mov	r2, r4
 8005ad0:	462b      	mov	r3, r5
 8005ad2:	f7fa fd5d 	bl	8000590 <__aeabi_dmul>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	460b      	mov	r3, r1
 8005ada:	4640      	mov	r0, r8
 8005adc:	4649      	mov	r1, r9
 8005ade:	f7fa fb9f 	bl	8000220 <__aeabi_dsub>
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	460d      	mov	r5, r1
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	4640      	mov	r0, r8
 8005aec:	4649      	mov	r1, r9
 8005aee:	f7fa fd4f 	bl	8000590 <__aeabi_dmul>
 8005af2:	2200      	movs	r2, #0
 8005af4:	e9cd 0100 	strd	r0, r1, [sp]
 8005af8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005afc:	4620      	mov	r0, r4
 8005afe:	4629      	mov	r1, r5
 8005b00:	f7fa fb8e 	bl	8000220 <__aeabi_dsub>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b0c:	f7fa fe6a 	bl	80007e4 <__aeabi_ddiv>
 8005b10:	4632      	mov	r2, r6
 8005b12:	4604      	mov	r4, r0
 8005b14:	460d      	mov	r5, r1
 8005b16:	463b      	mov	r3, r7
 8005b18:	4640      	mov	r0, r8
 8005b1a:	4649      	mov	r1, r9
 8005b1c:	f7fa fd38 	bl	8000590 <__aeabi_dmul>
 8005b20:	4632      	mov	r2, r6
 8005b22:	463b      	mov	r3, r7
 8005b24:	f7fa fb7e 	bl	8000224 <__adddf3>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4620      	mov	r0, r4
 8005b2e:	4629      	mov	r1, r5
 8005b30:	f7fa fb76 	bl	8000220 <__aeabi_dsub>
 8005b34:	4642      	mov	r2, r8
 8005b36:	464b      	mov	r3, r9
 8005b38:	f7fa fb72 	bl	8000220 <__aeabi_dsub>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	2000      	movs	r0, #0
 8005b42:	4939      	ldr	r1, [pc, #228]	; (8005c28 <__ieee754_pow+0xa08>)
 8005b44:	f7fa fb6c 	bl	8000220 <__aeabi_dsub>
 8005b48:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005b4c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	da2f      	bge.n	8005bb6 <__ieee754_pow+0x996>
 8005b56:	4650      	mov	r0, sl
 8005b58:	ec43 2b10 	vmov	d0, r2, r3
 8005b5c:	f000 f9c0 	bl	8005ee0 <scalbn>
 8005b60:	ec51 0b10 	vmov	r0, r1, d0
 8005b64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b68:	f7ff bbf1 	b.w	800534e <__ieee754_pow+0x12e>
 8005b6c:	4b2f      	ldr	r3, [pc, #188]	; (8005c2c <__ieee754_pow+0xa0c>)
 8005b6e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005b72:	429e      	cmp	r6, r3
 8005b74:	f77f af0c 	ble.w	8005990 <__ieee754_pow+0x770>
 8005b78:	4b2d      	ldr	r3, [pc, #180]	; (8005c30 <__ieee754_pow+0xa10>)
 8005b7a:	440b      	add	r3, r1
 8005b7c:	4303      	orrs	r3, r0
 8005b7e:	d00b      	beq.n	8005b98 <__ieee754_pow+0x978>
 8005b80:	a325      	add	r3, pc, #148	; (adr r3, 8005c18 <__ieee754_pow+0x9f8>)
 8005b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b8a:	f7fa fd01 	bl	8000590 <__aeabi_dmul>
 8005b8e:	a322      	add	r3, pc, #136	; (adr r3, 8005c18 <__ieee754_pow+0x9f8>)
 8005b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b94:	f7ff bbdb 	b.w	800534e <__ieee754_pow+0x12e>
 8005b98:	4622      	mov	r2, r4
 8005b9a:	462b      	mov	r3, r5
 8005b9c:	f7fa fb40 	bl	8000220 <__aeabi_dsub>
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	f7fa ff7a 	bl	8000a9c <__aeabi_dcmpge>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	f43f aef1 	beq.w	8005990 <__ieee754_pow+0x770>
 8005bae:	e7e7      	b.n	8005b80 <__ieee754_pow+0x960>
 8005bb0:	f04f 0a00 	mov.w	sl, #0
 8005bb4:	e718      	b.n	80059e8 <__ieee754_pow+0x7c8>
 8005bb6:	4621      	mov	r1, r4
 8005bb8:	e7d4      	b.n	8005b64 <__ieee754_pow+0x944>
 8005bba:	2000      	movs	r0, #0
 8005bbc:	491a      	ldr	r1, [pc, #104]	; (8005c28 <__ieee754_pow+0xa08>)
 8005bbe:	f7ff bb8f 	b.w	80052e0 <__ieee754_pow+0xc0>
 8005bc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bc6:	f7ff bb8b 	b.w	80052e0 <__ieee754_pow+0xc0>
 8005bca:	4630      	mov	r0, r6
 8005bcc:	4639      	mov	r1, r7
 8005bce:	f7ff bb87 	b.w	80052e0 <__ieee754_pow+0xc0>
 8005bd2:	4693      	mov	fp, r2
 8005bd4:	f7ff bb98 	b.w	8005308 <__ieee754_pow+0xe8>
 8005bd8:	00000000 	.word	0x00000000
 8005bdc:	3fe62e43 	.word	0x3fe62e43
 8005be0:	fefa39ef 	.word	0xfefa39ef
 8005be4:	3fe62e42 	.word	0x3fe62e42
 8005be8:	0ca86c39 	.word	0x0ca86c39
 8005bec:	be205c61 	.word	0xbe205c61
 8005bf0:	72bea4d0 	.word	0x72bea4d0
 8005bf4:	3e663769 	.word	0x3e663769
 8005bf8:	c5d26bf1 	.word	0xc5d26bf1
 8005bfc:	3ebbbd41 	.word	0x3ebbbd41
 8005c00:	af25de2c 	.word	0xaf25de2c
 8005c04:	3f11566a 	.word	0x3f11566a
 8005c08:	16bebd93 	.word	0x16bebd93
 8005c0c:	3f66c16c 	.word	0x3f66c16c
 8005c10:	5555553e 	.word	0x5555553e
 8005c14:	3fc55555 	.word	0x3fc55555
 8005c18:	c2f8f359 	.word	0xc2f8f359
 8005c1c:	01a56e1f 	.word	0x01a56e1f
 8005c20:	3fe00000 	.word	0x3fe00000
 8005c24:	000fffff 	.word	0x000fffff
 8005c28:	3ff00000 	.word	0x3ff00000
 8005c2c:	4090cbff 	.word	0x4090cbff
 8005c30:	3f6f3400 	.word	0x3f6f3400
 8005c34:	652b82fe 	.word	0x652b82fe
 8005c38:	3c971547 	.word	0x3c971547

08005c3c <__ieee754_sqrt>:
 8005c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c40:	4955      	ldr	r1, [pc, #340]	; (8005d98 <__ieee754_sqrt+0x15c>)
 8005c42:	ec55 4b10 	vmov	r4, r5, d0
 8005c46:	43a9      	bics	r1, r5
 8005c48:	462b      	mov	r3, r5
 8005c4a:	462a      	mov	r2, r5
 8005c4c:	d112      	bne.n	8005c74 <__ieee754_sqrt+0x38>
 8005c4e:	ee10 2a10 	vmov	r2, s0
 8005c52:	ee10 0a10 	vmov	r0, s0
 8005c56:	4629      	mov	r1, r5
 8005c58:	f7fa fc9a 	bl	8000590 <__aeabi_dmul>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4620      	mov	r0, r4
 8005c62:	4629      	mov	r1, r5
 8005c64:	f7fa fade 	bl	8000224 <__adddf3>
 8005c68:	4604      	mov	r4, r0
 8005c6a:	460d      	mov	r5, r1
 8005c6c:	ec45 4b10 	vmov	d0, r4, r5
 8005c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c74:	2d00      	cmp	r5, #0
 8005c76:	ee10 0a10 	vmov	r0, s0
 8005c7a:	4621      	mov	r1, r4
 8005c7c:	dc0f      	bgt.n	8005c9e <__ieee754_sqrt+0x62>
 8005c7e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005c82:	4330      	orrs	r0, r6
 8005c84:	d0f2      	beq.n	8005c6c <__ieee754_sqrt+0x30>
 8005c86:	b155      	cbz	r5, 8005c9e <__ieee754_sqrt+0x62>
 8005c88:	ee10 2a10 	vmov	r2, s0
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	4629      	mov	r1, r5
 8005c90:	f7fa fac6 	bl	8000220 <__aeabi_dsub>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	f7fa fda4 	bl	80007e4 <__aeabi_ddiv>
 8005c9c:	e7e4      	b.n	8005c68 <__ieee754_sqrt+0x2c>
 8005c9e:	151b      	asrs	r3, r3, #20
 8005ca0:	d073      	beq.n	8005d8a <__ieee754_sqrt+0x14e>
 8005ca2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005ca6:	07dd      	lsls	r5, r3, #31
 8005ca8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005cac:	bf48      	it	mi
 8005cae:	0fc8      	lsrmi	r0, r1, #31
 8005cb0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005cb4:	bf44      	itt	mi
 8005cb6:	0049      	lslmi	r1, r1, #1
 8005cb8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8005cbc:	2500      	movs	r5, #0
 8005cbe:	1058      	asrs	r0, r3, #1
 8005cc0:	0fcb      	lsrs	r3, r1, #31
 8005cc2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8005cc6:	0049      	lsls	r1, r1, #1
 8005cc8:	2316      	movs	r3, #22
 8005cca:	462c      	mov	r4, r5
 8005ccc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005cd0:	19a7      	adds	r7, r4, r6
 8005cd2:	4297      	cmp	r7, r2
 8005cd4:	bfde      	ittt	le
 8005cd6:	19bc      	addle	r4, r7, r6
 8005cd8:	1bd2      	suble	r2, r2, r7
 8005cda:	19ad      	addle	r5, r5, r6
 8005cdc:	0fcf      	lsrs	r7, r1, #31
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8005ce4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005ce8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005cec:	d1f0      	bne.n	8005cd0 <__ieee754_sqrt+0x94>
 8005cee:	f04f 0c20 	mov.w	ip, #32
 8005cf2:	469e      	mov	lr, r3
 8005cf4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005cf8:	42a2      	cmp	r2, r4
 8005cfa:	eb06 070e 	add.w	r7, r6, lr
 8005cfe:	dc02      	bgt.n	8005d06 <__ieee754_sqrt+0xca>
 8005d00:	d112      	bne.n	8005d28 <__ieee754_sqrt+0xec>
 8005d02:	428f      	cmp	r7, r1
 8005d04:	d810      	bhi.n	8005d28 <__ieee754_sqrt+0xec>
 8005d06:	2f00      	cmp	r7, #0
 8005d08:	eb07 0e06 	add.w	lr, r7, r6
 8005d0c:	da42      	bge.n	8005d94 <__ieee754_sqrt+0x158>
 8005d0e:	f1be 0f00 	cmp.w	lr, #0
 8005d12:	db3f      	blt.n	8005d94 <__ieee754_sqrt+0x158>
 8005d14:	f104 0801 	add.w	r8, r4, #1
 8005d18:	1b12      	subs	r2, r2, r4
 8005d1a:	428f      	cmp	r7, r1
 8005d1c:	bf88      	it	hi
 8005d1e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005d22:	1bc9      	subs	r1, r1, r7
 8005d24:	4433      	add	r3, r6
 8005d26:	4644      	mov	r4, r8
 8005d28:	0052      	lsls	r2, r2, #1
 8005d2a:	f1bc 0c01 	subs.w	ip, ip, #1
 8005d2e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8005d32:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005d36:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005d3a:	d1dd      	bne.n	8005cf8 <__ieee754_sqrt+0xbc>
 8005d3c:	430a      	orrs	r2, r1
 8005d3e:	d006      	beq.n	8005d4e <__ieee754_sqrt+0x112>
 8005d40:	1c5c      	adds	r4, r3, #1
 8005d42:	bf13      	iteet	ne
 8005d44:	3301      	addne	r3, #1
 8005d46:	3501      	addeq	r5, #1
 8005d48:	4663      	moveq	r3, ip
 8005d4a:	f023 0301 	bicne.w	r3, r3, #1
 8005d4e:	106a      	asrs	r2, r5, #1
 8005d50:	085b      	lsrs	r3, r3, #1
 8005d52:	07e9      	lsls	r1, r5, #31
 8005d54:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8005d58:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005d5c:	bf48      	it	mi
 8005d5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005d62:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8005d66:	461c      	mov	r4, r3
 8005d68:	e780      	b.n	8005c6c <__ieee754_sqrt+0x30>
 8005d6a:	0aca      	lsrs	r2, r1, #11
 8005d6c:	3815      	subs	r0, #21
 8005d6e:	0549      	lsls	r1, r1, #21
 8005d70:	2a00      	cmp	r2, #0
 8005d72:	d0fa      	beq.n	8005d6a <__ieee754_sqrt+0x12e>
 8005d74:	02d6      	lsls	r6, r2, #11
 8005d76:	d50a      	bpl.n	8005d8e <__ieee754_sqrt+0x152>
 8005d78:	f1c3 0420 	rsb	r4, r3, #32
 8005d7c:	fa21 f404 	lsr.w	r4, r1, r4
 8005d80:	1e5d      	subs	r5, r3, #1
 8005d82:	4099      	lsls	r1, r3
 8005d84:	4322      	orrs	r2, r4
 8005d86:	1b43      	subs	r3, r0, r5
 8005d88:	e78b      	b.n	8005ca2 <__ieee754_sqrt+0x66>
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	e7f0      	b.n	8005d70 <__ieee754_sqrt+0x134>
 8005d8e:	0052      	lsls	r2, r2, #1
 8005d90:	3301      	adds	r3, #1
 8005d92:	e7ef      	b.n	8005d74 <__ieee754_sqrt+0x138>
 8005d94:	46a0      	mov	r8, r4
 8005d96:	e7bf      	b.n	8005d18 <__ieee754_sqrt+0xdc>
 8005d98:	7ff00000 	.word	0x7ff00000

08005d9c <fabs>:
 8005d9c:	ec51 0b10 	vmov	r0, r1, d0
 8005da0:	ee10 2a10 	vmov	r2, s0
 8005da4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005da8:	ec43 2b10 	vmov	d0, r2, r3
 8005dac:	4770      	bx	lr

08005dae <finite>:
 8005dae:	ee10 3a90 	vmov	r3, s1
 8005db2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8005db6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005dba:	0fc0      	lsrs	r0, r0, #31
 8005dbc:	4770      	bx	lr

08005dbe <matherr>:
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	4770      	bx	lr
 8005dc2:	0000      	movs	r0, r0
 8005dc4:	0000      	movs	r0, r0
	...

08005dc8 <nan>:
 8005dc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005dd0 <nan+0x8>
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	00000000 	.word	0x00000000
 8005dd4:	7ff80000 	.word	0x7ff80000

08005dd8 <rint>:
 8005dd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dda:	ec51 0b10 	vmov	r0, r1, d0
 8005dde:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005de2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005de6:	2e13      	cmp	r6, #19
 8005de8:	460b      	mov	r3, r1
 8005dea:	ee10 4a10 	vmov	r4, s0
 8005dee:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005df2:	dc56      	bgt.n	8005ea2 <rint+0xca>
 8005df4:	2e00      	cmp	r6, #0
 8005df6:	da2b      	bge.n	8005e50 <rint+0x78>
 8005df8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005dfc:	4302      	orrs	r2, r0
 8005dfe:	d023      	beq.n	8005e48 <rint+0x70>
 8005e00:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005e04:	4302      	orrs	r2, r0
 8005e06:	4254      	negs	r4, r2
 8005e08:	4314      	orrs	r4, r2
 8005e0a:	0c4b      	lsrs	r3, r1, #17
 8005e0c:	0b24      	lsrs	r4, r4, #12
 8005e0e:	045b      	lsls	r3, r3, #17
 8005e10:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8005e14:	ea44 0103 	orr.w	r1, r4, r3
 8005e18:	460b      	mov	r3, r1
 8005e1a:	492f      	ldr	r1, [pc, #188]	; (8005ed8 <rint+0x100>)
 8005e1c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8005e20:	e9d1 6700 	ldrd	r6, r7, [r1]
 8005e24:	4602      	mov	r2, r0
 8005e26:	4639      	mov	r1, r7
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f7fa f9fb 	bl	8000224 <__adddf3>
 8005e2e:	e9cd 0100 	strd	r0, r1, [sp]
 8005e32:	463b      	mov	r3, r7
 8005e34:	4632      	mov	r2, r6
 8005e36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e3a:	f7fa f9f1 	bl	8000220 <__aeabi_dsub>
 8005e3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005e42:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8005e46:	4639      	mov	r1, r7
 8005e48:	ec41 0b10 	vmov	d0, r0, r1
 8005e4c:	b003      	add	sp, #12
 8005e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e50:	4a22      	ldr	r2, [pc, #136]	; (8005edc <rint+0x104>)
 8005e52:	4132      	asrs	r2, r6
 8005e54:	ea01 0702 	and.w	r7, r1, r2
 8005e58:	4307      	orrs	r7, r0
 8005e5a:	d0f5      	beq.n	8005e48 <rint+0x70>
 8005e5c:	0852      	lsrs	r2, r2, #1
 8005e5e:	4011      	ands	r1, r2
 8005e60:	430c      	orrs	r4, r1
 8005e62:	d00b      	beq.n	8005e7c <rint+0xa4>
 8005e64:	ea23 0202 	bic.w	r2, r3, r2
 8005e68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005e6c:	2e13      	cmp	r6, #19
 8005e6e:	fa43 f306 	asr.w	r3, r3, r6
 8005e72:	bf0c      	ite	eq
 8005e74:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8005e78:	2400      	movne	r4, #0
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	4916      	ldr	r1, [pc, #88]	; (8005ed8 <rint+0x100>)
 8005e7e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8005e82:	4622      	mov	r2, r4
 8005e84:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005e88:	4620      	mov	r0, r4
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	f7fa f9ca 	bl	8000224 <__adddf3>
 8005e90:	e9cd 0100 	strd	r0, r1, [sp]
 8005e94:	4622      	mov	r2, r4
 8005e96:	462b      	mov	r3, r5
 8005e98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e9c:	f7fa f9c0 	bl	8000220 <__aeabi_dsub>
 8005ea0:	e7d2      	b.n	8005e48 <rint+0x70>
 8005ea2:	2e33      	cmp	r6, #51	; 0x33
 8005ea4:	dd07      	ble.n	8005eb6 <rint+0xde>
 8005ea6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005eaa:	d1cd      	bne.n	8005e48 <rint+0x70>
 8005eac:	ee10 2a10 	vmov	r2, s0
 8005eb0:	f7fa f9b8 	bl	8000224 <__adddf3>
 8005eb4:	e7c8      	b.n	8005e48 <rint+0x70>
 8005eb6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8005eba:	f04f 32ff 	mov.w	r2, #4294967295
 8005ebe:	40f2      	lsrs	r2, r6
 8005ec0:	4210      	tst	r0, r2
 8005ec2:	d0c1      	beq.n	8005e48 <rint+0x70>
 8005ec4:	0852      	lsrs	r2, r2, #1
 8005ec6:	4210      	tst	r0, r2
 8005ec8:	bf1f      	itttt	ne
 8005eca:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8005ece:	ea20 0202 	bicne.w	r2, r0, r2
 8005ed2:	4134      	asrne	r4, r6
 8005ed4:	4314      	orrne	r4, r2
 8005ed6:	e7d1      	b.n	8005e7c <rint+0xa4>
 8005ed8:	08007120 	.word	0x08007120
 8005edc:	000fffff 	.word	0x000fffff

08005ee0 <scalbn>:
 8005ee0:	b570      	push	{r4, r5, r6, lr}
 8005ee2:	ec55 4b10 	vmov	r4, r5, d0
 8005ee6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005eea:	4606      	mov	r6, r0
 8005eec:	462b      	mov	r3, r5
 8005eee:	b9aa      	cbnz	r2, 8005f1c <scalbn+0x3c>
 8005ef0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005ef4:	4323      	orrs	r3, r4
 8005ef6:	d03b      	beq.n	8005f70 <scalbn+0x90>
 8005ef8:	4b31      	ldr	r3, [pc, #196]	; (8005fc0 <scalbn+0xe0>)
 8005efa:	4629      	mov	r1, r5
 8005efc:	2200      	movs	r2, #0
 8005efe:	ee10 0a10 	vmov	r0, s0
 8005f02:	f7fa fb45 	bl	8000590 <__aeabi_dmul>
 8005f06:	4b2f      	ldr	r3, [pc, #188]	; (8005fc4 <scalbn+0xe4>)
 8005f08:	429e      	cmp	r6, r3
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	460d      	mov	r5, r1
 8005f0e:	da12      	bge.n	8005f36 <scalbn+0x56>
 8005f10:	a327      	add	r3, pc, #156	; (adr r3, 8005fb0 <scalbn+0xd0>)
 8005f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f16:	f7fa fb3b 	bl	8000590 <__aeabi_dmul>
 8005f1a:	e009      	b.n	8005f30 <scalbn+0x50>
 8005f1c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005f20:	428a      	cmp	r2, r1
 8005f22:	d10c      	bne.n	8005f3e <scalbn+0x5e>
 8005f24:	ee10 2a10 	vmov	r2, s0
 8005f28:	4620      	mov	r0, r4
 8005f2a:	4629      	mov	r1, r5
 8005f2c:	f7fa f97a 	bl	8000224 <__adddf3>
 8005f30:	4604      	mov	r4, r0
 8005f32:	460d      	mov	r5, r1
 8005f34:	e01c      	b.n	8005f70 <scalbn+0x90>
 8005f36:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	3a36      	subs	r2, #54	; 0x36
 8005f3e:	4432      	add	r2, r6
 8005f40:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005f44:	428a      	cmp	r2, r1
 8005f46:	dd0b      	ble.n	8005f60 <scalbn+0x80>
 8005f48:	ec45 4b11 	vmov	d1, r4, r5
 8005f4c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8005fb8 <scalbn+0xd8>
 8005f50:	f000 f83c 	bl	8005fcc <copysign>
 8005f54:	a318      	add	r3, pc, #96	; (adr r3, 8005fb8 <scalbn+0xd8>)
 8005f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5a:	ec51 0b10 	vmov	r0, r1, d0
 8005f5e:	e7da      	b.n	8005f16 <scalbn+0x36>
 8005f60:	2a00      	cmp	r2, #0
 8005f62:	dd08      	ble.n	8005f76 <scalbn+0x96>
 8005f64:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005f68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005f6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005f70:	ec45 4b10 	vmov	d0, r4, r5
 8005f74:	bd70      	pop	{r4, r5, r6, pc}
 8005f76:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005f7a:	da0d      	bge.n	8005f98 <scalbn+0xb8>
 8005f7c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005f80:	429e      	cmp	r6, r3
 8005f82:	ec45 4b11 	vmov	d1, r4, r5
 8005f86:	dce1      	bgt.n	8005f4c <scalbn+0x6c>
 8005f88:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8005fb0 <scalbn+0xd0>
 8005f8c:	f000 f81e 	bl	8005fcc <copysign>
 8005f90:	a307      	add	r3, pc, #28	; (adr r3, 8005fb0 <scalbn+0xd0>)
 8005f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f96:	e7e0      	b.n	8005f5a <scalbn+0x7a>
 8005f98:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005f9c:	3236      	adds	r2, #54	; 0x36
 8005f9e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005fa2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	4629      	mov	r1, r5
 8005faa:	2200      	movs	r2, #0
 8005fac:	4b06      	ldr	r3, [pc, #24]	; (8005fc8 <scalbn+0xe8>)
 8005fae:	e7b2      	b.n	8005f16 <scalbn+0x36>
 8005fb0:	c2f8f359 	.word	0xc2f8f359
 8005fb4:	01a56e1f 	.word	0x01a56e1f
 8005fb8:	8800759c 	.word	0x8800759c
 8005fbc:	7e37e43c 	.word	0x7e37e43c
 8005fc0:	43500000 	.word	0x43500000
 8005fc4:	ffff3cb0 	.word	0xffff3cb0
 8005fc8:	3c900000 	.word	0x3c900000

08005fcc <copysign>:
 8005fcc:	ec51 0b10 	vmov	r0, r1, d0
 8005fd0:	ee11 0a90 	vmov	r0, s3
 8005fd4:	ee10 2a10 	vmov	r2, s0
 8005fd8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005fdc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005fe0:	ea41 0300 	orr.w	r3, r1, r0
 8005fe4:	ec43 2b10 	vmov	d0, r2, r3
 8005fe8:	4770      	bx	lr
	...

08005fec <_init>:
 8005fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fee:	bf00      	nop
 8005ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ff2:	bc08      	pop	{r3}
 8005ff4:	469e      	mov	lr, r3
 8005ff6:	4770      	bx	lr

08005ff8 <_fini>:
 8005ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ffa:	bf00      	nop
 8005ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ffe:	bc08      	pop	{r3}
 8006000:	469e      	mov	lr, r3
 8006002:	4770      	bx	lr
