

================================================================
== Vitis HLS Report for 'normalize_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s'
================================================================
* Date:           Thu Jul 11 13:34:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.180 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.150 us|  0.150 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1126|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        5|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      480|     -|
|Register             |        -|      -|      871|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      871|     1611|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_15ns_17s_31_1_1_U18  |mul_15ns_17s_31_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln42_10_fu_1051_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln42_11_fu_1071_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_12_fu_1095_p2  |         +|   0|  0|  34|          27|          25|
    |add_ln42_13_fu_1115_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_14_fu_1139_p2  |         +|   0|  0|  33|          26|          22|
    |add_ln42_15_fu_1163_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln42_16_fu_1187_p2  |         +|   0|  0|  35|          28|          25|
    |add_ln42_17_fu_1211_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln42_18_fu_1235_p2  |         +|   0|  0|  35|          28|          24|
    |add_ln42_19_fu_1259_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln42_1_fu_831_p2    |         +|   0|  0|  34|          27|          25|
    |add_ln42_20_fu_1283_p2  |         +|   0|  0|  35|          28|          24|
    |add_ln42_21_fu_1307_p2  |         +|   0|  0|  35|          28|          24|
    |add_ln42_22_fu_1331_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_23_fu_1351_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_24_fu_1371_p2  |         +|   0|  0|  34|          27|          25|
    |add_ln42_25_fu_1395_p2  |         +|   0|  0|  36|          29|          29|
    |add_ln42_26_fu_1415_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_27_fu_1439_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln42_28_fu_1463_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln42_29_fu_1483_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_2_fu_875_p2    |         +|   0|  0|  34|          27|          25|
    |add_ln42_30_fu_1503_p2  |         +|   0|  0|  37|          30|          18|
    |add_ln42_31_fu_1611_p2  |         +|   0|  0|  34|          27|          26|
    |add_ln42_32_fu_800_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln42_3_fu_899_p2    |         +|   0|  0|  34|          27|          24|
    |add_ln42_4_fu_919_p2    |         +|   0|  0|  33|          26|          26|
    |add_ln42_5_fu_943_p2    |         +|   0|  0|  34|          27|          27|
    |add_ln42_6_fu_963_p2    |         +|   0|  0|  38|          31|          24|
    |add_ln42_7_fu_987_p2    |         +|   0|  0|  38|          31|          22|
    |add_ln42_8_fu_1011_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln42_9_fu_1031_p2   |         +|   0|  0|  38|          31|          18|
    |add_ln42_fu_806_p2      |         +|   0|  0|  27|          27|          26|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1126|         908|         835|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  148|         32|    1|         32|
    |ap_done           |    9|          2|    1|          2|
    |grp_fu_319_p0     |  148|         32|   15|        480|
    |grp_fu_319_p1     |  148|         32|   17|        544|
    |layer4_out_blk_n  |    9|          2|    1|          2|
    |layer5_out_blk_n  |    9|          2|    1|          2|
    |real_start        |    9|          2|    1|          2|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  480|        104|   37|       1064|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_10_reg_1747           |  15|   0|   15|          0|
    |a_11_reg_1752           |  15|   0|   15|          0|
    |a_12_reg_1757           |  15|   0|   15|          0|
    |a_13_reg_1762           |  15|   0|   15|          0|
    |a_14_reg_1767           |  15|   0|   15|          0|
    |a_15_reg_1772           |  15|   0|   15|          0|
    |a_16_reg_1777           |  15|   0|   15|          0|
    |a_17_reg_1782           |  15|   0|   15|          0|
    |a_18_reg_1787           |  15|   0|   15|          0|
    |a_19_reg_1792           |  15|   0|   15|          0|
    |a_1_reg_1697            |  15|   0|   15|          0|
    |a_20_reg_1797           |  15|   0|   15|          0|
    |a_21_reg_1802           |  15|   0|   15|          0|
    |a_22_reg_1807           |  15|   0|   15|          0|
    |a_23_reg_1812           |  15|   0|   15|          0|
    |a_24_reg_1817           |  15|   0|   15|          0|
    |a_25_reg_1822           |  15|   0|   15|          0|
    |a_26_reg_1827           |  15|   0|   15|          0|
    |a_27_reg_1832           |  15|   0|   15|          0|
    |a_28_reg_1742           |  15|   0|   15|          0|
    |a_2_reg_1702            |  15|   0|   15|          0|
    |a_3_reg_1707            |  15|   0|   15|          0|
    |a_4_reg_1712            |  15|   0|   15|          0|
    |a_5_reg_1717            |  15|   0|   15|          0|
    |a_6_reg_1722            |  15|   0|   15|          0|
    |a_7_reg_1727            |  15|   0|   15|          0|
    |a_8_reg_1732            |  15|   0|   15|          0|
    |a_9_reg_1737            |  15|   0|   15|          0|
    |ap_CS_fsm               |  31|   0|   31|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |start_once_reg          |   1|   0|    1|          0|
    |tmp_s_reg_1997          |  15|   0|   15|          0|
    |trunc_ln3_reg_1847      |  15|   0|   15|          0|
    |trunc_ln41_10_reg_1902  |  11|   0|   11|          0|
    |trunc_ln41_11_reg_1907  |  12|   0|   12|          0|
    |trunc_ln41_12_reg_1912  |  11|   0|   11|          0|
    |trunc_ln41_13_reg_1917  |  11|   0|   11|          0|
    |trunc_ln41_14_reg_1922  |  13|   0|   13|          0|
    |trunc_ln41_15_reg_1927  |  13|   0|   13|          0|
    |trunc_ln41_16_reg_1932  |  12|   0|   12|          0|
    |trunc_ln41_17_reg_1937  |  13|   0|   13|          0|
    |trunc_ln41_18_reg_1942  |  12|   0|   12|          0|
    |trunc_ln41_19_reg_1947  |  13|   0|   13|          0|
    |trunc_ln41_1_reg_1842   |  12|   0|   12|          0|
    |trunc_ln41_20_reg_1952  |  13|   0|   13|          0|
    |trunc_ln41_21_reg_1957  |  11|   0|   11|          0|
    |trunc_ln41_22_reg_1962  |  11|   0|   11|          0|
    |trunc_ln41_23_reg_1967  |  12|   0|   12|          0|
    |trunc_ln41_24_reg_1972  |  14|   0|   14|          0|
    |trunc_ln41_25_reg_1977  |  11|   0|   11|          0|
    |trunc_ln41_26_reg_1982  |  13|   0|   13|          0|
    |trunc_ln41_27_reg_1987  |  12|   0|   12|          0|
    |trunc_ln41_28_reg_1992  |  11|   0|   11|          0|
    |trunc_ln41_2_reg_1857   |  12|   0|   12|          0|
    |trunc_ln41_3_reg_1862   |  12|   0|   12|          0|
    |trunc_ln41_4_reg_1867   |  11|   0|   11|          0|
    |trunc_ln41_5_reg_1872   |  12|   0|   12|          0|
    |trunc_ln41_6_reg_1877   |  16|   0|   16|          0|
    |trunc_ln41_7_reg_1882   |  16|   0|   16|          0|
    |trunc_ln41_8_reg_1887   |  13|   0|   13|          0|
    |trunc_ln41_9_reg_1892   |  16|   0|   16|          0|
    |trunc_ln41_s_reg_1897   |  12|   0|   12|          0|
    |trunc_ln73_1_reg_1852   |  15|   0|   15|          0|
    |trunc_ln_reg_1837       |  12|   0|   12|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 871|   0|  871|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>|  return value|
|layer4_out_dout            |   in|  480|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                               layer4_out|       pointer|
|layer5_out_din             |  out|  512|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                               layer5_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

