Analysis & Synthesis report for Niski
Wed Jul 12 09:34:53 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Niski|bus_arbitrator:inst16|state
 10. State Machine - |Niski|cpu:inst23|state
 11. State Machine - |Niski|cpu:inst23|cpu_memory_access:memory_access_unit|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated
 18. Source assignments for ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated
 19. Parameter Settings for User Entity Instance: buzzer_bus_interface:inst11
 20. Parameter Settings for User Entity Instance: clocks:inst13
 21. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator
 22. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator|counter:counter
 23. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator
 24. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator|counter:counter
 25. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator
 26. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator|counter:counter
 27. Parameter Settings for User Entity Instance: buttons_controller:inst4
 28. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer
 29. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter
 30. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer
 31. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer|counter:counter
 32. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer
 33. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer|counter:counter
 34. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer
 35. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer|counter:counter
 36. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer
 37. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter
 38. Parameter Settings for User Entity Instance: cpu:inst23
 39. Parameter Settings for User Entity Instance: cpu:inst23|cpu_pc_reg:pc_reg_unit
 40. Parameter Settings for User Entity Instance: cpu:inst23|cpu_reg_file:gprs
 41. Parameter Settings for User Entity Instance: leds_bus_interface:inst14
 42. Parameter Settings for User Entity Instance: sev_seg_bus_interface:inst7
 43. Parameter Settings for User Entity Instance: memory_bus_interface:inst22
 44. Parameter Settings for User Entity Instance: rom:inst18
 45. Parameter Settings for User Entity Instance: memory_bus_interface:inst21
 46. Parameter Settings for User Entity Instance: ram:inst20
 47. Parameter Settings for User Entity Instance: uart_controller:inst6
 48. Parameter Settings for User Entity Instance: uart_controller:inst6|uart_rx_controller:rx_controller
 49. Parameter Settings for User Entity Instance: uart_controller:inst6|uart_tx_controller:tx_controller
 50. Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator
 51. Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator|counter:counter
 52. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10
 53. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator
 54. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter
 55. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|counter:digit_counter
 56. Parameter Settings for User Entity Instance: ps2_keyboard_controller:inst3|counter:bit_counter
 57. Parameter Settings for Inferred Entity Instance: rom:inst18|altsyncram:memory_rtl_0
 58. Parameter Settings for Inferred Entity Instance: ram:inst20|altsyncram:memory_rtl_0
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "ps2_keyboard_controller:inst3|counter:bit_counter"
 61. Port Connectivity Checks: "sev_seg_displays_controller:inst10|counter:digit_counter"
 62. Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter"
 63. Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator"
 64. Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator|counter:counter"
 65. Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator"
 66. Port Connectivity Checks: "cpu:inst23|cpu_alu:alu_unit"
 67. Port Connectivity Checks: "cpu:inst23|cpu_ir_reg:ir_reg_unit"
 68. Port Connectivity Checks: "cpu:inst23|cpu_memory_access:memory_access_unit"
 69. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[4].debouncer"
 70. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[3].debouncer"
 71. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[2].debouncer"
 72. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[1].debouncer"
 73. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter"
 74. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer"
 75. Port Connectivity Checks: "clocks:inst13|frequency_divider:hz_generator"
 76. Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator|counter:counter"
 77. Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator"
 78. Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator|counter:counter"
 79. Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator"
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 12 09:34:53 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; Niski                                          ;
; Top-level Entity Name              ; Niski                                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 4,114                                          ;
;     Total combinational functions  ; 3,079                                          ;
;     Dedicated logic registers      ; 1,242                                          ;
; Total registers                    ; 1242                                           ;
; Total pins                         ; 79                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 143,360                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Niski              ; Niski              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Restructure Multiplexers                                         ; On                 ; Auto               ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Remove Redundant Logic Cells                                     ; On                 ; Off                ;
; Optimization Technique                                           ; Area               ; Balanced           ;
; Auto RAM to Logic Cell Conversion                                ; On                 ; Off                ;
; Auto Resource Sharing                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                          ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------+---------+
; Niski.bdf                             ; yes             ; User Block Diagram/Schematic File                     ; C:/Programiranje/Projekti/Niski/Niski.bdf                             ;         ;
; CPU/CPU.v                             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/CPU.v                             ;         ;
; CPU/States.vh                         ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/CPU/States.vh                         ;         ;
; CPU/Instructions.vh                   ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/CPU/Instructions.vh                   ;         ;
; CPU/BranchTester.v                    ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/BranchTester.v                    ;         ;
; CPU/MemoryAccess.v                    ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v                    ;         ;
; CPU/RegFile.v                         ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/RegFile.v                         ;         ;
; CPU/ALU.v                             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/ALU.v                             ;         ;
; CPU/PC.v                              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/PC.v                              ;         ;
; CPU/IR.v                              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/IR.v                              ;         ;
; Bus/Arbitrator/Arbitrator.v           ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v           ;         ;
; Bus/Arbitrator/States.vh              ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Bus/Arbitrator/States.vh              ;         ;
; Memory/BusInterface.v                 ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Memory/BusInterface.v                 ;         ;
; Memory/RAM.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Programiranje/Projekti/Niski/Memory/RAM.sv                         ;         ;
; Memory/ROM.v                          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Memory/ROM.v                          ;         ;
; Components/Clocks.v                   ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Components/Clocks.v                   ;         ;
; Components/Counter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Components/Counter.v                  ;         ;
; Components/Debouncer.v                ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Components/Debouncer.v                ;         ;
; Devices/Buttons/Controller.v          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/Buttons/Controller.v          ;         ;
; Devices/Buzzer/BusInterface.v         ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v         ;         ;
; Devices/Buzzer/Controller.v           ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/Buzzer/Controller.v           ;         ;
; Devices/LCD/Controller.v              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v              ;         ;
; Devices/LEDs/BusInterface.v           ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v           ;         ;
; Devices/LEDs/Controller.v             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/LEDs/Controller.v             ;         ;
; Devices/I2C/Controller.v              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v              ;         ;
; Devices/I2C/States.vh                 ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Devices/I2C/States.vh                 ;         ;
; Devices/PS2Keyboard/Controller.v      ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Controller.v      ;         ;
; Devices/SevSegDisplays/BusInterface.v ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v ;         ;
; Devices/SevSegDisplays/Controller.v   ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v   ;         ;
; Devices/SDRAM/Controller.v            ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v            ;         ;
; Devices/SDRAM/States.vh               ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Devices/SDRAM/States.vh               ;         ;
; Devices/SDRAM/Commands.vh             ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Devices/SDRAM/Commands.vh             ;         ;
; Devices/IR/Controller.v               ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v               ;         ;
; Devices/UART/Controller.v             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v             ;         ;
; Devices/UART/RX/Controller.v          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v          ;         ;
; Devices/UART/TX/Controller.v          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v          ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal221.inc                        ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/aglobal221.inc             ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_rg61.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf                ;         ;
; db/niski.ram0_rom_75caa54a.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Programiranje/Projekti/Niski/db/niski.ram0_rom_75caa54a.hdl.mif    ;         ;
; db/altsyncram_e4b1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf                ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 4,114         ;
;                                             ;               ;
; Total combinational functions               ; 3079          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2241          ;
;     -- 3 input functions                    ; 650           ;
;     -- <=2 input functions                  ; 188           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2793          ;
;     -- arithmetic mode                      ; 286           ;
;                                             ;               ;
; Total registers                             ; 1242          ;
;     -- Dedicated logic registers            ; 1242          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 79            ;
; Total memory bits                           ; 143360        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; CLK_PIN~input ;
; Maximum fan-out                             ; 1277          ;
; Total fan-out                               ; 15977         ;
; Average fan-out                             ; 3.51          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name                 ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Niski                                           ; 3079 (18)           ; 1242 (0)                  ; 143360      ; 0            ; 0       ; 0         ; 79   ; 0            ; |Niski                                                                                             ; Niski                       ; work         ;
;    |bus_arbitrator:inst16|                       ; 89 (89)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|bus_arbitrator:inst16                                                                       ; bus_arbitrator              ; work         ;
;    |buttons_controller:inst4|                    ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buttons_controller:inst4                                                                    ; buttons_controller          ; work         ;
;       |debouncer:debouncers[4].debouncer|        ; 10 (3)              ; 8 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buttons_controller:inst4|debouncer:debouncers[4].debouncer                                  ; debouncer                   ; work         ;
;          |counter:counter|                       ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter                  ; counter                     ; work         ;
;    |buzzer_bus_interface:inst11|                 ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buzzer_bus_interface:inst11                                                                 ; buzzer_bus_interface        ; work         ;
;    |buzzer_controller:inst9|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buzzer_controller:inst9                                                                     ; buzzer_controller           ; work         ;
;    |clocks:inst13|                               ; 23 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13                                                                               ; clocks                      ; work         ;
;       |frequency_divider:khz_generator|          ; 14 (1)              ; 10 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:khz_generator                                               ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:khz_generator|counter:counter                               ; counter                     ; work         ;
;       |frequency_divider:mhz_generator|          ; 9 (1)               ; 6 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:mhz_generator                                               ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:mhz_generator|counter:counter                               ; counter                     ; work         ;
;    |cpu:inst23|                                  ; 2615 (590)          ; 1168 (8)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23                                                                                  ; cpu                         ; work         ;
;       |cpu_alu:alu_unit|                         ; 463 (463)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_alu:alu_unit                                                                 ; cpu_alu                     ; work         ;
;       |cpu_branch_tester:branch_tester_unit|     ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_branch_tester:branch_tester_unit                                             ; cpu_branch_tester           ; work         ;
;       |cpu_ir_reg:ir_reg_unit|                   ; 59 (59)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_ir_reg:ir_reg_unit                                                           ; cpu_ir_reg                  ; work         ;
;       |cpu_memory_access:memory_access_unit|     ; 17 (17)             ; 104 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_memory_access:memory_access_unit                                             ; cpu_memory_access           ; work         ;
;       |cpu_pc_reg:pc_reg_unit|                   ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_pc_reg:pc_reg_unit                                                           ; cpu_pc_reg                  ; work         ;
;       |cpu_reg_file:gprs|                        ; 1390 (1390)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_reg_file:gprs                                                                ; cpu_reg_file                ; work         ;
;    |leds_bus_interface:inst14|                   ; 24 (24)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|leds_bus_interface:inst14                                                                   ; leds_bus_interface          ; work         ;
;    |leds_controller:inst12|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|leds_controller:inst12                                                                      ; leds_controller             ; work         ;
;    |memory_bus_interface:inst21|                 ; 90 (90)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|memory_bus_interface:inst21                                                                 ; memory_bus_interface        ; work         ;
;    |memory_bus_interface:inst22|                 ; 50 (50)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|memory_bus_interface:inst22                                                                 ; memory_bus_interface        ; work         ;
;    |ram:inst20|                                  ; 8 (8)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|ram:inst20                                                                                  ; ram                         ; work         ;
;       |altsyncram:memory_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|ram:inst20|altsyncram:memory_rtl_0                                                          ; altsyncram                  ; work         ;
;          |altsyncram_e4b1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated                           ; altsyncram_e4b1             ; work         ;
;    |rom:inst18|                                  ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|rom:inst18                                                                                  ; rom                         ; work         ;
;       |altsyncram:memory_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|rom:inst18|altsyncram:memory_rtl_0                                                          ; altsyncram                  ; work         ;
;          |altsyncram_rg61:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated                           ; altsyncram_rg61             ; work         ;
;    |sev_seg_bus_interface:inst7|                 ; 105 (105)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_bus_interface:inst7                                                                 ; sev_seg_bus_interface       ; work         ;
;    |sev_seg_displays_controller:inst10|          ; 32 (28)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10                                                          ; sev_seg_displays_controller ; work         ;
;       |counter:digit_counter|                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10|counter:digit_counter                                    ; counter                     ; work         ;
;       |frequency_divider:refresh_tick_generator| ; 2 (1)               ; 2 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator                 ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter ; counter                     ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768  ; None                               ;
; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; db/Niski.ram0_rom_75caa54a.hdl.mif ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |Niski|bus_arbitrator:inst16|state                      ;
+------------------+------------------+-----------------+-----------------+
; Name             ; state.STATE_IDLE ; state.STATE_DMA ; state.STATE_CPU ;
+------------------+------------------+-----------------+-----------------+
; state.STATE_IDLE ; 0                ; 0               ; 0               ;
; state.STATE_CPU  ; 1                ; 0               ; 1               ;
; state.STATE_DMA  ; 1                ; 1               ; 0               ;
+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Niski|cpu:inst23|state                                                                                                                                                       ;
+--------------------------------+------------------------+--------------------------------+-----------------------+--------------------------+-------------------------+-----------------------+
; Name                           ; state.STATE_CHECK_INTR ; state.STATE_EXEC_INST_MEM_WAIT ; state.STATE_EXEC_INST ; state.STATE_RD_INST_WAIT ; state.STATE_RD_INST_REQ ; state.STATE_NEXT_INST ;
+--------------------------------+------------------------+--------------------------------+-----------------------+--------------------------+-------------------------+-----------------------+
; state.STATE_RD_INST_REQ        ; 0                      ; 0                              ; 0                     ; 0                        ; 0                       ; 0                     ;
; state.STATE_RD_INST_WAIT       ; 0                      ; 0                              ; 0                     ; 1                        ; 1                       ; 0                     ;
; state.STATE_EXEC_INST          ; 0                      ; 0                              ; 1                     ; 0                        ; 1                       ; 0                     ;
; state.STATE_EXEC_INST_MEM_WAIT ; 0                      ; 1                              ; 0                     ; 0                        ; 1                       ; 0                     ;
; state.STATE_CHECK_INTR         ; 1                      ; 0                              ; 0                     ; 0                        ; 1                       ; 0                     ;
; state.STATE_NEXT_INST          ; 0                      ; 0                              ; 0                     ; 0                        ; 1                       ; 1                     ;
+--------------------------------+------------------------+--------------------------------+-----------------------+--------------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Niski|cpu:inst23|cpu_memory_access:memory_access_unit|state                                             ;
+-------------------------+------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; state.STATE_DONE ; state.STATE_WAITING_ACK ; state.STATE_WAITING_BUS ; state.STATE_WAITING_REQ ;
+-------------------------+------------------+-------------------------+-------------------------+-------------------------+
; state.STATE_WAITING_REQ ; 0                ; 0                       ; 0                       ; 0                       ;
; state.STATE_WAITING_BUS ; 0                ; 0                       ; 1                       ; 1                       ;
; state.STATE_WAITING_ACK ; 0                ; 1                       ; 0                       ; 1                       ;
; state.STATE_DONE        ; 1                ; 0                       ; 0                       ; 1                       ;
+-------------------------+------------------+-------------------------+-------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                      ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; i2c_controller:inst|frequency_divider:clk_generator|counter:counter|value[0..7] ; Stuck at GND due to stuck port clock_enable                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|mdr_mask[0]                     ; Stuck at VCC due to stuck port data_in                                  ;
; i2c_controller:inst|frequency_divider:clk_generator|slow_clk                    ; Stuck at GND due to stuck port clock_enable                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|mdr_mask[3]                     ; Merged with cpu:inst23|cpu_memory_access:memory_access_unit|mdr_mask[2] ;
; bus_arbitrator:inst16|state.STATE_DMA                                           ; Lost fanout                                                             ;
; cpu:inst23|state~5                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~7                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~8                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~9                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~10                                                             ; Lost fanout                                                             ;
; cpu:inst23|state~11                                                             ; Lost fanout                                                             ;
; cpu:inst23|state~12                                                             ; Lost fanout                                                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|state~7                         ; Lost fanout                                                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|state~8                         ; Lost fanout                                                             ;
; bus_arbitrator:inst16|state.STATE_IDLE                                          ; Merged with bus_arbitrator:inst16|state.STATE_CPU                       ;
; Total Number of Removed Registers = 22                                          ;                                                                         ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1242  ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1190  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30] ; 4       ;
; Total number of inverted registers = 1        ;         ;
+-----------------------------------------------+---------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+----------------------------+-------------------------+------+
; Register Name              ; Megafunction            ; Type ;
+----------------------------+-------------------------+------+
; rom:inst18|data_out[0..31] ; rom:inst18|memory_rtl_0 ; RAM  ;
; ram:inst20|data_out[0..31] ; ram:inst20|memory_rtl_0 ; RAM  ;
+----------------------------+-------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |Niski|cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Niski|sev_seg_bus_interface:inst7|ctrl_digit_1[4]               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Niski|sev_seg_bus_interface:inst7|ctrl_digit_2[5]               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Niski|sev_seg_bus_interface:inst7|ctrl_digit_3[5]               ;
; 3:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Niski|memory_bus_interface:inst22|ShiftRight0                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Niski|cpu:inst23|cpu_ir_reg:ir_reg_unit|imm[5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|alu_operand_b[13]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|alu_operand_b[2]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Niski|sev_seg_displays_controller:inst10|segment_pins[6]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_ir_reg:ir_reg_unit|imm[3]                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Niski|sev_seg_bus_interface:inst7|Selector13                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |Niski|sev_seg_bus_interface:inst7|Selector15                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Niski|bus_arbitrator:inst16|Selector0                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Niski|sev_seg_bus_interface:inst7|Selector19                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_reg_file:gprs|data_rd2[4]                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_reg_file:gprs|data_rd1[20]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Niski|cpu:inst23|cpu_memory_access:memory_access_unit|Selector0 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |Niski|cpu:inst23|gpr_dst_in[6]                                  ;
; 19:1               ; 7 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |Niski|cpu:inst23|gpr_dst_in[9]                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |Niski|cpu:inst23|gpr_dst_in[17]                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; No         ; |Niski|cpu:inst23|gpr_dst_in[24]                                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |Niski|cpu:inst23|gpr_dst_in[28]                                 ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |Niski|cpu:inst23|gpr_dst_in[31]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buzzer_bus_interface:inst11 ;
+------------------+----------+--------------------------------------------+
; Parameter Name   ; Value    ; Type                                       ;
+------------------+----------+--------------------------------------------+
; CONTROL_REG_ADDR ; 70000010 ; Unsigned Hexadecimal                       ;
; STATUS_REG_ADDR  ; 70000014 ; Unsigned Hexadecimal                       ;
; DATA_REG_ADDR    ; 70000018 ; Unsigned Hexadecimal                       ;
+------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; INPUT_FREQ     ; 50000000 ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; RATIO          ; 50    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; LIMIT          ; 25    ; Signed Integer                                                                    ;
; START_FROM     ; 0     ; Signed Integer                                                                    ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; RATIO          ; 1000  ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; LIMIT          ; 500   ; Signed Integer                                                                    ;
; START_FROM     ; 0     ; Signed Integer                                                                    ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RATIO          ; 1000  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator|counter:counter ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; LIMIT          ; 500   ; Signed Integer                                                                   ;
; START_FROM     ; 0     ; Signed Integer                                                                   ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4 ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; DEBOUNCING_TICKS ; 32    ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst23 ;
+-----------------+----------+----------------------------+
; Parameter Name  ; Value    ; Type                       ;
+-----------------+----------+----------------------------+
; EXEC_START_ADDR ; 40000000 ; Unsigned Hexadecimal       ;
; MORE_REGISTERS  ; 1        ; Signed Integer             ;
+-----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst23|cpu_pc_reg:pc_reg_unit ;
+-----------------+----------------------------------+---------------------------+
; Parameter Name  ; Value                            ; Type                      ;
+-----------------+----------------------------------+---------------------------+
; EXEC_START_ADDR ; 01000000000000000000000000000000 ; Unsigned Binary           ;
+-----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst23|cpu_reg_file:gprs ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; MORE_REGISTERS ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leds_bus_interface:inst14 ;
+------------------+----------+------------------------------------------+
; Parameter Name   ; Value    ; Type                                     ;
+------------------+----------+------------------------------------------+
; CONTROL_REG_ADDR ; 70000000 ; Unsigned Hexadecimal                     ;
; STATUS_REG_ADDR  ; 70000004 ; Unsigned Hexadecimal                     ;
; DATA_REG_ADDR    ; 70000008 ; Unsigned Hexadecimal                     ;
+------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_bus_interface:inst7 ;
+----------------------+----------+----------------------------------------+
; Parameter Name       ; Value    ; Type                                   ;
+----------------------+----------+----------------------------------------+
; CONTROL_REG_ADDR     ; 70000020 ; Unsigned Hexadecimal                   ;
; STATUS_REG_ADDR      ; 70000024 ; Unsigned Hexadecimal                   ;
; DATA_DIGITS_REG_ADDR ; 70000028 ; Unsigned Hexadecimal                   ;
; DATA_DOTS_REG_ADDR   ; 7000002C ; Unsigned Hexadecimal                   ;
+----------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_bus_interface:inst22 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; MEM_ADDR_WIDTH ; 12       ; Signed Integer                               ;
; START_ADDR     ; 40000000 ; Unsigned Hexadecimal                         ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst18 ;
+----------------+------------------+---------------------+
; Parameter Name ; Value            ; Type                ;
+----------------+------------------+---------------------+
; ADDR_BITS      ; 12               ; Signed Integer      ;
; MEM_FILE       ; Software/rom.hex ; String              ;
+----------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_bus_interface:inst21 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; MEM_ADDR_WIDTH ; 10       ; Signed Integer                               ;
; START_ADDR     ; 80000000 ; Unsigned Hexadecimal                         ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst20 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ADDR_BITS      ; 10    ; Signed Integer                 ;
; MEM_FILE       ;       ; String                         ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst6 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; BAUD_RATE      ; 9600  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst6|uart_rx_controller:rx_controller ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; BAUD_RATE      ; 9600  ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst6|uart_tx_controller:tx_controller ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; BAUD_RATE      ; 9600  ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; RATIO          ; 500   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; LIMIT          ; 250   ; Signed Integer                                                                          ;
; START_FROM     ; 0     ; Signed Integer                                                                          ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; REFRESH_RATE   ; 60    ; Signed Integer                                         ;
; CLK_FREQ       ; 1000  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; RATIO          ; 4     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; LIMIT          ; 2     ; Signed Integer                                                                                                  ;
; START_FROM     ; 0     ; Signed Integer                                                                                                  ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|counter:digit_counter ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; LIMIT          ; 4     ; Signed Integer                                                               ;
; START_FROM     ; 0     ; Signed Integer                                                               ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_controller:inst3|counter:bit_counter ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LIMIT          ; 12    ; Signed Integer                                                        ;
; START_FROM     ; 0     ; Signed Integer                                                        ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:inst18|altsyncram:memory_rtl_0      ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 32                                 ; Untyped        ;
; WIDTHAD_A                          ; 12                                 ; Untyped        ;
; NUMWORDS_A                         ; 4096                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/Niski.ram0_rom_75caa54a.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rg61                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:inst20|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_e4b1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 2                                  ;
; Entity Instance                           ; rom:inst18|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 4096                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
; Entity Instance                           ; ram:inst20|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 1024                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_keyboard_controller:inst3|counter:bit_counter"                                                                                                                                   ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; value  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sev_seg_displays_controller:inst10|counter:digit_counter"                                                                                                                                   ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; will_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter"              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator"                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator|counter:counter"                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst23|cpu_alu:alu_unit"                                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; invalid_opcode ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst23|cpu_ir_reg:ir_reg_unit"                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; imm           ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "imm[32..32]" have no fanouts ;
; inst_misc_mem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; inst_system   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst23|cpu_memory_access:memory_access_unit" ;
+--------------+-------+----------+-------------------------------------------+
; Port         ; Type  ; Severity ; Details                                   ;
+--------------+-------+----------+-------------------------------------------+
; data_mask[0] ; Input ; Info     ; Stuck at VCC                              ;
+--------------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[4].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[3].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[2].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[1].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter"                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:hz_generator"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator|counter:counter"                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator|counter:counter"                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 1242                        ;
;     CLR               ; 30                          ;
;     ENA               ; 1122                        ;
;     ENA CLR           ; 31                          ;
;     ENA CLR SCLR      ; 29                          ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 9                           ;
;     plain             ; 13                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 3081                        ;
;     arith             ; 286                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 248                         ;
;     normal            ; 2795                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 144                         ;
;         3 data inputs ; 402                         ;
;         4 data inputs ; 2241                        ;
; cycloneiii_ram_block  ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 19.10                       ;
; Average LUT depth     ; 14.75                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 12 09:33:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Niski -c Niski
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file niski.bdf
    Info (12023): Found entity 1: Niski
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branchtester.v
    Info (12023): Found entity 1: cpu_branch_tester File: C:/Programiranje/Projekti/Niski/CPU/BranchTester.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/memoryaccess.v
    Info (12023): Found entity 1: cpu_memory_access File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/regfile.v
    Info (12023): Found entity 1: cpu_reg_file File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: cpu_alu File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/pc.v
    Info (12023): Found entity 1: cpu_pc_reg File: C:/Programiranje/Projekti/Niski/CPU/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ir.v
    Info (12023): Found entity 1: cpu_ir_reg File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus/arbitrator/arbitrator.v
    Info (12023): Found entity 1: bus_arbitrator File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/businterface.v
    Info (12023): Found entity 1: memory_bus_interface File: C:/Programiranje/Projekti/Niski/Memory/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram.sv
    Info (12023): Found entity 1: ram File: C:/Programiranje/Projekti/Niski/Memory/RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom.v
    Info (12023): Found entity 1: rom File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file components/clocks.v
    Info (12023): Found entity 1: clocks File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 1
    Info (12023): Found entity 2: frequency_divider File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file components/counter.v
    Info (12023): Found entity 1: counter File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/debouncer.v
    Info (12023): Found entity 1: debouncer File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/risingedgedetector.v
    Info (12023): Found entity 1: rising_edge_detector File: C:/Programiranje/Projekti/Niski/Components/RisingEdgeDetector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/pwm.v
    Info (12023): Found entity 1: PWM File: C:/Programiranje/Projekti/Niski/Components/PWM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/buttons/controller.v
    Info (12023): Found entity 1: buttons_controller File: C:/Programiranje/Projekti/Niski/Devices/Buttons/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/buzzer/businterface.v
    Info (12023): Found entity 1: buzzer_bus_interface File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/buzzer/controller.v
    Info (12023): Found entity 1: buzzer_controller File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/lcd/controller.v
    Info (12023): Found entity 1: lcd_controller File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/leds/businterface.v
    Info (12023): Found entity 1: leds_bus_interface File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/leds/controller.v
    Info (12023): Found entity 1: leds_controller File: C:/Programiranje/Projekti/Niski/Devices/LEDs/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/i2c/controller.v
    Info (12023): Found entity 1: i2c_controller File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/ps2keyboard/controller.v
    Info (12023): Found entity 1: ps2_keyboard_controller File: C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/ps2keyboard/mappers/digit.v
    Info (12023): Found entity 1: ps2_keyboard_digit_mapper File: C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Mappers/Digit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/businterface.v
    Info (12023): Found entity 1: sev_seg_bus_interface File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/controller.v
    Info (12023): Found entity 1: sev_seg_displays_controller File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/mappers/digit.v
    Info (12023): Found entity 1: sev_seg_digit_mapper File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Mappers/Digit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/mappers/hexnumber.v
    Info (12023): Found entity 1: sev_seg_hex_number_mapper File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Mappers/HexNumber.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/mappers/decnumber.v
    Info (12023): Found entity 1: sev_seg_dec_number_mapper File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Mappers/DecNumber.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sdram/controller.v
    Info (12023): Found entity 1: sdram_controller File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/ir/controller.v
    Info (12023): Found entity 1: ir_controller File: C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/uart/controller.v
    Info (12023): Found entity 1: uart_controller File: C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/uart/rx/controller.v
    Info (12023): Found entity 1: uart_rx_controller File: C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/uart/tx/controller.v
    Info (12023): Found entity 1: uart_tx_controller File: C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v Line: 1
Warning (10261): Verilog HDL Event Control warning at CPU.sv(37): Event Control contains a complex event expression File: C:/Programiranje/Projekti/Niski/Tests/CPU.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file tests/cpu.sv
    Info (12023): Found entity 1: cpu_tb File: C:/Programiranje/Projekti/Niski/Tests/CPU.sv Line: 1
Info (12127): Elaborating entity "Niski" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst1" not used
Info (12128): Elaborating entity "buzzer_controller" for hierarchy "buzzer_controller:inst9"
Info (12128): Elaborating entity "buzzer_bus_interface" for hierarchy "buzzer_bus_interface:inst11"
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(24): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 24
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(24): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 24
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(42): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(42): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 42
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(69): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 69
Info (12128): Elaborating entity "clocks" for hierarchy "clocks:inst13"
Info (12128): Elaborating entity "frequency_divider" for hierarchy "clocks:inst13|frequency_divider:mhz_generator" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 12
Info (12128): Elaborating entity "counter" for hierarchy "clocks:inst13|frequency_divider:mhz_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "frequency_divider" for hierarchy "clocks:inst13|frequency_divider:khz_generator" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 13
Info (12128): Elaborating entity "counter" for hierarchy "clocks:inst13|frequency_divider:khz_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (9) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (9) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (9) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "buttons_controller" for hierarchy "buttons_controller:inst4"
Info (12128): Elaborating entity "debouncer" for hierarchy "buttons_controller:inst4|debouncer:debouncers[0].debouncer" File: C:/Programiranje/Projekti/Niski/Devices/Buttons/Controller.v Line: 31
Info (12128): Elaborating entity "counter" for hierarchy "buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 24
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst23"
Warning (10270): Verilog HDL Case Statement warning at CPU.v(114): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 114
Warning (10270): Verilog HDL Case Statement warning at CPU.v(124): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 124
Info (10264): Verilog HDL Case Statement information at CPU.v(124): all case item expressions in this case statement are onehot File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 124
Warning (10270): Verilog HDL Case Statement warning at CPU.v(162): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 162
Info (12128): Elaborating entity "cpu_memory_access" for hierarchy "cpu:inst23|cpu_memory_access:memory_access_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 55
Info (12128): Elaborating entity "cpu_pc_reg" for hierarchy "cpu:inst23|cpu_pc_reg:pc_reg_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 62
Info (12128): Elaborating entity "cpu_ir_reg" for hierarchy "cpu:inst23|cpu_ir_reg:ir_reg_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 80
Warning (10270): Verilog HDL Case Statement warning at IR.v(45): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 45
Info (12128): Elaborating entity "cpu_branch_tester" for hierarchy "cpu:inst23|cpu_branch_tester:branch_tester_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 86
Warning (10270): Verilog HDL Case Statement warning at BranchTester.v(12): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/BranchTester.v Line: 12
Info (12128): Elaborating entity "cpu_reg_file" for hierarchy "cpu:inst23|cpu_reg_file:gprs" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 95
Info (12128): Elaborating entity "cpu_alu" for hierarchy "cpu:inst23|cpu_alu:alu_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 103
Warning (10270): Verilog HDL Case Statement warning at ALU.v(22): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 22
Warning (10270): Verilog HDL Case Statement warning at ALU.v(28): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 28
Warning (10270): Verilog HDL Case Statement warning at ALU.v(48): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 48
Warning (10270): Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 55
Info (12128): Elaborating entity "bus_arbitrator" for hierarchy "bus_arbitrator:inst16"
Info (12128): Elaborating entity "leds_bus_interface" for hierarchy "leds_bus_interface:inst14"
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(24): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 24
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(24): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 24
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(42): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(42): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 42
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(69): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 69
Info (12128): Elaborating entity "sev_seg_bus_interface" for hierarchy "sev_seg_bus_interface:inst7"
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(30): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 30
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(30): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 30
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(48): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 48
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(48): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 48
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(87): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 87
Info (12128): Elaborating entity "memory_bus_interface" for hierarchy "memory_bus_interface:inst22"
Warning (10230): Verilog HDL assignment warning at BusInterface.v(37): truncated value with size 32 to match size of target (12) File: C:/Programiranje/Projekti/Niski/Memory/BusInterface.v Line: 37
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst18"
Warning (10850): Verilog HDL warning at ROM.v(14): number of words (4) in memory file does not match the number of elements in the address range [0:4095] File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 14
Warning (10030): Net "memory.data_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 13
Warning (10030): Net "memory.waddr_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 13
Warning (10030): Net "memory.we_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 13
Info (12128): Elaborating entity "memory_bus_interface" for hierarchy "memory_bus_interface:inst21"
Warning (10230): Verilog HDL assignment warning at BusInterface.v(37): truncated value with size 32 to match size of target (10) File: C:/Programiranje/Projekti/Niski/Memory/BusInterface.v Line: 37
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst20"
Info (12128): Elaborating entity "uart_controller" for hierarchy "uart_controller:inst6"
Info (12128): Elaborating entity "uart_rx_controller" for hierarchy "uart_controller:inst6|uart_rx_controller:rx_controller" File: C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v Line: 26
Warning (10034): Output port "rx_data" at Controller.v(11) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v Line: 11
Warning (10034): Output port "rx_data_ack" at Controller.v(12) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v Line: 12
Info (12128): Elaborating entity "uart_tx_controller" for hierarchy "uart_controller:inst6|uart_tx_controller:tx_controller" File: C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v Line: 32
Warning (10034): Output port "tx_data_ack" at Controller.v(12) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v Line: 12
Warning (10034): Output port "tx_pin" at Controller.v(14) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v Line: 14
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:inst5"
Warning (10240): Verilog HDL Always Construct warning at Controller.v(67): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at Controller.v(67): inferring latch(es) for variable "selected_command", which holds its previous value in one or more paths through the always construct File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Warning (10034): Output port "addr_pins" at Controller.v(14) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 14
Warning (10034): Output port "bank_pins" at Controller.v(15) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 15
Warning (10034): Output port "mask_pins" at Controller.v(16) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 16
Warning (10034): Output port "data_ack" at Controller.v(11) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 11
Info (10041): Inferred latch for "selected_command[0]" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "selected_command[1]" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "selected_command[2]" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_REFRESHING" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_WRITING" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_READING" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_CLOSING_ROW" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_OPENING_ROW" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_IDLE" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (12128): Elaborating entity "i2c_controller" for hierarchy "i2c_controller:inst"
Warning (10858): Verilog HDL warning at Controller.v(17): object data_out used but never assigned File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10858): Verilog HDL warning at Controller.v(17): object data_out_en used but never assigned File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at Controller.v(29): object "state" assigned a value but never read File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Controller.v(46): inferring latch(es) for variable "i2c_clk_activated", which holds its previous value in one or more paths through the always construct File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 46
Warning (10030): Net "data_out" at Controller.v(17) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10030): Net "data_out_en" at Controller.v(17) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10034): Output port "data_ack" at Controller.v(12) has no driver File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 12
Info (10041): Inferred latch for "i2c_clk_activated" at Controller.v(46) File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 46
Info (12128): Elaborating entity "frequency_divider" for hierarchy "i2c_controller:inst|frequency_divider:clk_generator" File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 26
Info (12128): Elaborating entity "counter" for hierarchy "i2c_controller:inst|frequency_divider:clk_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (8) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (8) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (8) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "lcd_controller" for hierarchy "lcd_controller:inst17"
Warning (10034): Output port "data_pins" at Controller.v(8) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 8
Warning (10034): Output port "rs_pin" at Controller.v(7) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 7
Warning (10034): Output port "rw_pin" at Controller.v(7) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 7
Warning (10034): Output port "e_pin" at Controller.v(7) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 7
Info (12128): Elaborating entity "leds_controller" for hierarchy "leds_controller:inst12"
Info (12128): Elaborating entity "sev_seg_displays_controller" for hierarchy "sev_seg_displays_controller:inst10"
Info (12128): Elaborating entity "frequency_divider" for hierarchy "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator" File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v Line: 25
Info (12128): Elaborating entity "counter" for hierarchy "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (1) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (1) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (1) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "counter" for hierarchy "sev_seg_displays_controller:inst10|counter:digit_counter" File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v Line: 33
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (2) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (2) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (2) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "ps2_keyboard_controller" for hierarchy "ps2_keyboard_controller:inst3"
Info (12128): Elaborating entity "counter" for hierarchy "ps2_keyboard_controller:inst3|counter:bit_counter" File: C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Controller.v Line: 24
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (4) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (4) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (4) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "ir_controller" for hierarchy "ir_controller:inst8"
Warning (10034): Output port "data" at Controller.v(9) has no driver File: C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v Line: 9
Warning (10034): Output port "data_ack" at Controller.v(10) has no driver File: C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "i2c_controller:inst|data[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "rd_bus" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 32
    Warning (13048): Converted tri-state node "fc_bus" into a selector File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 25
    Warning (13048): Converted tri-state node "wr_bus" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 32
    Warning (13048): Converted tri-state node "addr_bus[31]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[30]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[29]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[28]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[27]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[26]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[25]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[24]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[23]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[22]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[21]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[20]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[19]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[18]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[17]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[16]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[15]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[14]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[13]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[12]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[11]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[10]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[9]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[8]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[7]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[6]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[5]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[4]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[3]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[2]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[1]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[0]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "data_mask_bus[3]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
    Warning (13048): Converted tri-state node "data_mask_bus[2]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
    Warning (13048): Converted tri-state node "data_mask_bus[1]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
    Warning (13048): Converted tri-state node "data_mask_bus[0]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:inst18|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Niski.ram0_rom_75caa54a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:inst20|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "rom:inst18|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "rom:inst18|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Niski.ram0_rom_75caa54a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rg61.tdf
    Info (12023): Found entity 1: altsyncram_rg61 File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ram:inst20|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "ram:inst20|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e4b1.tdf
    Info (12023): Found entity 1: altsyncram_e4b1 File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a7" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 185
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a15" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 353
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a23" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 521
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a31" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 689
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a7" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 182
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a15" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 350
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a23" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 518
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a31" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 686
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[0]" to the node "buzzer_bus_interface:inst11|ctrl_buzz" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[3]" to the node "leds_bus_interface:inst14|ctrl_led3" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[2]" to the node "leds_bus_interface:inst14|ctrl_led2" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[1]" to the node "leds_bus_interface:inst14|ctrl_led1" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[14]" to the node "sev_seg_bus_interface:inst7|Selector21" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[6]" to the node "sev_seg_bus_interface:inst7|ctrl_digit_0[6]" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[22]" to the node "sev_seg_bus_interface:inst7|Selector35" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[30]" to the node "sev_seg_bus_interface:inst7|Selector35" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[21]" to the node "sev_seg_bus_interface:inst7|Selector36" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[13]" to the node "sev_seg_bus_interface:inst7|Selector22" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[5]" to the node "sev_seg_bus_interface:inst7|ctrl_digit_0[5]" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[29]" to the node "sev_seg_bus_interface:inst7|Selector36" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[12]" to the node "sev_seg_bus_interface:inst7|Selector23" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[4]" to the node "sev_seg_bus_interface:inst7|ctrl_digit_0[4]" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[20]" to the node "sev_seg_bus_interface:inst7|Selector37" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[28]" to the node "sev_seg_bus_interface:inst7|Selector37" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[19]" to the node "sev_seg_bus_interface:inst7|Selector38" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[11]" to the node "sev_seg_bus_interface:inst7|Selector24" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[27]" to the node "sev_seg_bus_interface:inst7|Selector38" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[10]" to the node "sev_seg_bus_interface:inst7|Selector25" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[18]" to the node "sev_seg_bus_interface:inst7|Selector39" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[26]" to the node "sev_seg_bus_interface:inst7|Selector39" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[17]" to the node "sev_seg_bus_interface:inst7|Selector40" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[9]" to the node "sev_seg_bus_interface:inst7|Selector26" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[25]" to the node "sev_seg_bus_interface:inst7|Selector40" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[8]" to the node "sev_seg_bus_interface:inst7|Selector27" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[16]" to the node "sev_seg_bus_interface:inst7|Selector41" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[24]" to the node "sev_seg_bus_interface:inst7|Selector41" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
Info (13000): Registers with preset signals will power-up high File: C:/Programiranje/Projekti/Niski/CPU/PC.v Line: 26
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_TX_PIN" is stuck at GND
    Warning (13410): Pin "SDRAM_CKE_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_CS_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_RAS_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_CAS_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_WE_PIN" is stuck at VCC
    Warning (13410): Pin "I2C_SCL_PIN" is stuck at GND
    Warning (13410): Pin "LCD_RS_PIN" is stuck at GND
    Warning (13410): Pin "LCD_RW_PIN" is stuck at GND
    Warning (13410): Pin "LCD_E_PIN" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[7]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[6]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[5]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[4]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[3]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[2]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[1]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[11]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[10]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[9]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[8]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[7]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[6]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[5]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[4]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[3]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[2]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_BANK_PINS[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_BANK_PINS[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_MASK_PINS[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_MASK_PINS[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Programiranje/Projekti/Niski/output_files/Niski.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BTN_PINS[3]"
    Warning (15610): No output dependent on input pin "BTN_PINS[2]"
    Warning (15610): No output dependent on input pin "BTN_PINS[1]"
    Warning (15610): No output dependent on input pin "BTN_PINS[0]"
    Warning (15610): No output dependent on input pin "UART_RX_PIN"
    Warning (15610): No output dependent on input pin "PS2_DATA_PIN"
    Warning (15610): No output dependent on input pin "PS2_CLK_PIN"
    Warning (15610): No output dependent on input pin "IR_PIN"
Info (21057): Implemented 4334 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 4199 logic cells
    Info (21064): Implemented 56 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Wed Jul 12 09:34:53 2023
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Programiranje/Projekti/Niski/output_files/Niski.map.smsg.


