# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 12:28:07  August 14, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		skin_detect_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY skin_detect
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:28:07  AUGUST 14, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_RGB565_Config.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_RAW_Config.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/lcd_24bit_ip/VGAData_Simulate_24Bit.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/lcd_24bit_ip/lcd_para.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/lcd_24bit_ip/lcd_driver_zoom.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/lcd_24bit_ip/lcd_driver.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/lcd_24bit_ip/lcd_display.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/led_display_index/led_water_display_V0.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/led_display_index/led_water_display.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/led_display_index/led_input_display.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/led_display_index/led_breathe_display.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/led_display_index/led_addr_display.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/led_display_index/led_74595_driver.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v
set_global_assignment -name SOURCE_FILE ../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/Sdram_Params.h
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/control_interface.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/command.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/system_index/system_init_delay.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/system_index/system_ctrl_pll.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/system_index/system_ctrl.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/system_index/sys_pll.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Video_Image_Processor/VIP_Skin_Detector.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Video_Image_Processor/Video_Image_Processor.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Video_Image_Processor/SQRT.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Video_Image_Processor/Sobel_Threshold_Adj.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/Video_Image_Processor/Line_Shift_RAM_8Bit.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/key_counter_scan.v
set_global_assignment -name VERILOG_FILE ../../../skin_detect/src/CMOS_VIP_HDL_Demo.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top