Benini, L. and Micheli, G. D. 1995. State assignment of low power dissipation. IEEE J. Solid-State Circ. 30, 3, 258--268.
V. Dabholkar , S. Chakravarty , I. Pomeranz , S. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1325-1333, November 2006[doi>10.1109/43.736572]
Feng Gao , John P. Hayes, ILP-based optimization of sequential circuits for low power, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871542]
Shih-Hsu Huang , Chia-Ming Chang , Yow-Tyng Nieh, Fast multi-domain clock skew scheduling for peak current reduction, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118366]
Shih-Hsu Huang , Chia-Ming Chang , Yow-Tyng Nieh, State re-encoding for peak current minimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233509]
Kavousianos, X., Bakalis, D., Bellos, M., and Nikolos, D. 2004. An efficient test vector ordering method for low power testing. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, 285--288.
Chingren Lee , Jenq Kuen Lee , Tingting Hwang , Shi-Chun Tsai, Compiler optimization on VLIW instruction scheduling for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.252-268, April 2003[doi>10.1145/762488.762494]
Lemberski, I., Koegst, M., Cotofona, S., and Juurlink, B. 2002. FSM non-minimal state encoding for low power. In Proceedings of IEEE International Conference on Microelectronics, 605--608.
Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On Reducing Peak Current and Power during Test, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.156-161, May 11-12, 2005[doi>10.1109/ISVLSI.2005.53]
Yow-Tyng Nieh , Shih-Hsu Huang , Sheng-Yu Hsu, Minimizing peak current via opposite-phase clock tree, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065629]
Ranganathan Sankaralingam , Nur A. Touba, Controlling Peak Power During Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.153, April 28-May 02, 2002
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Ashok Vittal , Hein Ha , Forrest Brewer , Malgorzata Marek-Sadowska, Clock skew optimization for ground bounce control, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.395-399, November 10-14, 1996, San Jose, California, USA
Zhang, J., Zhang, T., Yun, F., and Gui, J. 2007. An adjustable clock scan structure for reducing testing peak. In Proceedings of International Conference on Electronic Measurement and Instruments, 4-373--4-377.
Xiaodong Zhang , Kaushik Roy, Peak Power Reduction in Low Power BIST, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.425, March 20-22, 2000
