# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/Junho Sung/OneDrive/University of Toronto/01 - Courses/Year 2/Term 2/ECE243 - Computer Organization/Labs/2/Design_Files-2/part5.Verilog/ModelSim/testbench.tcl}
run testbench.tcl
# No Design Loaded!
run testbench.tcl
# No Design Loaded!
run testbench.tcl
# No Design Loaded!
dir
#  Volume in drive D is 로컬 디스크
#  Volume Serial Number is 5C27-B48B
# 
#  Directory of D:\Junho Sung\OneDrive\University of Toronto\01 - Courses\Year 2\Term 2\ECE243 - Computer Organization\Labs\2\Design_Files-2\part5.Verilog\ModelSim
# 
# 02/04/2020  02:13 AM    <DIR>          .
# 02/04/2020  02:13 AM    <DIR>          ..
# 02/04/2020  02:09 AM             3,099 inst_mem.mif
# 02/03/2020  10:06 PM             (140) inst_mem.ver
# 07/06/2019  04:22 PM               548 inst_mem2.mif
# 07/06/2019  04:25 PM               627 testbench.tcl
# 07/06/2019  04:28 PM               638 testbench.v
# 02/04/2020  02:14 AM               361 transcript
# 02/03/2020  10:04 PM          (49,152) vsim.wlf
# 07/06/2019  04:28 PM             3,723 wave.do
# 02/03/2020  11:36 PM    <DIR>          work
#                8 File(s)         58,288 bytes
#                3 Dir(s)  213,805,637,632 bytes free
run testbench.tcl
# No Design Loaded!
run testbench.tcl
# No Design Loaded!
do testbench.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:56 on Feb 04,2020
# vlog -reportprogress 300 ../flipflop.v ../inst_mem.v ../part5.v ../proc.v ../seg7.v 
# -- Compiling module flipflop
# -- Compiling module inst_mem
# -- Compiling module part5
# -- Compiling module proc
# ** Warning: ../proc.v(129): (vlog-2182) 'c' might be read before written in always_comb or always @* block.
# ** Warning: ../proc.v(127): (vlog-2182) 'z' might be read before written in always_comb or always @* block.
# -- Compiling module pc_count
# -- Compiling module dec3to8
# -- Compiling module regn
# -- Compiling module seg7
# -- Compiling module regne
# 
# Top level modules:
# 	part5
# End time: 02:15:58 on Feb 04,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:58 on Feb 04,2020
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:15:58 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog 
# Start time: 02:15:59 on Feb 04,2020
# Loading work.testbench
# Loading work.part5
# Loading work.flipflop
# Loading work.proc
# Loading work.dec3to8
# Loading work.regn
# Loading work.pc_count
# Loading work.inst_mem
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading work.regne
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../proc.v(199): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_0 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(199): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_0 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(200): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_1 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(200): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_1 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(201): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_2 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(201): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_2 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(202): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_3 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(202): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_3 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(203): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_4 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(203): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_4 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(204): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_5 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(204): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_5 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(205): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_6 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(205): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_6 File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(211): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_A File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(211): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_A File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(212): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_DOUT File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(212): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_DOUT File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(213): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_ADDR File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(213): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_ADDR File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(214): [PCDPC] - Port size (17) does not match connection size (16) for port 'R'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_IR File: ../proc.v
# ** Warning: (vsim-3015) ../proc.v(214): [PCDPC] - Port size (17) does not match connection size (16) for port 'Q'. The port definition is at: ../proc.v(280).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/U1/U3/reg_IR File: ../proc.v
# End time: 02:17:06 on Feb 04,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 22
