// Seed: 3203206342
module module_0;
  localparam id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    output uwire id_7,
    output tri id_8
    , id_10
);
  logic id_11 = 1;
  id_12 :
  assert property (@(posedge id_12) 1)
  else $signed(7);
  ;
  logic id_13;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd86,
    parameter id_5 = 32'd98
) (
    output logic id_0,
    input  wire  _id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  tri1  _id_5
);
  parameter id_7 = 1;
  parameter id_8 = id_7;
  always @(posedge id_7[id_1 : 1==-1] !== id_1)
    if (id_7) begin : LABEL_0
      `define pp_9 0
      id_0 = 1;
    end
  wire id_10;
  ;
  assign id_10 = id_2;
  wire id_11;
  wire [id_5 : -1] id_12;
  module_0 modCall_1 ();
endmodule
