// Seed: 4144300959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output tri0 id_11;
  output wire id_10;
  inout tri id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_4 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_22;
  ;
  assign id_9  = id_5 == -1;
  assign id_11 = id_20 && (1'd0);
endmodule
module module_1 (
    input wand id_0
    , id_2
);
  wire id_3;
  reg ["" : -1 'b0] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2
  );
  wire id_5;
  initial begin : LABEL_0
    if (1) id_4 <= id_5 < 1;
    id_4 <= id_4;
  end
endmodule
