\hypertarget{class_reg_ser_par}{}\section{Reg\+Ser\+Par Entity Reference}
\label{class_reg_ser_par}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}}


Inheritance diagram for Reg\+Ser\+Par\+:
% FIG 0
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_reg_ser_par_1_1simple}{simple} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_reg_ser_par_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+E\+E} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_reg_ser_par_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_reg_ser_par_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_reg_ser_par_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_reg_ser_par_a5b7b5dfa3fdd403b397fc3a20f75ec69}{Rx}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_reg_ser_par_a69819e62c0ed2812974c0d7386530300}{L\+Dx}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_reg_ser_par_a6ff2f01a18f0e3227cda944596622e86}{Q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_reg_ser_par_ab5d0ea9e968d49d94da9db07a979d402}{}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!C\+L\+K@{C\+L\+K}}
\index{C\+L\+K@{C\+L\+K}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\subsubsection[{C\+L\+K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_reg_ser_par_ab5d0ea9e968d49d94da9db07a979d402}
\hypertarget{class_reg_ser_par_ae4f03c286607f3181e16b9aa12d0c6d4}{}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!I\+E\+E\+E@{I\+E\+E\+E}}
\index{I\+E\+E\+E@{I\+E\+E\+E}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\subsubsection[{I\+E\+E\+E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+E\+E}\hspace{0.3cm}{\ttfamily [Library]}}\label{class_reg_ser_par_ae4f03c286607f3181e16b9aa12d0c6d4}
\hypertarget{class_reg_ser_par_a69819e62c0ed2812974c0d7386530300}{}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!L\+Dx@{L\+Dx}}
\index{L\+Dx@{L\+Dx}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\subsubsection[{L\+Dx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+Dx} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_reg_ser_par_a69819e62c0ed2812974c0d7386530300}
\hypertarget{class_reg_ser_par_a6ff2f01a18f0e3227cda944596622e86}{}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!Q@{Q}}
\index{Q@{Q}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\subsubsection[{Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_reg_ser_par_a6ff2f01a18f0e3227cda944596622e86}
\hypertarget{class_reg_ser_par_a98682ef7de2714e5bab788a2e2ff1b7f}{}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!R\+S\+T@{R\+S\+T}}
\index{R\+S\+T@{R\+S\+T}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\subsubsection[{R\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+S\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_reg_ser_par_a98682ef7de2714e5bab788a2e2ff1b7f}
\hypertarget{class_reg_ser_par_a5b7b5dfa3fdd403b397fc3a20f75ec69}{}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!Rx@{Rx}}
\index{Rx@{Rx}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\subsubsection[{Rx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Rx} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_reg_ser_par_a5b7b5dfa3fdd403b397fc3a20f75ec69}
\hypertarget{class_reg_ser_par_acd03516902501cd1c7296a98e22c6fcb}{}\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_reg_ser_par_acd03516902501cd1c7296a98e22c6fcb}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Read/\hyperlink{regserpar_8vhd}{regserpar.\+vhd}\end{DoxyCompactItemize}
