

================================================================
== Vivado HLS Report for 'dut_dense'
================================================================
* Date:           Sat Oct 29 00:24:23 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13091|  13091|  13091|  13091|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_0   |  13090|  13090|      1309|          -|          -|    10|    no    |
        | + LOOP_DENSE_1  |   1287|   1287|        13|          5|          1|   256|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 35
* Pipeline: 1
  Pipeline-0: II = 5, D = 13, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	16  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	3  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_36 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.88ns
ST_2: max [1/1] 0.00ns
:0  %max = phi float [ -1.000000e+02, %0 ], [ %biased_max, %5 ]

ST_2: n [1/1] 0.00ns
:1  %n = phi i4 [ 0, %0 ], [ %n_1, %5 ]

ST_2: exitcond2 [1/1] 1.88ns
:2  %exitcond2 = icmp eq i4 %n, -6

ST_2: n_1 [1/1] 0.80ns
:3  %n_1 = add i4 %n, 1

ST_2: stg_41 [1/1] 0.00ns
:4  br i1 %exitcond2, label %6, label %2

ST_2: n_cast5 [1/1] 0.00ns
:0  %n_cast5 = zext i4 %n to i10

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: stg_44 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

ST_2: stg_46 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_2: stg_47 [1/1] 1.57ns
:5  br label %3

ST_2: stg_48 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.07ns
ST_3: one_out [1/1] 0.00ns
:0  %one_out = phi float [ 0.000000e+00, %2 ], [ %one_out_1, %4 ]

ST_3: m [1/1] 0.00ns
:1  %m = phi i9 [ 0, %2 ], [ %m_3, %4 ]

ST_3: exitcond [1/1] 2.03ns
:2  %exitcond = icmp eq i9 %m, -256

ST_3: m_3 [1/1] 1.84ns
:3  %m_3 = add i9 %m, 1

ST_3: stg_53 [1/1] 0.00ns
:4  br i1 %exitcond, label %5, label %4

ST_3: tmp_32 [1/1] 0.00ns
:4  %tmp_32 = trunc i9 %m to i8

ST_3: p_shl [1/1] 0.00ns
:5  %p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_32, i3 0)

ST_3: p_shl_cast [1/1] 0.00ns
:6  %p_shl_cast = zext i11 %p_shl to i12

ST_3: tmp_33 [1/1] 0.00ns (grouped into LUT with out node tmp1)
:7  %tmp_33 = shl i9 %m, 1

ST_3: p_shl1_cast [1/1] 0.00ns (grouped into LUT with out node tmp1)
:8  %p_shl1_cast = zext i9 %tmp_33 to i10

ST_3: tmp1 [1/1] 1.84ns (out node of the LUT)
:9  %tmp1 = add i10 %p_shl1_cast, %n_cast5

ST_3: tmp1_cast [1/1] 0.00ns
:10  %tmp1_cast = zext i10 %tmp1 to i12

ST_3: w_index [1/1] 1.84ns
:11  %w_index = add i12 %tmp1_cast, %p_shl_cast

ST_3: newIndex9 [1/1] 0.00ns
:12  %newIndex9 = zext i9 %m to i64

ST_3: input_0_addr [1/1] 0.00ns
:13  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex9

ST_3: input_0_load [2/2] 2.39ns
:14  %input_0_load = load i1* %input_0_addr, align 1

ST_3: tmp_20 [1/1] 0.00ns
:15  %tmp_20 = zext i12 %w_index to i64

ST_3: w_fc2_addr [1/1] 0.00ns
:16  %w_fc2_addr = getelementptr [2560 x i1]* @w_fc2, i64 0, i64 %tmp_20

ST_3: w_fc2_load [2/2] 2.39ns
:17  %w_fc2_load = load i1* %w_fc2_addr, align 1


 <State 4>: 3.76ns
ST_4: input_0_load [1/2] 2.39ns
:14  %input_0_load = load i1* %input_0_addr, align 1

ST_4: w_fc2_load [1/2] 2.39ns
:17  %w_fc2_load = load i1* %w_fc2_addr, align 1

ST_4: tmp2 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
:18  %tmp2 = xor i1 %input_0_load, true

ST_4: tmp_21 [1/1] 1.37ns (out node of the LUT)
:19  %tmp_21 = xor i1 %w_fc2_load, %tmp2


 <State 5>: 6.41ns
ST_5: tmp_22 [1/1] 0.00ns
:20  %tmp_22 = zext i1 %tmp_21 to i32

ST_5: tmp_23 [6/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 6>: 6.41ns
ST_6: tmp_23 [5/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 7>: 6.41ns
ST_7: tmp_23 [4/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 8>: 6.41ns
ST_8: tmp_23 [3/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 9>: 6.41ns
ST_9: tmp_23 [2/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 10>: 6.41ns
ST_10: tmp_23 [1/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 11>: 7.26ns
ST_11: one_out_1 [5/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 12>: 7.26ns
ST_12: one_out_1 [4/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 13>: 7.26ns
ST_13: one_out_1 [3/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 14>: 7.26ns
ST_14: one_out_1 [2/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 15>: 7.26ns
ST_15: empty_33 [1/1] 0.00ns
:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_15: stg_84 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

ST_15: tmp_28 [1/1] 0.00ns
:2  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

ST_15: stg_86 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_15: one_out_1 [1/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23

ST_15: empty_34 [1/1] 0.00ns
:23  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_28)

ST_15: stg_89 [1/1] 0.00ns
:24  br label %3


 <State 16>: 5.70ns
ST_16: tmp_16 [4/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 17>: 5.70ns
ST_17: tmp_16 [3/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 18>: 5.70ns
ST_18: tmp_16 [2/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 19>: 5.70ns
ST_19: tmp_16 [1/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 20>: 7.26ns
ST_20: tmp_17 [5/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 21>: 7.26ns
ST_21: tmp_17 [4/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 22>: 7.26ns
ST_22: tmp_17 [3/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 23>: 7.26ns
ST_23: tmp_17 [2/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 24>: 7.26ns
ST_24: tmp_17 [1/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 25>: 5.70ns
ST_25: one_out_2 [4/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000


 <State 26>: 5.70ns
ST_26: one_out_2 [3/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000


 <State 27>: 5.70ns
ST_27: one_out_2 [2/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000

ST_27: tmp_18 [1/1] 0.00ns
:3  %tmp_18 = zext i4 %n to i64

ST_27: b_fc2_addr [1/1] 0.00ns
:4  %b_fc2_addr = getelementptr [10 x float]* @b_fc2, i64 0, i64 %tmp_18

ST_27: b_fc2_load [2/2] 2.39ns
:5  %b_fc2_load = load float* %b_fc2_addr, align 4


 <State 28>: 5.70ns
ST_28: one_out_2 [1/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000

ST_28: b_fc2_load [1/2] 2.39ns
:5  %b_fc2_load = load float* %b_fc2_addr, align 4


 <State 29>: 7.26ns
ST_29: biased [5/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 30>: 7.26ns
ST_30: biased [4/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 31>: 7.26ns
ST_31: biased [3/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 32>: 7.26ns
ST_32: biased [2/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 33>: 7.26ns
ST_33: biased [1/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 34>: 6.79ns
ST_34: tmp_30 [1/1] 6.79ns
:20  %tmp_30 = fcmp ogt float %biased, %max


 <State 35>: 6.15ns
ST_35: biased_to_int [1/1] 0.00ns
:7  %biased_to_int = bitcast float %biased to i32

ST_35: tmp [1/1] 0.00ns
:8  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

ST_35: tmp_24 [1/1] 0.00ns
:9  %tmp_24 = trunc i32 %biased_to_int to i23

ST_35: max_to_int [1/1] 0.00ns
:10  %max_to_int = bitcast float %max to i32

ST_35: tmp_19 [1/1] 0.00ns
:11  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_to_int, i32 23, i32 30)

ST_35: tmp_25 [1/1] 0.00ns
:12  %tmp_25 = trunc i32 %max_to_int to i23

ST_35: notlhs [1/1] 2.00ns
:13  %notlhs = icmp ne i8 %tmp, -1

ST_35: notrhs [1/1] 2.39ns
:14  %notrhs = icmp eq i23 %tmp_24, 0

ST_35: tmp_26 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:15  %tmp_26 = or i1 %notrhs, %notlhs

ST_35: notlhs6 [1/1] 2.00ns
:16  %notlhs6 = icmp ne i8 %tmp_19, -1

ST_35: notrhs7 [1/1] 2.39ns
:17  %notrhs7 = icmp eq i23 %tmp_25, 0

ST_35: tmp_27 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:18  %tmp_27 = or i1 %notrhs7, %notlhs6

ST_35: tmp_29 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:19  %tmp_29 = and i1 %tmp_26, %tmp_27

ST_35: tmp_31 [1/1] 1.37ns (out node of the LUT)
:21  %tmp_31 = and i1 %tmp_29, %tmp_30

ST_35: output_0_addr [1/1] 0.00ns
:22  %output_0_addr = getelementptr [648 x i1]* %output_0, i64 0, i64 %tmp_18

ST_35: biased_max [1/1] 1.37ns
:23  %biased_max = select i1 %tmp_31, float %biased, float %max

ST_35: stg_129 [1/1] 2.39ns
:24  store i1 %tmp_31, i1* %output_0_addr, align 1

ST_35: empty_35 [1/1] 0.00ns
:25  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)

ST_35: stg_131 [1/1] 0.00ns
:26  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
