IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.31        Core1: 26.68        
Core2: 29.31        Core3: 29.16        
Core4: 58.56        Core5: 26.20        
Core6: 29.77        Core7: 48.95        
Core8: 38.31        Core9: 39.85        
Core10: 52.41        Core11: 21.00        
Core12: 26.37        Core13: 54.93        
Core14: 26.00        Core15: 37.16        
Core16: 71.91        Core17: 27.23        
Core18: 51.72        Core19: 23.40        
Core20: 42.83        Core21: 28.51        
Core22: 47.90        Core23: 34.73        
Core24: 34.01        Core25: 28.57        
Core26: 36.49        Core27: 46.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.65
Socket1: 36.82
DDR read Latency(ns)
Socket0: 347.97
Socket1: 383.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.53        Core1: 25.48        
Core2: 29.00        Core3: 27.56        
Core4: 54.30        Core5: 26.64        
Core6: 22.94        Core7: 39.99        
Core8: 34.16        Core9: 39.11        
Core10: 52.59        Core11: 27.73        
Core12: 26.58        Core13: 53.55        
Core14: 25.46        Core15: 36.28        
Core16: 71.40        Core17: 28.69        
Core18: 51.68        Core19: 23.40        
Core20: 42.29        Core21: 27.05        
Core22: 49.34        Core23: 31.43        
Core24: 33.86        Core25: 27.62        
Core26: 42.38        Core27: 42.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.00
Socket1: 34.71
DDR read Latency(ns)
Socket0: 358.48
Socket1: 385.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.00        Core1: 27.20        
Core2: 29.47        Core3: 36.26        
Core4: 51.06        Core5: 23.91        
Core6: 29.25        Core7: 34.54        
Core8: 39.00        Core9: 42.01        
Core10: 51.51        Core11: 28.10        
Core12: 27.92        Core13: 52.83        
Core14: 25.40        Core15: 36.87        
Core16: 71.26        Core17: 25.78        
Core18: 50.79        Core19: 24.42        
Core20: 41.96        Core21: 25.15        
Core22: 47.95        Core23: 32.15        
Core24: 34.32        Core25: 28.60        
Core26: 44.75        Core27: 35.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.34
Socket1: 33.71
DDR read Latency(ns)
Socket0: 368.73
Socket1: 371.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.57        Core1: 26.97        
Core2: 29.15        Core3: 31.13        
Core4: 52.45        Core5: 24.19        
Core6: 28.91        Core7: 36.16        
Core8: 39.37        Core9: 43.09        
Core10: 51.42        Core11: 27.67        
Core12: 30.12        Core13: 52.32        
Core14: 24.51        Core15: 35.27        
Core16: 70.24        Core17: 27.15        
Core18: 50.77        Core19: 23.83        
Core20: 41.36        Core21: 24.53        
Core22: 46.70        Core23: 30.42        
Core24: 33.85        Core25: 26.75        
Core26: 43.25        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.27
Socket1: 32.95
DDR read Latency(ns)
Socket0: 367.38
Socket1: 375.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.42        Core1: 27.35        
Core2: 29.05        Core3: 38.55        
Core4: 52.78        Core5: 26.07        
Core6: 29.40        Core7: 35.88        
Core8: 31.53        Core9: 41.99        
Core10: 51.52        Core11: 28.62        
Core12: 30.37        Core13: 53.68        
Core14: 20.29        Core15: 35.59        
Core16: 71.54        Core17: 27.30        
Core18: 50.83        Core19: 25.24        
Core20: 42.03        Core21: 26.02        
Core22: 49.01        Core23: 31.36        
Core24: 32.26        Core25: 29.27        
Core26: 42.49        Core27: 35.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.84
Socket1: 34.57
DDR read Latency(ns)
Socket0: 370.20
Socket1: 369.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.62        Core1: 27.14        
Core2: 25.73        Core3: 32.95        
Core4: 54.61        Core5: 24.97        
Core6: 29.33        Core7: 40.61        
Core8: 41.41        Core9: 37.42        
Core10: 52.05        Core11: 28.36        
Core12: 29.91        Core13: 52.17        
Core14: 24.51        Core15: 35.85        
Core16: 70.95        Core17: 25.58        
Core18: 51.37        Core19: 24.28        
Core20: 42.47        Core21: 25.96        
Core22: 48.59        Core23: 30.78        
Core24: 31.68        Core25: 29.84        
Core26: 27.54        Core27: 34.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.83
Socket1: 33.96
DDR read Latency(ns)
Socket0: 361.90
Socket1: 380.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.41        Core1: 28.03        
Core2: 41.67        Core3: 58.83        
Core4: 57.30        Core5: 53.34        
Core6: 26.52        Core7: 35.38        
Core8: 27.23        Core9: 40.17        
Core10: 45.49        Core11: 37.46        
Core12: 27.87        Core13: 22.26        
Core14: 52.92        Core15: 41.48        
Core16: 62.58        Core17: 25.53        
Core18: 48.02        Core19: 42.02        
Core20: 81.13        Core21: 76.97        
Core22: 72.40        Core23: 93.50        
Core24: 43.05        Core25: 40.71        
Core26: 36.74        Core27: 87.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.00
Socket1: 58.50
DDR read Latency(ns)
Socket0: 255.57
Socket1: 564.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.73        Core1: 27.85        
Core2: 43.65        Core3: 74.68        
Core4: 58.84        Core5: 54.94        
Core6: 34.07        Core7: 35.18        
Core8: 27.48        Core9: 38.44        
Core10: 47.35        Core11: 35.94        
Core12: 28.00        Core13: 21.56        
Core14: 51.82        Core15: 43.01        
Core16: 63.52        Core17: 28.70        
Core18: 64.12        Core19: 29.82        
Core20: 85.73        Core21: 77.70        
Core22: 81.33        Core23: 98.40        
Core24: 43.42        Core25: 40.41        
Core26: 38.31        Core27: 92.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.27
Socket1: 61.27
DDR read Latency(ns)
Socket0: 263.90
Socket1: 577.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.67        Core1: 28.77        
Core2: 46.34        Core3: 61.96        
Core4: 54.62        Core5: 54.27        
Core6: 34.72        Core7: 34.52        
Core8: 26.80        Core9: 39.69        
Core10: 48.18        Core11: 41.33        
Core12: 28.08        Core13: 23.55        
Core14: 53.24        Core15: 46.77        
Core16: 65.82        Core17: 22.50        
Core18: 68.95        Core19: 39.04        
Core20: 87.78        Core21: 77.04        
Core22: 81.99        Core23: 99.02        
Core24: 43.80        Core25: 40.61        
Core26: 39.37        Core27: 95.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.08
Socket1: 60.47
DDR read Latency(ns)
Socket0: 269.15
Socket1: 577.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.40        Core1: 27.86        
Core2: 40.35        Core3: 36.94        
Core4: 54.65        Core5: 47.49        
Core6: 33.65        Core7: 38.56        
Core8: 26.83        Core9: 38.62        
Core10: 46.64        Core11: 19.17        
Core12: 27.39        Core13: 23.56        
Core14: 49.74        Core15: 45.84        
Core16: 65.35        Core17: 25.99        
Core18: 65.22        Core19: 34.51        
Core20: 83.84        Core21: 74.90        
Core22: 69.85        Core23: 94.76        
Core24: 42.05        Core25: 41.86        
Core26: 36.32        Core27: 91.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.71
Socket1: 56.74
DDR read Latency(ns)
Socket0: 269.74
Socket1: 519.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 56.26        Core1: 29.27        
Core2: 38.87        Core3: 52.01        
Core4: 52.77        Core5: 52.51        
Core6: 34.64        Core7: 35.80        
Core8: 27.87        Core9: 40.19        
Core10: 47.50        Core11: 36.02        
Core12: 28.29        Core13: 22.43        
Core14: 51.93        Core15: 39.19        
Core16: 63.75        Core17: 20.58        
Core18: 58.33        Core19: 27.50        
Core20: 84.41        Core21: 77.25        
Core22: 77.36        Core23: 95.11        
Core24: 42.86        Core25: 40.93        
Core26: 38.74        Core27: 92.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.41
Socket1: 58.20
DDR read Latency(ns)
Socket0: 264.84
Socket1: 564.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 56.64        Core1: 22.20        
Core2: 42.86        Core3: 84.28        
Core4: 52.84        Core5: 51.72        
Core6: 36.15        Core7: 35.01        
Core8: 28.74        Core9: 37.75        
Core10: 48.86        Core11: 38.01        
Core12: 29.10        Core13: 23.63        
Core14: 55.22        Core15: 44.03        
Core16: 67.61        Core17: 23.33        
Core18: 60.10        Core19: 41.47        
Core20: 90.62        Core21: 81.19        
Core22: 79.29        Core23: 102.23        
Core24: 45.87        Core25: 40.45        
Core26: 38.32        Core27: 99.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.14
Socket1: 63.99
DDR read Latency(ns)
Socket0: 266.37
Socket1: 592.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 71.43        Core1: 25.06        
Core2: 47.24        Core3: 41.22        
Core4: 76.64        Core5: 23.91        
Core6: 35.23        Core7: 25.37        
Core8: 41.08        Core9: 36.82        
Core10: 74.99        Core11: 21.01        
Core12: 47.32        Core13: 34.40        
Core14: 29.37        Core15: 41.63        
Core16: 46.06        Core17: 27.64        
Core18: 58.40        Core19: 24.43        
Core20: 75.35        Core21: 55.42        
Core22: 62.08        Core23: 35.14        
Core24: 39.73        Core25: 71.89        
Core26: 34.30        Core27: 36.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.16
Socket1: 42.65
DDR read Latency(ns)
Socket0: 275.73
Socket1: 625.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 71.40        Core1: 25.79        
Core2: 49.19        Core3: 49.18        
Core4: 77.88        Core5: 41.51        
Core6: 35.02        Core7: 30.44        
Core8: 48.88        Core9: 40.91        
Core10: 76.41        Core11: 31.26        
Core12: 43.46        Core13: 35.70        
Core14: 29.38        Core15: 43.63        
Core16: 49.82        Core17: 32.07        
Core18: 56.17        Core19: 24.57        
Core20: 76.06        Core21: 57.41        
Core22: 59.35        Core23: 34.19        
Core24: 42.50        Core25: 73.84        
Core26: 32.88        Core27: 35.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.45
Socket1: 45.00
DDR read Latency(ns)
Socket0: 276.21
Socket1: 595.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 74.80        Core1: 25.29        
Core2: 47.90        Core3: 35.18        
Core4: 80.02        Core5: 27.79        
Core6: 35.05        Core7: 28.56        
Core8: 31.32        Core9: 40.26        
Core10: 76.85        Core11: 31.19        
Core12: 54.24        Core13: 34.97        
Core14: 29.05        Core15: 47.77        
Core16: 44.43        Core17: 29.77        
Core18: 56.50        Core19: 23.63        
Core20: 74.92        Core21: 56.47        
Core22: 60.00        Core23: 34.20        
Core24: 20.77        Core25: 73.36        
Core26: 33.65        Core27: 35.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.80
Socket1: 43.25
DDR read Latency(ns)
Socket0: 281.23
Socket1: 602.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 70.22        Core1: 24.96        
Core2: 48.13        Core3: 31.58        
Core4: 75.77        Core5: 18.94        
Core6: 36.78        Core7: 20.41        
Core8: 44.42        Core9: 32.55        
Core10: 72.46        Core11: 30.79        
Core12: 51.07        Core13: 32.81        
Core14: 28.70        Core15: 48.14        
Core16: 41.79        Core17: 23.69        
Core18: 56.58        Core19: 23.76        
Core20: 74.35        Core21: 53.57        
Core22: 59.66        Core23: 31.79        
Core24: 27.03        Core25: 71.32        
Core26: 34.07        Core27: 33.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.33
Socket1: 39.70
DDR read Latency(ns)
Socket0: 274.41
Socket1: 666.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.96        Core1: 24.90        
Core2: 48.73        Core3: 31.24        
Core4: 74.69        Core5: 28.67        
Core6: 35.59        Core7: 20.04        
Core8: 38.47        Core9: 32.01        
Core10: 75.74        Core11: 28.33        
Core12: 56.05        Core13: 32.57        
Core14: 28.99        Core15: 44.58        
Core16: 42.38        Core17: 23.84        
Core18: 56.32        Core19: 18.80        
Core20: 74.10        Core21: 54.00        
Core22: 58.18        Core23: 30.27        
Core24: 41.13        Core25: 71.70        
Core26: 33.88        Core27: 33.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.22
Socket1: 39.53
DDR read Latency(ns)
Socket0: 278.78
Socket1: 674.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 68.61        Core1: 24.85        
Core2: 45.33        Core3: 31.83        
Core4: 74.79        Core5: 31.28        
Core6: 20.39        Core7: 18.06        
Core8: 34.68        Core9: 37.24        
Core10: 73.64        Core11: 30.59        
Core12: 54.04        Core13: 32.38        
Core14: 28.09        Core15: 46.14        
Core16: 43.01        Core17: 23.80        
Core18: 51.90        Core19: 23.58        
Core20: 73.35        Core21: 53.06        
Core22: 52.95        Core23: 32.96        
Core24: 38.22        Core25: 70.57        
Core26: 32.73        Core27: 34.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.33
Socket1: 39.56
DDR read Latency(ns)
Socket0: 272.06
Socket1: 676.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.31        Core1: 24.44        
Core2: 39.58        Core3: 27.27        
Core4: 48.31        Core5: 32.59        
Core6: 34.71        Core7: 24.80        
Core8: 38.99        Core9: 54.19        
Core10: 36.51        Core11: 36.85        
Core12: 26.43        Core13: 26.08        
Core14: 26.90        Core15: 41.91        
Core16: 45.64        Core17: 25.72        
Core18: 74.66        Core19: 29.58        
Core20: 66.28        Core21: 33.02        
Core22: 46.70        Core23: 44.84        
Core24: 40.57        Core25: 56.97        
Core26: 39.58        Core27: 24.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.13
Socket1: 34.26
DDR read Latency(ns)
Socket0: 638.73
Socket1: 275.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.58        Core1: 31.08        
Core2: 41.54        Core3: 28.97        
Core4: 55.41        Core5: 28.17        
Core6: 33.91        Core7: 30.03        
Core8: 37.68        Core9: 57.21        
Core10: 36.52        Core11: 49.51        
Core12: 24.68        Core13: 23.25        
Core14: 26.80        Core15: 44.20        
Core16: 49.59        Core17: 26.31        
Core18: 79.97        Core19: 31.09        
Core20: 70.66        Core21: 28.82        
Core22: 49.73        Core23: 46.36        
Core24: 43.69        Core25: 57.98        
Core26: 43.14        Core27: 26.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.22
Socket1: 35.29
DDR read Latency(ns)
Socket0: 681.50
Socket1: 252.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.30        Core1: 30.97        
Core2: 38.55        Core3: 24.11        
Core4: 53.97        Core5: 30.60        
Core6: 33.24        Core7: 26.00        
Core8: 34.59        Core9: 56.04        
Core10: 35.86        Core11: 46.60        
Core12: 24.13        Core13: 21.66        
Core14: 27.07        Core15: 23.10        
Core16: 46.86        Core17: 27.77        
Core18: 77.34        Core19: 29.51        
Core20: 68.28        Core21: 28.46        
Core22: 52.18        Core23: 46.06        
Core24: 41.84        Core25: 56.60        
Core26: 37.32        Core27: 28.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.94
Socket1: 33.97
DDR read Latency(ns)
Socket0: 671.99
Socket1: 261.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.81        Core1: 29.54        
Core2: 39.51        Core3: 24.72        
Core4: 50.67        Core5: 37.85        
Core6: 34.28        Core7: 26.71        
Core8: 40.48        Core9: 38.98        
Core10: 35.97        Core11: 45.84        
Core12: 19.85        Core13: 24.69        
Core14: 25.99        Core15: 35.88        
Core16: 42.48        Core17: 26.38        
Core18: 76.63        Core19: 29.46        
Core20: 65.75        Core21: 28.29        
Core22: 54.66        Core23: 45.98        
Core24: 40.85        Core25: 55.21        
Core26: 33.67        Core27: 27.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.51
Socket1: 33.48
DDR read Latency(ns)
Socket0: 668.13
Socket1: 279.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.09        Core1: 30.47        
Core2: 39.62        Core3: 22.73        
Core4: 50.62        Core5: 33.68        
Core6: 34.34        Core7: 26.68        
Core8: 34.33        Core9: 54.29        
Core10: 36.21        Core11: 45.43        
Core12: 25.17        Core13: 26.46        
Core14: 25.54        Core15: 23.97        
Core16: 45.49        Core17: 25.71        
Core18: 73.26        Core19: 28.76        
Core20: 64.11        Core21: 29.03        
Core22: 49.82        Core23: 44.90        
Core24: 41.25        Core25: 55.42        
Core26: 36.25        Core27: 26.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.14
Socket1: 33.42
DDR read Latency(ns)
Socket0: 665.64
Socket1: 272.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.57        Core1: 32.18        
Core2: 39.61        Core3: 21.81        
Core4: 50.86        Core5: 48.18        
Core6: 34.72        Core7: 27.33        
Core8: 35.38        Core9: 56.67        
Core10: 36.42        Core11: 51.17        
Core12: 25.09        Core13: 25.21        
Core14: 25.72        Core15: 38.83        
Core16: 48.65        Core17: 26.29        
Core18: 73.26        Core19: 28.54        
Core20: 66.51        Core21: 30.33        
Core22: 48.29        Core23: 46.19        
Core24: 42.24        Core25: 57.14        
Core26: 26.53        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.77
Socket1: 34.43
DDR read Latency(ns)
Socket0: 663.88
Socket1: 263.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.24        Core1: 32.17        
Core2: 55.33        Core3: 14.45        
Core4: 53.21        Core5: 37.07        
Core6: 28.66        Core7: 30.15        
Core8: 34.83        Core9: 34.04        
Core10: 50.63        Core11: 36.14        
Core12: 25.97        Core13: 25.82        
Core14: 27.31        Core15: 40.20        
Core16: 47.88        Core17: 27.16        
Core18: 47.51        Core19: 30.34        
Core20: 64.04        Core21: 44.65        
Core22: 68.49        Core23: 56.09        
Core24: 47.82        Core25: 26.35        
Core26: 47.96        Core27: 46.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.02
Socket1: 30.94
DDR read Latency(ns)
Socket0: 310.11
Socket1: 616.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.85        Core1: 32.17        
Core2: 48.54        Core3: 50.70        
Core4: 57.49        Core5: 38.19        
Core6: 29.38        Core7: 30.47        
Core8: 36.19        Core9: 32.93        
Core10: 54.61        Core11: 35.14        
Core12: 25.36        Core13: 24.07        
Core14: 27.96        Core15: 42.04        
Core16: 44.36        Core17: 24.94        
Core18: 50.66        Core19: 26.93        
Core20: 69.35        Core21: 46.57        
Core22: 74.22        Core23: 57.31        
Core24: 49.19        Core25: 26.58        
Core26: 49.98        Core27: 47.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.80
Socket1: 39.49
DDR read Latency(ns)
Socket0: 283.67
Socket1: 644.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.59        Core1: 33.14        
Core2: 46.79        Core3: 52.81        
Core4: 57.12        Core5: 32.71        
Core6: 23.07        Core7: 30.98        
Core8: 35.58        Core9: 33.62        
Core10: 52.50        Core11: 36.84        
Core12: 19.81        Core13: 32.66        
Core14: 27.71        Core15: 41.14        
Core16: 47.06        Core17: 31.02        
Core18: 49.37        Core19: 36.79        
Core20: 68.17        Core21: 50.33        
Core22: 73.13        Core23: 62.74        
Core24: 48.43        Core25: 27.85        
Core26: 47.87        Core27: 51.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.04
Socket1: 42.32
DDR read Latency(ns)
Socket0: 286.56
Socket1: 569.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.85        Core1: 22.32        
Core2: 47.09        Core3: 52.67        
Core4: 56.11        Core5: 33.53        
Core6: 30.17        Core7: 30.53        
Core8: 35.24        Core9: 34.89        
Core10: 50.95        Core11: 32.54        
Core12: 26.08        Core13: 35.36        
Core14: 27.57        Core15: 44.08        
Core16: 44.82        Core17: 39.18        
Core18: 49.46        Core19: 45.13        
Core20: 67.08        Core21: 53.04        
Core22: 71.86        Core23: 68.55        
Core24: 47.04        Core25: 29.97        
Core26: 46.80        Core27: 55.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.92
Socket1: 44.38
DDR read Latency(ns)
Socket0: 295.17
Socket1: 498.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.11        Core1: 31.97        
Core2: 47.24        Core3: 46.24        
Core4: 57.02        Core5: 35.70        
Core6: 29.96        Core7: 30.04        
Core8: 36.26        Core9: 33.31        
Core10: 54.05        Core11: 32.31        
Core12: 26.33        Core13: 26.24        
Core14: 27.74        Core15: 45.48        
Core16: 42.92        Core17: 25.51        
Core18: 50.70        Core19: 42.75        
Core20: 68.92        Core21: 47.75        
Core22: 73.86        Core23: 57.17        
Core24: 48.75        Core25: 26.71        
Core26: 33.96        Core27: 47.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.95
Socket1: 39.08
DDR read Latency(ns)
Socket0: 283.79
Socket1: 631.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.81        Core1: 33.72        
Core2: 48.44        Core3: 47.89        
Core4: 56.57        Core5: 40.50        
Core6: 28.86        Core7: 31.55        
Core8: 35.77        Core9: 32.79        
Core10: 53.64        Core11: 36.68        
Core12: 25.85        Core13: 27.31        
Core14: 27.89        Core15: 43.58        
Core16: 44.31        Core17: 28.37        
Core18: 51.04        Core19: 43.74        
Core20: 68.45        Core21: 38.22        
Core22: 73.52        Core23: 58.24        
Core24: 46.90        Core25: 27.79        
Core26: 53.09        Core27: 47.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.01
Socket1: 38.88
DDR read Latency(ns)
Socket0: 288.53
Socket1: 613.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.53        Core1: 35.95        
Core2: 33.15        Core3: 16.78        
Core4: 49.87        Core5: 32.72        
Core6: 35.33        Core7: 32.06        
Core8: 41.52        Core9: 51.18        
Core10: 48.49        Core11: 35.30        
Core12: 17.84        Core13: 27.17        
Core14: 26.75        Core15: 39.30        
Core16: 48.63        Core17: 25.15        
Core18: 37.21        Core19: 28.40        
Core20: 80.02        Core21: 48.47        
Core22: 34.20        Core23: 62.47        
Core24: 45.20        Core25: 55.52        
Core26: 43.14        Core27: 38.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.68
Socket1: 37.83
DDR read Latency(ns)
Socket0: 876.91
Socket1: 254.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.37        Core1: 34.99        
Core2: 33.62        Core3: 17.03        
Core4: 51.28        Core5: 32.74        
Core6: 34.43        Core7: 29.97        
Core8: 31.68        Core9: 49.33        
Core10: 48.11        Core11: 23.05        
Core12: 24.09        Core13: 27.40        
Core14: 26.49        Core15: 41.02        
Core16: 49.99        Core17: 23.69        
Core18: 37.27        Core19: 28.01        
Core20: 80.05        Core21: 48.40        
Core22: 33.68        Core23: 62.89        
Core24: 43.90        Core25: 55.36        
Core26: 41.59        Core27: 38.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.05
Socket1: 37.40
DDR read Latency(ns)
Socket0: 898.09
Socket1: 255.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.71        Core1: 35.56        
Core2: 33.41        Core3: 17.66        
Core4: 50.89        Core5: 35.00        
Core6: 34.94        Core7: 35.18        
Core8: 39.51        Core9: 51.00        
Core10: 49.60        Core11: 36.39        
Core12: 24.60        Core13: 28.23        
Core14: 26.51        Core15: 24.64        
Core16: 47.61        Core17: 25.74        
Core18: 37.91        Core19: 29.64        
Core20: 81.11        Core21: 49.15        
Core22: 34.51        Core23: 63.65        
Core24: 41.30        Core25: 54.31        
Core26: 41.98        Core27: 38.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.26
Socket1: 38.83
DDR read Latency(ns)
Socket0: 817.07
Socket1: 257.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.55        Core1: 36.61        
Core2: 34.48        Core3: 17.00        
Core4: 50.35        Core5: 35.88        
Core6: 35.08        Core7: 41.69        
Core8: 36.57        Core9: 51.55        
Core10: 49.46        Core11: 33.82        
Core12: 24.44        Core13: 28.86        
Core14: 26.43        Core15: 26.33        
Core16: 45.23        Core17: 25.81        
Core18: 39.16        Core19: 31.71        
Core20: 81.03        Core21: 50.17        
Core22: 35.20        Core23: 63.32        
Core24: 40.90        Core25: 54.76        
Core26: 42.88        Core27: 40.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.13
Socket1: 40.60
DDR read Latency(ns)
Socket0: 680.84
Socket1: 266.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.40        Core1: 35.81        
Core2: 33.26        Core3: 16.90        
Core4: 50.88        Core5: 32.58        
Core6: 35.57        Core7: 41.40        
Core8: 38.16        Core9: 53.87        
Core10: 48.58        Core11: 36.79        
Core12: 24.78        Core13: 28.37        
Core14: 26.30        Core15: 42.23        
Core16: 46.67        Core17: 24.68        
Core18: 39.05        Core19: 31.49        
Core20: 80.85        Core21: 49.85        
Core22: 35.04        Core23: 64.41        
Core24: 42.76        Core25: 54.37        
Core26: 42.93        Core27: 39.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.21
Socket1: 40.46
DDR read Latency(ns)
Socket0: 683.62
Socket1: 269.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.63        Core1: 35.70        
Core2: 34.43        Core3: 16.89        
Core4: 51.17        Core5: 34.15        
Core6: 36.20        Core7: 40.55        
Core8: 30.47        Core9: 48.53        
Core10: 49.10        Core11: 35.21        
Core12: 24.73        Core13: 28.56        
Core14: 26.22        Core15: 40.04        
Core16: 48.37        Core17: 25.17        
Core18: 36.25        Core19: 28.27        
Core20: 80.56        Core21: 49.69        
Core22: 34.81        Core23: 63.78        
Core24: 41.52        Core25: 55.18        
Core26: 43.66        Core27: 34.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.12
Socket1: 39.84
DDR read Latency(ns)
Socket0: 695.74
Socket1: 267.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 35.74        
Core2: 31.40        Core3: 36.01        
Core4: 40.26        Core5: 37.38        
Core6: 43.39        Core7: 35.92        
Core8: 35.31        Core9: 44.91        
Core10: 42.50        Core11: 32.66        
Core12: 43.66        Core13: 28.10        
Core14: 34.08        Core15: 40.45        
Core16: 53.83        Core17: 34.52        
Core18: 79.33        Core19: 23.98        
Core20: 59.04        Core21: 56.88        
Core22: 59.00        Core23: 88.08        
Core24: 34.68        Core25: 93.91        
Core26: 45.31        Core27: 46.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.33
Socket1: 50.80
DDR read Latency(ns)
Socket0: 316.52
Socket1: 384.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.98        Core1: 36.12        
Core2: 44.22        Core3: 36.25        
Core4: 40.27        Core5: 36.93        
Core6: 44.22        Core7: 36.61        
Core8: 31.23        Core9: 34.43        
Core10: 43.71        Core11: 32.00        
Core12: 42.64        Core13: 29.20        
Core14: 33.30        Core15: 41.73        
Core16: 53.33        Core17: 33.06        
Core18: 79.72        Core19: 24.33        
Core20: 58.03        Core21: 56.68        
Core22: 57.32        Core23: 90.47        
Core24: 34.75        Core25: 94.15        
Core26: 46.97        Core27: 44.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.10
Socket1: 50.87
DDR read Latency(ns)
Socket0: 316.46
Socket1: 388.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.87        Core1: 26.24        
Core2: 41.36        Core3: 37.11        
Core4: 38.21        Core5: 43.94        
Core6: 44.57        Core7: 36.93        
Core8: 33.67        Core9: 47.08        
Core10: 40.81        Core11: 28.62        
Core12: 42.02        Core13: 26.38        
Core14: 33.61        Core15: 35.13        
Core16: 53.35        Core17: 33.69        
Core18: 81.52        Core19: 23.48        
Core20: 58.75        Core21: 59.03        
Core22: 58.59        Core23: 92.86        
Core24: 39.02        Core25: 96.50        
Core26: 46.57        Core27: 45.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.60
Socket1: 51.84
DDR read Latency(ns)
Socket0: 315.02
Socket1: 386.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.20        Core1: 37.58        
Core2: 40.35        Core3: 37.21        
Core4: 38.34        Core5: 44.23        
Core6: 45.96        Core7: 36.79        
Core8: 37.60        Core9: 48.03        
Core10: 40.73        Core11: 27.29        
Core12: 39.81        Core13: 25.42        
Core14: 32.70        Core15: 50.11        
Core16: 53.44        Core17: 36.93        
Core18: 79.76        Core19: 24.89        
Core20: 59.65        Core21: 56.94        
Core22: 58.28        Core23: 90.03        
Core24: 41.76        Core25: 94.47        
Core26: 47.31        Core27: 46.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.68
Socket1: 51.36
DDR read Latency(ns)
Socket0: 311.25
Socket1: 385.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.47        Core1: 37.66        
Core2: 39.03        Core3: 39.49        
Core4: 38.46        Core5: 46.09        
Core6: 44.76        Core7: 39.02        
Core8: 37.14        Core9: 49.15        
Core10: 40.11        Core11: 32.78        
Core12: 34.63        Core13: 26.30        
Core14: 31.42        Core15: 46.71        
Core16: 53.50        Core17: 40.71        
Core18: 86.79        Core19: 24.85        
Core20: 58.82        Core21: 66.17        
Core22: 60.44        Core23: 98.74        
Core24: 40.51        Core25: 102.82        
Core26: 44.70        Core27: 44.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.55
Socket1: 55.89
DDR read Latency(ns)
Socket0: 317.89
Socket1: 387.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.22        Core1: 36.56        
Core2: 42.90        Core3: 36.60        
Core4: 38.20        Core5: 30.84        
Core6: 42.82        Core7: 36.17        
Core8: 35.69        Core9: 48.18        
Core10: 40.69        Core11: 31.91        
Core12: 43.39        Core13: 27.66        
Core14: 31.17        Core15: 37.39        
Core16: 53.47        Core17: 35.35        
Core18: 82.20        Core19: 25.11        
Core20: 59.18        Core21: 59.65        
Core22: 57.79        Core23: 93.31        
Core24: 35.44        Core25: 97.15        
Core26: 43.69        Core27: 45.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.78
Socket1: 52.19
DDR read Latency(ns)
Socket0: 317.62
Socket1: 387.50
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.30        Core1: 28.10        
Core2: 32.12        Core3: 52.67        
Core4: 38.77        Core5: 35.94        
Core6: 26.41        Core7: 18.13        
Core8: 49.70        Core9: 37.54        
Core10: 40.31        Core11: 33.68        
Core12: 25.21        Core13: 54.53        
Core14: 25.78        Core15: 47.07        
Core16: 40.63        Core17: 52.77        
Core18: 72.83        Core19: 43.27        
Core20: 56.35        Core21: 58.21        
Core22: 50.70        Core23: 47.70        
Core24: 35.79        Core25: 60.12        
Core26: 31.43        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.14
Socket1: 50.86
DDR read Latency(ns)
Socket0: 369.59
Socket1: 275.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.15        Core1: 28.29        
Core2: 33.11        Core3: 51.49        
Core4: 36.80        Core5: 36.39        
Core6: 26.55        Core7: 18.23        
Core8: 48.69        Core9: 37.76        
Core10: 41.42        Core11: 35.25        
Core12: 25.64        Core13: 50.39        
Core14: 25.29        Core15: 50.70        
Core16: 34.36        Core17: 52.96        
Core18: 72.50        Core19: 48.33        
Core20: 52.39        Core21: 58.15        
Core22: 49.30        Core23: 47.80        
Core24: 34.73        Core25: 59.32        
Core26: 29.88        Core27: 51.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.81
Socket1: 50.03
DDR read Latency(ns)
Socket0: 363.43
Socket1: 277.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.35        Core1: 29.20        
Core2: 32.41        Core3: 52.69        
Core4: 37.95        Core5: 42.26        
Core6: 26.33        Core7: 17.98        
Core8: 48.35        Core9: 34.84        
Core10: 42.29        Core11: 34.23        
Core12: 27.47        Core13: 55.02        
Core14: 25.79        Core15: 50.28        
Core16: 32.03        Core17: 52.68        
Core18: 73.23        Core19: 34.18        
Core20: 57.57        Core21: 58.33        
Core22: 48.55        Core23: 47.19        
Core24: 40.53        Core25: 60.20        
Core26: 30.96        Core27: 54.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.41
Socket1: 51.08
DDR read Latency(ns)
Socket0: 364.70
Socket1: 272.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.92        Core1: 29.50        
Core2: 33.75        Core3: 53.36        
Core4: 37.83        Core5: 46.71        
Core6: 26.08        Core7: 18.01        
Core8: 49.65        Core9: 42.84        
Core10: 40.01        Core11: 34.90        
Core12: 26.41        Core13: 53.66        
Core14: 26.05        Core15: 53.34        
Core16: 32.56        Core17: 53.42        
Core18: 73.49        Core19: 54.31        
Core20: 51.41        Core21: 58.50        
Core22: 46.59        Core23: 48.60        
Core24: 38.80        Core25: 59.49        
Core26: 30.66        Core27: 49.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.50
Socket1: 51.13
DDR read Latency(ns)
Socket0: 360.43
Socket1: 273.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.01        Core1: 28.93        
Core2: 33.33        Core3: 53.78        
Core4: 37.20        Core5: 42.65        
Core6: 27.40        Core7: 17.98        
Core8: 50.07        Core9: 42.78        
Core10: 38.94        Core11: 24.15        
Core12: 26.56        Core13: 50.71        
Core14: 25.68        Core15: 50.27        
Core16: 33.09        Core17: 53.88        
Core18: 72.91        Core19: 46.37        
Core20: 49.74        Core21: 58.09        
Core22: 48.73        Core23: 48.84        
Core24: 37.46        Core25: 59.01        
Core26: 30.97        Core27: 49.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.72
Socket1: 50.58
DDR read Latency(ns)
Socket0: 353.98
Socket1: 278.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.08        Core1: 25.15        
Core2: 32.12        Core3: 52.50        
Core4: 37.37        Core5: 43.17        
Core6: 26.80        Core7: 33.96        
Core8: 48.88        Core9: 43.47        
Core10: 38.96        Core11: 34.39        
Core12: 26.16        Core13: 50.90        
Core14: 26.25        Core15: 50.66        
Core16: 36.62        Core17: 54.19        
Core18: 73.20        Core19: 49.50        
Core20: 54.74        Core21: 60.05        
Core22: 47.89        Core23: 48.38        
Core24: 39.81        Core25: 59.56        
Core26: 30.09        Core27: 53.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.36
Socket1: 52.24
DDR read Latency(ns)
Socket0: 348.37
Socket1: 279.56
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.87        Core1: 22.54        
Core2: 37.00        Core3: 29.86        
Core4: 80.95        Core5: 47.04        
Core6: 24.24        Core7: 61.65        
Core8: 33.90        Core9: 37.31        
Core10: 77.00        Core11: 35.30        
Core12: 25.30        Core13: 56.40        
Core14: 25.84        Core15: 31.21        
Core16: 74.22        Core17: 31.85        
Core18: 38.73        Core19: 25.01        
Core20: 41.70        Core21: 30.36        
Core22: 61.32        Core23: 31.52        
Core24: 36.21        Core25: 53.08        
Core26: 36.76        Core27: 59.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.08
Socket1: 45.32
DDR read Latency(ns)
Socket0: 405.63
Socket1: 279.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.49        Core1: 28.10        
Core2: 39.38        Core3: 27.43        
Core4: 81.48        Core5: 47.12        
Core6: 25.76        Core7: 60.71        
Core8: 33.66        Core9: 35.23        
Core10: 77.23        Core11: 22.50        
Core12: 36.54        Core13: 59.33        
Core14: 25.56        Core15: 21.84        
Core16: 74.06        Core17: 34.16        
Core18: 38.10        Core19: 25.01        
Core20: 40.28        Core21: 30.67        
Core22: 61.53        Core23: 31.36        
Core24: 38.64        Core25: 53.43        
Core26: 36.77        Core27: 60.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.26
Socket1: 45.57
DDR read Latency(ns)
Socket0: 409.79
Socket1: 279.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.62        Core1: 28.16        
Core2: 40.82        Core3: 29.68        
Core4: 81.52        Core5: 46.59        
Core6: 25.01        Core7: 62.02        
Core8: 33.74        Core9: 36.99        
Core10: 77.15        Core11: 44.34        
Core12: 35.70        Core13: 59.89        
Core14: 25.66        Core15: 31.95        
Core16: 76.16        Core17: 35.09        
Core18: 38.25        Core19: 22.41        
Core20: 39.26        Core21: 30.46        
Core22: 61.08        Core23: 31.29        
Core24: 41.57        Core25: 53.40        
Core26: 36.01        Core27: 60.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.34
Socket1: 46.17
DDR read Latency(ns)
Socket0: 407.03
Socket1: 281.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.72        Core1: 28.20        
Core2: 17.26        Core3: 31.83        
Core4: 81.71        Core5: 47.52        
Core6: 25.80        Core7: 62.78        
Core8: 33.15        Core9: 36.84        
Core10: 77.03        Core11: 37.98        
Core12: 34.70        Core13: 57.57        
Core14: 25.16        Core15: 32.74        
Core16: 76.31        Core17: 39.67        
Core18: 38.55        Core19: 25.33        
Core20: 39.78        Core21: 29.99        
Core22: 58.31        Core23: 31.13        
Core24: 37.01        Core25: 53.48        
Core26: 23.90        Core27: 59.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.69
Socket1: 46.49
DDR read Latency(ns)
Socket0: 400.71
Socket1: 283.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.47        Core1: 28.27        
Core2: 40.52        Core3: 39.70        
Core4: 81.00        Core5: 46.40        
Core6: 25.14        Core7: 59.31        
Core8: 33.49        Core9: 36.16        
Core10: 75.56        Core11: 17.49        
Core12: 34.92        Core13: 59.92        
Core14: 25.68        Core15: 33.47        
Core16: 73.24        Core17: 48.13        
Core18: 38.43        Core19: 25.61        
Core20: 40.75        Core21: 30.68        
Core22: 56.54        Core23: 32.18        
Core24: 38.70        Core25: 52.57        
Core26: 24.50        Core27: 59.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.27
Socket1: 47.42
DDR read Latency(ns)
Socket0: 391.09
Socket1: 283.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.38        Core1: 27.63        
Core2: 38.86        Core3: 40.54        
Core4: 80.91        Core5: 46.09        
Core6: 25.74        Core7: 59.69        
Core8: 32.72        Core9: 38.32        
Core10: 76.66        Core11: 32.43        
Core12: 25.05        Core13: 59.42        
Core14: 26.17        Core15: 32.69        
Core16: 73.54        Core17: 49.24        
Core18: 40.23        Core19: 25.97        
Core20: 40.66        Core21: 31.52        
Core22: 55.74        Core23: 33.02        
Core24: 25.09        Core25: 54.74        
Core26: 34.70        Core27: 59.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.50
Socket1: 48.28
DDR read Latency(ns)
Socket0: 381.66
Socket1: 286.42
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 79.17        Core1: 27.72        
Core2: 39.52        Core3: 34.89        
Core4: 61.09        Core5: 28.80        
Core6: 28.85        Core7: 82.52        
Core8: 36.01        Core9: 33.28        
Core10: 51.80        Core11: 36.14        
Core12: 40.19        Core13: 69.24        
Core14: 25.90        Core15: 46.37        
Core16: 70.89        Core17: 45.72        
Core18: 62.62        Core19: 24.72        
Core20: 69.93        Core21: 64.96        
Core22: 74.34        Core23: 52.55        
Core24: 44.37        Core25: 58.99        
Core26: 45.99        Core27: 87.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.80
Socket1: 59.80
DDR read Latency(ns)
Socket0: 275.25
Socket1: 390.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.05        Core1: 27.03        
Core2: 40.07        Core3: 37.29        
Core4: 59.53        Core5: 30.10        
Core6: 28.81        Core7: 79.50        
Core8: 39.16        Core9: 40.15        
Core10: 52.05        Core11: 37.02        
Core12: 38.08        Core13: 68.85        
Core14: 26.12        Core15: 46.64        
Core16: 69.53        Core17: 43.44        
Core18: 62.75        Core19: 23.81        
Core20: 70.57        Core21: 64.83        
Core22: 73.60        Core23: 52.55        
Core24: 46.20        Core25: 59.83        
Core26: 44.82        Core27: 86.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.19
Socket1: 59.90
DDR read Latency(ns)
Socket0: 276.54
Socket1: 383.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 77.91        Core1: 27.56        
Core2: 46.86        Core3: 33.38        
Core4: 57.33        Core5: 30.08        
Core6: 28.34        Core7: 74.47        
Core8: 44.57        Core9: 32.68        
Core10: 51.39        Core11: 34.82        
Core12: 38.42        Core13: 65.60        
Core14: 26.37        Core15: 42.99        
Core16: 69.51        Core17: 37.92        
Core18: 63.10        Core19: 23.77        
Core20: 70.97        Core21: 64.56        
Core22: 73.75        Core23: 52.29        
Core24: 45.80        Core25: 59.80        
Core26: 42.54        Core27: 84.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.65
Socket1: 57.15
DDR read Latency(ns)
Socket0: 278.97
Socket1: 388.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 77.46        Core1: 26.68        
Core2: 50.36        Core3: 34.47        
Core4: 57.30        Core5: 22.47        
Core6: 28.32        Core7: 73.78        
Core8: 32.46        Core9: 39.77        
Core10: 50.95        Core11: 34.91        
Core12: 38.63        Core13: 68.00        
Core14: 27.09        Core15: 45.48        
Core16: 69.87        Core17: 37.59        
Core18: 63.01        Core19: 24.48        
Core20: 70.82        Core21: 64.32        
Core22: 74.37        Core23: 52.08        
Core24: 46.20        Core25: 58.80        
Core26: 42.09        Core27: 85.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.64
Socket1: 57.51
DDR read Latency(ns)
Socket0: 279.26
Socket1: 386.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 79.20        Core1: 24.86        
Core2: 48.07        Core3: 38.32        
Core4: 56.75        Core5: 30.16        
Core6: 27.68        Core7: 71.88        
Core8: 35.56        Core9: 39.56        
Core10: 47.51        Core11: 34.02        
Core12: 39.50        Core13: 68.85        
Core14: 26.71        Core15: 29.64        
Core16: 70.13        Core17: 36.67        
Core18: 63.49        Core19: 25.36        
Core20: 71.84        Core21: 64.44        
Core22: 74.34        Core23: 53.00        
Core24: 45.77        Core25: 60.51        
Core26: 42.22        Core27: 86.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.46
Socket1: 58.48
DDR read Latency(ns)
Socket0: 277.95
Socket1: 380.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.26        Core1: 26.94        
Core2: 34.40        Core3: 33.23        
Core4: 57.25        Core5: 28.15        
Core6: 28.23        Core7: 73.25        
Core8: 34.83        Core9: 39.50        
Core10: 50.48        Core11: 35.30        
Core12: 39.48        Core13: 66.51        
Core14: 19.11        Core15: 44.75        
Core16: 70.38        Core17: 37.68        
Core18: 62.94        Core19: 23.76        
Core20: 69.93        Core21: 63.70        
Core22: 74.55        Core23: 51.56        
Core24: 45.15        Core25: 58.23        
Core26: 39.82        Core27: 86.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.34
Socket1: 57.11
DDR read Latency(ns)
Socket0: 277.37
Socket1: 390.66
