Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/student/Desktop/labs/lab01/task04_test_isim_beh.exe" -prj "/home/student/Desktop/labs/lab01/task04_test_beh.prj" "work.task04_test" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/student/Desktop/labs/lab01/task03.v" into library work
Analyzing Verilog file "/home/student/Desktop/labs/lab01/task01.v" into library work
Analyzing Verilog file "/home/student/Desktop/labs/lab01/task04.v" into library work
Analyzing Verilog file "/home/student/Desktop/labs/lab01/task04_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/student/Desktop/labs/lab01/task04.v" Line 78: Size mismatch in connection of port <address>. Formal port size is 7-bit while actual signal size is 4-bit.
Completed static elaboration
Fuse Memory Usage: 82932 KB
Fuse CPU Usage: 500 ms
Compiling module task01
Compiling module task03
Compiling module task04
Compiling module task04_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/student/Desktop/labs/lab01/task04_test_isim_beh.exe
Fuse Memory Usage: 643136 KB
Fuse CPU Usage: 500 ms
GCC CPU Usage: 110 ms
