digraph "CFG for '_Z4gemmPfS_S_iii' function" {
	label="CFG for '_Z4gemmPfS_S_iii' function";

	Node0x56c62e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %11 = shl nsw i32 %5, 4\l  %12 = mul nsw i32 %11, %7\l  %13 = shl nsw i32 %8, 4\l  %14 = add nsw i32 %12, %13\l  %15 = sext i32 %14 to i64\l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %15\l  %17 = sdiv i32 %4, 16\l  %18 = icmp sgt i32 %4, 15\l  br i1 %18, label %19, label %63\l|{<s0>T|<s1>F}}"];
	Node0x56c62e0:s0 -> Node0x56c8860;
	Node0x56c62e0:s1 -> Node0x56c88f0;
	Node0x56c8860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%19:\l19:                                               \l  %20 = mul i32 %7, %4\l  %21 = mul nsw i32 %9, %4\l  %22 = add nsw i32 %21, %10\l  %23 = sext i32 %22 to i64\l  %24 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 %10\l  %25 = mul nsw i32 %9, %5\l  %26 = add nsw i32 %25, %10\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 %9, i32 %10\l  %29 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 0\l  %30 = getelementptr float, float addrspace(1)* %0, i64 %23\l  %31 = getelementptr float, float addrspace(1)* %1, i64 %27\l  %32 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 0, i32 %10\l  %33 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 1\l  %34 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 1, i32 %10\l  %35 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 2\l  %36 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 2, i32 %10\l  %37 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 3\l  %38 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 3, i32 %10\l  %39 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 4\l  %40 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 4, i32 %10\l  %41 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 5\l  %42 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 5, i32 %10\l  %43 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 6\l  %44 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 6, i32 %10\l  %45 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 7\l  %46 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 7, i32 %10\l  %47 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 8\l  %48 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 8, i32 %10\l  %49 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 9\l  %50 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 9, i32 %10\l  %51 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 10\l  %52 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 10, i32 %10\l  %53 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 11\l  %54 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 11, i32 %10\l  %55 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 12\l  %56 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 12, i32 %10\l  %57 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 13\l  %58 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 13, i32 %10\l  %59 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 14\l  %60 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 14, i32 %10\l  %61 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2As, i32 0, i32 %9, i32 15\l  %62 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_iiiE2Bs, i32 0, i32 15, i32 %10\l  br label %67\l}"];
	Node0x56c8860 -> Node0x56cb060;
	Node0x56c88f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%63:\l63:                                               \l  %64 = phi float [ 0.000000e+00, %6 ], [ %143, %67 ]\l  %65 = add nsw i32 %13, %10\l  %66 = icmp slt i32 %65, %5\l  br i1 %66, label %146, label %155\l|{<s0>T|<s1>F}}"];
	Node0x56c88f0:s0 -> Node0x56c9400;
	Node0x56c88f0:s1 -> Node0x56c9490;
	Node0x56cb060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%67:\l67:                                               \l  %68 = phi float [ 0.000000e+00, %19 ], [ %143, %67 ]\l  %69 = phi i32 [ 0, %19 ], [ %144, %67 ]\l  %70 = add i32 %69, %20\l  %71 = shl i32 %70, 4\l  %72 = sext i32 %71 to i64\l  %73 = mul nsw i32 %69, %11\l  %74 = add nsw i32 %73, %13\l  %75 = sext i32 %74 to i64\l  %76 = getelementptr float, float addrspace(1)* %30, i64 %72\l  %77 = load float, float addrspace(1)* %76, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %77, float addrspace(3)* %24, align 4, !tbaa !5\l  %78 = getelementptr float, float addrspace(1)* %31, i64 %75\l  %79 = load float, float addrspace(1)* %78, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %79, float addrspace(3)* %28, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %80 = load float, float addrspace(3)* %29, align 16, !tbaa !5\l  %81 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %82 = fmul contract float %80, %81\l  %83 = fadd contract float %68, %82\l  %84 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %85 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %86 = fmul contract float %84, %85\l  %87 = fadd contract float %83, %86\l  %88 = load float, float addrspace(3)* %35, align 8, !tbaa !5\l  %89 = load float, float addrspace(3)* %36, align 4, !tbaa !5\l  %90 = fmul contract float %88, %89\l  %91 = fadd contract float %87, %90\l  %92 = load float, float addrspace(3)* %37, align 4, !tbaa !5\l  %93 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %94 = fmul contract float %92, %93\l  %95 = fadd contract float %91, %94\l  %96 = load float, float addrspace(3)* %39, align 16, !tbaa !5\l  %97 = load float, float addrspace(3)* %40, align 4, !tbaa !5\l  %98 = fmul contract float %96, %97\l  %99 = fadd contract float %95, %98\l  %100 = load float, float addrspace(3)* %41, align 4, !tbaa !5\l  %101 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %102 = fmul contract float %100, %101\l  %103 = fadd contract float %99, %102\l  %104 = load float, float addrspace(3)* %43, align 8, !tbaa !5\l  %105 = load float, float addrspace(3)* %44, align 4, !tbaa !5\l  %106 = fmul contract float %104, %105\l  %107 = fadd contract float %103, %106\l  %108 = load float, float addrspace(3)* %45, align 4, !tbaa !5\l  %109 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %110 = fmul contract float %108, %109\l  %111 = fadd contract float %107, %110\l  %112 = load float, float addrspace(3)* %47, align 16, !tbaa !5\l  %113 = load float, float addrspace(3)* %48, align 4, !tbaa !5\l  %114 = fmul contract float %112, %113\l  %115 = fadd contract float %111, %114\l  %116 = load float, float addrspace(3)* %49, align 4, !tbaa !5\l  %117 = load float, float addrspace(3)* %50, align 4, !tbaa !5\l  %118 = fmul contract float %116, %117\l  %119 = fadd contract float %115, %118\l  %120 = load float, float addrspace(3)* %51, align 8, !tbaa !5\l  %121 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %122 = fmul contract float %120, %121\l  %123 = fadd contract float %119, %122\l  %124 = load float, float addrspace(3)* %53, align 4, !tbaa !5\l  %125 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %126 = fmul contract float %124, %125\l  %127 = fadd contract float %123, %126\l  %128 = load float, float addrspace(3)* %55, align 16, !tbaa !5\l  %129 = load float, float addrspace(3)* %56, align 4, !tbaa !5\l  %130 = fmul contract float %128, %129\l  %131 = fadd contract float %127, %130\l  %132 = load float, float addrspace(3)* %57, align 4, !tbaa !5\l  %133 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %134 = fmul contract float %132, %133\l  %135 = fadd contract float %131, %134\l  %136 = load float, float addrspace(3)* %59, align 8, !tbaa !5\l  %137 = load float, float addrspace(3)* %60, align 4, !tbaa !5\l  %138 = fmul contract float %136, %137\l  %139 = fadd contract float %135, %138\l  %140 = load float, float addrspace(3)* %61, align 4, !tbaa !5\l  %141 = load float, float addrspace(3)* %62, align 4, !tbaa !5\l  %142 = fmul contract float %140, %141\l  %143 = fadd contract float %139, %142\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %144 = add nuw nsw i32 %69, 1\l  %145 = icmp eq i32 %144, %17\l  br i1 %145, label %63, label %67, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x56cb060:s0 -> Node0x56c88f0;
	Node0x56cb060:s1 -> Node0x56cb060;
	Node0x56c9400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%146:\l146:                                              \l  %147 = shl nsw i32 %7, 4\l  %148 = add nsw i32 %147, %9\l  %149 = icmp slt i32 %148, %3\l  br i1 %149, label %150, label %155\l|{<s0>T|<s1>F}}"];
	Node0x56c9400:s0 -> Node0x56d0590;
	Node0x56c9400:s1 -> Node0x56c9490;
	Node0x56d0590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%150:\l150:                                              \l  %151 = mul nsw i32 %9, %5\l  %152 = add nsw i32 %151, %10\l  %153 = sext i32 %152 to i64\l  %154 = getelementptr inbounds float, float addrspace(1)* %16, i64 %153\l  store float %64, float addrspace(1)* %154, align 4, !tbaa !5\l  br label %155\l}"];
	Node0x56d0590 -> Node0x56c9490;
	Node0x56c9490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%155:\l155:                                              \l  ret void\l}"];
}
