

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3'
================================================================
* Date:           Wed Mar 16 13:52:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.565 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_2_VITIS_LOOP_39_3  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    257|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     201|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     201|    366|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U4  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_202_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln37_fu_174_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln42_fu_234_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln44_fu_221_p2               |         +|   0|  0|  23|          16|          16|
    |outNeurons_1_fu_264_p2           |         +|   0|  0|  23|          16|           1|
    |addr_cmp_fu_253_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln37_fu_169_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln39_fu_189_p2              |      icmp|   0|  0|  13|          16|          16|
    |lhs_fu_301_p3                    |    select|   0|  0|  16|           1|          16|
    |select_ln30_1_fu_208_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln30_fu_194_p3            |    select|   0|  0|  16|           1|           1|
    |weightIndexAdded_mid2_fu_226_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 257|         213|         198|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |inNeurons_fu_74          |   9|          2|   16|         32|
    |indvar_flatten_fu_82     |   9|          2|   32|         64|
    |outNeurons_fu_70         |   9|          2|   16|         32|
    |output_r_address0        |  14|          3|    8|         24|
    |reuse_addr_reg_fu_62     |   9|          2|   64|        128|
    |reuse_reg_fu_66          |   9|          2|   16|         32|
    |weightIndexAdded_fu_78   |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 109|         24|  172|        353|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_411                     |   1|   0|    1|          0|
    |addr_cmp_reg_411_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |inNeurons_fu_74                      |  16|   0|   16|          0|
    |indvar_flatten_fu_82                 |  32|   0|   32|          0|
    |outNeurons_fu_70                     |  16|   0|   16|          0|
    |output_r_addr_reg_406                |   8|   0|    8|          0|
    |output_r_addr_reg_406_pp0_iter1_reg  |   8|   0|    8|          0|
    |output_r_load_reg_426                |  16|   0|   16|          0|
    |reuse_addr_reg_fu_62                 |  64|   0|   64|          0|
    |reuse_reg_fu_66                      |  16|   0|   16|          0|
    |weightIndexAdded_fu_78               |  16|   0|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 201|   0|  201|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|bound              |   in|   32|     ap_none|                                             bound|        scalar|
|numOfOutNeurons    |   in|   16|     ap_none|                                   numOfOutNeurons|        scalar|
|input_r_address0   |  out|    8|   ap_memory|                                           input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|                                           input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|                                           input_r|         array|
|weights_address0   |  out|   16|   ap_memory|                                           weights|         array|
|weights_ce0        |  out|    1|   ap_memory|                                           weights|         array|
|weights_q0         |   in|   16|   ap_memory|                                           weights|         array|
|output_r_address0  |  out|    8|   ap_memory|                                          output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                          output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                          output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|                                          output_r|         array|
|output_r_q0        |   in|   16|   ap_memory|                                          output_r|         array|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 10 'alloca' 'outNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inNeurons = alloca i32 1"   --->   Operation 11 'alloca' 'inNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightIndexAdded = alloca i32 1"   --->   Operation 12 'alloca' 'weightIndexAdded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%numOfOutNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfOutNeurons"   --->   Operation 20 'read' 'numOfOutNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 21 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %weightIndexAdded"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %inNeurons"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %outNeurons"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.56>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [HLS_Project/neural_layer.cpp:37]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [HLS_Project/neural_layer.cpp:37]   --->   Operation 30 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %indvar_flatten_load, i32 1" [HLS_Project/neural_layer.cpp:37]   --->   Operation 31 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %._crit_edge.loopexit, void %._crit_edge87.loopexit.exitStub" [HLS_Project/neural_layer.cpp:37]   --->   Operation 32 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%outNeurons_load = load i16 %outNeurons" [HLS_Project/neural_layer.cpp:39]   --->   Operation 33 'load' 'outNeurons_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%inNeurons_load = load i16 %inNeurons" [HLS_Project/neural_layer.cpp:37]   --->   Operation 34 'load' 'inNeurons_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%weightIndexAdded_load = load i16 %weightIndexAdded" [HLS_Project/neural_layer.cpp:44]   --->   Operation 35 'load' 'weightIndexAdded_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.42ns)   --->   "%icmp_ln39 = icmp_eq  i16 %outNeurons_load, i16 %numOfOutNeurons_read" [HLS_Project/neural_layer.cpp:39]   --->   Operation 36 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%select_ln30 = select i1 %icmp_ln39, i16 0, i16 %outNeurons_load" [HLS_Project/neural_layer.cpp:30]   --->   Operation 37 'select' 'select_ln30' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.07ns)   --->   "%add_ln37_1 = add i16 %inNeurons_load, i16 1" [HLS_Project/neural_layer.cpp:37]   --->   Operation 38 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln30_1 = select i1 %icmp_ln39, i16 %add_ln37_1, i16 %inNeurons_load" [HLS_Project/neural_layer.cpp:30]   --->   Operation 39 'select' 'select_ln30_1' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %select_ln30_1" [HLS_Project/neural_layer.cpp:30]   --->   Operation 40 'zext' 'zext_ln30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln30" [HLS_Project/neural_layer.cpp:30]   --->   Operation 41 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr" [HLS_Project/neural_layer.cpp:30]   --->   Operation 42 'load' 'input_r_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln44 = add i16 %weightIndexAdded_load, i16 %numOfOutNeurons_read" [HLS_Project/neural_layer.cpp:44]   --->   Operation 43 'add' 'add_ln44' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%weightIndexAdded_mid2 = select i1 %icmp_ln39, i16 %add_ln44, i16 %weightIndexAdded_load" [HLS_Project/neural_layer.cpp:39]   --->   Operation 44 'select' 'weightIndexAdded_mid2' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.07ns)   --->   "%add_ln42 = add i16 %select_ln30, i16 %weightIndexAdded_mid2" [HLS_Project/neural_layer.cpp:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i16 %add_ln42" [HLS_Project/neural_layer.cpp:42]   --->   Operation 46 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln42_1"   --->   Operation 47 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 48 'load' 'r_V' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i16 %select_ln30" [HLS_Project/neural_layer.cpp:42]   --->   Operation 49 'zext' 'zext_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln42"   --->   Operation 50 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 51 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln42" [HLS_Project/neural_layer.cpp:42]   --->   Operation 52 'icmp' 'addr_cmp' <Predicate = (!icmp_ln37)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln42 = store i64 %zext_ln42, i64 %reuse_addr_reg" [HLS_Project/neural_layer.cpp:42]   --->   Operation 53 'store' 'store_ln42' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (2.07ns)   --->   "%outNeurons_1 = add i16 %select_ln30, i16 1" [HLS_Project/neural_layer.cpp:39]   --->   Operation 54 'add' 'outNeurons_1' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %add_ln37, i32 %indvar_flatten" [HLS_Project/neural_layer.cpp:37]   --->   Operation 55 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln39 = store i16 %weightIndexAdded_mid2, i16 %weightIndexAdded" [HLS_Project/neural_layer.cpp:39]   --->   Operation 56 'store' 'store_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln30 = store i16 %select_ln30_1, i16 %inNeurons" [HLS_Project/neural_layer.cpp:30]   --->   Operation 57 'store' 'store_ln30' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln39 = store i16 %outNeurons_1, i16 %outNeurons" [HLS_Project/neural_layer.cpp:39]   --->   Operation 58 'store' 'store_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr" [HLS_Project/neural_layer.cpp:30]   --->   Operation 59 'load' 'input_r_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %input_r_load" [HLS_Project/neural_layer.cpp:30]   --->   Operation 60 'sext' 'sext_ln30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 61 'load' 'r_V' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %r_V"   --->   Operation 62 'sext' 'sext_ln1245' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln30"   --->   Operation 63 'mul' 'mul_ln1245' <Predicate = (!icmp_ln37)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 64 'load' 'output_r_load' <Predicate = (!icmp_ln37 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln30"   --->   Operation 65 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 66 'load' 'output_r_load' <Predicate = (!addr_cmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln30"   --->   Operation 67 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 68 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.80ns)   --->   "%lhs = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %output_r_load" [HLS_Project/neural_layer.cpp:42]   --->   Operation 69 'select' 'lhs' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs, i8 0"   --->   Operation 70 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 71 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_2_VITIS_LOOP_39_3_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [HLS_Project/neural_layer.cpp:29]   --->   Operation 74 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 75 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln717 = store i16 %trunc_ln, i8 %output_r_addr"   --->   Operation 77 'store' 'store_ln717' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln717 = store i16 %trunc_ln, i16 %reuse_reg"   --->   Operation 78 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfOutNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca        ) [ 0110000]
reuse_reg             (alloca        ) [ 0111111]
outNeurons            (alloca        ) [ 0110000]
inNeurons             (alloca        ) [ 0110000]
weightIndexAdded      (alloca        ) [ 0110000]
indvar_flatten        (alloca        ) [ 0110000]
specmemcore_ln0       (specmemcore   ) [ 0000000]
specmemcore_ln0       (specmemcore   ) [ 0000000]
specmemcore_ln0       (specmemcore   ) [ 0000000]
specinterface_ln0     (specinterface ) [ 0000000]
specinterface_ln0     (specinterface ) [ 0000000]
specinterface_ln0     (specinterface ) [ 0000000]
numOfOutNeurons_read  (read          ) [ 0010000]
bound_read            (read          ) [ 0010000]
store_ln0             (store         ) [ 0000000]
store_ln0             (store         ) [ 0000000]
store_ln0             (store         ) [ 0000000]
store_ln0             (store         ) [ 0000000]
store_ln0             (store         ) [ 0000000]
store_ln0             (store         ) [ 0000000]
br_ln0                (br            ) [ 0000000]
indvar_flatten_load   (load          ) [ 0000000]
icmp_ln37             (icmp          ) [ 0111100]
add_ln37              (add           ) [ 0000000]
br_ln37               (br            ) [ 0000000]
outNeurons_load       (load          ) [ 0000000]
inNeurons_load        (load          ) [ 0000000]
weightIndexAdded_load (load          ) [ 0000000]
icmp_ln39             (icmp          ) [ 0000000]
select_ln30           (select        ) [ 0000000]
add_ln37_1            (add           ) [ 0000000]
select_ln30_1         (select        ) [ 0000000]
zext_ln30             (zext          ) [ 0000000]
input_r_addr          (getelementptr ) [ 0101000]
add_ln44              (add           ) [ 0000000]
weightIndexAdded_mid2 (select        ) [ 0000000]
add_ln42              (add           ) [ 0000000]
zext_ln42_1           (zext          ) [ 0000000]
weights_addr          (getelementptr ) [ 0101000]
zext_ln42             (zext          ) [ 0000000]
output_r_addr         (getelementptr ) [ 0111111]
reuse_addr_reg_load   (load          ) [ 0000000]
addr_cmp              (icmp          ) [ 0111110]
store_ln42            (store         ) [ 0000000]
outNeurons_1          (add           ) [ 0000000]
store_ln37            (store         ) [ 0000000]
store_ln39            (store         ) [ 0000000]
store_ln30            (store         ) [ 0000000]
store_ln39            (store         ) [ 0000000]
input_r_load          (load          ) [ 0000000]
sext_ln30             (sext          ) [ 0110110]
r_V                   (load          ) [ 0000000]
sext_ln1245           (sext          ) [ 0110110]
output_r_load         (load          ) [ 0100010]
mul_ln1245            (mul           ) [ 0010001]
reuse_reg_load        (load          ) [ 0000000]
lhs                   (select        ) [ 0000000]
lhs_1                 (bitconcatenate) [ 0010001]
specpipeline_ln0      (specpipeline  ) [ 0000000]
specloopname_ln0      (specloopname  ) [ 0000000]
specloopname_ln29     (specloopname  ) [ 0000000]
ret_V                 (add           ) [ 0000000]
trunc_ln              (partselect    ) [ 0000000]
store_ln717           (store         ) [ 0000000]
store_ln717           (store         ) [ 0000000]
br_ln0                (br            ) [ 0000000]
ret_ln0               (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numOfOutNeurons">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutNeurons"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_37_2_VITIS_LOOP_39_3_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="reuse_addr_reg_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="reuse_reg_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="outNeurons_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outNeurons/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="inNeurons_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inNeurons/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="weightIndexAdded_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightIndexAdded/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="numOfOutNeurons_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutNeurons_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="bound_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_r_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="weights_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_r_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="1"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_r_load/3 store_ln717/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln37_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln37_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="outNeurons_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outNeurons_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="inNeurons_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="1"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inNeurons_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="weightIndexAdded_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightIndexAdded_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln39_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="1"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln30_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="16" slack="0"/>
<pin id="198" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln37_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln30_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln30_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln44_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="1"/>
<pin id="224" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="weightIndexAdded_mid2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightIndexAdded_mid2/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln42_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln42_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln42_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="reuse_addr_reg_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="addr_cmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln42_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="1"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="outNeurons_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outNeurons_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln37_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln39_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="1"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln30_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln39_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln30_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln1245_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="reuse_reg_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="4"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="lhs_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="3"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="1"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="lhs_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln717_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="5"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/6 "/>
</bind>
</comp>

<comp id="330" class="1007" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="24" slack="0"/>
<pin id="334" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245/3 ret_V/5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="reuse_addr_reg_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="346" class="1005" name="reuse_reg_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="353" class="1005" name="outNeurons_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="outNeurons "/>
</bind>
</comp>

<comp id="360" class="1005" name="inNeurons_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="inNeurons "/>
</bind>
</comp>

<comp id="367" class="1005" name="weightIndexAdded_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weightIndexAdded "/>
</bind>
</comp>

<comp id="374" class="1005" name="indvar_flatten_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="381" class="1005" name="numOfOutNeurons_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="numOfOutNeurons_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="bound_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="icmp_ln37_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="396" class="1005" name="input_r_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="weights_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="output_r_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="addr_cmp_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="416" class="1005" name="sext_ln30_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="24" slack="1"/>
<pin id="418" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="421" class="1005" name="sext_ln1245_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="24" slack="1"/>
<pin id="423" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245 "/>
</bind>
</comp>

<comp id="426" class="1005" name="output_r_load_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_r_load "/>
</bind>
</comp>

<comp id="431" class="1005" name="lhs_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="1"/>
<pin id="433" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="166" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="180" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="183" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="189" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="183" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="225"><net_src comp="186" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="189" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="186" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="194" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="226" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="248"><net_src comp="194" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="245" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="245" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="194" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="174" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="226" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="208" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="264" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="105" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="118" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="324"><net_src comp="315" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="329"><net_src comp="315" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="294" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="290" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="307" pin="3"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="330" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="342"><net_src comp="62" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="349"><net_src comp="66" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="356"><net_src comp="70" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="363"><net_src comp="74" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="370"><net_src comp="78" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="377"><net_src comp="82" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="384"><net_src comp="86" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="390"><net_src comp="92" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="395"><net_src comp="169" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="98" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="404"><net_src comp="111" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="409"><net_src comp="124" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="414"><net_src comp="253" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="419"><net_src comp="290" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="424"><net_src comp="294" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="429"><net_src comp="131" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="434"><net_src comp="307" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="330" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weights | {}
	Port: output_r | {6 }
 - Input state : 
	Port: nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3 : bound | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3 : numOfOutNeurons | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3 : input_r | {2 3 }
	Port: nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3 : weights | {2 3 }
	Port: nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3 : output_r | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln37 : 1
		add_ln37 : 1
		br_ln37 : 2
		icmp_ln39 : 1
		select_ln30 : 2
		add_ln37_1 : 1
		select_ln30_1 : 2
		zext_ln30 : 3
		input_r_addr : 4
		input_r_load : 5
		add_ln44 : 1
		weightIndexAdded_mid2 : 2
		add_ln42 : 3
		zext_ln42_1 : 4
		weights_addr : 5
		r_V : 6
		zext_ln42 : 3
		output_r_addr : 4
		addr_cmp : 4
		store_ln42 : 4
		outNeurons_1 : 3
		store_ln37 : 2
		store_ln39 : 3
		store_ln30 : 3
		store_ln39 : 4
	State 3
		sext_ln30 : 1
		sext_ln1245 : 1
		mul_ln1245 : 2
	State 4
	State 5
		lhs : 1
		lhs_1 : 2
		ret_V : 3
	State 6
		trunc_ln : 1
		store_ln717 : 2
		store_ln717 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln37_fu_174         |    0    |    0    |    39   |
|          |        add_ln37_1_fu_202        |    0    |    0    |    23   |
|    add   |         add_ln44_fu_221         |    0    |    0    |    23   |
|          |         add_ln42_fu_234         |    0    |    0    |    23   |
|          |       outNeurons_1_fu_264       |    0    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|
|          |        select_ln30_fu_194       |    0    |    0    |    16   |
|  select  |       select_ln30_1_fu_208      |    0    |    0    |    16   |
|          |   weightIndexAdded_mid2_fu_226  |    0    |    0    |    16   |
|          |            lhs_fu_301           |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln37_fu_169        |    0    |    0    |    18   |
|   icmp   |         icmp_ln39_fu_189        |    0    |    0    |    13   |
|          |         addr_cmp_fu_253         |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_330           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   | numOfOutNeurons_read_read_fu_86 |    0    |    0    |    0    |
|          |      bound_read_read_fu_92      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln30_fu_216        |    0    |    0    |    0    |
|   zext   |        zext_ln42_1_fu_240       |    0    |    0    |    0    |
|          |         zext_ln42_fu_245        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |         sext_ln30_fu_290        |    0    |    0    |    0    |
|          |        sext_ln1245_fu_294       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           lhs_1_fu_307          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|         trunc_ln_fu_315         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |   255   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      addr_cmp_reg_411      |    1   |
|     bound_read_reg_387     |   32   |
|      icmp_ln37_reg_392     |    1   |
|      inNeurons_reg_360     |   16   |
|   indvar_flatten_reg_374   |   32   |
|    input_r_addr_reg_396    |    8   |
|        lhs_1_reg_431       |   24   |
|numOfOutNeurons_read_reg_381|   16   |
|     outNeurons_reg_353     |   16   |
|    output_r_addr_reg_406   |    8   |
|    output_r_load_reg_426   |   16   |
|   reuse_addr_reg_reg_339   |   64   |
|      reuse_reg_reg_346     |   16   |
|     sext_ln1245_reg_421    |   24   |
|      sext_ln30_reg_416     |   24   |
|  weightIndexAdded_reg_367  |   16   |
|    weights_addr_reg_401    |   16   |
+----------------------------+--------+
|            Total           |   330  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_330    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_330    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  6.4713 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   255  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   330  |   296  |
+-----------+--------+--------+--------+--------+
