[
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "26cd74f4e4d87e5c33caac524d91fa1d669f4efc",
    "size": 51,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/26cd74f4e4d87e5c33caac524d91fa1d669f4efc"
  },
  {
    "path": "10_HDL",
    "mode": "040000",
    "type": "tree",
    "sha": "da903de88363d7214b1073cbe2de1633f204f9d7",
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/trees/da903de88363d7214b1073cbe2de1633f204f9d7"
  },
  {
    "path": "20_SYNTH",
    "mode": "040000",
    "type": "tree",
    "sha": "8f5ceb914ce1d786b14b63dc8fe6a166fd0bb706",
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/trees/8f5ceb914ce1d786b14b63dc8fe6a166fd0bb706"
  },
  {
    "path": "30_PLACE",
    "mode": "040000",
    "type": "tree",
    "sha": "445b35380cbc9fef25baa4b0234de2a1a1d3c0be",
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/trees/445b35380cbc9fef25baa4b0234de2a1a1d3c0be"
  },
  {
    "path": "Docs",
    "mode": "040000",
    "type": "tree",
    "sha": "a219d8c973f9365377ff97275793efe60b1a3544",
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/trees/a219d8c973f9365377ff97275793efe60b1a3544"
  },
  {
    "path": "Images",
    "mode": "040000",
    "type": "tree",
    "sha": "6e3af179c1004e03648d28657b0db0634df389d0",
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/trees/6e3af179c1004e03648d28657b0db0634df389d0"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "6e3ada475c7247db3dbe7360912d1f168a4acfb6",
    "size": 1313,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/6e3ada475c7247db3dbe7360912d1f168a4acfb6"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "c2386b143641e60eb47d2e05a2783014329acdd9",
    "size": 4302,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/c2386b143641e60eb47d2e05a2783014329acdd9"
  },
  {
    "path": "clean_all.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "6846bdf44608df50d2b2ba005b329e90336eed65",
    "size": 178,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/6846bdf44608df50d2b2ba005b329e90336eed65"
  },
  {
    "path": "run_10_HDL_analysis.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "14f7c6257f7fc0f518927b79cf4a6a6da7bba09d",
    "size": 48,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/14f7c6257f7fc0f518927b79cf4a6a6da7bba09d"
  },
  {
    "path": "run_11_Digital_Simulation.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "34aaad8fdfb07106a0d5132cf850a8301d994dbf",
    "size": 39,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/34aaad8fdfb07106a0d5132cf850a8301d994dbf"
  },
  {
    "path": "run_20_Synthesis.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "3cf1d6de9862d2e151f555154faa820396fe9f73",
    "size": 1903,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/3cf1d6de9862d2e151f555154faa820396fe9f73"
  },
  {
    "path": "run_21_Post_Synthesis_Simulation.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "648b958014a0f907a23824c5dc40de41c98972b6",
    "size": 117,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/648b958014a0f907a23824c5dc40de41c98972b6"
  },
  {
    "path": "run_22_Synthesis_Verilog.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "cb7c5584bcb41da12dabd416d356a10f917537e8",
    "size": 1657,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/cb7c5584bcb41da12dabd416d356a10f917537e8"
  },
  {
    "path": "run_25_Synthesis_Wokwi.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "7231780088cba778b4bd47426867530e916324f3",
    "size": 1722,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/7231780088cba778b4bd47426867530e916324f3"
  },
  {
    "path": "run_30_Placement.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "45923b4ddff535cc72e278699b9e0af4567ab719",
    "size": 77,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/45923b4ddff535cc72e278699b9e0af4567ab719"
  },
  {
    "path": "run_31_Post_Layout_Simulation.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "e2f4211e24b610ee5549f5bc9db9d71bfbcd6fa4",
    "size": 131,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/e2f4211e24b610ee5549f5bc9db9d71bfbcd6fa4"
  },
  {
    "path": "run_32_Post_Layout_Simulation_tpd.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "ee29fd24ddef29baaea8d07d0473711c49c9fa60",
    "size": 135,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/ee29fd24ddef29baaea8d07d0473711c49c9fa60"
  },
  {
    "path": "run_33_Post_Layout_Simulation_fmax.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "5cc1de611dfbc4ff45bbc7ca600cd5619a750be4",
    "size": 136,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/5cc1de611dfbc4ff45bbc7ca600cd5619a750be4"
  },
  {
    "path": "run_34_Post_Layout_Simulation_mcpu.sh",
    "mode": "100644",
    "type": "blob",
    "sha": "e28239e15f947835509cbbfca8cd8b8d7a9fc723",
    "size": 136,
    "url": "https://api.github.com/repos/cpldcpu/PCBFlow/git/blobs/e28239e15f947835509cbbfca8cd8b8d7a9fc723"
  }
]