D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\syn_nfilter.exe  -link  -top  MPFS_ICICLE_KIT_BASE_DESIGN  -multisrs  C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs  -osyn  C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_mult.srs  -log  C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_multi_srs_gen.srr 
relcom:D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\syn_nfilter.exe -link -top MPFS_ICICLE_KIT_BASE_DESIGN -multisrs ..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs -osyn ..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_mult.srs -log ..\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_multi_srs_gen.srr
rc:0 success:1 runtime:3
file:..\synwork\mpfs_icicle_kit_base_design_comp.srs|io:i|time:1740435374|size:2649273|exec:0|csum:1E7A9C56D740F7808C175931C6C62DBA
file:..\synwork\mpfs_icicle_kit_base_design_mult.srs|io:o|time:1740435379|size:29902|exec:0|csum:
file:..\synlog\mpfs_icicle_kit_base_design_multi_srs_gen.srr|io:o|time:1740435379|size:17289|exec:0|csum:
file:d:\microchip\libero_soc_v2024.1\synplifypro\bin64\syn_nfilter.exe|io:i|time:1704385664|size:10549248|exec:1|csum:0A08FED8FB1594556EFD70D403F152B0
