 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 02:26:47 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.01
  Critical Path Slack:           7.08
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.20
  Critical Path Slack:           4.79
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          9.48
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.12
  Critical Path Slack:           6.64
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4690
  Leaf Cell Count:              26549
  Buf/Inv Cell Count:            2691
  Buf Cell Count:                  19
  Inv Cell Count:                2672
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21198
  Sequential Cell Count:         5351
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52444.018442
  Noncombinational Area: 38186.326483
  Buf/Inv Area:           1872.008635
  Total Buffer Area:            29.67
  Total Inverter Area:        1842.34
  Macro/Black Box Area:      0.000000
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             90630.344924
  Design Area:           90630.588514


  Design Rules
  -----------------------------------
  Total Number of Nets:         30197
  Nets With Violations:             9
  Max Trans Violations:             8
  Max Cap Violations:               7
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   19.30
  Logic Optimization:                 22.56
  Mapping Optimization:               38.54
  -----------------------------------------
  Overall Compile Time:              121.51
  Overall Compile Wall Clock Time:   121.85

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
