## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 1501 | 702 | 33 | 1 year, 2 months ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/1 | The Ultra-Low Power RISC Core |
| 1445 | 372 | 30 | 6 months ago | [picorv32](https://github.com/cliffordwolf/picorv32)/2 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 1185 | 411 | 23 | 11 months ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/3 | IC design and development should be fasterÔºåsimpler and more reliable |
| 971 | 381 | 179 | 2 years ago | [hw](https://github.com/nvdla/hw)/4 | RTL, Cmodel, and testbench for NVDLA |
| 942 | 132 | 10 | a month ago | [darkriscv](https://github.com/darklife/darkriscv)/5 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 932 | 61 | 2 | 1 year, 7 months ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/6 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 650 | 949 | 25 | 12 days ago | [hdl](https://github.com/analogdevicesinc/hdl)/7 | HDL libraries and projects |
| 629 | 162 | 10 | 3 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/8 | An open source GPU based off of the AMD Southern Islands ISA. |
| 604 | 212 | 16 | a month ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/9 | Verilog Ethernet components for FPGA implementation |
| 600 | 73 | 0 | 6 days ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/10 | A small, light weight, RISC CPU soft core |
| 564 | 198 | 30 | 2 years ago | [oh](https://github.com/aolofsson/oh)/11 | Verilog library for ASIC and FPGA designers |
| 507 | 435 | 30 | 27 days ago | [uhd](https://github.com/EttusResearch/uhd)/12 | The USRP‚Ñ¢ Hardware Driver Repository |
| 500 | 94 | 14 | a month ago | [corundum](https://github.com/corundum/corundum)/13 | Open source, high performance, FPGA-based NIC |
| 433 | 210 | 6 | 2 years ago | [ODriveHardware](https://github.com/madcowswe/ODriveHardware)/14 | High performance motor control |
| 424 | 147 | 4 | 7 months ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/15 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 395 | 87 | 40 | 28 days ago | [sd2snes](https://github.com/mrehkopf/sd2snes)/16 | SD card based multi-purpose cartridge for the SNES |
| 394 | 155 | 1 | 3 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/17 | MIPS CPU implemented in Verilog |
| 381 | 72 | 1 | 10 months ago | [LeFlow](https://github.com/danielholanda/LeFlow)/18 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 322 | 119 | 24 | 3 months ago | [mor1kx](https://github.com/openrisc/mor1kx)/19 | mor1kx - an OpenRISC 1000 processor IP core |
| 300 | 51 | 12 | a month ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/20 | RISC-V Formal Verification Framework |
| 298 | 138 | 0 | 5 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/21 | An open source library for image processing on FPGA. |
| 297 | 155 | 37 | 4 years ago | [riffa](https://github.com/KastnerRG/riffa)/22 | The RIFFA development repository |
| 287 | 102 | 7 | 2 days ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/23 | Verilog AXI components for FPGA implementation |
| 273 | 89 | 7 | 1 year, 6 months ago | [icezum](https://github.com/FPGAwars/icezum)/24 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 272 | 96 | 0 | 2 years ago | [verilog](https://github.com/seldridge/verilog)/25 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 272 | 43 | 9 | 7 days ago | [serv](https://github.com/olofk/serv)/26 | SERV - The SErial RISC-V CPU |
| 271 | 126 | 14 | 9 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/27 | NetFPGA 1G infrastructure and gateware |
| 258 | 36 | 8 | 5 months ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/28 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 249 | 57 | 23 | 10 days ago | [prjtrellis](https://github.com/YosysHQ/prjtrellis)/29 | Documenting the Lattice ECP5 bit-stream format. |
| 245 | 29 | 7 | 1 year, 5 months ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/30 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 238 | 114 | 6 | 6 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/31 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 217 | 92 | 2 | 4 months ago | [cores](https://github.com/ultraembedded/cores)/32 | Various HDL (Verilog) IP Cores |
| 216 | 98 | 16 | 2 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/33 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 215 | 54 | 2 | 2 years ago | [zet](https://github.com/marmolejo/zet)/34 | Open source implementation of a x86 processor |
| 210 | 54 | 29 | 15 days ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/35 | OpenROAD's unified application implementing an RTL-to-GDS Flow |
| 210 | 49 | 2 | 6 months ago | [riscv](https://github.com/ultraembedded/riscv)/36 | RISC-V CPU Core (RV32IM) |
| 208 | 20 | 65 | 8 months ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/37 | The lab schedules for EECS168 at UC Riverside |
| 206 | 22 | 21 | 1 year, 1 month ago | [spispy](https://github.com/osresearch/spispy)/38 | An open source SPI flash emulator and monitor |
| 203 | 75 | 0 | 14 days ago | [basic_verilog](https://github.com/pConst/basic_verilog)/39 | Must-have verilog systemverilog modules |
| 201 | 71 | 6 | 5 days ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/40 | Verilog PCI express components |
| 197 | 31 | 4 | a day ago | [Flute](https://github.com/bluespec/Flute)/41 | RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance |
| 195 | 37 | 1 | 3 years ago | [ridecore](https://github.com/ridecore/ridecore)/42 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 192 | 73 | 12 | 1 year, 1 month ago | [fpu](https://github.com/dawsonjon/fpu)/43 | synthesiseable ieee 754 floating point library in verilog  |
| 188 | 63 | 1 | 27 days ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/44 | A Verilog HDL model of the MOS 6502 CPU |
| 187 | 49 | 22 | 8 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/45 | FPGA-based Nintendo Entertainment System Emulator |
| 182 | 35 | 13 | 2 months ago | [Piccolo](https://github.com/bluespec/Piccolo)/46 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 182 | 41 | 14 | 13 days ago | [openlane](https://github.com/efabless/openlane)/47 | OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization. |
| 178 | 65 | 10 | 7 days ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/48 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 168 | 173 | 1 | 6 months ago | [fpga](https://github.com/EttusResearch/fpga)/49 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 168 | 7 | 1 | 1 year, 11 months ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/50 | CHIP-8 console on FPGA |
| 166 | 26 | 5 | 2 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/51 | Open source design files for the TinyFPGA B-Series boards.   |
| 164 | 21 | 0 | 6 years ago | [ez8](https://github.com/zhemao/ez8)/52 | The Easy 8-bit Processor |
| 159 | 49 | 4 | 11 months ago | [AccDNN](https://github.com/IBM/AccDNN)/53 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 159 | 39 | 96 | a month ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/54 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 157 | 10 | 0 | 1 year, 22 days ago | [fpg1](https://github.com/hrvach/fpg1)/55 | PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console. |
| 155 | 54 | 1 | 3 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/56 | Verilog SDRAM memory controller  |
| 150 | 65 | 4 | 1 year, 7 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/57 | Verilog UART |
| 150 | 62 | 2 | 1 year, 5 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/58 | Verilog I2C interface for FPGA implementation |
| 147 | 66 | 0 | 3 months ago | [Kryon](https://github.com/becomequantum/Kryon)/59 | FPGA,Verilog,Python |
| 147 | 24 | 1 | a month ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/60 | Bus bridges and other odds and ends |
| 143 | 104 | 115 | 6 days ago | [black-parrot](https://github.com/black-parrot/black-parrot)/61 | A Linux-capable host multicore for and by the world |
| 139 | 52 | 3 | 2 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/62 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 138 | 53 | 2 | a month ago | [sha256](https://github.com/secworks/sha256)/63 | Hardware implementation of the SHA-256 cryptographic hash function |
| 132 | 57 | 0 | 29 days ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/64 | FPGA/hardware design of openwifi |
| 131 | 24 | 0 | 1 year, 11 months ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/65 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 129 | 23 | 4 | 6 months ago | [biriscv](https://github.com/ultraembedded/biriscv)/66 | 32-bit Superscalar RISC-V CPU |
| 125 | 48 | 3 | 8 days ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/67 | Repository for the SCALE-MAMBA MPC system |
| 124 | 23 | 4 | 1 year, 25 days ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/68 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 124 | 38 | 0 | 6 years ago | [milkymist](https://github.com/m-labs/milkymist)/69 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 121 | 67 | 3 | 3 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/70 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 121 | 25 | 1 | 3 months ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/71 | A simple, basic, formally verified UART controller |
| 121 | 41 | 5 | 1 year, 4 months ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/72 | LicheeTang ËúÇÈ∏üE203 Core |
| 115 | 41 | 3 | 6 years ago | [fpganes](https://github.com/strigeus/fpganes)/73 | NES in Verilog |
| 115 | 42 | 20 | 1 year, 29 days ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/74 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 113 | 20 | 5 | 1 year, 8 months ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/75 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 112 | 11 | 0 | 2 years ago | [vm80a](https://github.com/1801BM1/vm80a)/76 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 112 | 62 | 5 | 29 days ago | [openofdm](https://github.com/jhshi/openofdm)/77 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 112 | 59 | 0 | a month ago | [aes](https://github.com/secworks/aes)/78 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 111 | 77 | 15 | 2 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/79 | Core description files for FuseSoC |
| 110 | 44 | 1 | 2 months ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/80 | CPU microarchitecture, step by step |
| 108 | 28 | 1 | 2 months ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/81 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 106 | 30 | 3 | a month ago | [nandland](https://github.com/nandland/nandland)/82 | All code found on nandland is here.  underconstruction.gif |
| 104 | 29 | 2 | 7 months ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/83 | RePlAce global placement tool |
| 102 | 42 | 1 | 8 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/84 | Verilog module for calculation of FFT. |
| 102 | 28 | 0 | 2 years ago | [mriscv](https://github.com/onchipuis/mriscv)/85 | A 32-bit Microcontroller featuring a RISC-V core |
| 100 | 73 | 4 | 7 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/86 | uvm AXI BFM(bus functional model) |
| 99 | 19 | 2 | 2 months ago | [a2o](https://github.com/openpower-cores/a2o)/87 | None |
| 99 | 18 | 17 | 35 minutes ago | [livehd](https://github.com/masc-ucsc/livehd)/88 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 98 | 31 | 2 | 2 years ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/89 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 97 | 68 | 4 | 3 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/90 | A convolutional neural network implemented in hardware (verilog) |
| 96 | 13 | 58 | 2 years ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/91 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 96 | 13 | 1 | 24 days ago | [cpu11](https://github.com/1801BM1/cpu11)/92 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 95 | 62 | 1 | 5 years ago | [or1200](https://github.com/openrisc/or1200)/93 | OpenRISC 1200 implementation |
| 94 | 19 | 0 | 4 years ago | [archexp](https://github.com/zhanghai/archexp)/94 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 93 | 17 | 1 | 5 years ago | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/95 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 92 | 28 | 1 | 3 years ago | [kamikaze](https://github.com/rgwan/kamikaze)/96 | Light-weight RISC-V RV32IMC microcontroller core. |
| 92 | 12 | 3 | 11 months ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/97 | Pano Logic G2 Reverse Engineering Project |
| 90 | 23 | 0 | 24 days ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/98 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 89 | 22 | 4 | 4 days ago | [icesugar](https://github.com/wuxx/icesugar)/99 | iCESugar FPGA Board (base on iCE40UP5k) |
| 89 | 16 | 2 | 1 year, 30 days ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/100 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 88 | 24 | 0 | 1 year, 5 days ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/101 | Â•ãÊàò‰∏ÄÂ≠¶ÊúüÔºåÈÄ†Âè∞ËÆ°ÁÆóÊú∫ÔºàÁºñËØëÂá∫ÁöÑbitÊñá‰ª∂Âú®release‰∏≠ÔºåÂèØ‰ª•Áõ¥Êé•È£üÁî®Ôºâ |
| 86 | 31 | 0 | 3 days ago | [ivtest](https://github.com/steveicarus/ivtest)/102 | Regression test suite for Icarus Verilog. |
| 86 | 9 | 0 | 2 years ago | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/103 | Simulation only cartridge NeoGeo hardware definition |
| 86 | 30 | 2 | 3 months ago | [apple-one](https://github.com/alangarf/apple-one)/104 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 84 | 5 | 0 | 3 months ago | [vgasim](https://github.com/ZipCPU/vgasim)/105 | A Video display simulator |
| 84 | 10 | 4 | a month ago | [n64rgb](https://github.com/borti4938/n64rgb)/106 | Everything around N64 and RGB |
| 84 | 34 | 18 | a day ago | [Hermes-Lite2](https://github.com/softerhardware/Hermes-Lite2)/107 | A second generation low-cost amateur HF software defined radio transceiver. |
| 83 | 16 | 3 | 5 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/108 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 82 | 8 | 2 | 2 days ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/109 | Compact FPGA game console |
| 82 | 76 | 0 | 2 years ago | [FPGA-CNN](https://github.com/dem123456789/FPGA-CNN)/110 | FPGA implementation of Cellular Neural Network (CNN) |
| 81 | 36 | 8 | 1 year, 4 months ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/111 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 81 | 17 | 0 | 4 months ago | [openarty](https://github.com/ZipCPU/openarty)/112 | An Open Source configuration of the Arty platform |
| 80 | 45 | 53 | 2 hours ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/113 | Support files for participating in a Fomu workshop |
| 80 | 18 | 3 | 4 months ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/114 | USB Serial on the TinyFPGA BX |
| 79 | 28 | 1 | 7 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/115 | Bitcoin miner for Xilinx FPGAs |
| 79 | 18 | 1 | 11 months ago | [usbcorev](https://github.com/avakar/usbcorev)/116 | A full-speed device-side USB peripheral core written in Verilog. |
| 78 | 10 | 1 | 5 months ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/117 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 78 | 8 | 1 | 9 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/118 | Homotopy theory in Coq. |
| 78 | 20 | 15 | 3 years ago | [c65gs](https://github.com/gardners/c65gs)/119 | FPGA-based C64 Accelerator / C65 like computer |
| 78 | 8 | 0 | 2 years ago | [iCE40](https://github.com/mcmayer/iCE40)/120 | Lattice iCE40 FPGA experiments - Work in progress |
| 78 | 35 | 8 | 11 months ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/121 | LicheeTang FPGA Examples |
| 78 | 24 | 0 | 6 years ago | [lm32](https://github.com/m-labs/lm32)/122 | LatticeMico32 soft processor |
| 77 | 23 | 0 | 5 years ago | [cpu](https://github.com/ejrh/cpu)/123 | A very primitive but hopefully self-educational CPU in Verilog |
| 77 | 7 | 3 | a month ago | [jt12](https://github.com/jotego/jt12)/124 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 76 | 11 | 1 | 5 months ago | [Toooba](https://github.com/bluespec/Toooba)/125 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 76 | 12 | 3 | 4 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/126 | Implementation Nintendo's GameBoy console on an FPGA |
| 76 | 8 | 4 | 2 months ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/127 | USB3 PIPE interface for Xilinx 7-Series / Lattice ECP5 |
| 76 | 26 | 0 | 10 months ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/128 | Na√Øve MIPS32 SoC implementation |
| 75 | 30 | 27 | 11 days ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/129 | ao486 port for MiSTer |
| 75 | 43 | 3 | 7 years ago | [Icarus](https://github.com/ngzhang/Icarus)/130 | DUAL Spartan6 Development Platform |
| 74 | 7 | 1 | 6 months ago | [antikernel](https://github.com/azonenberg/antikernel)/131 | The Antikernel operating system project |
| 74 | 11 | 1 | 8 months ago | [display_controller](https://github.com/projf/display_controller)/132 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 73 | 32 | 0 | a month ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/133 | HDLBits website practices & solutions |
| 72 | 12 | 1 | 8 hours ago | [Radioberry-2.x](https://github.com/pa3gsb/Radioberry-2.x)/134 | Ham Radio hat for Raspberry PI |
| 72 | 19 | 0 | 2 months ago | [icebreaker-examples](https://github.com/icebreaker-fpga/icebreaker-examples)/135 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 71 | 9 | 0 | 4 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/136 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 71 | 12 | 0 | 8 months ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/137 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 70 | 3 | 1 | 3 days ago | [vt52-fpga](https://github.com/AndresNavarro82/vt52-fpga)/138 | None |
| 70 | 42 | 21 | 12 days ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/139 | Sega Genesis for MiSTer |
| 70 | 19 | 7 | 6 months ago | [ice40_examples](https://github.com/nesl/ice40_examples)/140 | Public examples of ICE40 HX8K examples using Icestorm |
| 70 | 48 | 4 | 6 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/141 | An open source FPGA design for DSLogic |
| 69 | 4 | 3 | 19 days ago | [RISCBoy](https://github.com/Wren6991/RISCBoy)/142 | Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink |
| 68 | 27 | 0 | 1 year, 10 months ago | [PASC](https://github.com/jbush001/PASC)/143 | Parallel Array of Simple Cores. Multicore processor. |
| 65 | 24 | 23 | 12 days ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/144 | None |
| 65 | 29 | 8 | 10 days ago | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/145 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 65 | 8 | 8 | 3 months ago | [xcrypto](https://github.com/scarv/xcrypto)/146 | XCrypto: a cryptographic ISE for RISC-V |
| 64 | 18 | 2 | 1 year, 11 months ago | [ZAP](https://github.com/krevanth/ZAP)/147 | ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU. |
| 63 | 11 | 0 | 4 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/148 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 62 | 33 | 1 | 2 years ago | [zynq-axis](https://github.com/bmartini/zynq-axis)/149 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 62 | 17 | 0 | 1 year, 1 month ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/150 | Generator of verilog description for FPGA MobileNet implementation |
| 62 | 16 | 5 | 1 year, 2 months ago | [Reindeer](https://github.com/PulseRain/Reindeer)/151 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 61 | 9 | 3 | 2 months ago | [jt_gng](https://github.com/jotego/jt_gng)/152 | CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando and Vulgus. |
| 61 | 11 | 1 | 1 year, 2 months ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/153 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 61 | 8 | 0 | 2 years ago | [toygpu](https://github.com/matt-kimball/toygpu)/154 | A simple GPU on a TinyFPGA BX |
| 60 | 31 | 21 | a month ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/155 | NeoGeo for MiSTer |
| 59 | 18 | 6 | 7 days ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/156 | Docs, design, firmware, and software for the Haasoscope |
| 58 | 13 | 3 | 8 years ago | [ao68000](https://github.com/alfikpl/ao68000)/157 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 58 | 8 | 1 | 1 year, 1 month ago | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/158 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 58 | 7 | 0 | 3 years ago | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/159 | FPGA based transmitter |
| 56 | 24 | 0 | 2 months ago | [cdbus_ip](https://github.com/dukelec/cdbus_ip)/160 | CDBUS Protocol and the IP Core for FPGA users |
| 56 | 21 | 1 | 2 years ago | [clacc](https://github.com/taoyilee/clacc)/161 | Deep Learning Accelerator (Convolution Neural Networks) |
| 56 | 24 | 1 | 2 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/162 | repository for Vidor FPGA IP blocks and projects |
| 56 | 23 | 0 | 2 years ago | [verilog-lfsr](https://github.com/alexforencich/verilog-lfsr)/163 | Fully parametrizable combinatorial parallel LFSR/CRC module |
| 55 | 24 | 2 | 6 months ago | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/164 | WISHBONE SD Card Controller IP Core |
| 55 | 31 | 0 | 7 years ago | [uart](https://github.com/jamieiles/uart)/165 | Verilog UART |
| 54 | 14 | 3 | 15 days ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/166 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 54 | 7 | 13 | 1 year, 5 months ago | [Neogeo_MiSTer_old](https://github.com/furrtek/Neogeo_MiSTer_old)/167 | SNK NeoGeo core for the MiSTer platform |
| 54 | 9 | 1 | 9 months ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/168 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 54 | 14 | 0 | 6 months ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/169 | It contains hardenedlinux community documentation. |
| 53 | 20 | 53 | 21 hours ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/170 | Tile based architecture designed for computing efficiency, scalability and generality |
| 53 | 6 | 2 | 11 months ago | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/171 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 52 | 25 | 0 | 2 months ago | [timetoexplore](https://github.com/WillGreen/timetoexplore)/172 | Source code to accompany https://timetoexplore.net |
| 52 | 10 | 1 | 2 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/173 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 52 | 18 | 14 | 1 year, 2 months ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/174 | Builds, flow and designs for the alpha release |
| 52 | 28 | 0 | 2 months ago | [cdpga](https://github.com/dukelec/cdpga)/175 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 52 | 48 | 5 | 3 years ago | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/176 | Implementation of CNN using Verilog |
| 52 | 11 | 0 | 1 year, 6 months ago | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/177 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 51 | 13 | 0 | 5 years ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/178 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 51 | 10 | 0 | 2 years ago | [riscv](https://github.com/ataradov/riscv)/179 | Verilog implementation of a RISC-V core |
| 50 | 7 | 0 | 1 year, 5 months ago | [up5k_basic](https://github.com/emeb/up5k_basic)/180 | A small 6502 system with MS BASIC in ROM |
| 50 | 21 | 1 | 1 year, 11 days ago | [opencpi](https://github.com/opencpi/opencpi)/181 | Open Component Portability Infrastructure |
| 50 | 16 | 1 | 2 years ago | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/182 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 50 | 13 | 0 | 1 year, 11 months ago | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/183 | None |
| 50 | 28 | 34 | 4 years ago | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/184 | Minimig for the MiST board |
| 49 | 41 | 1 | 27 days ago | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/185 | This is the main repository for all the examples for the book Practical UVM |
| 48 | 14 | 1 | 9 months ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/186 | None |
| 48 | 10 | 1 | 1 year, 7 months ago | [up5k](https://github.com/osresearch/up5k)/187 | Upduino v2 with the ice40 up5k FPGA demos |
| 48 | 2 | 0 | 1 year, 7 months ago | [soc](https://github.com/combinatorylogic/soc)/188 | An experimental System-on-Chip with a custom compiler toolchain. |
| 47 | 23 | 3 | 3 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/189 | NIST digital servo: an FPGA based fast digital feedback controller |
| 47 | 16 | 0 | 6 years ago | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/190 | Fixed Point Math Library for Verilog |
| 47 | 14 | 0 | 2 years ago | [hyperram](https://github.com/blackmesalabs/hyperram)/191 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 47 | 34 | 1 | 5 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/192 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 47 | 22 | 2 | 1 year, 1 month ago | [daisho](https://github.com/enjoy-digital/daisho)/193 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 46 | 3 | 0 | 2 months ago | [wbscope](https://github.com/ZipCPU/wbscope)/194 | A wishbone controlled scope for FPGA's |
| 46 | 1 | 1 | 22 days ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/195 | High throughput JPEG decoder in Verilog for FPGA |
| 45 | 3 | 1 | 4 years ago | [21FX](https://github.com/defparam/21FX)/196 | A bootloader for the SNES console |
| 46 | 9 | 1 | 11 days ago | [sdspi](https://github.com/ZipCPU/sdspi)/197 | SD-Card controller, using a SPI interface that is (optionally) shared |
| 46 | 25 | 0 | 2 months ago | [async_fifo](https://github.com/dpretet/async_fifo)/198 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 45 | 13 | 5 | 6 days ago | [mflowgen](https://github.com/mflowgen/mflowgen)/199 | mflowgen -- A Modular ASIC/FPGA Flow Generator |
| 45 | 16 | 3 | 8 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/200 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 45 | 7 | 47 | 2 months ago | [rigel](https://github.com/jameshegarty/rigel)/201 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 45 | 11 | 0 | 3 years ago | [mc6809](https://github.com/cavnex/mc6809)/202 | Cycle-Accurate MC6809/E implementation, Verilog |
| 44 | 26 | 2 | 6 years ago | [beagle](https://github.com/bikerglen/beagle)/203 | BeagleBone HW, SW, & FPGA Development |
| 44 | 3 | 0 | 2 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/204 | Icestudio Pixel Stream collection |
| 44 | 24 | 8 | 3 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/205 | None |
| 44 | 16 | 2 | 3 years ago | [chiphack](https://github.com/embecosm/chiphack)/206 | Repository and Wiki for Chip Hack events. |
| 44 | 17 | 0 | 2 years ago | [MIPS](https://github.com/valar1234/MIPS)/207 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 44 | 5 | 0 | 3 months ago | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/208 | None |
| 44 | 4 | 0 | 2 days ago | [rt](https://github.com/tomverbeure/rt)/209 | A Full Hardware Real-Time Ray-Tracer |
| 43 | 5 | 1 | 10 months ago | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/210 | An open source flicker fixer for Amiga 500/2000 |
| 44 | 20 | 0 | 3 years ago | [TOE](https://github.com/hpb-project/TOE)/211 | TCP Offload Engine  |
| 42 | 21 | 2 | 3 months ago | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/212 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 42 | 17 | 0 | 5 years ago | [Verilog-caches](https://github.com/airin711/Verilog-caches)/213 | Various caches written in Verilog-HDL |
| 42 | 12 | 2 | 1 year, 5 months ago | [Verilog-Projects](https://github.com/nextbytes/Verilog-Projects)/214 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 41 | 22 | 3 | 2 months ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/215 | SystemC/TLM-2.0 Co-simulation framework |
| 41 | 37 | 1 | 1 year, 4 months ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/216 | My solutions to Alteras example labs |
| 41 | 13 | 0 | 4 years ago | [sds7102](https://github.com/wingel/sds7102)/217 | A port of Linux to the OWON SDS7102 scope |
| 40 | 7 | 15 | a month ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/218 | Human Resource Machine - CPU Design #HRM |
| 40 | 7 | 0 | 4 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/219 | Microprogrammed 65C02-compatible Processor Core for FPGAs (Verilog-2001) |
| 40 | 11 | 22 | a month ago | [symbiflow-examples](https://github.com/SymbiFlow/symbiflow-examples)/220 | Example designs showing different ways to use SymbiFlow toolchains. |
| 40 | 5 | 1 | 1 year, 3 months ago | [engine-V](https://github.com/micro-FPGA/engine-V)/221 | SoftCPU/SoC engine-V |
| 40 | 13 | 0 | 4 years ago | [yarvi](https://github.com/tommythorn/yarvi)/222 | Yet Another RISC-V Implementation |
| 39 | 9 | 0 | 1 year, 4 months ago | [ctf](https://github.com/q3k/ctf)/223 | Stuff from CTF contests |
| 39 | 7 | 0 | 3 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/224 | A MIPS CPU implemented in Verilog |
| 39 | 5 | 1 | 2 years ago | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/225 | a low pin count sniffer for icestick |
| 39 | 8 | 0 | 4 months ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/226 | Moxie-compatible core repository |
| 39 | 24 | 10 | 8 days ago | [C64_MiSTer](https://github.com/MiSTer-devel/C64_MiSTer)/227 | None |
| 39 | 12 | 0 | 3 years ago | [caribou](https://github.com/fpgasystems/caribou)/228 | Caribou: Distributed Smart Storage built with FPGAs |
| 39 | 12 | 3 | 6 months ago | [tinyriscv](https://github.com/liangkangnan/tinyriscv)/229 | A very simple and easy to understand RISC-V core. |
| 39 | 26 | 1 | 1 year, 10 months ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/230 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 39 | 23 | 2 | 1 year, 3 months ago | [verilog-cam](https://github.com/alexforencich/verilog-cam)/231 | Verilog Content Addressable Memory Module |
| 39 | 10 | 0 | 5 months ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/232 | Pwn2Win 2020 Challenges |
| 39 | 3 | 1 | 3 months ago | [iua](https://github.com/smunaut/iua)/233 | ice40 USB Analyzer |
| 39 | 7 | 1 | 1 year, 16 days ago | [panologic](https://github.com/tomverbeure/panologic)/234 | PanoLogic Zero Client G1 reverse engineering info |
| 38 | 14 | 2 | 7 months ago | [h265-encoder-rtl](https://github.com/openasic-org/h265-encoder-rtl)/235 | None |
| 38 | 16 | 0 | 1 year, 1 month ago | [R8051](https://github.com/risclite/R8051)/236 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 38 | 8 | 2 | 4 years ago | [ACC](https://github.com/Obijuan/ACC)/237 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 38 | 12 | 1 | 6 months ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/238 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 38 | 10 | 0 | 1 year, 6 months ago | [Speech256](https://github.com/trcwm/Speech256)/239 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 37 | 30 | 0 | 5 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/240 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 37 | 7 | 0 | 6 months ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/241 | ÂÜØÁà±Ê∞ëËÄÅÂ∏à„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜA„ÄãËØæÁ®ãËÆæËÆ° |
| 37 | 7 | 2 | 2 years ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/242 | None |
| 37 | 12 | 0 | 5 months ago | [sha3](https://github.com/ucb-bar/sha3)/243 | None |
| 37 | 17 | 1 | 2 years ago | [ARM7](https://github.com/chsasank/ARM7)/244 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 37 | 17 | 0 | 2 years ago | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/245 | using xilinx xc6slx45 to implement mnist net |
| 37 | 8 | 0 | a month ago | [dpll](https://github.com/ZipCPU/dpll)/246 | A collection of phase locked loop (PLL) related projects |
| 37 | 6 | 2 | 10 months ago | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/247 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 37 | 14 | 0 | 1 year, 5 months ago | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/248 | 2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°(MIPS CPU) |
| 36 | 18 | 18 | a month ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/249 | Mega CD for MiSTer |
| 36 | 29 | 1 | 2 years ago | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/250 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 36 | 11 | 1 | a month ago | [fusesoc-cores](https://github.com/fusesoc/fusesoc-cores)/251 | FuseSoC standard core library |
| 36 | 10 | 0 | 1 year, 10 months ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/252 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 36 | 9 | 0 | 8 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/253 | Pipelined DCPU-16 Verilog Implementation |
| 36 | 26 | 3 | 3 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/254 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 35 | 2 | 0 | 2 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/255 | Realtime VGA to ASCII Art converter |
| 35 | 7 | 9 | 2 years ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/256 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 35 | 13 | 0 | 7 years ago | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/257 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 35 | 21 | 1 | 3 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/258 | None |
| 35 | 6 | 0 | 1 year, 5 months ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/259 |  FPGA Odysseus with ULX3S |
| 35 | 7 | 0 | 20 days ago | [screen-pong](https://github.com/juanmard/screen-pong)/260 | Pong game in a free FPGA. |
| 35 | 10 | 0 | 10 months ago | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/261 | iCEBreaker Workshop |
| 35 | 20 | 3 | a month ago | [blinky](https://github.com/fusesoc/blinky)/262 | Example LED blinking project for your FPGA dev board of choice |
| 35 | 16 | 1 | 5 years ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/263 | Minimig for the DE1 board |
| 35 | 8 | 1 | 2 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/264 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 34 | 6 | 1 | 2 months ago | [rsyocto](https://github.com/robseb/rsyocto)/265 | ü§ñ SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10) |
| 34 | 12 | 0 | 6 months ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/266 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 34 | 4 | 0 | 2 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/267 | Simple single cycle RISC processor written in Verilog  |
| 34 | 7 | 2 | a month ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/268 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 34 | 22 | 3 | 4 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/269 | Verilog based BCH encoder/decoder |
| 34 | 10 | 0 | 10 months ago | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/270 | Materials for "Introduction to FPGA and Verilog" at MIPT DREC |
| 33 | 15 | 0 | 5 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/271 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 33 | 4 | 2 | 4 years ago | [Frix](https://github.com/archlabo/Frix)/272 | IBM PC Compatible SoC for a commercially available FPGA board |
| 33 | 19 | 0 | 1 year, 11 months ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/273 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 32 | 12 | 1 | 8 years ago | [vSPI](https://github.com/mjlyons/vSPI)/274 | Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter |
| 32 | 14 | 0 | 3 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/275 | None |
| 32 | 2 | 0 | 5 years ago | [gb](https://github.com/geky/gb)/276 | The Original Nintendo Gameboy in Verilog |
| 32 | 7 | 0 | 3 months ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/277 | FPGA dev board based on Lattice iCE40 8k |
| 32 | 6 | 0 | 3 years ago | [wiki](https://github.com/tmatsuya/wiki)/278 | None |
| 31 | 16 | 1 | 17 years ago | [8051](https://github.com/freecores/8051)/279 | 8051 core |
| 31 | 6 | 1 | 5 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/280 | Fork of OpenCores jpegencode with Cocotb testbench |
| 31 | 27 | 0 | 5 years ago | [IPCORE](https://github.com/aquaxis/IPCORE)/281 | None |
| 31 | 11 | 41 | 8 days ago | [zx-evo](https://github.com/tslabs/zx-evo)/282 | TS-Configuration for ZX Spectrum clone named ZX-Evolution |
| 31 | 18 | 1 | 2 years ago | [GnuRadar](https://github.com/rseal/GnuRadar)/283 | Open-source software defined radar based on the USRP 1 hardware. |
| 31 | 5 | 2 | 15 days ago | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/284 | IceChips is a library of all common discrete logic devices in Verilog |
| 31 | 24 | 0 | 8 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/285 | DDR2 memory controller written in Verilog |
| 31 | 26 | 3 | 6 years ago | [cordic](https://github.com/cebarnes/cordic)/286 | An implementation of the CORDIC algorithm in Verilog. |
| 31 | 13 | 0 | 7 years ago | [fpganes](https://github.com/jpwright/fpganes)/287 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 30 | 2 | 0 | 4 years ago | [HaSKI](https://github.com/wyager/HaSKI)/288 | CŒªash/Haskell FPGA-based SKI calculus evaluator |
| 30 | 1 | 3 | 11 months ago | [spokefpga](https://github.com/davidthings/spokefpga)/289 | FPGA Tools and Library |
| 30 | 10 | 0 | 1 year, 4 months ago | [csirx](https://github.com/stevenbell/csirx)/290 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 30 | 3 | 0 | 1 year, 9 months ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/291 | Using the TinyFPGA BX USB code in user designs |
| 30 | 36 | 1 | a day ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/292 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 30 | 3 | 1 | 12 days ago | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/293 | None |
| 30 | 7 | 0 | a month ago | [SM3_core](https://github.com/ljgibbslf/SM3_core)/294 | None |
| 30 | 12 | 0 | 3 months ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/295 | A DDR3 memory controller in Verilog for various FPGAs |
| 29 | 3 | 0 | 1 year, 11 months ago | [riscv-megaproject](https://github.com/rongcuid/riscv-megaproject)/296 | A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones |
| 29 | 11 | 41 | 14 days ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/297 | The Task Parallel System Composer (TaPaSCo) |
| 29 | 12 | 3 | 2 months ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/298 | Mathematical Functions in Verilog |
| 29 | 32 | 0 | 6 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/299 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 29 | 21 | 0 | 28 days ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/300 | Project template for Artix-7 based Thinpad board |
| 29 | 18 | 1 | 7 years ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/301 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 29 | 3 | 0 | 2 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/302 | Riscv32 CPU Project |
| 29 | 3 | 2 | a day ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/303 | Example projects for Quokka FPGA toolkit |
| 28 | 5 | 0 | 2 years ago | [DIY_OpenMIPS](https://github.com/GundamBox/DIY_OpenMIPS)/304 | ÂØ¶‰Ωú„ÄäËá™Â∑±ÂãïÊâãÂØ´CPU„ÄãÊõ∏‰∏äÁöÑÁ®ãÂºèÁ¢º |
| 28 | 14 | 1 | 1 year, 1 month ago | [ethmac](https://github.com/freecores/ethmac)/305 | Ethernet MAC 10/100 Mbps |
| 28 | 5 | 0 | 2 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/306 | OpenFPGA |
| 28 | 8 | 3 | 6 months ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/307 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 28 | 4 | 1 | 17 hours ago | [VGChips](https://github.com/furrtek/VGChips)/308 | Video Game custom chips reverse-engineered from silicon |
| 28 | 2 | 3 | 6 months ago | [observer](https://github.com/olofk/observer)/309 | None |
| 28 | 4 | 0 | 6 years ago | [CPU32](https://github.com/kazunori279/CPU32)/310 | Tiny MIPS for Terasic DE0 |
| 28 | 19 | 0 | 2 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/311 | Verilog modules required to get the OV7670 camera working |
| 27 | 14 | 0 | 3 years ago | [eddr3](https://github.com/Elphel/eddr3)/312 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 27 | 13 | 0 | 5 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/313 | A collection of big designs to run post-synthesis simulations with yosys |
| 27 | 23 | 3 | 2 months ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/314 | None |
| 27 | 2 | 0 | 2 months ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/315 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 27 | 15 | 0 | 8 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/316 | Implementation of the SHA256 Algorithm in Verilog |
| 27 | 5 | 2 | 9 months ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/317 | DATC Robust Design Flow. |
| 27 | 17 | 0 | 1 year, 7 months ago | [x393](https://github.com/Elphel/x393)/318 | mirror of https://git.elphel.com/Elphel/x393 |
| 27 | 18 | 0 | 8 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/319 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 27 | 3 | 1 | 4 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/320 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 27 | 5 | 2 | 1 year, 10 months ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/321 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 27 | 12 | 0 | 3 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/322 | High Frequency Trading using Vivado HLS |
| 27 | 9 | 0 | 5 months ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/323 | A softcore microprocessor of MIPS32 architecture. |
| 26 | 3 | 2 | 20 days ago | [zbasic](https://github.com/ZipCPU/zbasic)/324 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 26 | 16 | 0 | 3 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/325 | None |
| 26 | 3 | 0 | 2 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/326 | CMod-S6 SoC |
| 26 | 4 | 1 | 1 year, 11 months ago | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/327 | Lichee Tang FPGA board examples |
| 26 | 13 | 1 | 2 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/328 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 26 | 14 | 2 | 4 years ago | [FPU](https://github.com/danshanley/FPU)/329 | IEEE 754 floating point unit in Verilog |
| 26 | 12 | 0 | 4 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/330 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 26 | 8 | 0 | 6 months ago | [LUTNet](https://github.com/awai54st/LUTNet)/331 | None |
| 26 | 7 | 0 | a month ago | [trng](https://github.com/secworks/trng)/332 | True Random Number Generator core implemented in Verilog. |
| 26 | 13 | 0 | 4 years ago | [peridot](https://github.com/osafune/peridot)/333 | 'PERIDOT' - Simple & Compact FPGA board |
| 26 | 21 | 0 | 7 years ago | [opensketch](https://github.com/harvard-cns/opensketch)/334 | simulation and netfpga code |
| 26 | 2 | 1 | 1 year, 5 months ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/335 | Eye candy from an iCEBreaker FPGA and a 64√ó64 LED panel |
| 26 | 15 | 0 | 7 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/336 | RFID tag and tester in Verilog |
| 26 | 0 | 0 | 7 months ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/337 | None |
| 25 | 22 | 0 | 5 years ago | [CNN_FPGA](https://github.com/xiangze/CNN_FPGA)/338 | verilog CNN generator for FPGA |
| 25 | 9 | 0 | 7 years ago | [lsasim](https://github.com/dwelch67/lsasim)/339 | Educational load/store instruction set architecture processor simulator |
| 25 | 18 | 0 | 3 years ago | [fpga_design](https://github.com/jiaowushuang/fpga_design)/340 | ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü |
| 25 | 8 | 0 | 6 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/341 | Virtual JTAG UART for Altera Devices |
| 25 | 9 | 0 | a month ago | [myslides](https://github.com/Obijuan/myslides)/342 | Collection of my presentations |
| 25 | 2 | 4 | 1 year, 27 days ago | [quark](https://github.com/drom/quark)/343 | Stack CPU :construction: Work In Progress :construction: |
| 25 | 14 | 0 | 5 years ago | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/344 | Video and Image Processing |
| 25 | 6 | 0 | a month ago | [jt49](https://github.com/jotego/jt49)/345 | Verilog clone of YM2149 |
| 25 | 5 | 0 | 5 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/346 | EverDrive N8 PRO dev sources |
| 25 | 13 | 1 | 6 years ago | [ddk-fpga](https://github.com/ddk/ddk-fpga)/347 | FPGA HDL Sources. |
| 24 | 9 | 1 | 4 years ago | [ocpi](https://github.com/ShepardSiegel/ocpi)/348 | Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo! |
| 24 | 18 | 0 | 4 years ago | [fast](https://github.com/FAST-Switch/fast)/349 | FAST |
| 24 | 5 | 0 | 6 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/350 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 24 | 20 | 7 | 6 years ago | [MM](https://github.com/Canaan-Creative/MM)/351 | Miner Manager |
| 24 | 12 | 0 | 1 year, 1 day ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/352 | Small (Q)SPI flash memory programmer in Verilog |
| 24 | 4 | 3 | 1 year, 4 months ago | [v-regex](https://github.com/shellbear/v-regex)/353 |  A simple regex library for V |
| 24 | 7 | 0 | 2 years ago | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/354 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 24 | 10 | 40 | 8 days ago | [mantle](https://github.com/phanrahan/mantle)/355 | mantle library |
| 24 | 6 | 2 | 3 months ago | [benchmarks](https://github.com/lsils/benchmarks)/356 | EPFL logic synthesis benchmarks |
| 24 | 10 | 2 | 2 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/357 | Convolution Neural Network of vgg19 model in verilog |
| 23 | 6 | 0 | 1 year, 11 days ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/358 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 23 | 5 | 4 | 9 months ago | [A500-8MB-FastRAM](https://github.com/kr239/A500-8MB-FastRAM)/359 | 8MB FastRAM Board for the Amiga 500 & Amiga 500+ |
| 23 | 7 | 0 | Unknown | [aoOCS](https://github.com/alfikpl/aoOCS)/360 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 23 | 10 | 0 | Unknown | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/361 | FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá |
| 23 | 17 | 5 | Unknown | [spi-slave](https://github.com/nandland/spi-slave)/362 | SPI Slave for FPGA in Verilog and VHDL |
| 23 | 5 | 0 | Unknown | [hackaday_supercon_2019_logic_noise_FPGA_workshop](https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop)/363 | Hackaday Supercon 2019 Logic Noise Badge Workshop |
| 23 | 25 | 2 | Unknown | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/364 | None |
| 23 | 8 | 2 | Unknown | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/365 | Universal number Posit HDL Arithmetic Architecture generator |
| 23 | 7 | 0 | Unknown | [aemb](https://github.com/aeste/aemb)/366 | Multi-threaded 32-bit embedded core family. |
| 23 | 10 | 0 | 2 months ago | [Icarus_Verilog](https://github.com/SinghCoder/Icarus_Verilog)/367 | This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum |
| 23 | 11 | 0 | 2 years ago | [workshops](https://github.com/FPGAwars/workshops)/368 | :snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board |
| 23 | 15 | 2 | a month ago | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/369 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 23 | 4 | 0 | Unknown | [poyo-v](https://github.com/ourfool/poyo-v)/370 | Open source RISC-V IP core for FPGA/ASIC design |
| 23 | 6 | 0 | 10 years ago | [osdvu](https://github.com/cyrozap/osdvu)/371 | None |
| 23 | 15 | 0 | Unknown | [sparc64soc](https://github.com/freecores/sparc64soc)/372 | OpenSPARC-based SoC |
| 23 | 23 | 0 | Unknown | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/373 | AMBA bus lecture material |
| 23 | 15 | 0 | Unknown | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/374 | AESÂä†ÂØÜËß£ÂØÜÁÆóÊ≥ïÁöÑVerilogÂÆûÁé∞ |
| 23 | 15 | 20 | Unknown | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/375 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 23 | 5 | 1 | Unknown | [Y86-CPU](https://github.com/Archstacker/Y86-CPU)/376 | A pipeline CPU in Verilog for the Y86 instruction set. |
| 23 | 11 | 0 | Unknown | [sha1](https://github.com/secworks/sha1)/377 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 23 | 2 | 0 | 6 months ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/378 | ‚öôHardware Synthesis Laboratory Using Verilog |
| 23 | 8 | 3 | Unknown | [Nitro-Parts-lib-Xilinx](https://github.com/dirjud/Nitro-Parts-lib-Xilinx)/379 | This is mainly a simulation library of xilinx primitives that are verilator compatible. |
| 23 | 7 | 0 | Unknown | [Open-FPGA](https://github.com/NingHeChuan/Open-FPGA)/380 | Devotes to open source FPGA |
| 22 | 8 | 0 | Unknown | [Pong](https://github.com/bogini/Pong)/381 | Pong game on an FPGA in Verilog. |
| 22 | 3 | 1 | Unknown | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/382 | None |
| 22 | 3 | 0 | 1 year, 5 months ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/383 | Thunderclap hardware for Intel Arria 10 FPGA |
| 22 | 9 | 0 | 4 years ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/384 | Altera Advanced Synthesis Cookbook 11.0 |
| 22 | 3 | 0 | Unknown | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/385 | Minimal DVI / HDMI Framebuffer |
| 22 | 14 | 1 | Unknown | [fifo](https://github.com/olofk/fifo)/386 | Generic FIFO implementation with optional FWFT |
| 22 | 19 | 1 | Unknown | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/387 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 22 | 12 | 0 | 4 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/388 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 22 | 14 | 0 | 2 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/389 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 22 | 3 | 0 | Unknown | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/390 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 22 | 12 | 1 | 4 years ago | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/391 | Propeller 1 design and example files to be run on FPGA boards. |
| 22 | 7 | 0 | Unknown | [tinycpu](https://github.com/fallen/tinycpu)/392 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 22 | 29 | 0 | Unknown | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/393 | TCP/IP controlled VPI JTAG Interface. |
| 22 | 6 | 2 | Unknown | [VGA1306](https://github.com/uXeBoy/VGA1306)/394 | VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!) |
| 22 | 0 | 0 | Unknown | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/395 | current focus on Colorlight i5 series module |
| 21 | 5 | 0 | Unknown | [pdfparser](https://github.com/andreasdotorg/pdfparser)/396 | None |
| 21 | 17 | 0 | Unknown | [99tsp](https://github.com/rellermeyer/99tsp)/397 | The 99 Traveling Salespeople Project |
| 21 | 2 | 0 | Unknown | [literate-broccoli](https://github.com/ueliem/literate-broccoli)/398 | An open source FPGA architecture |
| 21 | 8 | 0 | Unknown | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/399 | Small-scale Tensor Processing Unit built on an FPGA |
| 21 | 13 | 0 | 5 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/400 | Yet Another Tetris on FPGA Implementation |
| 21 | 4 | 0 | 2 years ago | [bapi-rv32i](https://github.com/rgwan/bapi-rv32i)/401 | A extremely size-optimized RV32I soft processor for FPGA. |
| 21 | 7 | 3 | 2 years ago | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/402 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 21 | 4 | 1 | 2 years ago | [Verilog-VGA-game](https://github.com/Wujh1995/Verilog-VGA-game)/403 | A simple game written in Verilog HDL language and display on the VGA screen. |
| 21 | 22 | 0 | 3 years ago | [SIMD-architecture](https://github.com/MatrixAINetwork/SIMD-architecture)/404 | Overall multi-core SIMD microarchitecture |
| 21 | 17 | 1 | 4 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/405 | Verilog SPI master and slave |
| 21 | 7 | 1 | 9 months ago | [Tang-Nano-examples](https://github.com/sipeed/Tang-Nano-examples)/406 | Tang-Nano-examples |
| 21 | 16 | 0 | 1 year, 9 months ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/407 | Test for video output using the ADV7513 chip on a de10 nano board |
| 21 | 7 | 7 | a month ago | [corescore](https://github.com/olofk/corescore)/408 | CoreScore |
| 21 | 15 | 1 | 2 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/409 | Verilog Repository for GIT |
| 21 | 13 | 4 | 1 year, 6 months ago | [ODIN](https://github.com/ChFrenkel/ODIN)/410 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 21 | 5 | 0 | 2 years ago | [MIPS-Verilog](https://github.com/silverfoxy/MIPS-Verilog)/411 | MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board. |
| 21 | 8 | 1 | 4 years ago | [mipscpu](https://github.com/patc15/mipscpu)/412 | Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction |
| 21 | 5 | 0 | 7 years ago | [usb-de2-fpga](https://github.com/mzakharo/usb-de2-fpga)/413 | Hardware interface for USB controller on DE2 FPGA Platform |
| 21 | 10 | 0 | a month ago | [chacha](https://github.com/secworks/chacha)/414 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 21 | 10 | 1 | 2 years ago | [ARM-LEGv8](https://github.com/nextbytes/ARM-LEGv8)/415 | Verilog Implementation of an ARM LEGv8 CPU |
| 21 | 0 | 1 | 3 hours ago | [MiSTery](https://github.com/gyurco/MiSTery)/416 | Atari ST/STe core for MiST |
| 20 | 4 | 2 | 1 year, 10 months ago | [recon](https://github.com/jefflieu/recon)/417 | The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs. |
| 20 | 11 | 0 | 9 years ago | [dma_axi](https://github.com/freecores/dma_axi)/418 | AXI DMA 32 / 64 bits |
| 20 | 9 | 1 | 6 years ago | [neural-hardware](https://github.com/shaneleonard/neural-hardware)/419 | Verilog library for implementing neural networks. |
| 20 | 10 | 0 | 2 months ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/420 | Parameterized Booth Multiplier in Verilog 2001 |
| 20 | 2 | 1 | 19 days ago | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/421 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 20 | 2 | 0 | 5 years ago | [BCOpenMIPS](https://github.com/binderclip/BCOpenMIPS)/422 | Ë∑üÁùÄ„ÄäËá™Â∑±Âä®ÊâãÂÜô CPU„Äã‰π¶‰∏äÂÜôÁöÑ OpenMIPS CPU„ÄÇ |
| 20 | 6 | 0 | 3 years ago | [book-examples](https://github.com/embmicro/book-examples)/423 | None |
| 20 | 2 | 0 | 3 months ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/424 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 20 | 10 | 0 | 10 months ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/425 | FAST-9 Accelerator for Corner Detection |
| 20 | 2 | 0 | 5 months ago | [EDSAC](https://github.com/hrvach/EDSAC)/426 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 20 | 6 | 3 | 7 months ago | [UPduino-v2.1](https://github.com/tinyvision-ai-inc/UPduino-v2.1)/427 | UPduino |
| 20 | 2 | 2 | 1 year, 8 months ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/428 | Time Sleuth - Open Source Lag Tester |
| 20 | 11 | 1 | 11 months ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/429 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 20 | 7 | 0 | 11 months ago | [Uranus](https://github.com/ustb-owl/Uranus)/430 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 21 | 3 | 1 | 1 year, 10 months ago | [fpga-virtual-graf](https://github.com/mattvenn/fpga-virtual-graf)/431 | None |
| 20 | 11 | 1 | 3 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/432 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 20 | 5 | 0 | 1 year, 7 months ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/433 | NES/SNES 240p de-jitter mod |
| 20 | 7 | 0 | 1 year, 7 months ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/434 | VerilogÊûÅÁÆÄÊïôÁ®ã |
| 19 | 10 | 1 | 2 years ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/MinstrelZal/FPGA-Accelerator-for-AES-LeNet-VGG16)/435 | FPGA/AES/LeNet/VGG16 |
| 19 | 7 | 0 | 3 months ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/436 | DATC RDF |
| 19 | 8 | 0 | 4 years ago | [Make-FPGA](https://github.com/tritechpw/Make-FPGA)/437 | Repository of Verilog code for Make:FPGA book Chapters 2 & 3. |
| 19 | 3 | 2 | 4 days ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/438 | Memory Disaggregation on POWER9 with OpenCAPI |
| 19 | 4 | 0 | 1 year, 5 months ago | [fpga-examples](https://github.com/sehugg/fpga-examples)/439 | FPGA examples for 8bitworkshop.com |
| 19 | 4 | 1 | 2 years ago | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/440 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 19 | 2 | 0 | 7 months ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/441 | A collection of debugging busses developed and presented at zipcpu.com |
| 19 | 6 | 0 | 6 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/442 | Áî®Altera FPGAËäØÁâáËá™Âà∂CPU |
| 19 | 11 | 0 | 10 years ago | [jpegencode](https://github.com/freecores/jpegencode)/443 | JPEG Encoder Verilog |
| 19 | 4 | 0 | 1 year, 10 months ago | [redpid](https://github.com/quartiq/redpid)/444 | migen + misoc + redpitaya = digital servo |
| 19 | 14 | 2 | a month ago | [blake2](https://github.com/secworks/blake2)/445 | Hardware implementation of the blake2 hash function |
| 19 | 10 | 0 | 1 year, 9 months ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqidev/8-bits-RISC-CPU-Verilog)/446 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Âü∫‰∫éÊúâÈôêÁä∂ÊÄÅÊú∫ÁöÑ8‰ΩçRISCÔºàÁ≤æÁÆÄÊåá‰ª§ÈõÜÔºâCPUÔºà‰∏≠Â§ÆÂ§ÑÁêÜÂô®ÔºâÁÆÄÂçïÁªìÊûÑÂíåVerilogÂÆûÁé∞„ÄÇ |
| 19 | 4 | 0 | 13 days ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/447 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 19 | 3 | 4 | 30 days ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/448 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 19 | 2 | 1 | 5 years ago | [icestick-vga-test](https://github.com/SubProto/icestick-vga-test)/449 | Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools |
| 19 | 12 | 2 | 2 years ago | [up5k-demos](https://github.com/daveshah1/up5k-demos)/450 | ice40 UltraPlus demos |
| 19 | 5 | 0 | 3 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/451 | FPGA Based Platformer Video Game |
| 19 | 3 | 0 | 7 months ago | [interpolation](https://github.com/ZipCPU/interpolation)/452 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 19 | 11 | 0 | 7 months ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/453 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 19 | 6 | 0 | 1 year, 2 months ago | [core_audio](https://github.com/ultraembedded/core_audio)/454 | Audio controller (I2S, SPDIF, DAC) |
| 19 | 11 | 0 | 6 months ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/455 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 19 | 4 | 0 | 4 months ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/456 | Quickstart guide on Icarus Verilog. |
| 18 | 5 | 9 | 8 years ago | [hdl_devel](https://github.com/casper-astro/hdl_devel)/457 | A new CASPER toolflow based on an HDL primitives library |
| 18 | 1 | 0 | 3 years ago | [VerilogCommon](https://github.com/hedgeberg/VerilogCommon)/458 | A repo of basic Verilog/SystemVerilog modules useful in other circuits.  |
| 18 | 14 | 0 | 1 year, 11 months ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/459 | A Voila-Jones face detector hardware implementation |
| 18 | 11 | 0 | 2 months ago | [xfcp](https://github.com/alexforencich/xfcp)/460 | Extensible FPGA control platform |
| 18 | 0 | 0 | 10 days ago | [cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval)/461 | Experiments with Yosys cxxrtl backend |
| 18 | 13 | 1 | 3 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/462 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 18 | 10 | 0 | 7 years ago | [ovs-hw](https://github.com/sora/ovs-hw)/463 | An open source hardware engine for Open vSwitch on FPGA |
| 18 | 10 | 0 | 3 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/464 | USB 2.0 Device IP Core |
| 18 | 12 | 2 | 10 years ago | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/465 | round robin arbiter |
| 18 | 3 | 0 | 1 year, 6 months ago | [enigmaFPGA](https://github.com/mmicko/enigmaFPGA)/466 | Enigma in FPGA |
| 18 | 2 | 0 | 1 year, 5 months ago | [gameduino-fpga-mods](https://github.com/toivoh/gameduino-fpga-mods)/467 | Mods of the FPGA code from @jamesbowman's Gameduino file repository |
| 18 | 0 | 0 | 2 years ago | [sdaccel_chisel_integration](https://github.com/necst/sdaccel_chisel_integration)/468 | Chisel Project for Integrating RTL code into SDAccel |
| 18 | 10 | 0 | 3 years ago | [SVM-Gaussian-Classification-FPGA](https://github.com/arpanvyas/SVM-Gaussian-Classification-FPGA)/469 | SVM Gaussian Classifier of 30x30 greyscale image on Verilog |
| 18 | 3 | 0 | 7 years ago | [fpgaminer-vanitygen](https://github.com/fpgaminer/fpgaminer-vanitygen)/470 | Open Source Bitcoin Vanity Address Generation on FPGAs |
| 18 | 11 | 0 | 10 months ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/471 | IC implementation of TPU |
| 18 | 4 | 1 | a month ago | [vga-clock](https://github.com/mattvenn/vga-clock)/472 | None |
| 18 | 12 | 1 | 12 days ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/473 | Template with latest framework for MiSTer |
| 18 | 12 | 1 | 10 months ago | [matrix-creator-fpga](https://github.com/matrix-io/matrix-creator-fpga)/474 | Reference HDL code for the MATRIX Creator's Spartan 6 FPGA |
| 18 | 18 | 7 | 5 months ago | [UHD-Fairwaves](https://github.com/fairwaves/UHD-Fairwaves)/475 | Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.  |
| 18 | 3 | 0 | 2 years ago | [USB](https://github.com/pbing/USB)/476 | FPGA USB 1.1 Low-Speed Implementation |
| 18 | 4 | 1 | a day ago | [litex_vexriscv_smp](https://github.com/enjoy-digital/litex_vexriscv_smp)/477 | Test with LiteX and VexRiscv SMP |
| 18 | 18 | 0 | 12 years ago | [xge_mac](https://github.com/freecores/xge_mac)/478 | Ethernet 10GE MAC |
| 18 | 1 | 0 | 2 years ago | [UART2NAND](https://github.com/hedgeberg/UART2NAND)/479 | Interface for exposing raw NAND i/o over UART to enable pc-side modification. |
| 18 | 13 | 1 | 6 months ago | [Pepino](https://github.com/Saanlima/Pepino)/480 | None |
| 18 | 7 | 1 | 3 days ago | [jtframe](https://github.com/jotego/jtframe)/481 | Common framework for MiST(er), SiDi, ZX-UNO/DOS and Unamiga core development. With special focus on arcade cores. |
| 18 | 14 | 0 | 2 years ago | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/482 | Open source hardware implementation of classic CryptoNight |
| 18 | 4 | 0 | 5 years ago | [Pet2001_Nexys3](https://github.com/skibo/Pet2001_Nexys3)/483 | A Commodore PET in an FPGA. |
| 18 | 13 | 1 | 6 years ago | [8051](https://github.com/lajanugen/8051)/484 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 17 | 4 | 1 | 2 years ago | [UPDuino-OV7670-Camera](https://github.com/gtjennings1/UPDuino-OV7670-Camera)/485 | Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module |
| 17 | 10 | 2 | 14 years ago | [can](https://github.com/freecores/can)/486 | CAN Protocol Controller |
| 17 | 3 | 1 | 9 months ago | [StereoCensus](https://github.com/slongfield/StereoCensus)/487 | Verilog Implementation of the Census Transform Stereo Vision algorithm |
| 17 | 13 | 1 | 7 years ago | [turbo8051](https://github.com/freecores/turbo8051)/488 | turbo 8051 |
| 17 | 3 | 4 | 2 years ago | [fLaCPGA](https://github.com/xavieran/fLaCPGA)/489 | Implementation of fLaC encoder/decoder for FPGA |
| 17 | 5 | 0 | 2 months ago | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/490 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 17 | 16 | 3 | 9 days ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/491 | None |
| 17 | 5 | 0 | 5 years ago | [orgexp](https://github.com/zhanghai/orgexp)/492 | Computer Organization Experiment, Shi Qingsong, Zhejiang University. |
| 17 | 2 | 0 | 2 years ago | [verifla](https://github.com/wd5gnr/verifla)/493 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 17 | 9 | 0 | 1 year, 7 months ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/494 | Basic RISC-V Test SoC |
| 17 | 7 | 1 | 6 years ago | [ws2812-verilog](https://github.com/dhrosa/ws2812-verilog)/495 | This is a Verilog module to interface with WS2812-based LED strips. |
| 17 | 7 | 0 | 8 months ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/496 | RTL implementation of Flex-DPE. |
| 17 | 12 | 0 | 3 years ago | [H264](https://github.com/aiminickwong/H264)/497 | H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞ |
| 17 | 5 | 0 | 11 months ago | [ctfs](https://github.com/5unKn0wn/ctfs)/498 | ctfs write-up |
| 17 | 4 | 0 | 8 years ago | [amber_samples](https://github.com/dwelch67/amber_samples)/499 | None |
| 17 | 12 | 0 | 6 months ago | [x393_sata](https://github.com/Elphel/x393_sata)/500 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 17 | 9 | 0 | 4 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/501 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 17 | 17 | 1 | 7 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/502 | 4096bit RSA project, with verilog code, python test code, etc |
| 17 | 7 | 1 | 6 months ago | [MacPlus_MiSTer](https://github.com/MiSTer-devel/MacPlus_MiSTer)/503 | Macintosh Plus for MiSTer |
| 17 | 5 | 0 | a month ago | [jelly](https://github.com/ryuz/jelly)/504 | Original FPGA platform |
| 17 | 6 | 0 | 9 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/505 | Video Stream Scaler |
| 17 | 1 | 0 | 2 months ago | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/506 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 17 | 1 | 0 | 10 months ago | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/507 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 17 | 4 | 0 | 1 year, 3 months ago | [PACoGen](https://github.com/manish-kj/PACoGen)/508 | PACoGen: Posit Arithmetic Core Generator |
| 17 | 2 | 0 | 4 years ago | [RiverRaidFPGA](https://github.com/ef-end-y/RiverRaidFPGA)/509 | River Raid game on FPGA |
| 17 | 16 | 0 | 2 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/510 | „ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„Äã‰∏Ä‰π¶ÈôÑÂ∏¶ÁöÑÊñá‰ª∂   |
| 16 | 4 | 0 | 8 years ago | [verilog-vga-controller](https://github.com/mstump/verilog-vga-controller)/511 | A very simple VGA controller written in verilog |
| 16 | 1 | 0 | 3 years ago | [fpga-sram](https://github.com/mattvenn/fpga-sram)/512 | mystorm sram test |
| 16 | 4 | 0 | 3 months ago | [k1801](https://github.com/1801BM1/k1801)/513 | 1801 series ULA reverse engineering |
| 16 | 13 | 0 | a month ago | [sha512](https://github.com/secworks/sha512)/514 | Verilog implementation of the SHA-512 hash function. |
| 16 | 12 | 0 | 16 days ago | [verilog-osx](https://github.com/kehribar/verilog-osx)/515 | Barerbones OSX based Verilog simulation toolchain. |
| 16 | 6 | 0 | 7 years ago | [riscv-invicta](https://github.com/qmn/riscv-invicta)/516 | A simple RISC-V core, described with Verilog |
| 16 | 9 | 12 | 4 months ago | [nanorv32](https://github.com/rbarzic/nanorv32)/517 | A small 32-bit implementation of the RISC-V architecture |
| 16 | 11 | 0 | 9 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/518 | AHB DMA 32 / 64 bits |
| 16 | 6 | 0 | 4 years ago | [icestick](https://github.com/wd5gnr/icestick)/519 | Simple demo for Lattice iCEstick board as seen on Hackaday |
| 16 | 4 | 5 | 3 years ago | [polaris](https://github.com/KestrelComputer/polaris)/520 | RISC-V RV64IS-compatible processor for the Kestrel-3 |
| 16 | 4 | 0 | a month ago | [SiDi-FPGA](https://github.com/ManuFerHi/SiDi-FPGA)/521 | SiDi FPGA for retro systems. |
| 16 | 3 | 0 | 3 years ago | [MesaBusProtocol](https://github.com/blackmesalabs/MesaBusProtocol)/522 | Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces |
| 16 | 1 | 0 | 1 year, 4 months ago | [spi_tb](https://github.com/cr1901/spi_tb)/523 | CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys |
| 16 | 3 | 0 | 1 year, 10 days ago | [tinyfpga_examples](https://github.com/lawrie/tinyfpga_examples)/524 | Verilog example programs for TinyFPGA |
| 16 | 10 | 0 | 3 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/525 | EE 260 Winter 2017: Advanced VLSI Design |
| 16 | 8 | 0 | 11 days ago | [INSIDER-System](https://github.com/zainryan/INSIDER-System)/526 | An FPGA-based full-stack in-storage computing system.  |
| 16 | 13 | 1 | 3 years ago | [fpga-nn](https://github.com/roboticslab-uc3m/fpga-nn)/527 | NN on FPGA |
| 16 | 1 | 0 | 4 years ago | [QuickSilverNEO](https://github.com/HeavyPixels/QuickSilverNEO)/528 | None |
| 16 | 0 | 0 | 11 months ago | [BusPirateUltraHDL](https://github.com/DangerousPrototypes/BusPirateUltraHDL)/529 | Verilog for the Bus Pirate Ultra FPGA |
| 16 | 13 | 0 | 1 year, 8 months ago | [gameduino](https://github.com/Godzil/gameduino)/530 | My own version of the @JamesBowman's Gameduino file repository |
| 16 | 7 | 1 | 11 months ago | [ZBC---The-Zero-Board-Computer](https://github.com/donnaware/ZBC---The-Zero-Board-Computer)/531 | Based heavily on zet.aluzina.org and Terasic DE0 |
| 16 | 4 | 0 | 6 years ago | [magukara](https://github.com/Murailab-arch/magukara)/532 | FPGA-based open-source network tester |
| 16 | 4 | 1 | 5 months ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/533 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 16 | 8 | 0 | 3 years ago | [Centaur](https://github.com/fpgasystems/Centaur)/534 | Centaur, a framework for hybrid CPU-FPGA databases |
| 16 | 6 | 0 | 2 months ago | [Simulator_CPU](https://github.com/ayzk/Simulator_CPU)/535 | Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog |
| 16 | 2 | 23 | 2 months ago | [TART](https://github.com/tmolteno/TART)/536 | Transient Array Radio Telescope |
| 16 | 12 | 2 | 5 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/537 | An CAN bus Controller implemented in Verilog |
| 16 | 12 | 0 | 6 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/538 | Processor repo |
| 16 | 9 | 0 | 5 years ago | [CPU](https://github.com/ruanshihai/CPU)/539 | VerilogÂÆûÁé∞ÁöÑÁÆÄÂçï‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÔºåÂºÄÂèëÂπ≥Âè∞ÔºöNexys3 |
| 16 | 13 | 0 | 4 years ago | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/540 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 16 | 4 | 7 | 4 years ago | [vector06cc](https://github.com/svofski/vector06cc)/541 | –í–µ–∫—Ç–æ—Ä-06—Ü –≤ –ü–õ–ò–° / Vector-06c in FPGA |
| 16 | 8 | 0 | 2 years ago | [SHA256Hasher](https://github.com/Goshik92/SHA256Hasher)/542 | SHA-256 IP core for ZedBoard (Zynq SoC) |
| 16 | 9 | 0 | 3 years ago | [Curso-Electronica-Digital-para-makers-con-FPGAs-Libres](https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres)/543 | Curso de 35h sobre el dise√±o de sistemas digitales usando FPGAs libres, orientado para makers |
| 16 | 3 | 0 | 4 years ago | [verilog_tutorials_BB](https://github.com/peepo/verilog_tutorials_BB)/544 | verilog tutorials for iCE40HX8K Breakout Board |
| 16 | 6 | 0 | 2 years ago | [tinyfpga-bx-game-soc](https://github.com/gundy/tinyfpga-bx-game-soc)/545 | A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games |
| 16 | 2 | 0 | 6 months ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/546 | verilog core for ws2812 leds |
| 15 | 2 | 0 | 3 years ago | [PitchShifter](https://github.com/jmt329/PitchShifter)/547 | Change the pitch of your voice in real-time! |
| 15 | 7 | 1 | 3 years ago | [arty-glitcher](https://github.com/toothlessco/arty-glitcher)/548 | FPGA-based glitcher for the Digilent Arty FPGA development board. |
| 15 | 11 | 1 | 1 year, 11 months ago | [zuma-fpga](https://github.com/adbrant/zuma-fpga)/549 | Fine Grain FPGA Overlay Architecture and Tools |
| 15 | 5 | 1 | 4 years ago | [mips](https://github.com/HaleLu/mips)/550 | MipsÂ§ÑÁêÜÂô®‰ªøÁúüËÆæËÆ° |
| 15 | 1 | 0 | 8 months ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/551 | RTL Verilog library for various DSP modules |
| 15 | 3 | 0 | 2 months ago | [Solutions-to-HDLbits-Verilog-sets](https://github.com/jeremy-shi/Solutions-to-HDLbits-Verilog-sets)/552 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 15 | 3 | 0 | 4 years ago | [cpus-pdp8](https://github.com/lisper/cpus-pdp8)/553 | FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source |
| 16 | 5 | 0 | 4 years ago | [CoCo3FPGA](https://github.com/richard42/CoCo3FPGA)/554 | FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al. |
| 15 | 5 | 6 | 8 months ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/555 | FGBA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 15 | 2 | 0 | 10 months ago | [Async-Karin](https://github.com/Mario-Hero/Async-Karin)/556 | Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board. |
| 15 | 3 | 2 | 4 years ago | [icestickPWM](https://github.com/wd5gnr/icestickPWM)/557 | Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo) |
| 15 | 8 | 0 | 2 years ago | [FFTVisualizer](https://github.com/Goshik92/FFTVisualizer)/558 | This project demonstrates DSP capabilities of Terasic DE2-115 |
| 15 | 10 | 0 | 2 years ago | [trainwreck](https://github.com/aswaterman/trainwreck)/559 | Original RISC-V 1.0 implementation.  Not supported. |
| 15 | 6 | 0 | 1 year, 11 months ago | [OV7670_NEXYS4_Verilog](https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog)/560 | This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog |
| 15 | 1 | 0 | 10 months ago | [verilog](https://github.com/HarmonInstruments/verilog)/561 | None |
| 15 | 17 | 3 | 3 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/562 | None |
| 15 | 13 | 0 | 1 year, 2 months ago | [FPGA_CryptoNight_V7](https://github.com/lulinchen/FPGA_CryptoNight_V7)/563 | FPGA CryptoNight V7 Minner |
| 15 | 2 | 0 | 3 years ago | [NeuralHDL](https://github.com/andywag/NeuralHDL)/564 | None |
| 15 | 10 | 0 | 4 years ago | [heterosim](https://github.com/RCSL-HKUST/heterosim)/565 | HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned. |
| 15 | 6 | 1 | 4 years ago | [dnn-sim](https://github.com/tayler-hetherington/dnn-sim)/566 | None |
| 15 | 3 | 1 | 6 years ago | [descrypt-ztex-bruteforcer](https://github.com/Gifts/descrypt-ztex-bruteforcer)/567 | descrypt-ztex-bruteforcer |
| 15 | 5 | 0 | 7 months ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/568 | Êù≠ÁîµËÆ°ÁÆóÊú∫Â≠¶Èô¢-„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„Äã‰∏äÊú∫ÂÆûÈ™å‰ª£Á†ÅÂ∑•Á®ãÊñá‰ª∂ |
| 15 | 5 | 1 | 1 year, 6 months ago | [buffets](https://github.com/cwfletcher/buffets)/569 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 15 | 12 | 0 | 2 days ago | [apio-examples](https://github.com/FPGAwars/apio-examples)/570 | :seedling: Apio examples |
| 15 | 7 | 0 | 2 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/571 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 15 | 5 | 4 | 4 months ago | [MiSTer-Arcade-SEGASYS1](https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1)/572 | FPGA implementation of SEGA SYSTEM 1 arcade board |
| 15 | 5 | 0 | 8 years ago | [openmsp430](https://github.com/dlitz/openmsp430)/573 | openMSP430 CPU core (from OpenCores) |
| 15 | 5 | 0 | 5 years ago | [fpga-spartan6](https://github.com/ucb-bar/fpga-spartan6)/574 | Support for zScale on Spartan6 FPGAs |
| 14 | 1 | 0 | 9 years ago | [Oberwolfach-explorations](https://github.com/peterlefanulumsdaine/Oberwolfach-explorations)/575 | collaboration on work in progress |
| 14 | 20 | 2 | 2 years ago | [FPGA-Keccak-Miner](https://github.com/0x2fed/FPGA-Keccak-Miner)/576 | None |
| 14 | 6 | 1 | 1 year, 4 months ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/577 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 14 | 4 | 1 | 3 years ago | [handwriting-recognition-using-neural-networks-on-FPGA-final-year-project](https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project)/578 | None |
| 14 | 1 | 0 | 2 years ago | [UPduino-Mecrisp-Ice-15kB](https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB)/579 | Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library. |
| 14 | 0 | 0 | 2 years ago | [iPxs-Text](https://github.com/juanmard/iPxs-Text)/580 | Text for a iPxs-Collection. |
| 14 | 3 | 1 | 3 years ago | [Menu_MIST](https://github.com/sorgelig/Menu_MIST)/581 | Dummy FPGA core to display menu at startup |
| 14 | 2 | 0 | 1 year, 2 months ago | [systolic-array-matrix-multiplier](https://github.com/wzc810049078/systolic-array-matrix-multiplier)/582 | A systolic array matrix multiplier  |
| 14 | 5 | 1 | 3 years ago | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/583 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 14 | 10 | 0 | Unknown | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/584 | Gigabit Ethernet UDP communication driver |
| 14 | 5 | 0 | Unknown | [iir-bandstop-filter](https://github.com/amoudgl/iir-bandstop-filter)/585 | Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic |
| 14 | 3 | 1 | Unknown | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/586 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 14 | 22 | 1 | Unknown | [moneroasic](https://github.com/stremovsky/moneroasic)/587 | Cryptonight Monero Verilog code for ASIC |
| 14 | 2 | 0 | 5 years ago | [WitnessProtection](https://github.com/feiranchen/WitnessProtection)/588 | in FPGA |
| 14 | 1 | 0 | Unknown | [RePLIA](https://github.com/WarwickEPR/RePLIA)/589 | FPGA Based lock in amplifier |
| 14 | 10 | 0 | Unknown | [FreeAHB](https://github.com/krevanth/FreeAHB)/590 | AHB Master |
| 14 | 4 | 0 | Unknown | [00_Image_Rotate](https://github.com/WayneGong/00_Image_Rotate)/591 | ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ |
| 14 | 1 | 0 | Unknown | [EI332](https://github.com/zengkaipeng/EI332)/592 | SJTU EI332 CPUÂÆåÊï¥ÂÆûÈ™å‰ª£Á†ÅÂèäÊä•Âëä |
| 14 | 2 | 0 | Unknown | [serv_soc](https://github.com/DaveBerkeley/serv_soc)/593 | SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash. |
| 14 | 10 | 0 | 6 months ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/594 | Defense/Attack PUF Library (DA PUF Library) |
| 14 | 0 | 0 | Unknown | [8bit-computer](https://github.com/lightcode/8bit-computer)/595 | Simple 8-bit computer build in Verilog |
| 14 | 5 | 1 | 2 years ago | [anlogic-picorv32](https://github.com/AnlogicInfo/anlogic-picorv32)/596 | Optimized picorv32 core for anlogic FPGA |
| 14 | 3 | 0 | 1 year, 5 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/597 | Wishbone interconnect utilities |
| 14 | 3 | 1 | 4 months ago | [icozip](https://github.com/ZipCPU/icozip)/598 | A ZipCPU demonstration port for the icoboard |
| 14 | 9 | 1 | 5 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/599 | None |
| 14 | 0 | 0 | Unknown | [wbfmtx](https://github.com/ZipCPU/wbfmtx)/600 | A wishbone controlled FM transmitter hack |
| 14 | 5 | 0 | 5 years ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/601 | NES mappers |
| 14 | 11 | 12 | 3 months ago | [sancus-core](https://github.com/sancus-tee/sancus-core)/602 | Minimal OpenMSP430 hardware extensions for isolation and attestation |
| 14 | 6 | 2 | 4 years ago | [idea](https://github.com/warclab/idea)/603 | iDEA FPGA Soft Processor |
| 14 | 7 | 1 | 1 year, 25 days ago | [nica](https://github.com/acsl-technion/nica)/604 | An infrastructure for inline acceleration of network applications |
| 14 | 5 | 1 | 8 months ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/605 | SDR Micron USB receiver |
| 14 | 0 | 1 | 1 year, 6 months ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/606 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 14 | 1 | 0 | 3 years ago | [iCEstick-hacks](https://github.com/r4d10n/iCEstick-hacks)/607 | iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter |
| 14 | 3 | 1 | 1 year, 2 months ago | [TMR](https://github.com/ThalesGroup/TMR)/608 | Triple Modular Redundancy  |
| 14 | 8 | 1 | 1 year, 7 months ago | [Zeus](https://github.com/GeraltShi/Zeus)/609 | NVDLA small config implementation on Zynq ZCU104 (evaluation) |
| 14 | 5 | 0 | 6 years ago | [FPGA_Stereo_Depth_Map](https://github.com/jamesrivas/FPGA_Stereo_Depth_Map)/610 | None |
| 14 | 15 | 1 | 8 years ago | [MIPS-in-Verilog](https://github.com/alok-upadhyay/MIPS-in-Verilog)/611 | An implementation of MIPS single cycle datapath in Verilog.  |
| 14 | 8 | 1 | 6 years ago | [i2s](https://github.com/skristiansson/i2s)/612 | i2s core, with support for both transmit and receive |
| 14 | 1 | 1 | 1 year, 4 months ago | [Electronic-competition](https://github.com/qiaoxu123/Electronic-competition)/613 | ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÁîµÂ≠êËÆæËÆ°Â§ßËµõÂæÄÂπ¥ËµõÈ¢ò--‰ª™Âô®‰ª™Ë°®Á±ªÁªÉ‰π† |
| 14 | 4 | 0 | 6 months ago | [bitcoin_mining](https://github.com/kmod/bitcoin_mining)/614 | Simple test fpga bitcoin miner |
| 14 | 7 | 0 | 1 year, 10 months ago | [RISC-Processor](https://github.com/jbush001/RISC-Processor)/615 | 32-bit RISC processor |
| 14 | 4 | 0 | 1 year, 7 months ago | [arrowzip](https://github.com/ZipCPU/arrowzip)/616 | A ZipCPU based demonstration of the MAX1000 FPGA board |
| 14 | 6 | 0 | 11 months ago | [Digital_Front_End_Verilog](https://github.com/NingHeChuan/Digital_Front_End_Verilog)/617 | None |
| 14 | 1 | 0 | 2 years ago | [arty-videocap](https://github.com/ikanoano/arty-videocap)/618 | Repeat and capture the video signal with Digilent Arty-A7 and a video extender board. |
| 14 | 4 | 0 | a month ago | [avr](https://github.com/aman-goel/avr)/619 | Reads a state transition system and performs property checking |
| 14 | 4 | 0 | 1 year, 5 months ago | [arm_vhdl](https://github.com/sergeykhbr/arm_vhdl)/620 | Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor |
| 14 | 1 | 0 | 1 year, 3 months ago | [Merlin](https://github.com/origintfj/Merlin)/621 | RISC-V RV32I[C] CPU (Apache-2.0) - Merlin |
| 14 | 8 | 0 | 4 months ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/622 | Library of approximate arithmetic circuits |
| 14 | 1 | 1 | 6 years ago | [ethpipe](https://github.com/sora/ethpipe)/623 | EtherPIPE: an Ethernet character device for packet processing |
| 13 | 2 | 1 | 1 year, 22 days ago | [galaksija](https://github.com/emard/galaksija)/624 | Galaksija computer for FPGA |
| 13 | 10 | 0 | 10 months ago | [matrix-voice-fpga](https://github.com/matrix-io/matrix-voice-fpga)/625 | HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one |
| 13 | 0 | 0 | 1 year, 4 days ago | [FPGAGameBoy](https://github.com/Chockichoc/FPGAGameBoy)/626 | an implementation of the GameBoy in Verilog |
| 13 | 2 | 1 | 2 years ago | [mikrobus-upduino](https://github.com/mmicko/mikrobus-upduino)/627 | Dual MikroBUS board for Upduino 2 FPGA |
| 13 | 4 | 0 | 5 years ago | [ShootingGame-FPGA](https://github.com/Lyukx/ShootingGame-FPGA)/628 | Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard. |
| 13 | 0 | 0 | 2 years ago | [fpga_tv](https://github.com/mcleod-ideafix/fpga_tv)/629 | Some crazy experiments about using a FPGA to transmit a TV signal old-style |
| 13 | 0 | 1 | a month ago | [Deep-DarkFantasy](https://github.com/b1f6c1c4/Deep-DarkFantasy)/630 | Global Dark Mode for ALL apps on ANY platforms. |
| 13 | 7 | 7 | 3 years ago | [pars](https://github.com/subutai-attic/pars)/631 | None |
| 13 | 4 | 0 | 6 months ago | [FPGA_DevKit_HX1006A](https://github.com/eda-lab/FPGA_DevKit_HX1006A)/632 | None |
| 13 | 2 | 0 | 6 years ago | [parallel-processor-design](https://github.com/sdasgup3/parallel-processor-design)/633 | Super scalar Processor design  |
| 13 | 0 | 0 | 27 days ago | [biggateboy](https://github.com/racerxdl/biggateboy)/634 | WIP Big FPGA Gameboy |
| 13 | 3 | 0 | 4 years ago | [ASIC-FPGA-tetris](https://github.com/tinylic/ASIC-FPGA-tetris)/635 | a FPGA implementation for tetris game. |
| 13 | 4 | 1 | 4 years ago | [dyract](https://github.com/warclab/dyract)/636 | DyRACT Open Source Repository |
| 13 | 6 | 0 | 6 months ago | [MemTest_MiSTer](https://github.com/MiSTer-devel/MemTest_MiSTer)/637 | None |
| 13 | 1 | 0 | 3 months ago | [jtopl](https://github.com/jotego/jtopl)/638 | Verilog module compatible with Yamaha OPL chips |
| 13 | 7 | 0 | 4 years ago | [PCIE_AXI_BRIDGE](https://github.com/SanjayRai/PCIE_AXI_BRIDGE)/639 | Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices |
| 13 | 5 | 0 | 2 months ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/640 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 14 | 7 | 0 | 4 years ago | [ring_network-based-multicore-](https://github.com/zhaishaomin/ring_network-based-multicore-)/641 | Â§öÊ†∏Â§ÑÁêÜÂô® ;ring network , four core, shared space memory ,directory-based cache coherency |
| 13 | 2 | 0 | 2 years ago | [Ada-PicoRV32-example](https://github.com/Fabien-Chouteau/Ada-PicoRV32-example)/642 | Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA |
| 13 | 8 | 0 | 2 years ago | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/643 | Verilog Code for a JPEG Decoder |
| 13 | 7 | 0 | 5 months ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/644 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 13 | 3 | 0 | 5 years ago | [FPGA](https://github.com/JeremyJiWZ/FPGA)/645 | computer hardware system including ps2/vga with tank war game in verilog and mips |
| 13 | 4 | 4 | 6 days ago | [VossII](https://github.com/TeamVoss/VossII)/646 | The source code to the Voss II Hardware Verification Suite |
| 13 | 5 | 0 | 1 year, 9 months ago | [openzcore](https://github.com/lokisz/openzcore)/647 | powerpc processor prototype and an example of semiconductor startup biz plan |
| 13 | 9 | 4 | 6 months ago | [Arcade-GnG_MiSTer](https://github.com/MiSTer-devel/Arcade-GnG_MiSTer)/648 | Arcade Ghosts'n Goblins for MiSTer |
| 13 | 7 | 2 | 1 year, 10 months ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/649 | A Standalone Structural Verilog Parser |
| 13 | 0 | 0 | 1 year, 28 days ago | [risc-v](https://github.com/Cra2yPierr0t/risc-v)/650 | RISC-V„ÅÆCPU‰Ωú„Å£„Åü |
| 13 | 3 | 0 | 6 months ago | [Tutorials_MiSTer](https://github.com/alanswx/Tutorials_MiSTer)/651 | Tutorials from the mist project converted to MiSTer  |
| 13 | 2 | 0 | 1 year, 7 months ago | [CNN-Based-FPGA](https://github.com/fanbinqi/CNN-Based-FPGA)/652 | CNN implementation based FPGA |
| 13 | 4 | 7 | 3 years ago | [liquid-router](https://github.com/subutai-attic/liquid-router)/653 | The Subutai‚Ñ¢ Router open hardware project sources. |
| 13 | 4 | 4 | 1 year, 1 month ago | [yosys-bench](https://github.com/YosysHQ/yosys-bench)/654 | Benchmarks for Yosys development |
| 13 | 12 | 0 | 6 years ago | [logi-pong-chu-examples](https://github.com/fpga-logi/logi-pong-chu-examples)/655 | example code for the logi-boards from pong chu HDL book |
| 13 | 2 | 1 | 10 years ago | [soc-lm32](https://github.com/jbornschein/soc-lm32)/656 | Open source/hardware SoC plattform based on the lattice mico 32 softcore |
| 13 | 2 | 0 | 7 months ago | [Nu6509](https://github.com/go4retro/Nu6509)/657 | Emulate a 6509 with a 6502 |
| 13 | 12 | 1 | 10 years ago | [dvb_s2_ldpc_decoder](https://github.com/freecores/dvb_s2_ldpc_decoder)/658 | DVB-S2 LDPC Decoder |
| 13 | 4 | 0 | 1 year, 6 months ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/659 | FIR implemention with Verilog |
| 13 | 0 | 0 | 12 days ago | [ics-adpcm](https://github.com/dan-rodrigues/ics-adpcm)/660 | Programmable multichannel ADPCM decoder for FPGA |
| 13 | 1 | 0 | 3 years ago | [fpga_csgo](https://github.com/Smart-Hypercube/fpga_csgo)/661 | Counter Strike: Global Offensive FPGA Version (LOL) |
| 13 | 2 | 0 | 3 years ago | [computer-systems-ucas](https://github.com/sailordiary/computer-systems-ucas)/662 | ‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session |
| 13 | 23 | 0 | 3 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/663 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 13 | 9 | 0 | 1 year, 2 months ago | [computer-organization-lab](https://github.com/Jed-Z/computer-organization-lab)/664 | ‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å (2018 Áßã)ÔºöÁî® Verilog ËÆæËÆ°Âπ∂ÂÆûÁé∞ÁöÑÁÆÄÊòìÂçïÂë®ÊúüÂíåÂ§öÂë®Êúü CPU |
| 13 | 5 | 3 | 1 year, 5 months ago | [s7_mini_fpga](https://github.com/blackmesalabs/s7_mini_fpga)/665 | Example designs for the Spartan7 "S7 Mini" FPGA board |
| 13 | 3 | 0 | 1 year, 3 months ago | [cdsAsync](https://github.com/ucdrstdenis/cdsAsync)/666 | cdsAsync: An Asynchronous VLSI Toolset & Schematic Library  |
| 13 | 6 | 0 | 2 years ago | [vp_awsfpga](https://github.com/nvdla/vp_awsfpga)/667 | Virtual Platform for AWS FPGA support |
| 13 | 2 | 1 | 10 months ago | [SNKVerilog](https://github.com/neogeodev/SNKVerilog)/668 | Verilog definitions of custom SNK chips, for repairs and preservation. |
| 13 | 12 | 1 | 4 years ago | [lisnoc](https://github.com/TUM-LIS/lisnoc)/669 | LIS Network-on-Chip Implementation |
| 13 | 7 | 0 | 1 year, 11 months ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/670 | None |
| 13 | 1 | 13 | a day ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/671 | Tools for working with circuits as graphs in python |
| 13 | 3 | 1 | 2 years ago | [Nexys-4-DDR-Ethernet-Mac](https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac)/672 | Ethernet MAC for the Digilent Nexys 4 DDR FPGA. |
| 13 | 7 | 0 | 5 years ago | [NetFPGA-10G-UPB-OpenFlow](https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow)/673 | An OpenFlow implementation for the NetFPGA-10G card |
| 13 | 4 | 0 | 1 year, 30 days ago | [SparkRoad-FPGA](https://github.com/verimake-team/SparkRoad-FPGA)/674 | None |
| 13 | 3 | 0 | 6 months ago | [riscv_sbc](https://github.com/ultraembedded/riscv_sbc)/675 | A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board. |
| 13 | 16 | 0 | 6 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/676 | None |
| 13 | 3 | 0 | 6 months ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/677 | ‰ªéÈõ∂ÂºÄÂßãËÆæËÆ°‰∏Ä‰∏™CPU   (Verilog) |
| 13 | 10 | 0 | 1 year, 2 months ago | [gemac](https://github.com/aquaxis/gemac)/678 | Gigabit MAC + UDP/TCP/IP offload Engine |
| 12 | 3 | 0 | 2 years ago | [ipxactexamplelib](https://github.com/kactus2/ipxactexamplelib)/679 | Contains examples to start with Kactus2. |
| 12 | 0 | 0 | 9 months ago | [eecs151](https://github.com/ry/eecs151)/680 | http://inst.eecs.berkeley.edu/~eecs151/fa19/ |
| 12 | 3 | 0 | 7 years ago | [80211scrambler](https://github.com/travisgoodspeed/80211scrambler)/681 | Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits. |
| 12 | 8 | 0 | 2 years ago | [wb_sdram_ctrl](https://github.com/skristiansson/wb_sdram_ctrl)/682 | SDRAM controller with multiple wishbone slave ports |
| 12 | 0 | 1 | 3 months ago | [TurboMaster](https://github.com/go4retro/TurboMaster)/683 | Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64 |
| 12 | 5 | 1 | 8 months ago | [tonic](https://github.com/minmit/tonic)/684 | A Programmable Hardware Architecture for Network Transport Logic |
| 12 | 2 | 1 | 4 months ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/685 |  SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 12 | 12 | 4 | 3 years ago | [DE1-SoC-Sound](https://github.com/bsteinsbo/DE1-SoC-Sound)/686 | None |
| 12 | 12 | 1 | 7 years ago | [ASIC](https://github.com/vlsi1217/ASIC)/687 | EE 287 2012 Fall |
| 12 | 3 | 2 | 4 years ago | [hardcaml-riscv](https://github.com/ujamjar/hardcaml-riscv)/688 | RISC-V instruction set CPUs in HardCaml |
| 12 | 6 | 0 | 5 years ago | [mips32r1_core](https://github.com/grantae/mips32r1_core)/689 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. |
| 12 | 2 | 0 | 2 years ago | [pinky8bitcpu](https://github.com/ikotler/pinky8bitcpu)/690 | Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3 |
| 12 | 5 | 2 | 6 years ago | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/691 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 12 | 3 | 0 | 9 years ago | [opengg](https://github.com/lzw545/opengg)/692 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 12 | 8 | 0 | 2 years ago | [CPU](https://github.com/txstate-pcarch-blue/CPU)/693 | CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling. |
| 11 | 13 | 1 | 1 year, 6 months ago | [OpenHPSDR-Firmware](https://github.com/TAPR/OpenHPSDR-Firmware)/694 | This is the verilog code for the various FPGA in the OpenHPSDR Radios |
| 12 | 4 | 1 | 3 years ago | [fpga-wpa-psk-bruteforcer](https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer)/695 | WPA-PSK cracking for FPGA devices |
| 12 | 1 | 3 | 3 years ago | [oram](https://github.com/ascend-secure-processor/oram)/696 | Hardware implementation of ORAM |
| 12 | 1 | 0 | 6 years ago | [milkymist-mmu](https://github.com/fallen/milkymist-mmu)/697 | Milkymist MMU project |
| 12 | 3 | 0 | 2 years ago | [Flappy-Bird](https://github.com/BlusLiu/Flappy-Bird)/698 | FPGA program :VGA-GAME |
| 12 | 5 | 0 | 28 days ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/699 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 12 | 6 | 0 | 1 year, 10 months ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/700 | Solution to COA LAB Assgn, IIT Kharagpur |
| 12 | 9 | 1 | 4 years ago | [BD3_FPGA](https://github.com/whc2uestc/BD3_FPGA)/701 | Êñ∞‰∏Ä‰ª£ÂåóÊñóÂç´ÊòüÂØºËà™ÁõëÊµãÊé•Êî∂Êú∫ÁöÑFPGAÂÆûÁé∞ |
| 12 | 4 | 0 | 11 months ago | [64-bit-Universal-Floating-Point-ISA-Compute-Engine](https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine)/702 | RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine |
| 12 | 1 | 0 | 3 months ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/703 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 12 | 13 | 4 | 4 years ago | [test_jpeg](https://github.com/cfelton/test_jpeg)/704 | This is a myhdl test environment for the open-cores jpeg_encoder. |
| 12 | 0 | 0 | 4 years ago | [yosys-ice-experiments](https://github.com/laanwj/yosys-ice-experiments)/705 | Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain |
| 12 | 3 | 1 | 5 years ago | [ICEd](https://github.com/AnttiLukats/ICEd)/706 | Open Hardware for Open Source FPGA Toolchain |
| 12 | 12 | 1 | 2 years ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/707 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 12 | 5 | 0 | 2 years ago | [Autonomous-Drone-Design](https://github.com/ISKU/Autonomous-Drone-Design)/708 | Design real-time image processing, object recognition and PID control for Autonomous Drone. |
| 12 | 4 | 0 | 5 years ago | [radio-86rk-wxeda](https://github.com/andykarpov/radio-86rk-wxeda)/709 | Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board |
| 12 | 10 | 1 | 2 years ago | [c64-dodgypla](https://github.com/desaster/c64-dodgypla)/710 | Commodore 64 PLA replacement |
| 12 | 5 | 0 | 8 years ago | [Open-Source-System-on-Chip-Experiment](https://github.com/progranism/Open-Source-System-on-Chip-Experiment)/711 | Just experimenting with Open Source SoCs on my Altera dev kit. |
| 12 | 3 | 0 | 2 years ago | [crap-o-scope](https://github.com/mattvenn/crap-o-scope)/712 | crap-o-scope scope implementation for icestick |
| 12 | 1 | 0 | 4 years ago | [consolite-hardware](https://github.com/rfotino/consolite-hardware)/713 | A hardware implementation of the Consolite game console written in Verilog. |
| 12 | 0 | 0 | 2 years ago | [RISCV-CPU](https://github.com/kzoacn/RISCV-CPU)/714 | SJTU Computer Architecture(1) Hw |
| 12 | 0 | 0 | 2 years ago | [ulx3s-foss-blinky](https://github.com/q3k/ulx3s-foss-blinky)/715 | A template project for the ULX3S ECP5 FPGA board using only Open Source Software |
| 12 | 0 | 0 | 6 months ago | [Life_MiSTer](https://github.com/hrvach/Life_MiSTer)/716 | Conway's Game of Life in FPGA |
| 12 | 1 | 0 | a month ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/717 | RGB Project for most 3DO consoles. |
| 12 | 2 | 0 | 1 year, 3 months ago | [yoloRISC](https://github.com/gsomlo/yoloRISC)/718 | A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga |
| 12 | 3 | 0 | 5 months ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/719 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 12 | 2 | 0 | 9 months ago | [OPDB](https://github.com/PrincetonUniversity/OPDB)/720 | OpenPiton Design Benchmark |
| 12 | 4 | 0 | 8 years ago | [orpsoc](https://github.com/lgeek/orpsoc)/721 | [abandoned fork] OpenRISC Reference Platform SoC |
| 12 | 4 | 1 | 2 months ago | [jtdd](https://github.com/jotego/jtdd)/722 | Double Dragon FPGA core |
| 12 | 8 | 0 | 7 years ago | [VP2motion](https://github.com/sevikkk/VP2motion)/723 | FPGA based motion controller for RepRap style 3D printers |
| 12 | 6 | 2 | 5 years ago | [Pano-Logic-Zero-Client-G2-FPGA-Demo](https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo)/724 | Constraints file and Verilog demo code for the Pano Logic Zero Client G2 |
| 12 | 3 | 0 | 2 years ago | [DSITx](https://github.com/MightyDevices/DSITx)/725 | FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display |
| 12 | 2 | 0 | 1 year, 2 months ago | [net2axis](https://github.com/lucasbrasilino/net2axis)/726 | Verilog network module. Models network traffic from pcap to AXI-Stream |
| 12 | 8 | 2 | 22 days ago | [elec50010-2020-verilog-lab](https://github.com/m8pple/elec50010-2020-verilog-lab)/727 | Verilog lab material for ELEC50010 class |
| 12 | 2 | 0 | 3 days ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/728 | EDA physical synthesis optimization kit |
| 12 | 7 | 0 | 3 years ago | [mriscv_vivado](https://github.com/onchipuis/mriscv_vivado)/729 | A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv. |
| 12 | 2 | 2 | 1 year, 1 month ago | [upduino](https://github.com/tomverbeure/upduino)/730 | None |
| 12 | 8 | 0 | 4 years ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/731 | Synthesizable and Parameterized Cache Controller in Verilog |
| 12 | 8 | 0 | a month ago | [sha3](https://github.com/secworks/sha3)/732 | FIPS 202 compliant SHA-3 core in Verilog |
| 12 | 11 | 0 | 2 years ago | [riscvv](https://github.com/panweitao/riscvv)/733 | an open source uvm verification platform for e200 (riscv) |
| 12 | 6 | 0 | 2 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/734 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 12 | 1 | 0 | 6 years ago | [nand2tetris-vhdl](https://github.com/kzzch/nand2tetris-vhdl)/735 | nand2tetris files converted to VHDL so I can simulate them on an FPGA |
| 11 | 13 | 0 | 1 year, 2 months ago | [fpga-sdk-prj](https://github.com/syntacore/fpga-sdk-prj)/736 | FPGA-based SDK projects for SCRx cores |
| 11 | 8 | 0 | 8 years ago | [wimax_ofdm](https://github.com/jmesmon/wimax_ofdm)/737 | Partial Verilog implimentation of a WiMAX OFDM Phy |
| 11 | 10 | 0 | 4 years ago | [Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM](https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM)/738 | Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM) |
| 11 | 34 | 4 | a day ago | [iob-soc](https://github.com/IObundle/iob-soc)/739 | RISC-V System on Chip Template Based on the picorv32 Processor |
| 11 | 6 | 0 | 6 years ago | [parallella-fpga-tutorials](https://github.com/yanidubin/parallella-fpga-tutorials)/740 | A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org] |
| 11 | 1 | 0 | 10 months ago | [bitmips2019](https://github.com/Silverster98/bitmips2019)/741 | None |
| 11 | 2 | 0 | 1 year, 9 months ago | [hilotof](https://github.com/daveshah1/hilotof)/742 | HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs |
| 11 | 0 | 1 | 2 years ago | [miniatom](https://github.com/janrinze/miniatom)/743 | Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard |
| 11 | 0 | 0 | 5 months ago | [MiSTer-Arcade-DigDug](https://github.com/MrX-8B/MiSTer-Arcade-DigDug)/744 | FPGA implementation of DigDug arcade game |
| 11 | 0 | 0 | 2 years ago | [mera400f](https://github.com/jakubfi/mera400f)/745 | MERA-400 in an FPGA |
| 11 | 1 | 0 | 6 months ago | [Colorlight-5A-75B](https://github.com/kholia/Colorlight-5A-75B)/746 | Notes for Colorlight-5A-75B. |
| 11 | 1 | 1 | 1 year, 4 months ago | [Conways-Game-of-Life-with-Vlang](https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang)/747 |  Conway's life game in V |
| 11 | 8 | 0 | 2 years ago | [fpga-hdl](https://github.com/jeras/fpga-hdl)/748 | A set of small Verilog projects, to simulate and implement on FPGA development boards |
| 11 | 5 | 0 | 4 years ago | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/749 | This is a circular buffer controller used in FPGA. |
| 11 | 4 | 0 | 5 years ago | [Computer-Architecture](https://github.com/nblintao/Computer-Architecture)/750 | A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache. |
| 11 | 5 | 0 | 5 years ago | [verilog-tetris](https://github.com/rfotino/verilog-tetris)/751 | A Verilog implementation of the popular video game Tetris. |
| 11 | 3 | 0 | an hour ago | [skywater-openfpga](https://github.com/LNIS-Projects/skywater-openfpga)/752 | FPGA tape-outs using the open-source Skywater 130nm PDK and OpenFPGA |
| 11 | 7 | 0 | 8 years ago | [Verilog-Pac-Man](https://github.com/idanw/Verilog-Pac-Man)/753 | Verilog implementation of Pac-Man made for a class's final project |
| 11 | 10 | 0 | 7 years ago | [4way-cache](https://github.com/xdesigns/4way-cache)/754 | Verilog cache implementation of 4-way FIFO 16k Cache |
| 11 | 7 | 0 | 3 years ago | [TinyFPGA-SoC](https://github.com/tinyfpga/TinyFPGA-SoC)/755 | Opensource building blocks for TinyFPGA microcontrollers and retro computers. |
| 11 | 2 | 0 | 1 year, 11 months ago | [xulalx25soc](https://github.com/ZipCPU/xulalx25soc)/756 | A System on a Chip Implementation for the XuLA2-LX25 board |
| 11 | 12 | 0 | 2 years ago | [OFDM_802_11](https://github.com/phthinh/OFDM_802_11)/757 | None |
| 11 | 3 | 0 | 7 years ago | [ov](https://github.com/tmbinc/ov)/758 | None |
| 11 | 5 | 0 | 2 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/759 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 11 | 4 | 0 | 4 years ago | [NCL_sandbox](https://github.com/karlfant/NCL_sandbox)/760 | Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave. |
| 11 | 7 | 0 | 2 years ago | [Mustang](https://github.com/PulseRain/Mustang)/761 | Top level of PulseRain M10 RTL design |
| 11 | 9 | 1 | 8 years ago | [mips_16](https://github.com/freecores/mips_16)/762 | Educational 16-bit MIPS Processor |
| 11 | 8 | 1 | 3 years ago | [Radix-2-FFT](https://github.com/vinamarora8/Radix-2-FFT)/763 | Verilog code for a circuit implementation of Radix-2 FFT |
| 11 | 4 | 0 | 3 months ago | [uart](https://github.com/ben-marshall/uart)/764 | A simple implementation of a UART modem in Verilog. |
| 11 | 3 | 0 | 2 months ago | [ssith-aws-fpga](https://github.com/acceleratedtech/ssith-aws-fpga)/765 | Host software for running SSITH processors on AWS F1 FPGAs |
| 11 | 3 | 3 | 6 years ago | [ahci_mpi](https://github.com/linuxbest/ahci_mpi)/766 | an sata controller using smallest resource. |
| 11 | 12 | 1 | 1 year, 10 months ago | [digital-design-lab-manual](https://github.com/MIPSfpga/digital-design-lab-manual)/767 | Digital Design Labs |
| 11 | 5 | 0 | 3 months ago | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/768 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 11 | 11 | 5 | 3 years ago | [papiGB](https://github.com/diegovalverde/papiGB)/769 | Game Boy Classic fully functional FPGA implementation from scratch |
| 11 | 1 | 4 | 9 months ago | [fluent10g](https://github.com/aoeldemann/fluent10g)/770 | Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet |
| 11 | 11 | 0 | 1 year, 9 months ago | [vivado-ip-cores](https://github.com/CospanDesign/vivado-ip-cores)/771 | IP Cores that can be used within Vivado |
| 11 | 5 | 0 | 3 years ago | [Single-Cycle-CPU](https://github.com/AlexZhang267/Single-Cycle-CPU)/772 | None |
| 11 | 3 | 1 | 11 months ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/773 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 11 | 0 | 0 | 4 months ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/774 | Example Verilog code for Ulx3s |
| 11 | 2 | 0 | 10 months ago | [bfcpu](https://github.com/Icenowy/bfcpu)/775 | A simple CPU that runs Br**nf*ck code. |
| 11 | 4 | 0 | 2 years ago | [digital-design](https://github.com/defano/digital-design)/776 | An introduction to integrated circuit design with Verilog and the Papilio Pro development board. |
| 11 | 10 | 0 | 2 years ago | [32-bit-MIPS-Processor](https://github.com/sevvalmehder/32-bit-MIPS-Processor)/777 | A 32-bit MIPS processor used Altera Quartus II with Verilog. |
| 11 | 1 | 0 | 10 months ago | [ZC-RISCV-CORE](https://github.com/wzc810049078/ZC-RISCV-CORE)/778 | ZC RISCV CORE |
| 11 | 5 | 0 | 4 years ago | [gng](https://github.com/liuguangxi/gng)/779 | Gaussian noise generator Verilog IP core |
| 11 | 6 | 1 | 8 years ago | [md5_core](https://github.com/stass/md5_core)/780 | MD5 core in verilog |
| 11 | 1 | 0 | 23 days ago | [oberon](https://github.com/emard/oberon)/781 | None |
| 11 | 4 | 0 | 3 years ago | [OpenMIPS](https://github.com/muzilinxi90/OpenMIPS)/782 | OpenMIPS‚Äî‚Äî„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÂ§ÑÁêÜÂô®ÈÉ®ÂàÜ |
| 11 | 5 | 0 | 7 years ago | [orbuild](https://github.com/rdiez/orbuild)/783 | OpenRISC build system |
| 11 | 1 | 4 | 1 year, 3 months ago | [pumpkin](https://github.com/pobu-arch/pumpkin)/784 | None |
| 11 | 6 | 0 | 3 years ago | [ice40-stm32-sdram](https://github.com/knielsen/ice40-stm32-sdram)/785 | Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA |
| 11 | 9 | 2 | 3 years ago | [Verilog-Snippets](https://github.com/deepvyas/Verilog-Snippets)/786 | Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani |
| 11 | 3 | 1 | 4 years ago | [n64rgb](https://github.com/mrehkopf/n64rgb)/787 | Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes |
| 11 | 4 | 0 | 2 years ago | [MIPS-Architecture-CPU-design](https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design)/788 | BUAA SCSE - Computer Organization - Pipeline CPU design |
| 11 | 6 | 0 | 6 months ago | [Reindeer_Step](https://github.com/PulseRain/Reindeer_Step)/789 | Reindeer Soft CPU for Step CYC10 FPGA board |
| 11 | 14 | 0 | 8 years ago | [axi-bfm](https://github.com/sjaeckel/axi-bfm)/790 | git clone of http://code.google.com/p/axi-bfm/ |
| 11 | 1 | 0 | 6 years ago | [next186_soc_pc](https://github.com/tmatsuya/next186_soc_pc)/791 | Next186 SoC PC |
| 11 | 8 | 0 | a year ago | [digital_lab](https://github.com/KorotkiyEugene/digital_lab)/792 | Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty |
| 11 | 0 | 2 | 8 months ago | [plaid-bib-cpld](https://github.com/schlae/plaid-bib-cpld)/793 | A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip |
| 11 | 2 | 0 | 3 years ago | [fpga-synth](https://github.com/UA3MQJ/fpga-synth)/794 | FPGA based modular synth. |
| 11 | 1 | 0 | 2 years ago | [mips-cpu](https://github.com/synxlin/mips-cpu)/795 | The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline) |
| 11 | 8 | 0 | 1 year, 8 months ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/796 | None |
| 11 | 1 | 0 | 2 years ago | [sky-machine](https://github.com/overlogged/sky-machine)/797 | An untyped lambda calculus machine designed in FPGA. |
| 11 | 5 | 0 | 5 years ago | [Simple-32bit-ALU-Design](https://github.com/bobmshannon/Simple-32bit-ALU-Design)/798 | A simple, working, 32-bit ALU design. |
| 11 | 16 | 0 | a day ago | [CE202-LC-Lab-Manual](https://github.com/aut-ce/CE202-LC-Lab-Manual)/799 | Manual and Template Sources of Logic Circuit Laboratory  (Verilog Templates) |
| 11 | 0 | 0 | 5 years ago | [tetris-verilog](https://github.com/jeremycw/tetris-verilog)/800 | Verilog Tetris |
| 11 | 1 | 0 | Unknown | [100DayFPGA](https://github.com/abhishek-kakkar/100DayFPGA)/801 | Scratchpad repository for the 100-day FPGA challenge |
| 11 | 5 | 0 | Unknown | [md5cracker](https://github.com/zhemao/md5cracker)/802 | A Hardware MD5 Cracker for the Cyclone V SoC |
| 11 | 0 | 0 | Unknown | [brainf__k_CPU](https://github.com/moizumi99/brainf__k_CPU)/803 | A CPU that executes brainf**k language. Can be synthesized on FPGA |
| 11 | 8 | 0 | Unknown | [fpga-tutorial](https://github.com/pwmarcz/fpga-tutorial)/804 | FPGA tutorial |
| 11 | 2 | 0 | Unknown | [Hardware-Accelerated-SNN](https://github.com/arpanvyas/Hardware-Accelerated-SNN)/805 | Architecture for Spiking Neural Network |
| 10 | 11 | 17 | Unknown | [G729_CODE](https://github.com/nickrobinson/G729_CODE)/806 | G.729 Encoder |
| 10 | 7 | 0 | Unknown | [mor1kx-dev-env](https://github.com/juliusbaxter/mor1kx-dev-env)/807 | Development and verification environment for the mor1kx core |
| 10 | 1 | 0 | Unknown | [Arduboy_MiSTer](https://github.com/uXeBoy/Arduboy_MiSTer)/808 | Arduboy core for MiSTer, ported by Dan O'Shea and now based on Iulian Gheorghiu's atmega core. |
| 10 | 3 | 2 | Unknown | [novena-afe-hs-fpga](https://github.com/bunnie/novena-afe-hs-fpga)/809 | High Speed Analog Front End FPGA Firmware for Novena PVT1 |
| 10 | 2 | 0 | Unknown | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/810 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 10 | 3 | 0 | 3 years ago | [Fpga-PM-Radio](https://github.com/marsohod4you/Fpga-PM-Radio)/811 | Implement Phase Modulation Radio Transmitter in FPGA Altera MAX10, with Marsohod3bis FPGA board. |
| 10 | 6 | 0 | 3 years ago | [energy_detection_system](https://github.com/fquitin/energy_detection_system)/812 | USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner |
| 10 | 0 | 0 | 1 year, 10 months ago | [ice-risc](https://github.com/Icenowy/ice-risc)/813 | RISC CPU by Icenowy |
| 10 | 2 | 0 | 2 months ago | [zxuno_spectrum_core](https://github.com/mcleod-ideafix/zxuno_spectrum_core)/814 | A ZX Spectrum hardware description for the ZXUNO hardware and other platforms |
| 10 | 3 | 0 | Unknown | [core_soc](https://github.com/ultraembedded/core_soc)/815 | Basic Peripheral SoC (SPI, GPIO, Timer, UART) |
| 10 | 4 | 0 | Unknown | [dst40](https://github.com/jok40/dst40)/816 | None |
| 10 | 0 | 0 | Unknown | [qs-avg](https://github.com/Eelis/qs-avg)/817 | Proofs of Quicksort's average case complexity |
| 10 | 3 | 0 | 7 years ago | [Midi_SynthFpga](https://github.com/Thomasb81/Midi_SynthFpga)/818 | Sound synthetizer with an fpga |
| 10 | 2 | 0 | 8 months ago | [Jaguar_MiSTer_new](https://github.com/ElectronAsh/Jaguar_MiSTer_new)/819 | None |
| 10 | 2 | 0 | Unknown | [bladerf-dvbs2](https://github.com/mattzgto/bladerf-dvbs2)/820 | 16-APSK DVB-S2 Transmitter for BladeRF |
| 10 | 2 | 2 | Unknown | [protohdl](https://github.com/azonenberg/protohdl)/821 | Streaming FPGA/ASIC code generator for Google Protocol Buffers. |
| 10 | 2 | 0 | Unknown | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/822 | IP operations in verilog (simulation and implementation on ice40) |
| 10 | 6 | 1 | Unknown | [mojo-miner](https://github.com/byingyang/mojo-miner)/823 | A bitcoin miner for the mojo fpga development board by embedded micro |
| 10 | 8 | 6 | Unknown | [Archie_MiSTer](https://github.com/MiSTer-devel/Archie_MiSTer)/824 | Acorn Archimedes for MiSTer |
| 10 | 1 | 0 | Unknown | [pipelined-mips](https://github.com/DTV96Calibre/pipelined-mips)/825 | A Verilog implementation of a pipelined MIPS processor |
| 10 | 5 | 0 | Unknown | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/826 | An LeNet RTL implement onto FPGA |
| 10 | 6 | 0 | Unknown | [Example-Codes-for-Snorkeling-in-Verilog-Bay](https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay)/827 | Example Codes for Snorkeling in Verilog Bay |
| 10 | 3 | 0 | Unknown | [BK0011M_MIST](https://github.com/sorgelig/BK0011M_MIST)/828 | BK0011M (USSR retro home computer) core for MiST board |
| 10 | 0 | 0 | Unknown | [Virtual-Console](https://github.com/davewoo999/Virtual-Console)/829 | work in progress of a xterm-256color terminal |
| 10 | 3 | 0 | Unknown | [SIMPLE_MIPS_CPU](https://github.com/dtysky/SIMPLE_MIPS_CPU)/830 | A simple MIPS CPU, for fun. |
| 10 | 2 | 1 | Unknown | [rudolv](https://github.com/bobbl/rudolv)/831 | RISC-V processor |
| 10 | 2 | 0 | Unknown | [hunter-fan-controller](https://github.com/jhol/hunter-fan-controller)/832 | An Lattice iCE40 FPGA based controller for ceiling fans by the Hunter Fan Company |
| 10 | 2 | 0 | Unknown | [panog1_opl3](https://github.com/skiphansen/panog1_opl3)/833 | A port of the OPL3 to the Panologic G1 thin client |
| 10 | 6 | 0 | Unknown | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/834 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 10 | 4 | 0 | Unknown | [OpenProjects](https://github.com/vinodpa/OpenProjects)/835 | None |
| 10 | 1 | 1 | Unknown | [fpga-cam-spartan6-mt9v034](https://github.com/kalmi/fpga-cam-spartan6-mt9v034)/836 | None |
| 10 | 2 | 17 | Unknown | [Verilog](https://github.com/ashleyjr/Verilog)/837 | None |
| 10 | 0 | 0 | Unknown | [fpga_nes](https://github.com/irwinz321/fpga_nes)/838 | Recreating an NES in verilog |
| 10 | 3 | 0 | Unknown | [SuperHexagonFPGA](https://github.com/SamP20/SuperHexagonFPGA)/839 | FPGA clone of the game Super Hexagon |
| 10 | 9 | 0 | Unknown | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/840 | Asynchronous fifo in verilog |
| 10 | 0 | 0 | 2 days ago | [DVP_to_UDP](https://github.com/KoroB14/DVP_to_UDP)/841 | Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA |
| 10 | 6 | 0 | 1 year, 3 months ago | [verilog-divider](https://github.com/risclite/verilog-divider)/842 | a super-simple pipelined verilog divider. flexible to define stages |
| 10 | 3 | 0 | 3 years ago | [bextdep](https://github.com/cliffordwolf/bextdep)/843 | Reference Hardware Implementations of Bit Extract/Deposit Instructions |
| 10 | 3 | 0 | 7 months ago | [CNNAF-CNN-Accelerator](https://github.com/eda-lab/CNNAF-CNN-Accelerator)/844 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 10 | 9 | 0 | 3 days ago | [FT245_interface](https://github.com/6thimage/FT245_interface)/845 | Verilog module to communicate with the FT245 interface of an FTDI FT2232H |
| 10 | 4 | 1 | 4 years ago | [dvi_lvds](https://github.com/julbouln/dvi_lvds)/846 | DVI to LVDS Verilog converter |
| 10 | 3 | 0 | 9 years ago | [crunchy](https://github.com/tmbinc/crunchy)/847 | Distributed FPGA Number Crunching for the Masses |
| 10 | 4 | 0 | 4 years ago | [ConvNN_FPGA_Accelerator](https://github.com/ztgao/ConvNN_FPGA_Accelerator)/848 | None |
| 10 | 3 | 0 | 2 years ago | [Nexys-4-DDR-Keyboard](https://github.com/Digilent/Nexys-4-DDR-Keyboard)/849 | None |
| 10 | 2 | 0 | 8 months ago | [wbpwmaudio](https://github.com/ZipCPU/wbpwmaudio)/850 | A wishbone controlled PWM (audio) controller |
| 10 | 1 | 0 | 12 days ago | [Verilog-Playground](https://github.com/rob-ng15/Verilog-Playground)/851 | Verilog Experiment Area |
| 10 | 10 | 0 | 15 years ago | [uart16550](https://github.com/freecores/uart16550)/852 | UART 16550 core |
| 10 | 3 | 0 | 9 months ago | [rtcclock](https://github.com/ZipCPU/rtcclock)/853 | A Real Time Clock core for FPGA's |
| 10 | 1 | 0 | 8 years ago | [bfcpu2](https://github.com/whitequark/bfcpu2)/854 | A pipelined brainfuck softcore in Verilog |
| 10 | 1 | 0 | 5 years ago | [v.vga.font8x16](https://github.com/MParygin/v.vga.font8x16)/855 | Verilog VGA font generator 8 by 16 pixels |
| 10 | 5 | 0 | 16 years ago | [jtag](https://github.com/freecores/jtag)/856 | JTAG Test Access Port (TAP) |
| 10 | 0 | 1 | 5 years ago | [oram](https://github.com/kwonalbert/oram)/857 | Recursive unified ORAM |
| 10 | 2 | 0 | 9 months ago | [color3](https://github.com/tomverbeure/color3)/858 | Information about eeColor Color3 HDMI FPGA board |
| 10 | 2 | 0 | 9 years ago | [oc-i2c](https://github.com/trondd/oc-i2c)/859 | I2C controller core from Opencores.org |
| 10 | 8 | 0 | 6 years ago | [Verilog-I2C-Slave](https://github.com/AdriaanSwan/Verilog-I2C-Slave)/860 | Verilog I2C Slave |
| 10 | 5 | 0 | 5 years ago | [numatolib](https://github.com/jblang/numatolib)/861 | Demo Library for Numato FPGA Boards |
| 10 | 0 | 0 | 4 months ago | [fomu-vga](https://github.com/mntmn/fomu-vga)/862 | None |
| 10 | 7 | 1 | 6 years ago | [apbi2c](https://github.com/freecores/apbi2c)/863 | APB to I2C |
| 10 | 11 | 0 | 2 years ago | [CurriculumDesign-PrinciplesOfComputerOrganization](https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization)/864 | Âçé‰∏≠ÁßëÊäÄÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫15Á∫ßËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°ÔºåÂàÜÂà´Áî®logisimÂíåVerilogÂÆûÁé∞ÁÆÄÂçïCPU |
| 10 | 9 | 0 | 3 years ago | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/865 | AXI4 BFM in Verilog |
| 10 | 10 | 3 | 4 hours ago | [caravel](https://github.com/efabless/caravel)/866 | None |
| 10 | 2 | 0 | 5 years ago | [mc6502](https://github.com/toyoshim/mc6502)/867 | Cycle accurate MC6502 compatible processor in Verilog. |
| 10 | 0 | 0 | 6 years ago | [JagNetlists](https://github.com/Torlus/JagNetlists)/868 | Atari Jaguar netlists compiler |
| 10 | 1 | 0 | 10 months ago | [ice40_8bitworkshop](https://github.com/n24bass/ice40_8bitworkshop)/869 |  "Designing Video Game Hardware in Verilog" in  iCE40HX8K Breakout Board. |
| 10 | 8 | 0 | 3 years ago | [ft232h-core](https://github.com/xiedidan/ft232h-core)/870 | None |
| 10 | 0 | 0 | 1 year, 11 months ago | [gameboy-sound-chip](https://github.com/aselker/gameboy-sound-chip)/871 | None |
| 10 | 1 | 0 | 3 years ago | [QuickSPI](https://github.com/Wissance/QuickSPI)/872 | Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface |
| 10 | 6 | 0 | 5 months ago | [Azure-SDR](https://github.com/Elrori/Azure-SDR)/873 | SW SDR |
| 10 | 8 | 0 | 2 years ago | [FPGA-Mnist](https://github.com/Johnny-Zou/FPGA-Mnist)/874 | Hand written number classification done in hardware (De1-SoC board) using neural networks |
| 10 | 9 | 0 | 3 years ago | [nitro-parts-lib-mipi](https://github.com/BrooksEE/nitro-parts-lib-mipi)/875 | RTL for mipi serialize and deserialize |
| 10 | 1 | 0 | 8 months ago | [wbpmic](https://github.com/ZipCPU/wbpmic)/876 | Wishbone controller for a MEMs microphone |
| 10 | 2 | 0 | 25 days ago | [composite-design](https://github.com/wzd1360/composite-design)/877 | ‰ª™ÁßëÁªºÂêàÁîµÂ≠êËÆæËÆ° |
| 10 | 1 | 1 | 8 years ago | [uart_dpi](https://github.com/rdiez/uart_dpi)/878 | DPI module for UART-based console interaction with Verilator simulations |
| 10 | 3 | 0 | 22 days ago | [NeoChips](https://github.com/neogeodev/NeoChips)/879 | Replacement "chips" for NeoGeo systems |
| 9 | 1 | 0 | 9 years ago | [Four-Color-Theorem-Maintenance](https://github.com/kik/Four-Color-Theorem-Maintenance)/880 | Fixed FCT proof for latest coq and ssreflect |
| 9 | 1 | 0 | 1 year, 8 months ago | [MIPS-pipeline-CPU](https://github.com/FlyGinger/MIPS-pipeline-CPU)/881 | None |
| 9 | 0 | 0 | 10 months ago | [Arduissimo](https://github.com/cloudxcc/Arduissimo)/882 | Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T). |
| 9 | 2 | 0 | 1 year, 7 months ago | [FPGA_Vending_Machine](https://github.com/Quzard/FPGA_Vending_Machine)/883 | ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüFPGAËØæÁ®ãËÆæËÆ°‚Äî‚ÄîÂîÆË¥ßÊú∫ |
| 9 | 5 | 0 | 3 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/884 | Â≠¶‰π†AXIÊé•Âè£Ôºå‰ª•Âèäxilinx DDR3 IP‰ΩøÁî® |
| 9 | 6 | 0 | 4 years ago | [alu-8bit](https://github.com/uttu357/alu-8bit)/885 | Verilog Code for an 8-bit ALU |
| 9 | 1 | 0 | 2 years ago | [computer_architecture_class](https://github.com/sathibault/computer_architecture_class)/886 | Resources from my class on computer architecture design |
| 9 | 2 | 0 | 5 years ago | [UART_ECHO](https://github.com/ptracton/UART_ECHO)/887 | Verilog UART FIFO that will just echo back characters.  Useful for testing the communications path. |
| 9 | 3 | 2 | 3 years ago | [vivado-picorv32](https://github.com/GuzTech/vivado-picorv32)/888 | A Vivado IP package of the PicoRV32 RISC-V processor |
| 9 | 1 | 0 | 1 year, 10 months ago | [cpld-6502](https://github.com/Arlet/cpld-6502)/889 | 6502 CPU in 4 small CPLDs |
| 9 | 3 | 1 | 3 months ago | [getting-started-with-verilog](https://github.com/aklsh/getting-started-with-verilog)/890 | Verilog modules for beginners |
| 9 | 2 | 0 | 6 years ago | [uart](https://github.com/stffrdhrn/uart)/891 | Verilog uart receiver and transmitter modules for De0 Nano |
| 9 | 5 | 0 | 5 years ago | [bwa-mem-sw](https://github.com/peterpengwei/bwa-mem-sw)/892 | None |
| 9 | 8 | 0 | 2 years ago | [single-cycle-CPU](https://github.com/Liu-YT/single-cycle-CPU)/893 | ÂçïÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞ |
| 9 | 8 | 0 | 5 years ago | [Multiported-RAM](https://github.com/AmeerAbdelhadi/Multiported-RAM)/894 | Modular Multi-ported SRAM-based Memory |
| 9 | 17 | 0 | 2 years ago | [Advanced-Embedded-System-Design-Flow-on-Zynq](https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq)/895 | None |
| 9 | 1 | 0 | 10 months ago | [qemu-hdl-cosim](https://github.com/RSPwFPGAs/qemu-hdl-cosim)/896 | VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs |
| 9 | 6 | 0 | 6 years ago | [Ethernet-communication-VHDL](https://github.com/nimazad/Ethernet-communication-VHDL)/897 | FPGA implementation of Real-time Ethernet communication using RMII Interface |
| 9 | 6 | 0 | 12 years ago | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/898 | configurable cordic core in verilog |
| 9 | 1 | 0 | 8 years ago | [ethernet_dpi](https://github.com/rdiez/ethernet_dpi)/899 | DPI module for Ethernet-based interaction with Verilator simulations |
| 9 | 1 | 0 | 6 years ago | [Gameboy](https://github.com/nightslide7/Gameboy)/900 | 18-545 Fighting Meerkats |
| 9 | 0 | 1 | 10 years ago | [Amigo](https://github.com/ezrec/Amigo)/901 | Amigo 1000 - Conversion of the Amiga 1000 schematic into Verilog 2001 RTL |
| 9 | 4 | 0 | 3 months ago | [FPGA-Snappy-Decompressor](https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor)/902 | A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one. |
| 9 | 5 | 1 | 2 years ago | [FPGA-edge_detect](https://github.com/stratoes/FPGA-edge_detect)/903 | Nexys 4 DDR Artix-7 |
| 9 | 2 | 0 | 2 years ago | [v8cpu](https://github.com/vsergeev/v8cpu)/904 | v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog. |
| 9 | 3 | 0 | 8 years ago | [GestureRecognition_Verilog](https://github.com/zEko/GestureRecognition_Verilog)/905 | Identifies ASL Hand Gesture for numbers using image processing in verilog |
| 9 | 1 | 1 | 1 year, 1 month ago | [plus4](https://github.com/ishe/plus4)/906 | FPGATED based plus4 implementation using Papilio Pro platform |
| 9 | 2 | 0 | 2 years ago | [workshop_badge](https://github.com/mmicko/workshop_badge)/907 | Proposal for FPGA workshop badge for Hackaday Belgrade 2018 |
| 9 | 2 | 0 | 8 years ago | [Verilog-Spectrum-Analyzer](https://github.com/nhandyal/Verilog-Spectrum-Analyzer)/908 | FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board. |
| 9 | 9 | 0 | 2 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/909 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 9 | 1 | 10 | a month ago | [spartan-edge-accelerator-graphical-system](https://github.com/smartperson/spartan-edge-accelerator-graphical-system)/910 | WIP Graphics layer and inter IC communication for the Spartan Edge Accelerator fpga/mcu hybrid board |
| 9 | 1 | 0 | 6 years ago | [Pulse-Width-Modulation-IP](https://github.com/andrade824/Pulse-Width-Modulation-IP)/911 | A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC) |
| 9 | 4 | 0 | 3 years ago | [hdmi-ts](https://github.com/aomtoku/hdmi-ts)/912 | hdmi-ts Project |
| 9 | 5 | 0 | 7 hours ago | [vsdstdcelldesign](https://github.com/nickson-jose/vsdstdcelldesign)/913 | This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. |
| 9 | 1 | 0 | 3 years ago | [cmpe220fall16](https://github.com/masc-ucsc/cmpe220fall16)/914 | Public repository of the UCSC CMPE220 class project |
| 9 | 3 | 0 | 3 years ago | [FPGAMAG18](https://github.com/aquaxis/FPGAMAG18)/915 | FPGA Magazine No.18 - RISC-V |
| 9 | 3 | 0 | 2 years ago | [BareBonesCortexM0](https://github.com/siorpaes/BareBonesCortexM0)/916 | Extremely basic CortexM0 SoC based on ARM DesignStart Eval |
| 9 | 1 | 0 | 1 year, 3 months ago | [sequent](https://github.com/egnaf/sequent)/917 | Sequential entries of a long number with offset for the FPGA microarchitecture on system verilog |
| 9 | 8 | 0 | 6 months ago | [DDLM](https://github.com/RomeoMe5/DDLM)/918 | –ò—Å—Ö–æ–¥–Ω—ã–µ –∫–æ–¥—ã –∫ –≥–ª–∞–≤–∞–º –∫–Ω–∏–≥–∏ "–¶–∏—Ñ—Ä–æ–≤–æ–π —Å–∏–Ω—Ç–µ–∑: –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–π –∫—É—Ä—Å" (–ø–æ–¥ —Ä–µ–¥. –ê.–Æ. –†–æ–º–∞–Ω–æ–≤–∞ –∏ –Æ.–í. –ü–∞–Ω—á—É–ª–∞) |
| 9 | 4 | 0 | 10 months ago | [Arcade-1943_MiSTer](https://github.com/MiSTer-devel/Arcade-1943_MiSTer)/919 | CAPCOM's 1943 arcade clone. (port of JT1943 core) |
| 9 | 3 | 5 | 5 years ago | [bk0010](https://github.com/svofski/bk0010)/920 | –ë–ö - –≤ –§–ü–ì–ê! |
| 9 | 4 | 0 | 1 year, 10 months ago | [tinyzip](https://github.com/ZipCPU/tinyzip)/921 | A ZipCPU based demonstration for the TinyFPGA BX board |
| 9 | 7 | 0 | 2 years ago | [bbcpu](https://github.com/google/bbcpu)/922 | None |
| 9 | 10 | 1 | 3 years ago | [sobel](https://github.com/usmanwardag/sobel)/923 | Implementation of Sobel Filter in Verilog |
| 9 | 2 | 0 | 4 months ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/924 | USB serial device (CDC-ACM) |
| 9 | 2 | 0 | 2 days ago | [spam-1](https://github.com/Johnlon/spam-1)/925 | Simple CPU simulation built using Logism Evolution and including and Assembler build using google sheets |
| 9 | 3 | 8 | 2 years ago | [automatic-chainsaw](https://github.com/disaderp/automatic-chainsaw)/926 | A custom 16-bit computer |
| 9 | 1 | 0 | 3 years ago | [ice40-toys-and-examples](https://github.com/brandonpelfrey/ice40-toys-and-examples)/927 | Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain |
| 9 | 1 | 0 | 5 years ago | [VerilogCogs](https://github.com/Cognoscan/VerilogCogs)/928 | Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun. |
| 9 | 179 | 0 | 4 years ago | [ece4750-tut4-verilog](https://github.com/cornell-ece4750/ece4750-tut4-verilog)/929 | ECE 4750 Tutorial 4: Verilog Hardware Description Language |
| 9 | 4 | 0 | 1 year, 9 months ago | [MIPS-V](https://github.com/Lyncien/MIPS-V)/930 | ÁªÑÊàêÂéüÁêÜËØæÁ®ãÂÆûÈ™åÔºöMIPS ÊµÅÊ∞¥Á∫øCPUÔºåÂÆûÁé∞36Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµã |
| 9 | 2 | 1 | 7 months ago | [tv80](https://github.com/hutch31/tv80)/931 | TV80 Z80-compatible microprocessor |
| 9 | 1 | 0 | 3 years ago | [XNORNet4FPGA](https://github.com/wanganran/XNORNet4FPGA)/932 | XNOR-Net inference on low-power IGLOO FPGA using Chisel |
| 9 | 2 | 0 | 2 years ago | [stargate](https://github.com/stargate-team/stargate)/933 | StarGate is a programming and runtime framework for enabing easy and efficient deployment of various accerators. |
| 9 | 2 | 0 | 5 years ago | [Single-Cycle-MIPS](https://github.com/kavinr/Single-Cycle-MIPS)/934 | Single Cycle MIPS Implementation in Verilog |
| 9 | 3 | 0 | 1 year, 4 months ago | [HDLBits_Practice_verilog](https://github.com/M-HHH/HDLBits_Practice_verilog)/935 | This is a practice of verilog coding  |
| 9 | 7 | 6 | 4 years ago | [pifo-hardware](https://github.com/programmable-scheduling/pifo-hardware)/936 | None |
| 9 | 0 | 0 | 4 years ago | [VerilogTIS100](https://github.com/Cognoscan/VerilogTIS100)/937 | Implementation of the TIS-100 Tessellated Intelligence System. |
| 9 | 1 | 1 | 2 years ago | [32-bit-Multicycle-CPU](https://github.com/johnc219/32-bit-Multicycle-CPU)/938 | Verilog Implementation of a 32-bit Multicycle CPU |
| 9 | 5 | 0 | 23 days ago | [M65C02A](https://github.com/MorrisMA/M65C02A)/939 | Enhanced 6502/65C02 Microprogrammed Verilog Processor Core |
| 9 | 5 | 0 | 4 years ago | [LMS-Adaptive-filter](https://github.com/DexWen/LMS-Adaptive-filter)/940 | LMS-Adaptive Filter implement using verilog and Matlab |
| 9 | 3 | 0 | 4 years ago | [NetUP_Dual_Universal_CI-fpga](https://github.com/aospan/NetUP_Dual_Universal_CI-fpga)/941 | VHDL NetUP Universal Dual DVB-CI FPGA firmware |
| 9 | 9 | 0 | 8 years ago | [netv_fpga_hdmi_overlay](https://github.com/bnewbold/netv_fpga_hdmi_overlay)/942 | Mirror of NeTV FPGA Verilog Code |
| 9 | 2 | 0 | 8 months ago | [ulx3s_zx81](https://github.com/lawrie/ulx3s_zx81)/943 | ZX80/81 implementation for the Ulx3s |
| 9 | 3 | 0 | 2 years ago | [xdcom](https://github.com/kailiuXD/xdcom)/944 | This is a demo for still image compression application |
| 9 | 6 | 0 | 5 years ago | [fpga-signal-generator](https://github.com/UA3MQJ/fpga-signal-generator)/945 | FPGA based signal generator |
| 9 | 9 | 0 | 2 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/946 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 9 | 7 | 0 | 3 years ago | [HDC-Language-Recognition](https://github.com/abbas-rahimi/HDC-Language-Recognition)/947 | Hyperdimensional computing for language recognition: Matlab and RTL implementations  |
| 9 | 7 | 0 | 8 years ago | [ddr3_sdram](https://github.com/freecores/ddr3_sdram)/948 | DDR3 SDRAM controller |
| 9 | 7 | 0 | 14 days ago | [general-cores](https://github.com/lnls-dig/general-cores)/949 | general-cores |
| 9 | 2 | 1 | 11 months ago | [verilog](https://github.com/webfpga/verilog)/950 | Verilog Examples and WebFPGA Standard Library |
| 9 | 3 | 2 | 2 years ago | [TDC](https://github.com/RuiMachado39/TDC)/951 | Verilog implementation of a tapped delay line TDC |
| 9 | 1 | 0 | 2 years ago | [VerilogSHA256Miner](https://github.com/JeremyV2014/VerilogSHA256Miner)/952 | Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board. |
| 9 | 7 | 1 | 2 years ago | [AX301](https://github.com/alinxalinx/AX301)/953 | AX301 |
| 9 | 2 | 0 | 1 year, 6 months ago | [PH-Experiment](https://github.com/Fassial/PH-Experiment)/954 | Â§ß‰∫å‰∏äÂ≠¶Êúü--ËÆ°ÁÆóÊú∫ÁªÑÊàê‰∏éËÆæËÆ°(PH)--ÂÆûÈ™å |
| 9 | 0 | 0 | 6 years ago | [all_spark_cube](https://github.com/chadharrington/all_spark_cube)/955 | All files related to the All Spark Cube built by Adaptive Computing and friends |
| 9 | 5 | 0 | 7 years ago | [verilog-pong](https://github.com/yzheng624/verilog-pong)/956 | Pong on an FPGA in Verilog. |
| 9 | 5 | 0 | 4 years ago | [FPGA_FM_transmitter](https://github.com/marsohod4you/FPGA_FM_transmitter)/957 | Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III. |
| 9 | 4 | 0 | 3 years ago | [A2](https://github.com/impedimentToProgress/A2)/958 | None |
| 9 | 3 | 0 | 1 year, 7 months ago | [ddec](https://github.com/zhelnio/ddec)/959 | Digital Design Express Course |
| 9 | 0 | 0 | 4 months ago | [mips-cpu](https://github.com/skyzh/mips-cpu)/960 | üíª A 5-stage pipeline MIPS CPU implementation in Verilog. |
| 9 | 1 | 0 | 16 hours ago | [raiden](https://github.com/IBM/raiden)/961 | Raiden project |
| 9 | 4 | 0 | 7 years ago | [xula-lib-verilog](https://github.com/romovs/xula-lib-verilog)/962 | Collection of helper modules for XuLA-200 FPGA development board written in Verilog-2001. |
| 9 | 1 | 0 | 2 years ago | [curso-verilog.v](https://github.com/jjchico/curso-verilog.v)/963 | None |
| 9 | 9 | 1 | 2 months ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/964 | AXI Interface Nand Flash Controller (Sync mode) |
| 9 | 3 | 6 | 1 year, 1 month ago | [loam](https://github.com/phanrahan/loam)/965 | Loam system models |
| 9 | 1 | 2 | 6 months ago | [embedded_hacking](https://github.com/kxynos/embedded_hacking)/966 | Collection of scripts and how-to for hacking embedded devices |
| 9 | 1 | 2 | 1 year, 8 months ago | [Nirah](https://github.com/AaronKel/Nirah)/967 | Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems. |
| 9 | 1 | 0 | 9 months ago | [icestick-glitcher](https://github.com/SySS-Research/icestick-glitcher)/968 | Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit |
| 9 | 10 | 1 | 4 years ago | [i2c-master](https://github.com/joelagnel/i2c-master)/969 | An i2c master controller implemented in Verilog |
| 9 | 4 | 0 | 1 year, 5 months ago | [up5k_vga](https://github.com/emeb/up5k_vga)/970 | A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA |
| 9 | 0 | 1 | 5 years ago | [novena-spi-romulator](https://github.com/bunnie/novena-spi-romulator)/971 | SPI romulator |
| 9 | 2 | 0 | 2 years ago | [mips-pipeline](https://github.com/melzareix/mips-pipeline)/972 | Mips Pipeline Processor |
| 9 | 4 | 0 | 1 year, 3 months ago | [Delta-sigma-ADC-verilog](https://github.com/Elrori/Delta-sigma-ADC-verilog)/973 | Delta-sigma ADC,PDM audio FPGA Implementation |
| 8 | 1 | 0 | 7 years ago | [rc4-prbs](https://github.com/Groundworkstech/rc4-prbs)/974 | A Verilog open-source implementation of a RC4 encryption algorigthm using a pseudorandom binary sequence (PRBS) for FPGA synthesis. |
| 8 | 5 | 0 | 7 years ago | [nexys2-verilog-samples](https://github.com/utzig/nexys2-verilog-samples)/975 | Some verilog examples to run on a Digilent Nexys2 |
| 8 | 8 | 0 | 3 years ago | [EPC-Gen2-RFID-Tag-Baseband-Processor](https://github.com/Gurint/EPC-Gen2-RFID-Tag-Baseband-Processor)/976 | Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers |
| 8 | 6 | 0 | 2 years ago | [ps2](https://github.com/freecores/ps2)/977 | PS2 interface |
| 8 | 3 | 0 | 11 years ago | [vlsi681spring09](https://github.com/GregMefford/vlsi681spring09)/978 | Class Project for 681 VLSI System Design Course at The University of Cincinnati, Spring 2009 |
| 8 | 7 | 0 | 11 months ago | [Amber-Marsohod2](https://github.com/marsohod4you/Amber-Marsohod2)/979 | Port of Amber ARM Core project to Marsohod2 platform |
| 8 | 9 | 0 | 2 years ago | [SoC-Design-DDR3-Controller](https://github.com/funannoka/SoC-Design-DDR3-Controller)/980 | DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog |
| 8 | 1 | 1 | 3 years ago | [Chip-Design](https://github.com/SeniorProject-2016/Chip-Design)/981 | Design and Verification of a Complete Application Specific Integrated Circuit |
| 8 | 1 | 0 | 10 years ago | [adat-verilog](https://github.com/bendyer/adat-verilog)/982 | Altera Cyclone FPGA cores for dealing with ADAT I/O, written in Verilog. |
| 8 | 6 | 0 | 1 year, 1 month ago | [CyNAPSEv11](https://github.com/saunak1994/CyNAPSEv11)/983 | The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL |
| 8 | 2 | 0 | 2 years ago | [FPGA_SOBLE_OV7670](https://github.com/suisuisi/FPGA_SOBLE_OV7670)/984 | FPGA_SOBLE_OV7670 |
| 8 | 1 | 0 | 4 years ago | [i2cmon](https://github.com/jhallen/i2cmon)/985 | FPGA-based I2C to RS-232 serial converter / bus monitor |
| 8 | 4 | 0 | 3 years ago | [CPUonFPGA](https://github.com/gmish27/CPUonFPGA)/986 | It's a basic computer designed using VERILOG on XILINX FPGA architecture. |
| 8 | 4 | 0 | 3 years ago | [Rocket-Chip](https://github.com/riscveval/Rocket-Chip)/987 | None |
| 8 | 2 | 0 | 1 year, 11 months ago | [mini16_cpu](https://github.com/miya4649/mini16_cpu)/988 | Very small and high performance CPU |
| 8 | 0 | 0 | 10 months ago | [MiSTerTutorial](https://github.com/SKuRGe911/MiSTerTutorial)/989 | MiSTer Tutorial |
| 8 | 2 | 0 | 2 years ago | [SpartanMini](https://github.com/jonthomasson/SpartanMini)/990 | A flexible, simple, yet powerful FPGA development board. |
| 8 | 4 | 1 | 2 months ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/991 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 8 | 0 | 0 | 1 year, 8 months ago | [cute-qcw](https://github.com/westonb/cute-qcw)/992 | A compact qcw tesla coil system |
| 8 | 2 | 0 | 3 years ago | [HLS_Legup](https://github.com/wincle626/HLS_Legup)/993 | None |
| 8 | 4 | 0 | 3 years ago | [S64X7](https://github.com/KestrelComputer/S64X7)/994 | 64-bit MISC Architecture CPU |
| 8 | 2 | 1 | 2 years ago | [sigma](https://github.com/hatimak/sigma)/995 | None |
| 8 | 2 | 0 | 6 years ago | [cpu](https://github.com/travisg/cpu)/996 | fpga based cpu hackery |
| 8 | 1 | 0 | 1 year, 8 days ago | [MiSTer-Lightweight-Framework](https://github.com/MrX-8B/MiSTer-Lightweight-Framework)/997 | Lightweight framework using MiSTer IO board for core developers |
| 8 | 0 | 0 | a month ago | [ctf-writeups](https://github.com/braindead/ctf-writeups)/998 | My CTF writeups |
| 8 | 3 | 0 | 1 year, 7 months ago | [xoro](https://github.com/ZiCog/xoro)/999 | A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano |
| 8 | 8 | 0 | 6 years ago | [unambiguous-encapsulation](https://github.com/mossmann/unambiguous-encapsulation)/1000 | experiments relating to the encapsulation of data within other data |