Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Dec 11 16:32:57 2020
| Host         : abraracoucix.etis-lab.fr running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 65
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 49         |
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.012 ns between U2/mux_table_output_reg[14]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[14] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.122 ns between U2/mux_table_output_reg[13]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[13] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -10.226 ns between U2/mux_table_output_reg[9]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[9] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -10.271 ns between U2/mux_table_output_reg[12]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[12] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -10.277 ns between U2/mux_table_output_reg[8]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[8] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -10.330 ns between U2/mux_table_output_reg[11]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[11] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -10.356 ns between U2/mux_table_output_reg[7]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[7] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -10.403 ns between U2/mux_table_output_reg[10]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[10] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -10.471 ns between U2/mux_table_output_reg[4]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[4] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -10.512 ns between U2/mux_table_output_reg[6]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[6] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -10.535 ns between U2/mux_table_output_reg[3]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[3] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -10.563 ns between U2/mux_table_output_reg[5]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[5] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -10.643 ns between U2/mux_table_output_reg[1]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[1] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -10.719 ns between U2/mux_table_output_reg[0]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[0] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -10.731 ns between U2/mux_table_output_reg[2]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[2] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -26.021 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -26.781 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -26.783 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -26.820 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -26.840 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -26.888 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -26.961 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -27.014 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -27.015 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -27.100 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -27.109 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -27.119 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -27.147 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -27.158 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -27.173 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -27.178 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -27.179 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -27.190 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -27.199 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -27.224 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -27.248 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -27.257 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -27.260 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -27.278 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -27.301 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[24]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -27.314 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[28]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -27.374 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[30]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -27.377 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[29]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -27.387 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[31]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -27.389 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -27.411 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[25]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -27.448 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[26]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -27.484 ns between weight[5] (clocked by clk) and Concurrent_loop_for_pixels[0].U1/result_reg[27]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -9.950 ns between U2/mux_table_output_reg[15]/D (clocked by Concurrent_loop_for_pixels[0].U1/flag) and VecOut_mux[15] (clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[0] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[10] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[11] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[12] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[13] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[14] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[15] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[1] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[2] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[3] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[4] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[5] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[6] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[7] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[8] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on VecOut_mux[9] relative to clock(s) VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag_1 
Related violations: <none>


