Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  5 16:06:17 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_reg_Dijkstra_reg_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_dijkstra_reg_Dijkstra_reg_0_0 (elsys-design.com:user:Dijkstra_reg:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  5 15:49:53 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_reg_Dijkstra_reg_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_dijkstra_reg_Dijkstra_reg_0_0 (elsys-design.com:user:Dijkstra_reg:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  5 15:13:46 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_reg_Dijkstra_reg_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_dijkstra_reg_Dijkstra_reg_0_0 (elsys-design.com:user:Dijkstra_reg:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  5 15:08:38 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_reg_Dijkstra_reg_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_dijkstra_reg_Dijkstra_reg_0_0 (elsys-design.com:user:Dijkstra_reg:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  5 14:44:27 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_reg_Dijkstra_reg_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_dijkstra_reg_Dijkstra_reg_0_0 (elsys-design.com:user:Dijkstra_reg:1.0) from (Rev. 6) to (Rev. 7)

