// Copyright 2021 ETH Zurich and University of Bologna.
//
// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// Author: Matteo Perotti, ETH Zurich

#include "fft.h"

// Single-core FFT
// DIF Cooley-Tukey algorithm
// At every iteration, we store indexed
// todo: simplify the last iteration, which do not require twiddle factors
void fft_sc(double *s, double *buf, const double *twi, const uint16_t *seq_idx,
            const uint16_t *rev_idx, const unsigned int nfft,
            const unsigned int log2_nfft, const unsigned int cid,
            const double *final_store) {

  // Always run in dual-core mode
  const unsigned int dc = 1;

  // Real part of the twiddles
  const double *re_t = twi;
  // Img part of the twiddles
  // If the multiplication is slow, pass via func args directly
  const double *im_t = twi + (nfft >> 1) * log2_nfft;

  // Keep half of the samples in a vector register
  size_t avl;
  size_t vl;

  // Loop through the butterfly stages
  // The last loop is easily optimizable (we know the twiddle factors)
  for (unsigned int bf = 0; bf < log2_nfft; ++bf) {
    // Keep half of the samples in a vector register
    avl = nfft >> 1;

    // Swap between the two buffers
    // If this comes from a DC butterfly, invert the assignment
    const double *i_buf;
    double *o_buf;
    if (dc) {
      i_buf = !(bf & 1) ? buf : s;
      o_buf = !(bf & 1) ? s : buf;
    } else {
      i_buf = (bf & 1) ? buf : s;
      o_buf = (bf & 1) ? s : buf;
    }

    // Last iteration
    if (bf == log2_nfft - 1)
      o_buf = final_store;

    // Update pointers
    const double *re_u_i = i_buf;
    const double *im_u_i = dc ? i_buf + 2 * nfft : i_buf + nfft;
    const double *re_l_i = re_u_i + (nfft >> 1);
    const double *im_l_i = im_u_i + (nfft >> 1);
    double *re_u_o = o_buf;
    double *im_u_o = dc ? o_buf + 2 * nfft : o_buf + nfft;
    double *re_l_o = re_u_o + (nfft >> 1);
    double *im_l_o = im_u_o + (nfft >> 1);

    // Stripmine the whole vector for this butterfly stage
    for (; avl > 0; avl -= vl) {
      // Stripmine
      asm volatile("vsetvli %0, %1, e64, m4, ta, ma" : "=r"(vl) : "r"(avl));

      // Load a portion of the vector (real part)
      asm volatile("vle64.v v0, (%0);" ::"r"(re_u_i)); // v0: Re upper wing
      re_u_i += vl;
      asm volatile("vle64.v v4, (%0);" ::"r"(re_l_i)); // v4: Re lower wing
      re_l_i += vl;

      asm volatile(
          "vfadd.vv v16, v0, v4"); // v16: Re butterfly output upper wing
      asm volatile(
          "vfsub.vv v20, v0, v4"); // v20: Re butterfly output lower wing

      // Load a portion of the vector (imag part)
      asm volatile("vle64.v v8, (%0);" ::"r"(im_u_i)); // v8: Im upper wing
      im_u_i += vl;
      asm volatile("vle64.v v12, (%0);" ::"r"(im_l_i)); // v12: Im lower wing
      im_l_i += vl;

      asm volatile(
          "vfadd.vv v0, v8, v12"); // v0: Im butterfly output upper wing
      asm volatile(
          "vfsub.vv v4, v8, v12"); // v4: Im butterfly output lower wing

      // Load the twiddle vector
      asm volatile("vle64.v v24, (%0);" ::"r"(re_t)); // v24: Re twi
      re_t += vl;
      asm volatile("vle64.v v28, (%0);" ::"r"(im_t)); // v28: Im twi
      im_t += vl;

      // Twiddle the lower wing
      asm volatile("vfmul.vv v8, v20, v24");
      asm volatile("vfmul.vv v12, v4, v24");
      asm volatile("vfnmsac.vv v8, v4, v28");  // v8: Re butterfly output
                                               // twiddled lower wing
      asm volatile("vfmacc.vv v12, v20, v28"); // v12: Im butterfly output
                                               // twiddled lower wing

      // Load the index vector. If last step, it's the bitrev index vector.
      // Otherwise, it's the helper index for the permutations (this is a mask
      // vector)
      if (bf == log2_nfft - 1) {
        asm volatile(
            "vle16.v v24, (%0);" ::"r"(rev_idx)); // v24: bit-reversal indices
        rev_idx += vl;
        if (dc) {
          if (!cid) {
            re_u_o = o_buf;
            im_u_o = o_buf + 2 * nfft;
            re_l_o = re_u_o + nfft;
            im_l_o = im_u_o + nfft;
          } else {
            re_u_o = o_buf - nfft + 1;
            im_u_o = o_buf + nfft + 1;
            re_l_o = re_u_o + nfft;
            im_l_o = im_u_o + nfft;
          }
        } else {
          re_u_o = o_buf;
          im_u_o = o_buf + nfft;
          re_l_o = re_u_o + (nfft >> 1);
          im_l_o = im_u_o + (nfft >> 1);
        }
      } else {
        // Load the sequential indices dirctly
        asm volatile("vle16.v v24, (%0)" ::"r"(seq_idx)); // v24: index vector
        seq_idx += vl;
        re_u_o = o_buf;
        im_u_o = dc ? o_buf + 2 * nfft : o_buf + nfft;
        re_l_o = re_u_o + (nfft >> 2);
        im_l_o = im_u_o + (nfft >> 2);
      }

      asm volatile("vsuxei16.v v16, (%0), v24" ::"r"(re_u_o));
      asm volatile("vsuxei16.v v0, (%0), v24" ::"r"(im_u_o));
      asm volatile("vsuxei16.v v8, (%0), v24" ::"r"(re_l_o));
      asm volatile("vsuxei16.v v12, (%0), v24" ::"r"(im_l_o));
    }
  }
}

// The first log2(n_cores) butterflies are special, then, we fall-back into
// the single-core case Hardcoded two-core implementation of FFT Now, the
// fall-back is done directly in the main function. Therefore, this function
// implements just the first butterfly stage of a 2-core implementation.
void fft_2c(const double *s, double *buf, const double *twi,
            const unsigned int nfft, const unsigned int cid) {
  // avl = (nfft/2) / n_cores
  size_t avl = nfft >> 2;
  size_t vl;

  // Real part of the twiddles
  const double *re_t = cid ? twi + (nfft >> 2) : twi;
  // Img part of the twiddles
  // If the multiplication is slow, pass via func args directly
  // This works if Im(Twi) is immediately after all the real parts
  //  const double *im_t = cid ? twi + 8 + (nfft >> 2)
  //                           : twi + 8;
  // This works if the first twiddle data is at the forefront of the rest
  // of the twiddles
  const double *im_t =
      cid ? twi + (nfft >> 1) + (nfft >> 2) : twi + (nfft >> 1);

  // Overwrite the buffers
  const double *i_buf = s + cid * (nfft >> 2);
  double *o_buf = buf + cid * (nfft >> 2);

  // Update pointers
  const double *re_u_i = i_buf;
  const double *im_u_i = i_buf + nfft;
  const double *re_l_i = re_u_i + (nfft >> 1);
  const double *im_l_i = im_u_i + (nfft >> 1);
  double *re_u_o = o_buf;
  double *im_u_o = o_buf + nfft;
  double *re_l_o = re_u_o + (nfft >> 1);
  double *im_l_o = im_u_o + (nfft >> 1);

  // Stripmine the whole vector for this butterfly stage
  for (; avl > 0; avl -= vl) {
    asm volatile("vsetvli %0, %1, e64, m4, ta, ma" : "=r"(vl) : "r"(avl));
    // Load a portion of the vector
    asm volatile("vle64.v v0, (%0);" ::"r"(re_u_i)); // v0: Re upper wing
    re_u_i += vl;
    asm volatile("vle64.v v4, (%0);" ::"r"(re_l_i)); // v4: Re lower wing
    re_l_i += vl;
    asm volatile("vle64.v v8, (%0);" ::"r"(im_u_i)); // v8: Im upper wing
    im_u_i += vl;
    asm volatile("vle64.v v12, (%0);" ::"r"(im_l_i)); // v12: Im lower wing
    im_l_i += vl;

    // Butterfly upper wing
    asm volatile("vfadd.vv v16, v0, v4"); // v16: Re butterfly output upper wing
    asm volatile(
        "vfadd.vv v20, v8, v12"); // v20: Im butterfly output upper wing
    // Butterfly lower wing
    asm volatile("vfsub.vv v0, v0, v4");  // v0: Re butterfly output upper wing
    asm volatile("vfsub.vv v4, v8, v12"); // v4: Im butterfly output upper wing

    // Load the twiddle vector
    asm volatile("vle64.v v8, (%0);" ::"r"(re_t)); // v8: Re twi
    re_t += vl;
    asm volatile("vle64.v v12, (%0);" ::"r"(im_t)); // v12: Im twi
    im_t += vl;

    // Twiddle the lower wing
    asm volatile("vfmul.vv v24, v0, v8");
    asm volatile("vfnmsac.vv v24, v4, v12"); // v24: Re butterfly output
                                             // twiddled lower wing
    asm volatile("vfmul.vv v28, v0, v12");
    asm volatile("vfmacc.vv v28, v4, v8"); // v28: Im butterfly output
                                           // twiddled lower wing

    // Store 1:1 the output result
    asm volatile("vse64.v v16, (%0)" ::"r"(re_u_o));
    re_u_o += vl;
    asm volatile("vse64.v v20, (%0)" ::"r"(im_u_o));
    im_u_o += vl;
    asm volatile("vse64.v v24, (%0)" ::"r"(re_l_o));
    re_l_o += vl;
    asm volatile("vse64.v v28, (%0)" ::"r"(im_l_o));
    im_l_o += vl;
  }
}
