###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       346335   # Number of WRITE/WRITEP commands
num_reads_done                 =       819606   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       601940   # Number of read row buffer hits
num_read_cmds                  =       819607   # Number of READ/READP commands
num_writes_done                =       346407   # Number of read requests issued
num_write_row_hits             =       280194   # Number of write row buffer hits
num_act_cmds                   =       285205   # Number of ACT commands
num_pre_cmds                   =       285177   # Number of PRE commands
num_ondemand_pres              =       261126   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9516179   # Cyles of rank active rank.0
rank_active_cycles.1           =      9294849   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       483821   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       705151   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1102387   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16531   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3573   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2230   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3115   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4075   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5827   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5274   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          844   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          614   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21634   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           59   # Write cmd latency (cycles)
write_latency[20-39]           =          731   # Write cmd latency (cycles)
write_latency[40-59]           =         1261   # Write cmd latency (cycles)
write_latency[60-79]           =         2363   # Write cmd latency (cycles)
write_latency[80-99]           =         3987   # Write cmd latency (cycles)
write_latency[100-119]         =         5898   # Write cmd latency (cycles)
write_latency[120-139]         =         8165   # Write cmd latency (cycles)
write_latency[140-159]         =        10628   # Write cmd latency (cycles)
write_latency[160-179]         =        12994   # Write cmd latency (cycles)
write_latency[180-199]         =        15287   # Write cmd latency (cycles)
write_latency[200-]            =       284962   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       269221   # Read request latency (cycles)
read_latency[40-59]            =        86638   # Read request latency (cycles)
read_latency[60-79]            =       120235   # Read request latency (cycles)
read_latency[80-99]            =        48342   # Read request latency (cycles)
read_latency[100-119]          =        38492   # Read request latency (cycles)
read_latency[120-139]          =        33186   # Read request latency (cycles)
read_latency[140-159]          =        22053   # Read request latency (cycles)
read_latency[160-179]          =        17611   # Read request latency (cycles)
read_latency[180-199]          =        14646   # Read request latency (cycles)
read_latency[200-]             =       169178   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.7289e+09   # Write energy
read_energy                    =  3.30466e+09   # Read energy
act_energy                     =  7.80321e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.32234e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.38472e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9381e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79999e+09   # Active standby energy rank.1
average_read_latency           =       156.65   # Average read request latency (cycles)
average_interarrival           =      8.57556   # Average request interarrival latency (cycles)
total_energy                   =  1.88273e+10   # Total energy (pJ)
average_power                  =      1882.73   # Average power (mW)
average_bandwidth              =      9.94998   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       379519   # Number of WRITE/WRITEP commands
num_reads_done                 =       861459   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       646373   # Number of read row buffer hits
num_read_cmds                  =       861460   # Number of READ/READP commands
num_writes_done                =       379561   # Number of read requests issued
num_write_row_hits             =       304338   # Number of write row buffer hits
num_act_cmds                   =       291762   # Number of ACT commands
num_pre_cmds                   =       291731   # Number of PRE commands
num_ondemand_pres              =       266307   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9412099   # Cyles of rank active rank.0
rank_active_cycles.1           =      9384277   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       587901   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       615723   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1178905   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14851   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3640   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2307   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3047   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4060   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6055   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5132   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          861   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          622   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21553   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           94   # Write cmd latency (cycles)
write_latency[20-39]           =         1026   # Write cmd latency (cycles)
write_latency[40-59]           =         1520   # Write cmd latency (cycles)
write_latency[60-79]           =         2914   # Write cmd latency (cycles)
write_latency[80-99]           =         5334   # Write cmd latency (cycles)
write_latency[100-119]         =         7744   # Write cmd latency (cycles)
write_latency[120-139]         =        10425   # Write cmd latency (cycles)
write_latency[140-159]         =        12979   # Write cmd latency (cycles)
write_latency[160-179]         =        15751   # Write cmd latency (cycles)
write_latency[180-199]         =        18012   # Write cmd latency (cycles)
write_latency[200-]            =       303720   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       268879   # Read request latency (cycles)
read_latency[40-59]            =        96253   # Read request latency (cycles)
read_latency[60-79]            =       125323   # Read request latency (cycles)
read_latency[80-99]            =        52890   # Read request latency (cycles)
read_latency[100-119]          =        41169   # Read request latency (cycles)
read_latency[120-139]          =        35243   # Read request latency (cycles)
read_latency[140-159]          =        23867   # Read request latency (cycles)
read_latency[160-179]          =        18750   # Read request latency (cycles)
read_latency[180-199]          =        15545   # Read request latency (cycles)
read_latency[200-]             =       183536   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.89456e+09   # Write energy
read_energy                    =  3.47341e+09   # Read energy
act_energy                     =  7.98261e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.82192e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.95547e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87315e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85579e+09   # Active standby energy rank.1
average_read_latency           =      164.655   # Average read request latency (cycles)
average_interarrival           =      8.05779   # Average request interarrival latency (cycles)
total_energy                   =  1.91776e+10   # Total energy (pJ)
average_power                  =      1917.76   # Average power (mW)
average_bandwidth              =        10.59   # Average bandwidth
