Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.32 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.32 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: Down_Counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Down_Counter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Down_Counter"
Output Format                      : NGC
Target Device                      : Automotive CoolRunner2

---- Source Options
Top Module Name                    : Down_Counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Down_Counter.lso
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Down_Counter.v" in library work
Module <t_ff> compiled
Module <Down_Counter> compiled
No errors in compilation
Analysis of file <"Down_Counter.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
ERROR:HDLCompilers:246 - "Down_Counter.v" line 28 Reference to scalar reg 'QA' is not a legal net lvalue
ERROR:HDLCompilers:102 - "Down_Counter.v" line 28 Connection to output port 'Q' must be a net lvalue
ERROR:HDLCompilers:246 - "Down_Counter.v" line 29 Reference to scalar reg 'QB' is not a legal net lvalue
ERROR:HDLCompilers:102 - "Down_Counter.v" line 29 Connection to output port 'Q' must be a net lvalue
ERROR:HDLCompilers:246 - "Down_Counter.v" line 30 Reference to scalar reg 'QC' is not a legal net lvalue
ERROR:HDLCompilers:102 - "Down_Counter.v" line 30 Connection to output port 'Q' must be a net lvalue
ERROR:HDLCompilers:246 - "Down_Counter.v" line 31 Reference to scalar reg 'QD' is not a legal net lvalue
ERROR:HDLCompilers:102 - "Down_Counter.v" line 31 Connection to output port 'Q' must be a net lvalue
--> 

Total memory usage is 184940 kilobytes

Number of errors   :    8 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

