// Seed: 2572923439
module module_0 (
    input uwire id_0,
    input tri id_1
    , id_5,
    input tri1 id_2,
    input supply1 id_3
);
  logic [-1 : -1 'b0] id_6;
  ;
  wire id_7;
  ;
  assign module_1.id_1 = 0;
  initial begin : LABEL_0
    $signed(18);
    ;
  end
  assign id_6 = id_0;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  tri0  id_2
);
  always @(posedge id_2 + 1'b0 | id_0 == 1) begin : LABEL_0
    id_1 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0
  );
endmodule
