// Seed: 1631782733
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    output tri0 id_8,
    input wand id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri1 id_14,
    output wor id_15,
    input tri0 id_16
);
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri1 id_13
    , id_45,
    input wire id_14,
    output wire id_15,
    input supply1 id_16,
    input tri id_17,
    input tri0 id_18,
    input tri0 id_19,
    input tri1 id_20,
    output tri0 id_21,
    input tri id_22,
    input tri id_23,
    input uwire id_24
    , id_46,
    output uwire id_25,
    input wire id_26,
    input supply1 id_27,
    output supply1 id_28
    , id_47,
    input supply0 id_29,
    input supply0 id_30,
    input wor id_31,
    input wire id_32,
    input supply1 id_33,
    input wor id_34,
    input tri0 id_35,
    input uwire id_36,
    input wand id_37,
    output tri1 id_38,
    input supply0 id_39,
    input tri id_40,
    input supply0 id_41,
    input uwire id_42,
    input uwire id_43
);
  wire id_48;
  module_0(
      id_4,
      id_43,
      id_0,
      id_32,
      id_21,
      id_17,
      id_21,
      id_1,
      id_38,
      id_33,
      id_9,
      id_2,
      id_21,
      id_28,
      id_17,
      id_3,
      id_34
  );
endmodule
