==13568== Cachegrind, a cache and branch-prediction profiler
==13568== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==13568== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==13568== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/pomegranate_1600x1200.v output-small-date.v
==13568== 
--13568-- warning: L3 cache found, using its data for the LL simulation.
--13568-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--13568-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==13568== 
==13568== I   refs:      3,968,124,733
==13568== I1  misses:            5,279
==13568== LLi misses:            5,273
==13568== I1  miss rate:          0.00%
==13568== LLi miss rate:          0.00%
==13568== 
==13568== D   refs:      1,039,732,715  (847,822,484 rd   + 191,910,231 wr)
==13568== D1  misses:          146,658  (     93,118 rd   +      53,540 wr)
==13568== LLd misses:          146,565  (     93,035 rd   +      53,530 wr)
==13568== D1  miss rate:           0.0% (        0.0%     +         0.0%  )
==13568== LLd miss rate:           0.0% (        0.0%     +         0.0%  )
==13568== 
==13568== LL refs:             151,937  (     98,397 rd   +      53,540 wr)
==13568== LL misses:           151,838  (     98,308 rd   +      53,530 wr)
==13568== LL miss rate:            0.0% (        0.0%     +         0.0%  )
