<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyecto33.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DidaComp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DidaComp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DidaComp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DidaComp.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DidaComp.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DidaComp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DidaComp.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DidaComp.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DidaComp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DidaComp_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DidaComp_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DidaComp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Display7Seg_4ON.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RisingEdge.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOP05.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP05.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP05.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP05.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP05.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOP05.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP05.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TOP05.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TOP05.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TOP05.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP05.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TOP05.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP05.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP05.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TOP05.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TOP05.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TOP05.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TOP05.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TOP05.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP05.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP05_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOP05_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP05_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP05_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP05_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOP05_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP05_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP05_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TOP05_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TOP05_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP05_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP05_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TOP05_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TOP05_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP05_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP05_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbDidaComp_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbDidaComp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tbDidaComp_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbDidaComp_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top05.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top05.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top05.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516187985" xil_pn:in_ck="7474191274092041879" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516187985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_4bits.vhd"/>
      <outfile xil_pn:name="CLK_1KHz.vhd"/>
      <outfile xil_pn:name="ControlUnit_DidaComp.vhd"/>
      <outfile xil_pn:name="Counter_2bits.vhd"/>
      <outfile xil_pn:name="DataPath_01.vhd"/>
      <outfile xil_pn:name="DidaComp.vhd"/>
      <outfile xil_pn:name="Disp7Seg.vhd"/>
      <outfile xil_pn:name="Display7Seg_4ON.vhd"/>
      <outfile xil_pn:name="FFD.vhd"/>
      <outfile xil_pn:name="Inc_3bits.vhd"/>
      <outfile xil_pn:name="MicroArq_DidaComp.vhd"/>
      <outfile xil_pn:name="Mux2_3bits.vhd"/>
      <outfile xil_pn:name="Mux2_4bits.vhd"/>
      <outfile xil_pn:name="RAM_16x4.vhd"/>
      <outfile xil_pn:name="RAM_DataPath_01.vhd"/>
      <outfile xil_pn:name="ROM_8x10.vhd"/>
      <outfile xil_pn:name="ROM_RAM_DataPath_01.vhd"/>
      <outfile xil_pn:name="Reg_10bits.vhd"/>
      <outfile xil_pn:name="Reg_3bits.vhd"/>
      <outfile xil_pn:name="Reg_4bits.vhd"/>
      <outfile xil_pn:name="RisingEdge.vhd"/>
      <outfile xil_pn:name="TOP05.vhd"/>
      <outfile xil_pn:name="tbDidaComp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516185579" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4787966062028039507" xil_pn:start_ts="1516185579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516185579" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1787290088896864751" xil_pn:start_ts="1516185579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516187578" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3895700578388323559" xil_pn:start_ts="1516187578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516187990" xil_pn:in_ck="7474191274092041879" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516187990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_4bits.vhd"/>
      <outfile xil_pn:name="CLK_1KHz.vhd"/>
      <outfile xil_pn:name="ControlUnit_DidaComp.vhd"/>
      <outfile xil_pn:name="Counter_2bits.vhd"/>
      <outfile xil_pn:name="DataPath_01.vhd"/>
      <outfile xil_pn:name="DidaComp.vhd"/>
      <outfile xil_pn:name="Disp7Seg.vhd"/>
      <outfile xil_pn:name="Display7Seg_4ON.vhd"/>
      <outfile xil_pn:name="FFD.vhd"/>
      <outfile xil_pn:name="Inc_3bits.vhd"/>
      <outfile xil_pn:name="MicroArq_DidaComp.vhd"/>
      <outfile xil_pn:name="Mux2_3bits.vhd"/>
      <outfile xil_pn:name="Mux2_4bits.vhd"/>
      <outfile xil_pn:name="RAM_16x4.vhd"/>
      <outfile xil_pn:name="RAM_DataPath_01.vhd"/>
      <outfile xil_pn:name="ROM_8x10.vhd"/>
      <outfile xil_pn:name="ROM_RAM_DataPath_01.vhd"/>
      <outfile xil_pn:name="Reg_10bits.vhd"/>
      <outfile xil_pn:name="Reg_3bits.vhd"/>
      <outfile xil_pn:name="Reg_4bits.vhd"/>
      <outfile xil_pn:name="RisingEdge.vhd"/>
      <outfile xil_pn:name="TOP05.vhd"/>
      <outfile xil_pn:name="tbDidaComp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516187995" xil_pn:in_ck="7474191274092041879" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8821434711566306788" xil_pn:start_ts="1516187990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbDidaComp_beh.prj"/>
      <outfile xil_pn:name="tbDidaComp_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516187995" xil_pn:in_ck="1877000386529758598" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5654939817400840137" xil_pn:start_ts="1516187995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbDidaComp_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1516188326" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3647593518869885283" xil_pn:start_ts="1516188326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188326" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3895700578388323559" xil_pn:start_ts="1516188326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188326" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516188326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188326" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="813880646538347675" xil_pn:start_ts="1516188326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188326" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1516188326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188326" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2739967739789987761" xil_pn:start_ts="1516188326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188844" xil_pn:in_ck="-8490434457020927536" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6834805924890783524" xil_pn:start_ts="1516188834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="DidaComp.ngr"/>
      <outfile xil_pn:name="TOP05.lso"/>
      <outfile xil_pn:name="TOP05.ngc"/>
      <outfile xil_pn:name="TOP05.ngr"/>
      <outfile xil_pn:name="TOP05.prj"/>
      <outfile xil_pn:name="TOP05.stx"/>
      <outfile xil_pn:name="TOP05.syr"/>
      <outfile xil_pn:name="TOP05.xst"/>
      <outfile xil_pn:name="TOP05_vhdl.prj"/>
      <outfile xil_pn:name="TOP05_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516188336" xil_pn:in_ck="132435858570414204" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8392835491234196592" xil_pn:start_ts="1516188336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188853" xil_pn:in_ck="-4946758928825160831" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3492389581379221716" xil_pn:start_ts="1516188847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP05.bld"/>
      <outfile xil_pn:name="TOP05.ngd"/>
      <outfile xil_pn:name="TOP05_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516188858" xil_pn:in_ck="739230057412655387" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1516188853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP05.pcf"/>
      <outfile xil_pn:name="TOP05_map.map"/>
      <outfile xil_pn:name="TOP05_map.mrp"/>
      <outfile xil_pn:name="TOP05_map.ncd"/>
      <outfile xil_pn:name="TOP05_map.ngm"/>
      <outfile xil_pn:name="TOP05_map.xrpt"/>
      <outfile xil_pn:name="TOP05_summary.xml"/>
      <outfile xil_pn:name="TOP05_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516188871" xil_pn:in_ck="-3610715576451564" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1516188858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP05.ncd"/>
      <outfile xil_pn:name="TOP05.pad"/>
      <outfile xil_pn:name="TOP05.par"/>
      <outfile xil_pn:name="TOP05.ptwx"/>
      <outfile xil_pn:name="TOP05.unroutes"/>
      <outfile xil_pn:name="TOP05.xpi"/>
      <outfile xil_pn:name="TOP05_pad.csv"/>
      <outfile xil_pn:name="TOP05_pad.txt"/>
      <outfile xil_pn:name="TOP05_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516188879" xil_pn:in_ck="121610441493883" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1516188871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP05.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top05.bgn"/>
      <outfile xil_pn:name="top05.bit"/>
      <outfile xil_pn:name="top05.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516188881" xil_pn:in_ck="168020634415013" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1516188879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516188871" xil_pn:in_ck="-5932328002399284457" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1516188867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP05.twr"/>
      <outfile xil_pn:name="TOP05.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
