
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    madhatter.ece.northwestern.edu
Date:        Fri Mar  1 15:53:59 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/proj_2.srr"
Running: rev_2 in foreground

Running proj_2|rev_2

Running Flow: compile (Compile) on proj_2|rev_2
# Fri Mar  1 15:54:12 2024

Running Flow: compile_flow (Compile Process) on proj_2|rev_2
# Fri Mar  1 15:54:12 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_2|rev_2
# Fri Mar  1 15:54:12 2024

compiler completed
# Fri Mar  1 15:54:15 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_2|rev_2
# Fri Mar  1 15:54:15 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on proj_2|rev_2

Running: premap (Premap) on proj_2|rev_2
# Fri Mar  1 15:54:15 2024
Up-To-Date: premap. No run necessary
Complete: Compile on proj_2|rev_2

Running Flow: map (Map) on proj_2|rev_2
# Fri Mar  1 15:54:15 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_2|rev_2
# Fri Mar  1 15:54:15 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on proj_2|rev_2
Complete: Logic Synthesis on proj_2|rev_2
0/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/proj_1.prjlog file: "/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Fri Mar  1 15:55:09 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Fri Mar  1 15:55:09 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Fri Mar  1 15:55:09 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/synwork/proj_1_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.srs

compiler completed
# Fri Mar  1 15:55:13 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Fri Mar  1 15:55:13 2024

multi_srs_gen completed
# Fri Mar  1 15:55:13 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/synwork/proj_1_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Fri Mar  1 15:55:14 2024

premap completed with warnings
# Fri Mar  1 15:55:14 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Fri Mar  1 15:55:14 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Fri Mar  1 15:55:14 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/synwork/proj_1_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.srm

fpga_mapper completed with warnings
# Fri Mar  1 15:55:19 2024

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Copied /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.srr to /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/backup/proj_1.srr
exit status=0
License checkin: synplifypremierdp
