
hankyo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c0a0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e40  0801c280  0801c280  0002c280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d0c0  0801d0c0  000301f8  2**0
                  CONTENTS
  4 .ARM          00000000  0801d0c0  0801d0c0  000301f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801d0c0  0801d0c0  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d0c0  0801d0c0  0002d0c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d0c4  0801d0c4  0002d0c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0801d0c8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e55c  200001f8  0801d2c0  000301f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000e754  0801d2c0  0003e754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018204  00000000  00000000  0003026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004197  00000000  00000000  0004846f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b8  00000000  00000000  0004c608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010e9  00000000  00000000  0004dcc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002873a  00000000  00000000  0004eda9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001be55  00000000  00000000  000774e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3c2a  00000000  00000000  00093338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000074c4  00000000  00000000  00166f64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0016e428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801c268 	.word	0x0801c268

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001fc 	.word	0x200001fc
 800021c:	0801c268 	.word	0x0801c268

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff23 	bl	8000b2c <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc99 	bl	8000648 <__aeabi_dmul>
 8000d16:	f7ff ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc1a 	bl	8000554 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc90 	bl	8000648 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff fad2 	bl	80002d8 <__aeabi_dsub>
 8000d34:	f7ff ff60 	bl	8000bf8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000d54:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000d58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	d002      	beq.n	8000d7a <LL_ADC_SetGainCompensation+0x36>
 8000d74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d78:	e000      	b.n	8000d7c <LL_ADC_SetGainCompensation+0x38>
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	431a      	orrs	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	611a      	str	r2, [r3, #16]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b087      	sub	sp, #28
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3330      	adds	r3, #48	; 0x30
 8000d9e:	461a      	mov	r2, r3
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	0a1b      	lsrs	r3, r3, #8
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	4413      	add	r3, r2
 8000dac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	211f      	movs	r1, #31
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	0e9b      	lsrs	r3, r3, #26
 8000dc6:	f003 011f 	and.w	r1, r3, #31
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	f003 031f 	and.w	r3, r3, #31
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	431a      	orrs	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000dda:	bf00      	nop
 8000ddc:	371c      	adds	r7, #28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b087      	sub	sp, #28
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	60f8      	str	r0, [r7, #12]
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	3314      	adds	r3, #20
 8000df6:	461a      	mov	r2, r3
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	0e5b      	lsrs	r3, r3, #25
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	4413      	add	r3, r2
 8000e04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	0d1b      	lsrs	r3, r3, #20
 8000e0e:	f003 031f 	and.w	r3, r3, #31
 8000e12:	2107      	movs	r1, #7
 8000e14:	fa01 f303 	lsl.w	r3, r1, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	0d1b      	lsrs	r3, r3, #20
 8000e20:	f003 031f 	and.w	r3, r3, #31
 8000e24:	6879      	ldr	r1, [r7, #4]
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000e30:	bf00      	nop
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e54:	43db      	mvns	r3, r3
 8000e56:	401a      	ands	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f003 0318 	and.w	r3, r3, #24
 8000e5e:	4908      	ldr	r1, [pc, #32]	; (8000e80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000e60:	40d9      	lsrs	r1, r3
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	400b      	ands	r3, r1
 8000e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e72:	bf00      	nop
 8000e74:	3714      	adds	r7, #20
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	0007ffff 	.word	0x0007ffff

08000e84 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	691b      	ldr	r3, [r3, #16]
 8000e92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e96:	f023 0303 	bic.w	r3, r3, #3
 8000e9a:	683a      	ldr	r2, [r7, #0]
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	611a      	str	r2, [r3, #16]
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000ebe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	6093      	str	r3, [r2, #8]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000ee6:	d101      	bne.n	8000eec <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e000      	b.n	8000eee <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000f0a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f0e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000f36:	d101      	bne.n	8000f3c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e000      	b.n	8000f3e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f5a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f5e:	f043 0201 	orr.w	r2, r3, #1
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f82:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f86:	f043 0202 	orr.w	r2, r3, #2
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr

08000f9a <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	b083      	sub	sp, #12
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d101      	bne.n	8000fb2 <LL_ADC_IsEnabled+0x18>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e000      	b.n	8000fb4 <LL_ADC_IsEnabled+0x1a>
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000fd2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fd6:	683a      	ldr	r2, [r7, #0]
 8000fd8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001002:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001006:	d101      	bne.n	800100c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8001008:	2301      	movs	r3, #1
 800100a:	e000      	b.n	800100e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800102a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800102e:	f043 0204 	orr.w	r2, r3, #4
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	b29b      	uxth	r3, r3
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	2b04      	cmp	r3, #4
 800106e:	d101      	bne.n	8001074 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2204      	movs	r2, #4
 800108e:	601a      	str	r2, [r3, #0]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2208      	movs	r2, #8
 80010a8:	601a      	str	r2, [r3, #0]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
	...

080010b8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010c4:	4907      	ldr	r1, [pc, #28]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4013      	ands	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40021000 	.word	0x40021000

080010e8 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b094      	sub	sp, #80	; 0x50
 80010ec:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80010ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80010fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
 800110a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800110c:	f107 0318 	add.w	r3, r7, #24
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
 8001128:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 800112a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800112e:	f7ff ffc3 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001132:	2001      	movs	r0, #1
 8001134:	f7ff ffc0 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  PA2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001138:	2301      	movs	r3, #1
 800113a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800113c:	2303      	movs	r3, #3
 800113e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114c:	f013 ff8d 	bl	801506a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001150:	2302      	movs	r3, #2
 8001152:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001154:	2303      	movs	r3, #3
 8001156:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001158:	2300      	movs	r3, #0
 800115a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115c:	463b      	mov	r3, r7
 800115e:	4619      	mov	r1, r3
 8001160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001164:	f013 ff81 	bl	801506a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8001168:	2304      	movs	r3, #4
 800116a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800116c:	2303      	movs	r3, #3
 800116e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001170:	2300      	movs	r3, #0
 8001172:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	463b      	mov	r3, r7
 8001176:	4619      	mov	r1, r3
 8001178:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117c:	f013 ff75 	bl	801506a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001180:	2300      	movs	r3, #0
 8001182:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001184:	2300      	movs	r3, #0
 8001186:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001188:	2300      	movs	r3, #0
 800118a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800118c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001190:	4619      	mov	r1, r3
 8001192:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001196:	f013 fdad 	bl	8014cf4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800119a:	2300      	movs	r3, #0
 800119c:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 800119e:	2305      	movs	r3, #5
 80011a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 80011a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011a6:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80011b0:	2300      	movs	r3, #0
 80011b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80011b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011be:	f013 fdbf 	bl	8014d40 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 80011c2:	2100      	movs	r1, #0
 80011c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011c8:	f7ff fdbc 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 80011cc:	2100      	movs	r1, #0
 80011ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011d2:	f7ff fe57 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 80011d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011da:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80011e0:	f107 0318 	add.w	r3, r7, #24
 80011e4:	4619      	mov	r1, r3
 80011e6:	484a      	ldr	r0, [pc, #296]	; (8001310 <MX_ADC1_Init+0x228>)
 80011e8:	f013 fd20 	bl	8014c2c <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 80011ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f0:	f7ff fe5d 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 80011f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f8:	f7ff fe7f 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80011fc:	4b45      	ldr	r3, [pc, #276]	; (8001314 <MX_ADC1_Init+0x22c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	099b      	lsrs	r3, r3, #6
 8001202:	4a45      	ldr	r2, [pc, #276]	; (8001318 <MX_ADC1_Init+0x230>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	099a      	lsrs	r2, r3, #6
 800120a:	4613      	mov	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	461a      	mov	r2, r3
 8001214:	4b41      	ldr	r3, [pc, #260]	; (800131c <MX_ADC1_Init+0x234>)
 8001216:	fba3 2302 	umull	r2, r3, r3, r2
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800121e:	e002      	b.n	8001226 <MX_ADC1_Init+0x13e>
  {
    wait_loop_index--;
 8001220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001222:	3b01      	subs	r3, #1
 8001224:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8001226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f9      	bne.n	8001220 <MX_ADC1_Init+0x138>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 800122c:	4a3c      	ldr	r2, [pc, #240]	; (8001320 <MX_ADC1_Init+0x238>)
 800122e:	2106      	movs	r1, #6
 8001230:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001234:	f7ff fdab 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001238:	2202      	movs	r2, #2
 800123a:	4939      	ldr	r1, [pc, #228]	; (8001320 <MX_ADC1_Init+0x238>)
 800123c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001240:	f7ff fdd1 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8001244:	227f      	movs	r2, #127	; 0x7f
 8001246:	4936      	ldr	r1, [pc, #216]	; (8001320 <MX_ADC1_Init+0x238>)
 8001248:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800124c:	f7ff fdf6 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 8001250:	4a33      	ldr	r2, [pc, #204]	; (8001320 <MX_ADC1_Init+0x238>)
 8001252:	210c      	movs	r1, #12
 8001254:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001258:	f7ff fd99 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800125c:	2202      	movs	r2, #2
 800125e:	4930      	ldr	r1, [pc, #192]	; (8001320 <MX_ADC1_Init+0x238>)
 8001260:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001264:	f7ff fdbf 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8001268:	227f      	movs	r2, #127	; 0x7f
 800126a:	492d      	ldr	r1, [pc, #180]	; (8001320 <MX_ADC1_Init+0x238>)
 800126c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001270:	f7ff fde4 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001274:	4a2b      	ldr	r2, [pc, #172]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001276:	2112      	movs	r1, #18
 8001278:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800127c:	f7ff fd87 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001280:	2202      	movs	r2, #2
 8001282:	4928      	ldr	r1, [pc, #160]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001284:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001288:	f7ff fdad 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800128c:	227f      	movs	r2, #127	; 0x7f
 800128e:	4925      	ldr	r1, [pc, #148]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001290:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001294:	f7ff fdd2 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 8001298:	4a22      	ldr	r2, [pc, #136]	; (8001324 <MX_ADC1_Init+0x23c>)
 800129a:	2118      	movs	r1, #24
 800129c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012a0:	f7ff fd75 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012a4:	2202      	movs	r2, #2
 80012a6:	491f      	ldr	r1, [pc, #124]	; (8001324 <MX_ADC1_Init+0x23c>)
 80012a8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012ac:	f7ff fd9b 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 80012b0:	227f      	movs	r2, #127	; 0x7f
 80012b2:	491c      	ldr	r1, [pc, #112]	; (8001324 <MX_ADC1_Init+0x23c>)
 80012b4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012b8:	f7ff fdc0 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_1);
 80012bc:	4a1a      	ldr	r2, [pc, #104]	; (8001328 <MX_ADC1_Init+0x240>)
 80012be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012c2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012c6:	f7ff fd62 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012ca:	2202      	movs	r2, #2
 80012cc:	4916      	ldr	r1, [pc, #88]	; (8001328 <MX_ADC1_Init+0x240>)
 80012ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012d2:	f7ff fd88 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012d6:	227f      	movs	r2, #127	; 0x7f
 80012d8:	4913      	ldr	r1, [pc, #76]	; (8001328 <MX_ADC1_Init+0x240>)
 80012da:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012de:	f7ff fdad 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_1);
 80012e2:	4a11      	ldr	r2, [pc, #68]	; (8001328 <MX_ADC1_Init+0x240>)
 80012e4:	f44f 7183 	mov.w	r1, #262	; 0x106
 80012e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012ec:	f7ff fd4f 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012f0:	2202      	movs	r2, #2
 80012f2:	490d      	ldr	r1, [pc, #52]	; (8001328 <MX_ADC1_Init+0x240>)
 80012f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012f8:	f7ff fd75 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012fc:	227f      	movs	r2, #127	; 0x7f
 80012fe:	490a      	ldr	r1, [pc, #40]	; (8001328 <MX_ADC1_Init+0x240>)
 8001300:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001304:	f7ff fd9a 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 8001308:	bf00      	nop
 800130a:	3750      	adds	r7, #80	; 0x50
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	50000300 	.word	0x50000300
 8001314:	20000004 	.word	0x20000004
 8001318:	053e2d63 	.word	0x053e2d63
 800131c:	cccccccd 	.word	0xcccccccd
 8001320:	08600004 	.word	0x08600004
 8001324:	0c900008 	.word	0x0c900008
 8001328:	04300002 	.word	0x04300002

0800132c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b094      	sub	sp, #80	; 0x50
 8001330:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001332:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800133e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]
 800134e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001350:	f107 0318 	add.w	r3, r7, #24
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
 800136c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800136e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001372:	f7ff fea1 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001376:	2002      	movs	r0, #2
 8001378:	f7ff fe9e 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800137c:	2302      	movs	r3, #2
 800137e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001380:	2303      	movs	r3, #3
 8001382:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001384:	2300      	movs	r3, #0
 8001386:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	463b      	mov	r3, r7
 800138a:	4619      	mov	r1, r3
 800138c:	483a      	ldr	r0, [pc, #232]	; (8001478 <MX_ADC3_Init+0x14c>)
 800138e:	f013 fe6c 	bl	801506a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001392:	2300      	movs	r3, #0
 8001394:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001396:	2300      	movs	r3, #0
 8001398:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800139a:	2300      	movs	r3, #0
 800139c:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 800139e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013a2:	4619      	mov	r1, r3
 80013a4:	4835      	ldr	r0, [pc, #212]	; (800147c <MX_ADC3_Init+0x150>)
 80013a6:	f013 fca5 	bl	8014cf4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 80013ae:	2301      	movs	r3, #1
 80013b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 80013b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b6:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80013bc:	2300      	movs	r3, #0
 80013be:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80013c0:	2300      	movs	r3, #0
 80013c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 80013c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c8:	4619      	mov	r1, r3
 80013ca:	482c      	ldr	r0, [pc, #176]	; (800147c <MX_ADC3_Init+0x150>)
 80013cc:	f013 fcb8 	bl	8014d40 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 80013d0:	2100      	movs	r1, #0
 80013d2:	482a      	ldr	r0, [pc, #168]	; (800147c <MX_ADC3_Init+0x150>)
 80013d4:	f7ff fcb6 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 80013d8:	2100      	movs	r1, #0
 80013da:	4828      	ldr	r0, [pc, #160]	; (800147c <MX_ADC3_Init+0x150>)
 80013dc:	f7ff fd52 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 80013e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013e4:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 80013ea:	f107 0318 	add.w	r3, r7, #24
 80013ee:	4619      	mov	r1, r3
 80013f0:	4823      	ldr	r0, [pc, #140]	; (8001480 <MX_ADC3_Init+0x154>)
 80013f2:	f013 fc1b 	bl	8014c2c <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 80013f6:	4821      	ldr	r0, [pc, #132]	; (800147c <MX_ADC3_Init+0x150>)
 80013f8:	f7ff fd59 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 80013fc:	481f      	ldr	r0, [pc, #124]	; (800147c <MX_ADC3_Init+0x150>)
 80013fe:	f7ff fd7c 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001402:	4b20      	ldr	r3, [pc, #128]	; (8001484 <MX_ADC3_Init+0x158>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	099b      	lsrs	r3, r3, #6
 8001408:	4a1f      	ldr	r2, [pc, #124]	; (8001488 <MX_ADC3_Init+0x15c>)
 800140a:	fba2 2303 	umull	r2, r3, r2, r3
 800140e:	099a      	lsrs	r2, r3, #6
 8001410:	4613      	mov	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	4413      	add	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	461a      	mov	r2, r3
 800141a:	4b1c      	ldr	r3, [pc, #112]	; (800148c <MX_ADC3_Init+0x160>)
 800141c:	fba3 2302 	umull	r2, r3, r3, r2
 8001420:	08db      	lsrs	r3, r3, #3
 8001422:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8001424:	e002      	b.n	800142c <MX_ADC3_Init+0x100>
  {
    wait_loop_index--;
 8001426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001428:	3b01      	subs	r3, #1
 800142a:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800142c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f9      	bne.n	8001426 <MX_ADC3_Init+0xfa>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8001432:	4a17      	ldr	r2, [pc, #92]	; (8001490 <MX_ADC3_Init+0x164>)
 8001434:	2106      	movs	r1, #6
 8001436:	4811      	ldr	r0, [pc, #68]	; (800147c <MX_ADC3_Init+0x150>)
 8001438:	f7ff fca9 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800143c:	2202      	movs	r2, #2
 800143e:	4914      	ldr	r1, [pc, #80]	; (8001490 <MX_ADC3_Init+0x164>)
 8001440:	480e      	ldr	r0, [pc, #56]	; (800147c <MX_ADC3_Init+0x150>)
 8001442:	f7ff fcd0 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001446:	227f      	movs	r2, #127	; 0x7f
 8001448:	4911      	ldr	r1, [pc, #68]	; (8001490 <MX_ADC3_Init+0x164>)
 800144a:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_ADC3_Init+0x150>)
 800144c:	f7ff fcf6 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 8001450:	4a0f      	ldr	r2, [pc, #60]	; (8001490 <MX_ADC3_Init+0x164>)
 8001452:	210c      	movs	r1, #12
 8001454:	4809      	ldr	r0, [pc, #36]	; (800147c <MX_ADC3_Init+0x150>)
 8001456:	f7ff fc9a 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800145a:	2202      	movs	r2, #2
 800145c:	490c      	ldr	r1, [pc, #48]	; (8001490 <MX_ADC3_Init+0x164>)
 800145e:	4807      	ldr	r0, [pc, #28]	; (800147c <MX_ADC3_Init+0x150>)
 8001460:	f7ff fcc1 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001464:	227f      	movs	r2, #127	; 0x7f
 8001466:	490a      	ldr	r1, [pc, #40]	; (8001490 <MX_ADC3_Init+0x164>)
 8001468:	4804      	ldr	r0, [pc, #16]	; (800147c <MX_ADC3_Init+0x150>)
 800146a:	f7ff fce7 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 800146e:	bf00      	nop
 8001470:	3750      	adds	r7, #80	; 0x50
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	48000400 	.word	0x48000400
 800147c:	50000400 	.word	0x50000400
 8001480:	50000700 	.word	0x50000700
 8001484:	20000004 	.word	0x20000004
 8001488:	053e2d63 	.word	0x053e2d63
 800148c:	cccccccd 	.word	0xcccccccd
 8001490:	04300002 	.word	0x04300002

08001494 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b090      	sub	sp, #64	; 0x40
 8001498:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800149a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80014a6:	f107 0318 	add.w	r3, r7, #24
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	463b      	mov	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]
 80014c6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 80014c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80014cc:	f7ff fdf4 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80014d0:	2002      	movs	r0, #2
 80014d2:	f7ff fdf1 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC4 GPIO Configuration
  PB12   ------> ADC4_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80014d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014da:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80014dc:	2303      	movs	r3, #3
 80014de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014e0:	2300      	movs	r3, #0
 80014e2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	463b      	mov	r3, r7
 80014e6:	4619      	mov	r1, r3
 80014e8:	482c      	ldr	r0, [pc, #176]	; (800159c <MX_ADC4_Init+0x108>)
 80014ea:	f013 fdbe 	bl	801506a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80014ee:	2300      	movs	r3, #0
 80014f0:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80014f2:	2300      	movs	r3, #0
 80014f4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC4, &ADC_InitStruct);
 80014fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014fe:	4619      	mov	r1, r3
 8001500:	4827      	ldr	r0, [pc, #156]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001502:	f013 fbf7 	bl	8014cf4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001516:	2300      	movs	r3, #0
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC4, &ADC_REG_InitStruct);
 800151e:	f107 0318 	add.w	r3, r7, #24
 8001522:	4619      	mov	r1, r3
 8001524:	481e      	ldr	r0, [pc, #120]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001526:	f013 fc0b 	bl	8014d40 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC4, 0);
 800152a:	2100      	movs	r1, #0
 800152c:	481c      	ldr	r0, [pc, #112]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800152e:	f7ff fc09 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC4, LL_ADC_OVS_DISABLE);
 8001532:	2100      	movs	r1, #0
 8001534:	481a      	ldr	r0, [pc, #104]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001536:	f7ff fca5 	bl	8000e84 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC4);
 800153a:	4819      	ldr	r0, [pc, #100]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800153c:	f7ff fcb7 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC4);
 8001540:	4817      	ldr	r0, [pc, #92]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001542:	f7ff fcda 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001546:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <MX_ADC4_Init+0x110>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	099b      	lsrs	r3, r3, #6
 800154c:	4a16      	ldr	r2, [pc, #88]	; (80015a8 <MX_ADC4_Init+0x114>)
 800154e:	fba2 2303 	umull	r2, r3, r2, r3
 8001552:	099a      	lsrs	r2, r3, #6
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	461a      	mov	r2, r3
 800155e:	4b13      	ldr	r3, [pc, #76]	; (80015ac <MX_ADC4_Init+0x118>)
 8001560:	fba3 2302 	umull	r2, r3, r3, r2
 8001564:	08db      	lsrs	r3, r3, #3
 8001566:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001568:	e002      	b.n	8001570 <MX_ADC4_Init+0xdc>
  {
    wait_loop_index--;
 800156a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800156c:	3b01      	subs	r3, #1
 800156e:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f9      	bne.n	800156a <MX_ADC4_Init+0xd6>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC4, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <MX_ADC4_Init+0x11c>)
 8001578:	2106      	movs	r1, #6
 800157a:	4809      	ldr	r0, [pc, #36]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800157c:	f7ff fc07 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001580:	2203      	movs	r2, #3
 8001582:	490b      	ldr	r1, [pc, #44]	; (80015b0 <MX_ADC4_Init+0x11c>)
 8001584:	4806      	ldr	r0, [pc, #24]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001586:	f7ff fc2e 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800158a:	227f      	movs	r2, #127	; 0x7f
 800158c:	4908      	ldr	r1, [pc, #32]	; (80015b0 <MX_ADC4_Init+0x11c>)
 800158e:	4804      	ldr	r0, [pc, #16]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001590:	f7ff fc54 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 8001594:	bf00      	nop
 8001596:	3740      	adds	r7, #64	; 0x40
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	48000400 	.word	0x48000400
 80015a0:	50000500 	.word	0x50000500
 80015a4:	20000004 	.word	0x20000004
 80015a8:	053e2d63 	.word	0x053e2d63
 80015ac:	cccccccd 	.word	0xcccccccd
 80015b0:	0c900008 	.word	0x0c900008

080015b4 <ADC1_Calibration>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC1_Calibration(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 80015b8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015bc:	f7ff fc89 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d11f      	bne.n	8001606 <ADC1_Calibration+0x52>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 80015c6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015ca:	f7ff fcaa 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d11a      	bne.n	800160a <ADC1_Calibration+0x56>
	if(LL_ADC_IsEnabled(ADC1) != 0){
 80015d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015d8:	f7ff fcdf 	bl	8000f9a <LL_ADC_IsEnabled>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <ADC1_Calibration+0x36>
		LL_ADC_Disable(ADC1);
 80015e2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015e6:	f7ff fcc4 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 80015ea:	217f      	movs	r1, #127	; 0x7f
 80015ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015f0:	f7ff fce6 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1)==1);
 80015f4:	bf00      	nop
 80015f6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015fa:	f7ff fcfa 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b01      	cmp	r3, #1
 8001602:	d0f8      	beq.n	80015f6 <ADC1_Calibration+0x42>
 8001604:	e002      	b.n	800160c <ADC1_Calibration+0x58>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 8001606:	bf00      	nop
 8001608:	e000      	b.n	800160c <ADC1_Calibration+0x58>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800160a:	bf00      	nop
}
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <ADC2_Calibration>:

void ADC2_Calibration(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 8001614:	4812      	ldr	r0, [pc, #72]	; (8001660 <ADC2_Calibration+0x50>)
 8001616:	f7ff fc5c 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11a      	bne.n	8001656 <ADC2_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 8001620:	480f      	ldr	r0, [pc, #60]	; (8001660 <ADC2_Calibration+0x50>)
 8001622:	f7ff fc7e 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 8001626:	4603      	mov	r3, r0
 8001628:	2b01      	cmp	r3, #1
 800162a:	d116      	bne.n	800165a <ADC2_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC2) != 0){
 800162c:	480c      	ldr	r0, [pc, #48]	; (8001660 <ADC2_Calibration+0x50>)
 800162e:	f7ff fcb4 	bl	8000f9a <LL_ADC_IsEnabled>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d002      	beq.n	800163e <ADC2_Calibration+0x2e>
		LL_ADC_Disable(ADC2);
 8001638:	4809      	ldr	r0, [pc, #36]	; (8001660 <ADC2_Calibration+0x50>)
 800163a:	f7ff fc9a 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC2,LL_ADC_SINGLE_ENDED);
 800163e:	217f      	movs	r1, #127	; 0x7f
 8001640:	4807      	ldr	r0, [pc, #28]	; (8001660 <ADC2_Calibration+0x50>)
 8001642:	f7ff fcbd 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC2)==1);
 8001646:	bf00      	nop
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <ADC2_Calibration+0x50>)
 800164a:	f7ff fcd2 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 800164e:	4603      	mov	r3, r0
 8001650:	2b01      	cmp	r3, #1
 8001652:	d0f9      	beq.n	8001648 <ADC2_Calibration+0x38>
 8001654:	e002      	b.n	800165c <ADC2_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 8001656:	bf00      	nop
 8001658:	e000      	b.n	800165c <ADC2_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 800165a:	bf00      	nop
}
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	50000100 	.word	0x50000100

08001664 <ADC3_Calibration>:

void ADC3_Calibration(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 8001668:	4812      	ldr	r0, [pc, #72]	; (80016b4 <ADC3_Calibration+0x50>)
 800166a:	f7ff fc32 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d11a      	bne.n	80016aa <ADC3_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 8001674:	480f      	ldr	r0, [pc, #60]	; (80016b4 <ADC3_Calibration+0x50>)
 8001676:	f7ff fc54 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 800167a:	4603      	mov	r3, r0
 800167c:	2b01      	cmp	r3, #1
 800167e:	d116      	bne.n	80016ae <ADC3_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC3) != 0){
 8001680:	480c      	ldr	r0, [pc, #48]	; (80016b4 <ADC3_Calibration+0x50>)
 8001682:	f7ff fc8a 	bl	8000f9a <LL_ADC_IsEnabled>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d002      	beq.n	8001692 <ADC3_Calibration+0x2e>
		LL_ADC_Disable(ADC3);
 800168c:	4809      	ldr	r0, [pc, #36]	; (80016b4 <ADC3_Calibration+0x50>)
 800168e:	f7ff fc70 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC3,LL_ADC_SINGLE_ENDED);
 8001692:	217f      	movs	r1, #127	; 0x7f
 8001694:	4807      	ldr	r0, [pc, #28]	; (80016b4 <ADC3_Calibration+0x50>)
 8001696:	f7ff fc93 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC3)==1);
 800169a:	bf00      	nop
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <ADC3_Calibration+0x50>)
 800169e:	f7ff fca8 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d0f9      	beq.n	800169c <ADC3_Calibration+0x38>
 80016a8:	e002      	b.n	80016b0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80016aa:	bf00      	nop
 80016ac:	e000      	b.n	80016b0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 80016ae:	bf00      	nop
}
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	50000400 	.word	0x50000400

080016b8 <ADC4_Calibration>:

void ADC4_Calibration(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 80016bc:	4812      	ldr	r0, [pc, #72]	; (8001708 <ADC4_Calibration+0x50>)
 80016be:	f7ff fc08 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d11a      	bne.n	80016fe <ADC4_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 80016c8:	480f      	ldr	r0, [pc, #60]	; (8001708 <ADC4_Calibration+0x50>)
 80016ca:	f7ff fc2a 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d116      	bne.n	8001702 <ADC4_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC4) != 0){
 80016d4:	480c      	ldr	r0, [pc, #48]	; (8001708 <ADC4_Calibration+0x50>)
 80016d6:	f7ff fc60 	bl	8000f9a <LL_ADC_IsEnabled>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <ADC4_Calibration+0x2e>
		LL_ADC_Disable(ADC4);
 80016e0:	4809      	ldr	r0, [pc, #36]	; (8001708 <ADC4_Calibration+0x50>)
 80016e2:	f7ff fc46 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC4,LL_ADC_SINGLE_ENDED);
 80016e6:	217f      	movs	r1, #127	; 0x7f
 80016e8:	4807      	ldr	r0, [pc, #28]	; (8001708 <ADC4_Calibration+0x50>)
 80016ea:	f7ff fc69 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC4)==1);
 80016ee:	bf00      	nop
 80016f0:	4805      	ldr	r0, [pc, #20]	; (8001708 <ADC4_Calibration+0x50>)
 80016f2:	f7ff fc7e 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d0f9      	beq.n	80016f0 <ADC4_Calibration+0x38>
 80016fc:	e002      	b.n	8001704 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 80016fe:	bf00      	nop
 8001700:	e000      	b.n	8001704 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 8001702:	bf00      	nop
}
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	50000500 	.word	0x50000500

0800170c <ADC4_Start>:

void ADC4_Start(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  ADC4_Calibration();
 8001710:	f7ff ffd2 	bl	80016b8 <ADC4_Calibration>
//	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_7);
	LL_ADC_Enable(ADC4);
 8001714:	4802      	ldr	r0, [pc, #8]	; (8001720 <ADC4_Start+0x14>)
 8001716:	f7ff fc18 	bl	8000f4a <LL_ADC_Enable>

//	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_7,ADC_CONVERT_DATA_BUFFR_SIZE);

//	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_7);

}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	50000500 	.word	0x50000500

08001724 <ADC3_Start>:

void ADC3_Start(void){
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  ADC3_Calibration();
 8001728:	f7ff ff9c 	bl	8001664 <ADC3_Calibration>
	LL_ADC_Enable(ADC3);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <ADC3_Start+0x14>)
 800172e:	f7ff fc0c 	bl	8000f4a <LL_ADC_Enable>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	50000400 	.word	0x50000400

0800173c <ADC2_Start>:

void ADC2_Start(void){
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  ADC2_Calibration();
 8001740:	f7ff ff66 	bl	8001610 <ADC2_Calibration>
	LL_ADC_Enable(ADC2);
 8001744:	4802      	ldr	r0, [pc, #8]	; (8001750 <ADC2_Start+0x14>)
 8001746:	f7ff fc00 	bl	8000f4a <LL_ADC_Enable>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	50000100 	.word	0x50000100

08001754 <ADC1_Start>:

void ADC1_Start(void){
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  ADC1_Calibration();
 8001758:	f7ff ff2c 	bl	80015b4 <ADC1_Calibration>
	LL_ADC_Enable(ADC1);
 800175c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001760:	f7ff fbf3 	bl	8000f4a <LL_ADC_Enable>
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <GetSensor_FL+0x2c>)
 800176e:	f7ff fc54 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 8001772:	bf00      	nop
 8001774:	4807      	ldr	r0, [pc, #28]	; (8001794 <GetSensor_FL+0x2c>)
 8001776:	f7ff fc71 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f9      	beq.n	8001774 <GetSensor_FL+0xc>
	LL_ADC_ClearFlag_EOC(ADC3);
 8001780:	4804      	ldr	r0, [pc, #16]	; (8001794 <GetSensor_FL+0x2c>)
 8001782:	f7ff fc7e 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 8001786:	4803      	ldr	r0, [pc, #12]	; (8001794 <GetSensor_FL+0x2c>)
 8001788:	f7ff fc5b 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800178c:	4603      	mov	r3, r0
}
 800178e:	4618      	mov	r0, r3
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	50000400 	.word	0x50000400

08001798 <ADC3_clearEOS>:

void ADC3_clearEOS(void){
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC3);
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <ADC3_clearEOS+0x10>)
 800179e:	f7ff fc7d 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	50000400 	.word	0x50000400

080017ac <ADC2_clearEOS>:

void ADC2_clearEOS(void){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC2);
 80017b0:	4802      	ldr	r0, [pc, #8]	; (80017bc <ADC2_clearEOS+0x10>)
 80017b2:	f7ff fc73 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	50000100 	.word	0x50000100

080017c0 <ADC1_clearEOS>:

void ADC1_clearEOS(void){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC1);
 80017c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017c8:	f7ff fc68 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <GetSensor_SL>:


uint16_t GetSensor_SL(void){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80017d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017d8:	f7ff fc1f 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80017dc:	bf00      	nop
 80017de:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017e2:	f7ff fc3b 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f8      	beq.n	80017de <GetSensor_SL+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 80017ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f0:	f7ff fc47 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80017f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f8:	f7ff fc23 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 80017fc:	4603      	mov	r3, r0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}

08001802 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 8001802:	b580      	push	{r7, lr}
 8001804:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001806:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800180a:	f7ff fc06 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 800180e:	bf00      	nop
 8001810:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001814:	f7ff fc22 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0f8      	beq.n	8001810 <GetSensor_SR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 800181e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001822:	f7ff fc2e 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001826:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800182a:	f7ff fc0a 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800182e:	4603      	mov	r3, r0
}
 8001830:	4618      	mov	r0, r3
 8001832:	bd80      	pop	{r7, pc}

08001834 <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001838:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800183c:	f7ff fbed 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001840:	bf00      	nop
 8001842:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001846:	f7ff fc09 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0f8      	beq.n	8001842 <GetSensor_FR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001850:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001854:	f7ff fc15 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001858:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800185c:	f7ff fbf1 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <GetBatVal>:

uint16_t GetBatVal(void){
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC4);
 800186c:	4809      	ldr	r0, [pc, #36]	; (8001894 <GetBatVal+0x2c>)
 800186e:	f7ff fbd4 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC4)==0);
 8001872:	bf00      	nop
 8001874:	4807      	ldr	r0, [pc, #28]	; (8001894 <GetBatVal+0x2c>)
 8001876:	f7ff fbf1 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f9      	beq.n	8001874 <GetBatVal+0xc>
	LL_ADC_ClearFlag_EOC(ADC4);
 8001880:	4804      	ldr	r0, [pc, #16]	; (8001894 <GetBatVal+0x2c>)
 8001882:	f7ff fbfe 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC4);
 8001886:	4803      	ldr	r0, [pc, #12]	; (8001894 <GetBatVal+0x2c>)
 8001888:	f7ff fbdb 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800188c:	4603      	mov	r3, r0
}
 800188e:	4618      	mov	r0, r3
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	50000500 	.word	0x50000500

08001898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800189c:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <__NVIC_GetPriorityGrouping+0x18>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	0a1b      	lsrs	r3, r3, #8
 80018a2:	f003 0307 	and.w	r3, r3, #7
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	db0b      	blt.n	80018de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	f003 021f 	and.w	r2, r3, #31
 80018cc:	4907      	ldr	r1, [pc, #28]	; (80018ec <__NVIC_EnableIRQ+0x38>)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	095b      	lsrs	r3, r3, #5
 80018d4:	2001      	movs	r0, #1
 80018d6:	fa00 f202 	lsl.w	r2, r0, r2
 80018da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	e000e100 	.word	0xe000e100

080018f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	6039      	str	r1, [r7, #0]
 80018fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001900:	2b00      	cmp	r3, #0
 8001902:	db0a      	blt.n	800191a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	b2da      	uxtb	r2, r3
 8001908:	490c      	ldr	r1, [pc, #48]	; (800193c <__NVIC_SetPriority+0x4c>)
 800190a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190e:	0112      	lsls	r2, r2, #4
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	440b      	add	r3, r1
 8001914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001918:	e00a      	b.n	8001930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4908      	ldr	r1, [pc, #32]	; (8001940 <__NVIC_SetPriority+0x50>)
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	3b04      	subs	r3, #4
 8001928:	0112      	lsls	r2, r2, #4
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	440b      	add	r3, r1
 800192e:	761a      	strb	r2, [r3, #24]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	e000e100 	.word	0xe000e100
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001944:	b480      	push	{r7}
 8001946:	b089      	sub	sp, #36	; 0x24
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f1c3 0307 	rsb	r3, r3, #7
 800195e:	2b04      	cmp	r3, #4
 8001960:	bf28      	it	cs
 8001962:	2304      	movcs	r3, #4
 8001964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3304      	adds	r3, #4
 800196a:	2b06      	cmp	r3, #6
 800196c:	d902      	bls.n	8001974 <NVIC_EncodePriority+0x30>
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3b03      	subs	r3, #3
 8001972:	e000      	b.n	8001976 <NVIC_EncodePriority+0x32>
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001978:	f04f 32ff 	mov.w	r2, #4294967295
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43da      	mvns	r2, r3
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	401a      	ands	r2, r3
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800198c:	f04f 31ff 	mov.w	r1, #4294967295
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	fa01 f303 	lsl.w	r3, r1, r3
 8001996:	43d9      	mvns	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	4313      	orrs	r3, r2
         );
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3724      	adds	r7, #36	; 0x24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <LL_AHB1_GRP1_EnableClock>:
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80019b8:	4907      	ldr	r1, [pc, #28]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4313      	orrs	r3, r2
 80019be:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4013      	ands	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	40021000 	.word	0x40021000

080019dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80019e0:	2004      	movs	r0, #4
 80019e2:	f7ff ffe3 	bl	80019ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80019e6:	2001      	movs	r0, #1
 80019e8:	f7ff ffe0 	bl	80019ac <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019ec:	f7ff ff54 	bl	8001898 <__NVIC_GetPriorityGrouping>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2200      	movs	r2, #0
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ffa4 	bl	8001944 <NVIC_EncodePriority>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4619      	mov	r1, r3
 8001a00:	200b      	movs	r0, #11
 8001a02:	f7ff ff75 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a06:	200b      	movs	r0, #11
 8001a08:	f7ff ff54 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a0c:	f7ff ff44 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2200      	movs	r2, #0
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff94 	bl	8001944 <NVIC_EncodePriority>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	4619      	mov	r1, r3
 8001a20:	200c      	movs	r0, #12
 8001a22:	f7ff ff65 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001a26:	200c      	movs	r0, #12
 8001a28:	f7ff ff44 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a2c:	f7ff ff34 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2200      	movs	r2, #0
 8001a34:	2100      	movs	r1, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff ff84 	bl	8001944 <NVIC_EncodePriority>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4619      	mov	r1, r3
 8001a40:	200d      	movs	r0, #13
 8001a42:	f7ff ff55 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001a46:	200d      	movs	r0, #13
 8001a48:	f7ff ff34 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a4c:	f7ff ff24 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff ff74 	bl	8001944 <NVIC_EncodePriority>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4619      	mov	r1, r3
 8001a60:	200e      	movs	r0, #14
 8001a62:	f7ff ff45 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001a66:	200e      	movs	r0, #14
 8001a68:	f7ff ff24 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a6c:	f7ff ff14 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff64 	bl	8001944 <NVIC_EncodePriority>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	4619      	mov	r1, r3
 8001a80:	200f      	movs	r0, #15
 8001a82:	f7ff ff35 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f7ff ff14 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a8c:	f7ff ff04 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff ff54 	bl	8001944 <NVIC_EncodePriority>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	2010      	movs	r0, #16
 8001aa2:	f7ff ff25 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001aa6:	2010      	movs	r0, #16
 8001aa8:	f7ff ff04 	bl	80018b4 <__NVIC_EnableIRQ>

}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <FLASH_Lock>:

#define sta_add_127 0x0807F800
#define end_add_127 0x0807FFFF

__STATIC_INLINE void FLASH_Lock(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <FLASH_Lock+0x1c>)
 8001ab6:	695b      	ldr	r3, [r3, #20]
 8001ab8:	4a04      	ldr	r2, [pc, #16]	; (8001acc <FLASH_Lock+0x1c>)
 8001aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001abe:	6153      	str	r3, [r2, #20]
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40022000 	.word	0x40022000

08001ad0 <FLASH_Unlock>:

__STATIC_INLINE void FLASH_Unlock(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <FLASH_Unlock+0x1c>)
 8001ad6:	4a06      	ldr	r2, [pc, #24]	; (8001af0 <FLASH_Unlock+0x20>)
 8001ad8:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <FLASH_Unlock+0x1c>)
 8001adc:	4a05      	ldr	r2, [pc, #20]	; (8001af4 <FLASH_Unlock+0x24>)
 8001ade:	609a      	str	r2, [r3, #8]
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40022000 	.word	0x40022000
 8001af0:	45670123 	.word	0x45670123
 8001af4:	cdef89ab 	.word	0xcdef89ab

08001af8 <FLASH_WaitBusy>:
#define FLASH_TYPEPROGRAM_BYTE	0x00000000U

//#define FLASH

void FLASH_WaitBusy(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
	while(((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY)==1);
 8001afc:	bf00      	nop
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <FLASH_WaitBusy+0x20>)
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b0a:	d0f8      	beq.n	8001afe <FLASH_WaitBusy+0x6>
//	while((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY);
}
 8001b0c:	bf00      	nop
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	40022000 	.word	0x40022000

08001b1c <FLASH_Erase>:

void FLASH_Erase(uint8_t page)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	71fb      	strb	r3, [r7, #7]
	FLASH_WaitBusy();
 8001b26:	f7ff ffe7 	bl	8001af8 <FLASH_WaitBusy>

	FLASH->SR &= 0x00000000;	//error clear?
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <FLASH_Erase+0x64>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <FLASH_Erase+0x64>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001b34:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <FLASH_Erase+0x64>)
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <FLASH_Erase+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_BKER);	//set bank2
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <FLASH_Erase+0x64>)
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	4a0f      	ldr	r2, [pc, #60]	; (8001b80 <FLASH_Erase+0x64>)
 8001b44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b48:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_PER;
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	; (8001b80 <FLASH_Erase+0x64>)
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	4a0c      	ldr	r2, [pc, #48]	; (8001b80 <FLASH_Erase+0x64>)
 8001b50:	f043 0302 	orr.w	r3, r3, #2
 8001b54:	6153      	str	r3, [r2, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page<<3));
 8001b56:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <FLASH_Erase+0x64>)
 8001b58:	695a      	ldr	r2, [r3, #20]
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8001b62:	4907      	ldr	r1, [pc, #28]	; (8001b80 <FLASH_Erase+0x64>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	614b      	str	r3, [r1, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8001b68:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <FLASH_Erase+0x64>)
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <FLASH_Erase+0x64>)
 8001b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b72:	6153      	str	r3, [r2, #20]
	FLASH_WaitBusy();
 8001b74:	f7ff ffc0 	bl	8001af8 <FLASH_WaitBusy>
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40022000 	.word	0x40022000

08001b84 <FLASH_WriteByte>:

void FLASH_WriteByte(uint32_t address, uint64_t data)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t data2 = (uint32_t)(data >> 32);
 8001b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	000a      	movs	r2, r1
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	617b      	str	r3, [r7, #20]
	FLASH_WaitBusy();
 8001ba4:	f7ff ffa8 	bl	8001af8 <FLASH_WaitBusy>
	FLASH->SR &= 0x00000000;	//error clear
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001bb2:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_PG;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	6153      	str	r3, [r2, #20]

	*(__IO uint32_t*)address = (uint32_t)data;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	601a      	str	r2, [r3, #0]
	*(__IO uint32_t*)(address+4) = data2;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	6013      	str	r3, [r2, #0]
	FLASH_WaitBusy();
 8001bd8:	f7ff ff8e 	bl	8001af8 <FLASH_WaitBusy>

	FLASH->CR &= ~(FLASH_CR_PG);
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	4a03      	ldr	r2, [pc, #12]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001be2:	f023 0301 	bic.w	r3, r3, #1
 8001be6:	6153      	str	r3, [r2, #20]
}
 8001be8:	bf00      	nop
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40022000 	.word	0x40022000

08001bf4 <FLASH_WriteData>:

void FLASH_WriteData(uint8_t page,uint32_t address, uint64_t* data, uint32_t size)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60b9      	str	r1, [r7, #8]
 8001bfc:	607a      	str	r2, [r7, #4]
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	4603      	mov	r3, r0
 8001c02:	73fb      	strb	r3, [r7, #15]
	FLASH_Unlock();
 8001c04:	f7ff ff64 	bl	8001ad0 <FLASH_Unlock>

	FLASH_Erase(page);
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff86 	bl	8001b1c <FLASH_Erase>

	do {
		FLASH_WriteByte(address, *data);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c16:	68b8      	ldr	r0, [r7, #8]
 8001c18:	f7ff ffb4 	bl	8001b84 <FLASH_WriteByte>
		address+=8;
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	3308      	adds	r3, #8
 8001c20:	60bb      	str	r3, [r7, #8]
		data++;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3308      	adds	r3, #8
 8001c26:	607b      	str	r3, [r7, #4]
		size -=8;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	3b08      	subs	r3, #8
 8001c2c:	603b      	str	r3, [r7, #0]
	}while(size > 0);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ed      	bne.n	8001c10 <FLASH_WriteData+0x1c>

	FLASH_Lock();
 8001c34:	f7ff ff3c 	bl	8001ab0 <FLASH_Lock>
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <FLASH_ReadData>:

void FLASH_ReadData(uint32_t address, uint64_t* data, uint32_t size)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
	memcpy(data, (uint8_t*)address,size);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	4619      	mov	r1, r3
 8001c52:	68b8      	ldr	r0, [r7, #8]
 8001c54:	f015 fe13 	bl	801787e <memcpy>
}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <LL_AHB2_GRP1_EnableClock>:
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c6c:	4907      	ldr	r1, [pc, #28]	; (8001c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	40021000 	.word	0x40021000

08001c90 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691a      	ldr	r2, [r3, #16]
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d101      	bne.n	8001cac <LL_GPIO_IsInputPinSet+0x1c>
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e000      	b.n	8001cae <LL_GPIO_IsInputPinSet+0x1e>
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	619a      	str	r2, [r3, #24]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfa:	463b      	mov	r3, r7
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
 8001d08:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001d0a:	2004      	movs	r0, #4
 8001d0c:	f7ff ffa8 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001d10:	2020      	movs	r0, #32
 8001d12:	f7ff ffa5 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001d16:	2001      	movs	r0, #1
 8001d18:	f7ff ffa2 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001d1c:	2002      	movs	r0, #2
 8001d1e:	f7ff ff9f 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SEN3_GPIO_Port, SEN3_Pin);
 8001d22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d26:	48a5      	ldr	r0, [pc, #660]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001d28:	f7ff ffd5 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN2_GPIO_Port, SEN2_Pin);
 8001d2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d30:	48a2      	ldr	r0, [pc, #648]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001d32:	f7ff ffd0 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001d36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d3a:	48a0      	ldr	r0, [pc, #640]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001d3c:	f7ff ffcb 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001d40:	2101      	movs	r1, #1
 8001d42:	489f      	ldr	r0, [pc, #636]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001d44:	f7ff ffc7 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001d48:	2102      	movs	r1, #2
 8001d4a:	489d      	ldr	r0, [pc, #628]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001d4c:	f7ff ffc3 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN1_GPIO_Port, SEN1_Pin);
 8001d50:	2108      	movs	r1, #8
 8001d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d56:	f7ff ffbe 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN0_GPIO_Port, SEN0_Pin);
 8001d5a:	2110      	movs	r1, #16
 8001d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d60:	f7ff ffb9 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001d64:	2104      	movs	r1, #4
 8001d66:	4897      	ldr	r0, [pc, #604]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d68:	f7ff ffb5 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port, BAT_LED_Pin);
 8001d6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d70:	4894      	ldr	r0, [pc, #592]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d72:	f7ff ffb0 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001d76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d7e:	f7ff ffaa 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 8001d82:	2110      	movs	r1, #16
 8001d84:	488f      	ldr	r0, [pc, #572]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d86:	f7ff ffa6 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001d8a:	2140      	movs	r1, #64	; 0x40
 8001d8c:	488d      	ldr	r0, [pc, #564]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d8e:	f7ff ffa2 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001d92:	2101      	movs	r1, #1
 8001d94:	488b      	ldr	r0, [pc, #556]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d96:	f7ff ff90 	bl	8001cba <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8001d9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d9e:	4889      	ldr	r0, [pc, #548]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001da0:	f7ff ff8b 	bl	8001cba <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8001da4:	2180      	movs	r1, #128	; 0x80
 8001da6:	4887      	ldr	r0, [pc, #540]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001da8:	f7ff ff87 	bl	8001cba <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SEN3_Pin;
 8001dac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001db0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001db2:	2301      	movs	r3, #1
 8001db4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN3_GPIO_Port, &GPIO_InitStruct);
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	487d      	ldr	r0, [pc, #500]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001dc8:	f013 f94f 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN2_Pin;
 8001dcc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN2_GPIO_Port, &GPIO_InitStruct);
 8001de2:	463b      	mov	r3, r7
 8001de4:	4619      	mov	r1, r3
 8001de6:	4875      	ldr	r0, [pc, #468]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001de8:	f013 f93f 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8001dec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001df0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001df2:	2301      	movs	r3, #1
 8001df4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001e02:	463b      	mov	r3, r7
 8001e04:	4619      	mov	r1, r3
 8001e06:	486d      	ldr	r0, [pc, #436]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001e08:	f013 f92f 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e10:	2301      	movs	r3, #1
 8001e12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001e20:	463b      	mov	r3, r7
 8001e22:	4619      	mov	r1, r3
 8001e24:	4866      	ldr	r0, [pc, #408]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001e26:	f013 f920 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001e3e:	463b      	mov	r3, r7
 8001e40:	4619      	mov	r1, r3
 8001e42:	485f      	ldr	r0, [pc, #380]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001e44:	f013 f911 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN1_Pin;
 8001e48:	2308      	movs	r3, #8
 8001e4a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN1_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e64:	f013 f901 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN0_Pin;
 8001e68:	2310      	movs	r3, #16
 8001e6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN0_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	463b      	mov	r3, r7
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e84:	f013 f8f1 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	463b      	mov	r3, r7
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4848      	ldr	r0, [pc, #288]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001ea2:	f013 f8e2 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001eba:	463b      	mov	r3, r7
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4841      	ldr	r0, [pc, #260]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001ec0:	f013 f8d3 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enL_Pin;
 8001ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ec8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enL_GPIO_Port, &GPIO_InitStruct);
 8001eda:	463b      	mov	r3, r7
 8001edc:	4619      	mov	r1, r3
 8001ede:	4839      	ldr	r0, [pc, #228]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001ee0:	f013 f8c3 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BAT_LED_Pin;
 8001ee4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ee8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eea:	2301      	movs	r3, #1
 8001eec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BAT_LED_GPIO_Port, &GPIO_InitStruct);
 8001efa:	463b      	mov	r3, r7
 8001efc:	4619      	mov	r1, r3
 8001efe:	4831      	ldr	r0, [pc, #196]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001f00:	f013 f8b3 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 8001f04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f08:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001f12:	463b      	mov	r3, r7
 8001f14:	4619      	mov	r1, r3
 8001f16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f1a:	f013 f8a6 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f22:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001f24:	2300      	movs	r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001f2c:	463b      	mov	r3, r7
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f34:	f013 f899 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001f38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f3c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	463b      	mov	r3, r7
 8001f50:	4619      	mov	r1, r3
 8001f52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f56:	f013 f888 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001f5a:	2310      	movs	r3, #16
 8001f5c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001f6e:	463b      	mov	r3, r7
 8001f70:	4619      	mov	r1, r3
 8001f72:	4814      	ldr	r0, [pc, #80]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001f74:	f013 f879 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001f78:	2340      	movs	r3, #64	; 0x40
 8001f7a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	4619      	mov	r1, r3
 8001f90:	480c      	ldr	r0, [pc, #48]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001f92:	f013 f86a 	bl	801506a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enR_Pin;
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enR_GPIO_Port, &GPIO_InitStruct);
 8001faa:	463b      	mov	r3, r7
 8001fac:	4619      	mov	r1, r3
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001fb0:	f013 f85b 	bl	801506a <LL_GPIO_Init>

}
 8001fb4:	bf00      	nop
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	48000800 	.word	0x48000800
 8001fc0:	48001400 	.word	0x48001400
 8001fc4:	48000400 	.word	0x48000400

08001fc8 <SetLED>:

/* USER CODE BEGIN 2 */
void SetLED(uint8_t data){
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
	if((data&0x01)==0x01){ 	LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d004      	beq.n	8001fe6 <SetLED+0x1e>
 8001fdc:	2104      	movs	r1, #4
 8001fde:	4823      	ldr	r0, [pc, #140]	; (800206c <SetLED+0xa4>)
 8001fe0:	f7ff fe6b 	bl	8001cba <LL_GPIO_SetOutputPin>
 8001fe4:	e003      	b.n	8001fee <SetLED+0x26>
	}else{					LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001fe6:	2104      	movs	r1, #4
 8001fe8:	4820      	ldr	r0, [pc, #128]	; (800206c <SetLED+0xa4>)
 8001fea:	f7ff fe74 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x02)==0x02){ 	LL_GPIO_SetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d004      	beq.n	8002002 <SetLED+0x3a>
 8001ff8:	2102      	movs	r1, #2
 8001ffa:	481d      	ldr	r0, [pc, #116]	; (8002070 <SetLED+0xa8>)
 8001ffc:	f7ff fe5d 	bl	8001cba <LL_GPIO_SetOutputPin>
 8002000:	e003      	b.n	800200a <SetLED+0x42>
	}else{					LL_GPIO_ResetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8002002:	2102      	movs	r1, #2
 8002004:	481a      	ldr	r0, [pc, #104]	; (8002070 <SetLED+0xa8>)
 8002006:	f7ff fe66 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x04)==0x04){ 	LL_GPIO_SetOutputPin(LED2_GPIO_Port,LED2_Pin);
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d004      	beq.n	800201e <SetLED+0x56>
 8002014:	2101      	movs	r1, #1
 8002016:	4816      	ldr	r0, [pc, #88]	; (8002070 <SetLED+0xa8>)
 8002018:	f7ff fe4f 	bl	8001cba <LL_GPIO_SetOutputPin>
 800201c:	e003      	b.n	8002026 <SetLED+0x5e>
	}else{					LL_GPIO_ResetOutputPin(LED2_GPIO_Port,LED2_Pin);
 800201e:	2101      	movs	r1, #1
 8002020:	4813      	ldr	r0, [pc, #76]	; (8002070 <SetLED+0xa8>)
 8002022:	f7ff fe58 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x08)==0x08){ 	LL_GPIO_SetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <SetLED+0x74>
 8002030:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002034:	480f      	ldr	r0, [pc, #60]	; (8002074 <SetLED+0xac>)
 8002036:	f7ff fe40 	bl	8001cba <LL_GPIO_SetOutputPin>
 800203a:	e004      	b.n	8002046 <SetLED+0x7e>
	}else{					LL_GPIO_ResetOutputPin(LED3_GPIO_Port,LED3_Pin);
 800203c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002040:	480c      	ldr	r0, [pc, #48]	; (8002074 <SetLED+0xac>)
 8002042:	f7ff fe48 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x10)==0x10){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	2b00      	cmp	r3, #0
 800204e:	d004      	beq.n	800205a <SetLED+0x92>
 8002050:	2140      	movs	r1, #64	; 0x40
 8002052:	4806      	ldr	r0, [pc, #24]	; (800206c <SetLED+0xa4>)
 8002054:	f7ff fe31 	bl	8001cba <LL_GPIO_SetOutputPin>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}
 8002058:	e003      	b.n	8002062 <SetLED+0x9a>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
 800205a:	2140      	movs	r1, #64	; 0x40
 800205c:	4803      	ldr	r0, [pc, #12]	; (800206c <SetLED+0xa4>)
 800205e:	f7ff fe3a 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	48000400 	.word	0x48000400
 8002070:	48001400 	.word	0x48001400
 8002074:	48000800 	.word	0x48000800

08002078 <SetBatLED>:

void SetBatLED(uint8_t data){
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d105      	bne.n	8002094 <SetBatLED+0x1c>
 8002088:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800208c:	4806      	ldr	r0, [pc, #24]	; (80020a8 <SetBatLED+0x30>)
 800208e:	f7ff fe14 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
}
 8002092:	e004      	b.n	800209e <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8002094:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002098:	4803      	ldr	r0, [pc, #12]	; (80020a8 <SetBatLED+0x30>)
 800209a:	f7ff fe1c 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	48000400 	.word	0x48000400

080020ac <SW_IsOn_0>:

int8_t SW_IsOn_0(void){//virtical
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW0_GPIO_Port,SW0_Pin);
 80020b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b8:	f7ff fdea 	bl	8001c90 <LL_GPIO_IsInputPinSet>
 80020bc:	4603      	mov	r3, r0
 80020be:	b25b      	sxtb	r3, r3
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <SW_IsOn_1>:

int8_t SW_IsOn_1(void){//horizontal
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
 80020c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d0:	f7ff fdde 	bl	8001c90 <LL_GPIO_IsInputPinSet>
 80020d4:	4603      	mov	r3, r0
 80020d6:	b25b      	sxtb	r3, r3
}
 80020d8:	4618      	mov	r0, r3
 80020da:	bd80      	pop	{r7, pc}

080020dc <Set_SenFL>:

void Set_SenFL(uint8_t data){
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <Set_SenFL+0x1c>
 80020ec:	2110      	movs	r1, #16
 80020ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f2:	f7ff fde2 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
}
 80020f6:	e004      	b.n	8002102 <Set_SenFL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 80020f8:	2110      	movs	r1, #16
 80020fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020fe:	f7ff fdea 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <Set_SenSL>:

void Set_SenSL(uint8_t data){
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d105      	bne.n	8002126 <Set_SenSL+0x1c>
 800211a:	2108      	movs	r1, #8
 800211c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002120:	f7ff fdcb 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
}
 8002124:	e004      	b.n	8002130 <Set_SenSL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 8002126:	2108      	movs	r1, #8
 8002128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212c:	f7ff fdd3 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <Set_SenSR>:

void Set_SenSR(uint8_t data){
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d105      	bne.n	8002154 <Set_SenSR+0x1c>
 8002148:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800214c:	4806      	ldr	r0, [pc, #24]	; (8002168 <Set_SenSR+0x30>)
 800214e:	f7ff fdb4 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
}
 8002152:	e004      	b.n	800215e <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8002154:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002158:	4803      	ldr	r0, [pc, #12]	; (8002168 <Set_SenSR+0x30>)
 800215a:	f7ff fdbc 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	48000800 	.word	0x48000800

0800216c <Set_SenFR>:

void Set_SenFR(uint8_t data){
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d105      	bne.n	8002188 <Set_SenFR+0x1c>
 800217c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002180:	4806      	ldr	r0, [pc, #24]	; (800219c <Set_SenFR+0x30>)
 8002182:	f7ff fd9a 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
}
 8002186:	e004      	b.n	8002192 <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800218c:	4803      	ldr	r0, [pc, #12]	; (800219c <Set_SenFR+0x30>)
 800218e:	f7ff fda2 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	48000800 	.word	0x48000800

080021a0 <Set_MOT0>:

void Set_MOT0(uint8_t data){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d106      	bne.n	80021be <Set_MOT0+0x1e>
 80021b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021b8:	f7ff fd7f 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
}
 80021bc:	e005      	b.n	80021ca <Set_MOT0+0x2a>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80021be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c6:	f7ff fd86 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <Set_MOT1>:

void Set_MOT1(uint8_t data){
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d104      	bne.n	80021ee <Set_MOT1+0x1a>
 80021e4:	2110      	movs	r1, #16
 80021e6:	4806      	ldr	r0, [pc, #24]	; (8002200 <Set_MOT1+0x2c>)
 80021e8:	f7ff fd67 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
}
 80021ec:	e003      	b.n	80021f6 <Set_MOT1+0x22>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80021ee:	2110      	movs	r1, #16
 80021f0:	4803      	ldr	r0, [pc, #12]	; (8002200 <Set_MOT1+0x2c>)
 80021f2:	f7ff fd70 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	48000400 	.word	0x48000400

08002204 <__NVIC_SetPriorityGrouping>:
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002214:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002220:	4013      	ands	r3, r2
 8002222:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800222c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002236:	4a04      	ldr	r2, [pc, #16]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	60d3      	str	r3, [r2, #12]
}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <LL_RCC_HSI_Enable+0x1c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a04      	ldr	r2, [pc, #16]	; (8002268 <LL_RCC_HSI_Enable+0x1c>)
 8002256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000

0800226c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002270:	4b07      	ldr	r3, [pc, #28]	; (8002290 <LL_RCC_HSI_IsReady+0x24>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800227c:	d101      	bne.n	8002282 <LL_RCC_HSI_IsReady+0x16>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <LL_RCC_HSI_IsReady+0x18>
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000

08002294 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800229c:	4b07      	ldr	r3, [pc, #28]	; (80022bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	061b      	lsls	r3, r3, #24
 80022a8:	4904      	ldr	r1, [pc, #16]	; (80022bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	604b      	str	r3, [r1, #4]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	40021000 	.word	0x40021000

080022c0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <LL_RCC_SetSysClkSource+0x24>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f023 0203 	bic.w	r2, r3, #3
 80022d0:	4904      	ldr	r1, [pc, #16]	; (80022e4 <LL_RCC_SetSysClkSource+0x24>)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	608b      	str	r3, [r1, #8]
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	40021000 	.word	0x40021000

080022e8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <LL_RCC_GetSysClkSource+0x18>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f003 030c 	and.w	r3, r3, #12
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000

08002304 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800230c:	4b06      	ldr	r3, [pc, #24]	; (8002328 <LL_RCC_SetAHBPrescaler+0x24>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002314:	4904      	ldr	r1, [pc, #16]	; (8002328 <LL_RCC_SetAHBPrescaler+0x24>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4313      	orrs	r3, r2
 800231a:	608b      	str	r3, [r1, #8]
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	40021000 	.word	0x40021000

0800232c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002334:	4b06      	ldr	r3, [pc, #24]	; (8002350 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800233c:	4904      	ldr	r1, [pc, #16]	; (8002350 <LL_RCC_SetAPB1Prescaler+0x24>)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4313      	orrs	r3, r2
 8002342:	608b      	str	r3, [r1, #8]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	40021000 	.word	0x40021000

08002354 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800235c:	4b06      	ldr	r3, [pc, #24]	; (8002378 <LL_RCC_SetAPB2Prescaler+0x24>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002364:	4904      	ldr	r1, [pc, #16]	; (8002378 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4313      	orrs	r3, r2
 800236a:	608b      	str	r3, [r1, #8]
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	40021000 	.word	0x40021000

0800237c <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <LL_RCC_SetUSARTClockSource+0x30>)
 8002386:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	0c1b      	lsrs	r3, r3, #16
 800238e:	43db      	mvns	r3, r3
 8002390:	401a      	ands	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	b29b      	uxth	r3, r3
 8002396:	4905      	ldr	r1, [pc, #20]	; (80023ac <LL_RCC_SetUSARTClockSource+0x30>)
 8002398:	4313      	orrs	r3, r2
 800239a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	40021000 	.word	0x40021000

080023b0 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 80023b8:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <LL_RCC_SetADCClockSource+0x44>)
 80023ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	0c1b      	lsrs	r3, r3, #16
 80023c2:	f003 031f 	and.w	r3, r3, #31
 80023c6:	2103      	movs	r1, #3
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	401a      	ands	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	b2d9      	uxtb	r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	0c1b      	lsrs	r3, r3, #16
 80023d8:	f003 031f 	and.w	r3, r3, #31
 80023dc:	fa01 f303 	lsl.w	r3, r1, r3
 80023e0:	4904      	ldr	r1, [pc, #16]	; (80023f4 <LL_RCC_SetADCClockSource+0x44>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	40021000 	.word	0x40021000

080023f8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <LL_RCC_PLL_Enable+0x1c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a04      	ldr	r2, [pc, #16]	; (8002414 <LL_RCC_PLL_Enable+0x1c>)
 8002402:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002406:	6013      	str	r3, [r2, #0]
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000

08002418 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <LL_RCC_PLL_IsReady+0x24>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002424:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002428:	d101      	bne.n	800242e <LL_RCC_PLL_IsReady+0x16>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <LL_RCC_PLL_IsReady+0x18>
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40021000 	.word	0x40021000

08002440 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
 800244c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800244e:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8002454:	4013      	ands	r3, r2
 8002456:	68f9      	ldr	r1, [r7, #12]
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	4311      	orrs	r1, r2
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	0212      	lsls	r2, r2, #8
 8002460:	4311      	orrs	r1, r2
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	4904      	ldr	r1, [pc, #16]	; (8002478 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002468:	4313      	orrs	r3, r2
 800246a:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 800246c:	bf00      	nop
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	40021000 	.word	0x40021000
 800247c:	f9ff800c 	.word	0xf9ff800c

08002480 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	4a04      	ldr	r2, [pc, #16]	; (800249c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800248a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800248e:	60d3      	str	r3, [r2, #12]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80024aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80024ac:	4907      	ldr	r1, [pc, #28]	; (80024cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80024b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4013      	ands	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024be:	68fb      	ldr	r3, [r7, #12]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	40021000 	.word	0x40021000

080024d0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80024d8:	4b08      	ldr	r3, [pc, #32]	; (80024fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024dc:	4907      	ldr	r1, [pc, #28]	; (80024fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4013      	ands	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024ee:	68fb      	ldr	r3, [r7, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40021000 	.word	0x40021000

08002500 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002508:	4b06      	ldr	r3, [pc, #24]	; (8002524 <LL_FLASH_SetLatency+0x24>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f023 020f 	bic.w	r2, r3, #15
 8002510:	4904      	ldr	r1, [pc, #16]	; (8002524 <LL_FLASH_SetLatency+0x24>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4313      	orrs	r3, r2
 8002516:	600b      	str	r3, [r1, #0]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	40022000 	.word	0x40022000

08002528 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800252c:	4b04      	ldr	r3, [pc, #16]	; (8002540 <LL_FLASH_GetLatency+0x18>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 030f 	and.w	r3, r3, #15
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40022000 	.word	0x40022000

08002544 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <LL_PWR_EnableRange1BoostMode+0x20>)
 800254a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800254e:	4a05      	ldr	r2, [pc, #20]	; (8002564 <LL_PWR_EnableRange1BoostMode+0x20>)
 8002550:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002554:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40007000 	.word	0x40007000

08002568 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	4a04      	ldr	r2, [pc, #16]	; (8002584 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002572:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002576:	6093      	str	r3, [r2, #8]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40007000 	.word	0x40007000

08002588 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	4618      	mov	r0, r3
 8002596:	f003 f821 	bl	80055dc <USART_TransmitByte>
}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80025a8:	2001      	movs	r0, #1
 80025aa:	f7ff ff91 	bl	80024d0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80025ae:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80025b2:	f7ff ff75 	bl	80024a0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025b6:	2003      	movs	r0, #3
 80025b8:	f7ff fe24 	bl	8002204 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 80025bc:	f7ff ffd4 	bl	8002568 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025c0:	f000 f864 	bl	800268c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025c4:	f7ff fb96 	bl	8001cf4 <MX_GPIO_Init>
  MX_DMA_Init();
 80025c8:	f7ff fa08 	bl	80019dc <MX_DMA_Init>
  MX_USART1_UART_Init();
 80025cc:	f002 ff2a 	bl	8005424 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80025d0:	f001 f9f4 	bl	80039bc <MX_SPI2_Init>
  MX_ADC1_Init();
 80025d4:	f7fe fd88 	bl	80010e8 <MX_ADC1_Init>
  MX_ADC3_Init();
 80025d8:	f7fe fea8 	bl	800132c <MX_ADC3_Init>
  MX_SPI1_Init();
 80025dc:	f001 f922 	bl	8003824 <MX_SPI1_Init>
  MX_ADC4_Init();
 80025e0:	f7fe ff58 	bl	8001494 <MX_ADC4_Init>
  MX_TIM2_Init();
 80025e4:	f002 f9be 	bl	8004964 <MX_TIM2_Init>
  MX_TIM3_Init();
 80025e8:	f002 fa2c 	bl	8004a44 <MX_TIM3_Init>
  MX_TIM1_Init();
 80025ec:	f002 f962 	bl	80048b4 <MX_TIM1_Init>
  MX_TIM4_Init();
 80025f0:	f002 fa94 	bl	8004b1c <MX_TIM4_Init>
  MX_TIM5_Init();
 80025f4:	f002 fad0 	bl	8004b98 <MX_TIM5_Init>
  MX_TIM6_Init();
 80025f8:	f002 fb0c 	bl	8004c14 <MX_TIM6_Init>
  MX_TIM8_Init();
 80025fc:	f002 fb44 	bl	8004c88 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  SetLED(0x0E);
 8002600:	200e      	movs	r0, #14
 8002602:	f7ff fce1 	bl	8001fc8 <SetLED>
  LL_mDelay(200);
 8002606:	20c8      	movs	r0, #200	; 0xc8
 8002608:	f013 ff26 	bl	8016458 <LL_mDelay>
  SetLED(0x00);
 800260c:	2000      	movs	r0, #0
 800260e:	f7ff fcdb 	bl	8001fc8 <SetLED>
  LL_mDelay(200);
 8002612:	20c8      	movs	r0, #200	; 0xc8
 8002614:	f013 ff20 	bl	8016458 <LL_mDelay>
  SetLED(0x0E);
 8002618:	200e      	movs	r0, #14
 800261a:	f7ff fcd5 	bl	8001fc8 <SetLED>
  LL_mDelay(200);
 800261e:	20c8      	movs	r0, #200	; 0xc8
 8002620:	f013 ff1a 	bl	8016458 <LL_mDelay>
  SetLED(0x00);
 8002624:	2000      	movs	r0, #0
 8002626:	f7ff fccf 	bl	8001fc8 <SetLED>

  Communication_Initialize();
 800262a:	f002 ffc9 	bl	80055c0 <Communication_Initialize>
  HAL_init();
 800262e:	f006 fa4b 	bl	8008ac8 <HAL_init>
  CTRL_clrNowData();
 8002632:	f003 f921 	bl	8005878 <CTRL_clrNowData>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 8002636:	f7ff fd45 	bl	80020c4 <SW_IsOn_1>
 800263a:	4603      	mov	r3, r0
 800263c:	2b01      	cmp	r3, #1
 800263e:	d004      	beq.n	800264a <main+0xa6>
 8002640:	f006 fd1e 	bl	8009080 <CountUP_mode>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d008      	beq.n	800265c <main+0xb8>
		MODE_inc();								// 1
 800264a:	f006 fca5 	bl	8008f98 <MODE_inc>
		LL_mDelay(200);			// SW
 800264e:	20c8      	movs	r0, #200	; 0xc8
 8002650:	f013 ff02 	bl	8016458 <LL_mDelay>
		printf("mode selecting\r\n");
 8002654:	480c      	ldr	r0, [pc, #48]	; (8002688 <main+0xe4>)
 8002656:	f014 fedd 	bl	8017414 <puts>
 800265a:	e00e      	b.n	800267a <main+0xd6>
	}
	else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800265c:	f7ff fd26 	bl	80020ac <SW_IsOn_0>
 8002660:	4603      	mov	r3, r0
 8002662:	2b01      	cmp	r3, #1
 8002664:	d004      	beq.n	8002670 <main+0xcc>
 8002666:	f008 fc52 	bl	800af0e <MODE_CheckExe>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d004      	beq.n	800267a <main+0xd6>
//		else if ( SW_ON == SW_EXE_PIN ){
		MODE_exe();								// 
 8002670:	f008 fa3a 	bl	800aae8 <MODE_exe>
		LL_mDelay(200);			// SW
 8002674:	20c8      	movs	r0, #200	; 0xc8
 8002676:	f013 feef 	bl	8016458 <LL_mDelay>
	}
    LL_mDelay(100);
 800267a:	2064      	movs	r0, #100	; 0x64
 800267c:	f013 feec 	bl	8016458 <LL_mDelay>
  Get_Sen_Nowdata();
 8002680:	f00b fc2a 	bl	800ded8 <Get_Sen_Nowdata>
    if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 8002684:	e7d7      	b.n	8002636 <main+0x92>
 8002686:	bf00      	nop
 8002688:	0801c280 	.word	0x0801c280

0800268c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8002690:	2004      	movs	r0, #4
 8002692:	f7ff ff35 	bl	8002500 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 8002696:	bf00      	nop
 8002698:	f7ff ff46 	bl	8002528 <LL_FLASH_GetLatency>
 800269c:	4603      	mov	r3, r0
 800269e:	2b04      	cmp	r3, #4
 80026a0:	d1fa      	bne.n	8002698 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 80026a2:	f7ff ff4f 	bl	8002544 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 80026a6:	f7ff fdd1 	bl	800224c <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80026aa:	bf00      	nop
 80026ac:	f7ff fdde 	bl	800226c <LL_RCC_HSI_IsReady>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d1fa      	bne.n	80026ac <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 80026b6:	2040      	movs	r0, #64	; 0x40
 80026b8:	f7ff fdec 	bl	8002294 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 80026bc:	2300      	movs	r3, #0
 80026be:	2255      	movs	r2, #85	; 0x55
 80026c0:	2130      	movs	r1, #48	; 0x30
 80026c2:	2002      	movs	r0, #2
 80026c4:	f7ff febc 	bl	8002440 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 80026c8:	f7ff feda 	bl	8002480 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 80026cc:	f7ff fe94 	bl	80023f8 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80026d0:	bf00      	nop
 80026d2:	f7ff fea1 	bl	8002418 <LL_RCC_PLL_IsReady>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d1fa      	bne.n	80026d2 <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80026dc:	2003      	movs	r0, #3
 80026de:	f7ff fdef 	bl	80022c0 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 80026e2:	2080      	movs	r0, #128	; 0x80
 80026e4:	f7ff fe0e 	bl	8002304 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80026e8:	bf00      	nop
 80026ea:	f7ff fdfd 	bl	80022e8 <LL_RCC_GetSysClkSource>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b0c      	cmp	r3, #12
 80026f2:	d1fa      	bne.n	80026ea <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <SystemClock_Config+0xc8>)
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	4a16      	ldr	r2, [pc, #88]	; (8002754 <SystemClock_Config+0xc8>)
 80026fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026fe:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002700:	4b15      	ldr	r3, [pc, #84]	; (8002758 <SystemClock_Config+0xcc>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a14      	ldr	r2, [pc, #80]	; (8002758 <SystemClock_Config+0xcc>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 800270c:	4b12      	ldr	r3, [pc, #72]	; (8002758 <SystemClock_Config+0xcc>)
 800270e:	2200      	movs	r2, #0
 8002710:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 8002712:	bf00      	nop
 8002714:	4b10      	ldr	r3, [pc, #64]	; (8002758 <SystemClock_Config+0xcc>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b63      	cmp	r3, #99	; 0x63
 800271a:	d9fb      	bls.n	8002714 <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800271c:	2000      	movs	r0, #0
 800271e:	f7ff fdf1 	bl	8002304 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002722:	2000      	movs	r0, #0
 8002724:	f7ff fe02 	bl	800232c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002728:	2000      	movs	r0, #0
 800272a:	f7ff fe13 	bl	8002354 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 800272e:	480b      	ldr	r0, [pc, #44]	; (800275c <SystemClock_Config+0xd0>)
 8002730:	f013 fe84 	bl	801643c <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 8002734:	4809      	ldr	r0, [pc, #36]	; (800275c <SystemClock_Config+0xd0>)
 8002736:	f013 feb7 	bl	80164a8 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 800273a:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800273e:	f7ff fe1d 	bl	800237c <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 8002742:	4807      	ldr	r0, [pc, #28]	; (8002760 <SystemClock_Config+0xd4>)
 8002744:	f7ff fe34 	bl	80023b0 <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 8002748:	4806      	ldr	r0, [pc, #24]	; (8002764 <SystemClock_Config+0xd8>)
 800274a:	f7ff fe31 	bl	80023b0 <LL_RCC_SetADCClockSource>
}
 800274e:	bf00      	nop
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	e000edf0 	.word	0xe000edf0
 8002758:	e0001000 	.word	0xe0001000
 800275c:	0a21fe80 	.word	0x0a21fe80
 8002760:	001c0002 	.word	0x001c0002
 8002764:	001e0002 	.word	0x001e0002

08002768 <PARAM_setSpeedType>:
/* ============== */
/*  GainData  */
/* ============== */

void PARAM_setSpeedType( enPARAM_MODE en_mode, enPARAM_MOVE_SPEED en_speed )
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	460a      	mov	r2, r1
 8002772:	71fb      	strb	r3, [r7, #7]
 8002774:	4613      	mov	r3, r2
 8002776:	71bb      	strb	r3, [r7, #6]
	switch( en_mode ){
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	2b17      	cmp	r3, #23
 800277c:	d00e      	beq.n	800279c <PARAM_setSpeedType+0x34>
 800277e:	2b17      	cmp	r3, #23
 8002780:	dc10      	bgt.n	80027a4 <PARAM_setSpeedType+0x3c>
 8002782:	2b15      	cmp	r3, #21
 8002784:	d002      	beq.n	800278c <PARAM_setSpeedType+0x24>
 8002786:	2b16      	cmp	r3, #22
 8002788:	d004      	beq.n	8002794 <PARAM_setSpeedType+0x2c>
 800278a:	e00b      	b.n	80027a4 <PARAM_setSpeedType+0x3c>
		
		case PARAM_ST:
			en_Speed_st = en_speed;
 800278c:	4a09      	ldr	r2, [pc, #36]	; (80027b4 <PARAM_setSpeedType+0x4c>)
 800278e:	79bb      	ldrb	r3, [r7, #6]
 8002790:	7013      	strb	r3, [r2, #0]
			break;
 8002792:	e00b      	b.n	80027ac <PARAM_setSpeedType+0x44>
		
		case PARAM_TRUN:
			en_Speed_trun = en_speed;
 8002794:	4a08      	ldr	r2, [pc, #32]	; (80027b8 <PARAM_setSpeedType+0x50>)
 8002796:	79bb      	ldrb	r3, [r7, #6]
 8002798:	7013      	strb	r3, [r2, #0]
			break;
 800279a:	e007      	b.n	80027ac <PARAM_setSpeedType+0x44>
		
		case PARAM_SLA:
			en_Speed_sla = en_speed;
 800279c:	4a07      	ldr	r2, [pc, #28]	; (80027bc <PARAM_setSpeedType+0x54>)
 800279e:	79bb      	ldrb	r3, [r7, #6]
 80027a0:	7013      	strb	r3, [r2, #0]
			break;
 80027a2:	e003      	b.n	80027ac <PARAM_setSpeedType+0x44>
			
		default:
			printf("Can't find parameter type \n\r");
 80027a4:	4806      	ldr	r0, [pc, #24]	; (80027c0 <PARAM_setSpeedType+0x58>)
 80027a6:	f014 fdc7 	bl	8017338 <iprintf>
			break;
 80027aa:	bf00      	nop
	}
}
 80027ac:	bf00      	nop
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	20000000 	.word	0x20000000
 80027b8:	20000001 	.word	0x20000001
 80027bc:	20000002 	.word	0x20000002
 80027c0:	0801c290 	.word	0x0801c290

080027c4 <PARAM_getSpeed>:

const stSPEED* PARAM_getSpeed( enPARAM_MODE en_mode )
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
	const stSPEED* p_adr;
	
	switch( en_mode ){
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	2b17      	cmp	r3, #23
 80027d2:	bf8c      	ite	hi
 80027d4:	2201      	movhi	r2, #1
 80027d6:	2200      	movls	r2, #0
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	2a00      	cmp	r2, #0
 80027dc:	d133      	bne.n	8002846 <PARAM_getSpeed+0x82>
 80027de:	2201      	movs	r2, #1
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	4a1f      	ldr	r2, [pc, #124]	; (8002864 <PARAM_getSpeed+0xa0>)
 80027e6:	401a      	ands	r2, r3
 80027e8:	2a00      	cmp	r2, #0
 80027ea:	bf14      	ite	ne
 80027ec:	2201      	movne	r2, #1
 80027ee:	2200      	moveq	r2, #0
 80027f0:	b2d2      	uxtb	r2, r2
 80027f2:	2a00      	cmp	r2, #0
 80027f4:	d112      	bne.n	800281c <PARAM_getSpeed+0x58>
 80027f6:	4a1c      	ldr	r2, [pc, #112]	; (8002868 <PARAM_getSpeed+0xa4>)
 80027f8:	401a      	ands	r2, r3
 80027fa:	2a00      	cmp	r2, #0
 80027fc:	bf14      	ite	ne
 80027fe:	2201      	movne	r2, #1
 8002800:	2200      	moveq	r2, #0
 8002802:	b2d2      	uxtb	r2, r2
 8002804:	2a00      	cmp	r2, #0
 8002806:	d117      	bne.n	8002838 <PARAM_getSpeed+0x74>
 8002808:	4a18      	ldr	r2, [pc, #96]	; (800286c <PARAM_getSpeed+0xa8>)
 800280a:	401a      	ands	r2, r3
 800280c:	2a00      	cmp	r2, #0
 800280e:	bf14      	ite	ne
 8002810:	2301      	movne	r3, #1
 8002812:	2300      	moveq	r3, #0
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d107      	bne.n	800282a <PARAM_getSpeed+0x66>
 800281a:	e014      	b.n	8002846 <PARAM_getSpeed+0x82>
//		case PARAM_BACK_DEC:											// ()
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StSpeedData[en_Speed_st];
 800281c:	4b14      	ldr	r3, [pc, #80]	; (8002870 <PARAM_getSpeed+0xac>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	011b      	lsls	r3, r3, #4
 8002822:	4a14      	ldr	r2, [pc, #80]	; (8002874 <PARAM_getSpeed+0xb0>)
 8002824:	4413      	add	r3, r2
 8002826:	60fb      	str	r3, [r7, #12]
			break;
 8002828:	e017      	b.n	800285a <PARAM_getSpeed+0x96>
			
		case PARAM_TRUN:												// 
		case PARAM_ACC_TRUN:											// ()
		case PARAM_CONST_TRUN:											// ()
		case PARAM_DEC_TRUN:											// ()
			p_adr = &f_TurnSpeedData[en_Speed_trun];
 800282a:	4b13      	ldr	r3, [pc, #76]	; (8002878 <PARAM_getSpeed+0xb4>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	011b      	lsls	r3, r3, #4
 8002830:	4a12      	ldr	r2, [pc, #72]	; (800287c <PARAM_getSpeed+0xb8>)
 8002832:	4413      	add	r3, r2
 8002834:	60fb      	str	r3, [r7, #12]
			break;
 8002836:	e010      	b.n	800285a <PARAM_getSpeed+0x96>
		case PARAM_ENTRY_SURA:											// ()
		case PARAM_ACC_SURA:											// ()
		case PARAM_CONST_SURA:											// ()
		case PARAM_DEC_SURA:											// ()
		case PARAM_EXIT_SURA:											// ()
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 8002838:	4b11      	ldr	r3, [pc, #68]	; (8002880 <PARAM_getSpeed+0xbc>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	4a11      	ldr	r2, [pc, #68]	; (8002884 <PARAM_getSpeed+0xc0>)
 8002840:	4413      	add	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]
			break;
 8002844:	e009      	b.n	800285a <PARAM_getSpeed+0x96>

		default:														// Err
			printf("Can't find speed type \n\r");
 8002846:	4810      	ldr	r0, [pc, #64]	; (8002888 <PARAM_getSpeed+0xc4>)
 8002848:	f014 fd76 	bl	8017338 <iprintf>
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <PARAM_getSpeed+0xbc>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	011b      	lsls	r3, r3, #4
 8002852:	4a0c      	ldr	r2, [pc, #48]	; (8002884 <PARAM_getSpeed+0xc0>)
 8002854:	4413      	add	r3, r2
 8002856:	60fb      	str	r3, [r7, #12]
			break;
 8002858:	bf00      	nop
	}
	
	return p_adr;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	002000fe 	.word	0x002000fe
 8002868:	008f8000 	.word	0x008f8000
 800286c:	00401c00 	.word	0x00401c00
 8002870:	20000000 	.word	0x20000000
 8002874:	0801c6b4 	.word	0x0801c6b4
 8002878:	20000001 	.word	0x20000001
 800287c:	0801c704 	.word	0x0801c704
 8002880:	20000002 	.word	0x20000002
 8002884:	0801c754 	.word	0x0801c754
 8002888:	0801c2b0 	.word	0x0801c2b0
 800288c:	00000000 	.word	0x00000000

08002890 <PARAM_makeSra>:
	return p_adr;
}
*/

void PARAM_makeSra( float f_speed, float f_angAcc, float f_g , enSLA_TYPE en_mode)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b094      	sub	sp, #80	; 0x50
 8002894:	af00      	add	r7, sp, #0
 8002896:	ed87 0a03 	vstr	s0, [r7, #12]
 800289a:	edc7 0a02 	vstr	s1, [r7, #8]
 800289e:	ed87 1a01 	vstr	s2, [r7, #4]
 80028a2:	4603      	mov	r3, r0
 80028a4:	70fb      	strb	r3, [r7, #3]
	float	f_start_x;					// x [mm]
	float	f_start_y;					// y [mm]
	float	f_final_x;					// x [mm]
	float	f_final_y;					// y [mm]
	float	f_final_ang;				//  [rad]	
	float	f_maxAngleV		= 0;		// [rad/s]
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	float	f_timeAcc		= 0;		// [s]
 80028ac:	f04f 0300 	mov.w	r3, #0
 80028b0:	62bb      	str	r3, [r7, #40]	; 0x28
	float	f_accAngle		= 0;		// [rad]
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24
	float	f_timeConst		= 0;		// [s]
 80028b8:	f04f 0300 	mov.w	r3, #0
 80028bc:	623b      	str	r3, [r7, #32]
	float	f_constAngle	= 0;		// [rad]
 80028be:	f04f 0300 	mov.w	r3, #0
 80028c2:	61fb      	str	r3, [r7, #28]
	float	f_ang			= 0;		//  [rad]
 80028c4:	f04f 0300 	mov.w	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
	float	f_time			= 0;		//  [s]
 80028ca:	f04f 0300 	mov.w	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
	float	f_x;						// x [mm]
	float	f_y;						// y [mm]
	uint16_t	i = 0;						// 
 80028d0:	2300      	movs	r3, #0
 80028d2:	867b      	strh	r3, [r7, #50]	; 0x32
	stSLA* 	p_adr = &st_Sla[en_mode];		// 
 80028d4:	78fa      	ldrb	r2, [r7, #3]
 80028d6:	4613      	mov	r3, r2
 80028d8:	00db      	lsls	r3, r3, #3
 80028da:	4413      	add	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4aa8      	ldr	r2, [pc, #672]	; (8002b80 <PARAM_makeSra+0x2f0>)
 80028e0:	4413      	add	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]

	//  
	switch(en_mode){
 80028e4:	78fb      	ldrb	r3, [r7, #3]
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d83a      	bhi.n	8002960 <PARAM_makeSra+0xd0>
 80028ea:	a201      	add	r2, pc, #4	; (adr r2, 80028f0 <PARAM_makeSra+0x60>)
 80028ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f0:	08002901 	.word	0x08002901
 80028f4:	08002919 	.word	0x08002919
 80028f8:	08002949 	.word	0x08002949
 80028fc:	08002931 	.word	0x08002931

		case SLA_90:
			f_start_x   = HALF_BLOCK;
 8002900:	4ba0      	ldr	r3, [pc, #640]	; (8002b84 <PARAM_makeSra+0x2f4>)
 8002902:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK;
 800290a:	4b9f      	ldr	r3, [pc, #636]	; (8002b88 <PARAM_makeSra+0x2f8>)
 800290c:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK;
 800290e:	4b9d      	ldr	r3, [pc, #628]	; (8002b84 <PARAM_makeSra+0x2f4>)
 8002910:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002912:	4b9e      	ldr	r3, [pc, #632]	; (8002b8c <PARAM_makeSra+0x2fc>)
 8002914:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002916:	e024      	b.n	8002962 <PARAM_makeSra+0xd2>

		case SLA_45:
			f_start_x   = HALF_BLOCK;
 8002918:	4b9a      	ldr	r3, [pc, #616]	; (8002b84 <PARAM_makeSra+0x2f4>)
 800291a:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 0.75f;
 8002922:	4b9b      	ldr	r3, [pc, #620]	; (8002b90 <PARAM_makeSra+0x300>)
 8002924:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.75f;
 8002926:	4b9a      	ldr	r3, [pc, #616]	; (8002b90 <PARAM_makeSra+0x300>)
 8002928:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 45.0f * DEG_TO_RAD;
 800292a:	4b9a      	ldr	r3, [pc, #616]	; (8002b94 <PARAM_makeSra+0x304>)
 800292c:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800292e:	e018      	b.n	8002962 <PARAM_makeSra+0xd2>
			
		case SLA_N90:
			f_start_x   = HALF_BLOCK * 0.5f * 1.4142f;
 8002930:	4b99      	ldr	r3, [pc, #612]	; (8002b98 <PARAM_makeSra+0x308>)
 8002932:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = HALF_BLOCK * 1.4142f;
 800293a:	4b98      	ldr	r3, [pc, #608]	; (8002b9c <PARAM_makeSra+0x30c>)
 800293c:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK * 0.5f * 1.4142f;
 800293e:	4b96      	ldr	r3, [pc, #600]	; (8002b98 <PARAM_makeSra+0x308>)
 8002940:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002942:	4b92      	ldr	r3, [pc, #584]	; (8002b8c <PARAM_makeSra+0x2fc>)
 8002944:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002946:	e00c      	b.n	8002962 <PARAM_makeSra+0xd2>
			
		case SLA_135:
			f_start_x   = HALF_BLOCK;
 8002948:	4b8e      	ldr	r3, [pc, #568]	; (8002b84 <PARAM_makeSra+0x2f4>)
 800294a:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 1.25f;
 8002952:	4b93      	ldr	r3, [pc, #588]	; (8002ba0 <PARAM_makeSra+0x310>)
 8002954:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.25;
 8002956:	4b93      	ldr	r3, [pc, #588]	; (8002ba4 <PARAM_makeSra+0x314>)
 8002958:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 135.0f * DEG_TO_RAD;
 800295a:	4b93      	ldr	r3, [pc, #588]	; (8002ba8 <PARAM_makeSra+0x318>)
 800295c:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800295e:	e000      	b.n	8002962 <PARAM_makeSra+0xd2>

		default:
			break;
 8002960:	bf00      	nop
	}

	// caluculate acc and dec angle speed 
	f_maxAngleV		= f_g / f_speed;							// max angle speed[rad/s] (omega[rad/s] = g[m/s^2] / v[m/s] )
 8002962:	edd7 6a01 	vldr	s13, [r7, #4]
 8002966:	ed97 7a03 	vldr	s14, [r7, #12]
 800296a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800296e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	f_timeAcc		= f_maxAngleV / f_angAcc;					// acc time[s]
 8002972:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002976:	ed97 7a02 	vldr	s14, [r7, #8]
 800297a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800297e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_accAngle		= 0.5f * f_angAcc * f_timeAcc * f_timeAcc;	// acc angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002982:	edd7 7a02 	vldr	s15, [r7, #8]
 8002986:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800298a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800298e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002996:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800299a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	f_constAngle	= f_final_ang - f_accAngle * 2;				// const angle[rad] (theta[rad] = Totalangle - (acc angle + dec angle) )
 80029a2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80029a6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029aa:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80029ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029b2:	edc7 7a07 	vstr	s15, [r7, #28]
	f_timeConst		= f_constAngle / f_maxAngleV;				// max angle speed time[s]( t[s] = theta[rad] / omega[rad/s] )
 80029b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80029ba:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80029be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029c2:	edc7 7a08 	vstr	s15, [r7, #32]

	// -------------------------------- 
	// sla end position 
	// -------------------------------- 
	// start position 
	f_x		= f_start_x;
 80029c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029c8:	63bb      	str	r3, [r7, #56]	; 0x38
	f_y		= f_start_y;
 80029ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029cc:	637b      	str	r3, [r7, #52]	; 0x34

	// ACC 
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 80029ce:	2300      	movs	r3, #0
 80029d0:	867b      	strh	r3, [r7, #50]	; 0x32
 80029d2:	e05b      	b.n	8002a8c <PARAM_makeSra+0x1fc>
	
		f_time	=  0.001f * (float)i;								// time[s]
 80029d4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029de:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002bac <PARAM_makeSra+0x31c>
 80029e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029e6:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 80029ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80029ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80029f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80029fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a06:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// Xposition[m]
 8002a0a:	69b8      	ldr	r0, [r7, #24]
 8002a0c:	f7fd fdc4 	bl	8000598 <__aeabi_f2d>
 8002a10:	4602      	mov	r2, r0
 8002a12:	460b      	mov	r3, r1
 8002a14:	ec43 2b10 	vmov	d0, r2, r3
 8002a18:	f018 fb0a 	bl	801b030 <sin>
 8002a1c:	ec53 2b10 	vmov	r2, r3, d0
 8002a20:	4610      	mov	r0, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	f7fe f908 	bl	8000c38 <__aeabi_d2f>
 8002a28:	ee07 0a10 	vmov	s14, r0
 8002a2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a34:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002bac <PARAM_makeSra+0x31c>
 8002a38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a3c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a44:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// Yposition[m]
 8002a48:	69b8      	ldr	r0, [r7, #24]
 8002a4a:	f7fd fda5 	bl	8000598 <__aeabi_f2d>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	ec43 2b10 	vmov	d0, r2, r3
 8002a56:	f018 fa97 	bl	801af88 <cos>
 8002a5a:	ec53 2b10 	vmov	r2, r3, d0
 8002a5e:	4610      	mov	r0, r2
 8002a60:	4619      	mov	r1, r3
 8002a62:	f7fe f8e9 	bl	8000c38 <__aeabi_d2f>
 8002a66:	ee07 0a10 	vmov	s14, r0
 8002a6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a72:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002bac <PARAM_makeSra+0x31c>
 8002a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a7a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a82:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002a86:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002a88:	3301      	adds	r3, #1
 8002a8a:	867b      	strh	r3, [r7, #50]	; 0x32
 8002a8c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002a90:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002bb0 <PARAM_makeSra+0x320>
 8002a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a9c:	ee17 3a90 	vmov	r3, s15
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d395      	bcc.n	80029d4 <PARAM_makeSra+0x144>
	}
	
	// CONST 
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	867b      	strh	r3, [r7, #50]	; 0x32
 8002aac:	e057      	b.n	8002b5e <PARAM_makeSra+0x2ce>
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002aae:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002ab0:	ee07 3a90 	vmov	s15, r3
 8002ab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ab8:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002bac <PARAM_makeSra+0x31c>
 8002abc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ac0:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_maxAngleV * f_time;			// angle[rad] (theta[rad] = omega[rad/s] * t[s] )
 8002ac4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002ac8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002acc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ad0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002ad4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad8:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 8002adc:	69b8      	ldr	r0, [r7, #24]
 8002ade:	f7fd fd5b 	bl	8000598 <__aeabi_f2d>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	ec43 2b10 	vmov	d0, r2, r3
 8002aea:	f018 faa1 	bl	801b030 <sin>
 8002aee:	ec53 2b10 	vmov	r2, r3, d0
 8002af2:	4610      	mov	r0, r2
 8002af4:	4619      	mov	r1, r3
 8002af6:	f7fe f89f 	bl	8000c38 <__aeabi_d2f>
 8002afa:	ee07 0a10 	vmov	s14, r0
 8002afe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b06:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002bac <PARAM_makeSra+0x31c>
 8002b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b0e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002b12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b16:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 8002b1a:	69b8      	ldr	r0, [r7, #24]
 8002b1c:	f7fd fd3c 	bl	8000598 <__aeabi_f2d>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	ec43 2b10 	vmov	d0, r2, r3
 8002b28:	f018 fa2e 	bl	801af88 <cos>
 8002b2c:	ec53 2b10 	vmov	r2, r3, d0
 8002b30:	4610      	mov	r0, r2
 8002b32:	4619      	mov	r1, r3
 8002b34:	f7fe f880 	bl	8000c38 <__aeabi_d2f>
 8002b38:	ee07 0a10 	vmov	s14, r0
 8002b3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b44:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002bac <PARAM_makeSra+0x31c>
 8002b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b4c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b54:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002b58:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b5e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b62:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002bb0 <PARAM_makeSra+0x320>
 8002b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b6e:	ee17 3a90 	vmov	r3, s15
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d399      	bcc.n	8002aae <PARAM_makeSra+0x21e>
	}

	// DEC
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b7e:	e07d      	b.n	8002c7c <PARAM_makeSra+0x3ec>
 8002b80:	2000147c 	.word	0x2000147c
 8002b84:	3d3851ec 	.word	0x3d3851ec
 8002b88:	3db851ec 	.word	0x3db851ec
 8002b8c:	3fc90ff9 	.word	0x3fc90ff9
 8002b90:	3d8a3d71 	.word	0x3d8a3d71
 8002b94:	3f490ff9 	.word	0x3f490ff9
 8002b98:	3d02552a 	.word	0x3d02552a
 8002b9c:	3d82552a 	.word	0x3d82552a
 8002ba0:	3de66667 	.word	0x3de66667
 8002ba4:	3cb851ec 	.word	0x3cb851ec
 8002ba8:	4016cbfb 	.word	0x4016cbfb
 8002bac:	3a83126f 	.word	0x3a83126f
 8002bb0:	447a0000 	.word	0x447a0000
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002bb4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002bb6:	ee07 3a90 	vmov	s15, r3
 8002bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bbe:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8002bac <PARAM_makeSra+0x31c>
 8002bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc6:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_constAngle +0.5f * f_angAcc * f_time * f_time;	// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002bca:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002bce:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bda:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002bde:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002be2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002be6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bea:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bf6:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 8002bfa:	69b8      	ldr	r0, [r7, #24]
 8002bfc:	f7fd fccc 	bl	8000598 <__aeabi_f2d>
 8002c00:	4602      	mov	r2, r0
 8002c02:	460b      	mov	r3, r1
 8002c04:	ec43 2b10 	vmov	d0, r2, r3
 8002c08:	f018 fa12 	bl	801b030 <sin>
 8002c0c:	ec53 2b10 	vmov	r2, r3, d0
 8002c10:	4610      	mov	r0, r2
 8002c12:	4619      	mov	r1, r3
 8002c14:	f7fe f810 	bl	8000c38 <__aeabi_d2f>
 8002c18:	ee07 0a10 	vmov	s14, r0
 8002c1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c24:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 8002bac <PARAM_makeSra+0x31c>
 8002c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c2c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c34:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 8002c38:	69b8      	ldr	r0, [r7, #24]
 8002c3a:	f7fd fcad 	bl	8000598 <__aeabi_f2d>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	460b      	mov	r3, r1
 8002c42:	ec43 2b10 	vmov	d0, r2, r3
 8002c46:	f018 f99f 	bl	801af88 <cos>
 8002c4a:	ec53 2b10 	vmov	r2, r3, d0
 8002c4e:	4610      	mov	r0, r2
 8002c50:	4619      	mov	r1, r3
 8002c52:	f7fd fff1 	bl	8000c38 <__aeabi_d2f>
 8002c56:	ee07 0a10 	vmov	s14, r0
 8002c5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c62:	ed1f 7a2e 	vldr	s14, [pc, #-184]	; 8002bac <PARAM_makeSra+0x31c>
 8002c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c6a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c72:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002c76:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c78:	3301      	adds	r3, #1
 8002c7a:	867b      	strh	r3, [r7, #50]	; 0x32
 8002c7c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002c80:	ed1f 7a35 	vldr	s14, [pc, #-212]	; 8002bb0 <PARAM_makeSra+0x320>
 8002c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c8c:	ee17 3a90 	vmov	r3, s15
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d38d      	bcc.n	8002bb4 <PARAM_makeSra+0x324>
	}

	// ---------------------------- 
	//  sla parameter  
	// ---------------------------- 
	p_adr->f_speed				= f_speed;
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	601a      	str	r2, [r3, #0]
	printf("enter speed %5.2f\n\r",f_speed);
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f7fd fc7a 	bl	8000598 <__aeabi_f2d>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	48c9      	ldr	r0, [pc, #804]	; (8002fd0 <PARAM_makeSra+0x740>)
 8002caa:	f014 fb45 	bl	8017338 <iprintf>
	p_adr->f_angAcc				= f_angAcc;// * RAD_TO_DEG ;
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	605a      	str	r2, [r3, #4]
	printf("angle acc%5.2f\n\r",f_angAcc);// * RAD_TO_DEG);
 8002cb4:	68b8      	ldr	r0, [r7, #8]
 8002cb6:	f7fd fc6f 	bl	8000598 <__aeabi_f2d>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	48c5      	ldr	r0, [pc, #788]	; (8002fd4 <PARAM_makeSra+0x744>)
 8002cc0:	f014 fb3a 	bl	8017338 <iprintf>
	p_adr->f_angvel				= f_maxAngleV;// * RAD_TO_DEG;
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cc8:	609a      	str	r2, [r3, #8]
	printf("max angle speed%5.2f\n\r",f_maxAngleV);// * RAD_TO_DEG);
 8002cca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ccc:	f7fd fc64 	bl	8000598 <__aeabi_f2d>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	48c0      	ldr	r0, [pc, #768]	; (8002fd8 <PARAM_makeSra+0x748>)
 8002cd6:	f014 fb2f 	bl	8017338 <iprintf>
	p_adr->us_accAngvelTime		= (uint16_t)( f_timeAcc * 1000.0f );
 8002cda:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002cde:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8002fdc <PARAM_makeSra+0x74c>
 8002ce2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ce6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cea:	ee17 3a90 	vmov	r3, s15
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	829a      	strh	r2, [r3, #20]
	printf("time of angle acc %5.2f\n\r",f_timeAcc * 1000.0f);
 8002cf4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002cf8:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 8002fdc <PARAM_makeSra+0x74c>
 8002cfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d00:	ee17 0a90 	vmov	r0, s15
 8002d04:	f7fd fc48 	bl	8000598 <__aeabi_f2d>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	48b4      	ldr	r0, [pc, #720]	; (8002fe0 <PARAM_makeSra+0x750>)
 8002d0e:	f014 fb13 	bl	8017338 <iprintf>
	p_adr->us_constAngvelTime	= (uint16_t)( f_timeConst * 1000.0f );
 8002d12:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d16:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 8002fdc <PARAM_makeSra+0x74c>
 8002d1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d22:	ee17 3a90 	vmov	r3, s15
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	82da      	strh	r2, [r3, #22]
	printf("time of constant angle acc %5.2f\n\r",f_timeConst * 1000.0f);
 8002d2c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d30:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8002fdc <PARAM_makeSra+0x74c>
 8002d34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d38:	ee17 0a90 	vmov	r0, s15
 8002d3c:	f7fd fc2c 	bl	8000598 <__aeabi_f2d>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	48a7      	ldr	r0, [pc, #668]	; (8002fe4 <PARAM_makeSra+0x754>)
 8002d46:	f014 faf7 	bl	8017338 <iprintf>
	p_adr->f_ang_AccEnd			= f_accAngle;// * RAD_TO_DEG;
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d4e:	619a      	str	r2, [r3, #24]
	printf("acc angle[deg] %5.2f\n\r",f_accAngle);// * RAD_TO_DEG);
 8002d50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d52:	f7fd fc21 	bl	8000598 <__aeabi_f2d>
 8002d56:	4602      	mov	r2, r0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	48a3      	ldr	r0, [pc, #652]	; (8002fe8 <PARAM_makeSra+0x758>)
 8002d5c:	f014 faec 	bl	8017338 <iprintf>
	p_adr->f_ang_ConstEnd		= ( f_accAngle + f_constAngle );// * RAD_TO_DEG;
 8002d60:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d64:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("const angle[deg] %5.2f\n\r",( f_accAngle + f_constAngle ));// * RAD_TO_DEG);
 8002d72:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d76:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d7e:	ee17 0a90 	vmov	r0, s15
 8002d82:	f7fd fc09 	bl	8000598 <__aeabi_f2d>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4898      	ldr	r0, [pc, #608]	; (8002fec <PARAM_makeSra+0x75c>)
 8002d8c:	f014 fad4 	bl	8017338 <iprintf>
	p_adr->f_ang_Total			= f_final_ang;// * RAD_TO_DEG;
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d94:	621a      	str	r2, [r3, #32]
	printf("angle [deg] %5.2f\n\r",f_final_ang);// * RAD_TO_DEG);
 8002d96:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002d98:	f7fd fbfe 	bl	8000598 <__aeabi_f2d>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4893      	ldr	r0, [pc, #588]	; (8002ff0 <PARAM_makeSra+0x760>)
 8002da2:	f014 fac9 	bl	8017338 <iprintf>
	
	// calaculate enter and exit length 
	switch(en_mode){
 8002da6:	78fb      	ldrb	r3, [r7, #3]
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	f200 80dc 	bhi.w	8002f66 <PARAM_makeSra+0x6d6>
 8002dae:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <PARAM_makeSra+0x524>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002dc5 	.word	0x08002dc5
 8002db8:	08002e27 	.word	0x08002e27
 8002dbc:	08002eed 	.word	0x08002eed
 8002dc0:	08002e8b 	.word	0x08002e8b
		case SLA_90:
			p_adr->f_escapeLen = f_final_x - f_x+0.003 ;
 8002dc4:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002dc8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002dcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dd0:	ee17 0a90 	vmov	r0, s15
 8002dd4:	f7fd fbe0 	bl	8000598 <__aeabi_f2d>
 8002dd8:	a375      	add	r3, pc, #468	; (adr r3, 8002fb0 <PARAM_makeSra+0x720>)
 8002dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dde:	f7fd fa7d 	bl	80002dc <__adddf3>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
 8002de6:	4610      	mov	r0, r2
 8002de8:	4619      	mov	r1, r3
 8002dea:	f7fd ff25 	bl	8000c38 <__aeabi_d2f>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	611a      	str	r2, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y-0.001 ;
 8002df4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002df8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002dfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e00:	ee17 0a90 	vmov	r0, s15
 8002e04:	f7fd fbc8 	bl	8000598 <__aeabi_f2d>
 8002e08:	a36b      	add	r3, pc, #428	; (adr r3, 8002fb8 <PARAM_makeSra+0x728>)
 8002e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0e:	f7fd fa63 	bl	80002d8 <__aeabi_dsub>
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	4610      	mov	r0, r2
 8002e18:	4619      	mov	r1, r3
 8002e1a:	f7fd ff0d 	bl	8000c38 <__aeabi_d2f>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	60da      	str	r2, [r3, #12]
			break;
 8002e24:	e0a0      	b.n	8002f68 <PARAM_makeSra+0x6d8>

		case SLA_45:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x )+0.00;
 8002e26:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e2a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e32:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8002ff4 <PARAM_makeSra+0x764>
 8002e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e3a:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8002ff8 <PARAM_makeSra+0x768>
 8002e3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y - ( f_final_x - f_x )+0.003;
 8002e48:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002e4c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e54:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002e58:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e5c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e64:	ee17 0a90 	vmov	r0, s15
 8002e68:	f7fd fb96 	bl	8000598 <__aeabi_f2d>
 8002e6c:	a350      	add	r3, pc, #320	; (adr r3, 8002fb0 <PARAM_makeSra+0x720>)
 8002e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e72:	f7fd fa33 	bl	80002dc <__adddf3>
 8002e76:	4602      	mov	r2, r0
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4610      	mov	r0, r2
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	f7fd fedb 	bl	8000c38 <__aeabi_d2f>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	60da      	str	r2, [r3, #12]
			break;
 8002e88:	e06e      	b.n	8002f68 <PARAM_makeSra+0x6d8>

		case SLA_N90:
			p_adr->f_escapeLen = f_final_x - f_x+0.002;
 8002e8a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e8e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e96:	ee17 0a90 	vmov	r0, s15
 8002e9a:	f7fd fb7d 	bl	8000598 <__aeabi_f2d>
 8002e9e:	a348      	add	r3, pc, #288	; (adr r3, 8002fc0 <PARAM_makeSra+0x730>)
 8002ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea4:	f7fd fa1a 	bl	80002dc <__adddf3>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	460b      	mov	r3, r1
 8002eac:	4610      	mov	r0, r2
 8002eae:	4619      	mov	r1, r3
 8002eb0:	f7fd fec2 	bl	8000c38 <__aeabi_d2f>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	611a      	str	r2, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y-0.002;
 8002eba:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002ebe:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ec2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec6:	ee17 0a90 	vmov	r0, s15
 8002eca:	f7fd fb65 	bl	8000598 <__aeabi_f2d>
 8002ece:	a33c      	add	r3, pc, #240	; (adr r3, 8002fc0 <PARAM_makeSra+0x730>)
 8002ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed4:	f7fd fa00 	bl	80002d8 <__aeabi_dsub>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4610      	mov	r0, r2
 8002ede:	4619      	mov	r1, r3
 8002ee0:	f7fd feaa 	bl	8000c38 <__aeabi_d2f>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	60da      	str	r2, [r3, #12]
			break;
 8002eea:	e03d      	b.n	8002f68 <PARAM_makeSra+0x6d8>

		case SLA_135:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x )+0.005;
 8002eec:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002ef0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ef4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ef8:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002ff4 <PARAM_makeSra+0x764>
 8002efc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f00:	ee17 0a90 	vmov	r0, s15
 8002f04:	f7fd fb48 	bl	8000598 <__aeabi_f2d>
 8002f08:	a32f      	add	r3, pc, #188	; (adr r3, 8002fc8 <PARAM_makeSra+0x738>)
 8002f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0e:	f7fd f9e5 	bl	80002dc <__adddf3>
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	4610      	mov	r0, r2
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f7fd fe8d 	bl	8000c38 <__aeabi_d2f>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	611a      	str	r2, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y + ( f_final_x - f_x )-0.003;
 8002f24:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f28:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f2c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f30:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002f34:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f38:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f40:	ee17 0a90 	vmov	r0, s15
 8002f44:	f7fd fb28 	bl	8000598 <__aeabi_f2d>
 8002f48:	a319      	add	r3, pc, #100	; (adr r3, 8002fb0 <PARAM_makeSra+0x720>)
 8002f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f4e:	f7fd f9c3 	bl	80002d8 <__aeabi_dsub>
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	4610      	mov	r0, r2
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f7fd fe6d 	bl	8000c38 <__aeabi_d2f>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	60da      	str	r2, [r3, #12]
			break;
 8002f64:	e000      	b.n	8002f68 <PARAM_makeSra+0x6d8>

		default:
			break;
 8002f66:	bf00      	nop
	}
	printf("entry %6.4f\n\r",f_final_x - f_x);
 8002f68:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f6c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f74:	ee17 0a90 	vmov	r0, s15
 8002f78:	f7fd fb0e 	bl	8000598 <__aeabi_f2d>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	481e      	ldr	r0, [pc, #120]	; (8002ffc <PARAM_makeSra+0x76c>)
 8002f82:	f014 f9d9 	bl	8017338 <iprintf>
	printf("escape %6.4f\n\r",f_final_y - f_y);
 8002f86:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f8a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f92:	ee17 0a90 	vmov	r0, s15
 8002f96:	f7fd faff 	bl	8000598 <__aeabi_f2d>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	4818      	ldr	r0, [pc, #96]	; (8003000 <PARAM_makeSra+0x770>)
 8002fa0:	f014 f9ca 	bl	8017338 <iprintf>
}
 8002fa4:	bf00      	nop
 8002fa6:	3750      	adds	r7, #80	; 0x50
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	f3af 8000 	nop.w
 8002fb0:	bc6a7efa 	.word	0xbc6a7efa
 8002fb4:	3f689374 	.word	0x3f689374
 8002fb8:	d2f1a9fc 	.word	0xd2f1a9fc
 8002fbc:	3f50624d 	.word	0x3f50624d
 8002fc0:	d2f1a9fc 	.word	0xd2f1a9fc
 8002fc4:	3f60624d 	.word	0x3f60624d
 8002fc8:	47ae147b 	.word	0x47ae147b
 8002fcc:	3f747ae1 	.word	0x3f747ae1
 8002fd0:	0801c2cc 	.word	0x0801c2cc
 8002fd4:	0801c2e0 	.word	0x0801c2e0
 8002fd8:	0801c2f4 	.word	0x0801c2f4
 8002fdc:	447a0000 	.word	0x447a0000
 8002fe0:	0801c30c 	.word	0x0801c30c
 8002fe4:	0801c328 	.word	0x0801c328
 8002fe8:	0801c34c 	.word	0x0801c34c
 8002fec:	0801c364 	.word	0x0801c364
 8002ff0:	0801c380 	.word	0x0801c380
 8002ff4:	3fb50481 	.word	0x3fb50481
 8002ff8:	00000000 	.word	0x00000000
 8002ffc:	0801c394 	.word	0x0801c394
 8003000:	0801c3a4 	.word	0x0801c3a4

08003004 <PARAM_getSra>:

stSLA* PARAM_getSra( enSLA_TYPE en_mode )
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	71fb      	strb	r3, [r7, #7]
	return &st_Sla[en_mode];
 800300e:	79fa      	ldrb	r2, [r7, #7]
 8003010:	4613      	mov	r3, r2
 8003012:	00db      	lsls	r3, r3, #3
 8003014:	4413      	add	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4a03      	ldr	r2, [pc, #12]	; (8003028 <PARAM_getSra+0x24>)
 800301a:	4413      	add	r3, r2
}
 800301c:	4618      	mov	r0, r3
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	2000147c 	.word	0x2000147c

0800302c <initQueue>:
	}
	printf("\n");
}

//
void initQueue(queue_t* pQueue) {
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
	int i;
	//0
	for (i = 0; i <= SIZE - 1; i++) {
 8003034:	2300      	movs	r3, #0
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	e013      	b.n	8003062 <initQueue+0x36>
		pQueue->data[i].x =  0 ;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	2100      	movs	r1, #0
 8003040:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
		pQueue->data[i].y =  0 ;
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	4413      	add	r3, r2
 800304c:	2200      	movs	r2, #0
 800304e:	705a      	strb	r2, [r3, #1]
		pQueue->data[i].step =  0 ;
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	4413      	add	r3, r2
 8003058:	2200      	movs	r2, #0
 800305a:	805a      	strh	r2, [r3, #2]
	for (i = 0; i <= SIZE - 1; i++) {
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	3301      	adds	r3, #1
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2b3f      	cmp	r3, #63	; 0x3f
 8003066:	dde8      	ble.n	800303a <initQueue+0xe>
	}
	//
	pQueue->head = 0;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	pQueue->tail = 0;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	pQueue->flag = EMPTY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
//	printQueue(pQueue);
}
 8003080:	bf00      	nop
 8003082:	3714      	adds	r7, #20
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <enqueue>:


//enqueue
void enqueue(queue_t* pQueue, stPOSITION value) {
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
//	printf("enQ(%d)\n", value);
	//Full
	if (pQueue->flag == FULL) {
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800309c:	2b02      	cmp	r3, #2
 800309e:	d103      	bne.n	80030a8 <enqueue+0x1c>
		printf("Full\n");
 80030a0:	4817      	ldr	r0, [pc, #92]	; (8003100 <enqueue+0x74>)
 80030a2:	f014 f9b7 	bl	8017414 <puts>
		return;
 80030a6:	e028      	b.n	80030fa <enqueue+0x6e>
	}
	//Fullenqueue
	pQueue->data[pQueue->tail] = value;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6839      	ldr	r1, [r7, #0]
 80030b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	//tail0
	if (pQueue->tail == SIZE - 1) {
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80030bc:	2b3f      	cmp	r3, #63	; 0x3f
 80030be:	d104      	bne.n	80030ca <enqueue+0x3e>
		pQueue->tail = 0;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 80030c8:	e006      	b.n	80030d8 <enqueue+0x4c>
		//tail
	}
	else {
		pQueue->tail++;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80030d0:	1c5a      	adds	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}
	//
	if (pQueue->tail == pQueue->head) {
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d104      	bne.n	80030f2 <enqueue+0x66>
		pQueue->flag = FULL;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2202      	movs	r2, #2
 80030ec:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80030f0:	e003      	b.n	80030fa <enqueue+0x6e>
	}
	else {
		pQueue->flag = AVAILABLE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);
}
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	0801c3b8 	.word	0x0801c3b8

08003104 <dequeue>:

//dequeue
stPOSITION dequeue(queue_t* pQueue) {
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
//	printf("deQ\n");
	stPOSITION dequeue;
	//Empty
	if (pQueue->flag == EMPTY) {
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10b      	bne.n	800312e <dequeue+0x2a>
		printf("Empty\n");
 8003116:	482c      	ldr	r0, [pc, #176]	; (80031c8 <dequeue+0xc4>)
 8003118:	f014 f97c 	bl	8017414 <puts>
		dequeue.x = 0;
 800311c:	2300      	movs	r3, #0
 800311e:	723b      	strb	r3, [r7, #8]
		dequeue.y = 0;
 8003120:	2300      	movs	r3, #0
 8003122:	727b      	strb	r3, [r7, #9]
		dequeue.step = 0;
 8003124:	2300      	movs	r3, #0
 8003126:	817b      	strh	r3, [r7, #10]
		return  dequeue ;
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	60fb      	str	r3, [r7, #12]
 800312c:	e041      	b.n	80031b2 <dequeue+0xae>
	}
	dequeue = pQueue->data[pQueue->head];
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800313a:	60bb      	str	r3, [r7, #8]
	//Emptydequeue
	pQueue->data[pQueue->head].x =  0 ;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2100      	movs	r1, #0
 8003146:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
	pQueue->data[pQueue->head].y =  0 ;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	2200      	movs	r2, #0
 8003158:	705a      	strb	r2, [r3, #1]
	pQueue->data[pQueue->head].step =  0 ;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4413      	add	r3, r2
 8003166:	2200      	movs	r2, #0
 8003168:	805a      	strh	r2, [r3, #2]
	//head0
	if (pQueue->head == SIZE - 1) {
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003170:	2b3f      	cmp	r3, #63	; 0x3f
 8003172:	d104      	bne.n	800317e <dequeue+0x7a>
		pQueue->head = 0;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800317c:	e006      	b.n	800318c <dequeue+0x88>
		//head
	}
	else {
		pQueue->head++;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	//
	if (pQueue->tail == pQueue->head) {
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003198:	429a      	cmp	r2, r3
 800319a:	d104      	bne.n	80031a6 <dequeue+0xa2>
		pQueue->flag = EMPTY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80031a4:	e003      	b.n	80031ae <dequeue+0xaa>
	}
	else {
		pQueue->flag = AVAILABLE;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);

	return dequeue;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	60fb      	str	r3, [r7, #12]
}
 80031b2:	2300      	movs	r3, #0
 80031b4:	89ba      	ldrh	r2, [r7, #12]
 80031b6:	f362 030f 	bfi	r3, r2, #0, #16
 80031ba:	89fa      	ldrh	r2, [r7, #14]
 80031bc:	f362 431f 	bfi	r3, r2, #16, #16
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	0801c3c0 	.word	0x0801c3c0

080031cc <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80031da:	4a0c      	ldr	r2, [pc, #48]	; (800320c <LL_DMA_EnableChannel+0x40>)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	4413      	add	r3, r2
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	461a      	mov	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	4413      	add	r3, r2
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4908      	ldr	r1, [pc, #32]	; (800320c <LL_DMA_EnableChannel+0x40>)
 80031ec:	683a      	ldr	r2, [r7, #0]
 80031ee:	440a      	add	r2, r1
 80031f0:	7812      	ldrb	r2, [r2, #0]
 80031f2:	4611      	mov	r1, r2
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	440a      	add	r2, r1
 80031f8:	f043 0301 	orr.w	r3, r3, #1
 80031fc:	6013      	str	r3, [r2, #0]
}
 80031fe:	bf00      	nop
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	0801c7a4 	.word	0x0801c7a4

08003210 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800321e:	4a0c      	ldr	r2, [pc, #48]	; (8003250 <LL_DMA_DisableChannel+0x40>)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	4413      	add	r3, r2
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	461a      	mov	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4413      	add	r3, r2
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4908      	ldr	r1, [pc, #32]	; (8003250 <LL_DMA_DisableChannel+0x40>)
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	440a      	add	r2, r1
 8003234:	7812      	ldrb	r2, [r2, #0]
 8003236:	4611      	mov	r1, r2
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	440a      	add	r2, r1
 800323c:	f023 0301 	bic.w	r3, r3, #1
 8003240:	6013      	str	r3, [r2, #0]
}
 8003242:	bf00      	nop
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	0801c7a4 	.word	0x0801c7a4

08003254 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8003254:	b480      	push	{r7}
 8003256:	b087      	sub	sp, #28
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003264:	4a0e      	ldr	r2, [pc, #56]	; (80032a0 <LL_DMA_SetDataTransferDirection+0x4c>)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	4413      	add	r3, r2
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	461a      	mov	r2, r3
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	4413      	add	r3, r2
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003278:	f023 0310 	bic.w	r3, r3, #16
 800327c:	4908      	ldr	r1, [pc, #32]	; (80032a0 <LL_DMA_SetDataTransferDirection+0x4c>)
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	440a      	add	r2, r1
 8003282:	7812      	ldrb	r2, [r2, #0]
 8003284:	4611      	mov	r1, r2
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	440a      	add	r2, r1
 800328a:	4611      	mov	r1, r2
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	4313      	orrs	r3, r2
 8003290:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8003292:	bf00      	nop
 8003294:	371c      	adds	r7, #28
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	0801c7a4 	.word	0x0801c7a4

080032a4 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b087      	sub	sp, #28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80032b4:	4a0d      	ldr	r2, [pc, #52]	; (80032ec <LL_DMA_SetMode+0x48>)
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4413      	add	r3, r2
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	461a      	mov	r2, r3
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	4413      	add	r3, r2
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f023 0220 	bic.w	r2, r3, #32
 80032c8:	4908      	ldr	r1, [pc, #32]	; (80032ec <LL_DMA_SetMode+0x48>)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	440b      	add	r3, r1
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	4619      	mov	r1, r3
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	440b      	add	r3, r1
 80032d6:	4619      	mov	r1, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4313      	orrs	r3, r2
 80032dc:	600b      	str	r3, [r1, #0]
             Mode);
}
 80032de:	bf00      	nop
 80032e0:	371c      	adds	r7, #28
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	0801c7a4 	.word	0x0801c7a4

080032f0 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8003300:	4a0d      	ldr	r2, [pc, #52]	; (8003338 <LL_DMA_SetPeriphIncMode+0x48>)
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	4413      	add	r3, r2
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	4413      	add	r3, r2
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003314:	4908      	ldr	r1, [pc, #32]	; (8003338 <LL_DMA_SetPeriphIncMode+0x48>)
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	440b      	add	r3, r1
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	4619      	mov	r1, r3
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	440b      	add	r3, r1
 8003322:	4619      	mov	r1, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800332a:	bf00      	nop
 800332c:	371c      	adds	r7, #28
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	0801c7a4 	.word	0x0801c7a4

0800333c <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 800334c:	4a0d      	ldr	r2, [pc, #52]	; (8003384 <LL_DMA_SetMemoryIncMode+0x48>)
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	4413      	add	r3, r2
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	4413      	add	r3, r2
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003360:	4908      	ldr	r1, [pc, #32]	; (8003384 <LL_DMA_SetMemoryIncMode+0x48>)
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	440b      	add	r3, r1
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	4619      	mov	r1, r3
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	440b      	add	r3, r1
 800336e:	4619      	mov	r1, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8003376:	bf00      	nop
 8003378:	371c      	adds	r7, #28
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	0801c7a4 	.word	0x0801c7a4

08003388 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8003388:	b480      	push	{r7}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8003398:	4a0d      	ldr	r2, [pc, #52]	; (80033d0 <LL_DMA_SetPeriphSize+0x48>)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	4413      	add	r3, r2
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	461a      	mov	r2, r3
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	4413      	add	r3, r2
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033ac:	4908      	ldr	r1, [pc, #32]	; (80033d0 <LL_DMA_SetPeriphSize+0x48>)
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	440b      	add	r3, r1
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	4619      	mov	r1, r3
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	440b      	add	r3, r1
 80033ba:	4619      	mov	r1, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4313      	orrs	r3, r2
 80033c0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80033c2:	bf00      	nop
 80033c4:	371c      	adds	r7, #28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	0801c7a4 	.word	0x0801c7a4

080033d4 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80033e4:	4a0d      	ldr	r2, [pc, #52]	; (800341c <LL_DMA_SetMemorySize+0x48>)
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	4413      	add	r3, r2
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	4413      	add	r3, r2
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80033f8:	4908      	ldr	r1, [pc, #32]	; (800341c <LL_DMA_SetMemorySize+0x48>)
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	440b      	add	r3, r1
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	4619      	mov	r1, r3
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	440b      	add	r3, r1
 8003406:	4619      	mov	r1, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 800340e:	bf00      	nop
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	0801c7a4 	.word	0x0801c7a4

08003420 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8003420:	b480      	push	{r7}
 8003422:	b087      	sub	sp, #28
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8003430:	4a0d      	ldr	r2, [pc, #52]	; (8003468 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	4413      	add	r3, r2
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	461a      	mov	r2, r3
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	4413      	add	r3, r2
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003444:	4908      	ldr	r1, [pc, #32]	; (8003468 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	440b      	add	r3, r1
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	4619      	mov	r1, r3
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	440b      	add	r3, r1
 8003452:	4619      	mov	r1, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4313      	orrs	r3, r2
 8003458:	600b      	str	r3, [r1, #0]
             Priority);
}
 800345a:	bf00      	nop
 800345c:	371c      	adds	r7, #28
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	0801c7a4 	.word	0x0801c7a4

0800346c <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 800346c:	b480      	push	{r7}
 800346e:	b087      	sub	sp, #28
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800347c:	4a0d      	ldr	r2, [pc, #52]	; (80034b4 <LL_DMA_SetDataLength+0x48>)
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	4413      	add	r3, r2
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	461a      	mov	r2, r3
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	4413      	add	r3, r2
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	0c1b      	lsrs	r3, r3, #16
 800348e:	041b      	lsls	r3, r3, #16
 8003490:	4908      	ldr	r1, [pc, #32]	; (80034b4 <LL_DMA_SetDataLength+0x48>)
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	440a      	add	r2, r1
 8003496:	7812      	ldrb	r2, [r2, #0]
 8003498:	4611      	mov	r1, r2
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	440a      	add	r2, r1
 800349e:	4611      	mov	r1, r2
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 80034a6:	bf00      	nop
 80034a8:	371c      	adds	r7, #28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	0801c7a4 	.word	0x0801c7a4

080034b8 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
 80034c4:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	d114      	bne.n	80034fa <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80034d0:	4a17      	ldr	r2, [pc, #92]	; (8003530 <LL_DMA_ConfigAddresses+0x78>)
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	4413      	add	r3, r2
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	461a      	mov	r2, r3
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	4413      	add	r3, r2
 80034de:	461a      	mov	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 80034e4:	4a12      	ldr	r2, [pc, #72]	; (8003530 <LL_DMA_ConfigAddresses+0x78>)
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	4413      	add	r3, r2
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	461a      	mov	r2, r3
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	4413      	add	r3, r2
 80034f2:	461a      	mov	r2, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 80034f8:	e013      	b.n	8003522 <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 80034fa:	4a0d      	ldr	r2, [pc, #52]	; (8003530 <LL_DMA_ConfigAddresses+0x78>)
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	4413      	add	r3, r2
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	461a      	mov	r2, r3
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	4413      	add	r3, r2
 8003508:	461a      	mov	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 800350e:	4a08      	ldr	r2, [pc, #32]	; (8003530 <LL_DMA_ConfigAddresses+0x78>)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	4413      	add	r3, r2
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	461a      	mov	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	4413      	add	r3, r2
 800351c:	461a      	mov	r2, r3
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	60d3      	str	r3, [r2, #12]
}
 8003522:	bf00      	nop
 8003524:	371c      	adds	r7, #28
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	0801c7a4 	.word	0x0801c7a4

08003534 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8003534:	b480      	push	{r7}
 8003536:	b087      	sub	sp, #28
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	0a9b      	lsrs	r3, r3, #10
 8003544:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003548:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8003550:	68ba      	ldr	r2, [r7, #8]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800355c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003566:	68ba      	ldr	r2, [r7, #8]
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	4413      	add	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003572:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	430a      	orrs	r2, r1
 800357a:	601a      	str	r2, [r3, #0]
}
 800357c:	bf00      	nop
 800357e:	371c      	adds	r7, #28
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003596:	4a0c      	ldr	r2, [pc, #48]	; (80035c8 <LL_DMA_EnableIT_TC+0x40>)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	4413      	add	r3, r2
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	461a      	mov	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4413      	add	r3, r2
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4908      	ldr	r1, [pc, #32]	; (80035c8 <LL_DMA_EnableIT_TC+0x40>)
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	440a      	add	r2, r1
 80035ac:	7812      	ldrb	r2, [r2, #0]
 80035ae:	4611      	mov	r1, r2
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	440a      	add	r2, r1
 80035b4:	f043 0302 	orr.w	r3, r3, #2
 80035b8:	6013      	str	r3, [r2, #0]
}
 80035ba:	bf00      	nop
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	0801c7a4 	.word	0x0801c7a4

080035cc <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80035da:	4a0c      	ldr	r2, [pc, #48]	; (800360c <LL_DMA_EnableIT_TE+0x40>)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	4413      	add	r3, r2
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	461a      	mov	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	4413      	add	r3, r2
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4908      	ldr	r1, [pc, #32]	; (800360c <LL_DMA_EnableIT_TE+0x40>)
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	440a      	add	r2, r1
 80035f0:	7812      	ldrb	r2, [r2, #0]
 80035f2:	4611      	mov	r1, r2
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	440a      	add	r2, r1
 80035f8:	f043 0308 	orr.w	r3, r3, #8
 80035fc:	6013      	str	r3, [r2, #0]
}
 80035fe:	bf00      	nop
 8003600:	3714      	adds	r7, #20
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	0801c7a4 	.word	0x0801c7a4

08003610 <LL_AHB2_GRP1_EnableClock>:
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003618:	4b08      	ldr	r3, [pc, #32]	; (800363c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800361a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800361c:	4907      	ldr	r1, [pc, #28]	; (800363c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4313      	orrs	r3, r2
 8003622:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003624:	4b05      	ldr	r3, [pc, #20]	; (800363c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003626:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4013      	ands	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800362e:	68fb      	ldr	r3, [r7, #12]
}
 8003630:	bf00      	nop
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	40021000 	.word	0x40021000

08003640 <LL_APB1_GRP1_EnableClock>:
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003648:	4b08      	ldr	r3, [pc, #32]	; (800366c <LL_APB1_GRP1_EnableClock+0x2c>)
 800364a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800364c:	4907      	ldr	r1, [pc, #28]	; (800366c <LL_APB1_GRP1_EnableClock+0x2c>)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4313      	orrs	r3, r2
 8003652:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003654:	4b05      	ldr	r3, [pc, #20]	; (800366c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003656:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4013      	ands	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800365e:	68fb      	ldr	r3, [r7, #12]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	40021000 	.word	0x40021000

08003670 <LL_APB2_GRP1_EnableClock>:
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003678:	4b08      	ldr	r3, [pc, #32]	; (800369c <LL_APB2_GRP1_EnableClock+0x2c>)
 800367a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800367c:	4907      	ldr	r1, [pc, #28]	; (800369c <LL_APB2_GRP1_EnableClock+0x2c>)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4313      	orrs	r3, r2
 8003682:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003686:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4013      	ands	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800368e:	68fb      	ldr	r3, [r7, #12]
}
 8003690:	bf00      	nop
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr
 800369c:	40021000 	.word	0x40021000

080036a0 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	601a      	str	r2, [r3, #0]
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d0:	2b40      	cmp	r3, #64	; 0x40
 80036d2:	d101      	bne.n	80036d8 <LL_SPI_IsEnabled+0x18>
 80036d4:	2301      	movs	r3, #1
 80036d6:	e000      	b.n	80036da <LL_SPI_IsEnabled+0x1a>
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b083      	sub	sp, #12
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
 80036ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f023 0210 	bic.w	r2, r3, #16
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	605a      	str	r2, [r3, #4]
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	431a      	orrs	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	605a      	str	r2, [r3, #4]
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f023 0208 	bic.w	r2, r3, #8
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	605a      	str	r2, [r3, #4]
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b01      	cmp	r3, #1
 8003764:	d101      	bne.n	800376a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f043 0201 	orr.w	r2, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	605a      	str	r2, [r3, #4]
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f043 0202 	orr.w	r2, r3, #2
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	605a      	str	r2, [r3, #4]
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	330c      	adds	r3, #12
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	b2db      	uxtb	r3, r3
}
 80037de:	4618      	mov	r0, r3
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr

080037ea <LL_GPIO_SetOutputPin>:
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
 80037f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	619a      	str	r2, [r3, #24]
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <LL_GPIO_ResetOutputPin>:
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
 800380e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
	...

08003824 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b090      	sub	sp, #64	; 0x40
 8003828:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800382a:	f107 0318 	add.w	r3, r7, #24
 800382e:	2228      	movs	r2, #40	; 0x28
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f013 ffa4 	bl	8017780 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003838:	463b      	mov	r3, r7
 800383a:	2200      	movs	r2, #0
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	605a      	str	r2, [r3, #4]
 8003840:	609a      	str	r2, [r3, #8]
 8003842:	60da      	str	r2, [r3, #12]
 8003844:	611a      	str	r2, [r3, #16]
 8003846:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003848:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800384c:	f7ff ff10 	bl	8003670 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003850:	2001      	movs	r0, #1
 8003852:	f7ff fedd 	bl	8003610 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8003856:	2320      	movs	r3, #32
 8003858:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800385a:	2302      	movs	r3, #2
 800385c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800385e:	2300      	movs	r3, #0
 8003860:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003862:	2300      	movs	r3, #0
 8003864:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003866:	2300      	movs	r3, #0
 8003868:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800386a:	2305      	movs	r3, #5
 800386c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386e:	463b      	mov	r3, r7
 8003870:	4619      	mov	r1, r3
 8003872:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003876:	f011 fbf8 	bl	801506a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800387a:	2340      	movs	r3, #64	; 0x40
 800387c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800387e:	2302      	movs	r3, #2
 8003880:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003882:	2300      	movs	r3, #0
 8003884:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003886:	2300      	movs	r3, #0
 8003888:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800388a:	2300      	movs	r3, #0
 800388c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800388e:	2305      	movs	r3, #5
 8003890:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003892:	463b      	mov	r3, r7
 8003894:	4619      	mov	r1, r3
 8003896:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800389a:	f011 fbe6 	bl	801506a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 800389e:	2380      	movs	r3, #128	; 0x80
 80038a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038a2:	2302      	movs	r3, #2
 80038a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038a6:	2300      	movs	r3, #0
 80038a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80038ae:	2300      	movs	r3, #0
 80038b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038b2:	2305      	movs	r3, #5
 80038b4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b6:	463b      	mov	r3, r7
 80038b8:	4619      	mov	r1, r3
 80038ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038be:	f011 fbd4 	bl	801506a <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_SPI1_RX);
 80038c2:	220a      	movs	r2, #10
 80038c4:	2100      	movs	r1, #0
 80038c6:	483b      	ldr	r0, [pc, #236]	; (80039b4 <MX_SPI1_Init+0x190>)
 80038c8:	f7ff fe34 	bl	8003534 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80038cc:	2200      	movs	r2, #0
 80038ce:	2100      	movs	r1, #0
 80038d0:	4838      	ldr	r0, [pc, #224]	; (80039b4 <MX_SPI1_Init+0x190>)
 80038d2:	f7ff fcbf 	bl	8003254 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80038d6:	2200      	movs	r2, #0
 80038d8:	2100      	movs	r1, #0
 80038da:	4836      	ldr	r0, [pc, #216]	; (80039b4 <MX_SPI1_Init+0x190>)
 80038dc:	f7ff fda0 	bl	8003420 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80038e0:	2200      	movs	r2, #0
 80038e2:	2100      	movs	r1, #0
 80038e4:	4833      	ldr	r0, [pc, #204]	; (80039b4 <MX_SPI1_Init+0x190>)
 80038e6:	f7ff fcdd 	bl	80032a4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80038ea:	2200      	movs	r2, #0
 80038ec:	2100      	movs	r1, #0
 80038ee:	4831      	ldr	r0, [pc, #196]	; (80039b4 <MX_SPI1_Init+0x190>)
 80038f0:	f7ff fcfe 	bl	80032f0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80038f4:	2280      	movs	r2, #128	; 0x80
 80038f6:	2100      	movs	r1, #0
 80038f8:	482e      	ldr	r0, [pc, #184]	; (80039b4 <MX_SPI1_Init+0x190>)
 80038fa:	f7ff fd1f 	bl	800333c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 80038fe:	2200      	movs	r2, #0
 8003900:	2100      	movs	r1, #0
 8003902:	482c      	ldr	r0, [pc, #176]	; (80039b4 <MX_SPI1_Init+0x190>)
 8003904:	f7ff fd40 	bl	8003388 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8003908:	2200      	movs	r2, #0
 800390a:	2100      	movs	r1, #0
 800390c:	4829      	ldr	r0, [pc, #164]	; (80039b4 <MX_SPI1_Init+0x190>)
 800390e:	f7ff fd61 	bl	80033d4 <LL_DMA_SetMemorySize>

  /* SPI1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_SPI1_TX);
 8003912:	220b      	movs	r2, #11
 8003914:	2101      	movs	r1, #1
 8003916:	4827      	ldr	r0, [pc, #156]	; (80039b4 <MX_SPI1_Init+0x190>)
 8003918:	f7ff fe0c 	bl	8003534 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800391c:	2210      	movs	r2, #16
 800391e:	2101      	movs	r1, #1
 8003920:	4824      	ldr	r0, [pc, #144]	; (80039b4 <MX_SPI1_Init+0x190>)
 8003922:	f7ff fc97 	bl	8003254 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8003926:	2200      	movs	r2, #0
 8003928:	2101      	movs	r1, #1
 800392a:	4822      	ldr	r0, [pc, #136]	; (80039b4 <MX_SPI1_Init+0x190>)
 800392c:	f7ff fd78 	bl	8003420 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8003930:	2200      	movs	r2, #0
 8003932:	2101      	movs	r1, #1
 8003934:	481f      	ldr	r0, [pc, #124]	; (80039b4 <MX_SPI1_Init+0x190>)
 8003936:	f7ff fcb5 	bl	80032a4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 800393a:	2200      	movs	r2, #0
 800393c:	2101      	movs	r1, #1
 800393e:	481d      	ldr	r0, [pc, #116]	; (80039b4 <MX_SPI1_Init+0x190>)
 8003940:	f7ff fcd6 	bl	80032f0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8003944:	2280      	movs	r2, #128	; 0x80
 8003946:	2101      	movs	r1, #1
 8003948:	481a      	ldr	r0, [pc, #104]	; (80039b4 <MX_SPI1_Init+0x190>)
 800394a:	f7ff fcf7 	bl	800333c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800394e:	2200      	movs	r2, #0
 8003950:	2101      	movs	r1, #1
 8003952:	4818      	ldr	r0, [pc, #96]	; (80039b4 <MX_SPI1_Init+0x190>)
 8003954:	f7ff fd18 	bl	8003388 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8003958:	2200      	movs	r2, #0
 800395a:	2101      	movs	r1, #1
 800395c:	4815      	ldr	r0, [pc, #84]	; (80039b4 <MX_SPI1_Init+0x190>)
 800395e:	f7ff fd39 	bl	80033d4 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003962:	2300      	movs	r3, #0
 8003964:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003966:	f44f 7382 	mov.w	r3, #260	; 0x104
 800396a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800396c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003970:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003972:	2302      	movs	r3, #2
 8003974:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003976:	2301      	movs	r3, #1
 8003978:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800397a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800397e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003980:	2318      	movs	r3, #24
 8003982:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003984:	2300      	movs	r3, #0
 8003986:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003988:	2300      	movs	r3, #0
 800398a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 800398c:	2307      	movs	r3, #7
 800398e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003990:	f107 0318 	add.w	r3, r7, #24
 8003994:	4619      	mov	r1, r3
 8003996:	4808      	ldr	r0, [pc, #32]	; (80039b8 <MX_SPI1_Init+0x194>)
 8003998:	f011 fea1 	bl	80156de <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 800399c:	2100      	movs	r1, #0
 800399e:	4806      	ldr	r0, [pc, #24]	; (80039b8 <MX_SPI1_Init+0x194>)
 80039a0:	f7ff fea1 	bl	80036e6 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80039a4:	4804      	ldr	r0, [pc, #16]	; (80039b8 <MX_SPI1_Init+0x194>)
 80039a6:	f7ff fec4 	bl	8003732 <LL_SPI_DisableNSSPulseMgt>

}
 80039aa:	bf00      	nop
 80039ac:	3740      	adds	r7, #64	; 0x40
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	40020000 	.word	0x40020000
 80039b8:	40013000 	.word	0x40013000

080039bc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b090      	sub	sp, #64	; 0x40
 80039c0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80039c2:	f107 0318 	add.w	r3, r7, #24
 80039c6:	2228      	movs	r2, #40	; 0x28
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f013 fed8 	bl	8017780 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d0:	463b      	mov	r3, r7
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	605a      	str	r2, [r3, #4]
 80039d8:	609a      	str	r2, [r3, #8]
 80039da:	60da      	str	r2, [r3, #12]
 80039dc:	611a      	str	r2, [r3, #16]
 80039de:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80039e0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80039e4:	f7ff fe2c 	bl	8003640 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80039e8:	2002      	movs	r0, #2
 80039ea:	f7ff fe11 	bl	8003610 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80039ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039f2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039f4:	2302      	movs	r3, #2
 80039f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039fc:	2300      	movs	r3, #0
 80039fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a00:	2300      	movs	r3, #0
 8003a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a04:	2305      	movs	r3, #5
 8003a06:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a08:	463b      	mov	r3, r7
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	484f      	ldr	r0, [pc, #316]	; (8003b4c <MX_SPI2_Init+0x190>)
 8003a0e:	f011 fb2c 	bl	801506a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8003a12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a16:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a20:	2300      	movs	r3, #0
 8003a22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a24:	2300      	movs	r3, #0
 8003a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a28:	2305      	movs	r3, #5
 8003a2a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a2c:	463b      	mov	r3, r7
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4846      	ldr	r0, [pc, #280]	; (8003b4c <MX_SPI2_Init+0x190>)
 8003a32:	f011 fb1a 	bl	801506a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003a36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a3a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a40:	2300      	movs	r3, #0
 8003a42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a4c:	2305      	movs	r3, #5
 8003a4e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a50:	463b      	mov	r3, r7
 8003a52:	4619      	mov	r1, r3
 8003a54:	483d      	ldr	r0, [pc, #244]	; (8003b4c <MX_SPI2_Init+0x190>)
 8003a56:	f011 fb08 	bl	801506a <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 8003a5a:	220c      	movs	r2, #12
 8003a5c:	2102      	movs	r1, #2
 8003a5e:	483c      	ldr	r0, [pc, #240]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003a60:	f7ff fd68 	bl	8003534 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003a64:	2200      	movs	r2, #0
 8003a66:	2102      	movs	r1, #2
 8003a68:	4839      	ldr	r0, [pc, #228]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003a6a:	f7ff fbf3 	bl	8003254 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2102      	movs	r1, #2
 8003a72:	4837      	ldr	r0, [pc, #220]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003a74:	f7ff fcd4 	bl	8003420 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8003a78:	2200      	movs	r2, #0
 8003a7a:	2102      	movs	r1, #2
 8003a7c:	4834      	ldr	r0, [pc, #208]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003a7e:	f7ff fc11 	bl	80032a4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8003a82:	2200      	movs	r2, #0
 8003a84:	2102      	movs	r1, #2
 8003a86:	4832      	ldr	r0, [pc, #200]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003a88:	f7ff fc32 	bl	80032f0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8003a8c:	2280      	movs	r2, #128	; 0x80
 8003a8e:	2102      	movs	r1, #2
 8003a90:	482f      	ldr	r0, [pc, #188]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003a92:	f7ff fc53 	bl	800333c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8003a96:	2200      	movs	r2, #0
 8003a98:	2102      	movs	r1, #2
 8003a9a:	482d      	ldr	r0, [pc, #180]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003a9c:	f7ff fc74 	bl	8003388 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2102      	movs	r1, #2
 8003aa4:	482a      	ldr	r0, [pc, #168]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003aa6:	f7ff fc95 	bl	80033d4 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 8003aaa:	220d      	movs	r2, #13
 8003aac:	2103      	movs	r1, #3
 8003aae:	4828      	ldr	r0, [pc, #160]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003ab0:	f7ff fd40 	bl	8003534 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003ab4:	2210      	movs	r2, #16
 8003ab6:	2103      	movs	r1, #3
 8003ab8:	4825      	ldr	r0, [pc, #148]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003aba:	f7ff fbcb 	bl	8003254 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 8003abe:	2200      	movs	r2, #0
 8003ac0:	2103      	movs	r1, #3
 8003ac2:	4823      	ldr	r0, [pc, #140]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003ac4:	f7ff fcac 	bl	8003420 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2103      	movs	r1, #3
 8003acc:	4820      	ldr	r0, [pc, #128]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003ace:	f7ff fbe9 	bl	80032a4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	2103      	movs	r1, #3
 8003ad6:	481e      	ldr	r0, [pc, #120]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003ad8:	f7ff fc0a 	bl	80032f0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8003adc:	2280      	movs	r2, #128	; 0x80
 8003ade:	2103      	movs	r1, #3
 8003ae0:	481b      	ldr	r0, [pc, #108]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003ae2:	f7ff fc2b 	bl	800333c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2103      	movs	r1, #3
 8003aea:	4819      	ldr	r0, [pc, #100]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003aec:	f7ff fc4c 	bl	8003388 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8003af0:	2200      	movs	r2, #0
 8003af2:	2103      	movs	r1, #3
 8003af4:	4816      	ldr	r0, [pc, #88]	; (8003b50 <MX_SPI2_Init+0x194>)
 8003af6:	f7ff fc6d 	bl	80033d4 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003afa:	2300      	movs	r3, #0
 8003afc:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003afe:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003b02:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003b04:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003b08:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003b12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003b18:	2318      	movs	r3, #24
 8003b1a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003b20:	2300      	movs	r3, #0
 8003b22:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003b24:	2307      	movs	r3, #7
 8003b26:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003b28:	f107 0318 	add.w	r3, r7, #24
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	4809      	ldr	r0, [pc, #36]	; (8003b54 <MX_SPI2_Init+0x198>)
 8003b30:	f011 fdd5 	bl	80156de <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003b34:	2100      	movs	r1, #0
 8003b36:	4807      	ldr	r0, [pc, #28]	; (8003b54 <MX_SPI2_Init+0x198>)
 8003b38:	f7ff fdd5 	bl	80036e6 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8003b3c:	4805      	ldr	r0, [pc, #20]	; (8003b54 <MX_SPI2_Init+0x198>)
 8003b3e:	f7ff fdf8 	bl	8003732 <LL_SPI_DisableNSSPulseMgt>

}
 8003b42:	bf00      	nop
 8003b44:	3740      	adds	r7, #64	; 0x40
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	48000400 	.word	0x48000400
 8003b50:	40020000 	.word	0x40020000
 8003b54:	40003800 	.word	0x40003800

08003b58 <DMA1_Channel1_Init>:

//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel1_Init(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_1);
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	4806      	ldr	r0, [pc, #24]	; (8003b78 <DMA1_Channel1_Init+0x20>)
 8003b60:	f7ff fd12 	bl	8003588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_1);
 8003b64:	2100      	movs	r1, #0
 8003b66:	4804      	ldr	r0, [pc, #16]	; (8003b78 <DMA1_Channel1_Init+0x20>)
 8003b68:	f7ff fd30 	bl	80035cc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4802      	ldr	r0, [pc, #8]	; (8003b78 <DMA1_Channel1_Init+0x20>)
 8003b70:	f7ff fb4e 	bl	8003210 <LL_DMA_DisableChannel>
}
 8003b74:	bf00      	nop
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40020000 	.word	0x40020000

08003b7c <DMA1_Channel2_Init>:

void DMA1_Channel2_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_2);
 8003b80:	2101      	movs	r1, #1
 8003b82:	4806      	ldr	r0, [pc, #24]	; (8003b9c <DMA1_Channel2_Init+0x20>)
 8003b84:	f7ff fd00 	bl	8003588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_2);
 8003b88:	2101      	movs	r1, #1
 8003b8a:	4804      	ldr	r0, [pc, #16]	; (8003b9c <DMA1_Channel2_Init+0x20>)
 8003b8c:	f7ff fd1e 	bl	80035cc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003b90:	2101      	movs	r1, #1
 8003b92:	4802      	ldr	r0, [pc, #8]	; (8003b9c <DMA1_Channel2_Init+0x20>)
 8003b94:	f7ff fb3c 	bl	8003210 <LL_DMA_DisableChannel>
}
 8003b98:	bf00      	nop
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40020000 	.word	0x40020000

08003ba0 <DMA1_Channel3_Init>:

void DMA1_Channel3_Init(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8003ba4:	2102      	movs	r1, #2
 8003ba6:	4806      	ldr	r0, [pc, #24]	; (8003bc0 <DMA1_Channel3_Init+0x20>)
 8003ba8:	f7ff fcee 	bl	8003588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8003bac:	2102      	movs	r1, #2
 8003bae:	4804      	ldr	r0, [pc, #16]	; (8003bc0 <DMA1_Channel3_Init+0x20>)
 8003bb0:	f7ff fd0c 	bl	80035cc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003bb4:	2102      	movs	r1, #2
 8003bb6:	4802      	ldr	r0, [pc, #8]	; (8003bc0 <DMA1_Channel3_Init+0x20>)
 8003bb8:	f7ff fb2a 	bl	8003210 <LL_DMA_DisableChannel>
}
 8003bbc:	bf00      	nop
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40020000 	.word	0x40020000

08003bc4 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 8003bc8:	2103      	movs	r1, #3
 8003bca:	4806      	ldr	r0, [pc, #24]	; (8003be4 <DMA1_Channel4_Init+0x20>)
 8003bcc:	f7ff fcdc 	bl	8003588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 8003bd0:	2103      	movs	r1, #3
 8003bd2:	4804      	ldr	r0, [pc, #16]	; (8003be4 <DMA1_Channel4_Init+0x20>)
 8003bd4:	f7ff fcfa 	bl	80035cc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003bd8:	2103      	movs	r1, #3
 8003bda:	4802      	ldr	r0, [pc, #8]	; (8003be4 <DMA1_Channel4_Init+0x20>)
 8003bdc:	f7ff fb18 	bl	8003210 <LL_DMA_DisableChannel>
}
 8003be0:	bf00      	nop
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40020000 	.word	0x40020000

08003be8 <SPI1_Start>:

void SPI1_Start(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8003bec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bf0:	4808      	ldr	r0, [pc, #32]	; (8003c14 <SPI1_Start+0x2c>)
 8003bf2:	f7ff fd8b 	bl	800370c <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel1_Init();
 8003bf6:	f7ff ffaf 	bl	8003b58 <DMA1_Channel1_Init>
	DMA1_Channel2_Init();
 8003bfa:	f7ff ffbf 	bl	8003b7c <DMA1_Channel2_Init>
	LL_SPI_EnableDMAReq_RX(SPI1);
 8003bfe:	4805      	ldr	r0, [pc, #20]	; (8003c14 <SPI1_Start+0x2c>)
 8003c00:	f7ff fdba 	bl	8003778 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI1);
 8003c04:	4803      	ldr	r0, [pc, #12]	; (8003c14 <SPI1_Start+0x2c>)
 8003c06:	f7ff fdc7 	bl	8003798 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI1);
 8003c0a:	4802      	ldr	r0, [pc, #8]	; (8003c14 <SPI1_Start+0x2c>)
 8003c0c:	f7ff fd48 	bl	80036a0 <LL_SPI_Enable>
}
 8003c10:	bf00      	nop
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40013000 	.word	0x40013000

08003c18 <SPI1_DMA_Communication>:

void SPI1_DMA_Communication(uint8_t length)
{
 8003c18:	b590      	push	{r4, r7, lr}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af02      	add	r7, sp, #8
 8003c1e:	4603      	mov	r3, r0
 8003c20:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003c22:	2101      	movs	r1, #1
 8003c24:	4822      	ldr	r0, [pc, #136]	; (8003cb0 <SPI1_DMA_Communication+0x98>)
 8003c26:	f7ff fdee 	bl	8003806 <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI1) == SET)LL_SPI_ReceiveData8(SPI1);
 8003c2a:	4822      	ldr	r0, [pc, #136]	; (8003cb4 <SPI1_DMA_Communication+0x9c>)
 8003c2c:	f7ff fd91 	bl	8003752 <LL_SPI_IsActiveFlag_RXNE>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d102      	bne.n	8003c3c <SPI1_DMA_Communication+0x24>
 8003c36:	481f      	ldr	r0, [pc, #124]	; (8003cb4 <SPI1_DMA_Communication+0x9c>)
 8003c38:	f7ff fdca 	bl	80037d0 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI1) == RESET) LL_SPI_Enable(SPI1);
 8003c3c:	481d      	ldr	r0, [pc, #116]	; (8003cb4 <SPI1_DMA_Communication+0x9c>)
 8003c3e:	f7ff fd3f 	bl	80036c0 <LL_SPI_IsEnabled>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d102      	bne.n	8003c4e <SPI1_DMA_Communication+0x36>
 8003c48:	481a      	ldr	r0, [pc, #104]	; (8003cb4 <SPI1_DMA_Communication+0x9c>)
 8003c4a:	f7ff fd29 	bl	80036a0 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_2,(uint32_t)SPI1TransmitData,
 8003c4e:	4c1a      	ldr	r4, [pc, #104]	; (8003cb8 <SPI1_DMA_Communication+0xa0>)
 8003c50:	4818      	ldr	r0, [pc, #96]	; (8003cb4 <SPI1_DMA_Communication+0x9c>)
 8003c52:	f7ff fdb1 	bl	80037b8 <LL_SPI_DMA_GetRegAddr>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2210      	movs	r2, #16
 8003c5a:	9200      	str	r2, [sp, #0]
 8003c5c:	4622      	mov	r2, r4
 8003c5e:	2101      	movs	r1, #1
 8003c60:	4816      	ldr	r0, [pc, #88]	; (8003cbc <SPI1_DMA_Communication+0xa4>)
 8003c62:	f7ff fc29 	bl	80034b8 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI1),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,length);
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	461a      	mov	r2, r3
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	4813      	ldr	r0, [pc, #76]	; (8003cbc <SPI1_DMA_Communication+0xa4>)
 8003c6e:	f7ff fbfd 	bl	800346c <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_1,LL_SPI_DMA_GetRegAddr(SPI1),
 8003c72:	4810      	ldr	r0, [pc, #64]	; (8003cb4 <SPI1_DMA_Communication+0x9c>)
 8003c74:	f7ff fda0 	bl	80037b8 <LL_SPI_DMA_GetRegAddr>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	4911      	ldr	r1, [pc, #68]	; (8003cc0 <SPI1_DMA_Communication+0xa8>)
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	460b      	mov	r3, r1
 8003c82:	2100      	movs	r1, #0
 8003c84:	480d      	ldr	r0, [pc, #52]	; (8003cbc <SPI1_DMA_Communication+0xa4>)
 8003c86:	f7ff fc17 	bl	80034b8 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI1ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,length);
 8003c8a:	79fb      	ldrb	r3, [r7, #7]
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	2100      	movs	r1, #0
 8003c90:	480a      	ldr	r0, [pc, #40]	; (8003cbc <SPI1_DMA_Communication+0xa4>)
 8003c92:	f7ff fbeb 	bl	800346c <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003c96:	2101      	movs	r1, #1
 8003c98:	4808      	ldr	r0, [pc, #32]	; (8003cbc <SPI1_DMA_Communication+0xa4>)
 8003c9a:	f7ff fa97 	bl	80031cc <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	4806      	ldr	r0, [pc, #24]	; (8003cbc <SPI1_DMA_Communication+0xa4>)
 8003ca2:	f7ff fa93 	bl	80031cc <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd90      	pop	{r4, r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	48000400 	.word	0x48000400
 8003cb4:	40013000 	.word	0x40013000
 8003cb8:	2000150c 	.word	0x2000150c
 8003cbc:	40020000 	.word	0x40020000
 8003cc0:	20001514 	.word	0x20001514

08003cc4 <SPI1_DMA1_ReceiveComplete_Callback>:

void SPI1_DMA1_ReceiveComplete_Callback(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4804      	ldr	r0, [pc, #16]	; (8003cdc <SPI1_DMA1_ReceiveComplete_Callback+0x18>)
 8003ccc:	f7ff faa0 	bl	8003210 <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	4803      	ldr	r0, [pc, #12]	; (8003ce0 <SPI1_DMA1_ReceiveComplete_Callback+0x1c>)
 8003cd4:	f7ff fd89 	bl	80037ea <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 8003cd8:	bf00      	nop
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40020000 	.word	0x40020000
 8003ce0:	48000400 	.word	0x48000400

08003ce4 <SPI1_DMA1_TransmitComplete_Callback>:

void SPI1_DMA1_TransmitComplete_Callback(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003ce8:	2101      	movs	r1, #1
 8003cea:	4802      	ldr	r0, [pc, #8]	; (8003cf4 <SPI1_DMA1_TransmitComplete_Callback+0x10>)
 8003cec:	f7ff fa90 	bl	8003210 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003cf0:	bf00      	nop
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40020000 	.word	0x40020000

08003cf8 <Get_SPI1ReciveData>:

uint8_t Get_SPI1ReciveData(uint8_t num){
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	71fb      	strb	r3, [r7, #7]
	return SPI1ReciveData[num];
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	4a03      	ldr	r2, [pc, #12]	; (8003d14 <Get_SPI1ReciveData+0x1c>)
 8003d06:	5cd3      	ldrb	r3, [r2, r3]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	20001514 	.word	0x20001514

08003d18 <SetSPI1TransmitData>:

void SetSPI1TransmitData(uint8_t num, uint8_t data){
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	460a      	mov	r2, r1
 8003d22:	71fb      	strb	r3, [r7, #7]
 8003d24:	4613      	mov	r3, r2
 8003d26:	71bb      	strb	r3, [r7, #6]
	SPI1TransmitData[num] = data;
 8003d28:	79fb      	ldrb	r3, [r7, #7]
 8003d2a:	4904      	ldr	r1, [pc, #16]	; (8003d3c <SetSPI1TransmitData+0x24>)
 8003d2c:	79ba      	ldrb	r2, [r7, #6]
 8003d2e:	54ca      	strb	r2, [r1, r3]
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	2000150c 	.word	0x2000150c

08003d40 <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 8003d44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d48:	4808      	ldr	r0, [pc, #32]	; (8003d6c <SPI2_Start+0x2c>)
 8003d4a:	f7ff fcdf 	bl	800370c <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 8003d4e:	f7ff ff27 	bl	8003ba0 <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 8003d52:	f7ff ff37 	bl	8003bc4 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 8003d56:	4805      	ldr	r0, [pc, #20]	; (8003d6c <SPI2_Start+0x2c>)
 8003d58:	f7ff fd0e 	bl	8003778 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 8003d5c:	4803      	ldr	r0, [pc, #12]	; (8003d6c <SPI2_Start+0x2c>)
 8003d5e:	f7ff fd1b 	bl	8003798 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 8003d62:	4802      	ldr	r0, [pc, #8]	; (8003d6c <SPI2_Start+0x2c>)
 8003d64:	f7ff fc9c 	bl	80036a0 <LL_SPI_Enable>
}
 8003d68:	bf00      	nop
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	40003800 	.word	0x40003800

08003d70 <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length,uint8_t dir)
{
 8003d70:	b590      	push	{r4, r7, lr}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	4603      	mov	r3, r0
 8003d78:	460a      	mov	r2, r1
 8003d7a:	71fb      	strb	r3, [r7, #7]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	71bb      	strb	r3, [r7, #6]
  if(dir == enL){
 8003d80:	79bb      	ldrb	r3, [r7, #6]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d105      	bne.n	8003d92 <SPI2_DMA_Communication+0x22>
	  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003d86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d8a:	4825      	ldr	r0, [pc, #148]	; (8003e20 <SPI2_DMA_Communication+0xb0>)
 8003d8c:	f7ff fd3b 	bl	8003806 <LL_GPIO_ResetOutputPin>
 8003d90:	e003      	b.n	8003d9a <SPI2_DMA_Communication+0x2a>
  }else{
    LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003d92:	2180      	movs	r1, #128	; 0x80
 8003d94:	4822      	ldr	r0, [pc, #136]	; (8003e20 <SPI2_DMA_Communication+0xb0>)
 8003d96:	f7ff fd36 	bl	8003806 <LL_GPIO_ResetOutputPin>
  }
	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8003d9a:	4822      	ldr	r0, [pc, #136]	; (8003e24 <SPI2_DMA_Communication+0xb4>)
 8003d9c:	f7ff fcd9 	bl	8003752 <LL_SPI_IsActiveFlag_RXNE>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d102      	bne.n	8003dac <SPI2_DMA_Communication+0x3c>
 8003da6:	481f      	ldr	r0, [pc, #124]	; (8003e24 <SPI2_DMA_Communication+0xb4>)
 8003da8:	f7ff fd12 	bl	80037d0 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8003dac:	481d      	ldr	r0, [pc, #116]	; (8003e24 <SPI2_DMA_Communication+0xb4>)
 8003dae:	f7ff fc87 	bl	80036c0 <LL_SPI_IsEnabled>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d102      	bne.n	8003dbe <SPI2_DMA_Communication+0x4e>
 8003db8:	481a      	ldr	r0, [pc, #104]	; (8003e24 <SPI2_DMA_Communication+0xb4>)
 8003dba:	f7ff fc71 	bl	80036a0 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8003dbe:	4c1a      	ldr	r4, [pc, #104]	; (8003e28 <SPI2_DMA_Communication+0xb8>)
 8003dc0:	4818      	ldr	r0, [pc, #96]	; (8003e24 <SPI2_DMA_Communication+0xb4>)
 8003dc2:	f7ff fcf9 	bl	80037b8 <LL_SPI_DMA_GetRegAddr>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2210      	movs	r2, #16
 8003dca:	9200      	str	r2, [sp, #0]
 8003dcc:	4622      	mov	r2, r4
 8003dce:	2103      	movs	r1, #3
 8003dd0:	4816      	ldr	r0, [pc, #88]	; (8003e2c <SPI2_DMA_Communication+0xbc>)
 8003dd2:	f7ff fb71 	bl	80034b8 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 8003dd6:	79fb      	ldrb	r3, [r7, #7]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	2103      	movs	r1, #3
 8003ddc:	4813      	ldr	r0, [pc, #76]	; (8003e2c <SPI2_DMA_Communication+0xbc>)
 8003dde:	f7ff fb45 	bl	800346c <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8003de2:	4810      	ldr	r0, [pc, #64]	; (8003e24 <SPI2_DMA_Communication+0xb4>)
 8003de4:	f7ff fce8 	bl	80037b8 <LL_SPI_DMA_GetRegAddr>
 8003de8:	4602      	mov	r2, r0
 8003dea:	4911      	ldr	r1, [pc, #68]	; (8003e30 <SPI2_DMA_Communication+0xc0>)
 8003dec:	2300      	movs	r3, #0
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	460b      	mov	r3, r1
 8003df2:	2102      	movs	r1, #2
 8003df4:	480d      	ldr	r0, [pc, #52]	; (8003e2c <SPI2_DMA_Communication+0xbc>)
 8003df6:	f7ff fb5f 	bl	80034b8 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8003dfa:	79fb      	ldrb	r3, [r7, #7]
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	2102      	movs	r1, #2
 8003e00:	480a      	ldr	r0, [pc, #40]	; (8003e2c <SPI2_DMA_Communication+0xbc>)
 8003e02:	f7ff fb33 	bl	800346c <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003e06:	2103      	movs	r1, #3
 8003e08:	4808      	ldr	r0, [pc, #32]	; (8003e2c <SPI2_DMA_Communication+0xbc>)
 8003e0a:	f7ff f9df 	bl	80031cc <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e0e:	2102      	movs	r1, #2
 8003e10:	4806      	ldr	r0, [pc, #24]	; (8003e2c <SPI2_DMA_Communication+0xbc>)
 8003e12:	f7ff f9db 	bl	80031cc <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd90      	pop	{r4, r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	48000400 	.word	0x48000400
 8003e24:	40003800 	.word	0x40003800
 8003e28:	20001510 	.word	0x20001510
 8003e2c:	40020000 	.word	0x40020000
 8003e30:	20001518 	.word	0x20001518

08003e34 <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e38:	2102      	movs	r1, #2
 8003e3a:	4809      	ldr	r0, [pc, #36]	; (8003e60 <SPI2_DMA1_ReceiveComplete_Callback+0x2c>)
 8003e3c:	f7ff f9e8 	bl	8003210 <LL_DMA_DisableChannel>
  if(encoderdir == enL){
 8003e40:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <SPI2_DMA1_ReceiveComplete_Callback+0x30>)
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d105      	bne.n	8003e54 <SPI2_DMA1_ReceiveComplete_Callback+0x20>
	  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003e48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e4c:	4806      	ldr	r0, [pc, #24]	; (8003e68 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003e4e:	f7ff fccc 	bl	80037ea <LL_GPIO_SetOutputPin>
  }else{
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
  }
//	rx_flag = 1;
}
 8003e52:	e003      	b.n	8003e5c <SPI2_DMA1_ReceiveComplete_Callback+0x28>
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003e54:	2180      	movs	r1, #128	; 0x80
 8003e56:	4804      	ldr	r0, [pc, #16]	; (8003e68 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003e58:	f7ff fcc7 	bl	80037ea <LL_GPIO_SetOutputPin>
}
 8003e5c:	bf00      	nop
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40020000 	.word	0x40020000
 8003e64:	20000c66 	.word	0x20000c66
 8003e68:	48000400 	.word	0x48000400

08003e6c <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003e70:	2103      	movs	r1, #3
 8003e72:	4802      	ldr	r0, [pc, #8]	; (8003e7c <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 8003e74:	f7ff f9cc 	bl	8003210 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003e78:	bf00      	nop
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40020000 	.word	0x40020000

08003e80 <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	4603      	mov	r3, r0
 8003e88:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
 8003e8c:	4a03      	ldr	r2, [pc, #12]	; (8003e9c <Get_SPI2ReciveData+0x1c>)
 8003e8e:	5cd3      	ldrb	r3, [r2, r3]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	20001518 	.word	0x20001518

08003ea0 <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	460a      	mov	r2, r1
 8003eaa:	71fb      	strb	r3, [r7, #7]
 8003eac:	4613      	mov	r3, r2
 8003eae:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	4904      	ldr	r1, [pc, #16]	; (8003ec4 <SetSPI2TransmitData+0x24>)
 8003eb4:	79ba      	ldrb	r2, [r7, #6]
 8003eb6:	54ca      	strb	r2, [r1, r3]
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	20001510 	.word	0x20001510

08003ec8 <LL_DMA_IsActiveFlag_TC1>:
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d101      	bne.n	8003ee0 <LL_DMA_IsActiveFlag_TC1+0x18>
 8003edc:	2301      	movs	r3, #1
 8003ede:	e000      	b.n	8003ee2 <LL_DMA_IsActiveFlag_TC1+0x1a>
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <LL_DMA_IsActiveFlag_TC2>:
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0320 	and.w	r3, r3, #32
 8003efe:	2b20      	cmp	r3, #32
 8003f00:	d101      	bne.n	8003f06 <LL_DMA_IsActiveFlag_TC2+0x18>
 8003f02:	2301      	movs	r3, #1
 8003f04:	e000      	b.n	8003f08 <LL_DMA_IsActiveFlag_TC2+0x1a>
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <LL_DMA_IsActiveFlag_TC3>:
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f28:	d101      	bne.n	8003f2e <LL_DMA_IsActiveFlag_TC3+0x1a>
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e000      	b.n	8003f30 <LL_DMA_IsActiveFlag_TC3+0x1c>
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <LL_DMA_IsActiveFlag_TC4>:
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f50:	d101      	bne.n	8003f56 <LL_DMA_IsActiveFlag_TC4+0x1a>
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <LL_DMA_IsActiveFlag_TC4+0x1c>
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <LL_DMA_ClearFlag_GI1>:
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	605a      	str	r2, [r3, #4]
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <LL_DMA_ClearFlag_GI2>:
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2210      	movs	r2, #16
 8003f8a:	605a      	str	r2, [r3, #4]
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <LL_DMA_ClearFlag_GI3>:
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fa6:	605a      	str	r2, [r3, #4]
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <LL_DMA_ClearFlag_GI4>:
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fc2:	605a      	str	r2, [r3, #4]
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f06f 0201 	mvn.w	r2, #1
 8003fde:	611a      	str	r2, [r3, #16]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d101      	bne.n	8004004 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004012:	b480      	push	{r7}
 8004014:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004016:	bf00      	nop
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004024:	e7fe      	b.n	8004024 <HardFault_Handler+0x4>

08004026 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004026:	b480      	push	{r7}
 8004028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800402a:	e7fe      	b.n	800402a <MemManage_Handler+0x4>

0800402c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004030:	e7fe      	b.n	8004030 <BusFault_Handler+0x4>

08004032 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004032:	b480      	push	{r7}
 8004034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004036:	e7fe      	b.n	8004036 <UsageFault_Handler+0x4>

08004038 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004038:	b480      	push	{r7}
 800403a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800403c:	bf00      	nop
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004046:	b480      	push	{r7}
 8004048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800404a:	bf00      	nop
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004058:	bf00      	nop
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004062:	b480      	push	{r7}
 8004064:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004066:	bf00      	nop
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1){
 8004074:	4806      	ldr	r0, [pc, #24]	; (8004090 <DMA1_Channel1_IRQHandler+0x20>)
 8004076:	f7ff ff27 	bl	8003ec8 <LL_DMA_IsActiveFlag_TC1>
 800407a:	4603      	mov	r3, r0
 800407c:	2b01      	cmp	r3, #1
 800407e:	d104      	bne.n	800408a <DMA1_Channel1_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI1(DMA1);
 8004080:	4803      	ldr	r0, [pc, #12]	; (8004090 <DMA1_Channel1_IRQHandler+0x20>)
 8004082:	f7ff ff6f 	bl	8003f64 <LL_DMA_ClearFlag_GI1>
		SPI1_DMA1_ReceiveComplete_Callback();
 8004086:	f7ff fe1d 	bl	8003cc4 <SPI1_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800408a:	bf00      	nop
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	40020000 	.word	0x40020000

08004094 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1) == 1){
 8004098:	4806      	ldr	r0, [pc, #24]	; (80040b4 <DMA1_Channel2_IRQHandler+0x20>)
 800409a:	f7ff ff28 	bl	8003eee <LL_DMA_IsActiveFlag_TC2>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d104      	bne.n	80040ae <DMA1_Channel2_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI2(DMA1);
 80040a4:	4803      	ldr	r0, [pc, #12]	; (80040b4 <DMA1_Channel2_IRQHandler+0x20>)
 80040a6:	f7ff ff6a 	bl	8003f7e <LL_DMA_ClearFlag_GI2>
		SPI1_DMA1_TransmitComplete_Callback();
 80040aa:	f7ff fe1b 	bl	8003ce4 <SPI1_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80040ae:	bf00      	nop
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40020000 	.word	0x40020000

080040b8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 80040bc:	4806      	ldr	r0, [pc, #24]	; (80040d8 <DMA1_Channel3_IRQHandler+0x20>)
 80040be:	f7ff ff29 	bl	8003f14 <LL_DMA_IsActiveFlag_TC3>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d104      	bne.n	80040d2 <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 80040c8:	4803      	ldr	r0, [pc, #12]	; (80040d8 <DMA1_Channel3_IRQHandler+0x20>)
 80040ca:	f7ff ff65 	bl	8003f98 <LL_DMA_ClearFlag_GI3>
		SPI2_DMA1_ReceiveComplete_Callback();
 80040ce:	f7ff feb1 	bl	8003e34 <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80040d2:	bf00      	nop
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40020000 	.word	0x40020000

080040dc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 80040e0:	4806      	ldr	r0, [pc, #24]	; (80040fc <DMA1_Channel4_IRQHandler+0x20>)
 80040e2:	f7ff ff2b 	bl	8003f3c <LL_DMA_IsActiveFlag_TC4>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d104      	bne.n	80040f6 <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 80040ec:	4803      	ldr	r0, [pc, #12]	; (80040fc <DMA1_Channel4_IRQHandler+0x20>)
 80040ee:	f7ff ff61 	bl	8003fb4 <LL_DMA_ClearFlag_GI4>
	  SPI2_DMA1_TransmitComplete_Callback();
 80040f2:	f7ff febb 	bl	8003e6c <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80040f6:	bf00      	nop
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40020000 	.word	0x40020000

08004100 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004104:	bf00      	nop
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr

0800410e <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800410e:	b480      	push	{r7}
 8004110:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004112:	bf00      	nop
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM1)==1){
 8004120:	4806      	ldr	r0, [pc, #24]	; (800413c <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004122:	f7ff ff63 	bl	8003fec <LL_TIM_IsActiveFlag_UPDATE>
 8004126:	4603      	mov	r3, r0
 8004128:	2b01      	cmp	r3, #1
 800412a:	d102      	bne.n	8004132 <TIM1_UP_TIM16_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM1);
 800412c:	4803      	ldr	r0, [pc, #12]	; (800413c <TIM1_UP_TIM16_IRQHandler+0x20>)
 800412e:	f7ff ff4f 	bl	8003fd0 <LL_TIM_ClearFlag_UPDATE>
	}
  INTC_sys();
 8004132:	f001 faeb 	bl	800570c <INTC_sys>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004136:	bf00      	nop
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	40012c00 	.word	0x40012c00

08004140 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 8004144:	481e      	ldr	r0, [pc, #120]	; (80041c0 <TIM4_IRQHandler+0x80>)
 8004146:	f7ff ff51 	bl	8003fec <LL_TIM_IsActiveFlag_UPDATE>
 800414a:	4603      	mov	r3, r0
 800414c:	2b01      	cmp	r3, #1
 800414e:	d102      	bne.n	8004156 <TIM4_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 8004150:	481b      	ldr	r0, [pc, #108]	; (80041c0 <TIM4_IRQHandler+0x80>)
 8004152:	f7ff ff3d 	bl	8003fd0 <LL_TIM_ClearFlag_UPDATE>
	}
  switch(i){
 8004156:	4b1b      	ldr	r3, [pc, #108]	; (80041c4 <TIM4_IRQHandler+0x84>)
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	2b03      	cmp	r3, #3
 800415c:	d821      	bhi.n	80041a2 <TIM4_IRQHandler+0x62>
 800415e:	a201      	add	r2, pc, #4	; (adr r2, 8004164 <TIM4_IRQHandler+0x24>)
 8004160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004164:	08004175 	.word	0x08004175
 8004168:	0800417d 	.word	0x0800417d
 800416c:	0800418b 	.word	0x0800418b
 8004170:	08004199 	.word	0x08004199
		case 0:
			recv_spi_encoder(enL);
 8004174:	2000      	movs	r0, #0
 8004176:	f004 f9e1 	bl	800853c <recv_spi_encoder>
			break;
 800417a:	e012      	b.n	80041a2 <TIM4_IRQHandler+0x62>
		case 1:
			Set_encoder_data(enL);
 800417c:	2000      	movs	r0, #0
 800417e:	f004 f9eb 	bl	8008558 <Set_encoder_data>
      recv_spi_encoder(enR);
 8004182:	2001      	movs	r0, #1
 8004184:	f004 f9da 	bl	800853c <recv_spi_encoder>
			break;
 8004188:	e00b      	b.n	80041a2 <TIM4_IRQHandler+0x62>
		case 2:
      Set_encoder_data(enR);
 800418a:	2001      	movs	r0, #1
 800418c:	f004 f9e4 	bl	8008558 <Set_encoder_data>
      ICM_42688_GyroRead_DMA(0x29);
 8004190:	2029      	movs	r0, #41	; 0x29
 8004192:	f004 fb60 	bl	8008856 <ICM_42688_GyroRead_DMA>
			break;
 8004196:	e004      	b.n	80041a2 <TIM4_IRQHandler+0x62>
		case 3:
			ICM_42688_GyroData();
 8004198:	f004 fb6c 	bl	8008874 <ICM_42688_GyroData>
			GYRO_Pol();
 800419c:	f004 fc1c 	bl	80089d8 <GYRO_Pol>
			break;
 80041a0:	bf00      	nop
	}
	i = (i+1)%4;
 80041a2:	4b08      	ldr	r3, [pc, #32]	; (80041c4 <TIM4_IRQHandler+0x84>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	3301      	adds	r3, #1
 80041a8:	425a      	negs	r2, r3
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	f002 0203 	and.w	r2, r2, #3
 80041b2:	bf58      	it	pl
 80041b4:	4253      	negpl	r3, r2
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	4b02      	ldr	r3, [pc, #8]	; (80041c4 <TIM4_IRQHandler+0x84>)
 80041ba:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80041bc:	bf00      	nop
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40000800 	.word	0x40000800
 80041c4:	20000214 	.word	0x20000214

080041c8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM5)==1){
 80041cc:	4819      	ldr	r0, [pc, #100]	; (8004234 <TIM5_IRQHandler+0x6c>)
 80041ce:	f7ff ff0d 	bl	8003fec <LL_TIM_IsActiveFlag_UPDATE>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d102      	bne.n	80041de <TIM5_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM5);
 80041d8:	4816      	ldr	r0, [pc, #88]	; (8004234 <TIM5_IRQHandler+0x6c>)
 80041da:	f7ff fef9 	bl	8003fd0 <LL_TIM_ClearFlag_UPDATE>
	}
	switch(i){
 80041de:	4b16      	ldr	r3, [pc, #88]	; (8004238 <TIM5_IRQHandler+0x70>)
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	2b03      	cmp	r3, #3
 80041e4:	d816      	bhi.n	8004214 <TIM5_IRQHandler+0x4c>
 80041e6:	a201      	add	r2, pc, #4	; (adr r2, 80041ec <TIM5_IRQHandler+0x24>)
 80041e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ec:	080041fd 	.word	0x080041fd
 80041f0:	08004203 	.word	0x08004203
 80041f4:	08004209 	.word	0x08004209
 80041f8:	0800420f 	.word	0x0800420f
		case 0:
			DIST_Pol_FL();
 80041fc:	f009 fd8e 	bl	800dd1c <DIST_Pol_FL>
			break;
 8004200:	e008      	b.n	8004214 <TIM5_IRQHandler+0x4c>
		case 1:
			DIST_Pol_SR();
 8004202:	f009 fe33 	bl	800de6c <DIST_Pol_SR>
			break;
 8004206:	e005      	b.n	8004214 <TIM5_IRQHandler+0x4c>
		case 2:
			DIST_Pol_SL();
 8004208:	f009 fdf8 	bl	800ddfc <DIST_Pol_SL>
			break;
 800420c:	e002      	b.n	8004214 <TIM5_IRQHandler+0x4c>
		case 3:
			DIST_Pol_FR();
 800420e:	f009 fdbd 	bl	800dd8c <DIST_Pol_FR>
			break;
 8004212:	bf00      	nop
	}
	i = (i+1)%4;
 8004214:	4b08      	ldr	r3, [pc, #32]	; (8004238 <TIM5_IRQHandler+0x70>)
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	3301      	adds	r3, #1
 800421a:	425a      	negs	r2, r3
 800421c:	f003 0303 	and.w	r3, r3, #3
 8004220:	f002 0203 	and.w	r2, r2, #3
 8004224:	bf58      	it	pl
 8004226:	4253      	negpl	r3, r2
 8004228:	b2da      	uxtb	r2, r3
 800422a:	4b03      	ldr	r3, [pc, #12]	; (8004238 <TIM5_IRQHandler+0x70>)
 800422c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800422e:	bf00      	nop
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	40000c00 	.word	0x40000c00
 8004238:	20000215 	.word	0x20000215

0800423c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 8004240:	4807      	ldr	r0, [pc, #28]	; (8004260 <TIM6_DAC_IRQHandler+0x24>)
 8004242:	f7ff fed3 	bl	8003fec <LL_TIM_IsActiveFlag_UPDATE>
 8004246:	4603      	mov	r3, r0
 8004248:	2b01      	cmp	r3, #1
 800424a:	d102      	bne.n	8004252 <TIM6_DAC_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 800424c:	4804      	ldr	r0, [pc, #16]	; (8004260 <TIM6_DAC_IRQHandler+0x24>)
 800424e:	f7ff febf 	bl	8003fd0 <LL_TIM_ClearFlag_UPDATE>
	}
	BAT_Pol();
 8004252:	f009 fa6d 	bl	800d730 <BAT_Pol>
	log_interrupt ();
 8004256:	f004 fd0f 	bl	8008c78 <log_interrupt>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	40001000 	.word	0x40001000

08004264 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
	return 1;
 8004268:	2301      	movs	r3, #1
}
 800426a:	4618      	mov	r0, r3
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <_kill>:

int _kill(int pid, int sig)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800427e:	f013 fad1 	bl	8017824 <__errno>
 8004282:	4603      	mov	r3, r0
 8004284:	2216      	movs	r2, #22
 8004286:	601a      	str	r2, [r3, #0]
	return -1;
 8004288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800428c:	4618      	mov	r0, r3
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <_exit>:

void _exit (int status)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800429c:	f04f 31ff 	mov.w	r1, #4294967295
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff ffe7 	bl	8004274 <_kill>
	while (1) {}		/* Make sure we hang here */
 80042a6:	e7fe      	b.n	80042a6 <_exit+0x12>

080042a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042b4:	2300      	movs	r3, #0
 80042b6:	617b      	str	r3, [r7, #20]
 80042b8:	e00a      	b.n	80042d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80042ba:	f3af 8000 	nop.w
 80042be:	4601      	mov	r1, r0
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	60ba      	str	r2, [r7, #8]
 80042c6:	b2ca      	uxtb	r2, r1
 80042c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	3301      	adds	r3, #1
 80042ce:	617b      	str	r3, [r7, #20]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	dbf0      	blt.n	80042ba <_read+0x12>
	}

return len;
 80042d8:	687b      	ldr	r3, [r7, #4]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b086      	sub	sp, #24
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042ee:	2300      	movs	r3, #0
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	e009      	b.n	8004308 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	1c5a      	adds	r2, r3, #1
 80042f8:	60ba      	str	r2, [r7, #8]
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7fe f943 	bl	8002588 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	3301      	adds	r3, #1
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	429a      	cmp	r2, r3
 800430e:	dbf1      	blt.n	80042f4 <_write+0x12>
	}
	return len;
 8004310:	687b      	ldr	r3, [r7, #4]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3718      	adds	r7, #24
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <_close>:

int _close(int file)
{
 800431a:	b480      	push	{r7}
 800431c:	b083      	sub	sp, #12
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
	return -1;
 8004322:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004326:	4618      	mov	r0, r3
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
 800433a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004342:	605a      	str	r2, [r3, #4]
	return 0;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr

08004352 <_isatty>:

int _isatty(int file)
{
 8004352:	b480      	push	{r7}
 8004354:	b083      	sub	sp, #12
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
	return 1;
 800435a:	2301      	movs	r3, #1
}
 800435c:	4618      	mov	r0, r3
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
	return 0;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3714      	adds	r7, #20
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
	...

08004384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800438c:	4a14      	ldr	r2, [pc, #80]	; (80043e0 <_sbrk+0x5c>)
 800438e:	4b15      	ldr	r3, [pc, #84]	; (80043e4 <_sbrk+0x60>)
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004398:	4b13      	ldr	r3, [pc, #76]	; (80043e8 <_sbrk+0x64>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d102      	bne.n	80043a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043a0:	4b11      	ldr	r3, [pc, #68]	; (80043e8 <_sbrk+0x64>)
 80043a2:	4a12      	ldr	r2, [pc, #72]	; (80043ec <_sbrk+0x68>)
 80043a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043a6:	4b10      	ldr	r3, [pc, #64]	; (80043e8 <_sbrk+0x64>)
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4413      	add	r3, r2
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d207      	bcs.n	80043c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043b4:	f013 fa36 	bl	8017824 <__errno>
 80043b8:	4603      	mov	r3, r0
 80043ba:	220c      	movs	r2, #12
 80043bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043be:	f04f 33ff 	mov.w	r3, #4294967295
 80043c2:	e009      	b.n	80043d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043c4:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <_sbrk+0x64>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043ca:	4b07      	ldr	r3, [pc, #28]	; (80043e8 <_sbrk+0x64>)
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4413      	add	r3, r2
 80043d2:	4a05      	ldr	r2, [pc, #20]	; (80043e8 <_sbrk+0x64>)
 80043d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043d6:	68fb      	ldr	r3, [r7, #12]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3718      	adds	r7, #24
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	20020000 	.word	0x20020000
 80043e4:	00000400 	.word	0x00000400
 80043e8:	20000218 	.word	0x20000218
 80043ec:	2000e758 	.word	0x2000e758

080043f0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80043f4:	4b08      	ldr	r3, [pc, #32]	; (8004418 <SystemInit+0x28>)
 80043f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043fa:	4a07      	ldr	r2, [pc, #28]	; (8004418 <SystemInit+0x28>)
 80043fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004400:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004404:	4b04      	ldr	r3, [pc, #16]	; (8004418 <SystemInit+0x28>)
 8004406:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800440a:	609a      	str	r2, [r3, #8]
#endif
}
 800440c:	bf00      	nop
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	e000ed00 	.word	0xe000ed00

0800441c <__NVIC_GetPriorityGrouping>:
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004420:	4b04      	ldr	r3, [pc, #16]	; (8004434 <__NVIC_GetPriorityGrouping+0x18>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	0a1b      	lsrs	r3, r3, #8
 8004426:	f003 0307 	and.w	r3, r3, #7
}
 800442a:	4618      	mov	r0, r3
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr
 8004434:	e000ed00 	.word	0xe000ed00

08004438 <__NVIC_EnableIRQ>:
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	4603      	mov	r3, r0
 8004440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004446:	2b00      	cmp	r3, #0
 8004448:	db0b      	blt.n	8004462 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800444a:	79fb      	ldrb	r3, [r7, #7]
 800444c:	f003 021f 	and.w	r2, r3, #31
 8004450:	4907      	ldr	r1, [pc, #28]	; (8004470 <__NVIC_EnableIRQ+0x38>)
 8004452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	2001      	movs	r0, #1
 800445a:	fa00 f202 	lsl.w	r2, r0, r2
 800445e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	e000e100 	.word	0xe000e100

08004474 <__NVIC_SetPriority>:
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	4603      	mov	r3, r0
 800447c:	6039      	str	r1, [r7, #0]
 800447e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004484:	2b00      	cmp	r3, #0
 8004486:	db0a      	blt.n	800449e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	b2da      	uxtb	r2, r3
 800448c:	490c      	ldr	r1, [pc, #48]	; (80044c0 <__NVIC_SetPriority+0x4c>)
 800448e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004492:	0112      	lsls	r2, r2, #4
 8004494:	b2d2      	uxtb	r2, r2
 8004496:	440b      	add	r3, r1
 8004498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800449c:	e00a      	b.n	80044b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	4908      	ldr	r1, [pc, #32]	; (80044c4 <__NVIC_SetPriority+0x50>)
 80044a4:	79fb      	ldrb	r3, [r7, #7]
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	3b04      	subs	r3, #4
 80044ac:	0112      	lsls	r2, r2, #4
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	440b      	add	r3, r1
 80044b2:	761a      	strb	r2, [r3, #24]
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr
 80044c0:	e000e100 	.word	0xe000e100
 80044c4:	e000ed00 	.word	0xe000ed00

080044c8 <NVIC_EncodePriority>:
{
 80044c8:	b480      	push	{r7}
 80044ca:	b089      	sub	sp, #36	; 0x24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	f1c3 0307 	rsb	r3, r3, #7
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	bf28      	it	cs
 80044e6:	2304      	movcs	r3, #4
 80044e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	3304      	adds	r3, #4
 80044ee:	2b06      	cmp	r3, #6
 80044f0:	d902      	bls.n	80044f8 <NVIC_EncodePriority+0x30>
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	3b03      	subs	r3, #3
 80044f6:	e000      	b.n	80044fa <NVIC_EncodePriority+0x32>
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	fa02 f303 	lsl.w	r3, r2, r3
 8004506:	43da      	mvns	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	401a      	ands	r2, r3
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004510:	f04f 31ff 	mov.w	r1, #4294967295
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	fa01 f303 	lsl.w	r3, r1, r3
 800451a:	43d9      	mvns	r1, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004520:	4313      	orrs	r3, r2
}
 8004522:	4618      	mov	r0, r3
 8004524:	3724      	adds	r7, #36	; 0x24
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
	...

08004530 <LL_AHB2_GRP1_EnableClock>:
{
 8004530:	b480      	push	{r7}
 8004532:	b085      	sub	sp, #20
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004538:	4b08      	ldr	r3, [pc, #32]	; (800455c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800453a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800453c:	4907      	ldr	r1, [pc, #28]	; (800455c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4313      	orrs	r3, r2
 8004542:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004544:	4b05      	ldr	r3, [pc, #20]	; (800455c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004546:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4013      	ands	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800454e:	68fb      	ldr	r3, [r7, #12]
}
 8004550:	bf00      	nop
 8004552:	3714      	adds	r7, #20
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	40021000 	.word	0x40021000

08004560 <LL_APB1_GRP1_EnableClock>:
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004568:	4b08      	ldr	r3, [pc, #32]	; (800458c <LL_APB1_GRP1_EnableClock+0x2c>)
 800456a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800456c:	4907      	ldr	r1, [pc, #28]	; (800458c <LL_APB1_GRP1_EnableClock+0x2c>)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4313      	orrs	r3, r2
 8004572:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004574:	4b05      	ldr	r3, [pc, #20]	; (800458c <LL_APB1_GRP1_EnableClock+0x2c>)
 8004576:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4013      	ands	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800457e:	68fb      	ldr	r3, [r7, #12]
}
 8004580:	bf00      	nop
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr
 800458c:	40021000 	.word	0x40021000

08004590 <LL_APB2_GRP1_EnableClock>:
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004598:	4b08      	ldr	r3, [pc, #32]	; (80045bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800459a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800459c:	4907      	ldr	r1, [pc, #28]	; (80045bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80045a4:	4b05      	ldr	r3, [pc, #20]	; (80045bc <LL_APB2_GRP1_EnableClock+0x2c>)
 80045a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4013      	ands	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80045ae:	68fb      	ldr	r3, [r7, #12]
}
 80045b0:	bf00      	nop
 80045b2:	3714      	adds	r7, #20
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr
 80045bc:	40021000 	.word	0x40021000

080045c0 <LL_TIM_EnableCounter>:
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f043 0201 	orr.w	r2, r3, #1
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	601a      	str	r2, [r3, #0]
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <LL_TIM_EnableARRPreload>:
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	601a      	str	r2, [r3, #0]
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <LL_TIM_DisableARRPreload>:
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	601a      	str	r2, [r3, #0]
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <LL_TIM_CC_EnableChannel>:
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1a      	ldr	r2, [r3, #32]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	431a      	orrs	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	621a      	str	r2, [r3, #32]
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
	...

08004644 <LL_TIM_OC_DisableFast>:
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d02e      	beq.n	80046b2 <LL_TIM_OC_DisableFast+0x6e>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b04      	cmp	r3, #4
 8004658:	d029      	beq.n	80046ae <LL_TIM_OC_DisableFast+0x6a>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2b10      	cmp	r3, #16
 800465e:	d024      	beq.n	80046aa <LL_TIM_OC_DisableFast+0x66>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	2b40      	cmp	r3, #64	; 0x40
 8004664:	d01f      	beq.n	80046a6 <LL_TIM_OC_DisableFast+0x62>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800466c:	d019      	beq.n	80046a2 <LL_TIM_OC_DisableFast+0x5e>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004674:	d013      	beq.n	800469e <LL_TIM_OC_DisableFast+0x5a>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800467c:	d00d      	beq.n	800469a <LL_TIM_OC_DisableFast+0x56>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004684:	d007      	beq.n	8004696 <LL_TIM_OC_DisableFast+0x52>
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800468c:	d101      	bne.n	8004692 <LL_TIM_OC_DisableFast+0x4e>
 800468e:	2308      	movs	r3, #8
 8004690:	e010      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 8004692:	2309      	movs	r3, #9
 8004694:	e00e      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 8004696:	2307      	movs	r3, #7
 8004698:	e00c      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 800469a:	2306      	movs	r3, #6
 800469c:	e00a      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 800469e:	2305      	movs	r3, #5
 80046a0:	e008      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 80046a2:	2304      	movs	r3, #4
 80046a4:	e006      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 80046a6:	2303      	movs	r3, #3
 80046a8:	e004      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 80046aa:	2302      	movs	r3, #2
 80046ac:	e002      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 80046ae:	2301      	movs	r3, #1
 80046b0:	e000      	b.n	80046b4 <LL_TIM_OC_DisableFast+0x70>
 80046b2:	2300      	movs	r3, #0
 80046b4:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	3318      	adds	r3, #24
 80046ba:	4619      	mov	r1, r3
 80046bc:	7bfb      	ldrb	r3, [r7, #15]
 80046be:	4a0b      	ldr	r2, [pc, #44]	; (80046ec <LL_TIM_OC_DisableFast+0xa8>)
 80046c0:	5cd3      	ldrb	r3, [r2, r3]
 80046c2:	440b      	add	r3, r1
 80046c4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	7bfb      	ldrb	r3, [r7, #15]
 80046cc:	4908      	ldr	r1, [pc, #32]	; (80046f0 <LL_TIM_OC_DisableFast+0xac>)
 80046ce:	5ccb      	ldrb	r3, [r1, r3]
 80046d0:	4619      	mov	r1, r3
 80046d2:	2304      	movs	r3, #4
 80046d4:	408b      	lsls	r3, r1
 80046d6:	43db      	mvns	r3, r3
 80046d8:	401a      	ands	r2, r3
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	601a      	str	r2, [r3, #0]
}
 80046de:	bf00      	nop
 80046e0:	3714      	adds	r7, #20
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	0801c7c4 	.word	0x0801c7c4
 80046f0:	0801c7d0 	.word	0x0801c7d0

080046f4 <LL_TIM_OC_EnablePreload>:
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b01      	cmp	r3, #1
 8004702:	d02e      	beq.n	8004762 <LL_TIM_OC_EnablePreload+0x6e>
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	2b04      	cmp	r3, #4
 8004708:	d029      	beq.n	800475e <LL_TIM_OC_EnablePreload+0x6a>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	2b10      	cmp	r3, #16
 800470e:	d024      	beq.n	800475a <LL_TIM_OC_EnablePreload+0x66>
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b40      	cmp	r3, #64	; 0x40
 8004714:	d01f      	beq.n	8004756 <LL_TIM_OC_EnablePreload+0x62>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800471c:	d019      	beq.n	8004752 <LL_TIM_OC_EnablePreload+0x5e>
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004724:	d013      	beq.n	800474e <LL_TIM_OC_EnablePreload+0x5a>
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800472c:	d00d      	beq.n	800474a <LL_TIM_OC_EnablePreload+0x56>
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004734:	d007      	beq.n	8004746 <LL_TIM_OC_EnablePreload+0x52>
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800473c:	d101      	bne.n	8004742 <LL_TIM_OC_EnablePreload+0x4e>
 800473e:	2308      	movs	r3, #8
 8004740:	e010      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 8004742:	2309      	movs	r3, #9
 8004744:	e00e      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 8004746:	2307      	movs	r3, #7
 8004748:	e00c      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 800474a:	2306      	movs	r3, #6
 800474c:	e00a      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 800474e:	2305      	movs	r3, #5
 8004750:	e008      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 8004752:	2304      	movs	r3, #4
 8004754:	e006      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 8004756:	2303      	movs	r3, #3
 8004758:	e004      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 800475a:	2302      	movs	r3, #2
 800475c:	e002      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <LL_TIM_OC_EnablePreload+0x70>
 8004762:	2300      	movs	r3, #0
 8004764:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	3318      	adds	r3, #24
 800476a:	4619      	mov	r1, r3
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	4a0a      	ldr	r2, [pc, #40]	; (8004798 <LL_TIM_OC_EnablePreload+0xa4>)
 8004770:	5cd3      	ldrb	r3, [r2, r3]
 8004772:	440b      	add	r3, r1
 8004774:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	7bfb      	ldrb	r3, [r7, #15]
 800477c:	4907      	ldr	r1, [pc, #28]	; (800479c <LL_TIM_OC_EnablePreload+0xa8>)
 800477e:	5ccb      	ldrb	r3, [r1, r3]
 8004780:	4619      	mov	r1, r3
 8004782:	2308      	movs	r3, #8
 8004784:	408b      	lsls	r3, r1
 8004786:	431a      	orrs	r2, r3
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	601a      	str	r2, [r3, #0]
}
 800478c:	bf00      	nop
 800478e:	3714      	adds	r7, #20
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr
 8004798:	0801c7c4 	.word	0x0801c7c4
 800479c:	0801c7d0 	.word	0x0801c7d0

080047a0 <LL_TIM_OC_SetCompareCH2>:
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	639a      	str	r2, [r3, #56]	; 0x38
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <LL_TIM_OC_SetCompareCH3>:
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <LL_TIM_SetClockSource>:
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80047ea:	f023 0307 	bic.w	r3, r3, #7
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	609a      	str	r2, [r3, #8]
}
 80047f6:	bf00      	nop
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <LL_TIM_SetTriggerOutput>:
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	605a      	str	r2, [r3, #4]
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <LL_TIM_SetTriggerOutput2>:
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	431a      	orrs	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	605a      	str	r2, [r3, #4]
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <LL_TIM_DisableMasterSlaveMode>:
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	609a      	str	r2, [r3, #8]
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <LL_TIM_EnableAllOutputs>:
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	645a      	str	r2, [r3, #68]	; 0x44
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	f043 0201 	orr.w	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	60da      	str	r2, [r3, #12]
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
	...

080048b4 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b092      	sub	sp, #72	; 0x48
 80048b8:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80048ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80048be:	2200      	movs	r2, #0
 80048c0:	601a      	str	r2, [r3, #0]
 80048c2:	605a      	str	r2, [r3, #4]
 80048c4:	609a      	str	r2, [r3, #8]
 80048c6:	60da      	str	r2, [r3, #12]
 80048c8:	611a      	str	r2, [r3, #16]
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80048ca:	1d3b      	adds	r3, r7, #4
 80048cc:	2230      	movs	r2, #48	; 0x30
 80048ce:	2100      	movs	r1, #0
 80048d0:	4618      	mov	r0, r3
 80048d2:	f012 ff55 	bl	8017780 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80048d6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80048da:	f7ff fe59 	bl	8004590 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80048de:	f7ff fd9d 	bl	800441c <__NVIC_GetPriorityGrouping>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2200      	movs	r2, #0
 80048e6:	2100      	movs	r1, #0
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff fded 	bl	80044c8 <NVIC_EncodePriority>
 80048ee:	4603      	mov	r3, r0
 80048f0:	4619      	mov	r1, r3
 80048f2:	2019      	movs	r0, #25
 80048f4:	f7ff fdbe 	bl	8004474 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80048f8:	2019      	movs	r0, #25
 80048fa:	f7ff fd9d 	bl	8004438 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 80048fe:	23a9      	movs	r3, #169	; 0xa9
 8004900:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004902:	2300      	movs	r3, #0
 8004904:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 8004906:	f240 33e7 	movw	r3, #999	; 0x3e7
 800490a:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800490c:	2300      	movs	r3, #0
 800490e:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.RepetitionCounter = 0;
 8004910:	2300      	movs	r3, #0
 8004912:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8004914:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004918:	4619      	mov	r1, r3
 800491a:	4811      	ldr	r0, [pc, #68]	; (8004960 <MX_TIM1_Init+0xac>)
 800491c:	f010 ffc4 	bl	80158a8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8004920:	480f      	ldr	r0, [pc, #60]	; (8004960 <MX_TIM1_Init+0xac>)
 8004922:	f7ff fe6d 	bl	8004600 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004926:	2100      	movs	r1, #0
 8004928:	480d      	ldr	r0, [pc, #52]	; (8004960 <MX_TIM1_Init+0xac>)
 800492a:	f7ff ff55 	bl	80047d8 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800492e:	2100      	movs	r1, #0
 8004930:	480b      	ldr	r0, [pc, #44]	; (8004960 <MX_TIM1_Init+0xac>)
 8004932:	f7ff ff66 	bl	8004802 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8004936:	2100      	movs	r1, #0
 8004938:	4809      	ldr	r0, [pc, #36]	; (8004960 <MX_TIM1_Init+0xac>)
 800493a:	f7ff ff77 	bl	800482c <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800493e:	4808      	ldr	r0, [pc, #32]	; (8004960 <MX_TIM1_Init+0xac>)
 8004940:	f7ff ff87 	bl	8004852 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004944:	2300      	movs	r3, #0
 8004946:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004948:	2300      	movs	r3, #0
 800494a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 800494c:	1d3b      	adds	r3, r7, #4
 800494e:	4619      	mov	r1, r3
 8004950:	4803      	ldr	r0, [pc, #12]	; (8004960 <MX_TIM1_Init+0xac>)
 8004952:	f011 f8ab 	bl	8015aac <LL_TIM_BDTR_Init>

}
 8004956:	bf00      	nop
 8004958:	3748      	adds	r7, #72	; 0x48
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	40012c00 	.word	0x40012c00

08004964 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b094      	sub	sp, #80	; 0x50
 8004968:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800496a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	605a      	str	r2, [r3, #4]
 8004974:	609a      	str	r2, [r3, #8]
 8004976:	60da      	str	r2, [r3, #12]
 8004978:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800497a:	f107 031c 	add.w	r3, r7, #28
 800497e:	2220      	movs	r2, #32
 8004980:	2100      	movs	r1, #0
 8004982:	4618      	mov	r0, r3
 8004984:	f012 fefc 	bl	8017780 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004988:	1d3b      	adds	r3, r7, #4
 800498a:	2200      	movs	r2, #0
 800498c:	601a      	str	r2, [r3, #0]
 800498e:	605a      	str	r2, [r3, #4]
 8004990:	609a      	str	r2, [r3, #8]
 8004992:	60da      	str	r2, [r3, #12]
 8004994:	611a      	str	r2, [r3, #16]
 8004996:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8004998:	2001      	movs	r0, #1
 800499a:	f7ff fde1 	bl	8004560 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 800499e:	2301      	movs	r3, #1
 80049a0:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80049a2:	2300      	movs	r3, #0
 80049a4:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 80049a6:	f240 3351 	movw	r3, #849	; 0x351
 80049aa:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80049ac:	2300      	movs	r3, #0
 80049ae:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80049b0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80049b4:	4619      	mov	r1, r3
 80049b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049ba:	f010 ff75 	bl	80158a8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 80049be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049c2:	f7ff fe0d 	bl	80045e0 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 80049c6:	2110      	movs	r1, #16
 80049c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049cc:	f7ff fe92 	bl	80046f4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80049d0:	2360      	movs	r3, #96	; 0x60
 80049d2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80049d4:	2300      	movs	r3, #0
 80049d6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80049d8:	2300      	movs	r3, #0
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80049dc:	2300      	movs	r3, #0
 80049de:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80049e0:	2300      	movs	r3, #0
 80049e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80049e4:	f107 031c 	add.w	r3, r7, #28
 80049e8:	461a      	mov	r2, r3
 80049ea:	2110      	movs	r1, #16
 80049ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049f0:	f010 fffc 	bl	80159ec <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 80049f4:	2110      	movs	r1, #16
 80049f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049fa:	f7ff fe23 	bl	8004644 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80049fe:	2100      	movs	r1, #0
 8004a00:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004a04:	f7ff fefd 	bl	8004802 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8004a08:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004a0c:	f7ff ff21 	bl	8004852 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004a10:	2002      	movs	r0, #2
 8004a12:	f7ff fd8d 	bl	8004530 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8004a16:	2308      	movs	r3, #8
 8004a18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004a22:	2300      	movs	r3, #0
 8004a24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a2e:	1d3b      	adds	r3, r7, #4
 8004a30:	4619      	mov	r1, r3
 8004a32:	4803      	ldr	r0, [pc, #12]	; (8004a40 <MX_TIM2_Init+0xdc>)
 8004a34:	f010 fb19 	bl	801506a <LL_GPIO_Init>

}
 8004a38:	bf00      	nop
 8004a3a:	3750      	adds	r7, #80	; 0x50
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	48000400 	.word	0x48000400

08004a44 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b094      	sub	sp, #80	; 0x50
 8004a48:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004a4a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004a4e:	2200      	movs	r2, #0
 8004a50:	601a      	str	r2, [r3, #0]
 8004a52:	605a      	str	r2, [r3, #4]
 8004a54:	609a      	str	r2, [r3, #8]
 8004a56:	60da      	str	r2, [r3, #12]
 8004a58:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004a5a:	f107 031c 	add.w	r3, r7, #28
 8004a5e:	2220      	movs	r2, #32
 8004a60:	2100      	movs	r1, #0
 8004a62:	4618      	mov	r0, r3
 8004a64:	f012 fe8c 	bl	8017780 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a68:	1d3b      	adds	r3, r7, #4
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	601a      	str	r2, [r3, #0]
 8004a6e:	605a      	str	r2, [r3, #4]
 8004a70:	609a      	str	r2, [r3, #8]
 8004a72:	60da      	str	r2, [r3, #12]
 8004a74:	611a      	str	r2, [r3, #16]
 8004a76:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8004a78:	2002      	movs	r0, #2
 8004a7a:	f7ff fd71 	bl	8004560 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004a82:	2300      	movs	r3, #0
 8004a84:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 8004a86:	f240 3351 	movw	r3, #849	; 0x351
 8004a8a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8004a90:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004a94:	4619      	mov	r1, r3
 8004a96:	481f      	ldr	r0, [pc, #124]	; (8004b14 <MX_TIM3_Init+0xd0>)
 8004a98:	f010 ff06 	bl	80158a8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8004a9c:	481d      	ldr	r0, [pc, #116]	; (8004b14 <MX_TIM3_Init+0xd0>)
 8004a9e:	f7ff fd9f 	bl	80045e0 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8004aa2:	2110      	movs	r1, #16
 8004aa4:	481b      	ldr	r0, [pc, #108]	; (8004b14 <MX_TIM3_Init+0xd0>)
 8004aa6:	f7ff fe25 	bl	80046f4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004aaa:	2360      	movs	r3, #96	; 0x60
 8004aac:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004aba:	2300      	movs	r3, #0
 8004abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8004abe:	f107 031c 	add.w	r3, r7, #28
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	2110      	movs	r1, #16
 8004ac6:	4813      	ldr	r0, [pc, #76]	; (8004b14 <MX_TIM3_Init+0xd0>)
 8004ac8:	f010 ff90 	bl	80159ec <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8004acc:	2110      	movs	r1, #16
 8004ace:	4811      	ldr	r0, [pc, #68]	; (8004b14 <MX_TIM3_Init+0xd0>)
 8004ad0:	f7ff fdb8 	bl	8004644 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8004ad4:	2100      	movs	r1, #0
 8004ad6:	480f      	ldr	r0, [pc, #60]	; (8004b14 <MX_TIM3_Init+0xd0>)
 8004ad8:	f7ff fe93 	bl	8004802 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8004adc:	480d      	ldr	r0, [pc, #52]	; (8004b14 <MX_TIM3_Init+0xd0>)
 8004ade:	f7ff feb8 	bl	8004852 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004ae2:	2002      	movs	r0, #2
 8004ae4:	f7ff fd24 	bl	8004530 <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8004ae8:	2320      	movs	r3, #32
 8004aea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004aec:	2302      	movs	r3, #2
 8004aee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004af0:	2300      	movs	r3, #0
 8004af2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004af4:	2300      	movs	r3, #0
 8004af6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004af8:	2300      	movs	r3, #0
 8004afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004afc:	2302      	movs	r3, #2
 8004afe:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b00:	1d3b      	adds	r3, r7, #4
 8004b02:	4619      	mov	r1, r3
 8004b04:	4804      	ldr	r0, [pc, #16]	; (8004b18 <MX_TIM3_Init+0xd4>)
 8004b06:	f010 fab0 	bl	801506a <LL_GPIO_Init>

}
 8004b0a:	bf00      	nop
 8004b0c:	3750      	adds	r7, #80	; 0x50
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	40000400 	.word	0x40000400
 8004b18:	48000400 	.word	0x48000400

08004b1c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004b22:	1d3b      	adds	r3, r7, #4
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	605a      	str	r2, [r3, #4]
 8004b2a:	609a      	str	r2, [r3, #8]
 8004b2c:	60da      	str	r2, [r3, #12]
 8004b2e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8004b30:	2004      	movs	r0, #4
 8004b32:	f7ff fd15 	bl	8004560 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004b36:	f7ff fc71 	bl	800441c <__NVIC_GetPriorityGrouping>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2100      	movs	r1, #0
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7ff fcc1 	bl	80044c8 <NVIC_EncodePriority>
 8004b46:	4603      	mov	r3, r0
 8004b48:	4619      	mov	r1, r3
 8004b4a:	201e      	movs	r0, #30
 8004b4c:	f7ff fc92 	bl	8004474 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8004b50:	201e      	movs	r0, #30
 8004b52:	f7ff fc71 	bl	8004438 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004b56:	23a9      	movs	r3, #169	; 0xa9
 8004b58:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004b5e:	23f9      	movs	r3, #249	; 0xf9
 8004b60:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004b62:	2300      	movs	r3, #0
 8004b64:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8004b66:	1d3b      	adds	r3, r7, #4
 8004b68:	4619      	mov	r1, r3
 8004b6a:	480a      	ldr	r0, [pc, #40]	; (8004b94 <MX_TIM4_Init+0x78>)
 8004b6c:	f010 fe9c 	bl	80158a8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8004b70:	4808      	ldr	r0, [pc, #32]	; (8004b94 <MX_TIM4_Init+0x78>)
 8004b72:	f7ff fd45 	bl	8004600 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004b76:	2100      	movs	r1, #0
 8004b78:	4806      	ldr	r0, [pc, #24]	; (8004b94 <MX_TIM4_Init+0x78>)
 8004b7a:	f7ff fe2d 	bl	80047d8 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8004b7e:	2100      	movs	r1, #0
 8004b80:	4804      	ldr	r0, [pc, #16]	; (8004b94 <MX_TIM4_Init+0x78>)
 8004b82:	f7ff fe3e 	bl	8004802 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8004b86:	4803      	ldr	r0, [pc, #12]	; (8004b94 <MX_TIM4_Init+0x78>)
 8004b88:	f7ff fe63 	bl	8004852 <LL_TIM_DisableMasterSlaveMode>

}
 8004b8c:	bf00      	nop
 8004b8e:	3718      	adds	r7, #24
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	40000800 	.word	0x40000800

08004b98 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b086      	sub	sp, #24
 8004b9c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004b9e:	1d3b      	adds	r3, r7, #4
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	605a      	str	r2, [r3, #4]
 8004ba6:	609a      	str	r2, [r3, #8]
 8004ba8:	60da      	str	r2, [r3, #12]
 8004baa:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8004bac:	2008      	movs	r0, #8
 8004bae:	f7ff fcd7 	bl	8004560 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004bb2:	f7ff fc33 	bl	800441c <__NVIC_GetPriorityGrouping>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2100      	movs	r1, #0
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7ff fc83 	bl	80044c8 <NVIC_EncodePriority>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	2032      	movs	r0, #50	; 0x32
 8004bc8:	f7ff fc54 	bl	8004474 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8004bcc:	2032      	movs	r0, #50	; 0x32
 8004bce:	f7ff fc33 	bl	8004438 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004bd2:	23a9      	movs	r3, #169	; 0xa9
 8004bd4:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004bda:	23f9      	movs	r3, #249	; 0xf9
 8004bdc:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004bde:	2300      	movs	r3, #0
 8004be0:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8004be2:	1d3b      	adds	r3, r7, #4
 8004be4:	4619      	mov	r1, r3
 8004be6:	480a      	ldr	r0, [pc, #40]	; (8004c10 <MX_TIM5_Init+0x78>)
 8004be8:	f010 fe5e 	bl	80158a8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8004bec:	4808      	ldr	r0, [pc, #32]	; (8004c10 <MX_TIM5_Init+0x78>)
 8004bee:	f7ff fd07 	bl	8004600 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	4806      	ldr	r0, [pc, #24]	; (8004c10 <MX_TIM5_Init+0x78>)
 8004bf6:	f7ff fdef 	bl	80047d8 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	4804      	ldr	r0, [pc, #16]	; (8004c10 <MX_TIM5_Init+0x78>)
 8004bfe:	f7ff fe00 	bl	8004802 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8004c02:	4803      	ldr	r0, [pc, #12]	; (8004c10 <MX_TIM5_Init+0x78>)
 8004c04:	f7ff fe25 	bl	8004852 <LL_TIM_DisableMasterSlaveMode>

}
 8004c08:	bf00      	nop
 8004c0a:	3718      	adds	r7, #24
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	40000c00 	.word	0x40000c00

08004c14 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004c1a:	1d3b      	adds	r3, r7, #4
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	605a      	str	r2, [r3, #4]
 8004c22:	609a      	str	r2, [r3, #8]
 8004c24:	60da      	str	r2, [r3, #12]
 8004c26:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8004c28:	2010      	movs	r0, #16
 8004c2a:	f7ff fc99 	bl	8004560 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004c2e:	f7ff fbf5 	bl	800441c <__NVIC_GetPriorityGrouping>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2200      	movs	r2, #0
 8004c36:	2100      	movs	r1, #0
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7ff fc45 	bl	80044c8 <NVIC_EncodePriority>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4619      	mov	r1, r3
 8004c42:	2036      	movs	r0, #54	; 0x36
 8004c44:	f7ff fc16 	bl	8004474 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004c48:	2036      	movs	r0, #54	; 0x36
 8004c4a:	f7ff fbf5 	bl	8004438 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004c4e:	23a9      	movs	r3, #169	; 0xa9
 8004c50:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004c52:	2300      	movs	r3, #0
 8004c54:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8004c56:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c5a:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8004c5c:	1d3b      	adds	r3, r7, #4
 8004c5e:	4619      	mov	r1, r3
 8004c60:	4808      	ldr	r0, [pc, #32]	; (8004c84 <MX_TIM6_Init+0x70>)
 8004c62:	f010 fe21 	bl	80158a8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8004c66:	4807      	ldr	r0, [pc, #28]	; (8004c84 <MX_TIM6_Init+0x70>)
 8004c68:	f7ff fcca 	bl	8004600 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	4805      	ldr	r0, [pc, #20]	; (8004c84 <MX_TIM6_Init+0x70>)
 8004c70:	f7ff fdc7 	bl	8004802 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8004c74:	4803      	ldr	r0, [pc, #12]	; (8004c84 <MX_TIM6_Init+0x70>)
 8004c76:	f7ff fdec 	bl	8004852 <LL_TIM_DisableMasterSlaveMode>

}
 8004c7a:	bf00      	nop
 8004c7c:	3718      	adds	r7, #24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	40001000 	.word	0x40001000

08004c88 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b0a0      	sub	sp, #128	; 0x80
 8004c8c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004c8e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004c92:	2200      	movs	r2, #0
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	605a      	str	r2, [r3, #4]
 8004c98:	609a      	str	r2, [r3, #8]
 8004c9a:	60da      	str	r2, [r3, #12]
 8004c9c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004c9e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f012 fd6a 	bl	8017780 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004cac:	f107 031c 	add.w	r3, r7, #28
 8004cb0:	2230      	movs	r2, #48	; 0x30
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f012 fd63 	bl	8017780 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cba:	1d3b      	adds	r3, r7, #4
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	605a      	str	r2, [r3, #4]
 8004cc2:	609a      	str	r2, [r3, #8]
 8004cc4:	60da      	str	r2, [r3, #12]
 8004cc6:	611a      	str	r2, [r3, #16]
 8004cc8:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8004cca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004cce:	f7ff fc5f 	bl	8004590 <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.Autoreload = 849;
 8004cdc:	f240 3351 	movw	r3, #849	; 0x351
 8004ce0:	677b      	str	r3, [r7, #116]	; 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	67bb      	str	r3, [r7, #120]	; 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	67fb      	str	r3, [r7, #124]	; 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8004cea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004cee:	4619      	mov	r1, r3
 8004cf0:	4837      	ldr	r0, [pc, #220]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004cf2:	f010 fdd9 	bl	80158a8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8004cf6:	4836      	ldr	r0, [pc, #216]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004cf8:	f7ff fc82 	bl	8004600 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8004cfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d00:	4833      	ldr	r0, [pc, #204]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004d02:	f7ff fcf7 	bl	80046f4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004d06:	2360      	movs	r3, #96	; 0x60
 8004d08:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8004d12:	2300      	movs	r3, #0
 8004d14:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004d16:	2300      	movs	r3, #0
 8004d18:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	667b      	str	r3, [r7, #100]	; 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004d22:	2300      	movs	r3, #0
 8004d24:	66bb      	str	r3, [r7, #104]	; 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8004d26:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d30:	4827      	ldr	r0, [pc, #156]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004d32:	f010 fe5b 	bl	80159ec <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8004d36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d3a:	4825      	ldr	r0, [pc, #148]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004d3c:	f7ff fc82 	bl	8004644 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8004d40:	2100      	movs	r1, #0
 8004d42:	4823      	ldr	r0, [pc, #140]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004d44:	f7ff fd5d 	bl	8004802 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8004d48:	2100      	movs	r1, #0
 8004d4a:	4821      	ldr	r0, [pc, #132]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004d4c:	f7ff fd6e 	bl	800482c <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8004d50:	481f      	ldr	r0, [pc, #124]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004d52:	f7ff fd7e 	bl	8004852 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004d56:	2300      	movs	r3, #0
 8004d58:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8004d62:	2300      	movs	r3, #0
 8004d64:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8004d6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8004d72:	2300      	movs	r3, #0
 8004d74:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d76:	2300      	movs	r3, #0
 8004d78:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8004d7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d82:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8004d84:	2300      	movs	r3, #0
 8004d86:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8004d90:	f107 031c 	add.w	r3, r7, #28
 8004d94:	4619      	mov	r1, r3
 8004d96:	480e      	ldr	r0, [pc, #56]	; (8004dd0 <MX_TIM8_Init+0x148>)
 8004d98:	f010 fe88 	bl	8015aac <LL_TIM_BDTR_Init>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004d9c:	2002      	movs	r0, #2
 8004d9e:	f7ff fbc7 	bl	8004530 <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PB9     ------> TIM8_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004da2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004da6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004da8:	2302      	movs	r3, #2
 8004daa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004dac:	2300      	movs	r3, #0
 8004dae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004db0:	2300      	movs	r3, #0
 8004db2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004db4:	2300      	movs	r3, #0
 8004db6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8004db8:	230a      	movs	r3, #10
 8004dba:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dbc:	1d3b      	adds	r3, r7, #4
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4804      	ldr	r0, [pc, #16]	; (8004dd4 <MX_TIM8_Init+0x14c>)
 8004dc2:	f010 f952 	bl	801506a <LL_GPIO_Init>

}
 8004dc6:	bf00      	nop
 8004dc8:	3780      	adds	r7, #128	; 0x80
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	40013400 	.word	0x40013400
 8004dd4:	48000400 	.word	0x48000400

08004dd8 <TIMER_init>:

/* USER CODE BEGIN 1 */
void TIMER_init(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	af00      	add	r7, sp, #0
  //sensor encode gyro
  LL_TIM_EnableIT_UPDATE(TIM4);
 8004ddc:	481a      	ldr	r0, [pc, #104]	; (8004e48 <TIMER_init+0x70>)
 8004dde:	f7ff fd58 	bl	8004892 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM4);
 8004de2:	4819      	ldr	r0, [pc, #100]	; (8004e48 <TIMER_init+0x70>)
 8004de4:	f7ff fbec 	bl	80045c0 <LL_TIM_EnableCounter>
  //wall sensor
  LL_TIM_EnableIT_UPDATE(TIM5);
 8004de8:	4818      	ldr	r0, [pc, #96]	; (8004e4c <TIMER_init+0x74>)
 8004dea:	f7ff fd52 	bl	8004892 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM5);
 8004dee:	4817      	ldr	r0, [pc, #92]	; (8004e4c <TIMER_init+0x74>)
 8004df0:	f7ff fbe6 	bl	80045c0 <LL_TIM_EnableCounter>
  //batt_LV
  LL_TIM_EnableIT_UPDATE(TIM6);
 8004df4:	4816      	ldr	r0, [pc, #88]	; (8004e50 <TIMER_init+0x78>)
 8004df6:	f7ff fd4c 	bl	8004892 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8004dfa:	4815      	ldr	r0, [pc, #84]	; (8004e50 <TIMER_init+0x78>)
 8004dfc:	f7ff fbe0 	bl	80045c0 <LL_TIM_EnableCounter>
  //motor
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8004e00:	2110      	movs	r1, #16
 8004e02:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e06:	f7ff fc0b 	bl	8004620 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8004e0a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e0e:	f7ff fbd7 	bl	80045c0 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8004e12:	2110      	movs	r1, #16
 8004e14:	480f      	ldr	r0, [pc, #60]	; (8004e54 <TIMER_init+0x7c>)
 8004e16:	f7ff fc03 	bl	8004620 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8004e1a:	480e      	ldr	r0, [pc, #56]	; (8004e54 <TIMER_init+0x7c>)
 8004e1c:	f7ff fbd0 	bl	80045c0 <LL_TIM_EnableCounter>
  //fan
  LL_TIM_EnableAllOutputs(TIM8);
 8004e20:	480d      	ldr	r0, [pc, #52]	; (8004e58 <TIMER_init+0x80>)
 8004e22:	f7ff fd26 	bl	8004872 <LL_TIM_EnableAllOutputs>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8004e26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e2a:	480b      	ldr	r0, [pc, #44]	; (8004e58 <TIMER_init+0x80>)
 8004e2c:	f7ff fbf8 	bl	8004620 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM8);
 8004e30:	4809      	ldr	r0, [pc, #36]	; (8004e58 <TIMER_init+0x80>)
 8004e32:	f7ff fbc5 	bl	80045c0 <LL_TIM_EnableCounter>
  //ctrl
  LL_TIM_EnableIT_UPDATE(TIM1);
 8004e36:	4809      	ldr	r0, [pc, #36]	; (8004e5c <TIMER_init+0x84>)
 8004e38:	f7ff fd2b 	bl	8004892 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM1);
 8004e3c:	4807      	ldr	r0, [pc, #28]	; (8004e5c <TIMER_init+0x84>)
 8004e3e:	f7ff fbbf 	bl	80045c0 <LL_TIM_EnableCounter>
}
 8004e42:	bf00      	nop
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	40000800 	.word	0x40000800
 8004e4c:	40000c00 	.word	0x40000c00
 8004e50:	40001000 	.word	0x40001000
 8004e54:	40000400 	.word	0x40000400
 8004e58:	40013400 	.word	0x40013400
 8004e5c:	40012c00 	.word	0x40012c00

08004e60 <Enable_TIM2>:

void Enable_TIM2(void){
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM2);
 8004e64:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e68:	f7ff fbaa 	bl	80045c0 <LL_TIM_EnableCounter>
}
 8004e6c:	bf00      	nop
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <Enable_TIM3>:

void Disable_TIM2(void){
  LL_TIM_DisableCounter(TIM2);
}

void Enable_TIM3(void){
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM3);
 8004e74:	4802      	ldr	r0, [pc, #8]	; (8004e80 <Enable_TIM3+0x10>)
 8004e76:	f7ff fba3 	bl	80045c0 <LL_TIM_EnableCounter>
}
 8004e7a:	bf00      	nop
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	40000400 	.word	0x40000400
 8004e84:	00000000 	.word	0x00000000

08004e88 <Set_DutyTIM2>:

void Disable_TIM3(void){
  LL_TIM_DisableCounter(TIM3);
}

void Set_DutyTIM2(uint16_t duty){
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004e92:	88fb      	ldrh	r3, [r7, #6]
 8004e94:	ee07 3a90 	vmov	s15, r3
 8004e98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e9c:	ee17 0a90 	vmov	r0, s15
 8004ea0:	f7fb fb7a 	bl	8000598 <__aeabi_f2d>
 8004ea4:	f04f 0200 	mov.w	r2, #0
 8004ea8:	4b15      	ldr	r3, [pc, #84]	; (8004f00 <Set_DutyTIM2+0x78>)
 8004eaa:	f7fb fcf7 	bl	800089c <__aeabi_ddiv>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	4610      	mov	r0, r2
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	a310      	add	r3, pc, #64	; (adr r3, 8004ef8 <Set_DutyTIM2+0x70>)
 8004eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebc:	f7fb fbc4 	bl	8000648 <__aeabi_dmul>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	f7fb fe96 	bl	8000bf8 <__aeabi_d2uiz>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004ed0:	89fb      	ldrh	r3, [r7, #14]
 8004ed2:	f240 3251 	movw	r2, #849	; 0x351
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d902      	bls.n	8004ee0 <Set_DutyTIM2+0x58>
    compare = 849;
 8004eda:	f240 3351 	movw	r3, #849	; 0x351
 8004ede:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM2,compare);
 8004ee0:	89fb      	ldrh	r3, [r7, #14]
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004ee8:	f7ff fc5a 	bl	80047a0 <LL_TIM_OC_SetCompareCH2>
}
 8004eec:	bf00      	nop
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	f3af 8000 	nop.w
 8004ef8:	00000000 	.word	0x00000000
 8004efc:	408a8800 	.word	0x408a8800
 8004f00:	408f4000 	.word	0x408f4000
 8004f04:	00000000 	.word	0x00000000

08004f08 <Set_DutyTIM3>:

void Set_DutyTIM3(uint16_t duty){
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	4603      	mov	r3, r0
 8004f10:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004f12:	88fb      	ldrh	r3, [r7, #6]
 8004f14:	ee07 3a90 	vmov	s15, r3
 8004f18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f1c:	ee17 0a90 	vmov	r0, s15
 8004f20:	f7fb fb3a 	bl	8000598 <__aeabi_f2d>
 8004f24:	f04f 0200 	mov.w	r2, #0
 8004f28:	4b15      	ldr	r3, [pc, #84]	; (8004f80 <Set_DutyTIM3+0x78>)
 8004f2a:	f7fb fcb7 	bl	800089c <__aeabi_ddiv>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	460b      	mov	r3, r1
 8004f32:	4610      	mov	r0, r2
 8004f34:	4619      	mov	r1, r3
 8004f36:	a310      	add	r3, pc, #64	; (adr r3, 8004f78 <Set_DutyTIM3+0x70>)
 8004f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3c:	f7fb fb84 	bl	8000648 <__aeabi_dmul>
 8004f40:	4602      	mov	r2, r0
 8004f42:	460b      	mov	r3, r1
 8004f44:	4610      	mov	r0, r2
 8004f46:	4619      	mov	r1, r3
 8004f48:	f7fb fe56 	bl	8000bf8 <__aeabi_d2uiz>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004f50:	89fb      	ldrh	r3, [r7, #14]
 8004f52:	f240 3251 	movw	r2, #849	; 0x351
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d902      	bls.n	8004f60 <Set_DutyTIM3+0x58>
    compare = 849;
 8004f5a:	f240 3351 	movw	r3, #849	; 0x351
 8004f5e:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM3,compare);
 8004f60:	89fb      	ldrh	r3, [r7, #14]
 8004f62:	4619      	mov	r1, r3
 8004f64:	4807      	ldr	r0, [pc, #28]	; (8004f84 <Set_DutyTIM3+0x7c>)
 8004f66:	f7ff fc1b 	bl	80047a0 <LL_TIM_OC_SetCompareCH2>
}
 8004f6a:	bf00      	nop
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	f3af 8000 	nop.w
 8004f78:	00000000 	.word	0x00000000
 8004f7c:	408a8800 	.word	0x408a8800
 8004f80:	408f4000 	.word	0x408f4000
 8004f84:	40000400 	.word	0x40000400

08004f88 <Set_DutyTIM8>:

void Disable_TIM8(void){
  LL_TIM_DisableCounter(TIM8);
}

void Set_DutyTIM8(uint16_t duty){
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	4603      	mov	r3, r0
 8004f90:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004f92:	88fb      	ldrh	r3, [r7, #6]
 8004f94:	ee07 3a90 	vmov	s15, r3
 8004f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f9c:	ee17 0a90 	vmov	r0, s15
 8004fa0:	f7fb fafa 	bl	8000598 <__aeabi_f2d>
 8004fa4:	f04f 0200 	mov.w	r2, #0
 8004fa8:	4b15      	ldr	r3, [pc, #84]	; (8005000 <Set_DutyTIM8+0x78>)
 8004faa:	f7fb fc77 	bl	800089c <__aeabi_ddiv>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4610      	mov	r0, r2
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	a310      	add	r3, pc, #64	; (adr r3, 8004ff8 <Set_DutyTIM8+0x70>)
 8004fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbc:	f7fb fb44 	bl	8000648 <__aeabi_dmul>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	f7fb fe16 	bl	8000bf8 <__aeabi_d2uiz>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004fd0:	89fb      	ldrh	r3, [r7, #14]
 8004fd2:	f240 3251 	movw	r2, #849	; 0x351
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d902      	bls.n	8004fe0 <Set_DutyTIM8+0x58>
    compare = 849;
 8004fda:	f240 3351 	movw	r3, #849	; 0x351
 8004fde:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH3(TIM8,compare);
 8004fe0:	89fb      	ldrh	r3, [r7, #14]
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4807      	ldr	r0, [pc, #28]	; (8005004 <Set_DutyTIM8+0x7c>)
 8004fe6:	f7ff fbe9 	bl	80047bc <LL_TIM_OC_SetCompareCH3>
}
 8004fea:	bf00      	nop
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	f3af 8000 	nop.w
 8004ff8:	00000000 	.word	0x00000000
 8004ffc:	408a8800 	.word	0x408a8800
 8005000:	408f4000 	.word	0x408f4000
 8005004:	40013400 	.word	0x40013400

08005008 <LL_DMA_SetDataTransferDirection>:
{
 8005008:	b480      	push	{r7}
 800500a:	b087      	sub	sp, #28
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005018:	4a0e      	ldr	r2, [pc, #56]	; (8005054 <LL_DMA_SetDataTransferDirection+0x4c>)
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	4413      	add	r3, r2
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	461a      	mov	r2, r3
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	4413      	add	r3, r2
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800502c:	f023 0310 	bic.w	r3, r3, #16
 8005030:	4908      	ldr	r1, [pc, #32]	; (8005054 <LL_DMA_SetDataTransferDirection+0x4c>)
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	440a      	add	r2, r1
 8005036:	7812      	ldrb	r2, [r2, #0]
 8005038:	4611      	mov	r1, r2
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	440a      	add	r2, r1
 800503e:	4611      	mov	r1, r2
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	4313      	orrs	r3, r2
 8005044:	600b      	str	r3, [r1, #0]
}
 8005046:	bf00      	nop
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	0801c7dc 	.word	0x0801c7dc

08005058 <LL_DMA_SetMode>:
{
 8005058:	b480      	push	{r7}
 800505a:	b087      	sub	sp, #28
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8005068:	4a0d      	ldr	r2, [pc, #52]	; (80050a0 <LL_DMA_SetMode+0x48>)
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	4413      	add	r3, r2
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	461a      	mov	r2, r3
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	4413      	add	r3, r2
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f023 0220 	bic.w	r2, r3, #32
 800507c:	4908      	ldr	r1, [pc, #32]	; (80050a0 <LL_DMA_SetMode+0x48>)
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	440b      	add	r3, r1
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	4619      	mov	r1, r3
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	440b      	add	r3, r1
 800508a:	4619      	mov	r1, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4313      	orrs	r3, r2
 8005090:	600b      	str	r3, [r1, #0]
}
 8005092:	bf00      	nop
 8005094:	371c      	adds	r7, #28
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	0801c7dc 	.word	0x0801c7dc

080050a4 <LL_DMA_SetPeriphIncMode>:
{
 80050a4:	b480      	push	{r7}
 80050a6:	b087      	sub	sp, #28
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 80050b4:	4a0d      	ldr	r2, [pc, #52]	; (80050ec <LL_DMA_SetPeriphIncMode+0x48>)
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	4413      	add	r3, r2
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	461a      	mov	r2, r3
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	4413      	add	r3, r2
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80050c8:	4908      	ldr	r1, [pc, #32]	; (80050ec <LL_DMA_SetPeriphIncMode+0x48>)
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	440b      	add	r3, r1
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	4619      	mov	r1, r3
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	440b      	add	r3, r1
 80050d6:	4619      	mov	r1, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4313      	orrs	r3, r2
 80050dc:	600b      	str	r3, [r1, #0]
}
 80050de:	bf00      	nop
 80050e0:	371c      	adds	r7, #28
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	0801c7dc 	.word	0x0801c7dc

080050f0 <LL_DMA_SetMemoryIncMode>:
{
 80050f0:	b480      	push	{r7}
 80050f2:	b087      	sub	sp, #28
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8005100:	4a0d      	ldr	r2, [pc, #52]	; (8005138 <LL_DMA_SetMemoryIncMode+0x48>)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	4413      	add	r3, r2
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	461a      	mov	r2, r3
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	4413      	add	r3, r2
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005114:	4908      	ldr	r1, [pc, #32]	; (8005138 <LL_DMA_SetMemoryIncMode+0x48>)
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	440b      	add	r3, r1
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	4619      	mov	r1, r3
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	440b      	add	r3, r1
 8005122:	4619      	mov	r1, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4313      	orrs	r3, r2
 8005128:	600b      	str	r3, [r1, #0]
}
 800512a:	bf00      	nop
 800512c:	371c      	adds	r7, #28
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	0801c7dc 	.word	0x0801c7dc

0800513c <LL_DMA_SetPeriphSize>:
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 800514c:	4a0d      	ldr	r2, [pc, #52]	; (8005184 <LL_DMA_SetPeriphSize+0x48>)
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	4413      	add	r3, r2
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	461a      	mov	r2, r3
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	4413      	add	r3, r2
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005160:	4908      	ldr	r1, [pc, #32]	; (8005184 <LL_DMA_SetPeriphSize+0x48>)
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	440b      	add	r3, r1
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	4619      	mov	r1, r3
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	440b      	add	r3, r1
 800516e:	4619      	mov	r1, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4313      	orrs	r3, r2
 8005174:	600b      	str	r3, [r1, #0]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	0801c7dc 	.word	0x0801c7dc

08005188 <LL_DMA_SetMemorySize>:
{
 8005188:	b480      	push	{r7}
 800518a:	b087      	sub	sp, #28
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8005198:	4a0d      	ldr	r2, [pc, #52]	; (80051d0 <LL_DMA_SetMemorySize+0x48>)
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	4413      	add	r3, r2
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	461a      	mov	r2, r3
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	4413      	add	r3, r2
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80051ac:	4908      	ldr	r1, [pc, #32]	; (80051d0 <LL_DMA_SetMemorySize+0x48>)
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	440b      	add	r3, r1
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	4619      	mov	r1, r3
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	440b      	add	r3, r1
 80051ba:	4619      	mov	r1, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4313      	orrs	r3, r2
 80051c0:	600b      	str	r3, [r1, #0]
}
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	0801c7dc 	.word	0x0801c7dc

080051d4 <LL_DMA_SetChannelPriorityLevel>:
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 80051e4:	4a0d      	ldr	r2, [pc, #52]	; (800521c <LL_DMA_SetChannelPriorityLevel+0x48>)
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	4413      	add	r3, r2
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	461a      	mov	r2, r3
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	4413      	add	r3, r2
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80051f8:	4908      	ldr	r1, [pc, #32]	; (800521c <LL_DMA_SetChannelPriorityLevel+0x48>)
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	440b      	add	r3, r1
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	4619      	mov	r1, r3
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	440b      	add	r3, r1
 8005206:	4619      	mov	r1, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4313      	orrs	r3, r2
 800520c:	600b      	str	r3, [r1, #0]
}
 800520e:	bf00      	nop
 8005210:	371c      	adds	r7, #28
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	0801c7dc 	.word	0x0801c7dc

08005220 <LL_DMA_SetPeriphRequest>:
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	0a9b      	lsrs	r3, r3, #10
 8005230:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005234:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8005238:	00db      	lsls	r3, r3, #3
 800523a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	4413      	add	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005248:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	4413      	add	r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800525e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	430a      	orrs	r2, r1
 8005266:	601a      	str	r2, [r3, #0]
}
 8005268:	bf00      	nop
 800526a:	371c      	adds	r7, #28
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <LL_AHB2_GRP1_EnableClock>:
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800527c:	4b08      	ldr	r3, [pc, #32]	; (80052a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800527e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005280:	4907      	ldr	r1, [pc, #28]	; (80052a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4313      	orrs	r3, r2
 8005286:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005288:	4b05      	ldr	r3, [pc, #20]	; (80052a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800528a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4013      	ands	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005292:	68fb      	ldr	r3, [r7, #12]
}
 8005294:	bf00      	nop
 8005296:	3714      	adds	r7, #20
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	40021000 	.word	0x40021000

080052a4 <LL_APB2_GRP1_EnableClock>:
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80052ac:	4b08      	ldr	r3, [pc, #32]	; (80052d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80052ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80052b0:	4907      	ldr	r1, [pc, #28]	; (80052d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80052b8:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80052ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4013      	ands	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80052c2:	68fb      	ldr	r3, [r7, #12]
}
 80052c4:	bf00      	nop
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	40021000 	.word	0x40021000

080052d4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f043 0201 	orr.w	r2, r3, #1
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	601a      	str	r2, [r3, #0]
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	601a      	str	r2, [r3, #0]
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	075b      	lsls	r3, r3, #29
 800532a:	431a      	orrs	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	609a      	str	r2, [r3, #8]
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	065b      	lsls	r3, r3, #25
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	609a      	str	r2, [r3, #8]
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	609a      	str	r2, [r3, #8]
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	69db      	ldr	r3, [r3, #28]
 800539c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a0:	2b80      	cmp	r3, #128	; 0x80
 80053a2:	d101      	bne.n	80053a8 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80053a4:	2301      	movs	r3, #1
 80053a6:	e000      	b.n	80053aa <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053ca:	d101      	bne.n	80053d0 <LL_USART_IsActiveFlag_TEACK+0x1a>
 80053cc:	2301      	movs	r3, #1
 80053ce:	e000      	b.n	80053d2 <LL_USART_IsActiveFlag_TEACK+0x1c>
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80053de:	b480      	push	{r7}
 80053e0:	b083      	sub	sp, #12
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053f2:	d101      	bne.n	80053f8 <LL_USART_IsActiveFlag_REACK+0x1a>
 80053f4:	2301      	movs	r3, #1
 80053f6:	e000      	b.n	80053fa <LL_USART_IsActiveFlag_REACK+0x1c>
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	370c      	adds	r7, #12
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8005406:	b480      	push	{r7}
 8005408:	b083      	sub	sp, #12
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
 800540e:	460b      	mov	r3, r1
 8005410:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8005412:	78fa      	ldrb	r2, [r7, #3]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005418:	bf00      	nop
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b08e      	sub	sp, #56	; 0x38
 8005428:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800542a:	f107 0318 	add.w	r3, r7, #24
 800542e:	2220      	movs	r2, #32
 8005430:	2100      	movs	r1, #0
 8005432:	4618      	mov	r0, r3
 8005434:	f012 f9a4 	bl	8017780 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005438:	463b      	mov	r3, r7
 800543a:	2200      	movs	r2, #0
 800543c:	601a      	str	r2, [r3, #0]
 800543e:	605a      	str	r2, [r3, #4]
 8005440:	609a      	str	r2, [r3, #8]
 8005442:	60da      	str	r2, [r3, #12]
 8005444:	611a      	str	r2, [r3, #16]
 8005446:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8005448:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800544c:	f7ff ff2a 	bl	80052a4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005450:	2001      	movs	r0, #1
 8005452:	f7ff ff0f 	bl	8005274 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8005456:	f44f 7300 	mov.w	r3, #512	; 0x200
 800545a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800545c:	2302      	movs	r3, #2
 800545e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005460:	2300      	movs	r3, #0
 8005462:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005464:	2300      	movs	r3, #0
 8005466:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005468:	2300      	movs	r3, #0
 800546a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800546c:	2307      	movs	r3, #7
 800546e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005470:	463b      	mov	r3, r7
 8005472:	4619      	mov	r1, r3
 8005474:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005478:	f00f fdf7 	bl	801506a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800547c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005480:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005482:	2302      	movs	r3, #2
 8005484:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005486:	2300      	movs	r3, #0
 8005488:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800548a:	2300      	movs	r3, #0
 800548c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800548e:	2300      	movs	r3, #0
 8005490:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8005492:	2307      	movs	r3, #7
 8005494:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005496:	463b      	mov	r3, r7
 8005498:	4619      	mov	r1, r3
 800549a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800549e:	f00f fde4 	bl	801506a <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_USART1_RX);
 80054a2:	2218      	movs	r2, #24
 80054a4:	2104      	movs	r1, #4
 80054a6:	4844      	ldr	r0, [pc, #272]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054a8:	f7ff feba 	bl	8005220 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80054ac:	2200      	movs	r2, #0
 80054ae:	2104      	movs	r1, #4
 80054b0:	4841      	ldr	r0, [pc, #260]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054b2:	f7ff fda9 	bl	8005008 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 80054b6:	2200      	movs	r2, #0
 80054b8:	2104      	movs	r1, #4
 80054ba:	483f      	ldr	r0, [pc, #252]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054bc:	f7ff fe8a 	bl	80051d4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 80054c0:	2200      	movs	r2, #0
 80054c2:	2104      	movs	r1, #4
 80054c4:	483c      	ldr	r0, [pc, #240]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054c6:	f7ff fdc7 	bl	8005058 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 80054ca:	2200      	movs	r2, #0
 80054cc:	2104      	movs	r1, #4
 80054ce:	483a      	ldr	r0, [pc, #232]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054d0:	f7ff fde8 	bl	80050a4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 80054d4:	2280      	movs	r2, #128	; 0x80
 80054d6:	2104      	movs	r1, #4
 80054d8:	4837      	ldr	r0, [pc, #220]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054da:	f7ff fe09 	bl	80050f0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 80054de:	2200      	movs	r2, #0
 80054e0:	2104      	movs	r1, #4
 80054e2:	4835      	ldr	r0, [pc, #212]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054e4:	f7ff fe2a 	bl	800513c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 80054e8:	2200      	movs	r2, #0
 80054ea:	2104      	movs	r1, #4
 80054ec:	4832      	ldr	r0, [pc, #200]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054ee:	f7ff fe4b 	bl	8005188 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_USART1_TX);
 80054f2:	2219      	movs	r2, #25
 80054f4:	2105      	movs	r1, #5
 80054f6:	4830      	ldr	r0, [pc, #192]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 80054f8:	f7ff fe92 	bl	8005220 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80054fc:	2210      	movs	r2, #16
 80054fe:	2105      	movs	r1, #5
 8005500:	482d      	ldr	r0, [pc, #180]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 8005502:	f7ff fd81 	bl	8005008 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 8005506:	2200      	movs	r2, #0
 8005508:	2105      	movs	r1, #5
 800550a:	482b      	ldr	r0, [pc, #172]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 800550c:	f7ff fe62 	bl	80051d4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8005510:	2200      	movs	r2, #0
 8005512:	2105      	movs	r1, #5
 8005514:	4828      	ldr	r0, [pc, #160]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 8005516:	f7ff fd9f 	bl	8005058 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800551a:	2200      	movs	r2, #0
 800551c:	2105      	movs	r1, #5
 800551e:	4826      	ldr	r0, [pc, #152]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 8005520:	f7ff fdc0 	bl	80050a4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8005524:	2280      	movs	r2, #128	; 0x80
 8005526:	2105      	movs	r1, #5
 8005528:	4823      	ldr	r0, [pc, #140]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 800552a:	f7ff fde1 	bl	80050f0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800552e:	2200      	movs	r2, #0
 8005530:	2105      	movs	r1, #5
 8005532:	4821      	ldr	r0, [pc, #132]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 8005534:	f7ff fe02 	bl	800513c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8005538:	2200      	movs	r2, #0
 800553a:	2105      	movs	r1, #5
 800553c:	481e      	ldr	r0, [pc, #120]	; (80055b8 <MX_USART1_UART_Init+0x194>)
 800553e:	f7ff fe23 	bl	8005188 <LL_DMA_SetMemorySize>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8005542:	2300      	movs	r3, #0
 8005544:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8005546:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800554a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800554c:	2300      	movs	r3, #0
 800554e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005550:	2300      	movs	r3, #0
 8005552:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8005554:	2300      	movs	r3, #0
 8005556:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005558:	230c      	movs	r3, #12
 800555a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800555c:	2300      	movs	r3, #0
 800555e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8005560:	2300      	movs	r3, #0
 8005562:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8005564:	f107 0318 	add.w	r3, r7, #24
 8005568:	4619      	mov	r1, r3
 800556a:	4814      	ldr	r0, [pc, #80]	; (80055bc <MX_USART1_UART_Init+0x198>)
 800556c:	f010 fec6 	bl	80162fc <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005570:	2100      	movs	r1, #0
 8005572:	4812      	ldr	r0, [pc, #72]	; (80055bc <MX_USART1_UART_Init+0x198>)
 8005574:	f7ff fece 	bl	8005314 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005578:	2100      	movs	r1, #0
 800557a:	4810      	ldr	r0, [pc, #64]	; (80055bc <MX_USART1_UART_Init+0x198>)
 800557c:	f7ff fede 	bl	800533c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8005580:	480e      	ldr	r0, [pc, #56]	; (80055bc <MX_USART1_UART_Init+0x198>)
 8005582:	f7ff feb7 	bl	80052f4 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8005586:	480d      	ldr	r0, [pc, #52]	; (80055bc <MX_USART1_UART_Init+0x198>)
 8005588:	f7ff feec 	bl	8005364 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 800558c:	480b      	ldr	r0, [pc, #44]	; (80055bc <MX_USART1_UART_Init+0x198>)
 800558e:	f7ff fea1 	bl	80052d4 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8005592:	bf00      	nop
 8005594:	4809      	ldr	r0, [pc, #36]	; (80055bc <MX_USART1_UART_Init+0x198>)
 8005596:	f7ff ff0e 	bl	80053b6 <LL_USART_IsActiveFlag_TEACK>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d0f9      	beq.n	8005594 <MX_USART1_UART_Init+0x170>
 80055a0:	4806      	ldr	r0, [pc, #24]	; (80055bc <MX_USART1_UART_Init+0x198>)
 80055a2:	f7ff ff1c 	bl	80053de <LL_USART_IsActiveFlag_REACK>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0f3      	beq.n	8005594 <MX_USART1_UART_Init+0x170>
  {
  }

}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	3738      	adds	r7, #56	; 0x38
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	40020000 	.word	0x40020000
 80055bc:	40013800 	.word	0x40013800

080055c0 <Communication_Initialize>:

/* USER CODE BEGIN 1 */
void Communication_Initialize(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
    setbuf(stdout,NULL);
 80055c4:	4b04      	ldr	r3, [pc, #16]	; (80055d8 <Communication_Initialize+0x18>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	2100      	movs	r1, #0
 80055cc:	4618      	mov	r0, r3
 80055ce:	f011 ff29 	bl	8017424 <setbuf>
}
 80055d2:	bf00      	nop
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	20000074 	.word	0x20000074

080055dc <USART_TransmitByte>:

void USART_TransmitByte(uint8_t ch){
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	4603      	mov	r3, r0
 80055e4:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	4619      	mov	r1, r3
 80055ea:	4807      	ldr	r0, [pc, #28]	; (8005608 <USART_TransmitByte+0x2c>)
 80055ec:	f7ff ff0b 	bl	8005406 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 80055f0:	bf00      	nop
 80055f2:	4805      	ldr	r0, [pc, #20]	; (8005608 <USART_TransmitByte+0x2c>)
 80055f4:	f7ff fecc 	bl	8005390 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d0f9      	beq.n	80055f2 <USART_TransmitByte+0x16>
}
 80055fe:	bf00      	nop
 8005600:	bf00      	nop
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	40013800 	.word	0x40013800

0800560c <Get_NowSpeed>:
float  			f_ErrChkAngle; 			  // 
bool   			bl_ErrChk; 				  // FALSETRUE
bool			bl_failsafe		= FALSE;	// TRUEFALSE


float Get_NowSpeed(void){
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
	return f_NowSpeed;
 8005610:	4b04      	ldr	r3, [pc, #16]	; (8005624 <Get_NowSpeed+0x18>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	ee07 3a90 	vmov	s15, r3
}
 8005618:	eeb0 0a67 	vmov.f32	s0, s15
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	20000230 	.word	0x20000230

08005628 <Get_NowDist>:

float Get_NowDist(void){
 8005628:	b480      	push	{r7}
 800562a:	af00      	add	r7, sp, #0
	return f_NowDist;
 800562c:	4b04      	ldr	r3, [pc, #16]	; (8005640 <Get_NowDist+0x18>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	ee07 3a90 	vmov	s15, r3
}
 8005634:	eeb0 0a67 	vmov.f32	s0, s15
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	20000254 	.word	0x20000254

08005644 <Get_TrgtDist>:

float Get_TrgtDist(void){
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
	return f_TrgtDist;
 8005648:	4b04      	ldr	r3, [pc, #16]	; (800565c <Get_TrgtDist+0x18>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	ee07 3a90 	vmov	s15, r3
}
 8005650:	eeb0 0a67 	vmov.f32	s0, s15
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	20000250 	.word	0x20000250

08005660 <Get_TrgtSpeed>:

float Get_TrgtSpeed(void){
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
	return f_TrgtSpeed;
 8005664:	4b04      	ldr	r3, [pc, #16]	; (8005678 <Get_TrgtSpeed+0x18>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	ee07 3a90 	vmov	s15, r3
}
 800566c:	eeb0 0a67 	vmov.f32	s0, s15
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr
 8005678:	20000234 	.word	0x20000234

0800567c <Set_TrgtSpeed>:

void Set_TrgtSpeed(float speed){
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	ed87 0a01 	vstr	s0, [r7, #4]
	f_TrgtSpeed = speed;
 8005686:	4a04      	ldr	r2, [pc, #16]	; (8005698 <Set_TrgtSpeed+0x1c>)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6013      	str	r3, [r2, #0]
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	20000234 	.word	0x20000234

0800569c <Get_NowDistR>:
float Get_NowDistR(void){
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
	return f_NowDistR;
 80056a0:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <Get_NowDistR+0x18>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	ee07 3a90 	vmov	s15, r3
}
 80056a8:	eeb0 0a67 	vmov.f32	s0, s15
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	20000258 	.word	0x20000258

080056b8 <Get_NowAngle>:

float Get_NowAngle(void){
 80056b8:	b480      	push	{r7}
 80056ba:	af00      	add	r7, sp, #0
	return f_NowAngle;
 80056bc:	4b04      	ldr	r3, [pc, #16]	; (80056d0 <Get_NowAngle+0x18>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	ee07 3a90 	vmov	s15, r3
}
 80056c4:	eeb0 0a67 	vmov.f32	s0, s15
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	20000284 	.word	0x20000284

080056d4 <Get_TrgtAngle>:

float Get_TrgtAngle(void){
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
	return f_TrgtAngle;
 80056d8:	4b04      	ldr	r3, [pc, #16]	; (80056ec <Get_TrgtAngle+0x18>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	ee07 3a90 	vmov	s15, r3
}
 80056e0:	eeb0 0a67 	vmov.f32	s0, s15
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr
 80056ec:	20000288 	.word	0x20000288

080056f0 <Get_TrgtAngleS>:

float Get_TrgtAngleS(void){
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
	return f_TrgtAngleS;
 80056f4:	4b04      	ldr	r3, [pc, #16]	; (8005708 <Get_TrgtAngleS+0x18>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	ee07 3a90 	vmov	s15, r3
}
 80056fc:	eeb0 0a67 	vmov.f32	s0, s15
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	20000270 	.word	0x20000270

0800570c <INTC_sys>:

void INTC_sys(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
	Msec_in++;					// msec
 8005710:	4b14      	ldr	r3, [pc, #80]	; (8005764 <INTC_sys+0x58>)
 8005712:	881b      	ldrh	r3, [r3, #0]
 8005714:	b29b      	uxth	r3, r3
 8005716:	3301      	adds	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	4b12      	ldr	r3, [pc, #72]	; (8005764 <INTC_sys+0x58>)
 800571c:	801a      	strh	r2, [r3, #0]
	if( Msec_in > 999 ){		// msec  sec
 800571e:	4b11      	ldr	r3, [pc, #68]	; (8005764 <INTC_sys+0x58>)
 8005720:	881b      	ldrh	r3, [r3, #0]
 8005722:	b29b      	uxth	r3, r3
 8005724:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005728:	d309      	bcc.n	800573e <INTC_sys+0x32>
		Msec_in  = 0;
 800572a:	4b0e      	ldr	r3, [pc, #56]	; (8005764 <INTC_sys+0x58>)
 800572c:	2200      	movs	r2, #0
 800572e:	801a      	strh	r2, [r3, #0]
		Sec_in++;
 8005730:	4b0d      	ldr	r3, [pc, #52]	; (8005768 <INTC_sys+0x5c>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	b2db      	uxtb	r3, r3
 8005736:	3301      	adds	r3, #1
 8005738:	b2da      	uxtb	r2, r3
 800573a:	4b0b      	ldr	r3, [pc, #44]	; (8005768 <INTC_sys+0x5c>)
 800573c:	701a      	strb	r2, [r3, #0]
	}
	if( Sec_in > 59 ){			// sec  min
 800573e:	4b0a      	ldr	r3, [pc, #40]	; (8005768 <INTC_sys+0x5c>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b3b      	cmp	r3, #59	; 0x3b
 8005746:	d909      	bls.n	800575c <INTC_sys+0x50>
		Sec_in = 0;
 8005748:	4b07      	ldr	r3, [pc, #28]	; (8005768 <INTC_sys+0x5c>)
 800574a:	2200      	movs	r2, #0
 800574c:	701a      	strb	r2, [r3, #0]
		Min_in++;
 800574e:	4b07      	ldr	r3, [pc, #28]	; (800576c <INTC_sys+0x60>)
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	b2db      	uxtb	r3, r3
 8005754:	3301      	adds	r3, #1
 8005756:	b2da      	uxtb	r2, r3
 8005758:	4b04      	ldr	r3, [pc, #16]	; (800576c <INTC_sys+0x60>)
 800575a:	701a      	strb	r2, [r3, #0]
	}

	CTRL_pol();
 800575c:	f001 fdc8 	bl	80072f0 <CTRL_pol>
}
 8005760:	bf00      	nop
 8005762:	bd80      	pop	{r7, pc}
 8005764:	20000c64 	.word	0x20000c64
 8005768:	20000838 	.word	0x20000838
 800576c:	2000042c 	.word	0x2000042c

08005770 <CTRL_sta>:

void CTRL_sta( void )
{
 8005770:	b480      	push	{r7}
 8005772:	af00      	add	r7, sp, #0
	uc_CtrlFlag = TRUE;
 8005774:	4b03      	ldr	r3, [pc, #12]	; (8005784 <CTRL_sta+0x14>)
 8005776:	2201      	movs	r2, #1
 8005778:	701a      	strb	r2, [r3, #0]
}
 800577a:	bf00      	nop
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr
 8005784:	2000021c 	.word	0x2000021c

08005788 <CTRL_stop>:

void CTRL_stop( void )
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
	uc_CtrlFlag = FALSE;
 800578c:	4b05      	ldr	r3, [pc, #20]	; (80057a4 <CTRL_stop+0x1c>)
 800578e:	2200      	movs	r2, #0
 8005790:	701a      	strb	r2, [r3, #0]
	DCM_brakeMot( DCM_R );		// 
 8005792:	2000      	movs	r0, #0
 8005794:	f002 fe40 	bl	8008418 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 8005798:	2001      	movs	r0, #1
 800579a:	f002 fe3d 	bl	8008418 <DCM_brakeMot>
}
 800579e:	bf00      	nop
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	2000021c 	.word	0x2000021c

080057a8 <CTRL_clrData>:

void CTRL_clrData( void )
{
 80057a8:	b480      	push	{r7}
 80057aa:	af00      	add	r7, sp, #0
	f_NowAngle		= 0;						// []   					1[msec]
	s_GyroVal		= 0;						// 
	f_GyroNowAngle	= 0;							// 

	/*  */
	f_TrgtSpeed		= 0;						// []    [mm/s]			1[msec]
 80057ac:	4b1f      	ldr	r3, [pc, #124]	; (800582c <CTRL_clrData+0x84>)
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	601a      	str	r2, [r3, #0]
	f_TrgtDist 		= 0;						// []   				1[msec]
 80057b4:	4b1e      	ldr	r3, [pc, #120]	; (8005830 <CTRL_clrData+0x88>)
 80057b6:	f04f 0200 	mov.w	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]
	f_TrgtAngleS	= 0;							// []  [rad/s]			1[msec]
 80057bc:	4b1d      	ldr	r3, [pc, #116]	; (8005834 <CTRL_clrData+0x8c>)
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	601a      	str	r2, [r3, #0]
	f_TrgtAngle		= 0;						// []   					1[msec]
 80057c4:	4b1c      	ldr	r3, [pc, #112]	; (8005838 <CTRL_clrData+0x90>)
 80057c6:	f04f 0200 	mov.w	r2, #0
 80057ca:	601a      	str	r2, [r3, #0]

	/*  */
	f_SpeedErrSum	= 0;
 80057cc:	4b1b      	ldr	r3, [pc, #108]	; (800583c <CTRL_clrData+0x94>)
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]
	f_DistErrSum 	= 0;						// []   			1[msec]
 80057d4:	4b1a      	ldr	r3, [pc, #104]	; (8005840 <CTRL_clrData+0x98>)
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	601a      	str	r2, [r3, #0]
	f_AngleSErrSum	= 0;
 80057dc:	4b19      	ldr	r3, [pc, #100]	; (8005844 <CTRL_clrData+0x9c>)
 80057de:	f04f 0200 	mov.w	r2, #0
 80057e2:	601a      	str	r2, [r3, #0]
	f_AngleErrSum 	= 0;						// []   			1[msec]
 80057e4:	4b18      	ldr	r3, [pc, #96]	; (8005848 <CTRL_clrData+0xa0>)
 80057e6:	f04f 0200 	mov.w	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]
	f_ErrSpeedBuf	= 0;
 80057ec:	4b17      	ldr	r3, [pc, #92]	; (800584c <CTRL_clrData+0xa4>)
 80057ee:	f04f 0200 	mov.w	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
	f_ErrDistBuf	= 0;						// []     		1[msec]
 80057f4:	4b16      	ldr	r3, [pc, #88]	; (8005850 <CTRL_clrData+0xa8>)
 80057f6:	f04f 0200 	mov.w	r2, #0
 80057fa:	601a      	str	r2, [r3, #0]
	f_ErrAngleSBuf  = 0;
 80057fc:	4b15      	ldr	r3, [pc, #84]	; (8005854 <CTRL_clrData+0xac>)
 80057fe:	f04f 0200 	mov.w	r2, #0
 8005802:	601a      	str	r2, [r3, #0]
	l_frontSen_vErr		=0;
 8005804:	4b14      	ldr	r3, [pc, #80]	; (8005858 <CTRL_clrData+0xb0>)
 8005806:	2200      	movs	r2, #0
 8005808:	601a      	str	r2, [r3, #0]
	l_frontSen_omegaErr		=0;
 800580a:	4b14      	ldr	r3, [pc, #80]	; (800585c <CTRL_clrData+0xb4>)
 800580c:	2200      	movs	r2, #0
 800580e:	601a      	str	r2, [r3, #0]
	f_ErrFrontSen_vBuf	= 0;
 8005810:	4b13      	ldr	r3, [pc, #76]	; (8005860 <CTRL_clrData+0xb8>)
 8005812:	f04f 0200 	mov.w	r2, #0
 8005816:	601a      	str	r2, [r3, #0]
	f_ErrFrontSen_omegaBuf	= 0;
 8005818:	4b12      	ldr	r3, [pc, #72]	; (8005864 <CTRL_clrData+0xbc>)
 800581a:	f04f 0200 	mov.w	r2, #0
 800581e:	601a      	str	r2, [r3, #0]
}
 8005820:	bf00      	nop
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	20000234 	.word	0x20000234
 8005830:	20000250 	.word	0x20000250
 8005834:	20000270 	.word	0x20000270
 8005838:	20000288 	.word	0x20000288
 800583c:	2000023c 	.word	0x2000023c
 8005840:	20000260 	.word	0x20000260
 8005844:	20000278 	.word	0x20000278
 8005848:	2000028c 	.word	0x2000028c
 800584c:	20000238 	.word	0x20000238
 8005850:	20000294 	.word	0x20000294
 8005854:	20000274 	.word	0x20000274
 8005858:	20000298 	.word	0x20000298
 800585c:	2000029c 	.word	0x2000029c
 8005860:	200002a0 	.word	0x200002a0
 8005864:	200002a4 	.word	0x200002a4

08005868 <CTRL_clrAngleErrSum>:

void CTRL_clrAngleErrSum(void){
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0
//	f_AngleErrSum = 0.0;
//	f_AngleSErrSum = 0.0;
}
 800586c:	bf00      	nop
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
	...

08005878 <CTRL_clrNowData>:

void CTRL_clrNowData(void)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	af00      	add	r7, sp, #0
	ENC_setref();
 800587c:	f002 ff70 	bl	8008760 <ENC_setref>
	l_CntR			= 0;						// 
 8005880:	4b11      	ldr	r3, [pc, #68]	; (80058c8 <CTRL_clrNowData+0x50>)
 8005882:	2200      	movs	r2, #0
 8005884:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 8005886:	4b11      	ldr	r3, [pc, #68]	; (80058cc <CTRL_clrNowData+0x54>)
 8005888:	2200      	movs	r2, #0
 800588a:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;						// 
 800588c:	4b10      	ldr	r3, [pc, #64]	; (80058d0 <CTRL_clrNowData+0x58>)
 800588e:	f04f 0200 	mov.w	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 8005894:	4b0f      	ldr	r3, [pc, #60]	; (80058d4 <CTRL_clrNowData+0x5c>)
 8005896:	f04f 0200 	mov.w	r2, #0
 800589a:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 800589c:	4b0e      	ldr	r3, [pc, #56]	; (80058d8 <CTRL_clrNowData+0x60>)
 800589e:	f04f 0200 	mov.w	r2, #0
 80058a2:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [mm/s]			1[msec]
 80058a4:	4b0d      	ldr	r3, [pc, #52]	; (80058dc <CTRL_clrNowData+0x64>)
 80058a6:	f04f 0200 	mov.w	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]
	f_NowAngle		= 0;						// []   					1[msec]
 80058ac:	4b0c      	ldr	r3, [pc, #48]	; (80058e0 <CTRL_clrNowData+0x68>)
 80058ae:	f04f 0200 	mov.w	r2, #0
 80058b2:	601a      	str	r2, [r3, #0]
	s_GyroVal		= 0;						// 
 80058b4:	4b0b      	ldr	r3, [pc, #44]	; (80058e4 <CTRL_clrNowData+0x6c>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 80058ba:	4b0b      	ldr	r3, [pc, #44]	; (80058e8 <CTRL_clrNowData+0x70>)
 80058bc:	f04f 0200 	mov.w	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]
}
 80058c2:	bf00      	nop
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	20001520 	.word	0x20001520
 80058cc:	2000151c 	.word	0x2000151c
 80058d0:	20000254 	.word	0x20000254
 80058d4:	20000258 	.word	0x20000258
 80058d8:	2000025c 	.word	0x2000025c
 80058dc:	20000230 	.word	0x20000230
 80058e0:	20000284 	.word	0x20000284
 80058e4:	2000084e 	.word	0x2000084e
 80058e8:	20000428 	.word	0x20000428

080058ec <CTRL_setNowData_Err>:

void CTRL_setNowData_Err(/*float trgt_Dist, */float trgt_Angle){
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	ed87 0a01 	vstr	s0, [r7, #4]
	ENC_setref();
 80058f6:	f002 ff33 	bl	8008760 <ENC_setref>
	l_CntR			= 0;						// 
 80058fa:	4b15      	ldr	r3, [pc, #84]	; (8005950 <CTRL_setNowData_Err+0x64>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 8005900:	4b14      	ldr	r3, [pc, #80]	; (8005954 <CTRL_setNowData_Err+0x68>)
 8005902:	2200      	movs	r2, #0
 8005904:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;//f_NowDist - trgt_Dist;//						// 
 8005906:	4b14      	ldr	r3, [pc, #80]	; (8005958 <CTRL_setNowData_Err+0x6c>)
 8005908:	f04f 0200 	mov.w	r2, #0
 800590c:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 800590e:	4b13      	ldr	r3, [pc, #76]	; (800595c <CTRL_setNowData_Err+0x70>)
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 8005916:	4b12      	ldr	r3, [pc, #72]	; (8005960 <CTRL_setNowData_Err+0x74>)
 8005918:	f04f 0200 	mov.w	r2, #0
 800591c:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [mm/s]			1[msec]
 800591e:	4b11      	ldr	r3, [pc, #68]	; (8005964 <CTRL_setNowData_Err+0x78>)
 8005920:	f04f 0200 	mov.w	r2, #0
 8005924:	601a      	str	r2, [r3, #0]
	f_NowAngle		= f_NowAngle - trgt_Angle;						// []   					1[msec]
 8005926:	4b10      	ldr	r3, [pc, #64]	; (8005968 <CTRL_setNowData_Err+0x7c>)
 8005928:	ed93 7a00 	vldr	s14, [r3]
 800592c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005930:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005934:	4b0c      	ldr	r3, [pc, #48]	; (8005968 <CTRL_setNowData_Err+0x7c>)
 8005936:	edc3 7a00 	vstr	s15, [r3]
	s_GyroVal		= 0;						// 
 800593a:	4b0c      	ldr	r3, [pc, #48]	; (800596c <CTRL_setNowData_Err+0x80>)
 800593c:	2200      	movs	r2, #0
 800593e:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 8005940:	4b0b      	ldr	r3, [pc, #44]	; (8005970 <CTRL_setNowData_Err+0x84>)
 8005942:	f04f 0200 	mov.w	r2, #0
 8005946:	601a      	str	r2, [r3, #0]
}
 8005948:	bf00      	nop
 800594a:	3708      	adds	r7, #8
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}
 8005950:	20001520 	.word	0x20001520
 8005954:	2000151c 	.word	0x2000151c
 8005958:	20000254 	.word	0x20000254
 800595c:	20000258 	.word	0x20000258
 8005960:	2000025c 	.word	0x2000025c
 8005964:	20000230 	.word	0x20000230
 8005968:	20000284 	.word	0x20000284
 800596c:	2000084e 	.word	0x2000084e
 8005970:	20000428 	.word	0x20000428

08005974 <CTRL_setData>:

void CTRL_setData( stCTRL_DATA* p_data )
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
	/*  */
	en_Type					= p_data->en_type;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	781a      	ldrb	r2, [r3, #0]
 8005980:	4b1d      	ldr	r3, [pc, #116]	; (80059f8 <CTRL_setData+0x84>)
 8005982:	701a      	strb	r2, [r3, #0]

	/*  */
	f_Acc 					= p_data->f_acc;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	4a1c      	ldr	r2, [pc, #112]	; (80059fc <CTRL_setData+0x88>)
 800598a:	6013      	str	r3, [r2, #0]
	f_BaseSpeed				= p_data->f_now;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	4a1b      	ldr	r2, [pc, #108]	; (8005a00 <CTRL_setData+0x8c>)
 8005992:	6013      	str	r3, [r2, #0]
	f_LastSpeed				= p_data->f_trgt;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	4a1a      	ldr	r2, [pc, #104]	; (8005a04 <CTRL_setData+0x90>)
 800599a:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseDist 				= p_data->f_nowDist;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	4a19      	ldr	r2, [pc, #100]	; (8005a08 <CTRL_setData+0x94>)
 80059a2:	6013      	str	r3, [r2, #0]
	f_LastDist 				= p_data->f_dist;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	4a18      	ldr	r2, [pc, #96]	; (8005a0c <CTRL_setData+0x98>)
 80059aa:	6013      	str	r3, [r2, #0]

	/*  */
	f_AccAngleS 			= p_data->f_accAngleS;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	69db      	ldr	r3, [r3, #28]
 80059b0:	4a17      	ldr	r2, [pc, #92]	; (8005a10 <CTRL_setData+0x9c>)
 80059b2:	6013      	str	r3, [r2, #0]
	f_BaseAngleS			= p_data->f_nowAngleS;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	4a16      	ldr	r2, [pc, #88]	; (8005a14 <CTRL_setData+0xa0>)
 80059ba:	6013      	str	r3, [r2, #0]
	f_LastAngleS			= p_data->f_trgtAngleS;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c0:	4a15      	ldr	r2, [pc, #84]	; (8005a18 <CTRL_setData+0xa4>)
 80059c2:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseAngle 			= p_data->f_nowAngle;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c8:	4a14      	ldr	r2, [pc, #80]	; (8005a1c <CTRL_setData+0xa8>)
 80059ca:	6013      	str	r3, [r2, #0]
	f_LastAngle 			= p_data->f_angle;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059d0:	4a13      	ldr	r2, [pc, #76]	; (8005a20 <CTRL_setData+0xac>)
 80059d2:	6013      	str	r3, [r2, #0]

	f_Time 					= 0;
 80059d4:	4b13      	ldr	r3, [pc, #76]	; (8005a24 <CTRL_setData+0xb0>)
 80059d6:	f04f 0200 	mov.w	r2, #0
 80059da:	601a      	str	r2, [r3, #0]
	f_TrgtTime				= p_data->f_time;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	4a11      	ldr	r2, [pc, #68]	; (8005a28 <CTRL_setData+0xb4>)
 80059e2:	6013      	str	r3, [r2, #0]

	escape_wait			= 0;
 80059e4:	4b11      	ldr	r3, [pc, #68]	; (8005a2c <CTRL_setData+0xb8>)
 80059e6:	f04f 0200 	mov.w	r2, #0
 80059ea:	601a      	str	r2, [r3, #0]

	CTRL_sta();				// 
 80059ec:	f7ff fec0 	bl	8005770 <CTRL_sta>

}
 80059f0:	bf00      	nop
 80059f2:	3708      	adds	r7, #8
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	2000083a 	.word	0x2000083a
 80059fc:	20000224 	.word	0x20000224
 8005a00:	20000228 	.word	0x20000228
 8005a04:	2000022c 	.word	0x2000022c
 8005a08:	20000248 	.word	0x20000248
 8005a0c:	2000024c 	.word	0x2000024c
 8005a10:	20000264 	.word	0x20000264
 8005a14:	20000268 	.word	0x20000268
 8005a18:	2000026c 	.word	0x2000026c
 8005a1c:	2000027c 	.word	0x2000027c
 8005a20:	20000280 	.word	0x20000280
 8005a24:	20000220 	.word	0x20000220
 8005a28:	20000008 	.word	0x20000008
 8005a2c:	20000c54 	.word	0x20000c54

08005a30 <CTRL_refNow>:

void CTRL_refNow( void )
{
 8005a30:	b480      	push	{r7}
 8005a32:	b085      	sub	sp, #20
 8005a34:	af00      	add	r7, sp, #0
	float f_speedR		= 0;							//  [mm/s]
 8005a36:	f04f 0300 	mov.w	r3, #0
 8005a3a:	60fb      	str	r3, [r7, #12]
	float f_speedL		= 0;							//  [mm/s]
 8005a3c:	f04f 0300 	mov.w	r3, #0
 8005a40:	60bb      	str	r3, [r7, #8]
	float f_r 			= F_CNT2MM(l_CntR);				//  [mm]
 8005a42:	4b3c      	ldr	r3, [pc, #240]	; (8005b34 <CTRL_refNow+0x104>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	ee07 3a90 	vmov	s15, r3
 8005a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a4e:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8005b38 <CTRL_refNow+0x108>
 8005a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a56:	edc7 7a01 	vstr	s15, [r7, #4]
	float f_l 			= F_CNT2MM(l_CntL);				//  [mm]
 8005a5a:	4b38      	ldr	r3, [pc, #224]	; (8005b3c <CTRL_refNow+0x10c>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	ee07 3a90 	vmov	s15, r3
 8005a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a66:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005b38 <CTRL_refNow+0x108>
 8005a6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a6e:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	f_speedR = f_r * 1000.0;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec) 
 8005a72:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a76:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8005b40 <CTRL_refNow+0x110>
 8005a7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a7e:	edc7 7a03 	vstr	s15, [r7, #12]
	f_speedL = f_l * 1000.0;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec) 
 8005a82:	edd7 7a00 	vldr	s15, [r7]
 8005a86:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8005b40 <CTRL_refNow+0x110>
 8005a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a8e:	edc7 7a02 	vstr	s15, [r7, #8]
	f_NowSpeed  = ( f_speedR + f_speedL ) / 2;			//  [1mm/s] 
 8005a92:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a96:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a9e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005aa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005aa6:	4b27      	ldr	r3, [pc, #156]	; (8005b44 <CTRL_refNow+0x114>)
 8005aa8:	edc3 7a00 	vstr	s15, [r3]
	
	/*motor AngleS*/
	f_MotorR_AngleS	= f_speedR /(PI*TIRE_D)*GEAR_RATIO;
 8005aac:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ab0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8005b48 <CTRL_refNow+0x118>
 8005ab4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ab8:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005b4c <CTRL_refNow+0x11c>
 8005abc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ac0:	4b23      	ldr	r3, [pc, #140]	; (8005b50 <CTRL_refNow+0x120>)
 8005ac2:	edc3 7a00 	vstr	s15, [r3]
	f_MotorL_AngleS = f_speedL /(PI*TIRE_D)*GEAR_RATIO;
 8005ac6:	ed97 7a02 	vldr	s14, [r7, #8]
 8005aca:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8005b48 <CTRL_refNow+0x118>
 8005ace:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ad2:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005b4c <CTRL_refNow+0x11c>
 8005ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ada:	4b1e      	ldr	r3, [pc, #120]	; (8005b54 <CTRL_refNow+0x124>)
 8005adc:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	f_NowDistR += f_r;									// 
 8005ae0:	4b1d      	ldr	r3, [pc, #116]	; (8005b58 <CTRL_refNow+0x128>)
 8005ae2:	ed93 7a00 	vldr	s14, [r3]
 8005ae6:	edd7 7a01 	vldr	s15, [r7, #4]
 8005aea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aee:	4b1a      	ldr	r3, [pc, #104]	; (8005b58 <CTRL_refNow+0x128>)
 8005af0:	edc3 7a00 	vstr	s15, [r3]
	f_NowDistL += f_l;									// 
 8005af4:	4b19      	ldr	r3, [pc, #100]	; (8005b5c <CTRL_refNow+0x12c>)
 8005af6:	ed93 7a00 	vldr	s14, [r3]
 8005afa:	edd7 7a00 	vldr	s15, [r7]
 8005afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b02:	4b16      	ldr	r3, [pc, #88]	; (8005b5c <CTRL_refNow+0x12c>)
 8005b04:	edc3 7a00 	vstr	s15, [r3]
	f_NowDist  = ( f_NowDistR + f_NowDistL ) / 2.0;		// 
 8005b08:	4b13      	ldr	r3, [pc, #76]	; (8005b58 <CTRL_refNow+0x128>)
 8005b0a:	ed93 7a00 	vldr	s14, [r3]
 8005b0e:	4b13      	ldr	r3, [pc, #76]	; (8005b5c <CTRL_refNow+0x12c>)
 8005b10:	edd3 7a00 	vldr	s15, [r3]
 8005b14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b18:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005b1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b20:	4b0f      	ldr	r3, [pc, #60]	; (8005b60 <CTRL_refNow+0x130>)
 8005b22:	edc3 7a00 	vstr	s15, [r3]
//	f_NowDist  += (f_r + f_l) / 2.0; 	//setNowdata
}
 8005b26:	bf00      	nop
 8005b28:	3714      	adds	r7, #20
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	20001520 	.word	0x20001520
 8005b38:	3720d973 	.word	0x3720d973
 8005b3c:	2000151c 	.word	0x2000151c
 8005b40:	447a0000 	.word	0x447a0000
 8005b44:	20000230 	.word	0x20000230
 8005b48:	3d20d973 	.word	0x3d20d973
 8005b4c:	40666666 	.word	0x40666666
 8005b50:	20000240 	.word	0x20000240
 8005b54:	20000244 	.word	0x20000244
 8005b58:	20000258 	.word	0x20000258
 8005b5c:	2000025c 	.word	0x2000025c
 8005b60:	20000254 	.word	0x20000254
 8005b64:	00000000 	.word	0x00000000

08005b68 <CTRL_refTarget>:

void CTRL_refTarget( void )
{
 8005b68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005b6c:	af00      	add	r7, sp, #0
	/* mode */
	switch( en_Type ){
 8005b6e:	4ba8      	ldr	r3, [pc, #672]	; (8005e10 <CTRL_refTarget+0x2a8>)
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	2b0e      	cmp	r3, #14
 8005b74:	f200 859b 	bhi.w	80066ae <CTRL_refTarget+0xb46>
 8005b78:	a201      	add	r2, pc, #4	; (adr r2, 8005b80 <CTRL_refTarget+0x18>)
 8005b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7e:	bf00      	nop
 8005b80:	08005bbd 	.word	0x08005bbd
 8005b84:	08005c3b 	.word	0x08005c3b
 8005b88:	08005c47 	.word	0x08005c47
 8005b8c:	08005bbd 	.word	0x08005bbd
 8005b90:	08005c3b 	.word	0x08005c3b
 8005b94:	08005c47 	.word	0x08005c47
 8005b98:	080066af 	.word	0x080066af
 8005b9c:	08005cff 	.word	0x08005cff
 8005ba0:	080066af 	.word	0x080066af
 8005ba4:	08005e49 	.word	0x08005e49
 8005ba8:	08005fc1 	.word	0x08005fc1
 8005bac:	0800603b 	.word	0x0800603b
 8005bb0:	08006261 	.word	0x08006261
 8005bb4:	0800642d 	.word	0x0800642d
 8005bb8:	08006625 	.word	0x08006625

		/* acc(straight) */
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
			if( f_TrgtSpeed < (f_LastSpeed -(f_Acc * 0.001)) ){								// 
 8005bbc:	4b95      	ldr	r3, [pc, #596]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7fa fce9 	bl	8000598 <__aeabi_f2d>
 8005bc6:	4604      	mov	r4, r0
 8005bc8:	460d      	mov	r5, r1
 8005bca:	4b93      	ldr	r3, [pc, #588]	; (8005e18 <CTRL_refTarget+0x2b0>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7fa fce2 	bl	8000598 <__aeabi_f2d>
 8005bd4:	4680      	mov	r8, r0
 8005bd6:	4689      	mov	r9, r1
 8005bd8:	4b90      	ldr	r3, [pc, #576]	; (8005e1c <CTRL_refTarget+0x2b4>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fa fcdb 	bl	8000598 <__aeabi_f2d>
 8005be2:	a389      	add	r3, pc, #548	; (adr r3, 8005e08 <CTRL_refTarget+0x2a0>)
 8005be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be8:	f7fa fd2e 	bl	8000648 <__aeabi_dmul>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4640      	mov	r0, r8
 8005bf2:	4649      	mov	r1, r9
 8005bf4:	f7fa fb70 	bl	80002d8 <__aeabi_dsub>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	4620      	mov	r0, r4
 8005bfe:	4629      	mov	r1, r5
 8005c00:	f7fa ff94 	bl	8000b2c <__aeabi_dcmplt>
 8005c04:	4603      	mov	r3, r0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d011      	beq.n	8005c2e <CTRL_refTarget+0xc6>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
 8005c0a:	4b84      	ldr	r3, [pc, #528]	; (8005e1c <CTRL_refTarget+0x2b4>)
 8005c0c:	ed93 7a00 	vldr	s14, [r3]
 8005c10:	4b83      	ldr	r3, [pc, #524]	; (8005e20 <CTRL_refTarget+0x2b8>)
 8005c12:	edd3 7a00 	vldr	s15, [r3]
 8005c16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c1a:	4b82      	ldr	r3, [pc, #520]	; (8005e24 <CTRL_refTarget+0x2bc>)
 8005c1c:	edd3 7a00 	vldr	s15, [r3]
 8005c20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c24:	4b7b      	ldr	r3, [pc, #492]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005c26:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtSpeed = f_LastSpeed;
			}
			break;
 8005c2a:	f000 bd41 	b.w	80066b0 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005c2e:	4b7a      	ldr	r3, [pc, #488]	; (8005e18 <CTRL_refTarget+0x2b0>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a78      	ldr	r2, [pc, #480]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005c34:	6013      	str	r3, [r2, #0]
			break;
 8005c36:	f000 bd3b 	b.w	80066b0 <CTRL_refTarget+0xb48>

		/* const(straight) */
		case CTRL_CONST:
		case CTRL_SKEW_CONST:
			f_TrgtSpeed = f_BaseSpeed;														// 
 8005c3a:	4b7a      	ldr	r3, [pc, #488]	; (8005e24 <CTRL_refTarget+0x2bc>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a75      	ldr	r2, [pc, #468]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005c40:	6013      	str	r3, [r2, #0]
			break;
 8005c42:	f000 bd35 	b.w	80066b0 <CTRL_refTarget+0xb48>

		/* dec(straight) */
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
			/* speed CTRL + position CTRL */
			if( f_TrgtSpeed > (f_LastSpeed +(f_Acc * 0.001))){								// 
 8005c46:	4b73      	ldr	r3, [pc, #460]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7fa fca4 	bl	8000598 <__aeabi_f2d>
 8005c50:	4604      	mov	r4, r0
 8005c52:	460d      	mov	r5, r1
 8005c54:	4b70      	ldr	r3, [pc, #448]	; (8005e18 <CTRL_refTarget+0x2b0>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fa fc9d 	bl	8000598 <__aeabi_f2d>
 8005c5e:	4680      	mov	r8, r0
 8005c60:	4689      	mov	r9, r1
 8005c62:	4b6e      	ldr	r3, [pc, #440]	; (8005e1c <CTRL_refTarget+0x2b4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4618      	mov	r0, r3
 8005c68:	f7fa fc96 	bl	8000598 <__aeabi_f2d>
 8005c6c:	a366      	add	r3, pc, #408	; (adr r3, 8005e08 <CTRL_refTarget+0x2a0>)
 8005c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c72:	f7fa fce9 	bl	8000648 <__aeabi_dmul>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4640      	mov	r0, r8
 8005c7c:	4649      	mov	r1, r9
 8005c7e:	f7fa fb2d 	bl	80002dc <__adddf3>
 8005c82:	4602      	mov	r2, r0
 8005c84:	460b      	mov	r3, r1
 8005c86:	4620      	mov	r0, r4
 8005c88:	4629      	mov	r1, r5
 8005c8a:	f7fa ff6d 	bl	8000b68 <__aeabi_dcmpgt>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d02a      	beq.n	8005cea <CTRL_refTarget+0x182>
				f_TrgtSpeed = f_BaseSpeed - f_Acc * f_Time;									// 
 8005c94:	4b63      	ldr	r3, [pc, #396]	; (8005e24 <CTRL_refTarget+0x2bc>)
 8005c96:	ed93 7a00 	vldr	s14, [r3]
 8005c9a:	4b60      	ldr	r3, [pc, #384]	; (8005e1c <CTRL_refTarget+0x2b4>)
 8005c9c:	edd3 6a00 	vldr	s13, [r3]
 8005ca0:	4b5f      	ldr	r3, [pc, #380]	; (8005e20 <CTRL_refTarget+0x2b8>)
 8005ca2:	edd3 7a00 	vldr	s15, [r3]
 8005ca6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005caa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cae:	4b59      	ldr	r3, [pc, #356]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005cb0:	edc3 7a00 	vstr	s15, [r3]
				f_TrgtDist  = f_BaseDist + ( f_BaseSpeed + f_TrgtSpeed ) * f_Time / 2;		// 
 8005cb4:	4b5b      	ldr	r3, [pc, #364]	; (8005e24 <CTRL_refTarget+0x2bc>)
 8005cb6:	ed93 7a00 	vldr	s14, [r3]
 8005cba:	4b56      	ldr	r3, [pc, #344]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005cbc:	edd3 7a00 	vldr	s15, [r3]
 8005cc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005cc4:	4b56      	ldr	r3, [pc, #344]	; (8005e20 <CTRL_refTarget+0x2b8>)
 8005cc6:	edd3 7a00 	vldr	s15, [r3]
 8005cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cce:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005cd2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005cd6:	4b54      	ldr	r3, [pc, #336]	; (8005e28 <CTRL_refTarget+0x2c0>)
 8005cd8:	edd3 7a00 	vldr	s15, [r3]
 8005cdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ce0:	4b52      	ldr	r3, [pc, #328]	; (8005e2c <CTRL_refTarget+0x2c4>)
 8005ce2:	edc3 7a00 	vstr	s15, [r3]
			/* position CTRL */
			else{
				f_TrgtSpeed = f_LastSpeed;
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005ce6:	f000 bce3 	b.w	80066b0 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005cea:	4b4b      	ldr	r3, [pc, #300]	; (8005e18 <CTRL_refTarget+0x2b0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a49      	ldr	r2, [pc, #292]	; (8005e14 <CTRL_refTarget+0x2ac>)
 8005cf0:	6013      	str	r3, [r2, #0]
				f_TrgtDist  = f_LastDist;													// 
 8005cf2:	4b4f      	ldr	r3, [pc, #316]	; (8005e30 <CTRL_refTarget+0x2c8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a4d      	ldr	r2, [pc, #308]	; (8005e2c <CTRL_refTarget+0x2c4>)
 8005cf8:	6013      	str	r3, [r2, #0]
			break;
 8005cfa:	f000 bcd9 	b.w	80066b0 <CTRL_refTarget+0xb48>

		/* acc(Turn) */
		case CTRL_ACC_TRUN:

			/* CCW  hidari*/
			if( f_LastAngle > 0 ){
 8005cfe:	4b4d      	ldr	r3, [pc, #308]	; (8005e34 <CTRL_refTarget+0x2cc>)
 8005d00:	edd3 7a00 	vldr	s15, [r3]
 8005d04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d0c:	dd3d      	ble.n	8005d8a <CTRL_refTarget+0x222>
				if ( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 8005d0e:	4b4a      	ldr	r3, [pc, #296]	; (8005e38 <CTRL_refTarget+0x2d0>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fa fc40 	bl	8000598 <__aeabi_f2d>
 8005d18:	4604      	mov	r4, r0
 8005d1a:	460d      	mov	r5, r1
 8005d1c:	4b47      	ldr	r3, [pc, #284]	; (8005e3c <CTRL_refTarget+0x2d4>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fa fc39 	bl	8000598 <__aeabi_f2d>
 8005d26:	4680      	mov	r8, r0
 8005d28:	4689      	mov	r9, r1
 8005d2a:	4b45      	ldr	r3, [pc, #276]	; (8005e40 <CTRL_refTarget+0x2d8>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fa fc32 	bl	8000598 <__aeabi_f2d>
 8005d34:	a334      	add	r3, pc, #208	; (adr r3, 8005e08 <CTRL_refTarget+0x2a0>)
 8005d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d3a:	f7fa fc85 	bl	8000648 <__aeabi_dmul>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4640      	mov	r0, r8
 8005d44:	4649      	mov	r1, r9
 8005d46:	f7fa fac7 	bl	80002d8 <__aeabi_dsub>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	4620      	mov	r0, r4
 8005d50:	4629      	mov	r1, r5
 8005d52:	f7fa feeb 	bl	8000b2c <__aeabi_dcmplt>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d010      	beq.n	8005d7e <CTRL_refTarget+0x216>
					f_TrgtAngleS = 0.0 + f_AccAngleS * f_Time;									// 
 8005d5c:	4b38      	ldr	r3, [pc, #224]	; (8005e40 <CTRL_refTarget+0x2d8>)
 8005d5e:	ed93 7a00 	vldr	s14, [r3]
 8005d62:	4b2f      	ldr	r3, [pc, #188]	; (8005e20 <CTRL_refTarget+0x2b8>)
 8005d64:	edd3 7a00 	vldr	s15, [r3]
 8005d68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d6c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8005e44 <CTRL_refTarget+0x2dc>
 8005d70:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d74:	4b30      	ldr	r3, [pc, #192]	; (8005e38 <CTRL_refTarget+0x2d0>)
 8005d76:	edc3 7a00 	vstr	s15, [r3]
				}
				else{
					f_TrgtAngleS = f_LastAngleS;
				}
			}
			break;
 8005d7a:	f000 bc99 	b.w	80066b0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005d7e:	4b2f      	ldr	r3, [pc, #188]	; (8005e3c <CTRL_refTarget+0x2d4>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a2d      	ldr	r2, [pc, #180]	; (8005e38 <CTRL_refTarget+0x2d0>)
 8005d84:	6013      	str	r3, [r2, #0]
			break;
 8005d86:	f000 bc93 	b.w	80066b0 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){
 8005d8a:	4b2b      	ldr	r3, [pc, #172]	; (8005e38 <CTRL_refTarget+0x2d0>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7fa fc02 	bl	8000598 <__aeabi_f2d>
 8005d94:	4604      	mov	r4, r0
 8005d96:	460d      	mov	r5, r1
 8005d98:	4b28      	ldr	r3, [pc, #160]	; (8005e3c <CTRL_refTarget+0x2d4>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7fa fbfb 	bl	8000598 <__aeabi_f2d>
 8005da2:	4680      	mov	r8, r0
 8005da4:	4689      	mov	r9, r1
 8005da6:	4b26      	ldr	r3, [pc, #152]	; (8005e40 <CTRL_refTarget+0x2d8>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fa fbf4 	bl	8000598 <__aeabi_f2d>
 8005db0:	a315      	add	r3, pc, #84	; (adr r3, 8005e08 <CTRL_refTarget+0x2a0>)
 8005db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db6:	f7fa fc47 	bl	8000648 <__aeabi_dmul>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	4640      	mov	r0, r8
 8005dc0:	4649      	mov	r1, r9
 8005dc2:	f7fa fa8b 	bl	80002dc <__adddf3>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	460b      	mov	r3, r1
 8005dca:	4620      	mov	r0, r4
 8005dcc:	4629      	mov	r1, r5
 8005dce:	f7fa fecb 	bl	8000b68 <__aeabi_dcmpgt>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d010      	beq.n	8005dfa <CTRL_refTarget+0x292>
				f_TrgtAngleS = 0.0 - f_AccAngleS * f_Time;									// 
 8005dd8:	4b19      	ldr	r3, [pc, #100]	; (8005e40 <CTRL_refTarget+0x2d8>)
 8005dda:	ed93 7a00 	vldr	s14, [r3]
 8005dde:	4b10      	ldr	r3, [pc, #64]	; (8005e20 <CTRL_refTarget+0x2b8>)
 8005de0:	edd3 7a00 	vldr	s15, [r3]
 8005de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005de8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005e44 <CTRL_refTarget+0x2dc>
 8005dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005df0:	4b11      	ldr	r3, [pc, #68]	; (8005e38 <CTRL_refTarget+0x2d0>)
 8005df2:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005df6:	f000 bc5b 	b.w	80066b0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005dfa:	4b10      	ldr	r3, [pc, #64]	; (8005e3c <CTRL_refTarget+0x2d4>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a0e      	ldr	r2, [pc, #56]	; (8005e38 <CTRL_refTarget+0x2d0>)
 8005e00:	6013      	str	r3, [r2, #0]
			break;
 8005e02:	f000 bc55 	b.w	80066b0 <CTRL_refTarget+0xb48>
 8005e06:	bf00      	nop
 8005e08:	d2f1a9fc 	.word	0xd2f1a9fc
 8005e0c:	3f50624d 	.word	0x3f50624d
 8005e10:	2000083a 	.word	0x2000083a
 8005e14:	20000234 	.word	0x20000234
 8005e18:	2000022c 	.word	0x2000022c
 8005e1c:	20000224 	.word	0x20000224
 8005e20:	20000220 	.word	0x20000220
 8005e24:	20000228 	.word	0x20000228
 8005e28:	20000248 	.word	0x20000248
 8005e2c:	20000250 	.word	0x20000250
 8005e30:	2000024c 	.word	0x2000024c
 8005e34:	20000280 	.word	0x20000280
 8005e38:	20000270 	.word	0x20000270
 8005e3c:	2000026c 	.word	0x2000026c
 8005e40:	20000264 	.word	0x20000264
 8005e44:	00000000 	.word	0x00000000
			break;

		/* dec(Turn) */
		case CTRL_DEC_TRUN:
			/* CCW */
			if( f_LastAngle > 0 ){
 8005e48:	4baf      	ldr	r3, [pc, #700]	; (8006108 <CTRL_refTarget+0x5a0>)
 8005e4a:	edd3 7a00 	vldr	s15, [r3]
 8005e4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e56:	dd59      	ble.n	8005f0c <CTRL_refTarget+0x3a4>

				/* Angle speed CTRL + Angle CTRL */
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){						// 
 8005e58:	4bac      	ldr	r3, [pc, #688]	; (800610c <CTRL_refTarget+0x5a4>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7fa fb9b 	bl	8000598 <__aeabi_f2d>
 8005e62:	4604      	mov	r4, r0
 8005e64:	460d      	mov	r5, r1
 8005e66:	4baa      	ldr	r3, [pc, #680]	; (8006110 <CTRL_refTarget+0x5a8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fa fb94 	bl	8000598 <__aeabi_f2d>
 8005e70:	4680      	mov	r8, r0
 8005e72:	4689      	mov	r9, r1
 8005e74:	4ba7      	ldr	r3, [pc, #668]	; (8006114 <CTRL_refTarget+0x5ac>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7fa fb8d 	bl	8000598 <__aeabi_f2d>
 8005e7e:	a3a0      	add	r3, pc, #640	; (adr r3, 8006100 <CTRL_refTarget+0x598>)
 8005e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e84:	f7fa fbe0 	bl	8000648 <__aeabi_dmul>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	4649      	mov	r1, r9
 8005e90:	f7fa fa24 	bl	80002dc <__adddf3>
 8005e94:	4602      	mov	r2, r0
 8005e96:	460b      	mov	r3, r1
 8005e98:	4620      	mov	r0, r4
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	f7fa fe64 	bl	8000b68 <__aeabi_dcmpgt>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d029      	beq.n	8005efa <CTRL_refTarget+0x392>
					f_TrgtAngleS = f_BaseAngleS - f_AccAngleS * f_Time;							// 
 8005ea6:	4b9c      	ldr	r3, [pc, #624]	; (8006118 <CTRL_refTarget+0x5b0>)
 8005ea8:	ed93 7a00 	vldr	s14, [r3]
 8005eac:	4b99      	ldr	r3, [pc, #612]	; (8006114 <CTRL_refTarget+0x5ac>)
 8005eae:	edd3 6a00 	vldr	s13, [r3]
 8005eb2:	4b9a      	ldr	r3, [pc, #616]	; (800611c <CTRL_refTarget+0x5b4>)
 8005eb4:	edd3 7a00 	vldr	s15, [r3]
 8005eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ec0:	4b92      	ldr	r3, [pc, #584]	; (800610c <CTRL_refTarget+0x5a4>)
 8005ec2:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005ec6:	4b94      	ldr	r3, [pc, #592]	; (8006118 <CTRL_refTarget+0x5b0>)
 8005ec8:	ed93 7a00 	vldr	s14, [r3]
 8005ecc:	4b8f      	ldr	r3, [pc, #572]	; (800610c <CTRL_refTarget+0x5a4>)
 8005ece:	edd3 7a00 	vldr	s15, [r3]
 8005ed2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ed6:	4b91      	ldr	r3, [pc, #580]	; (800611c <CTRL_refTarget+0x5b4>)
 8005ed8:	edd3 7a00 	vldr	s15, [r3]
 8005edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ee0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005ee4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ee8:	4b8d      	ldr	r3, [pc, #564]	; (8006120 <CTRL_refTarget+0x5b8>)
 8005eea:	edd3 7a00 	vldr	s15, [r3]
 8005eee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ef2:	4b8c      	ldr	r3, [pc, #560]	; (8006124 <CTRL_refTarget+0x5bc>)
 8005ef4:	edc3 7a00 	vstr	s15, [r3]
				else{
					f_TrgtAngleS = f_LastAngleS;
					f_TrgtAngle  = f_LastAngle;													// 
				}
			}
			break;
 8005ef8:	e3da      	b.n	80066b0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005efa:	4b85      	ldr	r3, [pc, #532]	; (8006110 <CTRL_refTarget+0x5a8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a83      	ldr	r2, [pc, #524]	; (800610c <CTRL_refTarget+0x5a4>)
 8005f00:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005f02:	4b81      	ldr	r3, [pc, #516]	; (8006108 <CTRL_refTarget+0x5a0>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a87      	ldr	r2, [pc, #540]	; (8006124 <CTRL_refTarget+0x5bc>)
 8005f08:	6013      	str	r3, [r2, #0]
			break;
 8005f0a:	e3d1      	b.n	80066b0 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001))){						// 
 8005f0c:	4b7f      	ldr	r3, [pc, #508]	; (800610c <CTRL_refTarget+0x5a4>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4618      	mov	r0, r3
 8005f12:	f7fa fb41 	bl	8000598 <__aeabi_f2d>
 8005f16:	4604      	mov	r4, r0
 8005f18:	460d      	mov	r5, r1
 8005f1a:	4b7d      	ldr	r3, [pc, #500]	; (8006110 <CTRL_refTarget+0x5a8>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f7fa fb3a 	bl	8000598 <__aeabi_f2d>
 8005f24:	4680      	mov	r8, r0
 8005f26:	4689      	mov	r9, r1
 8005f28:	4b7a      	ldr	r3, [pc, #488]	; (8006114 <CTRL_refTarget+0x5ac>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7fa fb33 	bl	8000598 <__aeabi_f2d>
 8005f32:	a373      	add	r3, pc, #460	; (adr r3, 8006100 <CTRL_refTarget+0x598>)
 8005f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f38:	f7fa fb86 	bl	8000648 <__aeabi_dmul>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	460b      	mov	r3, r1
 8005f40:	4640      	mov	r0, r8
 8005f42:	4649      	mov	r1, r9
 8005f44:	f7fa f9c8 	bl	80002d8 <__aeabi_dsub>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	4629      	mov	r1, r5
 8005f50:	f7fa fdec 	bl	8000b2c <__aeabi_dcmplt>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d029      	beq.n	8005fae <CTRL_refTarget+0x446>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005f5a:	4b6e      	ldr	r3, [pc, #440]	; (8006114 <CTRL_refTarget+0x5ac>)
 8005f5c:	ed93 7a00 	vldr	s14, [r3]
 8005f60:	4b6e      	ldr	r3, [pc, #440]	; (800611c <CTRL_refTarget+0x5b4>)
 8005f62:	edd3 7a00 	vldr	s15, [r3]
 8005f66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f6a:	4b6b      	ldr	r3, [pc, #428]	; (8006118 <CTRL_refTarget+0x5b0>)
 8005f6c:	edd3 7a00 	vldr	s15, [r3]
 8005f70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f74:	4b65      	ldr	r3, [pc, #404]	; (800610c <CTRL_refTarget+0x5a4>)
 8005f76:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005f7a:	4b67      	ldr	r3, [pc, #412]	; (8006118 <CTRL_refTarget+0x5b0>)
 8005f7c:	ed93 7a00 	vldr	s14, [r3]
 8005f80:	4b62      	ldr	r3, [pc, #392]	; (800610c <CTRL_refTarget+0x5a4>)
 8005f82:	edd3 7a00 	vldr	s15, [r3]
 8005f86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f8a:	4b64      	ldr	r3, [pc, #400]	; (800611c <CTRL_refTarget+0x5b4>)
 8005f8c:	edd3 7a00 	vldr	s15, [r3]
 8005f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f94:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005f98:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f9c:	4b60      	ldr	r3, [pc, #384]	; (8006120 <CTRL_refTarget+0x5b8>)
 8005f9e:	edd3 7a00 	vldr	s15, [r3]
 8005fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fa6:	4b5f      	ldr	r3, [pc, #380]	; (8006124 <CTRL_refTarget+0x5bc>)
 8005fa8:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005fac:	e380      	b.n	80066b0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005fae:	4b58      	ldr	r3, [pc, #352]	; (8006110 <CTRL_refTarget+0x5a8>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a56      	ldr	r2, [pc, #344]	; (800610c <CTRL_refTarget+0x5a4>)
 8005fb4:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005fb6:	4b54      	ldr	r3, [pc, #336]	; (8006108 <CTRL_refTarget+0x5a0>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a5a      	ldr	r2, [pc, #360]	; (8006124 <CTRL_refTarget+0x5bc>)
 8005fbc:	6013      	str	r3, [r2, #0]
			break;
 8005fbe:	e377      	b.n	80066b0 <CTRL_refTarget+0xb48>

		/* entry(sura) */
		case CTRL_ENTRY_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005fc0:	4b59      	ldr	r3, [pc, #356]	; (8006128 <CTRL_refTarget+0x5c0>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a59      	ldr	r2, [pc, #356]	; (800612c <CTRL_refTarget+0x5c4>)
 8005fc6:	6013      	str	r3, [r2, #0]
			if( f_TrgtDist <= f_LastDist - (f_TrgtSpeed * 0.001) ){
 8005fc8:	4b59      	ldr	r3, [pc, #356]	; (8006130 <CTRL_refTarget+0x5c8>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7fa fae3 	bl	8000598 <__aeabi_f2d>
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	460d      	mov	r5, r1
 8005fd6:	4b57      	ldr	r3, [pc, #348]	; (8006134 <CTRL_refTarget+0x5cc>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7fa fadc 	bl	8000598 <__aeabi_f2d>
 8005fe0:	4680      	mov	r8, r0
 8005fe2:	4689      	mov	r9, r1
 8005fe4:	4b51      	ldr	r3, [pc, #324]	; (800612c <CTRL_refTarget+0x5c4>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7fa fad5 	bl	8000598 <__aeabi_f2d>
 8005fee:	a344      	add	r3, pc, #272	; (adr r3, 8006100 <CTRL_refTarget+0x598>)
 8005ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff4:	f7fa fb28 	bl	8000648 <__aeabi_dmul>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	4649      	mov	r1, r9
 8006000:	f7fa f96a 	bl	80002d8 <__aeabi_dsub>
 8006004:	4602      	mov	r2, r0
 8006006:	460b      	mov	r3, r1
 8006008:	4620      	mov	r0, r4
 800600a:	4629      	mov	r1, r5
 800600c:	f7fa fd98 	bl	8000b40 <__aeabi_dcmple>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d100      	bne.n	8006018 <CTRL_refTarget+0x4b0>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
			}
			break;
 8006016:	e34b      	b.n	80066b0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8006018:	4b44      	ldr	r3, [pc, #272]	; (800612c <CTRL_refTarget+0x5c4>)
 800601a:	ed93 7a00 	vldr	s14, [r3]
 800601e:	4b3f      	ldr	r3, [pc, #252]	; (800611c <CTRL_refTarget+0x5b4>)
 8006020:	edd3 7a00 	vldr	s15, [r3]
 8006024:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006028:	4b43      	ldr	r3, [pc, #268]	; (8006138 <CTRL_refTarget+0x5d0>)
 800602a:	edd3 7a00 	vldr	s15, [r3]
 800602e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006032:	4b3f      	ldr	r3, [pc, #252]	; (8006130 <CTRL_refTarget+0x5c8>)
 8006034:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006038:	e33a      	b.n	80066b0 <CTRL_refTarget+0xb48>

		/* acc() */
		case CTRL_ACC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 800603a:	4b3b      	ldr	r3, [pc, #236]	; (8006128 <CTRL_refTarget+0x5c0>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a3b      	ldr	r2, [pc, #236]	; (800612c <CTRL_refTarget+0x5c4>)
 8006040:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8006042:	4b31      	ldr	r3, [pc, #196]	; (8006108 <CTRL_refTarget+0x5a0>)
 8006044:	edd3 7a00 	vldr	s15, [r3]
 8006048:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800604c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006050:	dd74      	ble.n	800613c <CTRL_refTarget+0x5d4>
				if( f_TrgtAngleS < (f_LastAngleS +(f_AccAngleS * 0.001))){
 8006052:	4b2e      	ldr	r3, [pc, #184]	; (800610c <CTRL_refTarget+0x5a4>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4618      	mov	r0, r3
 8006058:	f7fa fa9e 	bl	8000598 <__aeabi_f2d>
 800605c:	4604      	mov	r4, r0
 800605e:	460d      	mov	r5, r1
 8006060:	4b2b      	ldr	r3, [pc, #172]	; (8006110 <CTRL_refTarget+0x5a8>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4618      	mov	r0, r3
 8006066:	f7fa fa97 	bl	8000598 <__aeabi_f2d>
 800606a:	4680      	mov	r8, r0
 800606c:	4689      	mov	r9, r1
 800606e:	4b29      	ldr	r3, [pc, #164]	; (8006114 <CTRL_refTarget+0x5ac>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4618      	mov	r0, r3
 8006074:	f7fa fa90 	bl	8000598 <__aeabi_f2d>
 8006078:	a321      	add	r3, pc, #132	; (adr r3, 8006100 <CTRL_refTarget+0x598>)
 800607a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607e:	f7fa fae3 	bl	8000648 <__aeabi_dmul>
 8006082:	4602      	mov	r2, r0
 8006084:	460b      	mov	r3, r1
 8006086:	4640      	mov	r0, r8
 8006088:	4649      	mov	r1, r9
 800608a:	f7fa f927 	bl	80002dc <__adddf3>
 800608e:	4602      	mov	r2, r0
 8006090:	460b      	mov	r3, r1
 8006092:	4620      	mov	r0, r4
 8006094:	4629      	mov	r1, r5
 8006096:	f7fa fd49 	bl	8000b2c <__aeabi_dcmplt>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d029      	beq.n	80060f4 <CTRL_refTarget+0x58c>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 80060a0:	4b1c      	ldr	r3, [pc, #112]	; (8006114 <CTRL_refTarget+0x5ac>)
 80060a2:	ed93 7a00 	vldr	s14, [r3]
 80060a6:	4b1d      	ldr	r3, [pc, #116]	; (800611c <CTRL_refTarget+0x5b4>)
 80060a8:	edd3 7a00 	vldr	s15, [r3]
 80060ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060b0:	4b19      	ldr	r3, [pc, #100]	; (8006118 <CTRL_refTarget+0x5b0>)
 80060b2:	edd3 7a00 	vldr	s15, [r3]
 80060b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80060ba:	4b14      	ldr	r3, [pc, #80]	; (800610c <CTRL_refTarget+0x5a4>)
 80060bc:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 80060c0:	4b15      	ldr	r3, [pc, #84]	; (8006118 <CTRL_refTarget+0x5b0>)
 80060c2:	ed93 7a00 	vldr	s14, [r3]
 80060c6:	4b11      	ldr	r3, [pc, #68]	; (800610c <CTRL_refTarget+0x5a4>)
 80060c8:	edd3 7a00 	vldr	s15, [r3]
 80060cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80060d0:	4b12      	ldr	r3, [pc, #72]	; (800611c <CTRL_refTarget+0x5b4>)
 80060d2:	edd3 7a00 	vldr	s15, [r3]
 80060d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060da:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80060de:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80060e2:	4b0f      	ldr	r3, [pc, #60]	; (8006120 <CTRL_refTarget+0x5b8>)
 80060e4:	edd3 7a00 	vldr	s15, [r3]
 80060e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80060ec:	4b0d      	ldr	r3, [pc, #52]	; (8006124 <CTRL_refTarget+0x5bc>)
 80060ee:	edc3 7a00 	vstr	s15, [r3]
 80060f2:	e078      	b.n	80061e6 <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 80060f4:	4b04      	ldr	r3, [pc, #16]	; (8006108 <CTRL_refTarget+0x5a0>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a0a      	ldr	r2, [pc, #40]	; (8006124 <CTRL_refTarget+0x5bc>)
 80060fa:	6013      	str	r3, [r2, #0]
 80060fc:	e073      	b.n	80061e6 <CTRL_refTarget+0x67e>
 80060fe:	bf00      	nop
 8006100:	d2f1a9fc 	.word	0xd2f1a9fc
 8006104:	3f50624d 	.word	0x3f50624d
 8006108:	20000280 	.word	0x20000280
 800610c:	20000270 	.word	0x20000270
 8006110:	2000026c 	.word	0x2000026c
 8006114:	20000264 	.word	0x20000264
 8006118:	20000268 	.word	0x20000268
 800611c:	20000220 	.word	0x20000220
 8006120:	2000027c 	.word	0x2000027c
 8006124:	20000288 	.word	0x20000288
 8006128:	20000228 	.word	0x20000228
 800612c:	20000234 	.word	0x20000234
 8006130:	20000250 	.word	0x20000250
 8006134:	2000024c 	.word	0x2000024c
 8006138:	20000248 	.word	0x20000248
				}
			}
			/* CW */
			else{
				if( f_TrgtAngleS > (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 800613c:	4bae      	ldr	r3, [pc, #696]	; (80063f8 <CTRL_refTarget+0x890>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4618      	mov	r0, r3
 8006142:	f7fa fa29 	bl	8000598 <__aeabi_f2d>
 8006146:	4604      	mov	r4, r0
 8006148:	460d      	mov	r5, r1
 800614a:	4bac      	ldr	r3, [pc, #688]	; (80063fc <CTRL_refTarget+0x894>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4618      	mov	r0, r3
 8006150:	f7fa fa22 	bl	8000598 <__aeabi_f2d>
 8006154:	4680      	mov	r8, r0
 8006156:	4689      	mov	r9, r1
 8006158:	4ba9      	ldr	r3, [pc, #676]	; (8006400 <CTRL_refTarget+0x898>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4618      	mov	r0, r3
 800615e:	f7fa fa1b 	bl	8000598 <__aeabi_f2d>
 8006162:	a3a3      	add	r3, pc, #652	; (adr r3, 80063f0 <CTRL_refTarget+0x888>)
 8006164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006168:	f7fa fa6e 	bl	8000648 <__aeabi_dmul>
 800616c:	4602      	mov	r2, r0
 800616e:	460b      	mov	r3, r1
 8006170:	4640      	mov	r0, r8
 8006172:	4649      	mov	r1, r9
 8006174:	f7fa f8b0 	bl	80002d8 <__aeabi_dsub>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4620      	mov	r0, r4
 800617e:	4629      	mov	r1, r5
 8006180:	f7fa fcf2 	bl	8000b68 <__aeabi_dcmpgt>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d029      	beq.n	80061de <CTRL_refTarget+0x676>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 800618a:	4b9d      	ldr	r3, [pc, #628]	; (8006400 <CTRL_refTarget+0x898>)
 800618c:	ed93 7a00 	vldr	s14, [r3]
 8006190:	4b9c      	ldr	r3, [pc, #624]	; (8006404 <CTRL_refTarget+0x89c>)
 8006192:	edd3 7a00 	vldr	s15, [r3]
 8006196:	ee27 7a27 	vmul.f32	s14, s14, s15
 800619a:	4b9b      	ldr	r3, [pc, #620]	; (8006408 <CTRL_refTarget+0x8a0>)
 800619c:	edd3 7a00 	vldr	s15, [r3]
 80061a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061a4:	4b94      	ldr	r3, [pc, #592]	; (80063f8 <CTRL_refTarget+0x890>)
 80061a6:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 80061aa:	4b97      	ldr	r3, [pc, #604]	; (8006408 <CTRL_refTarget+0x8a0>)
 80061ac:	ed93 7a00 	vldr	s14, [r3]
 80061b0:	4b91      	ldr	r3, [pc, #580]	; (80063f8 <CTRL_refTarget+0x890>)
 80061b2:	edd3 7a00 	vldr	s15, [r3]
 80061b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061ba:	4b92      	ldr	r3, [pc, #584]	; (8006404 <CTRL_refTarget+0x89c>)
 80061bc:	edd3 7a00 	vldr	s15, [r3]
 80061c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80061c8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80061cc:	4b8f      	ldr	r3, [pc, #572]	; (800640c <CTRL_refTarget+0x8a4>)
 80061ce:	edd3 7a00 	vldr	s15, [r3]
 80061d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061d6:	4b8e      	ldr	r3, [pc, #568]	; (8006410 <CTRL_refTarget+0x8a8>)
 80061d8:	edc3 7a00 	vstr	s15, [r3]
 80061dc:	e003      	b.n	80061e6 <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 80061de:	4b8d      	ldr	r3, [pc, #564]	; (8006414 <CTRL_refTarget+0x8ac>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a8b      	ldr	r2, [pc, #556]	; (8006410 <CTRL_refTarget+0x8a8>)
 80061e4:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){						// 
 80061e6:	4b8c      	ldr	r3, [pc, #560]	; (8006418 <CTRL_refTarget+0x8b0>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fa f9d4 	bl	8000598 <__aeabi_f2d>
 80061f0:	4604      	mov	r4, r0
 80061f2:	460d      	mov	r5, r1
 80061f4:	4b89      	ldr	r3, [pc, #548]	; (800641c <CTRL_refTarget+0x8b4>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fa f9cd 	bl	8000598 <__aeabi_f2d>
 80061fe:	4680      	mov	r8, r0
 8006200:	4689      	mov	r9, r1
 8006202:	4b87      	ldr	r3, [pc, #540]	; (8006420 <CTRL_refTarget+0x8b8>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4618      	mov	r0, r3
 8006208:	f7fa f9c6 	bl	8000598 <__aeabi_f2d>
 800620c:	a378      	add	r3, pc, #480	; (adr r3, 80063f0 <CTRL_refTarget+0x888>)
 800620e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006212:	f7fa fa19 	bl	8000648 <__aeabi_dmul>
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	4640      	mov	r0, r8
 800621c:	4649      	mov	r1, r9
 800621e:	f7fa f85b 	bl	80002d8 <__aeabi_dsub>
 8006222:	4602      	mov	r2, r0
 8006224:	460b      	mov	r3, r1
 8006226:	4620      	mov	r0, r4
 8006228:	4629      	mov	r1, r5
 800622a:	f7fa fc9d 	bl	8000b68 <__aeabi_dcmpgt>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d010      	beq.n	8006256 <CTRL_refTarget+0x6ee>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8006234:	4b7a      	ldr	r3, [pc, #488]	; (8006420 <CTRL_refTarget+0x8b8>)
 8006236:	ed93 7a00 	vldr	s14, [r3]
 800623a:	4b72      	ldr	r3, [pc, #456]	; (8006404 <CTRL_refTarget+0x89c>)
 800623c:	edd3 7a00 	vldr	s15, [r3]
 8006240:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006244:	4b77      	ldr	r3, [pc, #476]	; (8006424 <CTRL_refTarget+0x8bc>)
 8006246:	edd3 7a00 	vldr	s15, [r3]
 800624a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800624e:	4b73      	ldr	r3, [pc, #460]	; (800641c <CTRL_refTarget+0x8b4>)
 8006250:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006254:	e22c      	b.n	80066b0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 8006256:	4b70      	ldr	r3, [pc, #448]	; (8006418 <CTRL_refTarget+0x8b0>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a70      	ldr	r2, [pc, #448]	; (800641c <CTRL_refTarget+0x8b4>)
 800625c:	6013      	str	r3, [r2, #0]
			break;
 800625e:	e227      	b.n	80066b0 <CTRL_refTarget+0xb48>

		/* const(sura) */
		case CTRL_CONST_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8006260:	4b71      	ldr	r3, [pc, #452]	; (8006428 <CTRL_refTarget+0x8c0>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a6e      	ldr	r2, [pc, #440]	; (8006420 <CTRL_refTarget+0x8b8>)
 8006266:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = f_BaseAngleS;							// 
 8006268:	4b67      	ldr	r3, [pc, #412]	; (8006408 <CTRL_refTarget+0x8a0>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a62      	ldr	r2, [pc, #392]	; (80063f8 <CTRL_refTarget+0x890>)
 800626e:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8006270:	4b68      	ldr	r3, [pc, #416]	; (8006414 <CTRL_refTarget+0x8ac>)
 8006272:	edd3 7a00 	vldr	s15, [r3]
 8006276:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800627a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800627e:	dd3c      	ble.n	80062fa <CTRL_refTarget+0x792>
				if( f_TrgtAngle < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 8006280:	4b63      	ldr	r3, [pc, #396]	; (8006410 <CTRL_refTarget+0x8a8>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4618      	mov	r0, r3
 8006286:	f7fa f987 	bl	8000598 <__aeabi_f2d>
 800628a:	4604      	mov	r4, r0
 800628c:	460d      	mov	r5, r1
 800628e:	4b61      	ldr	r3, [pc, #388]	; (8006414 <CTRL_refTarget+0x8ac>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4618      	mov	r0, r3
 8006294:	f7fa f980 	bl	8000598 <__aeabi_f2d>
 8006298:	4680      	mov	r8, r0
 800629a:	4689      	mov	r9, r1
 800629c:	4b58      	ldr	r3, [pc, #352]	; (8006400 <CTRL_refTarget+0x898>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4618      	mov	r0, r3
 80062a2:	f7fa f979 	bl	8000598 <__aeabi_f2d>
 80062a6:	a352      	add	r3, pc, #328	; (adr r3, 80063f0 <CTRL_refTarget+0x888>)
 80062a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ac:	f7fa f9cc 	bl	8000648 <__aeabi_dmul>
 80062b0:	4602      	mov	r2, r0
 80062b2:	460b      	mov	r3, r1
 80062b4:	4640      	mov	r0, r8
 80062b6:	4649      	mov	r1, r9
 80062b8:	f7fa f810 	bl	80002dc <__adddf3>
 80062bc:	4602      	mov	r2, r0
 80062be:	460b      	mov	r3, r1
 80062c0:	4620      	mov	r0, r4
 80062c2:	4629      	mov	r1, r5
 80062c4:	f7fa fc32 	bl	8000b2c <__aeabi_dcmplt>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d010      	beq.n	80062f0 <CTRL_refTarget+0x788>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 80062ce:	4b4a      	ldr	r3, [pc, #296]	; (80063f8 <CTRL_refTarget+0x890>)
 80062d0:	ed93 7a00 	vldr	s14, [r3]
 80062d4:	4b4b      	ldr	r3, [pc, #300]	; (8006404 <CTRL_refTarget+0x89c>)
 80062d6:	edd3 7a00 	vldr	s15, [r3]
 80062da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062de:	4b4b      	ldr	r3, [pc, #300]	; (800640c <CTRL_refTarget+0x8a4>)
 80062e0:	edd3 7a00 	vldr	s15, [r3]
 80062e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062e8:	4b49      	ldr	r3, [pc, #292]	; (8006410 <CTRL_refTarget+0x8a8>)
 80062ea:	edc3 7a00 	vstr	s15, [r3]
 80062ee:	e040      	b.n	8006372 <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 80062f0:	4b48      	ldr	r3, [pc, #288]	; (8006414 <CTRL_refTarget+0x8ac>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a46      	ldr	r2, [pc, #280]	; (8006410 <CTRL_refTarget+0x8a8>)
 80062f6:	6013      	str	r3, [r2, #0]
 80062f8:	e03b      	b.n	8006372 <CTRL_refTarget+0x80a>
				}
			}
			/* CW */
			else{
				if( f_TrgtAngle > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 80062fa:	4b45      	ldr	r3, [pc, #276]	; (8006410 <CTRL_refTarget+0x8a8>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4618      	mov	r0, r3
 8006300:	f7fa f94a 	bl	8000598 <__aeabi_f2d>
 8006304:	4604      	mov	r4, r0
 8006306:	460d      	mov	r5, r1
 8006308:	4b42      	ldr	r3, [pc, #264]	; (8006414 <CTRL_refTarget+0x8ac>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4618      	mov	r0, r3
 800630e:	f7fa f943 	bl	8000598 <__aeabi_f2d>
 8006312:	4680      	mov	r8, r0
 8006314:	4689      	mov	r9, r1
 8006316:	4b3a      	ldr	r3, [pc, #232]	; (8006400 <CTRL_refTarget+0x898>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4618      	mov	r0, r3
 800631c:	f7fa f93c 	bl	8000598 <__aeabi_f2d>
 8006320:	a333      	add	r3, pc, #204	; (adr r3, 80063f0 <CTRL_refTarget+0x888>)
 8006322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006326:	f7fa f98f 	bl	8000648 <__aeabi_dmul>
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	4640      	mov	r0, r8
 8006330:	4649      	mov	r1, r9
 8006332:	f7f9 ffd1 	bl	80002d8 <__aeabi_dsub>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	4620      	mov	r0, r4
 800633c:	4629      	mov	r1, r5
 800633e:	f7fa fc13 	bl	8000b68 <__aeabi_dcmpgt>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d010      	beq.n	800636a <CTRL_refTarget+0x802>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8006348:	4b2b      	ldr	r3, [pc, #172]	; (80063f8 <CTRL_refTarget+0x890>)
 800634a:	ed93 7a00 	vldr	s14, [r3]
 800634e:	4b2d      	ldr	r3, [pc, #180]	; (8006404 <CTRL_refTarget+0x89c>)
 8006350:	edd3 7a00 	vldr	s15, [r3]
 8006354:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006358:	4b2c      	ldr	r3, [pc, #176]	; (800640c <CTRL_refTarget+0x8a4>)
 800635a:	edd3 7a00 	vldr	s15, [r3]
 800635e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006362:	4b2b      	ldr	r3, [pc, #172]	; (8006410 <CTRL_refTarget+0x8a8>)
 8006364:	edc3 7a00 	vstr	s15, [r3]
 8006368:	e003      	b.n	8006372 <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 800636a:	4b2a      	ldr	r3, [pc, #168]	; (8006414 <CTRL_refTarget+0x8ac>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a28      	ldr	r2, [pc, #160]	; (8006410 <CTRL_refTarget+0x8a8>)
 8006370:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){						// 
 8006372:	4b29      	ldr	r3, [pc, #164]	; (8006418 <CTRL_refTarget+0x8b0>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4618      	mov	r0, r3
 8006378:	f7fa f90e 	bl	8000598 <__aeabi_f2d>
 800637c:	4604      	mov	r4, r0
 800637e:	460d      	mov	r5, r1
 8006380:	4b26      	ldr	r3, [pc, #152]	; (800641c <CTRL_refTarget+0x8b4>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4618      	mov	r0, r3
 8006386:	f7fa f907 	bl	8000598 <__aeabi_f2d>
 800638a:	4680      	mov	r8, r0
 800638c:	4689      	mov	r9, r1
 800638e:	4b24      	ldr	r3, [pc, #144]	; (8006420 <CTRL_refTarget+0x8b8>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4618      	mov	r0, r3
 8006394:	f7fa f900 	bl	8000598 <__aeabi_f2d>
 8006398:	a315      	add	r3, pc, #84	; (adr r3, 80063f0 <CTRL_refTarget+0x888>)
 800639a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639e:	f7fa f953 	bl	8000648 <__aeabi_dmul>
 80063a2:	4602      	mov	r2, r0
 80063a4:	460b      	mov	r3, r1
 80063a6:	4640      	mov	r0, r8
 80063a8:	4649      	mov	r1, r9
 80063aa:	f7f9 ff95 	bl	80002d8 <__aeabi_dsub>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	4620      	mov	r0, r4
 80063b4:	4629      	mov	r1, r5
 80063b6:	f7fa fbd7 	bl	8000b68 <__aeabi_dcmpgt>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d010      	beq.n	80063e2 <CTRL_refTarget+0x87a>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 80063c0:	4b17      	ldr	r3, [pc, #92]	; (8006420 <CTRL_refTarget+0x8b8>)
 80063c2:	ed93 7a00 	vldr	s14, [r3]
 80063c6:	4b0f      	ldr	r3, [pc, #60]	; (8006404 <CTRL_refTarget+0x89c>)
 80063c8:	edd3 7a00 	vldr	s15, [r3]
 80063cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063d0:	4b14      	ldr	r3, [pc, #80]	; (8006424 <CTRL_refTarget+0x8bc>)
 80063d2:	edd3 7a00 	vldr	s15, [r3]
 80063d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063da:	4b10      	ldr	r3, [pc, #64]	; (800641c <CTRL_refTarget+0x8b4>)
 80063dc:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 80063e0:	e166      	b.n	80066b0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 80063e2:	4b0d      	ldr	r3, [pc, #52]	; (8006418 <CTRL_refTarget+0x8b0>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a0d      	ldr	r2, [pc, #52]	; (800641c <CTRL_refTarget+0x8b4>)
 80063e8:	6013      	str	r3, [r2, #0]
			break;
 80063ea:	e161      	b.n	80066b0 <CTRL_refTarget+0xb48>
 80063ec:	f3af 8000 	nop.w
 80063f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80063f4:	3f50624d 	.word	0x3f50624d
 80063f8:	20000270 	.word	0x20000270
 80063fc:	2000026c 	.word	0x2000026c
 8006400:	20000264 	.word	0x20000264
 8006404:	20000220 	.word	0x20000220
 8006408:	20000268 	.word	0x20000268
 800640c:	2000027c 	.word	0x2000027c
 8006410:	20000288 	.word	0x20000288
 8006414:	20000280 	.word	0x20000280
 8006418:	2000024c 	.word	0x2000024c
 800641c:	20000250 	.word	0x20000250
 8006420:	20000234 	.word	0x20000234
 8006424:	20000248 	.word	0x20000248
 8006428:	20000228 	.word	0x20000228

		/* dec(sura) */
		case CTRL_DEC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 800642c:	4ba4      	ldr	r3, [pc, #656]	; (80066c0 <CTRL_refTarget+0xb58>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4aa4      	ldr	r2, [pc, #656]	; (80066c4 <CTRL_refTarget+0xb5c>)
 8006432:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8006434:	4ba4      	ldr	r3, [pc, #656]	; (80066c8 <CTRL_refTarget+0xb60>)
 8006436:	edd3 7a00 	vldr	s15, [r3]
 800643a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800643e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006442:	dd59      	ble.n	80064f8 <CTRL_refTarget+0x990>
				if( f_TrgtAngleS > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 8006444:	4ba1      	ldr	r3, [pc, #644]	; (80066cc <CTRL_refTarget+0xb64>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4618      	mov	r0, r3
 800644a:	f7fa f8a5 	bl	8000598 <__aeabi_f2d>
 800644e:	4604      	mov	r4, r0
 8006450:	460d      	mov	r5, r1
 8006452:	4b9d      	ldr	r3, [pc, #628]	; (80066c8 <CTRL_refTarget+0xb60>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4618      	mov	r0, r3
 8006458:	f7fa f89e 	bl	8000598 <__aeabi_f2d>
 800645c:	4680      	mov	r8, r0
 800645e:	4689      	mov	r9, r1
 8006460:	4b9b      	ldr	r3, [pc, #620]	; (80066d0 <CTRL_refTarget+0xb68>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4618      	mov	r0, r3
 8006466:	f7fa f897 	bl	8000598 <__aeabi_f2d>
 800646a:	a393      	add	r3, pc, #588	; (adr r3, 80066b8 <CTRL_refTarget+0xb50>)
 800646c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006470:	f7fa f8ea 	bl	8000648 <__aeabi_dmul>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4640      	mov	r0, r8
 800647a:	4649      	mov	r1, r9
 800647c:	f7f9 ff2c 	bl	80002d8 <__aeabi_dsub>
 8006480:	4602      	mov	r2, r0
 8006482:	460b      	mov	r3, r1
 8006484:	4620      	mov	r0, r4
 8006486:	4629      	mov	r1, r5
 8006488:	f7fa fb6e 	bl	8000b68 <__aeabi_dcmpgt>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d029      	beq.n	80064e6 <CTRL_refTarget+0x97e>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8006492:	4b8f      	ldr	r3, [pc, #572]	; (80066d0 <CTRL_refTarget+0xb68>)
 8006494:	ed93 7a00 	vldr	s14, [r3]
 8006498:	4b8e      	ldr	r3, [pc, #568]	; (80066d4 <CTRL_refTarget+0xb6c>)
 800649a:	edd3 7a00 	vldr	s15, [r3]
 800649e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064a2:	4b8d      	ldr	r3, [pc, #564]	; (80066d8 <CTRL_refTarget+0xb70>)
 80064a4:	edd3 7a00 	vldr	s15, [r3]
 80064a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064ac:	4b87      	ldr	r3, [pc, #540]	; (80066cc <CTRL_refTarget+0xb64>)
 80064ae:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 80064b2:	4b89      	ldr	r3, [pc, #548]	; (80066d8 <CTRL_refTarget+0xb70>)
 80064b4:	ed93 7a00 	vldr	s14, [r3]
 80064b8:	4b84      	ldr	r3, [pc, #528]	; (80066cc <CTRL_refTarget+0xb64>)
 80064ba:	edd3 7a00 	vldr	s15, [r3]
 80064be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064c2:	4b84      	ldr	r3, [pc, #528]	; (80066d4 <CTRL_refTarget+0xb6c>)
 80064c4:	edd3 7a00 	vldr	s15, [r3]
 80064c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064cc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80064d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80064d4:	4b81      	ldr	r3, [pc, #516]	; (80066dc <CTRL_refTarget+0xb74>)
 80064d6:	edd3 7a00 	vldr	s15, [r3]
 80064da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064de:	4b80      	ldr	r3, [pc, #512]	; (80066e0 <CTRL_refTarget+0xb78>)
 80064e0:	edc3 7a00 	vstr	s15, [r3]
 80064e4:	e061      	b.n	80065aa <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 80064e6:	4b79      	ldr	r3, [pc, #484]	; (80066cc <CTRL_refTarget+0xb64>)
 80064e8:	f04f 0200 	mov.w	r2, #0
 80064ec:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 80064ee:	4b76      	ldr	r3, [pc, #472]	; (80066c8 <CTRL_refTarget+0xb60>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a7b      	ldr	r2, [pc, #492]	; (80066e0 <CTRL_refTarget+0xb78>)
 80064f4:	6013      	str	r3, [r2, #0]
 80064f6:	e058      	b.n	80065aa <CTRL_refTarget+0xa42>
				}
			}
			/*CW*/
			else{
				if( f_TrgtAngleS < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 80064f8:	4b74      	ldr	r3, [pc, #464]	; (80066cc <CTRL_refTarget+0xb64>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7fa f84b 	bl	8000598 <__aeabi_f2d>
 8006502:	4604      	mov	r4, r0
 8006504:	460d      	mov	r5, r1
 8006506:	4b70      	ldr	r3, [pc, #448]	; (80066c8 <CTRL_refTarget+0xb60>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4618      	mov	r0, r3
 800650c:	f7fa f844 	bl	8000598 <__aeabi_f2d>
 8006510:	4680      	mov	r8, r0
 8006512:	4689      	mov	r9, r1
 8006514:	4b6e      	ldr	r3, [pc, #440]	; (80066d0 <CTRL_refTarget+0xb68>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4618      	mov	r0, r3
 800651a:	f7fa f83d 	bl	8000598 <__aeabi_f2d>
 800651e:	a366      	add	r3, pc, #408	; (adr r3, 80066b8 <CTRL_refTarget+0xb50>)
 8006520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006524:	f7fa f890 	bl	8000648 <__aeabi_dmul>
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4640      	mov	r0, r8
 800652e:	4649      	mov	r1, r9
 8006530:	f7f9 fed4 	bl	80002dc <__adddf3>
 8006534:	4602      	mov	r2, r0
 8006536:	460b      	mov	r3, r1
 8006538:	4620      	mov	r0, r4
 800653a:	4629      	mov	r1, r5
 800653c:	f7fa faf6 	bl	8000b2c <__aeabi_dcmplt>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d029      	beq.n	800659a <CTRL_refTarget+0xa32>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8006546:	4b62      	ldr	r3, [pc, #392]	; (80066d0 <CTRL_refTarget+0xb68>)
 8006548:	ed93 7a00 	vldr	s14, [r3]
 800654c:	4b61      	ldr	r3, [pc, #388]	; (80066d4 <CTRL_refTarget+0xb6c>)
 800654e:	edd3 7a00 	vldr	s15, [r3]
 8006552:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006556:	4b60      	ldr	r3, [pc, #384]	; (80066d8 <CTRL_refTarget+0xb70>)
 8006558:	edd3 7a00 	vldr	s15, [r3]
 800655c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006560:	4b5a      	ldr	r3, [pc, #360]	; (80066cc <CTRL_refTarget+0xb64>)
 8006562:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8006566:	4b5c      	ldr	r3, [pc, #368]	; (80066d8 <CTRL_refTarget+0xb70>)
 8006568:	ed93 7a00 	vldr	s14, [r3]
 800656c:	4b57      	ldr	r3, [pc, #348]	; (80066cc <CTRL_refTarget+0xb64>)
 800656e:	edd3 7a00 	vldr	s15, [r3]
 8006572:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006576:	4b57      	ldr	r3, [pc, #348]	; (80066d4 <CTRL_refTarget+0xb6c>)
 8006578:	edd3 7a00 	vldr	s15, [r3]
 800657c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006580:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006584:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006588:	4b54      	ldr	r3, [pc, #336]	; (80066dc <CTRL_refTarget+0xb74>)
 800658a:	edd3 7a00 	vldr	s15, [r3]
 800658e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006592:	4b53      	ldr	r3, [pc, #332]	; (80066e0 <CTRL_refTarget+0xb78>)
 8006594:	edc3 7a00 	vstr	s15, [r3]
 8006598:	e007      	b.n	80065aa <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 800659a:	4b4c      	ldr	r3, [pc, #304]	; (80066cc <CTRL_refTarget+0xb64>)
 800659c:	f04f 0200 	mov.w	r2, #0
 80065a0:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 80065a2:	4b49      	ldr	r3, [pc, #292]	; (80066c8 <CTRL_refTarget+0xb60>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a4e      	ldr	r2, [pc, #312]	; (80066e0 <CTRL_refTarget+0xb78>)
 80065a8:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){						// 
 80065aa:	4b4e      	ldr	r3, [pc, #312]	; (80066e4 <CTRL_refTarget+0xb7c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7f9 fff2 	bl	8000598 <__aeabi_f2d>
 80065b4:	4604      	mov	r4, r0
 80065b6:	460d      	mov	r5, r1
 80065b8:	4b4b      	ldr	r3, [pc, #300]	; (80066e8 <CTRL_refTarget+0xb80>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4618      	mov	r0, r3
 80065be:	f7f9 ffeb 	bl	8000598 <__aeabi_f2d>
 80065c2:	4680      	mov	r8, r0
 80065c4:	4689      	mov	r9, r1
 80065c6:	4b3f      	ldr	r3, [pc, #252]	; (80066c4 <CTRL_refTarget+0xb5c>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7f9 ffe4 	bl	8000598 <__aeabi_f2d>
 80065d0:	a339      	add	r3, pc, #228	; (adr r3, 80066b8 <CTRL_refTarget+0xb50>)
 80065d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d6:	f7fa f837 	bl	8000648 <__aeabi_dmul>
 80065da:	4602      	mov	r2, r0
 80065dc:	460b      	mov	r3, r1
 80065de:	4640      	mov	r0, r8
 80065e0:	4649      	mov	r1, r9
 80065e2:	f7f9 fe79 	bl	80002d8 <__aeabi_dsub>
 80065e6:	4602      	mov	r2, r0
 80065e8:	460b      	mov	r3, r1
 80065ea:	4620      	mov	r0, r4
 80065ec:	4629      	mov	r1, r5
 80065ee:	f7fa fabb 	bl	8000b68 <__aeabi_dcmpgt>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d010      	beq.n	800661a <CTRL_refTarget+0xab2>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 80065f8:	4b32      	ldr	r3, [pc, #200]	; (80066c4 <CTRL_refTarget+0xb5c>)
 80065fa:	ed93 7a00 	vldr	s14, [r3]
 80065fe:	4b35      	ldr	r3, [pc, #212]	; (80066d4 <CTRL_refTarget+0xb6c>)
 8006600:	edd3 7a00 	vldr	s15, [r3]
 8006604:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006608:	4b38      	ldr	r3, [pc, #224]	; (80066ec <CTRL_refTarget+0xb84>)
 800660a:	edd3 7a00 	vldr	s15, [r3]
 800660e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006612:	4b35      	ldr	r3, [pc, #212]	; (80066e8 <CTRL_refTarget+0xb80>)
 8006614:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006618:	e04a      	b.n	80066b0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 800661a:	4b32      	ldr	r3, [pc, #200]	; (80066e4 <CTRL_refTarget+0xb7c>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a32      	ldr	r2, [pc, #200]	; (80066e8 <CTRL_refTarget+0xb80>)
 8006620:	6013      	str	r3, [r2, #0]
			break;
 8006622:	e045      	b.n	80066b0 <CTRL_refTarget+0xb48>

		/* escape(sura) */
		case CTRL_EXIT_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8006624:	4b26      	ldr	r3, [pc, #152]	; (80066c0 <CTRL_refTarget+0xb58>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a26      	ldr	r2, [pc, #152]	; (80066c4 <CTRL_refTarget+0xb5c>)
 800662a:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = 0;
 800662c:	4b27      	ldr	r3, [pc, #156]	; (80066cc <CTRL_refTarget+0xb64>)
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	601a      	str	r2, [r3, #0]
			if( f_TrgtDist <= (f_LastDist -f_TrgtSpeed * 0.001)){
 8006634:	4b2c      	ldr	r3, [pc, #176]	; (80066e8 <CTRL_refTarget+0xb80>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4618      	mov	r0, r3
 800663a:	f7f9 ffad 	bl	8000598 <__aeabi_f2d>
 800663e:	4604      	mov	r4, r0
 8006640:	460d      	mov	r5, r1
 8006642:	4b28      	ldr	r3, [pc, #160]	; (80066e4 <CTRL_refTarget+0xb7c>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4618      	mov	r0, r3
 8006648:	f7f9 ffa6 	bl	8000598 <__aeabi_f2d>
 800664c:	4680      	mov	r8, r0
 800664e:	4689      	mov	r9, r1
 8006650:	4b1c      	ldr	r3, [pc, #112]	; (80066c4 <CTRL_refTarget+0xb5c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4618      	mov	r0, r3
 8006656:	f7f9 ff9f 	bl	8000598 <__aeabi_f2d>
 800665a:	a317      	add	r3, pc, #92	; (adr r3, 80066b8 <CTRL_refTarget+0xb50>)
 800665c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006660:	f7f9 fff2 	bl	8000648 <__aeabi_dmul>
 8006664:	4602      	mov	r2, r0
 8006666:	460b      	mov	r3, r1
 8006668:	4640      	mov	r0, r8
 800666a:	4649      	mov	r1, r9
 800666c:	f7f9 fe34 	bl	80002d8 <__aeabi_dsub>
 8006670:	4602      	mov	r2, r0
 8006672:	460b      	mov	r3, r1
 8006674:	4620      	mov	r0, r4
 8006676:	4629      	mov	r1, r5
 8006678:	f7fa fa62 	bl	8000b40 <__aeabi_dcmple>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d010      	beq.n	80066a4 <CTRL_refTarget+0xb3c>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8006682:	4b10      	ldr	r3, [pc, #64]	; (80066c4 <CTRL_refTarget+0xb5c>)
 8006684:	ed93 7a00 	vldr	s14, [r3]
 8006688:	4b12      	ldr	r3, [pc, #72]	; (80066d4 <CTRL_refTarget+0xb6c>)
 800668a:	edd3 7a00 	vldr	s15, [r3]
 800668e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006692:	4b16      	ldr	r3, [pc, #88]	; (80066ec <CTRL_refTarget+0xb84>)
 8006694:	edd3 7a00 	vldr	s15, [r3]
 8006698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800669c:	4b12      	ldr	r3, [pc, #72]	; (80066e8 <CTRL_refTarget+0xb80>)
 800669e:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;														// 
			}
			break;
 80066a2:	e005      	b.n	80066b0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;														// 
 80066a4:	4b0f      	ldr	r3, [pc, #60]	; (80066e4 <CTRL_refTarget+0xb7c>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a0f      	ldr	r2, [pc, #60]	; (80066e8 <CTRL_refTarget+0xb80>)
 80066aa:	6013      	str	r3, [r2, #0]
			break;
 80066ac:	e000      	b.n	80066b0 <CTRL_refTarget+0xb48>

		/* etc */
		default:
			break;
 80066ae:	bf00      	nop
	}
}
 80066b0:	bf00      	nop
 80066b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80066b6:	bf00      	nop
 80066b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80066bc:	3f50624d 	.word	0x3f50624d
 80066c0:	20000228 	.word	0x20000228
 80066c4:	20000234 	.word	0x20000234
 80066c8:	20000280 	.word	0x20000280
 80066cc:	20000270 	.word	0x20000270
 80066d0:	20000264 	.word	0x20000264
 80066d4:	20000220 	.word	0x20000220
 80066d8:	20000268 	.word	0x20000268
 80066dc:	2000027c 	.word	0x2000027c
 80066e0:	20000288 	.word	0x20000288
 80066e4:	2000024c 	.word	0x2000024c
 80066e8:	20000250 	.word	0x20000250
 80066ec:	20000248 	.word	0x20000248

080066f0 <CTRL_getFF_speed>:
		default:			return PARAM_NC;
	}
}

void CTRL_getFF_speed( float* p_err )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
	/*  */
	switch( en_Type ){
 80066f8:	4b26      	ldr	r3, [pc, #152]	; (8006794 <CTRL_getFF_speed+0xa4>)
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	2b0e      	cmp	r3, #14
 80066fe:	bf8c      	ite	hi
 8006700:	2201      	movhi	r2, #1
 8006702:	2200      	movls	r2, #0
 8006704:	b2d2      	uxtb	r2, r2
 8006706:	2a00      	cmp	r2, #0
 8006708:	d139      	bne.n	800677e <CTRL_getFF_speed+0x8e>
 800670a:	2201      	movs	r2, #1
 800670c:	fa02 f303 	lsl.w	r3, r2, r3
 8006710:	f245 5212 	movw	r2, #21778	; 0x5512
 8006714:	401a      	ands	r2, r3
 8006716:	2a00      	cmp	r2, #0
 8006718:	bf14      	ite	ne
 800671a:	2201      	movne	r2, #1
 800671c:	2200      	moveq	r2, #0
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	2a00      	cmp	r2, #0
 8006722:	d131      	bne.n	8006788 <CTRL_getFF_speed+0x98>
 8006724:	f242 2264 	movw	r2, #8804	; 0x2264
 8006728:	401a      	ands	r2, r3
 800672a:	2a00      	cmp	r2, #0
 800672c:	bf14      	ite	ne
 800672e:	2201      	movne	r2, #1
 8006730:	2200      	moveq	r2, #0
 8006732:	b2d2      	uxtb	r2, r2
 8006734:	2a00      	cmp	r2, #0
 8006736:	d10e      	bne.n	8006756 <CTRL_getFF_speed+0x66>
 8006738:	f640 0289 	movw	r2, #2185	; 0x889
 800673c:	401a      	ands	r2, r3
 800673e:	2a00      	cmp	r2, #0
 8006740:	bf14      	ite	ne
 8006742:	2301      	movne	r3, #1
 8006744:	2300      	moveq	r3, #0
 8006746:	b2db      	uxtb	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d018      	beq.n	800677e <CTRL_getFF_speed+0x8e>
		//  
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err = f_Acc;
 800674c:	4b12      	ldr	r3, [pc, #72]	; (8006798 <CTRL_getFF_speed+0xa8>)
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	601a      	str	r2, [r3, #0]
			break;
 8006754:	e019      	b.n	800678a <CTRL_getFF_speed+0x9a>
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
		case CTRL_HIT_WALL:
			*p_err = f_Acc * (-1.0);
 8006756:	4b10      	ldr	r3, [pc, #64]	; (8006798 <CTRL_getFF_speed+0xa8>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4618      	mov	r0, r3
 800675c:	f7f9 ff1c 	bl	8000598 <__aeabi_f2d>
 8006760:	4602      	mov	r2, r0
 8006762:	460b      	mov	r3, r1
 8006764:	4610      	mov	r0, r2
 8006766:	4619      	mov	r1, r3
 8006768:	f7fa fa66 	bl	8000c38 <__aeabi_d2f>
 800676c:	4603      	mov	r3, r0
 800676e:	ee07 3a90 	vmov	s15, r3
 8006772:	eef1 7a67 	vneg.f32	s15, s15
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	edc3 7a00 	vstr	s15, [r3]
			break;
 800677c:	e005      	b.n	800678a <CTRL_getFF_speed+0x9a>

		//  
		default:
			*p_err = 0;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f04f 0200 	mov.w	r2, #0
 8006784:	601a      	str	r2, [r3, #0]
			break;										// 
 8006786:	e000      	b.n	800678a <CTRL_getFF_speed+0x9a>
			break;
 8006788:	bf00      	nop
	}

}
 800678a:	bf00      	nop
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	2000083a 	.word	0x2000083a
 8006798:	20000224 	.word	0x20000224

0800679c <CTRL_getFF_angle>:

void CTRL_getFF_angle( float* p_err )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b082      	sub	sp, #8
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
	/*  */
	switch( en_Type ){
 80067a4:	4b36      	ldr	r3, [pc, #216]	; (8006880 <CTRL_getFF_angle+0xe4>)
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	2b0e      	cmp	r3, #14
 80067aa:	bf8c      	ite	hi
 80067ac:	2201      	movhi	r2, #1
 80067ae:	2200      	movls	r2, #0
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	2a00      	cmp	r2, #0
 80067b4:	d159      	bne.n	800686a <CTRL_getFF_angle+0xce>
 80067b6:	2201      	movs	r2, #1
 80067b8:	fa02 f303 	lsl.w	r3, r2, r3
 80067bc:	f245 5212 	movw	r2, #21778	; 0x5512
 80067c0:	401a      	ands	r2, r3
 80067c2:	2a00      	cmp	r2, #0
 80067c4:	bf14      	ite	ne
 80067c6:	2201      	movne	r2, #1
 80067c8:	2200      	moveq	r2, #0
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	2a00      	cmp	r2, #0
 80067ce:	d151      	bne.n	8006874 <CTRL_getFF_angle+0xd8>
 80067d0:	f242 2224 	movw	r2, #8740	; 0x2224
 80067d4:	401a      	ands	r2, r3
 80067d6:	2a00      	cmp	r2, #0
 80067d8:	bf14      	ite	ne
 80067da:	2201      	movne	r2, #1
 80067dc:	2200      	moveq	r2, #0
 80067de:	b2d2      	uxtb	r2, r2
 80067e0:	2a00      	cmp	r2, #0
 80067e2:	d11e      	bne.n	8006822 <CTRL_getFF_angle+0x86>
 80067e4:	f640 0289 	movw	r2, #2185	; 0x889
 80067e8:	401a      	ands	r2, r3
 80067ea:	2a00      	cmp	r2, #0
 80067ec:	bf14      	ite	ne
 80067ee:	2301      	movne	r3, #1
 80067f0:	2300      	moveq	r3, #0
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d038      	beq.n	800686a <CTRL_getFF_angle+0xce>
		//  
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err =FABS(f_AccAngleS);
 80067f8:	4b22      	ldr	r3, [pc, #136]	; (8006884 <CTRL_getFF_angle+0xe8>)
 80067fa:	edd3 7a00 	vldr	s15, [r3]
 80067fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006806:	db03      	blt.n	8006810 <CTRL_getFF_angle+0x74>
 8006808:	4b1e      	ldr	r3, [pc, #120]	; (8006884 <CTRL_getFF_angle+0xe8>)
 800680a:	edd3 7a00 	vldr	s15, [r3]
 800680e:	e004      	b.n	800681a <CTRL_getFF_angle+0x7e>
 8006810:	4b1c      	ldr	r3, [pc, #112]	; (8006884 <CTRL_getFF_angle+0xe8>)
 8006812:	edd3 7a00 	vldr	s15, [r3]
 8006816:	eef1 7a67 	vneg.f32	s15, s15
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006820:	e029      	b.n	8006876 <CTRL_getFF_angle+0xda>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = FABS(f_AccAngleS) *(-1.0);
 8006822:	4b18      	ldr	r3, [pc, #96]	; (8006884 <CTRL_getFF_angle+0xe8>)
 8006824:	edd3 7a00 	vldr	s15, [r3]
 8006828:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800682c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006830:	db02      	blt.n	8006838 <CTRL_getFF_angle+0x9c>
 8006832:	4b14      	ldr	r3, [pc, #80]	; (8006884 <CTRL_getFF_angle+0xe8>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	e006      	b.n	8006846 <CTRL_getFF_angle+0xaa>
 8006838:	4b12      	ldr	r3, [pc, #72]	; (8006884 <CTRL_getFF_angle+0xe8>)
 800683a:	edd3 7a00 	vldr	s15, [r3]
 800683e:	eef1 7a67 	vneg.f32	s15, s15
 8006842:	ee17 3a90 	vmov	r3, s15
 8006846:	4618      	mov	r0, r3
 8006848:	f7f9 fea6 	bl	8000598 <__aeabi_f2d>
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	4610      	mov	r0, r2
 8006852:	4619      	mov	r1, r3
 8006854:	f7fa f9f0 	bl	8000c38 <__aeabi_d2f>
 8006858:	4603      	mov	r3, r0
 800685a:	ee07 3a90 	vmov	s15, r3
 800685e:	eef1 7a67 	vneg.f32	s15, s15
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006868:	e005      	b.n	8006876 <CTRL_getFF_angle+0xda>

		//  
		default:
			*p_err = 0;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f04f 0200 	mov.w	r2, #0
 8006870:	601a      	str	r2, [r3, #0]
			break;										// 
 8006872:	e000      	b.n	8006876 <CTRL_getFF_angle+0xda>
			break;
 8006874:	bf00      	nop
	}

}
 8006876:	bf00      	nop
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	2000083a 	.word	0x2000083a
 8006884:	20000264 	.word	0x20000264

08006888 <CTRL_getSpeedFB>:

void CTRL_getSpeedFB( float* p_err )
{
 8006888:	b480      	push	{r7}
 800688a:	b087      	sub	sp, #28
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
	float		f_speedErr;					// [] 
	float		f_kp = 0.0f;
 8006890:	f04f 0300 	mov.w	r3, #0
 8006894:	617b      	str	r3, [r7, #20]
	float		f_ki = 0.0f;
 8006896:	f04f 0300 	mov.w	r3, #0
 800689a:	613b      	str	r3, [r7, #16]
	float		f_kd = 0.0f;
 800689c:	f04f 0300 	mov.w	r3, #0
 80068a0:	60fb      	str	r3, [r7, #12]
	/*  */
	f_speedErr  = f_TrgtSpeed - f_NowSpeed;					// [mm/s]
 80068a2:	4b28      	ldr	r3, [pc, #160]	; (8006944 <CTRL_getSpeedFB+0xbc>)
 80068a4:	ed93 7a00 	vldr	s14, [r3]
 80068a8:	4b27      	ldr	r3, [pc, #156]	; (8006948 <CTRL_getSpeedFB+0xc0>)
 80068aa:	edd3 7a00 	vldr	s15, [r3]
 80068ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068b2:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = f_FB_speed_kp;
 80068b6:	4b25      	ldr	r3, [pc, #148]	; (800694c <CTRL_getSpeedFB+0xc4>)
 80068b8:	617b      	str	r3, [r7, #20]
	f_ki = f_FB_speed_ki;
 80068ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068be:	613b      	str	r3, [r7, #16]
	f_kd = f_FB_speed_kd;
 80068c0:	4b23      	ldr	r3, [pc, #140]	; (8006950 <CTRL_getSpeedFB+0xc8>)
 80068c2:	60fb      	str	r3, [r7, #12]

	/* I */
	f_SpeedErrSum += f_speedErr;// * f_ki;			// I
 80068c4:	4b23      	ldr	r3, [pc, #140]	; (8006954 <CTRL_getSpeedFB+0xcc>)
 80068c6:	ed93 7a00 	vldr	s14, [r3]
 80068ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80068ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068d2:	4b20      	ldr	r3, [pc, #128]	; (8006954 <CTRL_getSpeedFB+0xcc>)
 80068d4:	edc3 7a00 	vstr	s15, [r3]
	if( f_SpeedErrSum > 10000.0 ){
 80068d8:	4b1e      	ldr	r3, [pc, #120]	; (8006954 <CTRL_getSpeedFB+0xcc>)
 80068da:	edd3 7a00 	vldr	s15, [r3]
 80068de:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8006958 <CTRL_getSpeedFB+0xd0>
 80068e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ea:	dd02      	ble.n	80068f2 <CTRL_getSpeedFB+0x6a>
		f_SpeedErrSum = 10000.0;			// 
 80068ec:	4b19      	ldr	r3, [pc, #100]	; (8006954 <CTRL_getSpeedFB+0xcc>)
 80068ee:	4a1b      	ldr	r2, [pc, #108]	; (800695c <CTRL_getSpeedFB+0xd4>)
 80068f0:	601a      	str	r2, [r3, #0]
	}

	*p_err = f_speedErr * f_kp + f_SpeedErrSum* f_ki + ( f_speedErr - f_ErrSpeedBuf ) * f_kd;				// PI
 80068f2:	ed97 7a02 	vldr	s14, [r7, #8]
 80068f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80068fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068fe:	4b15      	ldr	r3, [pc, #84]	; (8006954 <CTRL_getSpeedFB+0xcc>)
 8006900:	edd3 6a00 	vldr	s13, [r3]
 8006904:	edd7 7a04 	vldr	s15, [r7, #16]
 8006908:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800690c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006910:	4b13      	ldr	r3, [pc, #76]	; (8006960 <CTRL_getSpeedFB+0xd8>)
 8006912:	edd3 7a00 	vldr	s15, [r3]
 8006916:	edd7 6a02 	vldr	s13, [r7, #8]
 800691a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800691e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	edc3 7a00 	vstr	s15, [r3]

	f_ErrSpeedBuf = f_speedErr;		// 	
 8006930:	4a0b      	ldr	r2, [pc, #44]	; (8006960 <CTRL_getSpeedFB+0xd8>)
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	6013      	str	r3, [r2, #0]
/*	if((f_speedErr>1.5)||(f_speedErr<-1.5)){
		Failsafe_flag();
	}
*/
}
 8006936:	bf00      	nop
 8006938:	371c      	adds	r7, #28
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	20000234 	.word	0x20000234
 8006948:	20000230 	.word	0x20000230
 800694c:	420c0000 	.word	0x420c0000
 8006950:	3dcccccd 	.word	0x3dcccccd
 8006954:	2000023c 	.word	0x2000023c
 8006958:	461c4000 	.word	0x461c4000
 800695c:	461c4000 	.word	0x461c4000
 8006960:	20000238 	.word	0x20000238

08006964 <CTRL_getAngleSpeedFB>:

void CTRL_getAngleSpeedFB( float* p_err )
{
 8006964:	b580      	push	{r7, lr}
 8006966:	ed2d 8b02 	vpush	{d8}
 800696a:	b086      	sub	sp, #24
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
	float f_err;					// [] 
	float f_kp = 0.0f;				// 
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;
 8006976:	f04f 0300 	mov.w	r3, #0
 800697a:	613b      	str	r3, [r7, #16]
	float f_kd = 0.0f;
 800697c:	f04f 0300 	mov.w	r3, #0
 8006980:	60fb      	str	r3, [r7, #12]


	f_err = f_TrgtAngleS - GYRO_getSpeedErr();			//  - [deg/s]
 8006982:	4b3c      	ldr	r3, [pc, #240]	; (8006a74 <CTRL_getAngleSpeedFB+0x110>)
 8006984:	ed93 8a00 	vldr	s16, [r3]
 8006988:	f001 ffba 	bl	8008900 <GYRO_getSpeedErr>
 800698c:	eef0 7a40 	vmov.f32	s15, s0
 8006990:	ee78 7a67 	vsub.f32	s15, s16, s15
 8006994:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = f_FB_angleS_kp;
 8006998:	4b37      	ldr	r3, [pc, #220]	; (8006a78 <CTRL_getAngleSpeedFB+0x114>)
 800699a:	617b      	str	r3, [r7, #20]
	f_ki = f_FB_angleS_ki;
 800699c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80069a0:	613b      	str	r3, [r7, #16]
	f_kd = f_FB_angleS_kd;
 80069a2:	4b36      	ldr	r3, [pc, #216]	; (8006a7c <CTRL_getAngleSpeedFB+0x118>)
 80069a4:	60fb      	str	r3, [r7, #12]

	f_AngleSErrSum += f_err;//*f_ki;
 80069a6:	4b36      	ldr	r3, [pc, #216]	; (8006a80 <CTRL_getAngleSpeedFB+0x11c>)
 80069a8:	ed93 7a00 	vldr	s14, [r3]
 80069ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80069b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069b4:	4b32      	ldr	r3, [pc, #200]	; (8006a80 <CTRL_getAngleSpeedFB+0x11c>)
 80069b6:	edc3 7a00 	vstr	s15, [r3]

	if(f_AngleSErrSum > 200.0){
 80069ba:	4b31      	ldr	r3, [pc, #196]	; (8006a80 <CTRL_getAngleSpeedFB+0x11c>)
 80069bc:	edd3 7a00 	vldr	s15, [r3]
 80069c0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8006a84 <CTRL_getAngleSpeedFB+0x120>
 80069c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069cc:	dd03      	ble.n	80069d6 <CTRL_getAngleSpeedFB+0x72>
		f_AngleSErrSum = 200.0;			//
 80069ce:	4b2c      	ldr	r3, [pc, #176]	; (8006a80 <CTRL_getAngleSpeedFB+0x11c>)
 80069d0:	4a2d      	ldr	r2, [pc, #180]	; (8006a88 <CTRL_getAngleSpeedFB+0x124>)
 80069d2:	601a      	str	r2, [r3, #0]
 80069d4:	e00c      	b.n	80069f0 <CTRL_getAngleSpeedFB+0x8c>
	}
	else if(f_AngleSErrSum <-200.0){
 80069d6:	4b2a      	ldr	r3, [pc, #168]	; (8006a80 <CTRL_getAngleSpeedFB+0x11c>)
 80069d8:	edd3 7a00 	vldr	s15, [r3]
 80069dc:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8006a8c <CTRL_getAngleSpeedFB+0x128>
 80069e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e8:	d502      	bpl.n	80069f0 <CTRL_getAngleSpeedFB+0x8c>
		f_AngleSErrSum = -200.0;
 80069ea:	4b25      	ldr	r3, [pc, #148]	; (8006a80 <CTRL_getAngleSpeedFB+0x11c>)
 80069ec:	4a28      	ldr	r2, [pc, #160]	; (8006a90 <CTRL_getAngleSpeedFB+0x12c>)
 80069ee:	601a      	str	r2, [r3, #0]
	}

	*p_err = f_err * f_kp + f_AngleSErrSum*f_ki + ( f_err - f_ErrAngleSBuf ) * f_kd;		// PID
 80069f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80069f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80069f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069fc:	4b20      	ldr	r3, [pc, #128]	; (8006a80 <CTRL_getAngleSpeedFB+0x11c>)
 80069fe:	edd3 6a00 	vldr	s13, [r3]
 8006a02:	edd7 7a04 	vldr	s15, [r7, #16]
 8006a06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006a0e:	4b21      	ldr	r3, [pc, #132]	; (8006a94 <CTRL_getAngleSpeedFB+0x130>)
 8006a10:	edd3 7a00 	vldr	s15, [r3]
 8006a14:	edd7 6a02 	vldr	s13, [r7, #8]
 8006a18:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006a1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	edc3 7a00 	vstr	s15, [r3]

	f_ErrAngleSBuf = f_err;		// 	
 8006a2e:	4a19      	ldr	r2, [pc, #100]	; (8006a94 <CTRL_getAngleSpeedFB+0x130>)
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	6013      	str	r3, [r2, #0]
	if((f_err>30.0)||(f_err<-30.0)){
 8006a34:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a38:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8006a3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a44:	dc09      	bgt.n	8006a5a <CTRL_getAngleSpeedFB+0xf6>
 8006a46:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a4a:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8006a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a56:	d400      	bmi.n	8006a5a <CTRL_getAngleSpeedFB+0xf6>
		if(!(en_Type == CTRL_HIT_WALL)){
			Failsafe_flag();
		}
	}
}
 8006a58:	e005      	b.n	8006a66 <CTRL_getAngleSpeedFB+0x102>
		if(!(en_Type == CTRL_HIT_WALL)){
 8006a5a:	4b0f      	ldr	r3, [pc, #60]	; (8006a98 <CTRL_getAngleSpeedFB+0x134>)
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	2b06      	cmp	r3, #6
 8006a60:	d001      	beq.n	8006a66 <CTRL_getAngleSpeedFB+0x102>
			Failsafe_flag();
 8006a62:	f001 fc8f 	bl	8008384 <Failsafe_flag>
}
 8006a66:	bf00      	nop
 8006a68:	3718      	adds	r7, #24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	ecbd 8b02 	vpop	{d8}
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20000270 	.word	0x20000270
 8006a78:	42be0000 	.word	0x42be0000
 8006a7c:	41f00000 	.word	0x41f00000
 8006a80:	20000278 	.word	0x20000278
 8006a84:	43480000 	.word	0x43480000
 8006a88:	43480000 	.word	0x43480000
 8006a8c:	c3480000 	.word	0xc3480000
 8006a90:	c3480000 	.word	0xc3480000
 8006a94:	20000274 	.word	0x20000274
 8006a98:	2000083a 	.word	0x2000083a

08006a9c <CTRL_getAngleFB>:

void CTRL_getAngleFB( float* p_err )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	ed2d 8b02 	vpush	{d8}
 8006aa2:	b086      	sub	sp, #24
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
    float f_err;                    // [] [deg]
    float f_kp = 0.0f;              // 
 8006aa8:	f04f 0300 	mov.w	r3, #0
 8006aac:	617b      	str	r3, [r7, #20]
    float f_ki = 0.0f;
 8006aae:	f04f 0300 	mov.w	r3, #0
 8006ab2:	613b      	str	r3, [r7, #16]

    f_err = f_TrgtAngle - GYRO_getNowAngle();          // [deg]
 8006ab4:	4b26      	ldr	r3, [pc, #152]	; (8006b50 <CTRL_getAngleFB+0xb4>)
 8006ab6:	ed93 8a00 	vldr	s16, [r3]
 8006aba:	f001 ff6f 	bl	800899c <GYRO_getNowAngle>
 8006abe:	eef0 7a40 	vmov.f32	s15, s0
 8006ac2:	ee78 7a67 	vsub.f32	s15, s16, s15
 8006ac6:	edc7 7a03 	vstr	s15, [r7, #12]
    f_kp = f_FB_angle_kp;
 8006aca:	f04f 0300 	mov.w	r3, #0
 8006ace:	617b      	str	r3, [r7, #20]
    f_ki = f_FB_angle_ki;
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	613b      	str	r3, [r7, #16]
    f_AngleErrSum += f_err;//*f_ki;
 8006ad6:	4b1f      	ldr	r3, [pc, #124]	; (8006b54 <CTRL_getAngleFB+0xb8>)
 8006ad8:	ed93 7a00 	vldr	s14, [r3]
 8006adc:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ae4:	4b1b      	ldr	r3, [pc, #108]	; (8006b54 <CTRL_getAngleFB+0xb8>)
 8006ae6:	edc3 7a00 	vstr	s15, [r3]
    if(f_AngleErrSum > 100.0){
 8006aea:	4b1a      	ldr	r3, [pc, #104]	; (8006b54 <CTRL_getAngleFB+0xb8>)
 8006aec:	edd3 7a00 	vldr	s15, [r3]
 8006af0:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8006b58 <CTRL_getAngleFB+0xbc>
 8006af4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006afc:	dd03      	ble.n	8006b06 <CTRL_getAngleFB+0x6a>
        f_AngleErrSum = 100.0;           //
 8006afe:	4b15      	ldr	r3, [pc, #84]	; (8006b54 <CTRL_getAngleFB+0xb8>)
 8006b00:	4a16      	ldr	r2, [pc, #88]	; (8006b5c <CTRL_getAngleFB+0xc0>)
 8006b02:	601a      	str	r2, [r3, #0]
 8006b04:	e00c      	b.n	8006b20 <CTRL_getAngleFB+0x84>
    }
    else if(f_AngleErrSum <-100.0){
 8006b06:	4b13      	ldr	r3, [pc, #76]	; (8006b54 <CTRL_getAngleFB+0xb8>)
 8006b08:	edd3 7a00 	vldr	s15, [r3]
 8006b0c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8006b60 <CTRL_getAngleFB+0xc4>
 8006b10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b18:	d502      	bpl.n	8006b20 <CTRL_getAngleFB+0x84>
        f_AngleErrSum = -100.0;
 8006b1a:	4b0e      	ldr	r3, [pc, #56]	; (8006b54 <CTRL_getAngleFB+0xb8>)
 8006b1c:	4a11      	ldr	r2, [pc, #68]	; (8006b64 <CTRL_getAngleFB+0xc8>)
 8006b1e:	601a      	str	r2, [r3, #0]
    }
    *p_err = f_err * f_kp + f_AngleErrSum*f_ki;        // PID
 8006b20:	ed97 7a03 	vldr	s14, [r7, #12]
 8006b24:	edd7 7a05 	vldr	s15, [r7, #20]
 8006b28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b2c:	4b09      	ldr	r3, [pc, #36]	; (8006b54 <CTRL_getAngleFB+0xb8>)
 8006b2e:	edd3 6a00 	vldr	s13, [r3]
 8006b32:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	edc3 7a00 	vstr	s15, [r3]

}
 8006b44:	bf00      	nop
 8006b46:	3718      	adds	r7, #24
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	ecbd 8b02 	vpop	{d8}
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	20000288 	.word	0x20000288
 8006b54:	2000028c 	.word	0x2000028c
 8006b58:	42c80000 	.word	0x42c80000
 8006b5c:	42c80000 	.word	0x42c80000
 8006b60:	c2c80000 	.word	0xc2c80000
 8006b64:	c2c80000 	.word	0xc2c80000

08006b68 <CTRL_getSenFB>:


void CTRL_getSenFB( float* p_err )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
	float f_err 	= 0;
 8006b70:	f04f 0300 	mov.w	r3, #0
 8006b74:	617b      	str	r3, [r7, #20]
	float f_kp 		= 0.0f;				// 
 8006b76:	f04f 0300 	mov.w	r3, #0
 8006b7a:	613b      	str	r3, [r7, #16]
	float f_kd 		= 0.0f;				// 
 8006b7c:	f04f 0300 	mov.w	r3, #0
 8006b80:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8006b82:	f04f 0300 	mov.w	r3, #0
 8006b86:	60bb      	str	r3, [r7, #8]

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006b88:	4b2d      	ldr	r3, [pc, #180]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00f      	beq.n	8006bb0 <CTRL_getSenFB+0x48>
 8006b90:	4b2b      	ldr	r3, [pc, #172]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d00b      	beq.n	8006bb0 <CTRL_getSenFB+0x48>
 8006b98:	4b29      	ldr	r3, [pc, #164]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	2b02      	cmp	r3, #2
 8006b9e:	d007      	beq.n	8006bb0 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006ba0:	4b27      	ldr	r3, [pc, #156]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006ba2:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006ba4:	2b0a      	cmp	r3, #10
 8006ba6:	d003      	beq.n	8006bb0 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006ba8:	4b25      	ldr	r3, [pc, #148]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	2b0e      	cmp	r3, #14
 8006bae:	d128      	bne.n	8006c02 <CTRL_getSenFB+0x9a>

		f_kp = f_FB_wall_kp;
 8006bb0:	4b24      	ldr	r3, [pc, #144]	; (8006c44 <CTRL_getSenFB+0xdc>)
 8006bb2:	613b      	str	r3, [r7, #16]
		f_kd = f_FB_wall_kd;
 8006bb4:	4b24      	ldr	r3, [pc, #144]	; (8006c48 <CTRL_getSenFB+0xe0>)
 8006bb6:	60fb      	str	r3, [r7, #12]

		/*  */
		DIST_getErr( &l_WallErr );
 8006bb8:	4824      	ldr	r0, [pc, #144]	; (8006c4c <CTRL_getSenFB+0xe4>)
 8006bba:	f006 fecd 	bl	800d958 <DIST_getErr>
		f_err = (float)l_WallErr;
 8006bbe:	4b23      	ldr	r3, [pc, #140]	; (8006c4c <CTRL_getSenFB+0xe4>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	ee07 3a90 	vmov	s15, r3
 8006bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006bca:	edc7 7a05 	vstr	s15, [r7, #20]
//		templog2 = f_err;
		/* PD */

		f_ErrDistBuf = f_err;		// 
 8006bce:	4a20      	ldr	r2, [pc, #128]	; (8006c50 <CTRL_getSenFB+0xe8>)
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	6013      	str	r3, [r2, #0]

		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
 8006bd4:	ed97 7a05 	vldr	s14, [r7, #20]
 8006bd8:	edd7 7a04 	vldr	s15, [r7, #16]
 8006bdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006be0:	4b1b      	ldr	r3, [pc, #108]	; (8006c50 <CTRL_getSenFB+0xe8>)
 8006be2:	edd3 7a00 	vldr	s15, [r3]
 8006be6:	edd7 6a05 	vldr	s13, [r7, #20]
 8006bea:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006bee:	edd7 7a03 	vldr	s15, [r7, #12]
 8006bf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006bf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	edc3 7a00 	vstr	s15, [r3]

//		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
		*p_err = f_err;
	}

}
 8006c00:	e019      	b.n	8006c36 <CTRL_getSenFB+0xce>
	else if( ( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC ) ){
 8006c02:	4b0f      	ldr	r3, [pc, #60]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	2b03      	cmp	r3, #3
 8006c08:	d007      	beq.n	8006c1a <CTRL_getSenFB+0xb2>
 8006c0a:	4b0d      	ldr	r3, [pc, #52]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	2b04      	cmp	r3, #4
 8006c10:	d003      	beq.n	8006c1a <CTRL_getSenFB+0xb2>
 8006c12:	4b0b      	ldr	r3, [pc, #44]	; (8006c40 <CTRL_getSenFB+0xd8>)
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	2b05      	cmp	r3, #5
 8006c18:	d10d      	bne.n	8006c36 <CTRL_getSenFB+0xce>
		DIST_getErrSkew( &l_WallErr );
 8006c1a:	480c      	ldr	r0, [pc, #48]	; (8006c4c <CTRL_getSenFB+0xe4>)
 8006c1c:	f007 f832 	bl	800dc84 <DIST_getErrSkew>
		f_err = (float)l_WallErr;
 8006c20:	4b0a      	ldr	r3, [pc, #40]	; (8006c4c <CTRL_getSenFB+0xe4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	ee07 3a90 	vmov	s15, r3
 8006c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c2c:	edc7 7a05 	vstr	s15, [r7, #20]
		*p_err = f_err;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	601a      	str	r2, [r3, #0]
}
 8006c36:	bf00      	nop
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	2000083a 	.word	0x2000083a
 8006c44:	3f266666 	.word	0x3f266666
 8006c48:	3e4ccccd 	.word	0x3e4ccccd
 8006c4c:	20000290 	.word	0x20000290
 8006c50:	20000294 	.word	0x20000294

08006c54 <CTRL_get_frontwall_v_FB>:

void CTRL_get_frontwall_v_FB( float* p_err)
{
 8006c54:	b590      	push	{r4, r7, lr}
 8006c56:	b089      	sub	sp, #36	; 0x24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
	float f_v_err 	= 0;
 8006c5c:	f04f 0300 	mov.w	r3, #0
 8006c60:	61fb      	str	r3, [r7, #28]
	float f_omega_err 	= 0;
 8006c62:	f04f 0300 	mov.w	r3, #0
 8006c66:	61bb      	str	r3, [r7, #24]
	float f_v_kp 		= 0.0f;				// 
 8006c68:	f04f 0300 	mov.w	r3, #0
 8006c6c:	617b      	str	r3, [r7, #20]
	float f_v_ki 		= 0.0f;				// 
 8006c6e:	f04f 0300 	mov.w	r3, #0
 8006c72:	613b      	str	r3, [r7, #16]
	float f_v_kd 		= 0.0f;				// 
 8006c74:	f04f 0300 	mov.w	r3, #0
 8006c78:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8006c7a:	f04f 0300 	mov.w	r3, #0
 8006c7e:	60bb      	str	r3, [r7, #8]

	/*  */
	if( en_Type == CTRL_FRONT_WALL ){
 8006c80:	4b31      	ldr	r3, [pc, #196]	; (8006d48 <CTRL_get_frontwall_v_FB+0xf4>)
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	2b0f      	cmp	r3, #15
 8006c86:	d15a      	bne.n	8006d3e <CTRL_get_frontwall_v_FB+0xea>

		f_v_kp = f_FB_front_wall_v_kp;
 8006c88:	4b30      	ldr	r3, [pc, #192]	; (8006d4c <CTRL_get_frontwall_v_FB+0xf8>)
 8006c8a:	617b      	str	r3, [r7, #20]
		f_v_ki = f_FB_front_wall_v_ki;
 8006c8c:	f04f 0300 	mov.w	r3, #0
 8006c90:	613b      	str	r3, [r7, #16]
		f_v_kd = f_FB_front_wall_v_kd;
 8006c92:	4b2f      	ldr	r3, [pc, #188]	; (8006d50 <CTRL_get_frontwall_v_FB+0xfc>)
 8006c94:	60fb      	str	r3, [r7, #12]

		if( en_Type == CTRL_FRONT_WALL){
 8006c96:	4b2c      	ldr	r3, [pc, #176]	; (8006d48 <CTRL_get_frontwall_v_FB+0xf4>)
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	2b0f      	cmp	r3, #15
 8006c9c:	d14f      	bne.n	8006d3e <CTRL_get_frontwall_v_FB+0xea>
			l_frontSen_vErr = ((L_FRONT_REF+FRONT_WALL_minus) - DIST_getNowVal( DIST_SEN_L_FRONT )) + ((R_FRONT_REF+FRONT_WALL_minus) - DIST_getNowVal( DIST_SEN_R_FRONT ));
 8006c9e:	2001      	movs	r0, #1
 8006ca0:	f006 fe42 	bl	800d928 <DIST_getNowVal>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	f5c3 7408 	rsb	r4, r3, #544	; 0x220
 8006caa:	3401      	adds	r4, #1
 8006cac:	2000      	movs	r0, #0
 8006cae:	f006 fe3b 	bl	800d928 <DIST_getNowVal>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	f5c3 732d 	rsb	r3, r3, #692	; 0x2b4
 8006cb8:	3303      	adds	r3, #3
 8006cba:	4423      	add	r3, r4
 8006cbc:	4a25      	ldr	r2, [pc, #148]	; (8006d54 <CTRL_get_frontwall_v_FB+0x100>)
 8006cbe:	6013      	str	r3, [r2, #0]
			f_v_err = (float)l_frontSen_vErr;
 8006cc0:	4b24      	ldr	r3, [pc, #144]	; (8006d54 <CTRL_get_frontwall_v_FB+0x100>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	ee07 3a90 	vmov	s15, r3
 8006cc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ccc:	edc7 7a07 	vstr	s15, [r7, #28]
	
			/* PD */
			f_ErrFrontSen_vBuf = f_v_err;		// 
 8006cd0:	4a21      	ldr	r2, [pc, #132]	; (8006d58 <CTRL_get_frontwall_v_FB+0x104>)
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	6013      	str	r3, [r2, #0]

			*p_err = f_v_err * f_v_kp + ( f_v_err - f_ErrFrontSen_vBuf ) * f_v_kd;		// PD
 8006cd6:	ed97 7a07 	vldr	s14, [r7, #28]
 8006cda:	edd7 7a05 	vldr	s15, [r7, #20]
 8006cde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ce2:	4b1d      	ldr	r3, [pc, #116]	; (8006d58 <CTRL_get_frontwall_v_FB+0x104>)
 8006ce4:	edd3 7a00 	vldr	s15, [r3]
 8006ce8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006cf0:	edd7 7a03 	vldr	s15, [r7, #12]
 8006cf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	edc3 7a00 	vstr	s15, [r3]
			if(*p_err < - 0.5)*p_err = -0.5;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	edd3 7a00 	vldr	s15, [r3]
 8006d08:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8006d0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d14:	d504      	bpl.n	8006d20 <CTRL_get_frontwall_v_FB+0xcc>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 8006d1c:	601a      	str	r2, [r3, #0]
			else if(*p_err > 0.5)*p_err = 0.5;
		}
	}

}
 8006d1e:	e00e      	b.n	8006d3e <CTRL_get_frontwall_v_FB+0xea>
			else if(*p_err > 0.5)*p_err = 0.5;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	edd3 7a00 	vldr	s15, [r3]
 8006d26:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006d2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d32:	dc00      	bgt.n	8006d36 <CTRL_get_frontwall_v_FB+0xe2>
}
 8006d34:	e003      	b.n	8006d3e <CTRL_get_frontwall_v_FB+0xea>
			else if(*p_err > 0.5)*p_err = 0.5;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8006d3c:	601a      	str	r2, [r3, #0]
}
 8006d3e:	bf00      	nop
 8006d40:	3724      	adds	r7, #36	; 0x24
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd90      	pop	{r4, r7, pc}
 8006d46:	bf00      	nop
 8006d48:	2000083a 	.word	0x2000083a
 8006d4c:	3a83126f 	.word	0x3a83126f
 8006d50:	38d1b717 	.word	0x38d1b717
 8006d54:	20000298 	.word	0x20000298
 8006d58:	200002a0 	.word	0x200002a0

08006d5c <CTRL_get_frontwall_omega_FB>:

void CTRL_get_frontwall_omega_FB( float* p_err)
{
 8006d5c:	b590      	push	{r4, r7, lr}
 8006d5e:	b089      	sub	sp, #36	; 0x24
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
	float f_omega_err 	= 0;
 8006d64:	f04f 0300 	mov.w	r3, #0
 8006d68:	61fb      	str	r3, [r7, #28]
	
	float f_omega_kp 		= 0.0f;				// 
 8006d6a:	f04f 0300 	mov.w	r3, #0
 8006d6e:	61bb      	str	r3, [r7, #24]
	float f_omega_ki 		= 0.0f;				// 
 8006d70:	f04f 0300 	mov.w	r3, #0
 8006d74:	617b      	str	r3, [r7, #20]
	float f_omega_kd 		= 0.0f;				// 
 8006d76:	f04f 0300 	mov.w	r3, #0
 8006d7a:	613b      	str	r3, [r7, #16]
	float gyro		= 0.0f;
 8006d7c:	f04f 0300 	mov.w	r3, #0
 8006d80:	60fb      	str	r3, [r7, #12]

	/*  */
	if( en_Type == CTRL_FRONT_WALL ){
 8006d82:	4b2a      	ldr	r3, [pc, #168]	; (8006e2c <CTRL_get_frontwall_omega_FB+0xd0>)
 8006d84:	781b      	ldrb	r3, [r3, #0]
 8006d86:	2b0f      	cmp	r3, #15
 8006d88:	d14c      	bne.n	8006e24 <CTRL_get_frontwall_omega_FB+0xc8>
		f_omega_kp = f_FB_front_wall_omega_kp;
 8006d8a:	4b29      	ldr	r3, [pc, #164]	; (8006e30 <CTRL_get_frontwall_omega_FB+0xd4>)
 8006d8c:	61bb      	str	r3, [r7, #24]
		f_omega_ki = f_FB_front_wall_omega_ki;
 8006d8e:	f04f 0300 	mov.w	r3, #0
 8006d92:	617b      	str	r3, [r7, #20]
		f_omega_kd = f_FB_front_wall_omega_kd;
 8006d94:	4b27      	ldr	r3, [pc, #156]	; (8006e34 <CTRL_get_frontwall_omega_FB+0xd8>)
 8006d96:	613b      	str	r3, [r7, #16]

		if( en_Type == CTRL_FRONT_WALL){	
 8006d98:	4b24      	ldr	r3, [pc, #144]	; (8006e2c <CTRL_get_frontwall_omega_FB+0xd0>)
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	2b0f      	cmp	r3, #15
 8006d9e:	d141      	bne.n	8006e24 <CTRL_get_frontwall_omega_FB+0xc8>
			l_frontSen_omegaErr = (DIST_getNowVal( DIST_SEN_L_FRONT )- (L_FRONT_REF+FRONT_WALL_minus)) + 
 8006da0:	2001      	movs	r0, #1
 8006da2:	f006 fdc1 	bl	800d928 <DIST_getNowVal>
 8006da6:	4603      	mov	r3, r0
 8006da8:	f2a3 2421 	subw	r4, r3, #545	; 0x221
									((R_FRONT_REF+FRONT_WALL_minus) - DIST_getNowVal( DIST_SEN_R_FRONT ));
 8006dac:	2000      	movs	r0, #0
 8006dae:	f006 fdbb 	bl	800d928 <DIST_getNowVal>
 8006db2:	4603      	mov	r3, r0
 8006db4:	f5c3 732d 	rsb	r3, r3, #692	; 0x2b4
 8006db8:	3303      	adds	r3, #3
			l_frontSen_omegaErr = (DIST_getNowVal( DIST_SEN_L_FRONT )- (L_FRONT_REF+FRONT_WALL_minus)) + 
 8006dba:	4423      	add	r3, r4
 8006dbc:	4a1e      	ldr	r2, [pc, #120]	; (8006e38 <CTRL_get_frontwall_omega_FB+0xdc>)
 8006dbe:	6013      	str	r3, [r2, #0]
			if(l_frontSen_omegaErr > 500)l_frontSen_omegaErr = 500;
 8006dc0:	4b1d      	ldr	r3, [pc, #116]	; (8006e38 <CTRL_get_frontwall_omega_FB+0xdc>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006dc8:	dd03      	ble.n	8006dd2 <CTRL_get_frontwall_omega_FB+0x76>
 8006dca:	4b1b      	ldr	r3, [pc, #108]	; (8006e38 <CTRL_get_frontwall_omega_FB+0xdc>)
 8006dcc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006dd0:	601a      	str	r2, [r3, #0]
			if(l_frontSen_omegaErr < -500)l_frontSen_omegaErr = -500;
 8006dd2:	4b19      	ldr	r3, [pc, #100]	; (8006e38 <CTRL_get_frontwall_omega_FB+0xdc>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 8006dda:	da02      	bge.n	8006de2 <CTRL_get_frontwall_omega_FB+0x86>
 8006ddc:	4b16      	ldr	r3, [pc, #88]	; (8006e38 <CTRL_get_frontwall_omega_FB+0xdc>)
 8006dde:	4a17      	ldr	r2, [pc, #92]	; (8006e3c <CTRL_get_frontwall_omega_FB+0xe0>)
 8006de0:	601a      	str	r2, [r3, #0]
			f_omega_err = (float)l_frontSen_omegaErr;
 8006de2:	4b15      	ldr	r3, [pc, #84]	; (8006e38 <CTRL_get_frontwall_omega_FB+0xdc>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	ee07 3a90 	vmov	s15, r3
 8006dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006dee:	edc7 7a07 	vstr	s15, [r7, #28]
	
			/* PD */
			f_ErrFrontSen_omegaBuf = f_omega_err;		// 
 8006df2:	4a13      	ldr	r2, [pc, #76]	; (8006e40 <CTRL_get_frontwall_omega_FB+0xe4>)
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	6013      	str	r3, [r2, #0]

			*p_err =f_omega_err * f_omega_kp + ( f_omega_err - f_ErrFrontSen_omegaBuf ) * f_omega_kd;		// PD
 8006df8:	ed97 7a07 	vldr	s14, [r7, #28]
 8006dfc:	edd7 7a06 	vldr	s15, [r7, #24]
 8006e00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006e04:	4b0e      	ldr	r3, [pc, #56]	; (8006e40 <CTRL_get_frontwall_omega_FB+0xe4>)
 8006e06:	edd3 7a00 	vldr	s15, [r3]
 8006e0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006e12:	edd7 7a04 	vldr	s15, [r7, #16]
 8006e16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006e1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	edc3 7a00 	vstr	s15, [r3]
		}
	}

}
 8006e24:	bf00      	nop
 8006e26:	3724      	adds	r7, #36	; 0x24
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd90      	pop	{r4, r7, pc}
 8006e2c:	2000083a 	.word	0x2000083a
 8006e30:	3f666666 	.word	0x3f666666
 8006e34:	3e99999a 	.word	0x3e99999a
 8006e38:	2000029c 	.word	0x2000029c
 8006e3c:	fffffe0c 	.word	0xfffffe0c
 8006e40:	200002a4 	.word	0x200002a4
 8006e44:	00000000 	.word	0x00000000

08006e48 <CTRL_getFloorFriction>:

void CTRL_getFloorFriction(float* p_err){
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
	float tread;
	if(( en_Type == CTRL_ACC_TRUN) || (en_Type == CTRL_CONST_TRUN)||( en_Type == CTRL_DEC_TRUN )){
 8006e50:	4bc3      	ldr	r3, [pc, #780]	; (8007160 <CTRL_getFloorFriction+0x318>)
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	2b07      	cmp	r3, #7
 8006e56:	d007      	beq.n	8006e68 <CTRL_getFloorFriction+0x20>
 8006e58:	4bc1      	ldr	r3, [pc, #772]	; (8007160 <CTRL_getFloorFriction+0x318>)
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	2b08      	cmp	r3, #8
 8006e5e:	d003      	beq.n	8006e68 <CTRL_getFloorFriction+0x20>
 8006e60:	4bbf      	ldr	r3, [pc, #764]	; (8007160 <CTRL_getFloorFriction+0x318>)
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	2b09      	cmp	r3, #9
 8006e66:	d102      	bne.n	8006e6e <CTRL_getFloorFriction+0x26>
		tread = TREAD_imagin;
 8006e68:	4bbe      	ldr	r3, [pc, #760]	; (8007164 <CTRL_getFloorFriction+0x31c>)
 8006e6a:	60fb      	str	r3, [r7, #12]
 8006e6c:	e001      	b.n	8006e72 <CTRL_getFloorFriction+0x2a>
	}else{
		tread = TREAD;
 8006e6e:	4bbe      	ldr	r3, [pc, #760]	; (8007168 <CTRL_getFloorFriction+0x320>)
 8006e70:	60fb      	str	r3, [r7, #12]
	}
//	*p_err = 0;
	if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 8006e72:	4bbb      	ldr	r3, [pc, #748]	; (8007160 <CTRL_getFloorFriction+0x318>)
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	2b0b      	cmp	r3, #11
 8006e78:	d008      	beq.n	8006e8c <CTRL_getFloorFriction+0x44>
 8006e7a:	4bb9      	ldr	r3, [pc, #740]	; (8007160 <CTRL_getFloorFriction+0x318>)
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	2b0c      	cmp	r3, #12
 8006e80:	d004      	beq.n	8006e8c <CTRL_getFloorFriction+0x44>
 8006e82:	4bb7      	ldr	r3, [pc, #732]	; (8007160 <CTRL_getFloorFriction+0x318>)
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	2b0d      	cmp	r3, #13
 8006e88:	f040 8086 	bne.w	8006f98 <CTRL_getFloorFriction+0x150>
		if(f_TrgtAngleS<0){
 8006e8c:	4bb7      	ldr	r3, [pc, #732]	; (800716c <CTRL_getFloorFriction+0x324>)
 8006e8e:	edd3 7a00 	vldr	s15, [r3]
 8006e92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e9a:	d53a      	bpl.n	8006f12 <CTRL_getFloorFriction+0xca>
//			if(Get_NowAngle() > -0.002)
//				*p_err = (-1.0)*0.38/1000.0 + (-1.0)*0.43/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2.0/PI/950.0;
	//			*p_err = (-1)*0.35/1000.0 + (-1)*0.45/1000.0+f_TrgtAngleS*tread/2/PI/109.0;
	//		else
				*p_err = (-1.0)*(0.5/1000.0+FABS(f_TrgtSpeed)/300.0*0.05);
 8006e9c:	4bb4      	ldr	r3, [pc, #720]	; (8007170 <CTRL_getFloorFriction+0x328>)
 8006e9e:	edd3 7a00 	vldr	s15, [r3]
 8006ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eaa:	db02      	blt.n	8006eb2 <CTRL_getFloorFriction+0x6a>
 8006eac:	4bb0      	ldr	r3, [pc, #704]	; (8007170 <CTRL_getFloorFriction+0x328>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	e006      	b.n	8006ec0 <CTRL_getFloorFriction+0x78>
 8006eb2:	4baf      	ldr	r3, [pc, #700]	; (8007170 <CTRL_getFloorFriction+0x328>)
 8006eb4:	edd3 7a00 	vldr	s15, [r3]
 8006eb8:	eef1 7a67 	vneg.f32	s15, s15
 8006ebc:	ee17 3a90 	vmov	r3, s15
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7f9 fb69 	bl	8000598 <__aeabi_f2d>
 8006ec6:	a398      	add	r3, pc, #608	; (adr r3, 8007128 <CTRL_getFloorFriction+0x2e0>)
 8006ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ecc:	f7f9 fce6 	bl	800089c <__aeabi_ddiv>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	4610      	mov	r0, r2
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	a395      	add	r3, pc, #596	; (adr r3, 8007130 <CTRL_getFloorFriction+0x2e8>)
 8006eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ede:	f7f9 fbb3 	bl	8000648 <__aeabi_dmul>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	4610      	mov	r0, r2
 8006ee8:	4619      	mov	r1, r3
 8006eea:	a393      	add	r3, pc, #588	; (adr r3, 8007138 <CTRL_getFloorFriction+0x2f0>)
 8006eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef0:	f7f9 f9f4 	bl	80002dc <__adddf3>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	460b      	mov	r3, r1
 8006ef8:	4610      	mov	r0, r2
 8006efa:	4619      	mov	r1, r3
 8006efc:	f7f9 fe9c 	bl	8000c38 <__aeabi_d2f>
 8006f00:	4603      	mov	r3, r0
 8006f02:	ee07 3a90 	vmov	s15, r3
 8006f06:	eef1 7a67 	vneg.f32	s15, s15
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	edc3 7a00 	vstr	s15, [r3]
		if(f_TrgtAngleS<0){
 8006f10:	e13d      	b.n	800718e <CTRL_getFloorFriction+0x346>
			}
		else if(f_TrgtAngleS>0){
 8006f12:	4b96      	ldr	r3, [pc, #600]	; (800716c <CTRL_getFloorFriction+0x324>)
 8006f14:	edd3 7a00 	vldr	s15, [r3]
 8006f18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f20:	dd35      	ble.n	8006f8e <CTRL_getFloorFriction+0x146>
	//		if(Get_NowAngle() < 0.002)
	//			*p_err = 0.38/1000.0 + 0.43/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2.0/PI/950.0;
	//			*p_err = 0.35/1000.0 + 0.45/1000.0+f_TrgtAngleS*tread/2/PI/109.0;
	//		else
				*p_err = 0.5/1000.0+FABS(f_TrgtSpeed)/300.0*0.05;
 8006f22:	4b93      	ldr	r3, [pc, #588]	; (8007170 <CTRL_getFloorFriction+0x328>)
 8006f24:	edd3 7a00 	vldr	s15, [r3]
 8006f28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f30:	db02      	blt.n	8006f38 <CTRL_getFloorFriction+0xf0>
 8006f32:	4b8f      	ldr	r3, [pc, #572]	; (8007170 <CTRL_getFloorFriction+0x328>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	e006      	b.n	8006f46 <CTRL_getFloorFriction+0xfe>
 8006f38:	4b8d      	ldr	r3, [pc, #564]	; (8007170 <CTRL_getFloorFriction+0x328>)
 8006f3a:	edd3 7a00 	vldr	s15, [r3]
 8006f3e:	eef1 7a67 	vneg.f32	s15, s15
 8006f42:	ee17 3a90 	vmov	r3, s15
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7f9 fb26 	bl	8000598 <__aeabi_f2d>
 8006f4c:	a376      	add	r3, pc, #472	; (adr r3, 8007128 <CTRL_getFloorFriction+0x2e0>)
 8006f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f52:	f7f9 fca3 	bl	800089c <__aeabi_ddiv>
 8006f56:	4602      	mov	r2, r0
 8006f58:	460b      	mov	r3, r1
 8006f5a:	4610      	mov	r0, r2
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	a374      	add	r3, pc, #464	; (adr r3, 8007130 <CTRL_getFloorFriction+0x2e8>)
 8006f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f64:	f7f9 fb70 	bl	8000648 <__aeabi_dmul>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	4610      	mov	r0, r2
 8006f6e:	4619      	mov	r1, r3
 8006f70:	a371      	add	r3, pc, #452	; (adr r3, 8007138 <CTRL_getFloorFriction+0x2f0>)
 8006f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f76:	f7f9 f9b1 	bl	80002dc <__adddf3>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	4610      	mov	r0, r2
 8006f80:	4619      	mov	r1, r3
 8006f82:	f7f9 fe59 	bl	8000c38 <__aeabi_d2f>
 8006f86:	4602      	mov	r2, r0
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	601a      	str	r2, [r3, #0]
		if(f_TrgtAngleS<0){
 8006f8c:	e0ff      	b.n	800718e <CTRL_getFloorFriction+0x346>
		}else{
			*p_err = 0;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f04f 0200 	mov.w	r2, #0
 8006f94:	601a      	str	r2, [r3, #0]
		if(f_TrgtAngleS<0){
 8006f96:	e0fa      	b.n	800718e <CTRL_getFloorFriction+0x346>
		}
	}
	else{
		if(f_TrgtAngleS<0){
 8006f98:	4b74      	ldr	r3, [pc, #464]	; (800716c <CTRL_getFloorFriction+0x324>)
 8006f9a:	edd3 7a00 	vldr	s15, [r3]
 8006f9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fa6:	d55b      	bpl.n	8007060 <CTRL_getFloorFriction+0x218>
			if(Get_NowAngle() > -0.002)
 8006fa8:	f7fe fb86 	bl	80056b8 <Get_NowAngle>
 8006fac:	ee10 3a10 	vmov	r3, s0
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7f9 faf1 	bl	8000598 <__aeabi_f2d>
 8006fb6:	a362      	add	r3, pc, #392	; (adr r3, 8007140 <CTRL_getFloorFriction+0x2f8>)
 8006fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbc:	f7f9 fdd4 	bl	8000b68 <__aeabi_dcmpgt>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d048      	beq.n	8007058 <CTRL_getFloorFriction+0x210>
				*p_err = (-1.0)*0.43/1000.0 + (-1.0)*0.46/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2.0/PI/740.0;
 8006fc6:	4b69      	ldr	r3, [pc, #420]	; (800716c <CTRL_getFloorFriction+0x324>)
 8006fc8:	edd3 7a00 	vldr	s15, [r3]
 8006fcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fd4:	db03      	blt.n	8006fde <CTRL_getFloorFriction+0x196>
 8006fd6:	4b65      	ldr	r3, [pc, #404]	; (800716c <CTRL_getFloorFriction+0x324>)
 8006fd8:	edd3 7a00 	vldr	s15, [r3]
 8006fdc:	e004      	b.n	8006fe8 <CTRL_getFloorFriction+0x1a0>
 8006fde:	4b63      	ldr	r3, [pc, #396]	; (800716c <CTRL_getFloorFriction+0x324>)
 8006fe0:	edd3 7a00 	vldr	s15, [r3]
 8006fe4:	eef1 7a67 	vneg.f32	s15, s15
 8006fe8:	4b60      	ldr	r3, [pc, #384]	; (800716c <CTRL_getFloorFriction+0x324>)
 8006fea:	ed93 7a00 	vldr	s14, [r3]
 8006fee:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006ff2:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ffa:	ee17 0a90 	vmov	r0, s15
 8006ffe:	f7f9 facb 	bl	8000598 <__aeabi_f2d>
 8007002:	f04f 0200 	mov.w	r2, #0
 8007006:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800700a:	f7f9 fc47 	bl	800089c <__aeabi_ddiv>
 800700e:	4602      	mov	r2, r0
 8007010:	460b      	mov	r3, r1
 8007012:	4610      	mov	r0, r2
 8007014:	4619      	mov	r1, r3
 8007016:	a34c      	add	r3, pc, #304	; (adr r3, 8007148 <CTRL_getFloorFriction+0x300>)
 8007018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701c:	f7f9 fc3e 	bl	800089c <__aeabi_ddiv>
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	4610      	mov	r0, r2
 8007026:	4619      	mov	r1, r3
 8007028:	f04f 0200 	mov.w	r2, #0
 800702c:	4b51      	ldr	r3, [pc, #324]	; (8007174 <CTRL_getFloorFriction+0x32c>)
 800702e:	f7f9 fc35 	bl	800089c <__aeabi_ddiv>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4610      	mov	r0, r2
 8007038:	4619      	mov	r1, r3
 800703a:	a345      	add	r3, pc, #276	; (adr r3, 8007150 <CTRL_getFloorFriction+0x308>)
 800703c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007040:	f7f9 f94a 	bl	80002d8 <__aeabi_dsub>
 8007044:	4602      	mov	r2, r0
 8007046:	460b      	mov	r3, r1
 8007048:	4610      	mov	r0, r2
 800704a:	4619      	mov	r1, r3
 800704c:	f7f9 fdf4 	bl	8000c38 <__aeabi_d2f>
 8007050:	4602      	mov	r2, r0
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	601a      	str	r2, [r3, #0]
/*	if(*p_err>0.0014)
		*p_err = 0.0014;
	if(*p_err<-0.0014)
		*p_err = -0.0014;
*/
}
 8007056:	e09a      	b.n	800718e <CTRL_getFloorFriction+0x346>
				*p_err = (-1.0)*0.37/1000.0;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a47      	ldr	r2, [pc, #284]	; (8007178 <CTRL_getFloorFriction+0x330>)
 800705c:	601a      	str	r2, [r3, #0]
}
 800705e:	e096      	b.n	800718e <CTRL_getFloorFriction+0x346>
		else if(f_TrgtAngleS>0){
 8007060:	4b42      	ldr	r3, [pc, #264]	; (800716c <CTRL_getFloorFriction+0x324>)
 8007062:	edd3 7a00 	vldr	s15, [r3]
 8007066:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800706a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800706e:	f340 8089 	ble.w	8007184 <CTRL_getFloorFriction+0x33c>
			if(Get_NowAngle() < 0.002)
 8007072:	f7fe fb21 	bl	80056b8 <Get_NowAngle>
 8007076:	ee10 3a10 	vmov	r3, s0
 800707a:	4618      	mov	r0, r3
 800707c:	f7f9 fa8c 	bl	8000598 <__aeabi_f2d>
 8007080:	a335      	add	r3, pc, #212	; (adr r3, 8007158 <CTRL_getFloorFriction+0x310>)
 8007082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007086:	f7f9 fd51 	bl	8000b2c <__aeabi_dcmplt>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d075      	beq.n	800717c <CTRL_getFloorFriction+0x334>
				*p_err = 0.43/1000.0 + 0.46/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2.0/PI/740.0;
 8007090:	4b36      	ldr	r3, [pc, #216]	; (800716c <CTRL_getFloorFriction+0x324>)
 8007092:	edd3 7a00 	vldr	s15, [r3]
 8007096:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800709a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800709e:	db03      	blt.n	80070a8 <CTRL_getFloorFriction+0x260>
 80070a0:	4b32      	ldr	r3, [pc, #200]	; (800716c <CTRL_getFloorFriction+0x324>)
 80070a2:	edd3 7a00 	vldr	s15, [r3]
 80070a6:	e004      	b.n	80070b2 <CTRL_getFloorFriction+0x26a>
 80070a8:	4b30      	ldr	r3, [pc, #192]	; (800716c <CTRL_getFloorFriction+0x324>)
 80070aa:	edd3 7a00 	vldr	s15, [r3]
 80070ae:	eef1 7a67 	vneg.f32	s15, s15
 80070b2:	4b2e      	ldr	r3, [pc, #184]	; (800716c <CTRL_getFloorFriction+0x324>)
 80070b4:	ed93 7a00 	vldr	s14, [r3]
 80070b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80070bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80070c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070c4:	ee17 0a90 	vmov	r0, s15
 80070c8:	f7f9 fa66 	bl	8000598 <__aeabi_f2d>
 80070cc:	f04f 0200 	mov.w	r2, #0
 80070d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80070d4:	f7f9 fbe2 	bl	800089c <__aeabi_ddiv>
 80070d8:	4602      	mov	r2, r0
 80070da:	460b      	mov	r3, r1
 80070dc:	4610      	mov	r0, r2
 80070de:	4619      	mov	r1, r3
 80070e0:	a319      	add	r3, pc, #100	; (adr r3, 8007148 <CTRL_getFloorFriction+0x300>)
 80070e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e6:	f7f9 fbd9 	bl	800089c <__aeabi_ddiv>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	4610      	mov	r0, r2
 80070f0:	4619      	mov	r1, r3
 80070f2:	f04f 0200 	mov.w	r2, #0
 80070f6:	4b1f      	ldr	r3, [pc, #124]	; (8007174 <CTRL_getFloorFriction+0x32c>)
 80070f8:	f7f9 fbd0 	bl	800089c <__aeabi_ddiv>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4610      	mov	r0, r2
 8007102:	4619      	mov	r1, r3
 8007104:	a312      	add	r3, pc, #72	; (adr r3, 8007150 <CTRL_getFloorFriction+0x308>)
 8007106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710a:	f7f9 f8e7 	bl	80002dc <__adddf3>
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	4610      	mov	r0, r2
 8007114:	4619      	mov	r1, r3
 8007116:	f7f9 fd8f 	bl	8000c38 <__aeabi_d2f>
 800711a:	4602      	mov	r2, r0
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	601a      	str	r2, [r3, #0]
}
 8007120:	e035      	b.n	800718e <CTRL_getFloorFriction+0x346>
 8007122:	bf00      	nop
 8007124:	f3af 8000 	nop.w
 8007128:	00000000 	.word	0x00000000
 800712c:	4072c000 	.word	0x4072c000
 8007130:	9999999a 	.word	0x9999999a
 8007134:	3fa99999 	.word	0x3fa99999
 8007138:	d2f1a9fc 	.word	0xd2f1a9fc
 800713c:	3f40624d 	.word	0x3f40624d
 8007140:	d2f1a9fc 	.word	0xd2f1a9fc
 8007144:	bf60624d 	.word	0xbf60624d
 8007148:	00000000 	.word	0x00000000
 800714c:	400921fa 	.word	0x400921fa
 8007150:	725c3dee 	.word	0x725c3dee
 8007154:	3f4d29dc 	.word	0x3f4d29dc
 8007158:	d2f1a9fc 	.word	0xd2f1a9fc
 800715c:	3f60624d 	.word	0x3f60624d
 8007160:	2000083a 	.word	0x2000083a
 8007164:	3d1e1b09 	.word	0x3d1e1b09
 8007168:	3d09374c 	.word	0x3d09374c
 800716c:	20000270 	.word	0x20000270
 8007170:	20000234 	.word	0x20000234
 8007174:	40872000 	.word	0x40872000
 8007178:	b9c1fc8f 	.word	0xb9c1fc8f
				*p_err = 0.37/1000.0;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a06      	ldr	r2, [pc, #24]	; (8007198 <CTRL_getFloorFriction+0x350>)
 8007180:	601a      	str	r2, [r3, #0]
}
 8007182:	e004      	b.n	800718e <CTRL_getFloorFriction+0x346>
			*p_err = 0;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f04f 0200 	mov.w	r2, #0
 800718a:	601a      	str	r2, [r3, #0]
}
 800718c:	e7ff      	b.n	800718e <CTRL_getFloorFriction+0x346>
 800718e:	bf00      	nop
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	39c1fc8f 	.word	0x39c1fc8f

0800719c <CTRL_outMot>:

void CTRL_outMot( float f_duty10_R, float f_duty10_L )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b084      	sub	sp, #16
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80071a6:	edc7 0a00 	vstr	s1, [r7]
	float	f_temp;			// 

	/* PWM */
	f_duty10_R = f_duty10_R*1000.0;
 80071aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80071ae:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80072e0 <CTRL_outMot+0x144>
 80071b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071b6:	edc7 7a01 	vstr	s15, [r7, #4]
	f_duty10_L = f_duty10_L*1000.0;
 80071ba:	edd7 7a00 	vldr	s15, [r7]
 80071be:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80072e0 <CTRL_outMot+0x144>
 80071c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071c6:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	if( 60 < f_duty10_R ){									// 
 80071ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80071ce:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80072e4 <CTRL_outMot+0x148>
 80071d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80071d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071da:	dd0e      	ble.n	80071fa <CTRL_outMot+0x5e>
		DCM_setDirCw( DCM_R );
 80071dc:	2000      	movs	r0, #0
 80071de:	f001 f8f5 	bl	80083cc <DCM_setDirCw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_duty10_R );
 80071e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80071e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071ea:	ee17 3a90 	vmov	r3, s15
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	4619      	mov	r1, r3
 80071f2:	2000      	movs	r0, #0
 80071f4:	f001 f93e 	bl	8008474 <DCM_setPwmDuty>
 80071f8:	e02a      	b.n	8007250 <CTRL_outMot+0xb4>
	}
	else if( f_duty10_R < -60 ){							// 
 80071fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80071fe:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80072e8 <CTRL_outMot+0x14c>
 8007202:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800720a:	d51e      	bpl.n	800724a <CTRL_outMot+0xae>
		f_temp = f_duty10_R * -1.0;
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f7f9 f9c3 	bl	8000598 <__aeabi_f2d>
 8007212:	4602      	mov	r2, r0
 8007214:	460b      	mov	r3, r1
 8007216:	4610      	mov	r0, r2
 8007218:	4619      	mov	r1, r3
 800721a:	f7f9 fd0d 	bl	8000c38 <__aeabi_d2f>
 800721e:	4603      	mov	r3, r0
 8007220:	ee07 3a90 	vmov	s15, r3
 8007224:	eef1 7a67 	vneg.f32	s15, s15
 8007228:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_R );
 800722c:	2000      	movs	r0, #0
 800722e:	f001 f8e0 	bl	80083f2 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_temp );
 8007232:	edd7 7a03 	vldr	s15, [r7, #12]
 8007236:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800723a:	ee17 3a90 	vmov	r3, s15
 800723e:	b29b      	uxth	r3, r3
 8007240:	4619      	mov	r1, r3
 8007242:	2000      	movs	r0, #0
 8007244:	f001 f916 	bl	8008474 <DCM_setPwmDuty>
 8007248:	e002      	b.n	8007250 <CTRL_outMot+0xb4>
	}
	else{
		DCM_brakeMot( DCM_R );								// 
 800724a:	2000      	movs	r0, #0
 800724c:	f001 f8e4 	bl	8008418 <DCM_brakeMot>
	}

	/*  */
	if( 60 < f_duty10_L ){									// 
 8007250:	edd7 7a00 	vldr	s15, [r7]
 8007254:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80072e4 <CTRL_outMot+0x148>
 8007258:	eef4 7ac7 	vcmpe.f32	s15, s14
 800725c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007260:	dd0e      	ble.n	8007280 <CTRL_outMot+0xe4>
		DCM_setDirCw( DCM_L );
 8007262:	2001      	movs	r0, #1
 8007264:	f001 f8b2 	bl	80083cc <DCM_setDirCw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_duty10_L );
 8007268:	edd7 7a00 	vldr	s15, [r7]
 800726c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007270:	ee17 3a90 	vmov	r3, s15
 8007274:	b29b      	uxth	r3, r3
 8007276:	4619      	mov	r1, r3
 8007278:	2001      	movs	r0, #1
 800727a:	f001 f8fb 	bl	8008474 <DCM_setPwmDuty>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
	}
	else{
		DCM_brakeMot( DCM_L );								// 
	}
}
 800727e:	e02a      	b.n	80072d6 <CTRL_outMot+0x13a>
	else if( f_duty10_L < -60 ){							// 
 8007280:	edd7 7a00 	vldr	s15, [r7]
 8007284:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80072e8 <CTRL_outMot+0x14c>
 8007288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007290:	d51e      	bpl.n	80072d0 <CTRL_outMot+0x134>
		f_temp = f_duty10_L * -1.0;
 8007292:	6838      	ldr	r0, [r7, #0]
 8007294:	f7f9 f980 	bl	8000598 <__aeabi_f2d>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4610      	mov	r0, r2
 800729e:	4619      	mov	r1, r3
 80072a0:	f7f9 fcca 	bl	8000c38 <__aeabi_d2f>
 80072a4:	4603      	mov	r3, r0
 80072a6:	ee07 3a90 	vmov	s15, r3
 80072aa:	eef1 7a67 	vneg.f32	s15, s15
 80072ae:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_L );
 80072b2:	2001      	movs	r0, #1
 80072b4:	f001 f89d 	bl	80083f2 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
 80072b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80072bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072c0:	ee17 3a90 	vmov	r3, s15
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	4619      	mov	r1, r3
 80072c8:	2001      	movs	r0, #1
 80072ca:	f001 f8d3 	bl	8008474 <DCM_setPwmDuty>
}
 80072ce:	e002      	b.n	80072d6 <CTRL_outMot+0x13a>
		DCM_brakeMot( DCM_L );								// 
 80072d0:	2001      	movs	r0, #1
 80072d2:	f001 f8a1 	bl	8008418 <DCM_brakeMot>
}
 80072d6:	bf00      	nop
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	447a0000 	.word	0x447a0000
 80072e4:	42700000 	.word	0x42700000
 80072e8:	c2700000 	.word	0xc2700000
 80072ec:	00000000 	.word	0x00000000

080072f0 <CTRL_pol>:

void CTRL_pol( void )
{
 80072f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80072f4:	b090      	sub	sp, #64	; 0x40
 80072f6:	af00      	add	r7, sp, #0
	float f_feedFoard_speed		= 0;		// [] 
 80072f8:	f04f 0300 	mov.w	r3, #0
 80072fc:	627b      	str	r3, [r7, #36]	; 0x24
	float f_feedFoard_angle		= 0;		// [] 
 80072fe:	f04f 0300 	mov.w	r3, #0
 8007302:	623b      	str	r3, [r7, #32]
	float f_speedCtrl			= 0;		// [] 
 8007304:	f04f 0300 	mov.w	r3, #0
 8007308:	61fb      	str	r3, [r7, #28]
	float f_angleSpeedCtrl			= 0;	// [] 
 800730a:	f04f 0300 	mov.w	r3, #0
 800730e:	61bb      	str	r3, [r7, #24]
	float f_angleCtrl			= 0;		// [] 
 8007310:	f04f 0300 	mov.w	r3, #0
 8007314:	617b      	str	r3, [r7, #20]
	float f_distSenCtrl			= 0;		// [] 
 8007316:	f04f 0300 	mov.w	r3, #0
 800731a:	613b      	str	r3, [r7, #16]
	float f_frontwall_v_Ctrl		= 0;
 800731c:	f04f 0300 	mov.w	r3, #0
 8007320:	60fb      	str	r3, [r7, #12]
	float f_frontwall_omega_Ctrl	= 0;
 8007322:	f04f 0300 	mov.w	r3, #0
 8007326:	60bb      	str	r3, [r7, #8]
	float f_floorfriction		= 0;
 8007328:	f04f 0300 	mov.w	r3, #0
 800732c:	607b      	str	r3, [r7, #4]
	float f_duty10_R;						// [] PWM-DUTY[0.1%]
	float f_duty10_L;						// [] PWM-DUTY[0.1%]

	float TR = 0.0;
 800732e:	f04f 0300 	mov.w	r3, #0
 8007332:	62fb      	str	r3, [r7, #44]	; 0x2c
	float TL = 0.0;
 8007334:	f04f 0300 	mov.w	r3, #0
 8007338:	62bb      	str	r3, [r7, #40]	; 0x28
	float Ir = 0.0;
 800733a:	f04f 0300 	mov.w	r3, #0
 800733e:	637b      	str	r3, [r7, #52]	; 0x34
	float Il = 0.0;
 8007340:	f04f 0300 	mov.w	r3, #0
 8007344:	633b      	str	r3, [r7, #48]	; 0x30

	ENC_GetDiv( &l_CntR, &l_CntL );					// []
 8007346:	49b8      	ldr	r1, [pc, #736]	; (8007628 <CTRL_pol+0x338>)
 8007348:	48b8      	ldr	r0, [pc, #736]	; (800762c <CTRL_pol+0x33c>)
 800734a:	f001 f97d 	bl	8008648 <ENC_GetDiv>
	//add get_motor_omega(l_CntR,l_CntL);
	CTRL_refNow();									// 
 800734e:	f7fe fb6f 	bl	8005a30 <CTRL_refNow>
	CTRL_refTarget();								// 
 8007352:	f7fe fc09 	bl	8005b68 <CTRL_refTarget>

	/*  */
	if( uc_CtrlFlag != TRUE ){
 8007356:	4bb6      	ldr	r3, [pc, #728]	; (8007630 <CTRL_pol+0x340>)
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	2b01      	cmp	r3, #1
 800735c:	f041 800d 	bne.w	800837a <CTRL_pol+0x108a>
		 return;		// 
	}
	if(SW_ON == SW_IsOn_0()){
 8007360:	f7fa fea4 	bl	80020ac <SW_IsOn_0>
 8007364:	4603      	mov	r3, r0
 8007366:	2b01      	cmp	r3, #1
 8007368:	d101      	bne.n	800736e <CTRL_pol+0x7e>
		Failsafe_flag();
 800736a:	f001 f80b 	bl	8008384 <Failsafe_flag>
	}

	/*  */
	if (SYS_isOutOfCtrl() == TRUE ){
 800736e:	f001 f821 	bl	80083b4 <SYS_isOutOfCtrl>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d019      	beq.n	80073ac <CTRL_pol+0xbc>

		f_DistErrSum = 0;				// 
 8007378:	4bae      	ldr	r3, [pc, #696]	; (8007634 <CTRL_pol+0x344>)
 800737a:	f04f 0200 	mov.w	r2, #0
 800737e:	601a      	str	r2, [r3, #0]
		f_NowDist = f_LastDist;			// 
 8007380:	4bad      	ldr	r3, [pc, #692]	; (8007638 <CTRL_pol+0x348>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4aad      	ldr	r2, [pc, #692]	; (800763c <CTRL_pol+0x34c>)
 8007386:	6013      	str	r3, [r2, #0]
		f_NowAngle = f_LastAngle;		// 
 8007388:	4bad      	ldr	r3, [pc, #692]	; (8007640 <CTRL_pol+0x350>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4aad      	ldr	r2, [pc, #692]	; (8007644 <CTRL_pol+0x354>)
 800738e:	6013      	str	r3, [r2, #0]
		f_Time = f_TrgtTime;			// 
 8007390:	4bad      	ldr	r3, [pc, #692]	; (8007648 <CTRL_pol+0x358>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4aad      	ldr	r2, [pc, #692]	; (800764c <CTRL_pol+0x35c>)
 8007396:	6013      	str	r3, [r2, #0]

	 	CTRL_stop();				// 
 8007398:	f7fe f9f6 	bl	8005788 <CTRL_stop>
		CTRL_clrData();					// 
 800739c:	f7fe fa04 	bl	80057a8 <CTRL_clrData>
		DCM_brakeMot( DCM_R );			// 
 80073a0:	2000      	movs	r0, #0
 80073a2:	f001 f839 	bl	8008418 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );			// 
 80073a6:	2001      	movs	r0, #1
 80073a8:	f001 f836 	bl	8008418 <DCM_brakeMot>
/*	ENC_GetDiv( &l_CntR, &l_CntL );					// []
	//add get_motor_omega(l_CntR,l_CntL);
	CTRL_refNow();									// 
	CTRL_refTarget();								// 
*/
	f_NowAngle = GYRO_getNowAngle();					// [deg]
 80073ac:	f001 faf6 	bl	800899c <GYRO_getNowAngle>
 80073b0:	eef0 7a40 	vmov.f32	s15, s0
 80073b4:	4ba3      	ldr	r3, [pc, #652]	; (8007644 <CTRL_pol+0x354>)
 80073b6:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	CTRL_getFF_speed( &f_feedFoard_speed );					// [] 
 80073ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80073be:	4618      	mov	r0, r3
 80073c0:	f7ff f996 	bl	80066f0 <CTRL_getFF_speed>
	CTRL_getFF_angle( &f_feedFoard_angle );					// [] 
 80073c4:	f107 0320 	add.w	r3, r7, #32
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7ff f9e7 	bl	800679c <CTRL_getFF_angle>
	CTRL_getSpeedFB( &f_speedCtrl );				// [] 
 80073ce:	f107 031c 	add.w	r3, r7, #28
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7ff fa58 	bl	8006888 <CTRL_getSpeedFB>
	CTRL_getAngleSpeedFB( &f_angleSpeedCtrl );		// [] 
 80073d8:	f107 0318 	add.w	r3, r7, #24
 80073dc:	4618      	mov	r0, r3
 80073de:	f7ff fac1 	bl	8006964 <CTRL_getAngleSpeedFB>
	CTRL_getAngleFB( &f_angleCtrl );		//angle ctrl
 80073e2:	f107 0314 	add.w	r3, r7, #20
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7ff fb58 	bl	8006a9c <CTRL_getAngleFB>
	CTRL_getSenFB( &f_distSenCtrl );				// [] 
 80073ec:	f107 0310 	add.w	r3, r7, #16
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7ff fbb9 	bl	8006b68 <CTRL_getSenFB>
	CTRL_getFloorFriction( &f_floorfriction );
 80073f6:	1d3b      	adds	r3, r7, #4
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7ff fd25 	bl	8006e48 <CTRL_getFloorFriction>
	CTRL_get_frontwall_v_FB( &f_frontwall_v_Ctrl);
 80073fe:	f107 030c 	add.w	r3, r7, #12
 8007402:	4618      	mov	r0, r3
 8007404:	f7ff fc26 	bl	8006c54 <CTRL_get_frontwall_v_FB>
	CTRL_get_frontwall_omega_FB( &f_frontwall_omega_Ctrl);
 8007408:	f107 0308 	add.w	r3, r7, #8
 800740c:	4618      	mov	r0, r3
 800740e:	f7ff fca5 	bl	8006d5c <CTRL_get_frontwall_omega_FB>

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8007412:	4b8f      	ldr	r3, [pc, #572]	; (8007650 <CTRL_pol+0x360>)
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d01c      	beq.n	8007454 <CTRL_pol+0x164>
 800741a:	4b8d      	ldr	r3, [pc, #564]	; (8007650 <CTRL_pol+0x360>)
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	2b01      	cmp	r3, #1
 8007420:	d018      	beq.n	8007454 <CTRL_pol+0x164>
 8007422:	4b8b      	ldr	r3, [pc, #556]	; (8007650 <CTRL_pol+0x360>)
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	2b02      	cmp	r3, #2
 8007428:	d014      	beq.n	8007454 <CTRL_pol+0x164>
 800742a:	4b89      	ldr	r3, [pc, #548]	; (8007650 <CTRL_pol+0x360>)
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	2b0a      	cmp	r3, #10
 8007430:	d010      	beq.n	8007454 <CTRL_pol+0x164>
 8007432:	4b87      	ldr	r3, [pc, #540]	; (8007650 <CTRL_pol+0x360>)
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	2b0e      	cmp	r3, #14
 8007438:	d00c      	beq.n	8007454 <CTRL_pol+0x164>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 800743a:	4b85      	ldr	r3, [pc, #532]	; (8007650 <CTRL_pol+0x360>)
 800743c:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 800743e:	2b03      	cmp	r3, #3
 8007440:	d008      	beq.n	8007454 <CTRL_pol+0x164>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8007442:	4b83      	ldr	r3, [pc, #524]	; (8007650 <CTRL_pol+0x360>)
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	2b04      	cmp	r3, #4
 8007448:	d004      	beq.n	8007454 <CTRL_pol+0x164>
 800744a:	4b81      	ldr	r3, [pc, #516]	; (8007650 <CTRL_pol+0x360>)
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	2b05      	cmp	r3, #5
 8007450:	f040 8104 	bne.w	800765c <CTRL_pol+0x36c>
	){
		TR = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl+ f_distSenCtrl)))/GEAR_RATIO;
 8007454:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007458:	edd7 7a07 	vldr	s15, [r7, #28]
 800745c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007460:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8007654 <CTRL_pol+0x364>
 8007464:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007468:	ee17 0a90 	vmov	r0, s15
 800746c:	f7f9 f894 	bl	8000598 <__aeabi_f2d>
 8007470:	a361      	add	r3, pc, #388	; (adr r3, 80075f8 <CTRL_pol+0x308>)
 8007472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007476:	f7f8 ff31 	bl	80002dc <__adddf3>
 800747a:	4602      	mov	r2, r0
 800747c:	460b      	mov	r3, r1
 800747e:	4610      	mov	r0, r2
 8007480:	4619      	mov	r1, r3
 8007482:	a35f      	add	r3, pc, #380	; (adr r3, 8007600 <CTRL_pol+0x310>)
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f7f9 f8de 	bl	8000648 <__aeabi_dmul>
 800748c:	4602      	mov	r2, r0
 800748e:	460b      	mov	r3, r1
 8007490:	4614      	mov	r4, r2
 8007492:	461d      	mov	r5, r3
 8007494:	ed97 7a08 	vldr	s14, [r7, #32]
 8007498:	edd7 7a06 	vldr	s15, [r7, #24]
 800749c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80074a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80074a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074a8:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8007658 <CTRL_pol+0x368>
 80074ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074b0:	ee17 0a90 	vmov	r0, s15
 80074b4:	f7f9 f870 	bl	8000598 <__aeabi_f2d>
 80074b8:	a353      	add	r3, pc, #332	; (adr r3, 8007608 <CTRL_pol+0x318>)
 80074ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074be:	f7f9 f8c3 	bl	8000648 <__aeabi_dmul>
 80074c2:	4602      	mov	r2, r0
 80074c4:	460b      	mov	r3, r1
 80074c6:	4620      	mov	r0, r4
 80074c8:	4629      	mov	r1, r5
 80074ca:	f7f8 ff07 	bl	80002dc <__adddf3>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	4610      	mov	r0, r2
 80074d4:	4619      	mov	r1, r3
 80074d6:	a34e      	add	r3, pc, #312	; (adr r3, 8007610 <CTRL_pol+0x320>)
 80074d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074dc:	f7f9 f9de 	bl	800089c <__aeabi_ddiv>
 80074e0:	4602      	mov	r2, r0
 80074e2:	460b      	mov	r3, r1
 80074e4:	4610      	mov	r0, r2
 80074e6:	4619      	mov	r1, r3
 80074e8:	f7f9 fba6 	bl	8000c38 <__aeabi_d2f>
 80074ec:	4603      	mov	r3, r0
 80074ee:	62fb      	str	r3, [r7, #44]	; 0x2c
		TL = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl+ f_distSenCtrl)))/GEAR_RATIO;
 80074f0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80074f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80074f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074fc:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8007654 <CTRL_pol+0x364>
 8007500:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007504:	ee17 0a90 	vmov	r0, s15
 8007508:	f7f9 f846 	bl	8000598 <__aeabi_f2d>
 800750c:	a33a      	add	r3, pc, #232	; (adr r3, 80075f8 <CTRL_pol+0x308>)
 800750e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007512:	f7f8 fee3 	bl	80002dc <__adddf3>
 8007516:	4602      	mov	r2, r0
 8007518:	460b      	mov	r3, r1
 800751a:	4610      	mov	r0, r2
 800751c:	4619      	mov	r1, r3
 800751e:	a338      	add	r3, pc, #224	; (adr r3, 8007600 <CTRL_pol+0x310>)
 8007520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007524:	f7f9 f890 	bl	8000648 <__aeabi_dmul>
 8007528:	4602      	mov	r2, r0
 800752a:	460b      	mov	r3, r1
 800752c:	4614      	mov	r4, r2
 800752e:	461d      	mov	r5, r3
 8007530:	ed97 7a08 	vldr	s14, [r7, #32]
 8007534:	edd7 7a06 	vldr	s15, [r7, #24]
 8007538:	ee37 7a27 	vadd.f32	s14, s14, s15
 800753c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007540:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007544:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8007658 <CTRL_pol+0x368>
 8007548:	ee67 7a87 	vmul.f32	s15, s15, s14
 800754c:	ee17 0a90 	vmov	r0, s15
 8007550:	f7f9 f822 	bl	8000598 <__aeabi_f2d>
 8007554:	a32c      	add	r3, pc, #176	; (adr r3, 8007608 <CTRL_pol+0x318>)
 8007556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755a:	f7f9 f875 	bl	8000648 <__aeabi_dmul>
 800755e:	4602      	mov	r2, r0
 8007560:	460b      	mov	r3, r1
 8007562:	4620      	mov	r0, r4
 8007564:	4629      	mov	r1, r5
 8007566:	f7f8 feb7 	bl	80002d8 <__aeabi_dsub>
 800756a:	4602      	mov	r2, r0
 800756c:	460b      	mov	r3, r1
 800756e:	4610      	mov	r0, r2
 8007570:	4619      	mov	r1, r3
 8007572:	a327      	add	r3, pc, #156	; (adr r3, 8007610 <CTRL_pol+0x320>)
 8007574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007578:	f7f9 f990 	bl	800089c <__aeabi_ddiv>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4610      	mov	r0, r2
 8007582:	4619      	mov	r1, r3
 8007584:	f7f9 fb58 	bl	8000c38 <__aeabi_d2f>
 8007588:	4603      	mov	r3, r0
 800758a:	62bb      	str	r3, [r7, #40]	; 0x28
		Ir = (TR+0.0255/1000.0)/Torque_constant;
 800758c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800758e:	f7f9 f803 	bl	8000598 <__aeabi_f2d>
 8007592:	a321      	add	r3, pc, #132	; (adr r3, 8007618 <CTRL_pol+0x328>)
 8007594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007598:	f7f8 fea0 	bl	80002dc <__adddf3>
 800759c:	4602      	mov	r2, r0
 800759e:	460b      	mov	r3, r1
 80075a0:	4610      	mov	r0, r2
 80075a2:	4619      	mov	r1, r3
 80075a4:	a31e      	add	r3, pc, #120	; (adr r3, 8007620 <CTRL_pol+0x330>)
 80075a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075aa:	f7f9 f977 	bl	800089c <__aeabi_ddiv>
 80075ae:	4602      	mov	r2, r0
 80075b0:	460b      	mov	r3, r1
 80075b2:	4610      	mov	r0, r2
 80075b4:	4619      	mov	r1, r3
 80075b6:	f7f9 fb3f 	bl	8000c38 <__aeabi_d2f>
 80075ba:	4603      	mov	r3, r0
 80075bc:	637b      	str	r3, [r7, #52]	; 0x34
		Il = (TL+0.0255/1000.0)/Torque_constant;
 80075be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075c0:	f7f8 ffea 	bl	8000598 <__aeabi_f2d>
 80075c4:	a314      	add	r3, pc, #80	; (adr r3, 8007618 <CTRL_pol+0x328>)
 80075c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ca:	f7f8 fe87 	bl	80002dc <__adddf3>
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	4610      	mov	r0, r2
 80075d4:	4619      	mov	r1, r3
 80075d6:	a312      	add	r3, pc, #72	; (adr r3, 8007620 <CTRL_pol+0x330>)
 80075d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075dc:	f7f9 f95e 	bl	800089c <__aeabi_ddiv>
 80075e0:	4602      	mov	r2, r0
 80075e2:	460b      	mov	r3, r1
 80075e4:	4610      	mov	r0, r2
 80075e6:	4619      	mov	r1, r3
 80075e8:	f7f9 fb26 	bl	8000c38 <__aeabi_d2f>
 80075ec:	4603      	mov	r3, r0
 80075ee:	633b      	str	r3, [r7, #48]	; 0x30
 80075f0:	f000 bd84 	b.w	80080fc <CTRL_pol+0xe0c>
 80075f4:	f3af 8000 	nop.w
 80075f8:	47ae147b 	.word	0x47ae147b
 80075fc:	3f847ae1 	.word	0x3f847ae1
 8007600:	a0000000 	.word	0xa0000000
 8007604:	3f699999 	.word	0x3f699999
 8007608:	ca518cec 	.word	0xca518cec
 800760c:	3fc7e16e 	.word	0x3fc7e16e
 8007610:	c0000000 	.word	0xc0000000
 8007614:	400ccccc 	.word	0x400ccccc
 8007618:	a821f299 	.word	0xa821f299
 800761c:	3efabd1a 	.word	0x3efabd1a
 8007620:	40000000 	.word	0x40000000
 8007624:	3f4376d5 	.word	0x3f4376d5
 8007628:	2000151c 	.word	0x2000151c
 800762c:	20001520 	.word	0x20001520
 8007630:	2000021c 	.word	0x2000021c
 8007634:	20000260 	.word	0x20000260
 8007638:	2000024c 	.word	0x2000024c
 800763c:	20000254 	.word	0x20000254
 8007640:	20000280 	.word	0x20000280
 8007644:	20000284 	.word	0x20000284
 8007648:	20000008 	.word	0x20000008
 800764c:	20000220 	.word	0x20000220
 8007650:	2000083a 	.word	0x2000083a
 8007654:	3c9374bc 	.word	0x3c9374bc
 8007658:	369a59b3 	.word	0x369a59b3
	}

	/*  */
	else if( en_Type == CTRL_HIT_WALL ){
 800765c:	4bc6      	ldr	r3, [pc, #792]	; (8007978 <CTRL_pol+0x688>)
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	2b06      	cmp	r3, #6
 8007662:	d179      	bne.n	8007758 <CTRL_pol+0x468>
		TR = (TIRE_D/2.0/2.0)*(Weight*(f_feedFoard_speed * FF_HIT_BALANCE_R/3500.0 ));		
 8007664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007666:	4618      	mov	r0, r3
 8007668:	f7f8 ff96 	bl	8000598 <__aeabi_f2d>
 800766c:	a3b0      	add	r3, pc, #704	; (adr r3, 8007930 <CTRL_pol+0x640>)
 800766e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007672:	f7f9 f913 	bl	800089c <__aeabi_ddiv>
 8007676:	4602      	mov	r2, r0
 8007678:	460b      	mov	r3, r1
 800767a:	4610      	mov	r0, r2
 800767c:	4619      	mov	r1, r3
 800767e:	a3ae      	add	r3, pc, #696	; (adr r3, 8007938 <CTRL_pol+0x648>)
 8007680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007684:	f7f8 ffe0 	bl	8000648 <__aeabi_dmul>
 8007688:	4602      	mov	r2, r0
 800768a:	460b      	mov	r3, r1
 800768c:	4610      	mov	r0, r2
 800768e:	4619      	mov	r1, r3
 8007690:	a3ab      	add	r3, pc, #684	; (adr r3, 8007940 <CTRL_pol+0x650>)
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	f7f8 ffd7 	bl	8000648 <__aeabi_dmul>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	4610      	mov	r0, r2
 80076a0:	4619      	mov	r1, r3
 80076a2:	f7f9 fac9 	bl	8000c38 <__aeabi_d2f>
 80076a6:	4603      	mov	r3, r0
 80076a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		TL = (TIRE_D/2.0/2.0)*(Weight*(f_feedFoard_speed * FF_HIT_BALANCE_R/3500.0 ));
 80076aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7f8 ff73 	bl	8000598 <__aeabi_f2d>
 80076b2:	a39f      	add	r3, pc, #636	; (adr r3, 8007930 <CTRL_pol+0x640>)
 80076b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b8:	f7f9 f8f0 	bl	800089c <__aeabi_ddiv>
 80076bc:	4602      	mov	r2, r0
 80076be:	460b      	mov	r3, r1
 80076c0:	4610      	mov	r0, r2
 80076c2:	4619      	mov	r1, r3
 80076c4:	a39c      	add	r3, pc, #624	; (adr r3, 8007938 <CTRL_pol+0x648>)
 80076c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ca:	f7f8 ffbd 	bl	8000648 <__aeabi_dmul>
 80076ce:	4602      	mov	r2, r0
 80076d0:	460b      	mov	r3, r1
 80076d2:	4610      	mov	r0, r2
 80076d4:	4619      	mov	r1, r3
 80076d6:	a39a      	add	r3, pc, #616	; (adr r3, 8007940 <CTRL_pol+0x650>)
 80076d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076dc:	f7f8 ffb4 	bl	8000648 <__aeabi_dmul>
 80076e0:	4602      	mov	r2, r0
 80076e2:	460b      	mov	r3, r1
 80076e4:	4610      	mov	r0, r2
 80076e6:	4619      	mov	r1, r3
 80076e8:	f7f9 faa6 	bl	8000c38 <__aeabi_d2f>
 80076ec:	4603      	mov	r3, r0
 80076ee:	62bb      	str	r3, [r7, #40]	; 0x28
		Ir = (TR-0.0255/1000.0)/Torque_constant;
 80076f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076f2:	f7f8 ff51 	bl	8000598 <__aeabi_f2d>
 80076f6:	a394      	add	r3, pc, #592	; (adr r3, 8007948 <CTRL_pol+0x658>)
 80076f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fc:	f7f8 fdec 	bl	80002d8 <__aeabi_dsub>
 8007700:	4602      	mov	r2, r0
 8007702:	460b      	mov	r3, r1
 8007704:	4610      	mov	r0, r2
 8007706:	4619      	mov	r1, r3
 8007708:	a391      	add	r3, pc, #580	; (adr r3, 8007950 <CTRL_pol+0x660>)
 800770a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770e:	f7f9 f8c5 	bl	800089c <__aeabi_ddiv>
 8007712:	4602      	mov	r2, r0
 8007714:	460b      	mov	r3, r1
 8007716:	4610      	mov	r0, r2
 8007718:	4619      	mov	r1, r3
 800771a:	f7f9 fa8d 	bl	8000c38 <__aeabi_d2f>
 800771e:	4603      	mov	r3, r0
 8007720:	637b      	str	r3, [r7, #52]	; 0x34
		Il = (TL-0.0255/1000.0)/Torque_constant;
 8007722:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007724:	f7f8 ff38 	bl	8000598 <__aeabi_f2d>
 8007728:	a387      	add	r3, pc, #540	; (adr r3, 8007948 <CTRL_pol+0x658>)
 800772a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772e:	f7f8 fdd3 	bl	80002d8 <__aeabi_dsub>
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	4610      	mov	r0, r2
 8007738:	4619      	mov	r1, r3
 800773a:	a385      	add	r3, pc, #532	; (adr r3, 8007950 <CTRL_pol+0x660>)
 800773c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007740:	f7f9 f8ac 	bl	800089c <__aeabi_ddiv>
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	4610      	mov	r0, r2
 800774a:	4619      	mov	r1, r3
 800774c:	f7f9 fa74 	bl	8000c38 <__aeabi_d2f>
 8007750:	4603      	mov	r3, r0
 8007752:	633b      	str	r3, [r7, #48]	; 0x30
 8007754:	f000 bcd2 	b.w	80080fc <CTRL_pol+0xe0c>
	}

	/*  */
	else if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 8007758:	4b87      	ldr	r3, [pc, #540]	; (8007978 <CTRL_pol+0x688>)
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	2b0b      	cmp	r3, #11
 800775e:	d008      	beq.n	8007772 <CTRL_pol+0x482>
 8007760:	4b85      	ldr	r3, [pc, #532]	; (8007978 <CTRL_pol+0x688>)
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	2b0c      	cmp	r3, #12
 8007766:	d004      	beq.n	8007772 <CTRL_pol+0x482>
 8007768:	4b83      	ldr	r3, [pc, #524]	; (8007978 <CTRL_pol+0x688>)
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	2b0d      	cmp	r3, #13
 800776e:	f040 8206 	bne.w	8007b7e <CTRL_pol+0x88e>
		/*  */
		if( f_LastAngle > 0 ){
 8007772:	4b82      	ldr	r3, [pc, #520]	; (800797c <CTRL_pol+0x68c>)
 8007774:	edd3 7a00 	vldr	s15, [r3]
 8007778:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800777c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007780:	f340 8102 	ble.w	8007988 <CTRL_pol+0x698>
			TR = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007784:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007788:	edd7 7a07 	vldr	s15, [r7, #28]
 800778c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007790:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8007984 <CTRL_pol+0x694>
 8007794:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007798:	ee17 0a90 	vmov	r0, s15
 800779c:	f7f8 fefc 	bl	8000598 <__aeabi_f2d>
 80077a0:	a36d      	add	r3, pc, #436	; (adr r3, 8007958 <CTRL_pol+0x668>)
 80077a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a6:	f7f8 fd99 	bl	80002dc <__adddf3>
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	4610      	mov	r0, r2
 80077b0:	4619      	mov	r1, r3
 80077b2:	a363      	add	r3, pc, #396	; (adr r3, 8007940 <CTRL_pol+0x650>)
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f7f8 ff46 	bl	8000648 <__aeabi_dmul>
 80077bc:	4602      	mov	r2, r0
 80077be:	460b      	mov	r3, r1
 80077c0:	4614      	mov	r4, r2
 80077c2:	461d      	mov	r5, r3
 80077c4:	ed97 7a08 	vldr	s14, [r7, #32]
 80077c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80077cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80077d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80077d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80077d8:	ee17 0a90 	vmov	r0, s15
 80077dc:	f7f8 fedc 	bl	8000598 <__aeabi_f2d>
 80077e0:	a35f      	add	r3, pc, #380	; (adr r3, 8007960 <CTRL_pol+0x670>)
 80077e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e6:	f7f8 ff2f 	bl	8000648 <__aeabi_dmul>
 80077ea:	4602      	mov	r2, r0
 80077ec:	460b      	mov	r3, r1
 80077ee:	4690      	mov	r8, r2
 80077f0:	4699      	mov	r9, r3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	4618      	mov	r0, r3
 80077f6:	f7f8 fecf 	bl	8000598 <__aeabi_f2d>
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	4640      	mov	r0, r8
 8007800:	4649      	mov	r1, r9
 8007802:	f7f8 fd6b 	bl	80002dc <__adddf3>
 8007806:	4602      	mov	r2, r0
 8007808:	460b      	mov	r3, r1
 800780a:	4610      	mov	r0, r2
 800780c:	4619      	mov	r1, r3
 800780e:	a356      	add	r3, pc, #344	; (adr r3, 8007968 <CTRL_pol+0x678>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f7f8 ff18 	bl	8000648 <__aeabi_dmul>
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	4620      	mov	r0, r4
 800781e:	4629      	mov	r1, r5
 8007820:	f7f8 fd5c 	bl	80002dc <__adddf3>
 8007824:	4602      	mov	r2, r0
 8007826:	460b      	mov	r3, r1
 8007828:	4610      	mov	r0, r2
 800782a:	4619      	mov	r1, r3
 800782c:	a350      	add	r3, pc, #320	; (adr r3, 8007970 <CTRL_pol+0x680>)
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	f7f9 f833 	bl	800089c <__aeabi_ddiv>
 8007836:	4602      	mov	r2, r0
 8007838:	460b      	mov	r3, r1
 800783a:	4610      	mov	r0, r2
 800783c:	4619      	mov	r1, r3
 800783e:	f7f9 f9fb 	bl	8000c38 <__aeabi_d2f>
 8007842:	4603      	mov	r3, r0
 8007844:	62fb      	str	r3, [r7, #44]	; 0x2c
			TL = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007846:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800784a:	edd7 7a07 	vldr	s15, [r7, #28]
 800784e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007852:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8007984 <CTRL_pol+0x694>
 8007856:	ee67 7a87 	vmul.f32	s15, s15, s14
 800785a:	ee17 0a90 	vmov	r0, s15
 800785e:	f7f8 fe9b 	bl	8000598 <__aeabi_f2d>
 8007862:	a33d      	add	r3, pc, #244	; (adr r3, 8007958 <CTRL_pol+0x668>)
 8007864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007868:	f7f8 fd38 	bl	80002dc <__adddf3>
 800786c:	4602      	mov	r2, r0
 800786e:	460b      	mov	r3, r1
 8007870:	4610      	mov	r0, r2
 8007872:	4619      	mov	r1, r3
 8007874:	a332      	add	r3, pc, #200	; (adr r3, 8007940 <CTRL_pol+0x650>)
 8007876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787a:	f7f8 fee5 	bl	8000648 <__aeabi_dmul>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	4614      	mov	r4, r2
 8007884:	461d      	mov	r5, r3
 8007886:	ed97 7a08 	vldr	s14, [r7, #32]
 800788a:	edd7 7a06 	vldr	s15, [r7, #24]
 800788e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007892:	edd7 7a05 	vldr	s15, [r7, #20]
 8007896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800789a:	ee17 0a90 	vmov	r0, s15
 800789e:	f7f8 fe7b 	bl	8000598 <__aeabi_f2d>
 80078a2:	a32f      	add	r3, pc, #188	; (adr r3, 8007960 <CTRL_pol+0x670>)
 80078a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a8:	f7f8 fece 	bl	8000648 <__aeabi_dmul>
 80078ac:	4602      	mov	r2, r0
 80078ae:	460b      	mov	r3, r1
 80078b0:	4690      	mov	r8, r2
 80078b2:	4699      	mov	r9, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4618      	mov	r0, r3
 80078b8:	f7f8 fe6e 	bl	8000598 <__aeabi_f2d>
 80078bc:	4602      	mov	r2, r0
 80078be:	460b      	mov	r3, r1
 80078c0:	4640      	mov	r0, r8
 80078c2:	4649      	mov	r1, r9
 80078c4:	f7f8 fd0a 	bl	80002dc <__adddf3>
 80078c8:	4602      	mov	r2, r0
 80078ca:	460b      	mov	r3, r1
 80078cc:	4610      	mov	r0, r2
 80078ce:	4619      	mov	r1, r3
 80078d0:	a325      	add	r3, pc, #148	; (adr r3, 8007968 <CTRL_pol+0x678>)
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	f7f8 feb7 	bl	8000648 <__aeabi_dmul>
 80078da:	4602      	mov	r2, r0
 80078dc:	460b      	mov	r3, r1
 80078de:	4620      	mov	r0, r4
 80078e0:	4629      	mov	r1, r5
 80078e2:	f7f8 fcf9 	bl	80002d8 <__aeabi_dsub>
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	4610      	mov	r0, r2
 80078ec:	4619      	mov	r1, r3
 80078ee:	a320      	add	r3, pc, #128	; (adr r3, 8007970 <CTRL_pol+0x680>)
 80078f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f4:	f7f8 ffd2 	bl	800089c <__aeabi_ddiv>
 80078f8:	4602      	mov	r2, r0
 80078fa:	460b      	mov	r3, r1
 80078fc:	4610      	mov	r0, r2
 80078fe:	4619      	mov	r1, r3
 8007900:	f7f9 f99a 	bl	8000c38 <__aeabi_d2f>
 8007904:	4603      	mov	r3, r0
 8007906:	62bb      	str	r3, [r7, #40]	; 0x28
			Ir = (TR/*+0.0255/1000.0*/)/Torque_constant;
 8007908:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800790c:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8007980 <CTRL_pol+0x690>
 8007910:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007914:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			Il = (TL/*+0.0255/1000.0*/)/Torque_constant;
 8007918:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800791c:	eddf 6a18 	vldr	s13, [pc, #96]	; 8007980 <CTRL_pol+0x690>
 8007920:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007924:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		if( f_LastAngle > 0 ){
 8007928:	e3e8      	b.n	80080fc <CTRL_pol+0xe0c>
 800792a:	bf00      	nop
 800792c:	f3af 8000 	nop.w
 8007930:	00000000 	.word	0x00000000
 8007934:	40ab5800 	.word	0x40ab5800
 8007938:	80000000 	.word	0x80000000
 800793c:	3f926e97 	.word	0x3f926e97
 8007940:	a0000000 	.word	0xa0000000
 8007944:	3f699999 	.word	0x3f699999
 8007948:	a821f299 	.word	0xa821f299
 800794c:	3efabd1a 	.word	0x3efabd1a
 8007950:	40000000 	.word	0x40000000
 8007954:	3f4376d5 	.word	0x3f4376d5
 8007958:	47ae147b 	.word	0x47ae147b
 800795c:	3f847ae1 	.word	0x3f847ae1
 8007960:	5f379dfc 	.word	0x5f379dfc
 8007964:	3ed34b36 	.word	0x3ed34b36
 8007968:	ca518cec 	.word	0xca518cec
 800796c:	3fc7e16e 	.word	0x3fc7e16e
 8007970:	c0000000 	.word	0xc0000000
 8007974:	400ccccc 	.word	0x400ccccc
 8007978:	2000083a 	.word	0x2000083a
 800797c:	20000280 	.word	0x20000280
 8007980:	3a1bb6aa 	.word	0x3a1bb6aa
 8007984:	3c9374bc 	.word	0x3c9374bc
		}
		/* */
		else{			
			TR = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007988:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800798c:	edd7 7a07 	vldr	s15, [r7, #28]
 8007990:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007994:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8007984 <CTRL_pol+0x694>
 8007998:	ee67 7a87 	vmul.f32	s15, s15, s14
 800799c:	ee17 0a90 	vmov	r0, s15
 80079a0:	f7f8 fdfa 	bl	8000598 <__aeabi_f2d>
 80079a4:	a3ba      	add	r3, pc, #744	; (adr r3, 8007c90 <CTRL_pol+0x9a0>)
 80079a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079aa:	f7f8 fc97 	bl	80002dc <__adddf3>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	4610      	mov	r0, r2
 80079b4:	4619      	mov	r1, r3
 80079b6:	a3b8      	add	r3, pc, #736	; (adr r3, 8007c98 <CTRL_pol+0x9a8>)
 80079b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079bc:	f7f8 fe44 	bl	8000648 <__aeabi_dmul>
 80079c0:	4602      	mov	r2, r0
 80079c2:	460b      	mov	r3, r1
 80079c4:	4690      	mov	r8, r2
 80079c6:	4699      	mov	r9, r3
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7f8 fde4 	bl	8000598 <__aeabi_f2d>
 80079d0:	4604      	mov	r4, r0
 80079d2:	460d      	mov	r5, r1
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7f8 fdde 	bl	8000598 <__aeabi_f2d>
 80079dc:	4602      	mov	r2, r0
 80079de:	460b      	mov	r3, r1
 80079e0:	4620      	mov	r0, r4
 80079e2:	4629      	mov	r1, r5
 80079e4:	f7f8 fc78 	bl	80002d8 <__aeabi_dsub>
 80079e8:	4602      	mov	r2, r0
 80079ea:	460b      	mov	r3, r1
 80079ec:	4614      	mov	r4, r2
 80079ee:	461d      	mov	r5, r3
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7f8 fdd0 	bl	8000598 <__aeabi_f2d>
 80079f8:	4602      	mov	r2, r0
 80079fa:	460b      	mov	r3, r1
 80079fc:	4620      	mov	r0, r4
 80079fe:	4629      	mov	r1, r5
 8007a00:	f7f8 fc6c 	bl	80002dc <__adddf3>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	4610      	mov	r0, r2
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	a3a4      	add	r3, pc, #656	; (adr r3, 8007ca0 <CTRL_pol+0x9b0>)
 8007a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a12:	f7f8 fe19 	bl	8000648 <__aeabi_dmul>
 8007a16:	4602      	mov	r2, r0
 8007a18:	460b      	mov	r3, r1
 8007a1a:	4614      	mov	r4, r2
 8007a1c:	461d      	mov	r5, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4618      	mov	r0, r3
 8007a22:	f7f8 fdb9 	bl	8000598 <__aeabi_f2d>
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	f7f8 fc55 	bl	80002dc <__adddf3>
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	4610      	mov	r0, r2
 8007a38:	4619      	mov	r1, r3
 8007a3a:	a39b      	add	r3, pc, #620	; (adr r3, 8007ca8 <CTRL_pol+0x9b8>)
 8007a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a40:	f7f8 fe02 	bl	8000648 <__aeabi_dmul>
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	4640      	mov	r0, r8
 8007a4a:	4649      	mov	r1, r9
 8007a4c:	f7f8 fc46 	bl	80002dc <__adddf3>
 8007a50:	4602      	mov	r2, r0
 8007a52:	460b      	mov	r3, r1
 8007a54:	4610      	mov	r0, r2
 8007a56:	4619      	mov	r1, r3
 8007a58:	a395      	add	r3, pc, #596	; (adr r3, 8007cb0 <CTRL_pol+0x9c0>)
 8007a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5e:	f7f8 ff1d 	bl	800089c <__aeabi_ddiv>
 8007a62:	4602      	mov	r2, r0
 8007a64:	460b      	mov	r3, r1
 8007a66:	4610      	mov	r0, r2
 8007a68:	4619      	mov	r1, r3
 8007a6a:	f7f9 f8e5 	bl	8000c38 <__aeabi_d2f>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	62fb      	str	r3, [r7, #44]	; 0x2c
			TL = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007a72:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007a76:	edd7 7a07 	vldr	s15, [r7, #28]
 8007a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a7e:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8007cb8 <CTRL_pol+0x9c8>
 8007a82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a86:	ee17 0a90 	vmov	r0, s15
 8007a8a:	f7f8 fd85 	bl	8000598 <__aeabi_f2d>
 8007a8e:	a380      	add	r3, pc, #512	; (adr r3, 8007c90 <CTRL_pol+0x9a0>)
 8007a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a94:	f7f8 fc22 	bl	80002dc <__adddf3>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	4610      	mov	r0, r2
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	a37d      	add	r3, pc, #500	; (adr r3, 8007c98 <CTRL_pol+0x9a8>)
 8007aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa6:	f7f8 fdcf 	bl	8000648 <__aeabi_dmul>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	4690      	mov	r8, r2
 8007ab0:	4699      	mov	r9, r3
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7f8 fd6f 	bl	8000598 <__aeabi_f2d>
 8007aba:	4604      	mov	r4, r0
 8007abc:	460d      	mov	r5, r1
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f7f8 fd69 	bl	8000598 <__aeabi_f2d>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	460b      	mov	r3, r1
 8007aca:	4620      	mov	r0, r4
 8007acc:	4629      	mov	r1, r5
 8007ace:	f7f8 fc03 	bl	80002d8 <__aeabi_dsub>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	4614      	mov	r4, r2
 8007ad8:	461d      	mov	r5, r3
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7f8 fd5b 	bl	8000598 <__aeabi_f2d>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	4629      	mov	r1, r5
 8007aea:	f7f8 fbf7 	bl	80002dc <__adddf3>
 8007aee:	4602      	mov	r2, r0
 8007af0:	460b      	mov	r3, r1
 8007af2:	4610      	mov	r0, r2
 8007af4:	4619      	mov	r1, r3
 8007af6:	a36a      	add	r3, pc, #424	; (adr r3, 8007ca0 <CTRL_pol+0x9b0>)
 8007af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007afc:	f7f8 fda4 	bl	8000648 <__aeabi_dmul>
 8007b00:	4602      	mov	r2, r0
 8007b02:	460b      	mov	r3, r1
 8007b04:	4614      	mov	r4, r2
 8007b06:	461d      	mov	r5, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7f8 fd44 	bl	8000598 <__aeabi_f2d>
 8007b10:	4602      	mov	r2, r0
 8007b12:	460b      	mov	r3, r1
 8007b14:	4620      	mov	r0, r4
 8007b16:	4629      	mov	r1, r5
 8007b18:	f7f8 fbe0 	bl	80002dc <__adddf3>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	460b      	mov	r3, r1
 8007b20:	4610      	mov	r0, r2
 8007b22:	4619      	mov	r1, r3
 8007b24:	a360      	add	r3, pc, #384	; (adr r3, 8007ca8 <CTRL_pol+0x9b8>)
 8007b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2a:	f7f8 fd8d 	bl	8000648 <__aeabi_dmul>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	460b      	mov	r3, r1
 8007b32:	4640      	mov	r0, r8
 8007b34:	4649      	mov	r1, r9
 8007b36:	f7f8 fbcf 	bl	80002d8 <__aeabi_dsub>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	4610      	mov	r0, r2
 8007b40:	4619      	mov	r1, r3
 8007b42:	a35b      	add	r3, pc, #364	; (adr r3, 8007cb0 <CTRL_pol+0x9c0>)
 8007b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b48:	f7f8 fea8 	bl	800089c <__aeabi_ddiv>
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4610      	mov	r0, r2
 8007b52:	4619      	mov	r1, r3
 8007b54:	f7f9 f870 	bl	8000c38 <__aeabi_d2f>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	62bb      	str	r3, [r7, #40]	; 0x28
			Ir = (TR/*+0.0255/1000.0*/)/Torque_constant;
 8007b5c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007b60:	eddf 6a56 	vldr	s13, [pc, #344]	; 8007cbc <CTRL_pol+0x9cc>
 8007b64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007b68:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			Il = (TL/*+0.0255/1000.0*/)/Torque_constant;
 8007b6c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8007b70:	eddf 6a52 	vldr	s13, [pc, #328]	; 8007cbc <CTRL_pol+0x9cc>
 8007b74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007b78:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		if( f_LastAngle > 0 ){
 8007b7c:	e2be      	b.n	80080fc <CTRL_pol+0xe0c>
		}
	}

	else if( en_Type == CTRL_FRONT_WALL){
 8007b7e:	4b50      	ldr	r3, [pc, #320]	; (8007cc0 <CTRL_pol+0x9d0>)
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	2b0f      	cmp	r3, #15
 8007b84:	f040 80a0 	bne.w	8007cc8 <CTRL_pol+0x9d8>
		TR = ((TIRE_D/2.0/2.0)*(Weight*f_frontwall_v_Ctrl)+(TIRE_D/2.0/TREAD)*(Inertia*f_frontwall_omega_Ctrl))/GEAR_RATIO;
 8007b88:	edd7 7a03 	vldr	s15, [r7, #12]
 8007b8c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8007cb8 <CTRL_pol+0x9c8>
 8007b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b94:	ee17 0a90 	vmov	r0, s15
 8007b98:	f7f8 fcfe 	bl	8000598 <__aeabi_f2d>
 8007b9c:	a33e      	add	r3, pc, #248	; (adr r3, 8007c98 <CTRL_pol+0x9a8>)
 8007b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba2:	f7f8 fd51 	bl	8000648 <__aeabi_dmul>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	460b      	mov	r3, r1
 8007baa:	4614      	mov	r4, r2
 8007bac:	461d      	mov	r5, r3
 8007bae:	edd7 7a02 	vldr	s15, [r7, #8]
 8007bb2:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8007cc4 <CTRL_pol+0x9d4>
 8007bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bba:	ee17 0a90 	vmov	r0, s15
 8007bbe:	f7f8 fceb 	bl	8000598 <__aeabi_f2d>
 8007bc2:	a339      	add	r3, pc, #228	; (adr r3, 8007ca8 <CTRL_pol+0x9b8>)
 8007bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc8:	f7f8 fd3e 	bl	8000648 <__aeabi_dmul>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	4629      	mov	r1, r5
 8007bd4:	f7f8 fb82 	bl	80002dc <__adddf3>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4610      	mov	r0, r2
 8007bde:	4619      	mov	r1, r3
 8007be0:	a333      	add	r3, pc, #204	; (adr r3, 8007cb0 <CTRL_pol+0x9c0>)
 8007be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be6:	f7f8 fe59 	bl	800089c <__aeabi_ddiv>
 8007bea:	4602      	mov	r2, r0
 8007bec:	460b      	mov	r3, r1
 8007bee:	4610      	mov	r0, r2
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	f7f9 f821 	bl	8000c38 <__aeabi_d2f>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
		TL = ((TIRE_D/2.0/2.0)*(Weight*f_frontwall_v_Ctrl)-(TIRE_D/2.0/TREAD)*(Inertia*f_frontwall_omega_Ctrl))/GEAR_RATIO;
 8007bfa:	edd7 7a03 	vldr	s15, [r7, #12]
 8007bfe:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8007cb8 <CTRL_pol+0x9c8>
 8007c02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c06:	ee17 0a90 	vmov	r0, s15
 8007c0a:	f7f8 fcc5 	bl	8000598 <__aeabi_f2d>
 8007c0e:	a322      	add	r3, pc, #136	; (adr r3, 8007c98 <CTRL_pol+0x9a8>)
 8007c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c14:	f7f8 fd18 	bl	8000648 <__aeabi_dmul>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	4614      	mov	r4, r2
 8007c1e:	461d      	mov	r5, r3
 8007c20:	edd7 7a02 	vldr	s15, [r7, #8]
 8007c24:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8007cc4 <CTRL_pol+0x9d4>
 8007c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c2c:	ee17 0a90 	vmov	r0, s15
 8007c30:	f7f8 fcb2 	bl	8000598 <__aeabi_f2d>
 8007c34:	a31c      	add	r3, pc, #112	; (adr r3, 8007ca8 <CTRL_pol+0x9b8>)
 8007c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3a:	f7f8 fd05 	bl	8000648 <__aeabi_dmul>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	460b      	mov	r3, r1
 8007c42:	4620      	mov	r0, r4
 8007c44:	4629      	mov	r1, r5
 8007c46:	f7f8 fb47 	bl	80002d8 <__aeabi_dsub>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	4610      	mov	r0, r2
 8007c50:	4619      	mov	r1, r3
 8007c52:	a317      	add	r3, pc, #92	; (adr r3, 8007cb0 <CTRL_pol+0x9c0>)
 8007c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c58:	f7f8 fe20 	bl	800089c <__aeabi_ddiv>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	460b      	mov	r3, r1
 8007c60:	4610      	mov	r0, r2
 8007c62:	4619      	mov	r1, r3
 8007c64:	f7f8 ffe8 	bl	8000c38 <__aeabi_d2f>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	62bb      	str	r3, [r7, #40]	; 0x28
		Ir = (TR)/Torque_constant;
 8007c6c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007c70:	eddf 6a12 	vldr	s13, [pc, #72]	; 8007cbc <CTRL_pol+0x9cc>
 8007c74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007c78:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		Il = (TL)/Torque_constant;
 8007c7c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8007c80:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8007cbc <CTRL_pol+0x9cc>
 8007c84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007c88:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 8007c8c:	e236      	b.n	80080fc <CTRL_pol+0xe0c>
 8007c8e:	bf00      	nop
 8007c90:	47ae147b 	.word	0x47ae147b
 8007c94:	3f847ae1 	.word	0x3f847ae1
 8007c98:	a0000000 	.word	0xa0000000
 8007c9c:	3f699999 	.word	0x3f699999
 8007ca0:	5f379dfc 	.word	0x5f379dfc
 8007ca4:	3ed34b36 	.word	0x3ed34b36
 8007ca8:	ca518cec 	.word	0xca518cec
 8007cac:	3fc7e16e 	.word	0x3fc7e16e
 8007cb0:	c0000000 	.word	0xc0000000
 8007cb4:	400ccccc 	.word	0x400ccccc
 8007cb8:	3c9374bc 	.word	0x3c9374bc
 8007cbc:	3a1bb6aa 	.word	0x3a1bb6aa
 8007cc0:	2000083a 	.word	0x2000083a
 8007cc4:	369a59b3 	.word	0x369a59b3
	}

	/*  */
	else{
		/*  */
		if( f_LastAngle > 0 ){			
 8007cc8:	4b7b      	ldr	r3, [pc, #492]	; (8007eb8 <CTRL_pol+0xbc8>)
 8007cca:	edd3 7a00 	vldr	s15, [r3]
 8007cce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cd6:	f340 80f5 	ble.w	8007ec4 <CTRL_pol+0xbd4>
			TR = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD_imagin)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007cda:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007cde:	edd7 7a07 	vldr	s15, [r7, #28]
 8007ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ce6:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8007ec0 <CTRL_pol+0xbd0>
 8007cea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007cee:	ee17 0a90 	vmov	r0, s15
 8007cf2:	f7f8 fc51 	bl	8000598 <__aeabi_f2d>
 8007cf6:	a364      	add	r3, pc, #400	; (adr r3, 8007e88 <CTRL_pol+0xb98>)
 8007cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfc:	f7f8 faee 	bl	80002dc <__adddf3>
 8007d00:	4602      	mov	r2, r0
 8007d02:	460b      	mov	r3, r1
 8007d04:	4610      	mov	r0, r2
 8007d06:	4619      	mov	r1, r3
 8007d08:	a361      	add	r3, pc, #388	; (adr r3, 8007e90 <CTRL_pol+0xba0>)
 8007d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0e:	f7f8 fc9b 	bl	8000648 <__aeabi_dmul>
 8007d12:	4602      	mov	r2, r0
 8007d14:	460b      	mov	r3, r1
 8007d16:	4614      	mov	r4, r2
 8007d18:	461d      	mov	r5, r3
 8007d1a:	ed97 7a08 	vldr	s14, [r7, #32]
 8007d1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8007d22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007d26:	edd7 7a05 	vldr	s15, [r7, #20]
 8007d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d2e:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8007ebc <CTRL_pol+0xbcc>
 8007d32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007d36:	edd7 7a01 	vldr	s15, [r7, #4]
 8007d3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d3e:	ee17 0a90 	vmov	r0, s15
 8007d42:	f7f8 fc29 	bl	8000598 <__aeabi_f2d>
 8007d46:	a354      	add	r3, pc, #336	; (adr r3, 8007e98 <CTRL_pol+0xba8>)
 8007d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4c:	f7f8 fc7c 	bl	8000648 <__aeabi_dmul>
 8007d50:	4602      	mov	r2, r0
 8007d52:	460b      	mov	r3, r1
 8007d54:	4620      	mov	r0, r4
 8007d56:	4629      	mov	r1, r5
 8007d58:	f7f8 fac0 	bl	80002dc <__adddf3>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	460b      	mov	r3, r1
 8007d60:	4610      	mov	r0, r2
 8007d62:	4619      	mov	r1, r3
 8007d64:	a34e      	add	r3, pc, #312	; (adr r3, 8007ea0 <CTRL_pol+0xbb0>)
 8007d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6a:	f7f8 fd97 	bl	800089c <__aeabi_ddiv>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	460b      	mov	r3, r1
 8007d72:	4610      	mov	r0, r2
 8007d74:	4619      	mov	r1, r3
 8007d76:	f7f8 ff5f 	bl	8000c38 <__aeabi_d2f>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
			TL = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD_imagin)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007d7e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007d82:	edd7 7a07 	vldr	s15, [r7, #28]
 8007d86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d8a:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8007ec0 <CTRL_pol+0xbd0>
 8007d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d92:	ee17 0a90 	vmov	r0, s15
 8007d96:	f7f8 fbff 	bl	8000598 <__aeabi_f2d>
 8007d9a:	a33b      	add	r3, pc, #236	; (adr r3, 8007e88 <CTRL_pol+0xb98>)
 8007d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da0:	f7f8 fa9c 	bl	80002dc <__adddf3>
 8007da4:	4602      	mov	r2, r0
 8007da6:	460b      	mov	r3, r1
 8007da8:	4610      	mov	r0, r2
 8007daa:	4619      	mov	r1, r3
 8007dac:	a338      	add	r3, pc, #224	; (adr r3, 8007e90 <CTRL_pol+0xba0>)
 8007dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db2:	f7f8 fc49 	bl	8000648 <__aeabi_dmul>
 8007db6:	4602      	mov	r2, r0
 8007db8:	460b      	mov	r3, r1
 8007dba:	4614      	mov	r4, r2
 8007dbc:	461d      	mov	r5, r3
 8007dbe:	ed97 7a08 	vldr	s14, [r7, #32]
 8007dc2:	edd7 7a06 	vldr	s15, [r7, #24]
 8007dc6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007dca:	edd7 7a05 	vldr	s15, [r7, #20]
 8007dce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007dd2:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8007ebc <CTRL_pol+0xbcc>
 8007dd6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007dda:	edd7 7a01 	vldr	s15, [r7, #4]
 8007dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007de2:	ee17 0a90 	vmov	r0, s15
 8007de6:	f7f8 fbd7 	bl	8000598 <__aeabi_f2d>
 8007dea:	a32b      	add	r3, pc, #172	; (adr r3, 8007e98 <CTRL_pol+0xba8>)
 8007dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df0:	f7f8 fc2a 	bl	8000648 <__aeabi_dmul>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4620      	mov	r0, r4
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	f7f8 fa6c 	bl	80002d8 <__aeabi_dsub>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	4610      	mov	r0, r2
 8007e06:	4619      	mov	r1, r3
 8007e08:	a325      	add	r3, pc, #148	; (adr r3, 8007ea0 <CTRL_pol+0xbb0>)
 8007e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0e:	f7f8 fd45 	bl	800089c <__aeabi_ddiv>
 8007e12:	4602      	mov	r2, r0
 8007e14:	460b      	mov	r3, r1
 8007e16:	4610      	mov	r0, r2
 8007e18:	4619      	mov	r1, r3
 8007e1a:	f7f8 ff0d 	bl	8000c38 <__aeabi_d2f>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	62bb      	str	r3, [r7, #40]	; 0x28
			Ir = (TR+0.0255/1000.0)/Torque_constant;
 8007e22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007e24:	f7f8 fbb8 	bl	8000598 <__aeabi_f2d>
 8007e28:	a31f      	add	r3, pc, #124	; (adr r3, 8007ea8 <CTRL_pol+0xbb8>)
 8007e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2e:	f7f8 fa55 	bl	80002dc <__adddf3>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	4610      	mov	r0, r2
 8007e38:	4619      	mov	r1, r3
 8007e3a:	a31d      	add	r3, pc, #116	; (adr r3, 8007eb0 <CTRL_pol+0xbc0>)
 8007e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e40:	f7f8 fd2c 	bl	800089c <__aeabi_ddiv>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	4610      	mov	r0, r2
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	f7f8 fef4 	bl	8000c38 <__aeabi_d2f>
 8007e50:	4603      	mov	r3, r0
 8007e52:	637b      	str	r3, [r7, #52]	; 0x34
			Il = (TL-0.0255/1000.0)/Torque_constant;
 8007e54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e56:	f7f8 fb9f 	bl	8000598 <__aeabi_f2d>
 8007e5a:	a313      	add	r3, pc, #76	; (adr r3, 8007ea8 <CTRL_pol+0xbb8>)
 8007e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e60:	f7f8 fa3a 	bl	80002d8 <__aeabi_dsub>
 8007e64:	4602      	mov	r2, r0
 8007e66:	460b      	mov	r3, r1
 8007e68:	4610      	mov	r0, r2
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	a310      	add	r3, pc, #64	; (adr r3, 8007eb0 <CTRL_pol+0xbc0>)
 8007e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e72:	f7f8 fd13 	bl	800089c <__aeabi_ddiv>
 8007e76:	4602      	mov	r2, r0
 8007e78:	460b      	mov	r3, r1
 8007e7a:	4610      	mov	r0, r2
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	f7f8 fedb 	bl	8000c38 <__aeabi_d2f>
 8007e82:	4603      	mov	r3, r0
 8007e84:	633b      	str	r3, [r7, #48]	; 0x30
 8007e86:	e139      	b.n	80080fc <CTRL_pol+0xe0c>
 8007e88:	47ae147b 	.word	0x47ae147b
 8007e8c:	3f847ae1 	.word	0x3f847ae1
 8007e90:	a0000000 	.word	0xa0000000
 8007e94:	3f699999 	.word	0x3f699999
 8007e98:	090e2dab 	.word	0x090e2dab
 8007e9c:	3fc4b9b3 	.word	0x3fc4b9b3
 8007ea0:	c0000000 	.word	0xc0000000
 8007ea4:	400ccccc 	.word	0x400ccccc
 8007ea8:	a821f299 	.word	0xa821f299
 8007eac:	3efabd1a 	.word	0x3efabd1a
 8007eb0:	40000000 	.word	0x40000000
 8007eb4:	3f4376d5 	.word	0x3f4376d5
 8007eb8:	20000280 	.word	0x20000280
 8007ebc:	369a59b3 	.word	0x369a59b3
 8007ec0:	3c9374bc 	.word	0x3c9374bc
		}
		/*  */
		else{			
			TR = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD_imagin)*(Inertia*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007ec4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007ec8:	edd7 7a07 	vldr	s15, [r7, #28]
 8007ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ed0:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8007ec0 <CTRL_pol+0xbd0>
 8007ed4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ed8:	ee17 0a90 	vmov	r0, s15
 8007edc:	f7f8 fb5c 	bl	8000598 <__aeabi_f2d>
 8007ee0:	a3fb      	add	r3, pc, #1004	; (adr r3, 80082d0 <CTRL_pol+0xfe0>)
 8007ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee6:	f7f8 f9f9 	bl	80002dc <__adddf3>
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	4610      	mov	r0, r2
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	a3f9      	add	r3, pc, #996	; (adr r3, 80082d8 <CTRL_pol+0xfe8>)
 8007ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef8:	f7f8 fba6 	bl	8000648 <__aeabi_dmul>
 8007efc:	4602      	mov	r2, r0
 8007efe:	460b      	mov	r3, r1
 8007f00:	4690      	mov	r8, r2
 8007f02:	4699      	mov	r9, r3
 8007f04:	69bb      	ldr	r3, [r7, #24]
 8007f06:	4618      	mov	r0, r3
 8007f08:	f7f8 fb46 	bl	8000598 <__aeabi_f2d>
 8007f0c:	4604      	mov	r4, r0
 8007f0e:	460d      	mov	r5, r1
 8007f10:	6a3b      	ldr	r3, [r7, #32]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7f8 fb40 	bl	8000598 <__aeabi_f2d>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	4629      	mov	r1, r5
 8007f20:	f7f8 f9da 	bl	80002d8 <__aeabi_dsub>
 8007f24:	4602      	mov	r2, r0
 8007f26:	460b      	mov	r3, r1
 8007f28:	4614      	mov	r4, r2
 8007f2a:	461d      	mov	r5, r3
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f7f8 fb32 	bl	8000598 <__aeabi_f2d>
 8007f34:	4602      	mov	r2, r0
 8007f36:	460b      	mov	r3, r1
 8007f38:	4620      	mov	r0, r4
 8007f3a:	4629      	mov	r1, r5
 8007f3c:	f7f8 f9ce 	bl	80002dc <__adddf3>
 8007f40:	4602      	mov	r2, r0
 8007f42:	460b      	mov	r3, r1
 8007f44:	4610      	mov	r0, r2
 8007f46:	4619      	mov	r1, r3
 8007f48:	a3e5      	add	r3, pc, #916	; (adr r3, 80082e0 <CTRL_pol+0xff0>)
 8007f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4e:	f7f8 fb7b 	bl	8000648 <__aeabi_dmul>
 8007f52:	4602      	mov	r2, r0
 8007f54:	460b      	mov	r3, r1
 8007f56:	4614      	mov	r4, r2
 8007f58:	461d      	mov	r5, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7f8 fb1b 	bl	8000598 <__aeabi_f2d>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	4620      	mov	r0, r4
 8007f68:	4629      	mov	r1, r5
 8007f6a:	f7f8 f9b7 	bl	80002dc <__adddf3>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	460b      	mov	r3, r1
 8007f72:	4610      	mov	r0, r2
 8007f74:	4619      	mov	r1, r3
 8007f76:	a3dc      	add	r3, pc, #880	; (adr r3, 80082e8 <CTRL_pol+0xff8>)
 8007f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f7c:	f7f8 fb64 	bl	8000648 <__aeabi_dmul>
 8007f80:	4602      	mov	r2, r0
 8007f82:	460b      	mov	r3, r1
 8007f84:	4640      	mov	r0, r8
 8007f86:	4649      	mov	r1, r9
 8007f88:	f7f8 f9a8 	bl	80002dc <__adddf3>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4610      	mov	r0, r2
 8007f92:	4619      	mov	r1, r3
 8007f94:	a3d6      	add	r3, pc, #856	; (adr r3, 80082f0 <CTRL_pol+0x1000>)
 8007f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9a:	f7f8 fc7f 	bl	800089c <__aeabi_ddiv>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	4610      	mov	r0, r2
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	f7f8 fe47 	bl	8000c38 <__aeabi_d2f>
 8007faa:	4603      	mov	r3, r0
 8007fac:	62fb      	str	r3, [r7, #44]	; 0x2c
			TL = ((TIRE_D/2.0/2.0)*((Weight*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD_imagin)*(Inertia*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8007fae:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007fb2:	edd7 7a07 	vldr	s15, [r7, #28]
 8007fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007fba:	ed9f 7ad7 	vldr	s14, [pc, #860]	; 8008318 <CTRL_pol+0x1028>
 8007fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007fc2:	ee17 0a90 	vmov	r0, s15
 8007fc6:	f7f8 fae7 	bl	8000598 <__aeabi_f2d>
 8007fca:	a3c1      	add	r3, pc, #772	; (adr r3, 80082d0 <CTRL_pol+0xfe0>)
 8007fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd0:	f7f8 f984 	bl	80002dc <__adddf3>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	4610      	mov	r0, r2
 8007fda:	4619      	mov	r1, r3
 8007fdc:	a3be      	add	r3, pc, #760	; (adr r3, 80082d8 <CTRL_pol+0xfe8>)
 8007fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe2:	f7f8 fb31 	bl	8000648 <__aeabi_dmul>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	4690      	mov	r8, r2
 8007fec:	4699      	mov	r9, r3
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f7f8 fad1 	bl	8000598 <__aeabi_f2d>
 8007ff6:	4604      	mov	r4, r0
 8007ff8:	460d      	mov	r5, r1
 8007ffa:	6a3b      	ldr	r3, [r7, #32]
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f7f8 facb 	bl	8000598 <__aeabi_f2d>
 8008002:	4602      	mov	r2, r0
 8008004:	460b      	mov	r3, r1
 8008006:	4620      	mov	r0, r4
 8008008:	4629      	mov	r1, r5
 800800a:	f7f8 f965 	bl	80002d8 <__aeabi_dsub>
 800800e:	4602      	mov	r2, r0
 8008010:	460b      	mov	r3, r1
 8008012:	4614      	mov	r4, r2
 8008014:	461d      	mov	r5, r3
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	4618      	mov	r0, r3
 800801a:	f7f8 fabd 	bl	8000598 <__aeabi_f2d>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4620      	mov	r0, r4
 8008024:	4629      	mov	r1, r5
 8008026:	f7f8 f959 	bl	80002dc <__adddf3>
 800802a:	4602      	mov	r2, r0
 800802c:	460b      	mov	r3, r1
 800802e:	4610      	mov	r0, r2
 8008030:	4619      	mov	r1, r3
 8008032:	a3ab      	add	r3, pc, #684	; (adr r3, 80082e0 <CTRL_pol+0xff0>)
 8008034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008038:	f7f8 fb06 	bl	8000648 <__aeabi_dmul>
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	4614      	mov	r4, r2
 8008042:	461d      	mov	r5, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4618      	mov	r0, r3
 8008048:	f7f8 faa6 	bl	8000598 <__aeabi_f2d>
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	4620      	mov	r0, r4
 8008052:	4629      	mov	r1, r5
 8008054:	f7f8 f942 	bl	80002dc <__adddf3>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4610      	mov	r0, r2
 800805e:	4619      	mov	r1, r3
 8008060:	a3a1      	add	r3, pc, #644	; (adr r3, 80082e8 <CTRL_pol+0xff8>)
 8008062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008066:	f7f8 faef 	bl	8000648 <__aeabi_dmul>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	4640      	mov	r0, r8
 8008070:	4649      	mov	r1, r9
 8008072:	f7f8 f931 	bl	80002d8 <__aeabi_dsub>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4610      	mov	r0, r2
 800807c:	4619      	mov	r1, r3
 800807e:	a39c      	add	r3, pc, #624	; (adr r3, 80082f0 <CTRL_pol+0x1000>)
 8008080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008084:	f7f8 fc0a 	bl	800089c <__aeabi_ddiv>
 8008088:	4602      	mov	r2, r0
 800808a:	460b      	mov	r3, r1
 800808c:	4610      	mov	r0, r2
 800808e:	4619      	mov	r1, r3
 8008090:	f7f8 fdd2 	bl	8000c38 <__aeabi_d2f>
 8008094:	4603      	mov	r3, r0
 8008096:	62bb      	str	r3, [r7, #40]	; 0x28
			Ir = (TR-0.0255/1000.0)/Torque_constant;
 8008098:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800809a:	f7f8 fa7d 	bl	8000598 <__aeabi_f2d>
 800809e:	a396      	add	r3, pc, #600	; (adr r3, 80082f8 <CTRL_pol+0x1008>)
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	f7f8 f918 	bl	80002d8 <__aeabi_dsub>
 80080a8:	4602      	mov	r2, r0
 80080aa:	460b      	mov	r3, r1
 80080ac:	4610      	mov	r0, r2
 80080ae:	4619      	mov	r1, r3
 80080b0:	a393      	add	r3, pc, #588	; (adr r3, 8008300 <CTRL_pol+0x1010>)
 80080b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b6:	f7f8 fbf1 	bl	800089c <__aeabi_ddiv>
 80080ba:	4602      	mov	r2, r0
 80080bc:	460b      	mov	r3, r1
 80080be:	4610      	mov	r0, r2
 80080c0:	4619      	mov	r1, r3
 80080c2:	f7f8 fdb9 	bl	8000c38 <__aeabi_d2f>
 80080c6:	4603      	mov	r3, r0
 80080c8:	637b      	str	r3, [r7, #52]	; 0x34
			Il = (TL+0.0255/1000.0)/Torque_constant;
 80080ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080cc:	f7f8 fa64 	bl	8000598 <__aeabi_f2d>
 80080d0:	a389      	add	r3, pc, #548	; (adr r3, 80082f8 <CTRL_pol+0x1008>)
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	f7f8 f901 	bl	80002dc <__adddf3>
 80080da:	4602      	mov	r2, r0
 80080dc:	460b      	mov	r3, r1
 80080de:	4610      	mov	r0, r2
 80080e0:	4619      	mov	r1, r3
 80080e2:	a387      	add	r3, pc, #540	; (adr r3, 8008300 <CTRL_pol+0x1010>)
 80080e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e8:	f7f8 fbd8 	bl	800089c <__aeabi_ddiv>
 80080ec:	4602      	mov	r2, r0
 80080ee:	460b      	mov	r3, r1
 80080f0:	4610      	mov	r0, r2
 80080f2:	4619      	mov	r1, r3
 80080f4:	f7f8 fda0 	bl	8000c38 <__aeabi_d2f>
 80080f8:	4603      	mov	r3, r0
 80080fa:	633b      	str	r3, [r7, #48]	; 0x30
		}
	}
	f_duty10_R = FF_BALANCE_R*(Motor_Register*Ir+f_MotorR_AngleS*0.062/1000.0/60.0)/get_battLv();	
 80080fc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8008100:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800831c <CTRL_pol+0x102c>
 8008104:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008108:	ee17 0a90 	vmov	r0, s15
 800810c:	f7f8 fa44 	bl	8000598 <__aeabi_f2d>
 8008110:	4604      	mov	r4, r0
 8008112:	460d      	mov	r5, r1
 8008114:	4b82      	ldr	r3, [pc, #520]	; (8008320 <CTRL_pol+0x1030>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4618      	mov	r0, r3
 800811a:	f7f8 fa3d 	bl	8000598 <__aeabi_f2d>
 800811e:	a37a      	add	r3, pc, #488	; (adr r3, 8008308 <CTRL_pol+0x1018>)
 8008120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008124:	f7f8 fa90 	bl	8000648 <__aeabi_dmul>
 8008128:	4602      	mov	r2, r0
 800812a:	460b      	mov	r3, r1
 800812c:	4610      	mov	r0, r2
 800812e:	4619      	mov	r1, r3
 8008130:	f04f 0200 	mov.w	r2, #0
 8008134:	4b7b      	ldr	r3, [pc, #492]	; (8008324 <CTRL_pol+0x1034>)
 8008136:	f7f8 fbb1 	bl	800089c <__aeabi_ddiv>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	4610      	mov	r0, r2
 8008140:	4619      	mov	r1, r3
 8008142:	f04f 0200 	mov.w	r2, #0
 8008146:	4b78      	ldr	r3, [pc, #480]	; (8008328 <CTRL_pol+0x1038>)
 8008148:	f7f8 fba8 	bl	800089c <__aeabi_ddiv>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	4620      	mov	r0, r4
 8008152:	4629      	mov	r1, r5
 8008154:	f7f8 f8c2 	bl	80002dc <__adddf3>
 8008158:	4602      	mov	r2, r0
 800815a:	460b      	mov	r3, r1
 800815c:	4614      	mov	r4, r2
 800815e:	461d      	mov	r5, r3
 8008160:	f005 fb4e 	bl	800d800 <get_battLv>
 8008164:	ee10 3a10 	vmov	r3, s0
 8008168:	4618      	mov	r0, r3
 800816a:	f7f8 fa15 	bl	8000598 <__aeabi_f2d>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	4620      	mov	r0, r4
 8008174:	4629      	mov	r1, r5
 8008176:	f7f8 fb91 	bl	800089c <__aeabi_ddiv>
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	4610      	mov	r0, r2
 8008180:	4619      	mov	r1, r3
 8008182:	f7f8 fd59 	bl	8000c38 <__aeabi_d2f>
 8008186:	4603      	mov	r3, r0
 8008188:	63fb      	str	r3, [r7, #60]	; 0x3c
	f_duty10_L = FF_BALANCE_L*(Motor_Register*Il+f_MotorL_AngleS*0.062/1000.0/60.0)/get_battLv();	
 800818a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800818e:	ed9f 7a63 	vldr	s14, [pc, #396]	; 800831c <CTRL_pol+0x102c>
 8008192:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008196:	ee17 0a90 	vmov	r0, s15
 800819a:	f7f8 f9fd 	bl	8000598 <__aeabi_f2d>
 800819e:	4604      	mov	r4, r0
 80081a0:	460d      	mov	r5, r1
 80081a2:	4b62      	ldr	r3, [pc, #392]	; (800832c <CTRL_pol+0x103c>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7f8 f9f6 	bl	8000598 <__aeabi_f2d>
 80081ac:	a356      	add	r3, pc, #344	; (adr r3, 8008308 <CTRL_pol+0x1018>)
 80081ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b2:	f7f8 fa49 	bl	8000648 <__aeabi_dmul>
 80081b6:	4602      	mov	r2, r0
 80081b8:	460b      	mov	r3, r1
 80081ba:	4610      	mov	r0, r2
 80081bc:	4619      	mov	r1, r3
 80081be:	f04f 0200 	mov.w	r2, #0
 80081c2:	4b58      	ldr	r3, [pc, #352]	; (8008324 <CTRL_pol+0x1034>)
 80081c4:	f7f8 fb6a 	bl	800089c <__aeabi_ddiv>
 80081c8:	4602      	mov	r2, r0
 80081ca:	460b      	mov	r3, r1
 80081cc:	4610      	mov	r0, r2
 80081ce:	4619      	mov	r1, r3
 80081d0:	f04f 0200 	mov.w	r2, #0
 80081d4:	4b54      	ldr	r3, [pc, #336]	; (8008328 <CTRL_pol+0x1038>)
 80081d6:	f7f8 fb61 	bl	800089c <__aeabi_ddiv>
 80081da:	4602      	mov	r2, r0
 80081dc:	460b      	mov	r3, r1
 80081de:	4620      	mov	r0, r4
 80081e0:	4629      	mov	r1, r5
 80081e2:	f7f8 f87b 	bl	80002dc <__adddf3>
 80081e6:	4602      	mov	r2, r0
 80081e8:	460b      	mov	r3, r1
 80081ea:	4614      	mov	r4, r2
 80081ec:	461d      	mov	r5, r3
 80081ee:	f005 fb07 	bl	800d800 <get_battLv>
 80081f2:	ee10 3a10 	vmov	r3, s0
 80081f6:	4618      	mov	r0, r3
 80081f8:	f7f8 f9ce 	bl	8000598 <__aeabi_f2d>
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	4620      	mov	r0, r4
 8008202:	4629      	mov	r1, r5
 8008204:	f7f8 fb4a 	bl	800089c <__aeabi_ddiv>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4610      	mov	r0, r2
 800820e:	4619      	mov	r1, r3
 8008210:	f7f8 fd12 	bl	8000c38 <__aeabi_d2f>
 8008214:	4603      	mov	r3, r0
 8008216:	63bb      	str	r3, [r7, #56]	; 0x38

	if(f_duty10_R>1){
 8008218:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800821c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008220:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008228:	dd02      	ble.n	8008230 <CTRL_pol+0xf40>
		f_duty10_R = 1.0;
 800822a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800822e:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	if(f_duty10_L>1){
 8008230:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8008234:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008238:	eef4 7ac7 	vcmpe.f32	s15, s14
 800823c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008240:	dd02      	ble.n	8008248 <CTRL_pol+0xf58>
		f_duty10_L = 1.0;
 8008242:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8008246:	63bb      	str	r3, [r7, #56]	; 0x38
	}

	templog1 = f_AngleSErrSum;//TR;//f_floorfriction;//f_duty10_R;
 8008248:	4b39      	ldr	r3, [pc, #228]	; (8008330 <CTRL_pol+0x1040>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a39      	ldr	r2, [pc, #228]	; (8008334 <CTRL_pol+0x1044>)
 800824e:	6013      	str	r3, [r2, #0]
	templog2 = f_angleSpeedCtrl;//TL;//f_duty10_L;
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	4a39      	ldr	r2, [pc, #228]	; (8008338 <CTRL_pol+0x1048>)
 8008254:	6013      	str	r3, [r2, #0]
//	templog1 = DIST_getNowVal(DIST_SEN_L_SIDE);
//	templog2 = DIST_getNowVal(DIST_SEN_R_SIDE);

	escape_wait = escape_wait+0.001;
 8008256:	4b39      	ldr	r3, [pc, #228]	; (800833c <CTRL_pol+0x104c>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4618      	mov	r0, r3
 800825c:	f7f8 f99c 	bl	8000598 <__aeabi_f2d>
 8008260:	a32b      	add	r3, pc, #172	; (adr r3, 8008310 <CTRL_pol+0x1020>)
 8008262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008266:	f7f8 f839 	bl	80002dc <__adddf3>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	4610      	mov	r0, r2
 8008270:	4619      	mov	r1, r3
 8008272:	f7f8 fce1 	bl	8000c38 <__aeabi_d2f>
 8008276:	4603      	mov	r3, r0
 8008278:	4a30      	ldr	r2, [pc, #192]	; (800833c <CTRL_pol+0x104c>)
 800827a:	6013      	str	r3, [r2, #0]
	CTRL_outMot( f_duty10_R, f_duty10_L );				// 
 800827c:	edd7 0a0e 	vldr	s1, [r7, #56]	; 0x38
 8008280:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8008284:	f7fe ff8a 	bl	800719c <CTRL_outMot>

	f_Time += 0.001;
 8008288:	4b2d      	ldr	r3, [pc, #180]	; (8008340 <CTRL_pol+0x1050>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4618      	mov	r0, r3
 800828e:	f7f8 f983 	bl	8000598 <__aeabi_f2d>
 8008292:	a31f      	add	r3, pc, #124	; (adr r3, 8008310 <CTRL_pol+0x1020>)
 8008294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008298:	f7f8 f820 	bl	80002dc <__adddf3>
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	4610      	mov	r0, r2
 80082a2:	4619      	mov	r1, r3
 80082a4:	f7f8 fcc8 	bl	8000c38 <__aeabi_d2f>
 80082a8:	4603      	mov	r3, r0
 80082aa:	4a25      	ldr	r2, [pc, #148]	; (8008340 <CTRL_pol+0x1050>)
 80082ac:	6013      	str	r3, [r2, #0]

	/*  */
	if( MOT_getWallEdgeType() == MOT_WALL_EDGE_RIGHT ){
 80082ae:	f005 f93b 	bl	800d528 <MOT_getWallEdgeType>
 80082b2:	4603      	mov	r3, r0
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d14c      	bne.n	8008352 <CTRL_pol+0x1062>

		/*  */
		if( DIST_isWall_R_SIDE() == FALSE ){
 80082b8:	f005 fe44 	bl	800df44 <DIST_isWall_R_SIDE>
 80082bc:	4603      	mov	r3, r0
 80082be:	f083 0301 	eor.w	r3, r3, #1
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d059      	beq.n	800837c <CTRL_pol+0x108c>
 80082c8:	e03c      	b.n	8008344 <CTRL_pol+0x1054>
 80082ca:	bf00      	nop
 80082cc:	f3af 8000 	nop.w
 80082d0:	47ae147b 	.word	0x47ae147b
 80082d4:	3f847ae1 	.word	0x3f847ae1
 80082d8:	a0000000 	.word	0xa0000000
 80082dc:	3f699999 	.word	0x3f699999
 80082e0:	60000000 	.word	0x60000000
 80082e4:	3ed34b36 	.word	0x3ed34b36
 80082e8:	090e2dab 	.word	0x090e2dab
 80082ec:	3fc4b9b3 	.word	0x3fc4b9b3
 80082f0:	c0000000 	.word	0xc0000000
 80082f4:	400ccccc 	.word	0x400ccccc
 80082f8:	a821f299 	.word	0xa821f299
 80082fc:	3efabd1a 	.word	0x3efabd1a
 8008300:	40000000 	.word	0x40000000
 8008304:	3f4376d5 	.word	0x3f4376d5
 8008308:	c8b43958 	.word	0xc8b43958
 800830c:	3fafbe76 	.word	0x3fafbe76
 8008310:	d2f1a9fc 	.word	0xd2f1a9fc
 8008314:	3f50624d 	.word	0x3f50624d
 8008318:	3c9374bc 	.word	0x3c9374bc
 800831c:	4099999a 	.word	0x4099999a
 8008320:	20000240 	.word	0x20000240
 8008324:	408f4000 	.word	0x408f4000
 8008328:	404e0000 	.word	0x404e0000
 800832c:	20000244 	.word	0x20000244
 8008330:	20000278 	.word	0x20000278
 8008334:	20000c6c 	.word	0x20000c6c
 8008338:	20000834 	.word	0x20000834
 800833c:	20000c54 	.word	0x20000c54
 8008340:	20000220 	.word	0x20000220
			SetLED(0x10);
 8008344:	2010      	movs	r0, #16
 8008346:	f7f9 fe3f 	bl	8001fc8 <SetLED>
			MOT_setWallEdge( TRUE );		// 
 800834a:	2001      	movs	r0, #1
 800834c:	f005 f8f8 	bl	800d540 <MOT_setWallEdge>
 8008350:	e014      	b.n	800837c <CTRL_pol+0x108c>
		}
	}
	else if( MOT_getWallEdgeType() == MOT_WALL_EDGE_LEFT ){
 8008352:	f005 f8e9 	bl	800d528 <MOT_getWallEdgeType>
 8008356:	4603      	mov	r3, r0
 8008358:	2b02      	cmp	r3, #2
 800835a:	d10f      	bne.n	800837c <CTRL_pol+0x108c>

		/*  */
		if( DIST_isWall_L_SIDE() == FALSE ){
 800835c:	f005 fe08 	bl	800df70 <DIST_isWall_L_SIDE>
 8008360:	4603      	mov	r3, r0
 8008362:	f083 0301 	eor.w	r3, r3, #1
 8008366:	b2db      	uxtb	r3, r3
 8008368:	2b00      	cmp	r3, #0
 800836a:	d007      	beq.n	800837c <CTRL_pol+0x108c>
			SetLED(0x01);
 800836c:	2001      	movs	r0, #1
 800836e:	f7f9 fe2b 	bl	8001fc8 <SetLED>
			MOT_setWallEdge( TRUE );		// 
 8008372:	2001      	movs	r0, #1
 8008374:	f005 f8e4 	bl	800d540 <MOT_setWallEdge>
 8008378:	e000      	b.n	800837c <CTRL_pol+0x108c>
		 return;		// 
 800837a:	bf00      	nop
		}
	}
}
 800837c:	3740      	adds	r7, #64	; 0x40
 800837e:	46bd      	mov	sp, r7
 8008380:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08008384 <Failsafe_flag>:

void Failsafe_flag(void)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	af00      	add	r7, sp, #0
	bl_failsafe = TRUE;
 8008388:	4b03      	ldr	r3, [pc, #12]	; (8008398 <Failsafe_flag+0x14>)
 800838a:	2201      	movs	r2, #1
 800838c:	701a      	strb	r2, [r3, #0]
	SetLED(0x1F);
 800838e:	201f      	movs	r0, #31
 8008390:	f7f9 fe1a 	bl	8001fc8 <SetLED>
}
 8008394:	bf00      	nop
 8008396:	bd80      	pop	{r7, pc}
 8008398:	200002a8 	.word	0x200002a8

0800839c <Failsafe_flag_off>:

void Failsafe_flag_off(void)
{
 800839c:	b480      	push	{r7}
 800839e:	af00      	add	r7, sp, #0
	bl_failsafe = FALSE;
 80083a0:	4b03      	ldr	r3, [pc, #12]	; (80083b0 <Failsafe_flag_off+0x14>)
 80083a2:	2200      	movs	r2, #0
 80083a4:	701a      	strb	r2, [r3, #0]
}
 80083a6:	bf00      	nop
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr
 80083b0:	200002a8 	.word	0x200002a8

080083b4 <SYS_isOutOfCtrl>:

bool SYS_isOutOfCtrl( void )
{
 80083b4:	b480      	push	{r7}
 80083b6:	af00      	add	r7, sp, #0
	return bl_failsafe;
 80083b8:	4b03      	ldr	r3, [pc, #12]	; (80083c8 <SYS_isOutOfCtrl+0x14>)
 80083ba:	781b      	ldrb	r3, [r3, #0]
}
 80083bc:	4618      	mov	r0, r3
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop
 80083c8:	200002a8 	.word	0x200002a8

080083cc <DCM_setDirCw>:
 */

#include "hal/DCM.h"

void DCM_setDirCw( enDCM_ID en_id )
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b082      	sub	sp, #8
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	4603      	mov	r3, r0
 80083d4:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80083d6:	79fb      	ldrb	r3, [r7, #7]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d103      	bne.n	80083e4 <DCM_setDirCw+0x18>
		Set_MOT0(1);	//tmp
 80083dc:	2001      	movs	r0, #1
 80083de:	f7f9 fedf 	bl	80021a0 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(0);	//tmp

	}
}
 80083e2:	e002      	b.n	80083ea <DCM_setDirCw+0x1e>
		Set_MOT1(0);	//tmp
 80083e4:	2000      	movs	r0, #0
 80083e6:	f7f9 fef5 	bl	80021d4 <Set_MOT1>
}
 80083ea:	bf00      	nop
 80083ec:	3708      	adds	r7, #8
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <DCM_setDirCcw>:

void DCM_setDirCcw( enDCM_ID en_id )
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b082      	sub	sp, #8
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	4603      	mov	r3, r0
 80083fa:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80083fc:	79fb      	ldrb	r3, [r7, #7]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d103      	bne.n	800840a <DCM_setDirCcw+0x18>
		Set_MOT0(0);	//tmp
 8008402:	2000      	movs	r0, #0
 8008404:	f7f9 fecc 	bl	80021a0 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(1);	//tmp
	}
}
 8008408:	e002      	b.n	8008410 <DCM_setDirCcw+0x1e>
		Set_MOT1(1);	//tmp
 800840a:	2001      	movs	r0, #1
 800840c:	f7f9 fee2 	bl	80021d4 <Set_MOT1>
}
 8008410:	bf00      	nop
 8008412:	3708      	adds	r7, #8
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <DCM_brakeMot>:

void DCM_brakeMot( enDCM_ID en_id )
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	4603      	mov	r3, r0
 8008420:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8008422:	79fb      	ldrb	r3, [r7, #7]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d103      	bne.n	8008430 <DCM_brakeMot+0x18>
		Set_DutyTIM2(0);
 8008428:	2000      	movs	r0, #0
 800842a:	f7fc fd2d 	bl	8004e88 <Set_DutyTIM2>
	}
	else{							// 
		Set_DutyTIM3(0);
	}
}
 800842e:	e002      	b.n	8008436 <DCM_brakeMot+0x1e>
		Set_DutyTIM3(0);
 8008430:	2000      	movs	r0, #0
 8008432:	f7fc fd69 	bl	8004f08 <Set_DutyTIM3>
}
 8008436:	bf00      	nop
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <DCM_staMot>:

void DCM_staMot( enDCM_ID en_id )
{	
 800843e:	b580      	push	{r7, lr}
 8008440:	b082      	sub	sp, #8
 8008442:	af00      	add	r7, sp, #0
 8008444:	4603      	mov	r3, r0
 8008446:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8008448:	79fb      	ldrb	r3, [r7, #7]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d102      	bne.n	8008454 <DCM_staMot+0x16>
		Enable_TIM2();
 800844e:	f7fc fd07 	bl	8004e60 <Enable_TIM2>
	}
	else{							// 
	   Enable_TIM3();
	}
}
 8008452:	e001      	b.n	8008458 <DCM_staMot+0x1a>
	   Enable_TIM3();
 8008454:	f7fc fd0c 	bl	8004e70 <Enable_TIM3>
}
 8008458:	bf00      	nop
 800845a:	3708      	adds	r7, #8
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <DCM_staMotAll>:

void DCM_staMotAll( void )
{
 8008460:	b580      	push	{r7, lr}
 8008462:	af00      	add	r7, sp, #0
	DCM_staMot(DCM_R);									// ON
 8008464:	2000      	movs	r0, #0
 8008466:	f7ff ffea 	bl	800843e <DCM_staMot>
	DCM_staMot(DCM_L);									// ON
 800846a:	2001      	movs	r0, #1
 800846c:	f7ff ffe7 	bl	800843e <DCM_staMot>
}
 8008470:	bf00      	nop
 8008472:	bd80      	pop	{r7, pc}

08008474 <DCM_setPwmDuty>:

void DCM_setPwmDuty( enDCM_ID en_id, uint16_t us_duty10 )
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	4603      	mov	r3, r0
 800847c:	460a      	mov	r2, r1
 800847e:	71fb      	strb	r3, [r7, #7]
 8008480:	4613      	mov	r3, r2
 8008482:	80bb      	strh	r3, [r7, #4]
	/* PWM */
	if( en_id == DCM_R ){				// 
 8008484:	79fb      	ldrb	r3, [r7, #7]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d110      	bne.n	80084ac <DCM_setPwmDuty+0x38>

		if( 0 == us_duty10 ){			// Duty0%
 800848a:	88bb      	ldrh	r3, [r7, #4]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d104      	bne.n	800849a <DCM_setPwmDuty+0x26>
			DCM_brakeMot( en_id );
 8008490:	79fb      	ldrb	r3, [r7, #7]
 8008492:	4618      	mov	r0, r3
 8008494:	f7ff ffc0 	bl	8008418 <DCM_brakeMot>
		else{
			Set_DutyTIM3(us_duty10);
			DCM_staMot( en_id );		// 
		}
	}
}
 8008498:	e018      	b.n	80084cc <DCM_setPwmDuty+0x58>
			Set_DutyTIM2(us_duty10);
 800849a:	88bb      	ldrh	r3, [r7, #4]
 800849c:	4618      	mov	r0, r3
 800849e:	f7fc fcf3 	bl	8004e88 <Set_DutyTIM2>
			DCM_staMot( en_id );		// 
 80084a2:	79fb      	ldrb	r3, [r7, #7]
 80084a4:	4618      	mov	r0, r3
 80084a6:	f7ff ffca 	bl	800843e <DCM_staMot>
}
 80084aa:	e00f      	b.n	80084cc <DCM_setPwmDuty+0x58>
		if( 0 == us_duty10 ){			// Duty0%
 80084ac:	88bb      	ldrh	r3, [r7, #4]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d104      	bne.n	80084bc <DCM_setPwmDuty+0x48>
			DCM_brakeMot( en_id );
 80084b2:	79fb      	ldrb	r3, [r7, #7]
 80084b4:	4618      	mov	r0, r3
 80084b6:	f7ff ffaf 	bl	8008418 <DCM_brakeMot>
}
 80084ba:	e007      	b.n	80084cc <DCM_setPwmDuty+0x58>
			Set_DutyTIM3(us_duty10);
 80084bc:	88bb      	ldrh	r3, [r7, #4]
 80084be:	4618      	mov	r0, r3
 80084c0:	f7fc fd22 	bl	8004f08 <Set_DutyTIM3>
			DCM_staMot( en_id );		// 
 80084c4:	79fb      	ldrb	r3, [r7, #7]
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7ff ffb9 	bl	800843e <DCM_staMot>
}
 80084cc:	bf00      	nop
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <Get_encoder_value>:
uint16_t ENC_R_CNT;
uint16_t ENC_L_CNT_old;
uint16_t ENC_R_CNT_old;

uint16_t Get_encoder_value(en_endir dir)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	4603      	mov	r3, r0
 80084dc:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) return ENC_L_CNT;
 80084de:	79fb      	ldrb	r3, [r7, #7]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d102      	bne.n	80084ea <Get_encoder_value+0x16>
 80084e4:	4b05      	ldr	r3, [pc, #20]	; (80084fc <Get_encoder_value+0x28>)
 80084e6:	881b      	ldrh	r3, [r3, #0]
 80084e8:	e001      	b.n	80084ee <Get_encoder_value+0x1a>
	else return ENC_R_CNT;
 80084ea:	4b05      	ldr	r3, [pc, #20]	; (8008500 <Get_encoder_value+0x2c>)
 80084ec:	881b      	ldrh	r3, [r3, #0]
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	20001524 	.word	0x20001524
 8008500:	20001528 	.word	0x20001528

08008504 <MA702_ReadByte>:

void MA702_ReadByte(en_endir dir)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	4603      	mov	r3, r0
 800850c:	71fb      	strb	r3, [r7, #7]
	encoderdir = dir;
 800850e:	4a0a      	ldr	r2, [pc, #40]	; (8008538 <MA702_ReadByte+0x34>)
 8008510:	79fb      	ldrb	r3, [r7, #7]
 8008512:	7013      	strb	r3, [r2, #0]
	SetSPI2TransmitData(0,0x00);
 8008514:	2100      	movs	r1, #0
 8008516:	2000      	movs	r0, #0
 8008518:	f7fb fcc2 	bl	8003ea0 <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 800851c:	2100      	movs	r1, #0
 800851e:	2001      	movs	r0, #1
 8008520:	f7fb fcbe 	bl	8003ea0 <SetSPI2TransmitData>

	SPI2_DMA_Communication(2,encoderdir);
 8008524:	4b04      	ldr	r3, [pc, #16]	; (8008538 <MA702_ReadByte+0x34>)
 8008526:	781b      	ldrb	r3, [r3, #0]
 8008528:	4619      	mov	r1, r3
 800852a:	2002      	movs	r0, #2
 800852c:	f7fb fc20 	bl	8003d70 <SPI2_DMA_Communication>
}
 8008530:	bf00      	nop
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	20000c66 	.word	0x20000c66

0800853c <recv_spi_encoder>:

void recv_spi_encoder(en_endir dir)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	4603      	mov	r3, r0
 8008544:	71fb      	strb	r3, [r7, #7]
	MA702_ReadByte(dir);
 8008546:	79fb      	ldrb	r3, [r7, #7]
 8008548:	4618      	mov	r0, r3
 800854a:	f7ff ffdb 	bl	8008504 <MA702_ReadByte>
}
 800854e:	bf00      	nop
 8008550:	3708      	adds	r7, #8
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
	...

08008558 <Set_encoder_data>:

void Set_encoder_data(en_endir dir)
{
 8008558:	b590      	push	{r4, r7, lr}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	4603      	mov	r3, r0
 8008560:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) ENC_L_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<4|Get_SPI2ReciveData(1)>>4);
 8008562:	79fb      	ldrb	r3, [r7, #7]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d112      	bne.n	800858e <Set_encoder_data+0x36>
 8008568:	2000      	movs	r0, #0
 800856a:	f7fb fc89 	bl	8003e80 <Get_SPI2ReciveData>
 800856e:	4603      	mov	r3, r0
 8008570:	011b      	lsls	r3, r3, #4
 8008572:	b21c      	sxth	r4, r3
 8008574:	2001      	movs	r0, #1
 8008576:	f7fb fc83 	bl	8003e80 <Get_SPI2ReciveData>
 800857a:	4603      	mov	r3, r0
 800857c:	091b      	lsrs	r3, r3, #4
 800857e:	b2db      	uxtb	r3, r3
 8008580:	b21b      	sxth	r3, r3
 8008582:	4323      	orrs	r3, r4
 8008584:	b21b      	sxth	r3, r3
 8008586:	b29a      	uxth	r2, r3
 8008588:	4b0c      	ldr	r3, [pc, #48]	; (80085bc <Set_encoder_data+0x64>)
 800858a:	801a      	strh	r2, [r3, #0]
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<4|Get_SPI2ReciveData(1)>>4);
}
 800858c:	e011      	b.n	80085b2 <Set_encoder_data+0x5a>
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<4|Get_SPI2ReciveData(1)>>4);
 800858e:	2000      	movs	r0, #0
 8008590:	f7fb fc76 	bl	8003e80 <Get_SPI2ReciveData>
 8008594:	4603      	mov	r3, r0
 8008596:	011b      	lsls	r3, r3, #4
 8008598:	b21c      	sxth	r4, r3
 800859a:	2001      	movs	r0, #1
 800859c:	f7fb fc70 	bl	8003e80 <Get_SPI2ReciveData>
 80085a0:	4603      	mov	r3, r0
 80085a2:	091b      	lsrs	r3, r3, #4
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	b21b      	sxth	r3, r3
 80085a8:	4323      	orrs	r3, r4
 80085aa:	b21b      	sxth	r3, r3
 80085ac:	b29a      	uxth	r2, r3
 80085ae:	4b04      	ldr	r3, [pc, #16]	; (80085c0 <Set_encoder_data+0x68>)
 80085b0:	801a      	strh	r2, [r3, #0]
}
 80085b2:	bf00      	nop
 80085b4:	370c      	adds	r7, #12
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd90      	pop	{r4, r7, pc}
 80085ba:	bf00      	nop
 80085bc:	20001524 	.word	0x20001524
 80085c0:	20001528 	.word	0x20001528

080085c4 <Runmode_check>:


uint8_t Runmode_check( enDCM_ID en_id )
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	4603      	mov	r3, r0
 80085cc:	71fb      	strb	r3, [r7, #7]
	if(en_id == DCM_R){
 80085ce:	79fb      	ldrb	r3, [r7, #7]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d117      	bne.n	8008604 <Runmode_check+0x40>
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Right)) ){
 80085d4:	4b1a      	ldr	r3, [pc, #104]	; (8008640 <Runmode_check+0x7c>)
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	2b06      	cmp	r3, #6
 80085da:	d00f      	beq.n	80085fc <Runmode_check+0x38>
 80085dc:	4b18      	ldr	r3, [pc, #96]	; (8008640 <Runmode_check+0x7c>)
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	2b07      	cmp	r3, #7
 80085e2:	d007      	beq.n	80085f4 <Runmode_check+0x30>
 80085e4:	4b16      	ldr	r3, [pc, #88]	; (8008640 <Runmode_check+0x7c>)
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	2b08      	cmp	r3, #8
 80085ea:	d003      	beq.n	80085f4 <Runmode_check+0x30>
 80085ec:	4b14      	ldr	r3, [pc, #80]	; (8008640 <Runmode_check+0x7c>)
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	2b09      	cmp	r3, #9
 80085f2:	d105      	bne.n	8008600 <Runmode_check+0x3c>
 80085f4:	4b13      	ldr	r3, [pc, #76]	; (8008644 <Runmode_check+0x80>)
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d101      	bne.n	8008600 <Runmode_check+0x3c>
			return(0);
 80085fc:	2300      	movs	r3, #0
 80085fe:	e018      	b.n	8008632 <Runmode_check+0x6e>
		}
		else{
			return(1);
 8008600:	2301      	movs	r3, #1
 8008602:	e016      	b.n	8008632 <Runmode_check+0x6e>
		}
	}
	else{
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Left)) ){
 8008604:	4b0e      	ldr	r3, [pc, #56]	; (8008640 <Runmode_check+0x7c>)
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	2b06      	cmp	r3, #6
 800860a:	d00f      	beq.n	800862c <Runmode_check+0x68>
 800860c:	4b0c      	ldr	r3, [pc, #48]	; (8008640 <Runmode_check+0x7c>)
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	2b07      	cmp	r3, #7
 8008612:	d007      	beq.n	8008624 <Runmode_check+0x60>
 8008614:	4b0a      	ldr	r3, [pc, #40]	; (8008640 <Runmode_check+0x7c>)
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	2b08      	cmp	r3, #8
 800861a:	d003      	beq.n	8008624 <Runmode_check+0x60>
 800861c:	4b08      	ldr	r3, [pc, #32]	; (8008640 <Runmode_check+0x7c>)
 800861e:	781b      	ldrb	r3, [r3, #0]
 8008620:	2b09      	cmp	r3, #9
 8008622:	d105      	bne.n	8008630 <Runmode_check+0x6c>
 8008624:	4b07      	ldr	r3, [pc, #28]	; (8008644 <Runmode_check+0x80>)
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d101      	bne.n	8008630 <Runmode_check+0x6c>
			return(0);
 800862c:	2300      	movs	r3, #0
 800862e:	e000      	b.n	8008632 <Runmode_check+0x6e>
		}
		else{
			return(1);
 8008630:	2301      	movs	r3, #1
		}
	}
}
 8008632:	4618      	mov	r0, r3
 8008634:	370c      	adds	r7, #12
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr
 800863e:	bf00      	nop
 8008640:	2000083a 	.word	0x2000083a
 8008644:	2000084c 	.word	0x2000084c

08008648 <ENC_GetDiv>:

void ENC_GetDiv( int32_t* p_r, int32_t* p_l )
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
	int32_t cntR;
	int32_t cntL;
	int32_t cntR_dif;
	int32_t cntL_dif;
//	recv_spi_encoder();
	cntR_dif = ENC_R_CNT - ENC_R_CNT_old;
 8008652:	4b3f      	ldr	r3, [pc, #252]	; (8008750 <ENC_GetDiv+0x108>)
 8008654:	881b      	ldrh	r3, [r3, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	4b3e      	ldr	r3, [pc, #248]	; (8008754 <ENC_GetDiv+0x10c>)
 800865a:	881b      	ldrh	r3, [r3, #0]
 800865c:	1ad3      	subs	r3, r2, r3
 800865e:	60fb      	str	r3, [r7, #12]
	cntL_dif = ENC_L_CNT_old - ENC_L_CNT;
 8008660:	4b3d      	ldr	r3, [pc, #244]	; (8008758 <ENC_GetDiv+0x110>)
 8008662:	881b      	ldrh	r3, [r3, #0]
 8008664:	461a      	mov	r2, r3
 8008666:	4b3d      	ldr	r3, [pc, #244]	; (800875c <ENC_GetDiv+0x114>)
 8008668:	881b      	ldrh	r3, [r3, #0]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	60bb      	str	r3, [r7, #8]

	//
	if(Runmode_check(DCM_R) == 1){	//
 800866e:	2000      	movs	r0, #0
 8008670:	f7ff ffa8 	bl	80085c4 <Runmode_check>
 8008674:	4603      	mov	r3, r0
 8008676:	2b01      	cmp	r3, #1
 8008678:	d114      	bne.n	80086a4 <ENC_GetDiv+0x5c>
		//
		if(cntR_dif<(-32768>>4)){
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 8008680:	da04      	bge.n	800868c <ENC_GetDiv+0x44>
			cntR = cntR_dif + (65536>>4);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008688:	617b      	str	r3, [r7, #20]
 800868a:	e01f      	b.n	80086cc <ENC_GetDiv+0x84>
		}
		else if (cntR_dif>(32768>>4)){
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008692:	dd04      	ble.n	800869e <ENC_GetDiv+0x56>
			cntR = cntR_dif - (65536>>4);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 800869a:	617b      	str	r3, [r7, #20]
 800869c:	e016      	b.n	80086cc <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	617b      	str	r3, [r7, #20]
 80086a2:	e013      	b.n	80086cc <ENC_GetDiv+0x84>
		}
	}
	else{
		if(cntR_dif>(32768>>4)){
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086aa:	dd04      	ble.n	80086b6 <ENC_GetDiv+0x6e>
			cntR = cntR_dif - (65536>>4);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 80086b2:	617b      	str	r3, [r7, #20]
 80086b4:	e00a      	b.n	80086cc <ENC_GetDiv+0x84>
		}
		else if(cntR_dif<(-32768>>4)){
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 80086bc:	da04      	bge.n	80086c8 <ENC_GetDiv+0x80>
			cntR = cntR_dif + (65536>>4);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086c4:	617b      	str	r3, [r7, #20]
 80086c6:	e001      	b.n	80086cc <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	617b      	str	r3, [r7, #20]
		}
	}

	if(Runmode_check(DCM_L) == 1){
 80086cc:	2001      	movs	r0, #1
 80086ce:	f7ff ff79 	bl	80085c4 <Runmode_check>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d114      	bne.n	8008702 <ENC_GetDiv+0xba>
		//
		if(cntL_dif<(-32768>>4)){
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 80086de:	da04      	bge.n	80086ea <ENC_GetDiv+0xa2>
			cntL = cntL_dif + (65536>>4);
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086e6:	613b      	str	r3, [r7, #16]
 80086e8:	e01f      	b.n	800872a <ENC_GetDiv+0xe2>
		}
		else if (cntL_dif >(32768>>4)){
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086f0:	dd04      	ble.n	80086fc <ENC_GetDiv+0xb4>
			cntL = cntL_dif -(65536>>4);
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 80086f8:	613b      	str	r3, [r7, #16]
 80086fa:	e016      	b.n	800872a <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	613b      	str	r3, [r7, #16]
 8008700:	e013      	b.n	800872a <ENC_GetDiv+0xe2>
		}
	}
	else{
		if(cntL_dif>(32768>>4)){
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008708:	dd04      	ble.n	8008714 <ENC_GetDiv+0xcc>
			cntL = cntL_dif - (65536>>4);
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8008710:	613b      	str	r3, [r7, #16]
 8008712:	e00a      	b.n	800872a <ENC_GetDiv+0xe2>
		}
		else if(cntL_dif<(-32768>>4)){
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 800871a:	da04      	bge.n	8008726 <ENC_GetDiv+0xde>
			cntL = cntL_dif + (65536>>4);
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008722:	613b      	str	r3, [r7, #16]
 8008724:	e001      	b.n	800872a <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	613b      	str	r3, [r7, #16]
		}
	}

	*p_r = cntR;		//2^12(4096) LSB/1
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	601a      	str	r2, [r3, #0]
	*p_l = cntL;
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	693a      	ldr	r2, [r7, #16]
 8008734:	601a      	str	r2, [r3, #0]

	ENC_R_CNT_old = ENC_R_CNT;
 8008736:	4b06      	ldr	r3, [pc, #24]	; (8008750 <ENC_GetDiv+0x108>)
 8008738:	881a      	ldrh	r2, [r3, #0]
 800873a:	4b06      	ldr	r3, [pc, #24]	; (8008754 <ENC_GetDiv+0x10c>)
 800873c:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 800873e:	4b07      	ldr	r3, [pc, #28]	; (800875c <ENC_GetDiv+0x114>)
 8008740:	881a      	ldrh	r2, [r3, #0]
 8008742:	4b05      	ldr	r3, [pc, #20]	; (8008758 <ENC_GetDiv+0x110>)
 8008744:	801a      	strh	r2, [r3, #0]
}
 8008746:	bf00      	nop
 8008748:	3718      	adds	r7, #24
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	20001528 	.word	0x20001528
 8008754:	2000152a 	.word	0x2000152a
 8008758:	20001526 	.word	0x20001526
 800875c:	20001524 	.word	0x20001524

08008760 <ENC_setref>:

void ENC_setref(void)
{
 8008760:	b480      	push	{r7}
 8008762:	af00      	add	r7, sp, #0
	ENC_R_CNT_old = ENC_R_CNT;
 8008764:	4b06      	ldr	r3, [pc, #24]	; (8008780 <ENC_setref+0x20>)
 8008766:	881a      	ldrh	r2, [r3, #0]
 8008768:	4b06      	ldr	r3, [pc, #24]	; (8008784 <ENC_setref+0x24>)
 800876a:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 800876c:	4b06      	ldr	r3, [pc, #24]	; (8008788 <ENC_setref+0x28>)
 800876e:	881a      	ldrh	r2, [r3, #0]
 8008770:	4b06      	ldr	r3, [pc, #24]	; (800878c <ENC_setref+0x2c>)
 8008772:	801a      	strh	r2, [r3, #0]
}
 8008774:	bf00      	nop
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	20001528 	.word	0x20001528
 8008784:	2000152a 	.word	0x2000152a
 8008788:	20001524 	.word	0x20001524
 800878c:	20001526 	.word	0x20001526

08008790 <ICM_42688_whoami>:
uint16_t Get_s_gyro(void)
{
	return s_GyroVal;
}
void ICM_42688_whoami(void)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	af00      	add	r7, sp, #0
	SetSPI1TransmitData(0,(0x75 | 0x80));
 8008794:	21f5      	movs	r1, #245	; 0xf5
 8008796:	2000      	movs	r0, #0
 8008798:	f7fb fabe 	bl	8003d18 <SetSPI1TransmitData>
	SetSPI1TransmitData(1, 0x00);
 800879c:	2100      	movs	r1, #0
 800879e:	2001      	movs	r0, #1
 80087a0:	f7fb faba 	bl	8003d18 <SetSPI1TransmitData>
	SPI1_DMA_Communication(2);
 80087a4:	2002      	movs	r0, #2
 80087a6:	f7fb fa37 	bl	8003c18 <SPI1_DMA_Communication>
	printf("who am i = %x\r\n",Get_SPI1ReciveData(1));
 80087aa:	2001      	movs	r0, #1
 80087ac:	f7fb faa4 	bl	8003cf8 <Get_SPI1ReciveData>
 80087b0:	4603      	mov	r3, r0
 80087b2:	4619      	mov	r1, r3
 80087b4:	4802      	ldr	r0, [pc, #8]	; (80087c0 <ICM_42688_whoami+0x30>)
 80087b6:	f00e fdbf 	bl	8017338 <iprintf>

}
 80087ba:	bf00      	nop
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	0801c3c8 	.word	0x0801c3c8

080087c4 <ICM_42688_WriteByte>:

void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	4603      	mov	r3, r0
 80087cc:	460a      	mov	r2, r1
 80087ce:	71fb      	strb	r3, [r7, #7]
 80087d0:	4613      	mov	r3, r2
 80087d2:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0, reg);
 80087d4:	79fb      	ldrb	r3, [r7, #7]
 80087d6:	4619      	mov	r1, r3
 80087d8:	2000      	movs	r0, #0
 80087da:	f7fb fa9d 	bl	8003d18 <SetSPI1TransmitData>
	SetSPI1TransmitData(1, data);
 80087de:	79bb      	ldrb	r3, [r7, #6]
 80087e0:	4619      	mov	r1, r3
 80087e2:	2001      	movs	r0, #1
 80087e4:	f7fb fa98 	bl	8003d18 <SetSPI1TransmitData>

	SPI1_DMA_Communication(2);
 80087e8:	2002      	movs	r0, #2
 80087ea:	f7fb fa15 	bl	8003c18 <SPI1_DMA_Communication>
}
 80087ee:	bf00      	nop
 80087f0:	3708      	adds	r7, #8
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b082      	sub	sp, #8
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	4603      	mov	r3, r0
 80087fe:	460a      	mov	r2, r1
 8008800:	71fb      	strb	r3, [r7, #7]
 8008802:	4613      	mov	r3, r2
 8008804:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0,(reg | 0x80));
 8008806:	79fb      	ldrb	r3, [r7, #7]
 8008808:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800880c:	b2db      	uxtb	r3, r3
 800880e:	4619      	mov	r1, r3
 8008810:	2000      	movs	r0, #0
 8008812:	f7fb fa81 	bl	8003d18 <SetSPI1TransmitData>
	SetSPI1TransmitData(1,0x00);
 8008816:	2100      	movs	r1, #0
 8008818:	2001      	movs	r0, #1
 800881a:	f7fb fa7d 	bl	8003d18 <SetSPI1TransmitData>
	SetSPI1TransmitData(2,0x00);
 800881e:	2100      	movs	r1, #0
 8008820:	2002      	movs	r0, #2
 8008822:	f7fb fa79 	bl	8003d18 <SetSPI1TransmitData>

	SPI1_DMA_Communication(3);
 8008826:	2003      	movs	r0, #3
 8008828:	f7fb f9f6 	bl	8003c18 <SPI1_DMA_Communication>
}
 800882c:	bf00      	nop
 800882e:	3708      	adds	r7, #8
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <ICM_42688_init>:


void ICM_42688_init(void)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
	uint8_t reg78 = 0x4E;	//pwr_mgmt0
 800883a:	234e      	movs	r3, #78	; 0x4e
 800883c:	71fb      	strb	r3, [r7, #7]
	uint16_t reg107 = 0x6B;
	uint16_t reg106 = 0x6A;
	uint16_t reg27 = 0x1B;
	uint16_t reg28 = 0x1C;
*/
	ICM_42688_WriteByte(reg78,0x0F);
 800883e:	79fb      	ldrb	r3, [r7, #7]
 8008840:	210f      	movs	r1, #15
 8008842:	4618      	mov	r0, r3
 8008844:	f7ff ffbe 	bl	80087c4 <ICM_42688_WriteByte>
	LL_mDelay(1);
 8008848:	2001      	movs	r0, #1
 800884a:	f00d fe05 	bl	8016458 <LL_mDelay>
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
}
 800884e:	bf00      	nop
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <ICM_42688_GyroRead_DMA>:

void ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 8008856:	b580      	push	{r7, lr}
 8008858:	b082      	sub	sp, #8
 800885a:	af00      	add	r7, sp, #0
 800885c:	4603      	mov	r3, r0
 800885e:	71fb      	strb	r3, [r7, #7]
	ICM_42688_ReadByte(reg,3);
 8008860:	79fb      	ldrb	r3, [r7, #7]
 8008862:	2103      	movs	r1, #3
 8008864:	4618      	mov	r0, r3
 8008866:	f7ff ffc6 	bl	80087f6 <ICM_42688_ReadByte>
}
 800886a:	bf00      	nop
 800886c:	3708      	adds	r7, #8
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
	...

08008874 <ICM_42688_GyroData>:

void ICM_42688_GyroData(void)
{
 8008874:	b598      	push	{r3, r4, r7, lr}
 8008876:	af00      	add	r7, sp, #0
	s_GyroVal=((uint16_t)Get_SPI1ReciveData(1)<<8|Get_SPI1ReciveData(2));
 8008878:	2001      	movs	r0, #1
 800887a:	f7fb fa3d 	bl	8003cf8 <Get_SPI1ReciveData>
 800887e:	4603      	mov	r3, r0
 8008880:	021b      	lsls	r3, r3, #8
 8008882:	b21c      	sxth	r4, r3
 8008884:	2002      	movs	r0, #2
 8008886:	f7fb fa37 	bl	8003cf8 <Get_SPI1ReciveData>
 800888a:	4603      	mov	r3, r0
 800888c:	b21b      	sxth	r3, r3
 800888e:	4323      	orrs	r3, r4
 8008890:	b21a      	sxth	r2, r3
 8008892:	4b02      	ldr	r3, [pc, #8]	; (800889c <ICM_42688_GyroData+0x28>)
 8008894:	801a      	strh	r2, [r3, #0]
}
 8008896:	bf00      	nop
 8008898:	bd98      	pop	{r3, r4, r7, pc}
 800889a:	bf00      	nop
 800889c:	2000084e 	.word	0x2000084e

080088a0 <GYRO_SetRef>:

void GYRO_SetRef( void )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
	uint16_t i;
	uint32_t ul_ref = 0;
 80088a6:	2300      	movs	r3, #0
 80088a8:	603b      	str	r3, [r7, #0]

	/*  */
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 80088aa:	2300      	movs	r3, #0
 80088ac:	80fb      	strh	r3, [r7, #6]
 80088ae:	e00c      	b.n	80088ca <GYRO_SetRef+0x2a>
		ul_ref += (uint32_t)s_GyroVal;
 80088b0:	4b0f      	ldr	r3, [pc, #60]	; (80088f0 <GYRO_SetRef+0x50>)
 80088b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80088b6:	461a      	mov	r2, r3
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	4413      	add	r3, r2
 80088bc:	603b      	str	r3, [r7, #0]
		LL_mDelay(1);
 80088be:	2001      	movs	r0, #1
 80088c0:	f00d fdca 	bl	8016458 <LL_mDelay>
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 80088c4:	88fb      	ldrh	r3, [r7, #6]
 80088c6:	3301      	adds	r3, #1
 80088c8:	80fb      	strh	r3, [r7, #6]
 80088ca:	88fb      	ldrh	r3, [r7, #6]
 80088cc:	2bc7      	cmp	r3, #199	; 0xc7
 80088ce:	d9ef      	bls.n	80088b0 <GYRO_SetRef+0x10>
	}

	/*  */
	l_GyroRef = (ul_ref * 100) / GYRO_REF_NUM ;		// 100
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	2264      	movs	r2, #100	; 0x64
 80088d4:	fb02 f303 	mul.w	r3, r2, r3
 80088d8:	4a06      	ldr	r2, [pc, #24]	; (80088f4 <GYRO_SetRef+0x54>)
 80088da:	fba2 2303 	umull	r2, r3, r2, r3
 80088de:	099b      	lsrs	r3, r3, #6
 80088e0:	461a      	mov	r2, r3
 80088e2:	4b05      	ldr	r3, [pc, #20]	; (80088f8 <GYRO_SetRef+0x58>)
 80088e4:	601a      	str	r2, [r3, #0]
}
 80088e6:	bf00      	nop
 80088e8:	3708      	adds	r7, #8
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	2000084e 	.word	0x2000084e
 80088f4:	51eb851f 	.word	0x51eb851f
 80088f8:	20000c68 	.word	0x20000c68
 80088fc:	00000000 	.word	0x00000000

08008900 <GYRO_getSpeedErr>:

float GYRO_getSpeedErr( void )
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
	int32_t  l_val = (int32_t)s_GyroVal * 100 ;				// 100
 8008906:	4b22      	ldr	r3, [pc, #136]	; (8008990 <GYRO_getSpeedErr+0x90>)
 8008908:	f9b3 3000 	ldrsh.w	r3, [r3]
 800890c:	461a      	mov	r2, r3
 800890e:	2364      	movs	r3, #100	; 0x64
 8008910:	fb02 f303 	mul.w	r3, r2, r3
 8008914:	60fb      	str	r3, [r7, #12]
	int32_t  l_err = l_val - l_GyroRef ;
 8008916:	4b1f      	ldr	r3, [pc, #124]	; (8008994 <GYRO_getSpeedErr+0x94>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68fa      	ldr	r2, [r7, #12]
 800891c:	1ad3      	subs	r3, r2, r3
 800891e:	60bb      	str	r3, [r7, #8]
	float f_res;

	/*  */
//	if( ( l_err < -0.01 * 100 ) || ( 0.01 * 100 < l_err ) ){
		f_res = (float)l_err /16.4 / 100.0 * DEG_TO_RAD;		
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	ee07 3a90 	vmov	s15, r3
 8008926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800892a:	ee17 0a90 	vmov	r0, s15
 800892e:	f7f7 fe33 	bl	8000598 <__aeabi_f2d>
 8008932:	a313      	add	r3, pc, #76	; (adr r3, 8008980 <GYRO_getSpeedErr+0x80>)
 8008934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008938:	f7f7 ffb0 	bl	800089c <__aeabi_ddiv>
 800893c:	4602      	mov	r2, r0
 800893e:	460b      	mov	r3, r1
 8008940:	4610      	mov	r0, r2
 8008942:	4619      	mov	r1, r3
 8008944:	f04f 0200 	mov.w	r2, #0
 8008948:	4b13      	ldr	r3, [pc, #76]	; (8008998 <GYRO_getSpeedErr+0x98>)
 800894a:	f7f7 ffa7 	bl	800089c <__aeabi_ddiv>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	4610      	mov	r0, r2
 8008954:	4619      	mov	r1, r3
 8008956:	a30c      	add	r3, pc, #48	; (adr r3, 8008988 <GYRO_getSpeedErr+0x88>)
 8008958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895c:	f7f7 fe74 	bl	8000648 <__aeabi_dmul>
 8008960:	4602      	mov	r2, r0
 8008962:	460b      	mov	r3, r1
 8008964:	4610      	mov	r0, r2
 8008966:	4619      	mov	r1, r3
 8008968:	f7f8 f966 	bl	8000c38 <__aeabi_d2f>
 800896c:	4603      	mov	r3, r0
 800896e:	607b      	str	r3, [r7, #4]
//	}
/*	else{
		f_res = 0;									// [deg/s]
	}
*/
	return f_res;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	ee07 3a90 	vmov	s15, r3
}
 8008976:	eeb0 0a67 	vmov.f32	s0, s15
 800897a:	3710      	adds	r7, #16
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}
 8008980:	66666666 	.word	0x66666666
 8008984:	40306666 	.word	0x40306666
 8008988:	60000000 	.word	0x60000000
 800898c:	3f91df49 	.word	0x3f91df49
 8008990:	2000084e 	.word	0x2000084e
 8008994:	20000c68 	.word	0x20000c68
 8008998:	40590000 	.word	0x40590000

0800899c <GYRO_getNowAngle>:

float GYRO_getNowAngle( void )
{
 800899c:	b480      	push	{r7}
 800899e:	af00      	add	r7, sp, #0
	return f_GyroNowAngle;
 80089a0:	4b04      	ldr	r3, [pc, #16]	; (80089b4 <GYRO_getNowAngle+0x18>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	ee07 3a90 	vmov	s15, r3
}
 80089a8:	eeb0 0a67 	vmov.f32	s0, s15
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr
 80089b4:	20000428 	.word	0x20000428

080089b8 <GYRO_getRef>:

float GYRO_getRef( void )
{
 80089b8:	b480      	push	{r7}
 80089ba:	af00      	add	r7, sp, #0
	return l_GyroRef;
 80089bc:	4b05      	ldr	r3, [pc, #20]	; (80089d4 <GYRO_getRef+0x1c>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	ee07 3a90 	vmov	s15, r3
 80089c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80089c8:	eeb0 0a67 	vmov.f32	s0, s15
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr
 80089d4:	20000c68 	.word	0x20000c68

080089d8 <GYRO_Pol>:

void GYRO_Pol( void )
{
 80089d8:	b5b0      	push	{r4, r5, r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
	float f_speed;

	/*  */
	f_speed = GYRO_getSpeedErr();			//  (0.001sec)
 80089de:	f7ff ff8f 	bl	8008900 <GYRO_getSpeedErr>
 80089e2:	ed87 0a01 	vstr	s0, [r7, #4]
	f_GyroNowAngle += f_speed / 1000.0;		//    (0.001sec)
 80089e6:	4b22      	ldr	r3, [pc, #136]	; (8008a70 <GYRO_Pol+0x98>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7f7 fdd4 	bl	8000598 <__aeabi_f2d>
 80089f0:	4604      	mov	r4, r0
 80089f2:	460d      	mov	r5, r1
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f7f7 fdcf 	bl	8000598 <__aeabi_f2d>
 80089fa:	f04f 0200 	mov.w	r2, #0
 80089fe:	4b1d      	ldr	r3, [pc, #116]	; (8008a74 <GYRO_Pol+0x9c>)
 8008a00:	f7f7 ff4c 	bl	800089c <__aeabi_ddiv>
 8008a04:	4602      	mov	r2, r0
 8008a06:	460b      	mov	r3, r1
 8008a08:	4620      	mov	r0, r4
 8008a0a:	4629      	mov	r1, r5
 8008a0c:	f7f7 fc66 	bl	80002dc <__adddf3>
 8008a10:	4602      	mov	r2, r0
 8008a12:	460b      	mov	r3, r1
 8008a14:	4610      	mov	r0, r2
 8008a16:	4619      	mov	r1, r3
 8008a18:	f7f8 f90e 	bl	8000c38 <__aeabi_d2f>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	4a14      	ldr	r2, [pc, #80]	; (8008a70 <GYRO_Pol+0x98>)
 8008a20:	6013      	str	r3, [r2, #0]

	/*  */
	if( bl_ErrChk == TRUE ){
 8008a22:	4b15      	ldr	r3, [pc, #84]	; (8008a78 <GYRO_Pol+0xa0>)
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d01d      	beq.n	8008a66 <GYRO_Pol+0x8e>

		f_ErrChkAngle += f_speed/1000.0;		//    (0.001sec)
 8008a2a:	4b14      	ldr	r3, [pc, #80]	; (8008a7c <GYRO_Pol+0xa4>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7f7 fdb2 	bl	8000598 <__aeabi_f2d>
 8008a34:	4604      	mov	r4, r0
 8008a36:	460d      	mov	r5, r1
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f7f7 fdad 	bl	8000598 <__aeabi_f2d>
 8008a3e:	f04f 0200 	mov.w	r2, #0
 8008a42:	4b0c      	ldr	r3, [pc, #48]	; (8008a74 <GYRO_Pol+0x9c>)
 8008a44:	f7f7 ff2a 	bl	800089c <__aeabi_ddiv>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	4629      	mov	r1, r5
 8008a50:	f7f7 fc44 	bl	80002dc <__adddf3>
 8008a54:	4602      	mov	r2, r0
 8008a56:	460b      	mov	r3, r1
 8008a58:	4610      	mov	r0, r2
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	f7f8 f8ec 	bl	8000c38 <__aeabi_d2f>
 8008a60:	4603      	mov	r3, r0
 8008a62:	4a06      	ldr	r2, [pc, #24]	; (8008a7c <GYRO_Pol+0xa4>)
 8008a64:	6013      	str	r3, [r2, #0]

			Failsafe_flag();
		}
*/
	}
}
 8008a66:	bf00      	nop
 8008a68:	3708      	adds	r7, #8
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bdb0      	pop	{r4, r5, r7, pc}
 8008a6e:	bf00      	nop
 8008a70:	20000428 	.word	0x20000428
 8008a74:	408f4000 	.word	0x408f4000
 8008a78:	2000083b 	.word	0x2000083b
 8008a7c:	20000c58 	.word	0x20000c58

08008a80 <GYRO_staErrChkAngle>:
//	f_NowAccel = Accel_getSpeedErr();			//  (0.001sec)

}

void GYRO_staErrChkAngle( void )
{
 8008a80:	b480      	push	{r7}
 8008a82:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 8008a84:	4b05      	ldr	r3, [pc, #20]	; (8008a9c <GYRO_staErrChkAngle+0x1c>)
 8008a86:	f04f 0200 	mov.w	r2, #0
 8008a8a:	601a      	str	r2, [r3, #0]
	bl_ErrChk = TRUE;
 8008a8c:	4b04      	ldr	r3, [pc, #16]	; (8008aa0 <GYRO_staErrChkAngle+0x20>)
 8008a8e:	2201      	movs	r2, #1
 8008a90:	701a      	strb	r2, [r3, #0]

}
 8008a92:	bf00      	nop
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	20000c58 	.word	0x20000c58
 8008aa0:	2000083b 	.word	0x2000083b

08008aa4 <GYRO_endErrChkAngle>:

void GYRO_endErrChkAngle( void )
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 8008aa8:	4b05      	ldr	r3, [pc, #20]	; (8008ac0 <GYRO_endErrChkAngle+0x1c>)
 8008aaa:	f04f 0200 	mov.w	r2, #0
 8008aae:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 8008ab0:	4b04      	ldr	r3, [pc, #16]	; (8008ac4 <GYRO_endErrChkAngle+0x20>)
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	701a      	strb	r2, [r3, #0]

}
 8008ab6:	bf00      	nop
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr
 8008ac0:	20000c58 	.word	0x20000c58
 8008ac4:	2000083b 	.word	0x2000083b

08008ac8 <HAL_init>:
#include "hal/init.h"



void HAL_init( void )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	af00      	add	r7, sp, #0
	TIME_init();
 8008acc:	f000 f834 	bl	8008b38 <TIME_init>
	/*  */
	f_GyroNowAngle = 0;			// (0testrun)
 8008ad0:	4b15      	ldr	r3, [pc, #84]	; (8008b28 <HAL_init+0x60>)
 8008ad2:	f04f 0200 	mov.w	r2, #0
 8008ad6:	601a      	str	r2, [r3, #0]
	l_GyroRef  = 0;				// 
 8008ad8:	4b14      	ldr	r3, [pc, #80]	; (8008b2c <HAL_init+0x64>)
 8008ada:	2200      	movs	r2, #0
 8008adc:	601a      	str	r2, [r3, #0]

	f_ErrChkAngle = 0;
 8008ade:	4b14      	ldr	r3, [pc, #80]	; (8008b30 <HAL_init+0x68>)
 8008ae0:	f04f 0200 	mov.w	r2, #0
 8008ae4:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 8008ae6:	4b13      	ldr	r3, [pc, #76]	; (8008b34 <HAL_init+0x6c>)
 8008ae8:	2200      	movs	r2, #0
 8008aea:	701a      	strb	r2, [r3, #0]
	DIST_init();
 8008aec:	f004 fed2 	bl	800d894 <DIST_init>
	MAP_Goal_init();
 8008af0:	f008 feb6 	bl	8011860 <MAP_Goal_init>
	ADC4_Start();
 8008af4:	f7f8 fe0a 	bl	800170c <ADC4_Start>
  	ADC3_Start();
 8008af8:	f7f8 fe14 	bl	8001724 <ADC3_Start>
  	ADC2_Start();
 8008afc:	f7f8 fe1e 	bl	800173c <ADC2_Start>
  	ADC1_Start();
 8008b00:	f7f8 fe28 	bl	8001754 <ADC1_Start>

  	SPI1_Start();
 8008b04:	f7fb f870 	bl	8003be8 <SPI1_Start>
  	SPI2_Start();
 8008b08:	f7fb f91a 	bl	8003d40 <SPI2_Start>
  	ICM_42688_init();
 8008b0c:	f7ff fe92 	bl	8008834 <ICM_42688_init>
  	ICM_42688_whoami();
 8008b10:	f7ff fe3e 	bl	8008790 <ICM_42688_whoami>
	TIMER_init();
 8008b14:	f7fc f960 	bl	8004dd8 <TIMER_init>
	SYS_start();
 8008b18:	f000 f9ce 	bl	8008eb8 <SYS_start>
	MAP_init();
 8008b1c:	f008 fe80 	bl	8011820 <MAP_init>
	GYRO_SetRef();
 8008b20:	f7ff febe 	bl	80088a0 <GYRO_SetRef>
}
 8008b24:	bf00      	nop
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	20000428 	.word	0x20000428
 8008b2c:	20000c68 	.word	0x20000c68
 8008b30:	20000c58 	.word	0x20000c58
 8008b34:	2000083b 	.word	0x2000083b

08008b38 <TIME_init>:

void TIME_init( void )
{
 8008b38:	b480      	push	{r7}
 8008b3a:	af00      	add	r7, sp, #0
	/*  */
	Msec_in = 0;		// [msec]
 8008b3c:	4b06      	ldr	r3, [pc, #24]	; (8008b58 <TIME_init+0x20>)
 8008b3e:	2200      	movs	r2, #0
 8008b40:	801a      	strh	r2, [r3, #0]
	Sec_in  = 0;		// [sec]
 8008b42:	4b06      	ldr	r3, [pc, #24]	; (8008b5c <TIME_init+0x24>)
 8008b44:	2200      	movs	r2, #0
 8008b46:	701a      	strb	r2, [r3, #0]
	Min_in  = 0;		// [min]
 8008b48:	4b05      	ldr	r3, [pc, #20]	; (8008b60 <TIME_init+0x28>)
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	701a      	strb	r2, [r3, #0]
}
 8008b4e:	bf00      	nop
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr
 8008b58:	20000c64 	.word	0x20000c64
 8008b5c:	20000838 	.word	0x20000838
 8008b60:	2000042c 	.word	0x2000042c

08008b64 <log_in2>:
			float log5,float log6,
			float log7,float log8,
			float log9,float log10)/*,
			float log11,float log12)
*/
{
 8008b64:	b480      	push	{r7}
 8008b66:	b08b      	sub	sp, #44	; 0x2c
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8008b6e:	edc7 0a08 	vstr	s1, [r7, #32]
 8008b72:	ed87 1a07 	vstr	s2, [r7, #28]
 8008b76:	edc7 1a06 	vstr	s3, [r7, #24]
 8008b7a:	ed87 2a05 	vstr	s4, [r7, #20]
 8008b7e:	edc7 2a04 	vstr	s5, [r7, #16]
 8008b82:	ed87 3a03 	vstr	s6, [r7, #12]
 8008b86:	edc7 3a02 	vstr	s7, [r7, #8]
 8008b8a:	ed87 4a01 	vstr	s8, [r7, #4]
 8008b8e:	edc7 4a00 	vstr	s9, [r7]
	if((b_logflag == TRUE)&&(log_count < log_num)){
 8008b92:	4b2d      	ldr	r3, [pc, #180]	; (8008c48 <log_in2+0xe4>)
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d050      	beq.n	8008c3c <log_in2+0xd8>
 8008b9a:	4b2c      	ldr	r3, [pc, #176]	; (8008c4c <log_in2+0xe8>)
 8008b9c:	881b      	ldrh	r3, [r3, #0]
 8008b9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ba2:	d24b      	bcs.n	8008c3c <log_in2+0xd8>
		Log_1[log_count] = log1;
 8008ba4:	4b29      	ldr	r3, [pc, #164]	; (8008c4c <log_in2+0xe8>)
 8008ba6:	881b      	ldrh	r3, [r3, #0]
 8008ba8:	4a29      	ldr	r2, [pc, #164]	; (8008c50 <log_in2+0xec>)
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	4413      	add	r3, r2
 8008bae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bb0:	601a      	str	r2, [r3, #0]
		Log_2[log_count] = log2;
 8008bb2:	4b26      	ldr	r3, [pc, #152]	; (8008c4c <log_in2+0xe8>)
 8008bb4:	881b      	ldrh	r3, [r3, #0]
 8008bb6:	4a27      	ldr	r2, [pc, #156]	; (8008c54 <log_in2+0xf0>)
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4413      	add	r3, r2
 8008bbc:	6a3a      	ldr	r2, [r7, #32]
 8008bbe:	601a      	str	r2, [r3, #0]
		Log_3[log_count] = log3;
 8008bc0:	4b22      	ldr	r3, [pc, #136]	; (8008c4c <log_in2+0xe8>)
 8008bc2:	881b      	ldrh	r3, [r3, #0]
 8008bc4:	4a24      	ldr	r2, [pc, #144]	; (8008c58 <log_in2+0xf4>)
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4413      	add	r3, r2
 8008bca:	69fa      	ldr	r2, [r7, #28]
 8008bcc:	601a      	str	r2, [r3, #0]
		Log_4[log_count] = log4;
 8008bce:	4b1f      	ldr	r3, [pc, #124]	; (8008c4c <log_in2+0xe8>)
 8008bd0:	881b      	ldrh	r3, [r3, #0]
 8008bd2:	4a22      	ldr	r2, [pc, #136]	; (8008c5c <log_in2+0xf8>)
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	4413      	add	r3, r2
 8008bd8:	69ba      	ldr	r2, [r7, #24]
 8008bda:	601a      	str	r2, [r3, #0]
		Log_5[log_count] = log5;
 8008bdc:	4b1b      	ldr	r3, [pc, #108]	; (8008c4c <log_in2+0xe8>)
 8008bde:	881b      	ldrh	r3, [r3, #0]
 8008be0:	4a1f      	ldr	r2, [pc, #124]	; (8008c60 <log_in2+0xfc>)
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	697a      	ldr	r2, [r7, #20]
 8008be8:	601a      	str	r2, [r3, #0]
		Log_6[log_count] = log6;
 8008bea:	4b18      	ldr	r3, [pc, #96]	; (8008c4c <log_in2+0xe8>)
 8008bec:	881b      	ldrh	r3, [r3, #0]
 8008bee:	4a1d      	ldr	r2, [pc, #116]	; (8008c64 <log_in2+0x100>)
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	4413      	add	r3, r2
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	601a      	str	r2, [r3, #0]
		Log_7[log_count] = log7;
 8008bf8:	4b14      	ldr	r3, [pc, #80]	; (8008c4c <log_in2+0xe8>)
 8008bfa:	881b      	ldrh	r3, [r3, #0]
 8008bfc:	4a1a      	ldr	r2, [pc, #104]	; (8008c68 <log_in2+0x104>)
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	4413      	add	r3, r2
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	601a      	str	r2, [r3, #0]
		Log_8[log_count] = log8;
 8008c06:	4b11      	ldr	r3, [pc, #68]	; (8008c4c <log_in2+0xe8>)
 8008c08:	881b      	ldrh	r3, [r3, #0]
 8008c0a:	4a18      	ldr	r2, [pc, #96]	; (8008c6c <log_in2+0x108>)
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	4413      	add	r3, r2
 8008c10:	68ba      	ldr	r2, [r7, #8]
 8008c12:	601a      	str	r2, [r3, #0]
		Log_9[log_count] = log9;
 8008c14:	4b0d      	ldr	r3, [pc, #52]	; (8008c4c <log_in2+0xe8>)
 8008c16:	881b      	ldrh	r3, [r3, #0]
 8008c18:	4a15      	ldr	r2, [pc, #84]	; (8008c70 <log_in2+0x10c>)
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	4413      	add	r3, r2
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	601a      	str	r2, [r3, #0]
		Log_10[log_count] = log10;
 8008c22:	4b0a      	ldr	r3, [pc, #40]	; (8008c4c <log_in2+0xe8>)
 8008c24:	881b      	ldrh	r3, [r3, #0]
 8008c26:	4a13      	ldr	r2, [pc, #76]	; (8008c74 <log_in2+0x110>)
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	4413      	add	r3, r2
 8008c2c:	683a      	ldr	r2, [r7, #0]
 8008c2e:	601a      	str	r2, [r3, #0]
/*		Log_11[log_count] = log11;
		Log_12[log_count] = log12;
*/
		log_count++;
 8008c30:	4b06      	ldr	r3, [pc, #24]	; (8008c4c <log_in2+0xe8>)
 8008c32:	881b      	ldrh	r3, [r3, #0]
 8008c34:	3301      	adds	r3, #1
 8008c36:	b29a      	uxth	r2, r3
 8008c38:	4b04      	ldr	r3, [pc, #16]	; (8008c4c <log_in2+0xe8>)
 8008c3a:	801a      	strh	r2, [r3, #0]
	}
}
 8008c3c:	bf00      	nop
 8008c3e:	372c      	adds	r7, #44	; 0x2c
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr
 8008c48:	200002ac 	.word	0x200002ac
 8008c4c:	200002aa 	.word	0x200002aa
 8008c50:	2000922c 	.word	0x2000922c
 8008c54:	2000634c 	.word	0x2000634c
 8008c58:	200053ac 	.word	0x200053ac
 8008c5c:	200024cc 	.word	0x200024cc
 8008c60:	200072ec 	.word	0x200072ec
 8008c64:	2000828c 	.word	0x2000828c
 8008c68:	2000440c 	.word	0x2000440c
 8008c6c:	2000a1cc 	.word	0x2000a1cc
 8008c70:	2000152c 	.word	0x2000152c
 8008c74:	2000346c 	.word	0x2000346c

08008c78 <log_interrupt>:

void log_interrupt ( void )
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	ed2d 8b08 	vpush	{d8-d11}
 8008c7e:	af00      	add	r7, sp, #0
//			Get_NowDist(), Get_TrgtDist(),templog2);
/*
	log_in2(DIST_getNowVal( DIST_SEN_R_FRONT ), DIST_getNowVal( DIST_SEN_L_FRONT ),
		DIST_getNowVal( DIST_SEN_R_SIDE ), DIST_getNowVal( DIST_SEN_L_SIDE ));
*/
	log_in2(GYRO_getSpeedErr(), Get_TrgtAngleS(),
 8008c80:	f7ff fe3e 	bl	8008900 <GYRO_getSpeedErr>
 8008c84:	eeb0 8a40 	vmov.f32	s16, s0
 8008c88:	f7fc fd32 	bl	80056f0 <Get_TrgtAngleS>
 8008c8c:	eef0 8a40 	vmov.f32	s17, s0
 8008c90:	f7fc fd12 	bl	80056b8 <Get_NowAngle>
 8008c94:	eeb0 9a40 	vmov.f32	s18, s0
 8008c98:	f7fc fd1c 	bl	80056d4 <Get_TrgtAngle>
 8008c9c:	eef0 9a40 	vmov.f32	s19, s0
 8008ca0:	f7fc fcb4 	bl	800560c <Get_NowSpeed>
 8008ca4:	eeb0 aa40 	vmov.f32	s20, s0
 8008ca8:	f7fc fcda 	bl	8005660 <Get_TrgtSpeed>
 8008cac:	eef0 aa40 	vmov.f32	s21, s0
 8008cb0:	f7fc fcba 	bl	8005628 <Get_NowDist>
 8008cb4:	eeb0 ba40 	vmov.f32	s22, s0
 8008cb8:	f7fc fcc4 	bl	8005644 <Get_TrgtDist>
 8008cbc:	eef0 6a40 	vmov.f32	s13, s0
 8008cc0:	4b10      	ldr	r3, [pc, #64]	; (8008d04 <log_interrupt+0x8c>)
 8008cc2:	edd3 7a00 	vldr	s15, [r3]
 8008cc6:	4b10      	ldr	r3, [pc, #64]	; (8008d08 <log_interrupt+0x90>)
 8008cc8:	ed93 7a00 	vldr	s14, [r3]
 8008ccc:	eef0 4a47 	vmov.f32	s9, s14
 8008cd0:	eeb0 4a67 	vmov.f32	s8, s15
 8008cd4:	eef0 3a66 	vmov.f32	s7, s13
 8008cd8:	eeb0 3a4b 	vmov.f32	s6, s22
 8008cdc:	eef0 2a6a 	vmov.f32	s5, s21
 8008ce0:	eeb0 2a4a 	vmov.f32	s4, s20
 8008ce4:	eef0 1a69 	vmov.f32	s3, s19
 8008ce8:	eeb0 1a49 	vmov.f32	s2, s18
 8008cec:	eef0 0a68 	vmov.f32	s1, s17
 8008cf0:	eeb0 0a48 	vmov.f32	s0, s16
 8008cf4:	f7ff ff36 	bl	8008b64 <log_in2>
			Get_NowAngle(),Get_TrgtAngle(),
			Get_NowSpeed(), Get_TrgtSpeed(),
			Get_NowDist(), Get_TrgtDist(),templog1,templog2);
}
 8008cf8:	bf00      	nop
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	ecbd 8b08 	vpop	{d8-d11}
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	20000c6c 	.word	0x20000c6c
 8008d08:	20000834 	.word	0x20000834

08008d0c <log_flag_on>:

void log_flag_on(void)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	af00      	add	r7, sp, #0
	b_logflag = TRUE;
 8008d10:	4b03      	ldr	r3, [pc, #12]	; (8008d20 <log_flag_on+0x14>)
 8008d12:	2201      	movs	r2, #1
 8008d14:	701a      	strb	r2, [r3, #0]
}
 8008d16:	bf00      	nop
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr
 8008d20:	200002ac 	.word	0x200002ac

08008d24 <log_flag_off>:

void log_flag_off(void)
{
 8008d24:	b480      	push	{r7}
 8008d26:	af00      	add	r7, sp, #0
	b_logflag = FALSE;
 8008d28:	4b03      	ldr	r3, [pc, #12]	; (8008d38 <log_flag_off+0x14>)
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	701a      	strb	r2, [r3, #0]
}
 8008d2e:	bf00      	nop
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr
 8008d38:	200002ac 	.word	0x200002ac

08008d3c <log_read2>:

void log_read2(void)
{
 8008d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d40:	b0a0      	sub	sp, #128	; 0x80
 8008d42:	af12      	add	r7, sp, #72	; 0x48
	int16_t i=0;
 8008d44:	2300      	movs	r3, #0
 8008d46:	86fb      	strh	r3, [r7, #54]	; 0x36
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
		i++;
	}
*/
	while(i<log_num){
 8008d48:	e094      	b.n	8008e74 <log_read2+0x138>
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008d4a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008d4e:	4a4f      	ldr	r2, [pc, #316]	; (8008e8c <log_read2+0x150>)
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	4413      	add	r3, r2
 8008d54:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7f7 fc1e 	bl	8000598 <__aeabi_f2d>
 8008d5c:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008d60:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008d64:	4a4a      	ldr	r2, [pc, #296]	; (8008e90 <log_read2+0x154>)
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	4413      	add	r3, r2
 8008d6a:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7f7 fc13 	bl	8000598 <__aeabi_f2d>
 8008d72:	e9c7 0108 	strd	r0, r1, [r7, #32]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008d76:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008d7a:	4a46      	ldr	r2, [pc, #280]	; (8008e94 <log_read2+0x158>)
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7f7 fc08 	bl	8000598 <__aeabi_f2d>
 8008d88:	e9c7 0106 	strd	r0, r1, [r7, #24]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008d8c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008d90:	4a41      	ldr	r2, [pc, #260]	; (8008e98 <log_read2+0x15c>)
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7f7 fbfd 	bl	8000598 <__aeabi_f2d>
 8008d9e:	e9c7 0104 	strd	r0, r1, [r7, #16]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008da2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008da6:	4a3d      	ldr	r2, [pc, #244]	; (8008e9c <log_read2+0x160>)
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	4413      	add	r3, r2
 8008dac:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7f7 fbf2 	bl	8000598 <__aeabi_f2d>
 8008db4:	e9c7 0102 	strd	r0, r1, [r7, #8]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008db8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008dbc:	4a38      	ldr	r2, [pc, #224]	; (8008ea0 <log_read2+0x164>)
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	4413      	add	r3, r2
 8008dc2:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7f7 fbe7 	bl	8000598 <__aeabi_f2d>
 8008dca:	e9c7 0100 	strd	r0, r1, [r7]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008dce:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008dd2:	4a34      	ldr	r2, [pc, #208]	; (8008ea4 <log_read2+0x168>)
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	4413      	add	r3, r2
 8008dd8:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f7f7 fbdc 	bl	8000598 <__aeabi_f2d>
 8008de0:	4682      	mov	sl, r0
 8008de2:	468b      	mov	fp, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008de4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008de8:	4a2f      	ldr	r2, [pc, #188]	; (8008ea8 <log_read2+0x16c>)
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	4413      	add	r3, r2
 8008dee:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7f7 fbd1 	bl	8000598 <__aeabi_f2d>
 8008df6:	4680      	mov	r8, r0
 8008df8:	4689      	mov	r9, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008dfa:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008dfe:	4a2b      	ldr	r2, [pc, #172]	; (8008eac <log_read2+0x170>)
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	4413      	add	r3, r2
 8008e04:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7f7 fbc6 	bl	8000598 <__aeabi_f2d>
 8008e0c:	4604      	mov	r4, r0
 8008e0e:	460d      	mov	r5, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008e10:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008e14:	4a26      	ldr	r2, [pc, #152]	; (8008eb0 <log_read2+0x174>)
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4413      	add	r3, r2
 8008e1a:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7f7 fbbb 	bl	8000598 <__aeabi_f2d>
 8008e22:	4602      	mov	r2, r0
 8008e24:	460b      	mov	r3, r1
 8008e26:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008e2a:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8008e2e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8008e32:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008e36:	ed97 7b00 	vldr	d7, [r7]
 8008e3a:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008e3e:	ed97 7b02 	vldr	d7, [r7, #8]
 8008e42:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008e46:	ed97 7b04 	vldr	d7, [r7, #16]
 8008e4a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008e4e:	ed97 7b06 	vldr	d7, [r7, #24]
 8008e52:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008e56:	ed97 7b08 	vldr	d7, [r7, #32]
 8008e5a:	ed8d 7b00 	vstr	d7, [sp]
 8008e5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008e62:	4814      	ldr	r0, [pc, #80]	; (8008eb4 <log_read2+0x178>)
 8008e64:	f00e fa68 	bl	8017338 <iprintf>
		i++;
 8008e68:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	3301      	adds	r3, #1
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	86fb      	strh	r3, [r7, #54]	; 0x36
	while(i<log_num){
 8008e74:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008e78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e7c:	f6ff af65 	blt.w	8008d4a <log_read2+0xe>
	}

}
 8008e80:	bf00      	nop
 8008e82:	bf00      	nop
 8008e84:	3738      	adds	r7, #56	; 0x38
 8008e86:	46bd      	mov	sp, r7
 8008e88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e8c:	2000922c 	.word	0x2000922c
 8008e90:	2000634c 	.word	0x2000634c
 8008e94:	200053ac 	.word	0x200053ac
 8008e98:	200024cc 	.word	0x200024cc
 8008e9c:	200072ec 	.word	0x200072ec
 8008ea0:	2000828c 	.word	0x2000828c
 8008ea4:	2000440c 	.word	0x2000440c
 8008ea8:	2000a1cc 	.word	0x2000a1cc
 8008eac:	2000152c 	.word	0x2000152c
 8008eb0:	2000346c 	.word	0x2000346c
 8008eb4:	0801c3d8 	.word	0x0801c3d8

08008eb8 <SYS_start>:
uint8_t		wall_hit_flag = 0; //0 = not wall_hit

extern uint8_t			SLA_count;

void SYS_start( void )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	af00      	add	r7, sp, #0
	/*  */
	printf(" ------------------------------\r\n");
 8008ebc:	4827      	ldr	r0, [pc, #156]	; (8008f5c <SYS_start+0xa4>)
 8008ebe:	f00e faa9 	bl	8017414 <puts>
	printf(" | Robo Name  : hankyo2       |\r\n");
 8008ec2:	4827      	ldr	r0, [pc, #156]	; (8008f60 <SYS_start+0xa8>)
 8008ec4:	f00e faa6 	bl	8017414 <puts>
	printf(" | Developer  : sho sato      |\r\n");
 8008ec8:	4826      	ldr	r0, [pc, #152]	; (8008f64 <SYS_start+0xac>)
 8008eca:	f00e faa3 	bl	8017414 <puts>
	printf(" | Version    : ver1          |\r\n");
 8008ece:	4826      	ldr	r0, [pc, #152]	; (8008f68 <SYS_start+0xb0>)
 8008ed0:	f00e faa0 	bl	8017414 <puts>
	printf(" | Project By : RT Corporation|\r\n");
 8008ed4:	4825      	ldr	r0, [pc, #148]	; (8008f6c <SYS_start+0xb4>)
 8008ed6:	f00e fa9d 	bl	8017414 <puts>
	printf(" ------------------------------\r\n");
 8008eda:	4820      	ldr	r0, [pc, #128]	; (8008f5c <SYS_start+0xa4>)
 8008edc:	f00e fa9a 	bl	8017414 <puts>

	printf("\r\n turn N90 \r\r");	
 8008ee0:	4823      	ldr	r0, [pc, #140]	; (8008f70 <SYS_start+0xb8>)
 8008ee2:	f00e fa29 	bl	8017338 <iprintf>
	PARAM_makeSra( 0.6, 1050.0f, 21.00f, SLA_N90 );	
 8008ee6:	2003      	movs	r0, #3
 8008ee8:	eeb3 1a05 	vmov.f32	s2, #53	; 0x41a80000  21.0
 8008eec:	eddf 0a21 	vldr	s1, [pc, #132]	; 8008f74 <SYS_start+0xbc>
 8008ef0:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8008f78 <SYS_start+0xc0>
 8008ef4:	f7f9 fccc 	bl	8002890 <PARAM_makeSra>

	printf("\r\n turn 45 \r\r");
 8008ef8:	4820      	ldr	r0, [pc, #128]	; (8008f7c <SYS_start+0xc4>)
 8008efa:	f00e fa1d 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f, SLA_45 );
 8008efe:	2001      	movs	r0, #1
 8008f00:	eeb0 1a04 	vmov.f32	s2, #4	; 0x40200000  2.5
 8008f04:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8008f80 <SYS_start+0xc8>
 8008f08:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8008f84 <SYS_start+0xcc>
 8008f0c:	f7f9 fcc0 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn 90 \r\r");		
 8008f10:	481d      	ldr	r0, [pc, #116]	; (8008f88 <SYS_start+0xd0>)
 8008f12:	f00e fa11 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 3.50f, SLA_90 );	
 8008f16:	2000      	movs	r0, #0
 8008f18:	eeb0 1a0c 	vmov.f32	s2, #12	; 0x40600000  3.5
 8008f1c:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8008f8c <SYS_start+0xd4>
 8008f20:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8008f84 <SYS_start+0xcc>
 8008f24:	f7f9 fcb4 	bl	8002890 <PARAM_makeSra>
//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );
	printf("\r\n turn 135 \r\r");	
 8008f28:	4819      	ldr	r0, [pc, #100]	; (8008f90 <SYS_start+0xd8>)
 8008f2a:	f00e fa05 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f, SLA_135 );	
 8008f2e:	2002      	movs	r0, #2
 8008f30:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 8008f34:	eddf 0a15 	vldr	s1, [pc, #84]	; 8008f8c <SYS_start+0xd4>
 8008f38:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8008f84 <SYS_start+0xcc>
 8008f3c:	f7f9 fca8 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn N90 \r\r");	
 8008f40:	480b      	ldr	r0, [pc, #44]	; (8008f70 <SYS_start+0xb8>)
 8008f42:	f00e f9f9 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 4.00f, SLA_N90 );		
 8008f46:	2003      	movs	r0, #3
 8008f48:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 8008f4c:	eddf 0a11 	vldr	s1, [pc, #68]	; 8008f94 <SYS_start+0xdc>
 8008f50:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8008f84 <SYS_start+0xcc>
 8008f54:	f7f9 fc9c 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn 135 \r\r");	
	PARAM_makeSra( 0.6, 850.0f, 18.00f, SLA_135 );	
	printf("\r\n turn N90 \r\r");	
	PARAM_makeSra( 0.6, 1500.0f, 14.00f, SLA_N90 );	
*/
}
 8008f58:	bf00      	nop
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	0801c418 	.word	0x0801c418
 8008f60:	0801c43c 	.word	0x0801c43c
 8008f64:	0801c460 	.word	0x0801c460
 8008f68:	0801c484 	.word	0x0801c484
 8008f6c:	0801c4a8 	.word	0x0801c4a8
 8008f70:	0801c4cc 	.word	0x0801c4cc
 8008f74:	44834000 	.word	0x44834000
 8008f78:	3f19999a 	.word	0x3f19999a
 8008f7c:	0801c4dc 	.word	0x0801c4dc
 8008f80:	42c80000 	.word	0x42c80000
 8008f84:	3e99999a 	.word	0x3e99999a
 8008f88:	0801c4ec 	.word	0x0801c4ec
 8008f8c:	43480000 	.word	0x43480000
 8008f90:	0801c4fc 	.word	0x0801c4fc
 8008f94:	43960000 	.word	0x43960000

08008f98 <MODE_inc>:

void MODE_inc( void )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	af00      	add	r7, sp, #0
	en_Mode++;		// ??
 8008f9c:	4b35      	ldr	r3, [pc, #212]	; (8009074 <MODE_inc+0xdc>)
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	b2da      	uxtb	r2, r3
 8008fa4:	4b33      	ldr	r3, [pc, #204]	; (8009074 <MODE_inc+0xdc>)
 8008fa6:	701a      	strb	r2, [r3, #0]

	/* ? */
	if( MODE_MAX == en_Mode ){
 8008fa8:	4b32      	ldr	r3, [pc, #200]	; (8009074 <MODE_inc+0xdc>)
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	2b08      	cmp	r3, #8
 8008fae:	d102      	bne.n	8008fb6 <MODE_inc+0x1e>
		en_Mode = MODE_0;
 8008fb0:	4b30      	ldr	r3, [pc, #192]	; (8009074 <MODE_inc+0xdc>)
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	701a      	strb	r2, [r3, #0]
	}

	/*  */
	switch( en_Mode ){
 8008fb6:	4b2f      	ldr	r3, [pc, #188]	; (8009074 <MODE_inc+0xdc>)
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	2b07      	cmp	r3, #7
 8008fbc:	d857      	bhi.n	800906e <MODE_inc+0xd6>
 8008fbe:	a201      	add	r2, pc, #4	; (adr r2, 8008fc4 <MODE_inc+0x2c>)
 8008fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc4:	08008fe5 	.word	0x08008fe5
 8008fc8:	08008ff1 	.word	0x08008ff1
 8008fcc:	08009003 	.word	0x08009003
 8008fd0:	08009015 	.word	0x08009015
 8008fd4:	08009027 	.word	0x08009027
 8008fd8:	08009039 	.word	0x08009039
 8008fdc:	0800904b 	.word	0x0800904b
 8008fe0:	0800905d 	.word	0x0800905d

		case MODE_0:
			SetLED(0x00 | now_mode);
 8008fe4:	4b24      	ldr	r3, [pc, #144]	; (8009078 <MODE_inc+0xe0>)
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7f8 ffed 	bl	8001fc8 <SetLED>
			break;
 8008fee:	e03f      	b.n	8009070 <MODE_inc+0xd8>

		case MODE_1:
			SetLED((0x01<<1) | now_mode);
 8008ff0:	4b21      	ldr	r3, [pc, #132]	; (8009078 <MODE_inc+0xe0>)
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	f043 0302 	orr.w	r3, r3, #2
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f7f8 ffe4 	bl	8001fc8 <SetLED>
			break;
 8009000:	e036      	b.n	8009070 <MODE_inc+0xd8>

		case MODE_2:
			SetLED((0x02<<1) | now_mode);
 8009002:	4b1d      	ldr	r3, [pc, #116]	; (8009078 <MODE_inc+0xe0>)
 8009004:	781b      	ldrb	r3, [r3, #0]
 8009006:	f043 0304 	orr.w	r3, r3, #4
 800900a:	b2db      	uxtb	r3, r3
 800900c:	4618      	mov	r0, r3
 800900e:	f7f8 ffdb 	bl	8001fc8 <SetLED>
			break;
 8009012:	e02d      	b.n	8009070 <MODE_inc+0xd8>

		case MODE_3:
			SetLED((0x03<<1) | now_mode);
 8009014:	4b18      	ldr	r3, [pc, #96]	; (8009078 <MODE_inc+0xe0>)
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	f043 0306 	orr.w	r3, r3, #6
 800901c:	b2db      	uxtb	r3, r3
 800901e:	4618      	mov	r0, r3
 8009020:	f7f8 ffd2 	bl	8001fc8 <SetLED>
			break;
 8009024:	e024      	b.n	8009070 <MODE_inc+0xd8>

		case MODE_4:
			SetLED((0x04<<1) | now_mode);
 8009026:	4b14      	ldr	r3, [pc, #80]	; (8009078 <MODE_inc+0xe0>)
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	f043 0308 	orr.w	r3, r3, #8
 800902e:	b2db      	uxtb	r3, r3
 8009030:	4618      	mov	r0, r3
 8009032:	f7f8 ffc9 	bl	8001fc8 <SetLED>
			break;
 8009036:	e01b      	b.n	8009070 <MODE_inc+0xd8>

		case MODE_5:
			SetLED((0x05<<1) | now_mode);
 8009038:	4b0f      	ldr	r3, [pc, #60]	; (8009078 <MODE_inc+0xe0>)
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	f043 030a 	orr.w	r3, r3, #10
 8009040:	b2db      	uxtb	r3, r3
 8009042:	4618      	mov	r0, r3
 8009044:	f7f8 ffc0 	bl	8001fc8 <SetLED>
			break;
 8009048:	e012      	b.n	8009070 <MODE_inc+0xd8>

		case MODE_6:
			SetLED((0x06<<1) | now_mode);
 800904a:	4b0b      	ldr	r3, [pc, #44]	; (8009078 <MODE_inc+0xe0>)
 800904c:	781b      	ldrb	r3, [r3, #0]
 800904e:	f043 030c 	orr.w	r3, r3, #12
 8009052:	b2db      	uxtb	r3, r3
 8009054:	4618      	mov	r0, r3
 8009056:	f7f8 ffb7 	bl	8001fc8 <SetLED>
			break;
 800905a:	e009      	b.n	8009070 <MODE_inc+0xd8>

		case MODE_7:
			SetLED((0x07<<1) | now_mode);
 800905c:	4b06      	ldr	r3, [pc, #24]	; (8009078 <MODE_inc+0xe0>)
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	f043 030e 	orr.w	r3, r3, #14
 8009064:	b2db      	uxtb	r3, r3
 8009066:	4618      	mov	r0, r3
 8009068:	f7f8 ffae 	bl	8001fc8 <SetLED>
			break;
 800906c:	e000      	b.n	8009070 <MODE_inc+0xd8>

		default:
			break;
 800906e:	bf00      	nop
	}
}
 8009070:	bf00      	nop
 8009072:	bd80      	pop	{r7, pc}
 8009074:	2000b16c 	.word	0x2000b16c
 8009078:	2000000c 	.word	0x2000000c
 800907c:	00000000 	.word	0x00000000

08009080 <CountUP_mode>:

bool CountUP_mode(void){
 8009080:	b580      	push	{r7, lr}
 8009082:	af00      	add	r7, sp, #0
	if(Get_NowDistR()>0.01){
 8009084:	f7fc fb0a 	bl	800569c <Get_NowDistR>
 8009088:	ee10 3a10 	vmov	r3, s0
 800908c:	4618      	mov	r0, r3
 800908e:	f7f7 fa83 	bl	8000598 <__aeabi_f2d>
 8009092:	a307      	add	r3, pc, #28	; (adr r3, 80090b0 <CountUP_mode+0x30>)
 8009094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009098:	f7f7 fd66 	bl	8000b68 <__aeabi_dcmpgt>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d003      	beq.n	80090aa <CountUP_mode+0x2a>
    CTRL_clrNowData();
 80090a2:	f7fc fbe9 	bl	8005878 <CTRL_clrNowData>
    return TRUE;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e000      	b.n	80090ac <CountUP_mode+0x2c>
  }else{
    return FALSE;
 80090aa:	2300      	movs	r3, #0
  }
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	bd80      	pop	{r7, pc}
 80090b0:	47ae147b 	.word	0x47ae147b
 80090b4:	3f847ae1 	.word	0x3f847ae1

080090b8 <MODE_exe_m0>:

void MODE_exe_m0( void )
{
 80090b8:	b5b0      	push	{r4, r5, r7, lr}
 80090ba:	b082      	sub	sp, #8
 80090bc:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;
	GYRO_SetRef();
 80090be:	f7ff fbef 	bl	80088a0 <GYRO_SetRef>

	CTRL_clrData();
 80090c2:	f7fc fb71 	bl	80057a8 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 80090c6:	f7fc fbcf 	bl	8005868 <CTRL_clrAngleErrSum>
	CTRL_clrNowData();
 80090ca:	f7fc fbd5 	bl	8005878 <CTRL_clrNowData>
	/*  */
	switch( en_Mode ){
 80090ce:	4be1      	ldr	r3, [pc, #900]	; (8009454 <MODE_exe_m0+0x39c>)
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	2b07      	cmp	r3, #7
 80090d4:	f200 823b 	bhi.w	800954e <MODE_exe_m0+0x496>
 80090d8:	a201      	add	r2, pc, #4	; (adr r2, 80090e0 <MODE_exe_m0+0x28>)
 80090da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090de:	bf00      	nop
 80090e0:	08009101 	.word	0x08009101
 80090e4:	0800915d 	.word	0x0800915d
 80090e8:	0800919d 	.word	0x0800919d
 80090ec:	080091a9 	.word	0x080091a9
 80090f0:	08009235 	.word	0x08009235
 80090f4:	080092b3 	.word	0x080092b3
 80090f8:	0800949d 	.word	0x0800949d
 80090fc:	08009547 	.word	0x08009547

		case MODE_0:
			SetLED(0x0e);
 8009100:	200e      	movs	r0, #14
 8009102:	f7f8 ff61 	bl	8001fc8 <SetLED>
			CTRL_clrNowData();
 8009106:	f7fc fbb7 	bl	8005878 <CTRL_clrNowData>
			CTRL_clrData();
 800910a:	f7fc fb4d 	bl	80057a8 <CTRL_clrData>
//			LL_TIM_EnableIT_UPDATE(TIM4);
//			LL_TIM_EnableCounter(TIM4);
			printf("\n");
 800910e:	200a      	movs	r0, #10
 8009110:	f00e f924 	bl	801735c <putchar>
			LL_mDelay(1000);
 8009114:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009118:	f00d f99e 	bl	8016458 <LL_mDelay>
			GYRO_SetRef();
 800911c:	f7ff fbc0 	bl	80088a0 <GYRO_SetRef>
			while(1){
				printf("  gyro%5.2f ref%5.2f \r", 
					GYRO_getNowAngle(),GYRO_getRef()
 8009120:	f7ff fc3c 	bl	800899c <GYRO_getNowAngle>
 8009124:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8009128:	4618      	mov	r0, r3
 800912a:	f7f7 fa35 	bl	8000598 <__aeabi_f2d>
 800912e:	4604      	mov	r4, r0
 8009130:	460d      	mov	r5, r1
					GYRO_getNowAngle(),GYRO_getRef()
 8009132:	f7ff fc41 	bl	80089b8 <GYRO_getRef>
 8009136:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 800913a:	4618      	mov	r0, r3
 800913c:	f7f7 fa2c 	bl	8000598 <__aeabi_f2d>
 8009140:	4602      	mov	r2, r0
 8009142:	460b      	mov	r3, r1
 8009144:	e9cd 2300 	strd	r2, r3, [sp]
 8009148:	4622      	mov	r2, r4
 800914a:	462b      	mov	r3, r5
 800914c:	48c2      	ldr	r0, [pc, #776]	; (8009458 <MODE_exe_m0+0x3a0>)
 800914e:	f00e f8f3 	bl	8017338 <iprintf>
				);
				LL_mDelay( 500 );
 8009152:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009156:	f00d f97f 	bl	8016458 <LL_mDelay>
				printf("  gyro%5.2f ref%5.2f \r", 
 800915a:	e7e1      	b.n	8009120 <MODE_exe_m0+0x68>
			}
			break;

		case MODE_1:
			SetLED(0x0e);
 800915c:	200e      	movs	r0, #14
 800915e:	f7f8 ff33 	bl	8001fc8 <SetLED>
			printf("\n");
 8009162:	200a      	movs	r0, #10
 8009164:	f00e f8fa 	bl	801735c <putchar>
			LL_mDelay(1000);
 8009168:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800916c:	f00d f974 	bl	8016458 <LL_mDelay>
			SetLED(0x00);
 8009170:	2000      	movs	r0, #0
 8009172:	f7f8 ff29 	bl	8001fc8 <SetLED>
			while(1){
				printf("  ENC_R%5d ENC_L%5d \r", 
					Get_encoder_value(enR),Get_encoder_value(enL)
 8009176:	2001      	movs	r0, #1
 8009178:	f7ff f9ac 	bl	80084d4 <Get_encoder_value>
 800917c:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 800917e:	461c      	mov	r4, r3
					Get_encoder_value(enR),Get_encoder_value(enL)
 8009180:	2000      	movs	r0, #0
 8009182:	f7ff f9a7 	bl	80084d4 <Get_encoder_value>
 8009186:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 8009188:	461a      	mov	r2, r3
 800918a:	4621      	mov	r1, r4
 800918c:	48b3      	ldr	r0, [pc, #716]	; (800945c <MODE_exe_m0+0x3a4>)
 800918e:	f00e f8d3 	bl	8017338 <iprintf>
				);
				LL_mDelay( 500 );
 8009192:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009196:	f00d f95f 	bl	8016458 <LL_mDelay>
				printf("  ENC_R%5d ENC_L%5d \r", 
 800919a:	e7ec      	b.n	8009176 <MODE_exe_m0+0xbe>
			}
			break;

		case MODE_2:
			SetLED(0x0e);
 800919c:	200e      	movs	r0, #14
 800919e:	f7f8 ff13 	bl	8001fc8 <SetLED>
			log_read2();
 80091a2:	f7ff fdcb 	bl	8008d3c <log_read2>
			break;
 80091a6:	e1d3      	b.n	8009550 <MODE_exe_m0+0x498>

		case MODE_3:
			SetLED(0x0e);
 80091a8:	200e      	movs	r0, #14
 80091aa:	f7f8 ff0d 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80091ae:	ed9f 0ab9 	vldr	s0, [pc, #740]	; 8009494 <MODE_exe_m0+0x3dc>
 80091b2:	f003 fca5 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 80091b6:	2000      	movs	r0, #0
 80091b8:	ed9f 0ab6 	vldr	s0, [pc, #728]	; 8009494 <MODE_exe_m0+0x3dc>
 80091bc:	f003 fc3e 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 80091c0:	2001      	movs	r0, #1
 80091c2:	ed9f 0ab4 	vldr	s0, [pc, #720]	; 8009494 <MODE_exe_m0+0x3dc>
 80091c6:	f003 fc39 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 80091ca:	2002      	movs	r0, #2
 80091cc:	ed9f 0ab1 	vldr	s0, [pc, #708]	; 8009494 <MODE_exe_m0+0x3dc>
 80091d0:	f003 fc34 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);
 80091d4:	2003      	movs	r0, #3
 80091d6:	ed9f 0aaf 	vldr	s0, [pc, #700]	; 8009494 <MODE_exe_m0+0x3dc>
 80091da:	f003 fc2f 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ?
 80091de:	2100      	movs	r1, #0
 80091e0:	2015      	movs	r0, #21
 80091e2:	f7f9 fac1 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
 80091e6:	2100      	movs	r1, #0
 80091e8:	2016      	movs	r0, #22
 80091ea:	f7f9 fabd 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ?
 80091ee:	2100      	movs	r1, #0
 80091f0:	2017      	movs	r0, #23
 80091f2:	f7f9 fab9 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 80091f6:	2000      	movs	r0, #0
 80091f8:	f7f8 fee6 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 80091fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009200:	f00d f92a 	bl	8016458 <LL_mDelay>
			CTRL_clrData();
 8009204:	f7fc fad0 	bl	80057a8 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 8009208:	f7fc fb2e 	bl	8005868 <CTRL_clrAngleErrSum>
			CTRL_clrNowData();
 800920c:	f7fc fb34 	bl	8005878 <CTRL_clrNowData>
			log_flag_on();
 8009210:	f7ff fd7c 	bl	8008d0c <log_flag_on>
			DIST_Front_Wall_correction();
 8009214:	f004 fa04 	bl	800d620 <DIST_Front_Wall_correction>
			log_flag_off();
 8009218:	f7ff fd84 	bl	8008d24 <log_flag_off>
			CTRL_stop();
 800921c:	f7fc fab4 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// u[L
 8009220:	2000      	movs	r0, #0
 8009222:	f7ff f8f9 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// u[L
 8009226:	2001      	movs	r0, #1
 8009228:	f7ff f8f6 	bl	8008418 <DCM_brakeMot>
			SetLED(0x0e);
 800922c:	200e      	movs	r0, #14
 800922e:	f7f8 fecb 	bl	8001fc8 <SetLED>
			break;
 8009232:	e18d      	b.n	8009550 <MODE_exe_m0+0x498>

		case MODE_4:
			SetLED(0x0e);
 8009234:	200e      	movs	r0, #14
 8009236:	f7f8 fec7 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*10);
 800923a:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800923e:	f003 fc5f 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009242:	2000      	movs	r0, #0
 8009244:	ed9f 0a93 	vldr	s0, [pc, #588]	; 8009494 <MODE_exe_m0+0x3dc>
 8009248:	f003 fbf8 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 800924c:	2001      	movs	r0, #1
 800924e:	ed9f 0a91 	vldr	s0, [pc, #580]	; 8009494 <MODE_exe_m0+0x3dc>
 8009252:	f003 fbf3 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009256:	2002      	movs	r0, #2
 8009258:	ed9f 0a8e 	vldr	s0, [pc, #568]	; 8009494 <MODE_exe_m0+0x3dc>
 800925c:	f003 fbee 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);
 8009260:	2003      	movs	r0, #3
 8009262:	ed9f 0a8c 	vldr	s0, [pc, #560]	; 8009494 <MODE_exe_m0+0x3dc>
 8009266:	f003 fbe9 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							// [] ?
 800926a:	2104      	movs	r1, #4
 800926c:	2015      	movs	r0, #21
 800926e:	f7f9 fa7b 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
 8009272:	2100      	movs	r1, #0
 8009274:	2016      	movs	r0, #22
 8009276:	f7f9 fa77 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ?
 800927a:	2100      	movs	r1, #0
 800927c:	2017      	movs	r0, #23
 800927e:	f7f9 fa73 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009282:	2000      	movs	r0, #0
 8009284:	f7f8 fea0 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 8009288:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800928c:	f00d f8e4 	bl	8016458 <LL_mDelay>
			CTRL_clrData();
 8009290:	f7fc fa8a 	bl	80057a8 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 8009294:	f7fc fae8 	bl	8005868 <CTRL_clrAngleErrSum>
			CTRL_clrNowData();
 8009298:	f7fc faee 	bl	8005878 <CTRL_clrNowData>
			log_flag_on();
 800929c:	f7ff fd36 	bl	8008d0c <log_flag_on>
			MOT_goSla(MOT_L45S_S2N,PARAM_getSra( SLA_45 ));
			MOT_goSkewBlock_FinSpeed(0.5,SEARCH_SPEED);
			MOT_goSla(MOT_R135S_N2S,PARAM_getSra( SLA_135 ));
			MOT_goBlock_FinSpeed(0.5, 0);
*/
			MOT_goBlock_FinSpeed(10.0,0);
 80092a0:	eddf 0a7d 	vldr	s1, [pc, #500]	; 8009498 <MODE_exe_m0+0x3e0>
 80092a4:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80092a8:	f002 feb2 	bl	800c010 <MOT_goBlock_FinSpeed>
			log_flag_off();
 80092ac:	f7ff fd3a 	bl	8008d24 <log_flag_off>
			break;
 80092b0:	e14e      	b.n	8009550 <MODE_exe_m0+0x498>

		case MODE_5:
			SetLED(0x0e);
 80092b2:	200e      	movs	r0, #14
 80092b4:	f7f8 fe88 	bl	8001fc8 <SetLED>

			printf("\r\n turn 45 \r\r");
 80092b8:	4869      	ldr	r0, [pc, #420]	; (8009460 <MODE_exe_m0+0x3a8>)
 80092ba:	f00e f83d 	bl	8017338 <iprintf>
			PARAM_makeSra( 0.6, 550.0f, 7.50f, SLA_45 );
 80092be:	2001      	movs	r0, #1
 80092c0:	eeb1 1a0e 	vmov.f32	s2, #30	; 0x40f00000  7.5
 80092c4:	eddf 0a67 	vldr	s1, [pc, #412]	; 8009464 <MODE_exe_m0+0x3ac>
 80092c8:	ed9f 0a67 	vldr	s0, [pc, #412]	; 8009468 <MODE_exe_m0+0x3b0>
 80092cc:	f7f9 fae0 	bl	8002890 <PARAM_makeSra>
			printf("\r\n turn 90 \r\r");		
 80092d0:	4866      	ldr	r0, [pc, #408]	; (800946c <MODE_exe_m0+0x3b4>)
 80092d2:	f00e f831 	bl	8017338 <iprintf>
			PARAM_makeSra( 0.6, 900.0f, 10.00f, SLA_90 );	
 80092d6:	2000      	movs	r0, #0
 80092d8:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 80092dc:	eddf 0a64 	vldr	s1, [pc, #400]	; 8009470 <MODE_exe_m0+0x3b8>
 80092e0:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8009468 <MODE_exe_m0+0x3b0>
 80092e4:	f7f9 fad4 	bl	8002890 <PARAM_makeSra>
			printf("\r\n turn 135 \r\r");	
 80092e8:	4862      	ldr	r0, [pc, #392]	; (8009474 <MODE_exe_m0+0x3bc>)
 80092ea:	f00e f825 	bl	8017338 <iprintf>
			PARAM_makeSra( 0.6, 850.0f, 18.00f, SLA_135 );	
 80092ee:	2002      	movs	r0, #2
 80092f0:	eeb3 1a02 	vmov.f32	s2, #50	; 0x41900000  18.0
 80092f4:	eddf 0a60 	vldr	s1, [pc, #384]	; 8009478 <MODE_exe_m0+0x3c0>
 80092f8:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 8009468 <MODE_exe_m0+0x3b0>
 80092fc:	f7f9 fac8 	bl	8002890 <PARAM_makeSra>
			printf("\r\n turn N90 \r\r");	
 8009300:	485e      	ldr	r0, [pc, #376]	; (800947c <MODE_exe_m0+0x3c4>)
 8009302:	f00e f819 	bl	8017338 <iprintf>
			PARAM_makeSra( 0.6, 1500.0f, 14.00f, SLA_N90 );	
 8009306:	2003      	movs	r0, #3
 8009308:	eeb2 1a0c 	vmov.f32	s2, #44	; 0x41600000  14.0
 800930c:	eddf 0a5c 	vldr	s1, [pc, #368]	; 8009480 <MODE_exe_m0+0x3c8>
 8009310:	ed9f 0a55 	vldr	s0, [pc, #340]	; 8009468 <MODE_exe_m0+0x3b0>
 8009314:	f7f9 fabc 	bl	8002890 <PARAM_makeSra>

			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 8009318:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 8009484 <MODE_exe_m0+0x3cc>
 800931c:	f003 fbf0 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED * 2.0, SLA_90);							// ??
 8009320:	2000      	movs	r0, #0
 8009322:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8009468 <MODE_exe_m0+0x3b0>
 8009326:	f003 fb89 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED * 2.0, SLA_45);
 800932a:	2001      	movs	r0, #1
 800932c:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 8009468 <MODE_exe_m0+0x3b0>
 8009330:	f003 fb84 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED * 2.0, SLA_135);
 8009334:	2002      	movs	r0, #2
 8009336:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 8009468 <MODE_exe_m0+0x3b0>
 800933a:	f003 fb7f 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED * 2.0, SLA_N90);
 800933e:	2003      	movs	r0, #3
 8009340:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8009468 <MODE_exe_m0+0x3b0>
 8009344:	f003 fb7a 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							// [] ?
 8009348:	2104      	movs	r1, #4
 800934a:	2015      	movs	r0, #21
 800934c:	f7f9 fa0c 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_NORMAL );							// [] ?
 8009350:	2102      	movs	r1, #2
 8009352:	2016      	movs	r0, #22
 8009354:	f7f9 fa08 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							// [] ?
 8009358:	2102      	movs	r1, #2
 800935a:	2017      	movs	r0, #23
 800935c:	f7f9 fa04 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009360:	2000      	movs	r0, #0
 8009362:	f7f8 fe31 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 8009366:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800936a:	f00d f875 	bl	8016458 <LL_mDelay>
			CTRL_clrData();
 800936e:	f7fc fa1b 	bl	80057a8 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 8009372:	f7fc fa79 	bl	8005868 <CTRL_clrAngleErrSum>
			CTRL_clrNowData();
 8009376:	f7fc fa7f 	bl	8005878 <CTRL_clrNowData>
			Set_DutyTIM8(600);
 800937a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800937e:	f7fb fe03 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);
 8009382:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009386:	f00d f867 	bl	8016458 <LL_mDelay>
			log_flag_on();
 800938a:	f7ff fcbf 	bl	8008d0c <log_flag_on>
			MOT_goSkewBlock_FinSpeed(0.5, SEARCH_SPEED*2.0);
			MOT_goSla(MOT_R90S_N, PARAM_getSra( SLA_N90 ));
			MOT_goSkewBlock_FinSpeed(0.5, 0);
*/

			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED*2.0);
 800938e:	eddf 0a36 	vldr	s1, [pc, #216]	; 8009468 <MODE_exe_m0+0x3b0>
 8009392:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8009396:	f002 fe3b 	bl	800c010 <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R135S_S2N, PARAM_getSra( SLA_135 ));
 800939a:	2002      	movs	r0, #2
 800939c:	f7f9 fe32 	bl	8003004 <PARAM_getSra>
 80093a0:	4603      	mov	r3, r0
 80093a2:	4619      	mov	r1, r3
 80093a4:	2008      	movs	r0, #8
 80093a6:	f003 fc23 	bl	800cbf0 <MOT_goSla>
			MOT_goSkewBlock_FinSpeed(0.5, 0);
 80093aa:	eddf 0a3b 	vldr	s1, [pc, #236]	; 8009498 <MODE_exe_m0+0x3e0>
 80093ae:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80093b2:	f002 fe3f 	bl	800c034 <MOT_goSkewBlock_FinSpeed>

			log_flag_off();
 80093b6:	f7ff fcb5 	bl	8008d24 <log_flag_off>

			Set_DutyTIM8(0);
 80093ba:	2000      	movs	r0, #0
 80093bc:	f7fb fde4 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);
 80093c0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80093c4:	f00d f848 	bl	8016458 <LL_mDelay>

			PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f, SLA_45 );
 80093c8:	2001      	movs	r0, #1
 80093ca:	eeb0 1a04 	vmov.f32	s2, #4	; 0x40200000  2.5
 80093ce:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8009488 <MODE_exe_m0+0x3d0>
 80093d2:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8009494 <MODE_exe_m0+0x3dc>
 80093d6:	f7f9 fa5b 	bl	8002890 <PARAM_makeSra>
			printf("\r\n turn 90 \r\r");		
 80093da:	4824      	ldr	r0, [pc, #144]	; (800946c <MODE_exe_m0+0x3b4>)
 80093dc:	f00d ffac 	bl	8017338 <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 3.50f, SLA_90 );	
 80093e0:	2000      	movs	r0, #0
 80093e2:	eeb0 1a0c 	vmov.f32	s2, #12	; 0x40600000  3.5
 80093e6:	eddf 0a29 	vldr	s1, [pc, #164]	; 800948c <MODE_exe_m0+0x3d4>
 80093ea:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8009494 <MODE_exe_m0+0x3dc>
 80093ee:	f7f9 fa4f 	bl	8002890 <PARAM_makeSra>
		//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );
			printf("\r\n turn 135 \r\r");	
 80093f2:	4820      	ldr	r0, [pc, #128]	; (8009474 <MODE_exe_m0+0x3bc>)
 80093f4:	f00d ffa0 	bl	8017338 <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f, SLA_135 );	
 80093f8:	2002      	movs	r0, #2
 80093fa:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 80093fe:	eddf 0a23 	vldr	s1, [pc, #140]	; 800948c <MODE_exe_m0+0x3d4>
 8009402:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8009494 <MODE_exe_m0+0x3dc>
 8009406:	f7f9 fa43 	bl	8002890 <PARAM_makeSra>
			printf("\r\n turn N90 \r\r");	
 800940a:	481c      	ldr	r0, [pc, #112]	; (800947c <MODE_exe_m0+0x3c4>)
 800940c:	f00d ff94 	bl	8017338 <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 4.00f, SLA_N90 );		
 8009410:	2003      	movs	r0, #3
 8009412:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 8009416:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8009490 <MODE_exe_m0+0x3d8>
 800941a:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8009494 <MODE_exe_m0+0x3dc>
 800941e:	f7f9 fa37 	bl	8002890 <PARAM_makeSra>

			MOT_setTrgtSpeed(SEARCH_SPEED);
 8009422:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8009494 <MODE_exe_m0+0x3dc>
 8009426:	f003 fb6b 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 800942a:	2000      	movs	r0, #0
 800942c:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8009494 <MODE_exe_m0+0x3dc>
 8009430:	f003 fb04 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009434:	2001      	movs	r0, #1
 8009436:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8009494 <MODE_exe_m0+0x3dc>
 800943a:	f003 faff 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 800943e:	2002      	movs	r0, #2
 8009440:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8009494 <MODE_exe_m0+0x3dc>
 8009444:	f003 fafa 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);
 8009448:	2003      	movs	r0, #3
 800944a:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8009494 <MODE_exe_m0+0x3dc>
 800944e:	f003 faf5 	bl	800ca3c <MOT_setSuraStaSpeed>
			break;
 8009452:	e07d      	b.n	8009550 <MODE_exe_m0+0x498>
 8009454:	2000b16c 	.word	0x2000b16c
 8009458:	0801c50c 	.word	0x0801c50c
 800945c:	0801c524 	.word	0x0801c524
 8009460:	0801c4dc 	.word	0x0801c4dc
 8009464:	44098000 	.word	0x44098000
 8009468:	3f19999a 	.word	0x3f19999a
 800946c:	0801c4ec 	.word	0x0801c4ec
 8009470:	44610000 	.word	0x44610000
 8009474:	0801c4fc 	.word	0x0801c4fc
 8009478:	44548000 	.word	0x44548000
 800947c:	0801c4cc 	.word	0x0801c4cc
 8009480:	44bb8000 	.word	0x44bb8000
 8009484:	3f99999a 	.word	0x3f99999a
 8009488:	42c80000 	.word	0x42c80000
 800948c:	43480000 	.word	0x43480000
 8009490:	43960000 	.word	0x43960000
 8009494:	3e99999a 	.word	0x3e99999a
 8009498:	00000000 	.word	0x00000000

		case MODE_6:
			SetLED(0x0e);
 800949c:	200e      	movs	r0, #14
 800949e:	f7f8 fd93 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80094a2:	ed1f 0a04 	vldr	s0, [pc, #-16]	; 8009494 <MODE_exe_m0+0x3dc>
 80094a6:	f003 fb2b 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 80094aa:	2000      	movs	r0, #0
 80094ac:	ed1f 0a07 	vldr	s0, [pc, #-28]	; 8009494 <MODE_exe_m0+0x3dc>
 80094b0:	f003 fac4 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 80094b4:	2001      	movs	r0, #1
 80094b6:	ed1f 0a09 	vldr	s0, [pc, #-36]	; 8009494 <MODE_exe_m0+0x3dc>
 80094ba:	f003 fabf 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 80094be:	2002      	movs	r0, #2
 80094c0:	ed1f 0a0c 	vldr	s0, [pc, #-48]	; 8009494 <MODE_exe_m0+0x3dc>
 80094c4:	f003 faba 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);
 80094c8:	2003      	movs	r0, #3
 80094ca:	ed1f 0a0e 	vldr	s0, [pc, #-56]	; 8009494 <MODE_exe_m0+0x3dc>
 80094ce:	f003 fab5 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							// [] ?
 80094d2:	2104      	movs	r1, #4
 80094d4:	2015      	movs	r0, #21
 80094d6:	f7f9 f947 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_FAST );							// [] ?
 80094da:	2104      	movs	r1, #4
 80094dc:	2016      	movs	r0, #22
 80094de:	f7f9 f943 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_FAST );							// [] ?
 80094e2:	2104      	movs	r1, #4
 80094e4:	2017      	movs	r0, #23
 80094e6:	f7f9 f93f 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 80094ea:	2000      	movs	r0, #0
 80094ec:	f7f8 fd6c 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 80094f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80094f4:	f00c ffb0 	bl	8016458 <LL_mDelay>
			CTRL_clrData();
 80094f8:	f7fc f956 	bl	80057a8 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 80094fc:	f7fc f9b4 	bl	8005868 <CTRL_clrAngleErrSum>
			CTRL_clrNowData();
 8009500:	f7fc f9ba 	bl	8005878 <CTRL_clrNowData>
			log_flag_on();
 8009504:	f7ff fc02 	bl	8008d0c <log_flag_on>
			MOT_goBlock_FinSpeed(3.0, 0);
			MOT_setTrgtSpeed( SEARCH_SPEED );
*/
//			MOT_turn(MOT_R90);
			
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
 8009508:	ed5f 0a1e 	vldr	s1, [pc, #-120]	; 8009494 <MODE_exe_m0+0x3dc>
 800950c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8009510:	f002 fd7e 	bl	800c010 <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R90S, PARAM_getSra( SLA_90 ));
 8009514:	2000      	movs	r0, #0
 8009516:	f7f9 fd75 	bl	8003004 <PARAM_getSra>
 800951a:	4603      	mov	r3, r0
 800951c:	4619      	mov	r1, r3
 800951e:	2000      	movs	r0, #0
 8009520:	f003 fb66 	bl	800cbf0 <MOT_goSla>
			MOT_goSla(MOT_L90S, PARAM_getSra( SLA_90 ));
 8009524:	2000      	movs	r0, #0
 8009526:	f7f9 fd6d 	bl	8003004 <PARAM_getSra>
 800952a:	4603      	mov	r3, r0
 800952c:	4619      	mov	r1, r3
 800952e:	2001      	movs	r0, #1
 8009530:	f003 fb5e 	bl	800cbf0 <MOT_goSla>
			MOT_goBlock_FinSpeed(0.5, 0);
 8009534:	ed5f 0a28 	vldr	s1, [pc, #-160]	; 8009498 <MODE_exe_m0+0x3e0>
 8009538:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800953c:	f002 fd68 	bl	800c010 <MOT_goBlock_FinSpeed>
/*
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
			MOT_goSla(MOT_R135S_S2N, PARAM_getSra( SLA_135 ));
			MOT_goSkewBlock_FinSpeed(0.5, 0);
*/
			log_flag_off();
 8009540:	f7ff fbf0 	bl	8008d24 <log_flag_off>
			break;
 8009544:	e004      	b.n	8009550 <MODE_exe_m0+0x498>

		case MODE_7:
			SetLED(0x0e);
 8009546:	200e      	movs	r0, #14
 8009548:	f7f8 fd3e 	bl	8001fc8 <SetLED>
			//cant use
			break;
 800954c:	e000      	b.n	8009550 <MODE_exe_m0+0x498>

		default:
			break;
 800954e:	bf00      	nop
	}
}
 8009550:	bf00      	nop
 8009552:	46bd      	mov	sp, r7
 8009554:	bdb0      	pop	{r4, r5, r7, pc}
 8009556:	bf00      	nop

08009558 <MODE_exe_m1>:

void MODE_exe_m1( void )
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b086      	sub	sp, #24
 800955c:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800955e:	f04f 0200 	mov.w	r2, #0
 8009562:	f04f 0300 	mov.w	r3, #0
 8009566:	e9c7 2302 	strd	r2, r3, [r7, #8]

	GYRO_SetRef();
 800956a:	f7ff f999 	bl	80088a0 <GYRO_SetRef>
	CTRL_clrData();
 800956e:	f7fc f91b 	bl	80057a8 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 8009572:	f7fc f979 	bl	8005868 <CTRL_clrAngleErrSum>
	CTRL_clrNowData();
 8009576:	f7fc f97f 	bl	8005878 <CTRL_clrNowData>

	switch( en_Mode ){
 800957a:	4b30      	ldr	r3, [pc, #192]	; (800963c <MODE_exe_m1+0xe4>)
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	2b07      	cmp	r3, #7
 8009580:	d857      	bhi.n	8009632 <MODE_exe_m1+0xda>
 8009582:	a201      	add	r2, pc, #4	; (adr r2, 8009588 <MODE_exe_m1+0x30>)
 8009584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009588:	080095a9 	.word	0x080095a9
 800958c:	080095b1 	.word	0x080095b1
 8009590:	080095bd 	.word	0x080095bd
 8009594:	080095c9 	.word	0x080095c9
 8009598:	080095d5 	.word	0x080095d5
 800959c:	080095e1 	.word	0x080095e1
 80095a0:	08009623 	.word	0x08009623
 80095a4:	0800962b 	.word	0x0800962b

		case MODE_0:
			SetLED(0x0e);
 80095a8:	200e      	movs	r0, #14
 80095aa:	f7f8 fd0d 	bl	8001fc8 <SetLED>
			break;
 80095ae:	e041      	b.n	8009634 <MODE_exe_m1+0xdc>

		case MODE_1:
			SetLED(0x0e);
 80095b0:	200e      	movs	r0, #14
 80095b2:	f7f8 fd09 	bl	8001fc8 <SetLED>
			map_erase();
 80095b6:	f008 f927 	bl	8011808 <map_erase>
			break;
 80095ba:	e03b      	b.n	8009634 <MODE_exe_m1+0xdc>

		case MODE_2:
			SetLED(0x0e);
 80095bc:	200e      	movs	r0, #14
 80095be:	f7f8 fd03 	bl	8001fc8 <SetLED>
			MAP_showLog();
 80095c2:	f008 f981 	bl	80118c8 <MAP_showLog>
			break;
 80095c6:	e035      	b.n	8009634 <MODE_exe_m1+0xdc>

		case MODE_3:
			SetLED(0x0e);
 80095c8:	200e      	movs	r0, #14
 80095ca:	f7f8 fcfd 	bl	8001fc8 <SetLED>
			map_copy();
 80095ce:	f008 f8f5 	bl	80117bc <map_copy>
			break;
 80095d2:	e02f      	b.n	8009634 <MODE_exe_m1+0xdc>

		case MODE_4:
			SetLED(0x0e);
 80095d4:	200e      	movs	r0, #14
 80095d6:	f7f8 fcf7 	bl	8001fc8 <SetLED>
			map_write();
 80095da:	f008 f8db 	bl	8011794 <map_write>
			break;
 80095de:	e029      	b.n	8009634 <MODE_exe_m1+0xdc>

		case MODE_5:
			SetLED(0x0e);
 80095e0:	200e      	movs	r0, #14
 80095e2:	f7f8 fcf1 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 80095e6:	2200      	movs	r2, #0
 80095e8:	2100      	movs	r1, #0
 80095ea:	2000      	movs	r0, #0
 80095ec:	f008 f94a 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 80095f0:	2001      	movs	r0, #1
 80095f2:	f009 fc9d 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 80095f6:	2201      	movs	r2, #1
 80095f8:	2100      	movs	r1, #0
 80095fa:	2001      	movs	r0, #1
 80095fc:	f008 fde2 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009600:	1dfb      	adds	r3, r7, #7
 8009602:	9301      	str	r3, [sp, #4]
 8009604:	2300      	movs	r3, #0
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	2301      	movs	r3, #1
 800960a:	2200      	movs	r2, #0
 800960c:	2100      	movs	r1, #0
 800960e:	2000      	movs	r0, #0
 8009610:	f005 fcb6 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 8009614:	f005 ff0c 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 8009618:	f006 f886 	bl	800f728 <MAP_makeSkewCmdList>
			MAP_showCmdLog();
 800961c:	f005 fc60 	bl	800eee0 <MAP_showCmdLog>
			break;
 8009620:	e008      	b.n	8009634 <MODE_exe_m1+0xdc>

		case MODE_6:
			SetLED(0x0e);
 8009622:	200e      	movs	r0, #14
 8009624:	f7f8 fcd0 	bl	8001fc8 <SetLED>
			break;
 8009628:	e004      	b.n	8009634 <MODE_exe_m1+0xdc>

		case MODE_7:
			SetLED(0x0e);
 800962a:	200e      	movs	r0, #14
 800962c:	f7f8 fccc 	bl	8001fc8 <SetLED>
			//cant use
			break;
 8009630:	e000      	b.n	8009634 <MODE_exe_m1+0xdc>

		default:
			break;
 8009632:	bf00      	nop
	}
}
 8009634:	bf00      	nop
 8009636:	3710      	adds	r7, #16
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}
 800963c:	2000b16c 	.word	0x2000b16c

08009640 <MODE_exe_m2>:

void MODE_exe_m2( void )
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 8009646:	f04f 0200 	mov.w	r2, #0
 800964a:	f04f 0300 	mov.w	r3, #0
 800964e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	Min_in = 0;
 8009652:	4be5      	ldr	r3, [pc, #916]	; (80099e8 <MODE_exe_m2+0x3a8>)
 8009654:	2200      	movs	r2, #0
 8009656:	701a      	strb	r2, [r3, #0]
	Sec_in = 0;
 8009658:	4be4      	ldr	r3, [pc, #912]	; (80099ec <MODE_exe_m2+0x3ac>)
 800965a:	2200      	movs	r2, #0
 800965c:	701a      	strb	r2, [r3, #0]
	Msec_in = 0;
 800965e:	4be4      	ldr	r3, [pc, #912]	; (80099f0 <MODE_exe_m2+0x3b0>)
 8009660:	2200      	movs	r2, #0
 8009662:	801a      	strh	r2, [r3, #0]

	GYRO_SetRef();
 8009664:	f7ff f91c 	bl	80088a0 <GYRO_SetRef>
	CTRL_clrData();
 8009668:	f7fc f89e 	bl	80057a8 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800966c:	f7fc f8fc 	bl	8005868 <CTRL_clrAngleErrSum>
	CTRL_clrNowData();
 8009670:	f7fc f902 	bl	8005878 <CTRL_clrNowData>

	switch( en_Mode ){
 8009674:	4bdf      	ldr	r3, [pc, #892]	; (80099f4 <MODE_exe_m2+0x3b4>)
 8009676:	781b      	ldrb	r3, [r3, #0]
 8009678:	2b07      	cmp	r3, #7
 800967a:	f200 81a9 	bhi.w	80099d0 <MODE_exe_m2+0x390>
 800967e:	a201      	add	r2, pc, #4	; (adr r2, 8009684 <MODE_exe_m2+0x44>)
 8009680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009684:	080096a5 	.word	0x080096a5
 8009688:	080097a5 	.word	0x080097a5
 800968c:	080098ad 	.word	0x080098ad
 8009690:	080099a9 	.word	0x080099a9
 8009694:	080099b1 	.word	0x080099b1
 8009698:	080099b9 	.word	0x080099b9
 800969c:	080099c1 	.word	0x080099c1
 80096a0:	080099c9 	.word	0x080099c9

		case MODE_0:
			SetLED(0x0e);
 80096a4:	200e      	movs	r0, #14
 80096a6:	f7f8 fc8f 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80096aa:	ed9f 0ad3 	vldr	s0, [pc, #844]	; 80099f8 <MODE_exe_m2+0x3b8>
 80096ae:	f003 fa27 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 80096b2:	2000      	movs	r0, #0
 80096b4:	ed9f 0ad0 	vldr	s0, [pc, #832]	; 80099f8 <MODE_exe_m2+0x3b8>
 80096b8:	f003 f9c0 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 80096bc:	2001      	movs	r0, #1
 80096be:	ed9f 0ace 	vldr	s0, [pc, #824]	; 80099f8 <MODE_exe_m2+0x3b8>
 80096c2:	f003 f9bb 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 80096c6:	2002      	movs	r0, #2
 80096c8:	ed9f 0acb 	vldr	s0, [pc, #812]	; 80099f8 <MODE_exe_m2+0x3b8>
 80096cc:	f003 f9b6 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);						
 80096d0:	2003      	movs	r0, #3
 80096d2:	ed9f 0ac9 	vldr	s0, [pc, #804]	; 80099f8 <MODE_exe_m2+0x3b8>
 80096d6:	f003 f9b1 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 80096da:	2101      	movs	r1, #1
 80096dc:	2015      	movs	r0, #21
 80096de:	f7f9 f843 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 80096e2:	2101      	movs	r1, #1
 80096e4:	2016      	movs	r0, #22
 80096e6:	f7f9 f83f 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 80096ea:	2101      	movs	r1, #1
 80096ec:	2017      	movs	r0, #23
 80096ee:	f7f9 f83b 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 80096f2:	2000      	movs	r0, #0
 80096f4:	f7f8 fc68 	bl	8001fc8 <SetLED>
			LL_mDelay(100);
 80096f8:	2064      	movs	r0, #100	; 0x64
 80096fa:	f00c fead 	bl	8016458 <LL_mDelay>
			MAP_Goalsize(1);
 80096fe:	2001      	movs	r0, #1
 8009700:	f009 fc16 	bl	8012f30 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );						
 8009704:	2200      	movs	r2, #0
 8009706:	2100      	movs	r1, #0
 8009708:	2000      	movs	r0, #0
 800970a:	f008 f8bb 	bl	8011884 <MAP_setPos>

			MAP_searchGoal(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			
 800970e:	2301      	movs	r3, #1
 8009710:	2200      	movs	r2, #0
 8009712:	2100      	movs	r1, #0
 8009714:	2001      	movs	r0, #1
 8009716:	f00a fc59 	bl	8013fcc <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800971a:	f7f8 fcd3 	bl	80020c4 <SW_IsOn_1>
 800971e:	4603      	mov	r3, r0
 8009720:	2b01      	cmp	r3, #1
 8009722:	d006      	beq.n	8009732 <MODE_exe_m2+0xf2>
 8009724:	f7fe fe46 	bl	80083b4 <SYS_isOutOfCtrl>
 8009728:	4603      	mov	r3, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	d101      	bne.n	8009732 <MODE_exe_m2+0xf2>
			else{
				map_write();
 800972e:	f008 f831 	bl	8011794 <map_write>
			}
			
			SetLED(0x0e);
 8009732:	200e      	movs	r0, #14
 8009734:	f7f8 fc48 	bl	8001fc8 <SetLED>
			MAP_Goalsize(1);
 8009738:	2001      	movs	r0, #1
 800973a:	f009 fbf9 	bl	8012f30 <MAP_Goalsize>
			SetLED(0x00);
 800973e:	2000      	movs	r0, #0
 8009740:	f7f8 fc42 	bl	8001fc8 <SetLED>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SURA );
 8009744:	2301      	movs	r3, #1
 8009746:	2200      	movs	r2, #0
 8009748:	2100      	movs	r1, #0
 800974a:	2000      	movs	r0, #0
 800974c:	f00a fc3e 	bl	8013fcc <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 8009750:	f7f8 fcb8 	bl	80020c4 <SW_IsOn_1>
 8009754:	4603      	mov	r3, r0
 8009756:	2b01      	cmp	r3, #1
 8009758:	f000 813c 	beq.w	80099d4 <MODE_exe_m2+0x394>
 800975c:	f7fe fe2a 	bl	80083b4 <SYS_isOutOfCtrl>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	f040 8136 	bne.w	80099d4 <MODE_exe_m2+0x394>
			else{
				map_write();
 8009768:	f008 f814 	bl	8011794 <map_write>
				MAP_setPos( 0, 0, NORTH );								// 
 800976c:	2200      	movs	r2, #0
 800976e:	2100      	movs	r1, #0
 8009770:	2000      	movs	r0, #0
 8009772:	f008 f887 	bl	8011884 <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 8009776:	2201      	movs	r2, #1
 8009778:	2100      	movs	r1, #0
 800977a:	2001      	movs	r0, #1
 800977c:	f008 fd22 	bl	80121c4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009780:	1dfb      	adds	r3, r7, #7
 8009782:	9301      	str	r3, [sp, #4]
 8009784:	2300      	movs	r3, #0
 8009786:	9300      	str	r3, [sp, #0]
 8009788:	2301      	movs	r3, #1
 800978a:	2200      	movs	r2, #0
 800978c:	2100      	movs	r1, #0
 800978e:	2000      	movs	r0, #0
 8009790:	f005 fbf6 	bl	800ef80 <MAP_makeCmdList>
				MAP_makeSuraCmdList();													// ???
 8009794:	f005 fe4c 	bl	800f430 <MAP_makeSuraCmdList>
				MAP_makeSkewCmdList();
 8009798:	f005 ffc6 	bl	800f728 <MAP_makeSkewCmdList>
				SetLED(0x00);
 800979c:	2000      	movs	r0, #0
 800979e:	f7f8 fc13 	bl	8001fc8 <SetLED>
			}
			break;
 80097a2:	e117      	b.n	80099d4 <MODE_exe_m2+0x394>

		case MODE_1:
			SetLED(0x0e);
 80097a4:	200e      	movs	r0, #14
 80097a6:	f7f8 fc0f 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80097aa:	ed9f 0a93 	vldr	s0, [pc, #588]	; 80099f8 <MODE_exe_m2+0x3b8>
 80097ae:	f003 f9a7 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 80097b2:	2000      	movs	r0, #0
 80097b4:	ed9f 0a90 	vldr	s0, [pc, #576]	; 80099f8 <MODE_exe_m2+0x3b8>
 80097b8:	f003 f940 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 80097bc:	2001      	movs	r0, #1
 80097be:	ed9f 0a8e 	vldr	s0, [pc, #568]	; 80099f8 <MODE_exe_m2+0x3b8>
 80097c2:	f003 f93b 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 80097c6:	2002      	movs	r0, #2
 80097c8:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 80099f8 <MODE_exe_m2+0x3b8>
 80097cc:	f003 f936 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);						
 80097d0:	2003      	movs	r0, #3
 80097d2:	ed9f 0a89 	vldr	s0, [pc, #548]	; 80099f8 <MODE_exe_m2+0x3b8>
 80097d6:	f003 f931 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 80097da:	2101      	movs	r1, #1
 80097dc:	2015      	movs	r0, #21
 80097de:	f7f8 ffc3 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 80097e2:	2101      	movs	r1, #1
 80097e4:	2016      	movs	r0, #22
 80097e6:	f7f8 ffbf 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 80097ea:	2101      	movs	r1, #1
 80097ec:	2017      	movs	r0, #23
 80097ee:	f7f8 ffbb 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 80097f2:	2000      	movs	r0, #0
 80097f4:	f7f8 fbe8 	bl	8001fc8 <SetLED>
			LL_mDelay(100);
 80097f8:	2064      	movs	r0, #100	; 0x64
 80097fa:	f00c fe2d 	bl	8016458 <LL_mDelay>
			MAP_Goalsize(1);
 80097fe:	2001      	movs	r0, #1
 8009800:	f009 fb96 	bl	8012f30 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 8009804:	2200      	movs	r2, #0
 8009806:	2100      	movs	r1, #0
 8009808:	2000      	movs	r0, #0
 800980a:	f008 f83b 	bl	8011884 <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			
 800980e:	2301      	movs	r3, #1
 8009810:	2200      	movs	r2, #0
 8009812:	2100      	movs	r1, #0
 8009814:	2001      	movs	r0, #1
 8009816:	f00a fd31 	bl	801427c <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800981a:	f7f8 fc53 	bl	80020c4 <SW_IsOn_1>
 800981e:	4603      	mov	r3, r0
 8009820:	2b01      	cmp	r3, #1
 8009822:	d006      	beq.n	8009832 <MODE_exe_m2+0x1f2>
 8009824:	f7fe fdc6 	bl	80083b4 <SYS_isOutOfCtrl>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <MODE_exe_m2+0x1f2>
			else{
				map_write();
 800982e:	f007 ffb1 	bl	8011794 <map_write>
			}
			
			SetLED(0x0e);
 8009832:	200e      	movs	r0, #14
 8009834:	f7f8 fbc8 	bl	8001fc8 <SetLED>
			MAP_Goalsize(1);
 8009838:	2001      	movs	r0, #1
 800983a:	f009 fb79 	bl	8012f30 <MAP_Goalsize>
			SetLED(0x00);
 800983e:	2000      	movs	r0, #0
 8009840:	f7f8 fbc2 	bl	8001fc8 <SetLED>
			log_flag_on();
 8009844:	f7ff fa62 	bl	8008d0c <log_flag_on>
			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SURA );
 8009848:	2301      	movs	r3, #1
 800984a:	2200      	movs	r2, #0
 800984c:	2100      	movs	r1, #0
 800984e:	2000      	movs	r0, #0
 8009850:	f00a fd14 	bl	801427c <MAP_searchGoalKnown>
//			MAP_searchGoal( 0, 0, SEARCH, SEARCH_RETURN );
			log_flag_off();
 8009854:	f7ff fa66 	bl	8008d24 <log_flag_off>
			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 8009858:	f7f8 fc34 	bl	80020c4 <SW_IsOn_1>
 800985c:	4603      	mov	r3, r0
 800985e:	2b01      	cmp	r3, #1
 8009860:	f000 80ba 	beq.w	80099d8 <MODE_exe_m2+0x398>
 8009864:	f7fe fda6 	bl	80083b4 <SYS_isOutOfCtrl>
 8009868:	4603      	mov	r3, r0
 800986a:	2b00      	cmp	r3, #0
 800986c:	f040 80b4 	bne.w	80099d8 <MODE_exe_m2+0x398>
			else{
				map_write();
 8009870:	f007 ff90 	bl	8011794 <map_write>
				MAP_setPos( 0, 0, NORTH );								// 
 8009874:	2200      	movs	r2, #0
 8009876:	2100      	movs	r1, #0
 8009878:	2000      	movs	r0, #0
 800987a:	f008 f803 	bl	8011884 <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800987e:	2201      	movs	r2, #1
 8009880:	2100      	movs	r1, #0
 8009882:	2001      	movs	r0, #1
 8009884:	f008 fc9e 	bl	80121c4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009888:	1dfb      	adds	r3, r7, #7
 800988a:	9301      	str	r3, [sp, #4]
 800988c:	2300      	movs	r3, #0
 800988e:	9300      	str	r3, [sp, #0]
 8009890:	2301      	movs	r3, #1
 8009892:	2200      	movs	r2, #0
 8009894:	2100      	movs	r1, #0
 8009896:	2000      	movs	r0, #0
 8009898:	f005 fb72 	bl	800ef80 <MAP_makeCmdList>
				MAP_makeSuraCmdList();													// ???
 800989c:	f005 fdc8 	bl	800f430 <MAP_makeSuraCmdList>
				MAP_makeSkewCmdList();
 80098a0:	f005 ff42 	bl	800f728 <MAP_makeSkewCmdList>
				SetLED(0x00);
 80098a4:	2000      	movs	r0, #0
 80098a6:	f7f8 fb8f 	bl	8001fc8 <SetLED>
			}
			break;
 80098aa:	e095      	b.n	80099d8 <MODE_exe_m2+0x398>

		case MODE_2:
			SetLED(0x0e);
 80098ac:	200e      	movs	r0, #14
 80098ae:	f7f8 fb8b 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80098b2:	ed9f 0a51 	vldr	s0, [pc, #324]	; 80099f8 <MODE_exe_m2+0x3b8>
 80098b6:	f003 f923 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 80098ba:	2000      	movs	r0, #0
 80098bc:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 80099f8 <MODE_exe_m2+0x3b8>
 80098c0:	f003 f8bc 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 80098c4:	2001      	movs	r0, #1
 80098c6:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 80099f8 <MODE_exe_m2+0x3b8>
 80098ca:	f003 f8b7 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 80098ce:	2002      	movs	r0, #2
 80098d0:	ed9f 0a49 	vldr	s0, [pc, #292]	; 80099f8 <MODE_exe_m2+0x3b8>
 80098d4:	f003 f8b2 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 80098d8:	2003      	movs	r0, #3
 80098da:	ed9f 0a47 	vldr	s0, [pc, #284]	; 80099f8 <MODE_exe_m2+0x3b8>
 80098de:	f003 f8ad 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 80098e2:	2101      	movs	r1, #1
 80098e4:	2015      	movs	r0, #21
 80098e6:	f7f8 ff3f 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 80098ea:	2101      	movs	r1, #1
 80098ec:	2016      	movs	r0, #22
 80098ee:	f7f8 ff3b 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 80098f2:	2101      	movs	r1, #1
 80098f4:	2017      	movs	r0, #23
 80098f6:	f7f8 ff37 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 80098fa:	2000      	movs	r0, #0
 80098fc:	f7f8 fb64 	bl	8001fc8 <SetLED>
			LL_mDelay(100);
 8009900:	2064      	movs	r0, #100	; 0x64
 8009902:	f00c fda9 	bl	8016458 <LL_mDelay>
//			PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );
			MAP_Goalsize(1);
 8009906:	2001      	movs	r0, #1
 8009908:	f009 fb12 	bl	8012f30 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800990c:	2200      	movs	r2, #0
 800990e:	2100      	movs	r1, #0
 8009910:	2000      	movs	r0, #0
 8009912:	f007 ffb7 	bl	8011884 <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			
 8009916:	2301      	movs	r3, #1
 8009918:	2200      	movs	r2, #0
 800991a:	2100      	movs	r1, #0
 800991c:	2001      	movs	r0, #1
 800991e:	f00a fcad 	bl	801427c <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 8009922:	f7f8 fbcf 	bl	80020c4 <SW_IsOn_1>
 8009926:	4603      	mov	r3, r0
 8009928:	2b01      	cmp	r3, #1
 800992a:	d006      	beq.n	800993a <MODE_exe_m2+0x2fa>
 800992c:	f7fe fd42 	bl	80083b4 <SYS_isOutOfCtrl>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d101      	bne.n	800993a <MODE_exe_m2+0x2fa>
			else{
				map_write();
 8009936:	f007 ff2d 	bl	8011794 <map_write>
			}
			
			SetLED(0x0e);
 800993a:	200e      	movs	r0, #14
 800993c:	f7f8 fb44 	bl	8001fc8 <SetLED>
			MAP_Goalsize(1);
 8009940:	2001      	movs	r0, #1
 8009942:	f009 faf5 	bl	8012f30 <MAP_Goalsize>
			SetLED(0x00);
 8009946:	2000      	movs	r0, #0
 8009948:	f7f8 fb3e 	bl	8001fc8 <SetLED>

			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SURA );
 800994c:	2301      	movs	r3, #1
 800994e:	2200      	movs	r2, #0
 8009950:	2100      	movs	r1, #0
 8009952:	2000      	movs	r0, #0
 8009954:	f00a fc92 	bl	801427c <MAP_searchGoalKnown>
//			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_RETURN );

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 8009958:	f7f8 fbb4 	bl	80020c4 <SW_IsOn_1>
 800995c:	4603      	mov	r3, r0
 800995e:	2b01      	cmp	r3, #1
 8009960:	d03c      	beq.n	80099dc <MODE_exe_m2+0x39c>
 8009962:	f7fe fd27 	bl	80083b4 <SYS_isOutOfCtrl>
 8009966:	4603      	mov	r3, r0
 8009968:	2b00      	cmp	r3, #0
 800996a:	d137      	bne.n	80099dc <MODE_exe_m2+0x39c>
			else{
				map_write();
 800996c:	f007 ff12 	bl	8011794 <map_write>
				MAP_setPos( 0, 0, NORTH );								// 
 8009970:	2200      	movs	r2, #0
 8009972:	2100      	movs	r1, #0
 8009974:	2000      	movs	r0, #0
 8009976:	f007 ff85 	bl	8011884 <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800997a:	2201      	movs	r2, #1
 800997c:	2100      	movs	r1, #0
 800997e:	2001      	movs	r0, #1
 8009980:	f008 fc20 	bl	80121c4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009984:	1dfb      	adds	r3, r7, #7
 8009986:	9301      	str	r3, [sp, #4]
 8009988:	2300      	movs	r3, #0
 800998a:	9300      	str	r3, [sp, #0]
 800998c:	2301      	movs	r3, #1
 800998e:	2200      	movs	r2, #0
 8009990:	2100      	movs	r1, #0
 8009992:	2000      	movs	r0, #0
 8009994:	f005 faf4 	bl	800ef80 <MAP_makeCmdList>
				MAP_makeSuraCmdList();													// ???
 8009998:	f005 fd4a 	bl	800f430 <MAP_makeSuraCmdList>
				MAP_makeSkewCmdList();
 800999c:	f005 fec4 	bl	800f728 <MAP_makeSkewCmdList>
				SetLED(0x00);
 80099a0:	2000      	movs	r0, #0
 80099a2:	f7f8 fb11 	bl	8001fc8 <SetLED>
			}
			break;
 80099a6:	e019      	b.n	80099dc <MODE_exe_m2+0x39c>

		case MODE_3:
			SetLED(0x0e);
 80099a8:	200e      	movs	r0, #14
 80099aa:	f7f8 fb0d 	bl	8001fc8 <SetLED>
			
			break;
 80099ae:	e016      	b.n	80099de <MODE_exe_m2+0x39e>

		case MODE_4:
			SetLED(0x0e);
 80099b0:	200e      	movs	r0, #14
 80099b2:	f7f8 fb09 	bl	8001fc8 <SetLED>
			break;
 80099b6:	e012      	b.n	80099de <MODE_exe_m2+0x39e>

		case MODE_5:
			SetLED(0x0e);
 80099b8:	200e      	movs	r0, #14
 80099ba:	f7f8 fb05 	bl	8001fc8 <SetLED>
			break;
 80099be:	e00e      	b.n	80099de <MODE_exe_m2+0x39e>

		case MODE_6:
			SetLED(0x0e);
 80099c0:	200e      	movs	r0, #14
 80099c2:	f7f8 fb01 	bl	8001fc8 <SetLED>
			break;
 80099c6:	e00a      	b.n	80099de <MODE_exe_m2+0x39e>

		case MODE_7:
			SetLED(0x0e);
 80099c8:	200e      	movs	r0, #14
 80099ca:	f7f8 fafd 	bl	8001fc8 <SetLED>
			//cant use
			break;
 80099ce:	e006      	b.n	80099de <MODE_exe_m2+0x39e>

		default:
			break;
 80099d0:	bf00      	nop
 80099d2:	e004      	b.n	80099de <MODE_exe_m2+0x39e>
			break;
 80099d4:	bf00      	nop
 80099d6:	e002      	b.n	80099de <MODE_exe_m2+0x39e>
			break;
 80099d8:	bf00      	nop
 80099da:	e000      	b.n	80099de <MODE_exe_m2+0x39e>
			break;
 80099dc:	bf00      	nop
	}
}
 80099de:	bf00      	nop
 80099e0:	3710      	adds	r7, #16
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	2000042c 	.word	0x2000042c
 80099ec:	20000838 	.word	0x20000838
 80099f0:	20000c64 	.word	0x20000c64
 80099f4:	2000b16c 	.word	0x2000b16c
 80099f8:	3e99999a 	.word	0x3e99999a

080099fc <MODE_exe_m3>:

void MODE_exe_m3( void )
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b086      	sub	sp, #24
 8009a00:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 8009a02:	f04f 0200 	mov.w	r2, #0
 8009a06:	f04f 0300 	mov.w	r3, #0
 8009a0a:	e9c7 2302 	strd	r2, r3, [r7, #8]

	map_copy();
 8009a0e:	f007 fed5 	bl	80117bc <map_copy>

	GYRO_SetRef();
 8009a12:	f7fe ff45 	bl	80088a0 <GYRO_SetRef>
	CTRL_clrData();
 8009a16:	f7fb fec7 	bl	80057a8 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 8009a1a:	f7fb ff25 	bl	8005868 <CTRL_clrAngleErrSum>
	CTRL_clrNowData();
 8009a1e:	f7fb ff2b 	bl	8005878 <CTRL_clrNowData>

	switch( en_Mode ){
 8009a22:	4bda      	ldr	r3, [pc, #872]	; (8009d8c <MODE_exe_m3+0x390>)
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	2b07      	cmp	r3, #7
 8009a28:	f200 82f0 	bhi.w	800a00c <MODE_exe_m3+0x610>
 8009a2c:	a201      	add	r2, pc, #4	; (adr r2, 8009a34 <MODE_exe_m3+0x38>)
 8009a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a32:	bf00      	nop
 8009a34:	08009a55 	.word	0x08009a55
 8009a38:	08009b21 	.word	0x08009b21
 8009a3c:	08009bed 	.word	0x08009bed
 8009a40:	08009cb9 	.word	0x08009cb9
 8009a44:	08009d9d 	.word	0x08009d9d
 8009a48:	08009e69 	.word	0x08009e69
 8009a4c:	08009f35 	.word	0x08009f35
 8009a50:	0800a005 	.word	0x0800a005

		case MODE_0:
			SetLED(0x0e);
 8009a54:	200e      	movs	r0, #14
 8009a56:	f7f8 fab7 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 8009a5a:	ed9f 0acd 	vldr	s0, [pc, #820]	; 8009d90 <MODE_exe_m3+0x394>
 8009a5e:	f003 f84f 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009a62:	2000      	movs	r0, #0
 8009a64:	ed9f 0acc 	vldr	s0, [pc, #816]	; 8009d98 <MODE_exe_m3+0x39c>
 8009a68:	f002 ffe8 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009a6c:	2001      	movs	r0, #1
 8009a6e:	ed9f 0aca 	vldr	s0, [pc, #808]	; 8009d98 <MODE_exe_m3+0x39c>
 8009a72:	f002 ffe3 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009a76:	2002      	movs	r0, #2
 8009a78:	ed9f 0ac7 	vldr	s0, [pc, #796]	; 8009d98 <MODE_exe_m3+0x39c>
 8009a7c:	f002 ffde 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 8009a80:	2003      	movs	r0, #3
 8009a82:	ed9f 0ac5 	vldr	s0, [pc, #788]	; 8009d98 <MODE_exe_m3+0x39c>
 8009a86:	f002 ffd9 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 8009a8a:	2101      	movs	r1, #1
 8009a8c:	2015      	movs	r0, #21
 8009a8e:	f7f8 fe6b 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 8009a92:	2101      	movs	r1, #1
 8009a94:	2016      	movs	r0, #22
 8009a96:	f7f8 fe67 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 8009a9a:	2101      	movs	r1, #1
 8009a9c:	2017      	movs	r0, #23
 8009a9e:	f7f8 fe63 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009aa2:	2000      	movs	r0, #0
 8009aa4:	f7f8 fa90 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	2100      	movs	r1, #0
 8009aac:	2000      	movs	r0, #0
 8009aae:	f007 fee9 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 8009ab2:	2001      	movs	r0, #1
 8009ab4:	f009 fa3c 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 8009ab8:	2201      	movs	r2, #1
 8009aba:	2100      	movs	r1, #0
 8009abc:	2001      	movs	r0, #1
 8009abe:	f008 fb81 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009ac2:	1dfb      	adds	r3, r7, #7
 8009ac4:	9301      	str	r3, [sp, #4]
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	9300      	str	r3, [sp, #0]
 8009aca:	2301      	movs	r3, #1
 8009acc:	2200      	movs	r2, #0
 8009ace:	2100      	movs	r1, #0
 8009ad0:	2000      	movs	r0, #0
 8009ad2:	f005 fa55 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 8009ad6:	f005 fcab 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 8009ada:	f005 fe25 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8009ade:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009ae2:	f00c fcb9 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 8009ae6:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009aea:	f7fb fa4d 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);
 8009aee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009af2:	f00c fcb1 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );													
 8009af6:	2001      	movs	r0, #1
 8009af8:	f006 fdcc 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 8009afc:	2000      	movs	r0, #0
 8009afe:	f7fb fa43 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 8009b02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009b06:	f00c fca7 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 8009b0a:	2002      	movs	r0, #2
 8009b0c:	f002 fbe8 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 8009b10:	f009 f9d8 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8009b14:	2000      	movs	r0, #0
 8009b16:	f7fb fa37 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 8009b1a:	f7fe fc3f 	bl	800839c <Failsafe_flag_off>
			break;
 8009b1e:	e276      	b.n	800a00e <MODE_exe_m3+0x612>

		case MODE_1:
			SetLED(0x0e);
 8009b20:	200e      	movs	r0, #14
 8009b22:	f7f8 fa51 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*5.0);
 8009b26:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 8009b2a:	f002 ffe9 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009b2e:	2000      	movs	r0, #0
 8009b30:	ed9f 0a99 	vldr	s0, [pc, #612]	; 8009d98 <MODE_exe_m3+0x39c>
 8009b34:	f002 ff82 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009b38:	2001      	movs	r0, #1
 8009b3a:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8009d98 <MODE_exe_m3+0x39c>
 8009b3e:	f002 ff7d 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009b42:	2002      	movs	r0, #2
 8009b44:	ed9f 0a94 	vldr	s0, [pc, #592]	; 8009d98 <MODE_exe_m3+0x39c>
 8009b48:	f002 ff78 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 8009b4c:	2003      	movs	r0, #3
 8009b4e:	ed9f 0a92 	vldr	s0, [pc, #584]	; 8009d98 <MODE_exe_m3+0x39c>
 8009b52:	f002 ff73 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_NORMAL );							
 8009b56:	2102      	movs	r1, #2
 8009b58:	2015      	movs	r0, #21
 8009b5a:	f7f8 fe05 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_NORMAL );							
 8009b5e:	2102      	movs	r1, #2
 8009b60:	2016      	movs	r0, #22
 8009b62:	f7f8 fe01 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
 8009b66:	2102      	movs	r1, #2
 8009b68:	2017      	movs	r0, #23
 8009b6a:	f7f8 fdfd 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009b6e:	2000      	movs	r0, #0
 8009b70:	f7f8 fa2a 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 8009b74:	2200      	movs	r2, #0
 8009b76:	2100      	movs	r1, #0
 8009b78:	2000      	movs	r0, #0
 8009b7a:	f007 fe83 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 8009b7e:	2001      	movs	r0, #1
 8009b80:	f009 f9d6 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 8009b84:	2201      	movs	r2, #1
 8009b86:	2100      	movs	r1, #0
 8009b88:	2001      	movs	r0, #1
 8009b8a:	f008 fb1b 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009b8e:	1dfb      	adds	r3, r7, #7
 8009b90:	9301      	str	r3, [sp, #4]
 8009b92:	2300      	movs	r3, #0
 8009b94:	9300      	str	r3, [sp, #0]
 8009b96:	2301      	movs	r3, #1
 8009b98:	2200      	movs	r2, #0
 8009b9a:	2100      	movs	r1, #0
 8009b9c:	2000      	movs	r0, #0
 8009b9e:	f005 f9ef 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 8009ba2:	f005 fc45 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 8009ba6:	f005 fdbf 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8009baa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009bae:	f00c fc53 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 8009bb2:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009bb6:	f7fb f9e7 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 8009bba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009bbe:	f00c fc4b 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );
 8009bc2:	2001      	movs	r0, #1
 8009bc4:	f006 fd66 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 8009bc8:	2000      	movs	r0, #0
 8009bca:	f7fb f9dd 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 8009bce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009bd2:	f00c fc41 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 8009bd6:	2002      	movs	r0, #2
 8009bd8:	f002 fb82 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 8009bdc:	f009 f972 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8009be0:	2000      	movs	r0, #0
 8009be2:	f7fb f9d1 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 8009be6:	f7fe fbd9 	bl	800839c <Failsafe_flag_off>
			break;
 8009bea:	e210      	b.n	800a00e <MODE_exe_m3+0x612>

		case MODE_2:
			SetLED(0x0e);
 8009bec:	200e      	movs	r0, #14
 8009bee:	f7f8 f9eb 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*6.0);
 8009bf2:	ed9f 0a68 	vldr	s0, [pc, #416]	; 8009d94 <MODE_exe_m3+0x398>
 8009bf6:	f002 ff83 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	ed9f 0a66 	vldr	s0, [pc, #408]	; 8009d98 <MODE_exe_m3+0x39c>
 8009c00:	f002 ff1c 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009c04:	2001      	movs	r0, #1
 8009c06:	ed9f 0a64 	vldr	s0, [pc, #400]	; 8009d98 <MODE_exe_m3+0x39c>
 8009c0a:	f002 ff17 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009c0e:	2002      	movs	r0, #2
 8009c10:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8009d98 <MODE_exe_m3+0x39c>
 8009c14:	f002 ff12 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 8009c18:	2003      	movs	r0, #3
 8009c1a:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 8009d98 <MODE_exe_m3+0x39c>
 8009c1e:	f002 ff0d 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
 8009c22:	2104      	movs	r1, #4
 8009c24:	2015      	movs	r0, #21
 8009c26:	f7f8 fd9f 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_FAST );							
 8009c2a:	2104      	movs	r1, #4
 8009c2c:	2016      	movs	r0, #22
 8009c2e:	f7f8 fd9b 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_FAST );							
 8009c32:	2104      	movs	r1, #4
 8009c34:	2017      	movs	r0, #23
 8009c36:	f7f8 fd97 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009c3a:	2000      	movs	r0, #0
 8009c3c:	f7f8 f9c4 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 8009c40:	2200      	movs	r2, #0
 8009c42:	2100      	movs	r1, #0
 8009c44:	2000      	movs	r0, #0
 8009c46:	f007 fe1d 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 8009c4a:	2001      	movs	r0, #1
 8009c4c:	f009 f970 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 8009c50:	2201      	movs	r2, #1
 8009c52:	2100      	movs	r1, #0
 8009c54:	2001      	movs	r0, #1
 8009c56:	f008 fab5 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009c5a:	1dfb      	adds	r3, r7, #7
 8009c5c:	9301      	str	r3, [sp, #4]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	2301      	movs	r3, #1
 8009c64:	2200      	movs	r2, #0
 8009c66:	2100      	movs	r1, #0
 8009c68:	2000      	movs	r0, #0
 8009c6a:	f005 f989 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 8009c6e:	f005 fbdf 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 8009c72:	f005 fd59 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8009c76:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c7a:	f00c fbed 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 8009c7e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009c82:	f7fb f981 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);												
 8009c86:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009c8a:	f00c fbe5 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );
 8009c8e:	2001      	movs	r0, #1
 8009c90:	f006 fd00 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 8009c94:	2000      	movs	r0, #0
 8009c96:	f7fb f977 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 8009c9a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c9e:	f00c fbdb 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 8009ca2:	2002      	movs	r0, #2
 8009ca4:	f002 fb1c 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 8009ca8:	f009 f90c 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);			
 8009cac:	2000      	movs	r0, #0
 8009cae:	f7fb f96b 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 8009cb2:	f7fe fb73 	bl	800839c <Failsafe_flag_off>
			break;
 8009cb6:	e1aa      	b.n	800a00e <MODE_exe_m3+0x612>

		case MODE_3:
			SetLED(0x0e);
 8009cb8:	200e      	movs	r0, #14
 8009cba:	f7f8 f985 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 8009cbe:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8009d90 <MODE_exe_m3+0x394>
 8009cc2:	f002 ff1d 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009cc6:	2000      	movs	r0, #0
 8009cc8:	ed9f 0a33 	vldr	s0, [pc, #204]	; 8009d98 <MODE_exe_m3+0x39c>
 8009ccc:	f002 feb6 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009cd0:	2001      	movs	r0, #1
 8009cd2:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8009d98 <MODE_exe_m3+0x39c>
 8009cd6:	f002 feb1 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009cda:	2002      	movs	r0, #2
 8009cdc:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8009d98 <MODE_exe_m3+0x39c>
 8009ce0:	f002 feac 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);						
 8009ce4:	2003      	movs	r0, #3
 8009ce6:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8009d98 <MODE_exe_m3+0x39c>
 8009cea:	f002 fea7 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 8009cee:	2101      	movs	r1, #1
 8009cf0:	2015      	movs	r0, #21
 8009cf2:	f7f8 fd39 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 8009cf6:	2101      	movs	r1, #1
 8009cf8:	2016      	movs	r0, #22
 8009cfa:	f7f8 fd35 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 8009cfe:	2101      	movs	r1, #1
 8009d00:	2017      	movs	r0, #23
 8009d02:	f7f8 fd31 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009d06:	2000      	movs	r0, #0
 8009d08:	f7f8 f95e 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	2100      	movs	r1, #0
 8009d10:	2000      	movs	r0, #0
 8009d12:	f007 fdb7 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 8009d16:	2001      	movs	r0, #1
 8009d18:	f009 f90a 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	2100      	movs	r1, #0
 8009d20:	2001      	movs	r0, #1
 8009d22:	f008 fa4f 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009d26:	1dfb      	adds	r3, r7, #7
 8009d28:	9301      	str	r3, [sp, #4]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	9300      	str	r3, [sp, #0]
 8009d2e:	2301      	movs	r3, #1
 8009d30:	2200      	movs	r2, #0
 8009d32:	2100      	movs	r1, #0
 8009d34:	2000      	movs	r0, #0
 8009d36:	f005 f923 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 8009d3a:	f005 fb79 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 8009d3e:	f005 fcf3 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8009d42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009d46:	f00c fb87 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 8009d4a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009d4e:	f7fb f91b 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);		
 8009d52:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009d56:	f00c fb7f 	bl	8016458 <LL_mDelay>
			
			log_flag_on();
 8009d5a:	f7fe ffd7 	bl	8008d0c <log_flag_on>
			MAP_drive( MAP_DRIVE_SKEW );
 8009d5e:	2002      	movs	r0, #2
 8009d60:	f006 fc98 	bl	8010694 <MAP_drive>

			log_flag_off();
 8009d64:	f7fe ffde 	bl	8008d24 <log_flag_off>
			Set_DutyTIM8(0);
 8009d68:	2000      	movs	r0, #0
 8009d6a:	f7fb f90d 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 8009d6e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009d72:	f00c fb71 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 8009d76:	2002      	movs	r0, #2
 8009d78:	f002 fab2 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 8009d7c:	f009 f8a2 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8009d80:	2000      	movs	r0, #0
 8009d82:	f7fb f901 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 8009d86:	f7fe fb09 	bl	800839c <Failsafe_flag_off>
			break;
 8009d8a:	e140      	b.n	800a00e <MODE_exe_m3+0x612>
 8009d8c:	2000b16c 	.word	0x2000b16c
 8009d90:	3f99999a 	.word	0x3f99999a
 8009d94:	3fe66666 	.word	0x3fe66666
 8009d98:	3e99999a 	.word	0x3e99999a

		case MODE_4:
			SetLED(0x0e);
 8009d9c:	200e      	movs	r0, #14
 8009d9e:	f7f8 f913 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*5.0);
 8009da2:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 8009da6:	f002 feab 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009daa:	2000      	movs	r0, #0
 8009dac:	ed1f 0a06 	vldr	s0, [pc, #-24]	; 8009d98 <MODE_exe_m3+0x39c>
 8009db0:	f002 fe44 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009db4:	2001      	movs	r0, #1
 8009db6:	ed1f 0a08 	vldr	s0, [pc, #-32]	; 8009d98 <MODE_exe_m3+0x39c>
 8009dba:	f002 fe3f 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009dbe:	2002      	movs	r0, #2
 8009dc0:	ed1f 0a0b 	vldr	s0, [pc, #-44]	; 8009d98 <MODE_exe_m3+0x39c>
 8009dc4:	f002 fe3a 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 8009dc8:	2003      	movs	r0, #3
 8009dca:	ed1f 0a0d 	vldr	s0, [pc, #-52]	; 8009d98 <MODE_exe_m3+0x39c>
 8009dce:	f002 fe35 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_NORMAL );							
 8009dd2:	2102      	movs	r1, #2
 8009dd4:	2015      	movs	r0, #21
 8009dd6:	f7f8 fcc7 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_NORMAL );							
 8009dda:	2102      	movs	r1, #2
 8009ddc:	2016      	movs	r0, #22
 8009dde:	f7f8 fcc3 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
 8009de2:	2102      	movs	r1, #2
 8009de4:	2017      	movs	r0, #23
 8009de6:	f7f8 fcbf 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009dea:	2000      	movs	r0, #0
 8009dec:	f7f8 f8ec 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 8009df0:	2200      	movs	r2, #0
 8009df2:	2100      	movs	r1, #0
 8009df4:	2000      	movs	r0, #0
 8009df6:	f007 fd45 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 8009dfa:	2001      	movs	r0, #1
 8009dfc:	f009 f898 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 8009e00:	2201      	movs	r2, #1
 8009e02:	2100      	movs	r1, #0
 8009e04:	2001      	movs	r0, #1
 8009e06:	f008 f9dd 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009e0a:	1dfb      	adds	r3, r7, #7
 8009e0c:	9301      	str	r3, [sp, #4]
 8009e0e:	2300      	movs	r3, #0
 8009e10:	9300      	str	r3, [sp, #0]
 8009e12:	2301      	movs	r3, #1
 8009e14:	2200      	movs	r2, #0
 8009e16:	2100      	movs	r1, #0
 8009e18:	2000      	movs	r0, #0
 8009e1a:	f005 f8b1 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 8009e1e:	f005 fb07 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 8009e22:	f005 fc81 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8009e26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009e2a:	f00c fb15 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 8009e2e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009e32:	f7fb f8a9 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 8009e36:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009e3a:	f00c fb0d 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 8009e3e:	2002      	movs	r0, #2
 8009e40:	f006 fc28 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 8009e44:	2000      	movs	r0, #0
 8009e46:	f7fb f89f 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 8009e4a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009e4e:	f00c fb03 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 8009e52:	2002      	movs	r0, #2
 8009e54:	f002 fa44 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 8009e58:	f009 f834 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	f7fb f893 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 8009e62:	f7fe fa9b 	bl	800839c <Failsafe_flag_off>
			break;
 8009e66:	e0d2      	b.n	800a00e <MODE_exe_m3+0x612>

		case MODE_5:
			SetLED(0x0e);
 8009e68:	200e      	movs	r0, #14
 8009e6a:	f7f8 f8ad 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*6.0);
 8009e6e:	ed1f 0a37 	vldr	s0, [pc, #-220]	; 8009d94 <MODE_exe_m3+0x398>
 8009e72:	f002 fe45 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009e76:	2000      	movs	r0, #0
 8009e78:	ed1f 0a39 	vldr	s0, [pc, #-228]	; 8009d98 <MODE_exe_m3+0x39c>
 8009e7c:	f002 fdde 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009e80:	2001      	movs	r0, #1
 8009e82:	ed1f 0a3b 	vldr	s0, [pc, #-236]	; 8009d98 <MODE_exe_m3+0x39c>
 8009e86:	f002 fdd9 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009e8a:	2002      	movs	r0, #2
 8009e8c:	ed1f 0a3e 	vldr	s0, [pc, #-248]	; 8009d98 <MODE_exe_m3+0x39c>
 8009e90:	f002 fdd4 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 8009e94:	2003      	movs	r0, #3
 8009e96:	ed1f 0a40 	vldr	s0, [pc, #-256]	; 8009d98 <MODE_exe_m3+0x39c>
 8009e9a:	f002 fdcf 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
 8009e9e:	2104      	movs	r1, #4
 8009ea0:	2015      	movs	r0, #21
 8009ea2:	f7f8 fc61 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_FAST );							
 8009ea6:	2104      	movs	r1, #4
 8009ea8:	2016      	movs	r0, #22
 8009eaa:	f7f8 fc5d 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_FAST );							
 8009eae:	2104      	movs	r1, #4
 8009eb0:	2017      	movs	r0, #23
 8009eb2:	f7f8 fc59 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	f7f8 f886 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	2100      	movs	r1, #0
 8009ec0:	2000      	movs	r0, #0
 8009ec2:	f007 fcdf 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 8009ec6:	2001      	movs	r0, #1
 8009ec8:	f009 f832 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 8009ecc:	2201      	movs	r2, #1
 8009ece:	2100      	movs	r1, #0
 8009ed0:	2001      	movs	r0, #1
 8009ed2:	f008 f977 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 8009ed6:	1dfb      	adds	r3, r7, #7
 8009ed8:	9301      	str	r3, [sp, #4]
 8009eda:	2300      	movs	r3, #0
 8009edc:	9300      	str	r3, [sp, #0]
 8009ede:	2301      	movs	r3, #1
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	2100      	movs	r1, #0
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	f005 f84b 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 8009eea:	f005 faa1 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 8009eee:	f005 fc1b 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8009ef2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009ef6:	f00c faaf 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 8009efa:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009efe:	f7fb f843 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 8009f02:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009f06:	f00c faa7 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 8009f0a:	2002      	movs	r0, #2
 8009f0c:	f006 fbc2 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 8009f10:	2000      	movs	r0, #0
 8009f12:	f7fb f839 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 8009f16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009f1a:	f00c fa9d 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 8009f1e:	2002      	movs	r0, #2
 8009f20:	f002 f9de 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 8009f24:	f008 ffce 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8009f28:	2000      	movs	r0, #0
 8009f2a:	f7fb f82d 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 8009f2e:	f7fe fa35 	bl	800839c <Failsafe_flag_off>
			break;
 8009f32:	e06c      	b.n	800a00e <MODE_exe_m3+0x612>

		case MODE_6:
			SetLED(0x0e);
 8009f34:	200e      	movs	r0, #14
 8009f36:	f7f8 f847 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*5.0);
 8009f3a:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 8009f3e:	f002 fddf 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 8009f42:	2000      	movs	r0, #0
 8009f44:	ed1f 0a6c 	vldr	s0, [pc, #-432]	; 8009d98 <MODE_exe_m3+0x39c>
 8009f48:	f002 fd78 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 8009f4c:	2001      	movs	r0, #1
 8009f4e:	ed1f 0a6e 	vldr	s0, [pc, #-440]	; 8009d98 <MODE_exe_m3+0x39c>
 8009f52:	f002 fd73 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 8009f56:	2002      	movs	r0, #2
 8009f58:	ed1f 0a71 	vldr	s0, [pc, #-452]	; 8009d98 <MODE_exe_m3+0x39c>
 8009f5c:	f002 fd6e 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 8009f60:	2003      	movs	r0, #3
 8009f62:	ed1f 0a73 	vldr	s0, [pc, #-460]	; 8009d98 <MODE_exe_m3+0x39c>
 8009f66:	f002 fd69 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_NORMAL );							
 8009f6a:	2102      	movs	r1, #2
 8009f6c:	2015      	movs	r0, #21
 8009f6e:	f7f8 fbfb 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_NORMAL );							
 8009f72:	2102      	movs	r1, #2
 8009f74:	2016      	movs	r0, #22
 8009f76:	f7f8 fbf7 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
 8009f7a:	2102      	movs	r1, #2
 8009f7c:	2017      	movs	r0, #23
 8009f7e:	f7f8 fbf3 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 8009f82:	2000      	movs	r0, #0
 8009f84:	f7f8 f820 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 8009f88:	2200      	movs	r2, #0
 8009f8a:	2100      	movs	r1, #0
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	f007 fc79 	bl	8011884 <MAP_setPos>

			MAP_Goal_init();
 8009f92:	f007 fc65 	bl	8011860 <MAP_Goal_init>
			MAP_makeContourMap_dijkstra_modoki(GOAL_MAP_X_def,GOAL_MAP_Y_def, BEST_WAY);
 8009f96:	2201      	movs	r2, #1
 8009f98:	2100      	movs	r1, #0
 8009f9a:	2001      	movs	r0, #1
 8009f9c:	f00a fb2c 	bl	80145f8 <MAP_makeContourMap_dijkstra_modoki>
			MAP_Goalsize(1);
 8009fa0:	2001      	movs	r0, #1
 8009fa2:	f008 ffc5 	bl	8012f30 <MAP_Goalsize>
	
			MAP_makeCmdList_dijkstra_modoki(0, 0, NORTH, GOAL_MAP_X_def,GOAL_MAP_Y_def, &en_endDir2);		// 
 8009fa6:	1dfb      	adds	r3, r7, #7
 8009fa8:	9301      	str	r3, [sp, #4]
 8009faa:	2300      	movs	r3, #0
 8009fac:	9300      	str	r3, [sp, #0]
 8009fae:	2301      	movs	r3, #1
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	2100      	movs	r1, #0
 8009fb4:	2000      	movs	r0, #0
 8009fb6:	f007 f971 	bl	801129c <MAP_makeCmdList_dijkstra_modoki>
			MAP_makeSuraCmdList();													// 
 8009fba:	f005 fa39 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();
 8009fbe:	f005 fbb3 	bl	800f728 <MAP_makeSkewCmdList>

			LL_mDelay(500);
 8009fc2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009fc6:	f00c fa47 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 8009fca:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009fce:	f7fa ffdb 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 8009fd2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009fd6:	f00c fa3f 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 8009fda:	2002      	movs	r0, #2
 8009fdc:	f006 fb5a 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	f7fa ffd1 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 8009fe6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009fea:	f00c fa35 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 8009fee:	2002      	movs	r0, #2
 8009ff0:	f002 f976 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 8009ff4:	f008 ff66 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8009ff8:	2000      	movs	r0, #0
 8009ffa:	f7fa ffc5 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 8009ffe:	f7fe f9cd 	bl	800839c <Failsafe_flag_off>

			break;
 800a002:	e004      	b.n	800a00e <MODE_exe_m3+0x612>

		case MODE_7:
			SetLED(0x0e);
 800a004:	200e      	movs	r0, #14
 800a006:	f7f7 ffdf 	bl	8001fc8 <SetLED>
			//cant use
			break;
 800a00a:	e000      	b.n	800a00e <MODE_exe_m3+0x612>

		default:
			break;
 800a00c:	bf00      	nop
	}
}
 800a00e:	bf00      	nop
 800a010:	3710      	adds	r7, #16
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
 800a016:	bf00      	nop

0800a018 <MODE_exe_m4>:

void MODE_exe_m4( void )
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b086      	sub	sp, #24
 800a01c:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800a01e:	f04f 0200 	mov.w	r2, #0
 800a022:	f04f 0300 	mov.w	r3, #0
 800a026:	e9c7 2302 	strd	r2, r3, [r7, #8]
	Min_in = 0;
 800a02a:	4be3      	ldr	r3, [pc, #908]	; (800a3b8 <MODE_exe_m4+0x3a0>)
 800a02c:	2200      	movs	r2, #0
 800a02e:	701a      	strb	r2, [r3, #0]
	Sec_in = 0;
 800a030:	4be2      	ldr	r3, [pc, #904]	; (800a3bc <MODE_exe_m4+0x3a4>)
 800a032:	2200      	movs	r2, #0
 800a034:	701a      	strb	r2, [r3, #0]
	Msec_in = 0;
 800a036:	4be2      	ldr	r3, [pc, #904]	; (800a3c0 <MODE_exe_m4+0x3a8>)
 800a038:	2200      	movs	r2, #0
 800a03a:	801a      	strh	r2, [r3, #0]

	GYRO_SetRef();
 800a03c:	f7fe fc30 	bl	80088a0 <GYRO_SetRef>
	CTRL_clrData();
 800a040:	f7fb fbb2 	bl	80057a8 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800a044:	f7fb fc10 	bl	8005868 <CTRL_clrAngleErrSum>
	CTRL_clrNowData();
 800a048:	f7fb fc16 	bl	8005878 <CTRL_clrNowData>

	switch( en_Mode ){
 800a04c:	4bdd      	ldr	r3, [pc, #884]	; (800a3c4 <MODE_exe_m4+0x3ac>)
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	2b07      	cmp	r3, #7
 800a052:	f200 81a5 	bhi.w	800a3a0 <MODE_exe_m4+0x388>
 800a056:	a201      	add	r2, pc, #4	; (adr r2, 800a05c <MODE_exe_m4+0x44>)
 800a058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a05c:	0800a07d 	.word	0x0800a07d
 800a060:	0800a17d 	.word	0x0800a17d
 800a064:	0800a27d 	.word	0x0800a27d
 800a068:	0800a379 	.word	0x0800a379
 800a06c:	0800a381 	.word	0x0800a381
 800a070:	0800a389 	.word	0x0800a389
 800a074:	0800a391 	.word	0x0800a391
 800a078:	0800a399 	.word	0x0800a399

		case MODE_0:
			SetLED(0x0e);
 800a07c:	200e      	movs	r0, #14
 800a07e:	f7f7 ffa3 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 800a082:	ed9f 0ad1 	vldr	s0, [pc, #836]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a086:	f002 fd3b 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 800a08a:	2000      	movs	r0, #0
 800a08c:	ed9f 0ace 	vldr	s0, [pc, #824]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a090:	f002 fcd4 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 800a094:	2001      	movs	r0, #1
 800a096:	ed9f 0acc 	vldr	s0, [pc, #816]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a09a:	f002 fccf 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 800a09e:	2002      	movs	r0, #2
 800a0a0:	ed9f 0ac9 	vldr	s0, [pc, #804]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a0a4:	f002 fcca 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 800a0a8:	2003      	movs	r0, #3
 800a0aa:	ed9f 0ac7 	vldr	s0, [pc, #796]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a0ae:	f002 fcc5 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 800a0b2:	2101      	movs	r1, #1
 800a0b4:	2015      	movs	r0, #21
 800a0b6:	f7f8 fb57 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 800a0ba:	2101      	movs	r1, #1
 800a0bc:	2016      	movs	r0, #22
 800a0be:	f7f8 fb53 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 800a0c2:	2101      	movs	r1, #1
 800a0c4:	2017      	movs	r0, #23
 800a0c6:	f7f8 fb4f 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a0ca:	2000      	movs	r0, #0
 800a0cc:	f7f7 ff7c 	bl	8001fc8 <SetLED>
			LL_mDelay(100);
 800a0d0:	2064      	movs	r0, #100	; 0x64
 800a0d2:	f00c f9c1 	bl	8016458 <LL_mDelay>
			MAP_Goalsize(1);
 800a0d6:	2001      	movs	r0, #1
 800a0d8:	f008 ff2a 	bl	8012f30 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );						
 800a0dc:	2200      	movs	r2, #0
 800a0de:	2100      	movs	r1, #0
 800a0e0:	2000      	movs	r0, #0
 800a0e2:	f007 fbcf 	bl	8011884 <MAP_setPos>

			MAP_searchGoal(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	2100      	movs	r1, #0
 800a0ec:	2001      	movs	r0, #1
 800a0ee:	f009 ff6d 	bl	8013fcc <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a0f2:	f7f7 ffe7 	bl	80020c4 <SW_IsOn_1>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d006      	beq.n	800a10a <MODE_exe_m4+0xf2>
 800a0fc:	f7fe f95a 	bl	80083b4 <SYS_isOutOfCtrl>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d101      	bne.n	800a10a <MODE_exe_m4+0xf2>
			else{
				map_write();
 800a106:	f007 fb45 	bl	8011794 <map_write>
			}
			
			SetLED(0x0e);
 800a10a:	200e      	movs	r0, #14
 800a10c:	f7f7 ff5c 	bl	8001fc8 <SetLED>
			MAP_Goalsize(1);
 800a110:	2001      	movs	r0, #1
 800a112:	f008 ff0d 	bl	8012f30 <MAP_Goalsize>
			SetLED(0x00);
 800a116:	2000      	movs	r0, #0
 800a118:	f7f7 ff56 	bl	8001fc8 <SetLED>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SURA );
 800a11c:	2301      	movs	r3, #1
 800a11e:	2200      	movs	r2, #0
 800a120:	2100      	movs	r1, #0
 800a122:	2000      	movs	r0, #0
 800a124:	f009 ff52 	bl	8013fcc <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a128:	f7f7 ffcc 	bl	80020c4 <SW_IsOn_1>
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b01      	cmp	r3, #1
 800a130:	f000 8138 	beq.w	800a3a4 <MODE_exe_m4+0x38c>
 800a134:	f7fe f93e 	bl	80083b4 <SYS_isOutOfCtrl>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	f040 8132 	bne.w	800a3a4 <MODE_exe_m4+0x38c>
			else{
				map_write();
 800a140:	f007 fb28 	bl	8011794 <map_write>
				MAP_setPos( 0, 0, NORTH );								// 
 800a144:	2200      	movs	r2, #0
 800a146:	2100      	movs	r1, #0
 800a148:	2000      	movs	r0, #0
 800a14a:	f007 fb9b 	bl	8011884 <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a14e:	2201      	movs	r2, #1
 800a150:	2100      	movs	r1, #0
 800a152:	2001      	movs	r0, #1
 800a154:	f008 f836 	bl	80121c4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a158:	1dfb      	adds	r3, r7, #7
 800a15a:	9301      	str	r3, [sp, #4]
 800a15c:	2300      	movs	r3, #0
 800a15e:	9300      	str	r3, [sp, #0]
 800a160:	2301      	movs	r3, #1
 800a162:	2200      	movs	r2, #0
 800a164:	2100      	movs	r1, #0
 800a166:	2000      	movs	r0, #0
 800a168:	f004 ff0a 	bl	800ef80 <MAP_makeCmdList>
				MAP_makeSuraCmdList();													// ???
 800a16c:	f005 f960 	bl	800f430 <MAP_makeSuraCmdList>
				MAP_makeSkewCmdList();
 800a170:	f005 fada 	bl	800f728 <MAP_makeSkewCmdList>
				SetLED(0x00);
 800a174:	2000      	movs	r0, #0
 800a176:	f7f7 ff27 	bl	8001fc8 <SetLED>
			}
			break;
 800a17a:	e113      	b.n	800a3a4 <MODE_exe_m4+0x38c>

		case MODE_1:
			SetLED(0x0e);
 800a17c:	200e      	movs	r0, #14
 800a17e:	f7f7 ff23 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 800a182:	ed9f 0a91 	vldr	s0, [pc, #580]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a186:	f002 fcbb 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 800a18a:	2000      	movs	r0, #0
 800a18c:	ed9f 0a8e 	vldr	s0, [pc, #568]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a190:	f002 fc54 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 800a194:	2001      	movs	r0, #1
 800a196:	ed9f 0a8c 	vldr	s0, [pc, #560]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a19a:	f002 fc4f 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 800a19e:	2002      	movs	r0, #2
 800a1a0:	ed9f 0a89 	vldr	s0, [pc, #548]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a1a4:	f002 fc4a 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 800a1a8:	2003      	movs	r0, #3
 800a1aa:	ed9f 0a87 	vldr	s0, [pc, #540]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a1ae:	f002 fc45 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 800a1b2:	2101      	movs	r1, #1
 800a1b4:	2015      	movs	r0, #21
 800a1b6:	f7f8 fad7 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 800a1ba:	2101      	movs	r1, #1
 800a1bc:	2016      	movs	r0, #22
 800a1be:	f7f8 fad3 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 800a1c2:	2101      	movs	r1, #1
 800a1c4:	2017      	movs	r0, #23
 800a1c6:	f7f8 facf 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a1ca:	2000      	movs	r0, #0
 800a1cc:	f7f7 fefc 	bl	8001fc8 <SetLED>
			LL_mDelay(100);
 800a1d0:	2064      	movs	r0, #100	; 0x64
 800a1d2:	f00c f941 	bl	8016458 <LL_mDelay>
			MAP_Goalsize(1);
 800a1d6:	2001      	movs	r0, #1
 800a1d8:	f008 feaa 	bl	8012f30 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800a1dc:	2200      	movs	r2, #0
 800a1de:	2100      	movs	r1, #0
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	f007 fb4f 	bl	8011884 <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	2100      	movs	r1, #0
 800a1ec:	2001      	movs	r0, #1
 800a1ee:	f00a f845 	bl	801427c <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a1f2:	f7f7 ff67 	bl	80020c4 <SW_IsOn_1>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d006      	beq.n	800a20a <MODE_exe_m4+0x1f2>
 800a1fc:	f7fe f8da 	bl	80083b4 <SYS_isOutOfCtrl>
 800a200:	4603      	mov	r3, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <MODE_exe_m4+0x1f2>
			else{
				map_write();
 800a206:	f007 fac5 	bl	8011794 <map_write>
			}
			
			SetLED(0x0e);
 800a20a:	200e      	movs	r0, #14
 800a20c:	f7f7 fedc 	bl	8001fc8 <SetLED>
			MAP_Goalsize(1);
 800a210:	2001      	movs	r0, #1
 800a212:	f008 fe8d 	bl	8012f30 <MAP_Goalsize>
			SetLED(0x00);
 800a216:	2000      	movs	r0, #0
 800a218:	f7f7 fed6 	bl	8001fc8 <SetLED>

			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SURA );
 800a21c:	2301      	movs	r3, #1
 800a21e:	2200      	movs	r2, #0
 800a220:	2100      	movs	r1, #0
 800a222:	2000      	movs	r0, #0
 800a224:	f00a f82a 	bl	801427c <MAP_searchGoalKnown>
//			MAP_searchGoal( 0, 0, SEARCH, SEARCH_RETURN );

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a228:	f7f7 ff4c 	bl	80020c4 <SW_IsOn_1>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b01      	cmp	r3, #1
 800a230:	f000 80ba 	beq.w	800a3a8 <MODE_exe_m4+0x390>
 800a234:	f7fe f8be 	bl	80083b4 <SYS_isOutOfCtrl>
 800a238:	4603      	mov	r3, r0
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f040 80b4 	bne.w	800a3a8 <MODE_exe_m4+0x390>
			else{
				map_write();
 800a240:	f007 faa8 	bl	8011794 <map_write>
				MAP_setPos( 0, 0, NORTH );								// 
 800a244:	2200      	movs	r2, #0
 800a246:	2100      	movs	r1, #0
 800a248:	2000      	movs	r0, #0
 800a24a:	f007 fb1b 	bl	8011884 <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a24e:	2201      	movs	r2, #1
 800a250:	2100      	movs	r1, #0
 800a252:	2001      	movs	r0, #1
 800a254:	f007 ffb6 	bl	80121c4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a258:	1dfb      	adds	r3, r7, #7
 800a25a:	9301      	str	r3, [sp, #4]
 800a25c:	2300      	movs	r3, #0
 800a25e:	9300      	str	r3, [sp, #0]
 800a260:	2301      	movs	r3, #1
 800a262:	2200      	movs	r2, #0
 800a264:	2100      	movs	r1, #0
 800a266:	2000      	movs	r0, #0
 800a268:	f004 fe8a 	bl	800ef80 <MAP_makeCmdList>
				MAP_makeSuraCmdList();													// ???
 800a26c:	f005 f8e0 	bl	800f430 <MAP_makeSuraCmdList>
				MAP_makeSkewCmdList();
 800a270:	f005 fa5a 	bl	800f728 <MAP_makeSkewCmdList>
				SetLED(0x00);
 800a274:	2000      	movs	r0, #0
 800a276:	f7f7 fea7 	bl	8001fc8 <SetLED>
			}
			break;
 800a27a:	e095      	b.n	800a3a8 <MODE_exe_m4+0x390>

		case MODE_2:
			SetLED(0x0e);
 800a27c:	200e      	movs	r0, #14
 800a27e:	f7f7 fea3 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 800a282:	ed9f 0a51 	vldr	s0, [pc, #324]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a286:	f002 fc3b 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_90);							// ??
 800a28a:	2000      	movs	r0, #0
 800a28c:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a290:	f002 fbd4 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_45);
 800a294:	2001      	movs	r0, #1
 800a296:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a29a:	f002 fbcf 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_135);
 800a29e:	2002      	movs	r0, #2
 800a2a0:	ed9f 0a49 	vldr	s0, [pc, #292]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a2a4:	f002 fbca 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED , SLA_N90);							
 800a2a8:	2003      	movs	r0, #3
 800a2aa:	ed9f 0a47 	vldr	s0, [pc, #284]	; 800a3c8 <MODE_exe_m4+0x3b0>
 800a2ae:	f002 fbc5 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 800a2b2:	2101      	movs	r1, #1
 800a2b4:	2015      	movs	r0, #21
 800a2b6:	f7f8 fa57 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 800a2ba:	2101      	movs	r1, #1
 800a2bc:	2016      	movs	r0, #22
 800a2be:	f7f8 fa53 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 800a2c2:	2101      	movs	r1, #1
 800a2c4:	2017      	movs	r0, #23
 800a2c6:	f7f8 fa4f 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a2ca:	2000      	movs	r0, #0
 800a2cc:	f7f7 fe7c 	bl	8001fc8 <SetLED>
			LL_mDelay(100);
 800a2d0:	2064      	movs	r0, #100	; 0x64
 800a2d2:	f00c f8c1 	bl	8016458 <LL_mDelay>
//			PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );
			MAP_Goalsize(1);
 800a2d6:	2001      	movs	r0, #1
 800a2d8:	f008 fe2a 	bl	8012f30 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800a2dc:	2200      	movs	r2, #0
 800a2de:	2100      	movs	r1, #0
 800a2e0:	2000      	movs	r0, #0
 800a2e2:	f007 facf 	bl	8011884 <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	2001      	movs	r0, #1
 800a2ee:	f009 ffc5 	bl	801427c <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a2f2:	f7f7 fee7 	bl	80020c4 <SW_IsOn_1>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d006      	beq.n	800a30a <MODE_exe_m4+0x2f2>
 800a2fc:	f7fe f85a 	bl	80083b4 <SYS_isOutOfCtrl>
 800a300:	4603      	mov	r3, r0
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <MODE_exe_m4+0x2f2>
			else{
				map_write();
 800a306:	f007 fa45 	bl	8011794 <map_write>
			}
			
			SetLED(0x0e);
 800a30a:	200e      	movs	r0, #14
 800a30c:	f7f7 fe5c 	bl	8001fc8 <SetLED>
			MAP_Goalsize(1);
 800a310:	2001      	movs	r0, #1
 800a312:	f008 fe0d 	bl	8012f30 <MAP_Goalsize>
			SetLED(0x00);
 800a316:	2000      	movs	r0, #0
 800a318:	f7f7 fe56 	bl	8001fc8 <SetLED>

			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SURA );
 800a31c:	2301      	movs	r3, #1
 800a31e:	2200      	movs	r2, #0
 800a320:	2100      	movs	r1, #0
 800a322:	2000      	movs	r0, #0
 800a324:	f009 ffaa 	bl	801427c <MAP_searchGoalKnown>
//			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_RETURN );

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a328:	f7f7 fecc 	bl	80020c4 <SW_IsOn_1>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d03c      	beq.n	800a3ac <MODE_exe_m4+0x394>
 800a332:	f7fe f83f 	bl	80083b4 <SYS_isOutOfCtrl>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d137      	bne.n	800a3ac <MODE_exe_m4+0x394>
			else{
				map_write();
 800a33c:	f007 fa2a 	bl	8011794 <map_write>
				MAP_setPos( 0, 0, NORTH );								// 
 800a340:	2200      	movs	r2, #0
 800a342:	2100      	movs	r1, #0
 800a344:	2000      	movs	r0, #0
 800a346:	f007 fa9d 	bl	8011884 <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a34a:	2201      	movs	r2, #1
 800a34c:	2100      	movs	r1, #0
 800a34e:	2001      	movs	r0, #1
 800a350:	f007 ff38 	bl	80121c4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a354:	1dfb      	adds	r3, r7, #7
 800a356:	9301      	str	r3, [sp, #4]
 800a358:	2300      	movs	r3, #0
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	2301      	movs	r3, #1
 800a35e:	2200      	movs	r2, #0
 800a360:	2100      	movs	r1, #0
 800a362:	2000      	movs	r0, #0
 800a364:	f004 fe0c 	bl	800ef80 <MAP_makeCmdList>
				MAP_makeSuraCmdList();													// ???
 800a368:	f005 f862 	bl	800f430 <MAP_makeSuraCmdList>
				MAP_makeSkewCmdList();
 800a36c:	f005 f9dc 	bl	800f728 <MAP_makeSkewCmdList>
				SetLED(0x00);
 800a370:	2000      	movs	r0, #0
 800a372:	f7f7 fe29 	bl	8001fc8 <SetLED>
			}
			break;
 800a376:	e019      	b.n	800a3ac <MODE_exe_m4+0x394>

		case MODE_3:
			SetLED(0x0e);
 800a378:	200e      	movs	r0, #14
 800a37a:	f7f7 fe25 	bl	8001fc8 <SetLED>
			
			break;
 800a37e:	e016      	b.n	800a3ae <MODE_exe_m4+0x396>

		case MODE_4:
			SetLED(0x0e);
 800a380:	200e      	movs	r0, #14
 800a382:	f7f7 fe21 	bl	8001fc8 <SetLED>
			break;
 800a386:	e012      	b.n	800a3ae <MODE_exe_m4+0x396>

		case MODE_5:
			SetLED(0x0e);
 800a388:	200e      	movs	r0, #14
 800a38a:	f7f7 fe1d 	bl	8001fc8 <SetLED>
			break;
 800a38e:	e00e      	b.n	800a3ae <MODE_exe_m4+0x396>

		case MODE_6:
			SetLED(0x0e);
 800a390:	200e      	movs	r0, #14
 800a392:	f7f7 fe19 	bl	8001fc8 <SetLED>
			break;
 800a396:	e00a      	b.n	800a3ae <MODE_exe_m4+0x396>

		case MODE_7:
			SetLED(0x0e);
 800a398:	200e      	movs	r0, #14
 800a39a:	f7f7 fe15 	bl	8001fc8 <SetLED>
			//cant use
			break;
 800a39e:	e006      	b.n	800a3ae <MODE_exe_m4+0x396>

		default:
			break;
 800a3a0:	bf00      	nop
 800a3a2:	e004      	b.n	800a3ae <MODE_exe_m4+0x396>
			break;
 800a3a4:	bf00      	nop
 800a3a6:	e002      	b.n	800a3ae <MODE_exe_m4+0x396>
			break;
 800a3a8:	bf00      	nop
 800a3aa:	e000      	b.n	800a3ae <MODE_exe_m4+0x396>
			break;
 800a3ac:	bf00      	nop
	}
}
 800a3ae:	bf00      	nop
 800a3b0:	3710      	adds	r7, #16
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	2000042c 	.word	0x2000042c
 800a3bc:	20000838 	.word	0x20000838
 800a3c0:	20000c64 	.word	0x20000c64
 800a3c4:	2000b16c 	.word	0x2000b16c
 800a3c8:	3e99999a 	.word	0x3e99999a

0800a3cc <MODE_exe_m5>:

void MODE_exe_m5( void )
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b086      	sub	sp, #24
 800a3d0:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800a3d2:	f04f 0200 	mov.w	r2, #0
 800a3d6:	f04f 0300 	mov.w	r3, #0
 800a3da:	e9c7 2302 	strd	r2, r3, [r7, #8]

	printf("\r\n turn 45 \r\r");
 800a3de:	48c2      	ldr	r0, [pc, #776]	; (800a6e8 <MODE_exe_m5+0x31c>)
 800a3e0:	f00c ffaa 	bl	8017338 <iprintf>
	PARAM_makeSra( 0.6, 550.0f, 7.50f, SLA_45 );
 800a3e4:	2001      	movs	r0, #1
 800a3e6:	eeb1 1a0e 	vmov.f32	s2, #30	; 0x40f00000  7.5
 800a3ea:	eddf 0ac0 	vldr	s1, [pc, #768]	; 800a6ec <MODE_exe_m5+0x320>
 800a3ee:	ed9f 0ac9 	vldr	s0, [pc, #804]	; 800a714 <MODE_exe_m5+0x348>
 800a3f2:	f7f8 fa4d 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn 90 \r\r");		
 800a3f6:	48be      	ldr	r0, [pc, #760]	; (800a6f0 <MODE_exe_m5+0x324>)
 800a3f8:	f00c ff9e 	bl	8017338 <iprintf>
	PARAM_makeSra( 0.6, 900.0f, 10.00f, SLA_90 );	
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 800a402:	eddf 0abc 	vldr	s1, [pc, #752]	; 800a6f4 <MODE_exe_m5+0x328>
 800a406:	ed9f 0ac3 	vldr	s0, [pc, #780]	; 800a714 <MODE_exe_m5+0x348>
 800a40a:	f7f8 fa41 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn 135 \r\r");	
 800a40e:	48ba      	ldr	r0, [pc, #744]	; (800a6f8 <MODE_exe_m5+0x32c>)
 800a410:	f00c ff92 	bl	8017338 <iprintf>
	PARAM_makeSra( 0.6, 850.0f, 18.00f, SLA_135 );	
 800a414:	2002      	movs	r0, #2
 800a416:	eeb3 1a02 	vmov.f32	s2, #50	; 0x41900000  18.0
 800a41a:	eddf 0ab8 	vldr	s1, [pc, #736]	; 800a6fc <MODE_exe_m5+0x330>
 800a41e:	ed9f 0abd 	vldr	s0, [pc, #756]	; 800a714 <MODE_exe_m5+0x348>
 800a422:	f7f8 fa35 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn N90 \r\r");	
 800a426:	48b6      	ldr	r0, [pc, #728]	; (800a700 <MODE_exe_m5+0x334>)
 800a428:	f00c ff86 	bl	8017338 <iprintf>
	PARAM_makeSra( 0.6, 1500.0f, 14.00f, SLA_N90 );	
 800a42c:	2003      	movs	r0, #3
 800a42e:	eeb2 1a0c 	vmov.f32	s2, #44	; 0x41600000  14.0
 800a432:	eddf 0ab4 	vldr	s1, [pc, #720]	; 800a704 <MODE_exe_m5+0x338>
 800a436:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 800a714 <MODE_exe_m5+0x348>
 800a43a:	f7f8 fa29 	bl	8002890 <PARAM_makeSra>

	map_copy();
 800a43e:	f007 f9bd 	bl	80117bc <map_copy>

	GYRO_SetRef();
 800a442:	f7fe fa2d 	bl	80088a0 <GYRO_SetRef>
	CTRL_clrData();
 800a446:	f7fb f9af 	bl	80057a8 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800a44a:	f7fb fa0d 	bl	8005868 <CTRL_clrAngleErrSum>
	CTRL_clrNowData();
 800a44e:	f7fb fa13 	bl	8005878 <CTRL_clrNowData>

	switch( en_Mode ){
 800a452:	4bad      	ldr	r3, [pc, #692]	; (800a708 <MODE_exe_m5+0x33c>)
 800a454:	781b      	ldrb	r3, [r3, #0]
 800a456:	2b07      	cmp	r3, #7
 800a458:	f200 8300 	bhi.w	800aa5c <MODE_exe_m5+0x690>
 800a45c:	a201      	add	r2, pc, #4	; (adr r2, 800a464 <MODE_exe_m5+0x98>)
 800a45e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a462:	bf00      	nop
 800a464:	0800a485 	.word	0x0800a485
 800a468:	0800a551 	.word	0x0800a551
 800a46c:	0800a61d 	.word	0x0800a61d
 800a470:	0800a719 	.word	0x0800a719
 800a474:	0800a7ed 	.word	0x0800a7ed
 800a478:	0800a8b9 	.word	0x0800a8b9
 800a47c:	0800a985 	.word	0x0800a985
 800a480:	0800aa55 	.word	0x0800aa55

		case MODE_0:
			SetLED(0x0e);
 800a484:	200e      	movs	r0, #14
 800a486:	f7f7 fd9f 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 800a48a:	ed9f 0aa0 	vldr	s0, [pc, #640]	; 800a70c <MODE_exe_m5+0x340>
 800a48e:	f002 fb37 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_90);							// ??
 800a492:	2000      	movs	r0, #0
 800a494:	ed9f 0a9f 	vldr	s0, [pc, #636]	; 800a714 <MODE_exe_m5+0x348>
 800a498:	f002 fad0 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_45);
 800a49c:	2001      	movs	r0, #1
 800a49e:	ed9f 0a9d 	vldr	s0, [pc, #628]	; 800a714 <MODE_exe_m5+0x348>
 800a4a2:	f002 facb 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_135);
 800a4a6:	2002      	movs	r0, #2
 800a4a8:	ed9f 0a9a 	vldr	s0, [pc, #616]	; 800a714 <MODE_exe_m5+0x348>
 800a4ac:	f002 fac6 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_N90);							
 800a4b0:	2003      	movs	r0, #3
 800a4b2:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800a714 <MODE_exe_m5+0x348>
 800a4b6:	f002 fac1 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 800a4ba:	2101      	movs	r1, #1
 800a4bc:	2015      	movs	r0, #21
 800a4be:	f7f8 f953 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 800a4c2:	2101      	movs	r1, #1
 800a4c4:	2016      	movs	r0, #22
 800a4c6:	f7f8 f94f 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 800a4ca:	2101      	movs	r1, #1
 800a4cc:	2017      	movs	r0, #23
 800a4ce:	f7f8 f94b 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);	
 800a4d2:	2000      	movs	r0, #0
 800a4d4:	f7f7 fd78 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a4d8:	2200      	movs	r2, #0
 800a4da:	2100      	movs	r1, #0
 800a4dc:	2000      	movs	r0, #0
 800a4de:	f007 f9d1 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 800a4e2:	2001      	movs	r0, #1
 800a4e4:	f008 fd24 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	2100      	movs	r1, #0
 800a4ec:	2001      	movs	r0, #1
 800a4ee:	f007 fe69 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a4f2:	1dfb      	adds	r3, r7, #7
 800a4f4:	9301      	str	r3, [sp, #4]
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	9300      	str	r3, [sp, #0]
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	2100      	movs	r1, #0
 800a500:	2000      	movs	r0, #0
 800a502:	f004 fd3d 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 800a506:	f004 ff93 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 800a50a:	f005 f90d 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800a50e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a512:	f00b ffa1 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 800a516:	f44f 7016 	mov.w	r0, #600	; 0x258
 800a51a:	f7fa fd35 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);	
 800a51e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a522:	f00b ff99 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );												
 800a526:	2001      	movs	r0, #1
 800a528:	f006 f8b4 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 800a52c:	2000      	movs	r0, #0
 800a52e:	f7fa fd2b 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 800a532:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a536:	f00b ff8f 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 800a53a:	2002      	movs	r0, #2
 800a53c:	f001 fed0 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 800a540:	f008 fcc0 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800a544:	2000      	movs	r0, #0
 800a546:	f7fa fd1f 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 800a54a:	f7fd ff27 	bl	800839c <Failsafe_flag_off>
			break;
 800a54e:	e286      	b.n	800aa5e <MODE_exe_m5+0x692>

		case MODE_1:
			SetLED(0x0e);
 800a550:	200e      	movs	r0, #14
 800a552:	f7f7 fd39 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*5.0);
 800a556:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 800a55a:	f002 fad1 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_90);							// ??
 800a55e:	2000      	movs	r0, #0
 800a560:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 800a714 <MODE_exe_m5+0x348>
 800a564:	f002 fa6a 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_45);
 800a568:	2001      	movs	r0, #1
 800a56a:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 800a714 <MODE_exe_m5+0x348>
 800a56e:	f002 fa65 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_135);
 800a572:	2002      	movs	r0, #2
 800a574:	ed9f 0a67 	vldr	s0, [pc, #412]	; 800a714 <MODE_exe_m5+0x348>
 800a578:	f002 fa60 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_N90);							
 800a57c:	2003      	movs	r0, #3
 800a57e:	ed9f 0a65 	vldr	s0, [pc, #404]	; 800a714 <MODE_exe_m5+0x348>
 800a582:	f002 fa5b 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_NORMAL );							
 800a586:	2102      	movs	r1, #2
 800a588:	2015      	movs	r0, #21
 800a58a:	f7f8 f8ed 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_NORMAL );							
 800a58e:	2102      	movs	r1, #2
 800a590:	2016      	movs	r0, #22
 800a592:	f7f8 f8e9 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
 800a596:	2102      	movs	r1, #2
 800a598:	2017      	movs	r0, #23
 800a59a:	f7f8 f8e5 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a59e:	2000      	movs	r0, #0
 800a5a0:	f7f7 fd12 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	2000      	movs	r0, #0
 800a5aa:	f007 f96b 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 800a5ae:	2001      	movs	r0, #1
 800a5b0:	f008 fcbe 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	2100      	movs	r1, #0
 800a5b8:	2001      	movs	r0, #1
 800a5ba:	f007 fe03 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a5be:	1dfb      	adds	r3, r7, #7
 800a5c0:	9301      	str	r3, [sp, #4]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	2100      	movs	r1, #0
 800a5cc:	2000      	movs	r0, #0
 800a5ce:	f004 fcd7 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 800a5d2:	f004 ff2d 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 800a5d6:	f005 f8a7 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800a5da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a5de:	f00b ff3b 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 800a5e2:	f44f 7016 	mov.w	r0, #600	; 0x258
 800a5e6:	f7fa fccf 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800a5ea:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a5ee:	f00b ff33 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );
 800a5f2:	2001      	movs	r0, #1
 800a5f4:	f006 f84e 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 800a5f8:	2000      	movs	r0, #0
 800a5fa:	f7fa fcc5 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 800a5fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a602:	f00b ff29 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 800a606:	2002      	movs	r0, #2
 800a608:	f001 fe6a 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 800a60c:	f008 fc5a 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800a610:	2000      	movs	r0, #0
 800a612:	f7fa fcb9 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 800a616:	f7fd fec1 	bl	800839c <Failsafe_flag_off>
			break;
 800a61a:	e220      	b.n	800aa5e <MODE_exe_m5+0x692>

		case MODE_2:
			SetLED(0x0e);
 800a61c:	200e      	movs	r0, #14
 800a61e:	f7f7 fcd3 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*6.0);
 800a622:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 800a710 <MODE_exe_m5+0x344>
 800a626:	f002 fa6b 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_90);							// ??
 800a62a:	2000      	movs	r0, #0
 800a62c:	ed9f 0a39 	vldr	s0, [pc, #228]	; 800a714 <MODE_exe_m5+0x348>
 800a630:	f002 fa04 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_45);
 800a634:	2001      	movs	r0, #1
 800a636:	ed9f 0a37 	vldr	s0, [pc, #220]	; 800a714 <MODE_exe_m5+0x348>
 800a63a:	f002 f9ff 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_135);
 800a63e:	2002      	movs	r0, #2
 800a640:	ed9f 0a34 	vldr	s0, [pc, #208]	; 800a714 <MODE_exe_m5+0x348>
 800a644:	f002 f9fa 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_N90);							
 800a648:	2003      	movs	r0, #3
 800a64a:	ed9f 0a32 	vldr	s0, [pc, #200]	; 800a714 <MODE_exe_m5+0x348>
 800a64e:	f002 f9f5 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
 800a652:	2104      	movs	r1, #4
 800a654:	2015      	movs	r0, #21
 800a656:	f7f8 f887 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_FAST );							
 800a65a:	2104      	movs	r1, #4
 800a65c:	2016      	movs	r0, #22
 800a65e:	f7f8 f883 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_FAST );							
 800a662:	2104      	movs	r1, #4
 800a664:	2017      	movs	r0, #23
 800a666:	f7f8 f87f 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a66a:	2000      	movs	r0, #0
 800a66c:	f7f7 fcac 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a670:	2200      	movs	r2, #0
 800a672:	2100      	movs	r1, #0
 800a674:	2000      	movs	r0, #0
 800a676:	f007 f905 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 800a67a:	2001      	movs	r0, #1
 800a67c:	f008 fc58 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a680:	2201      	movs	r2, #1
 800a682:	2100      	movs	r1, #0
 800a684:	2001      	movs	r0, #1
 800a686:	f007 fd9d 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a68a:	1dfb      	adds	r3, r7, #7
 800a68c:	9301      	str	r3, [sp, #4]
 800a68e:	2300      	movs	r3, #0
 800a690:	9300      	str	r3, [sp, #0]
 800a692:	2301      	movs	r3, #1
 800a694:	2200      	movs	r2, #0
 800a696:	2100      	movs	r1, #0
 800a698:	2000      	movs	r0, #0
 800a69a:	f004 fc71 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 800a69e:	f004 fec7 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 800a6a2:	f005 f841 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800a6a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a6aa:	f00b fed5 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 800a6ae:	f44f 7016 	mov.w	r0, #600	; 0x258
 800a6b2:	f7fa fc69 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);												
 800a6b6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a6ba:	f00b fecd 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );
 800a6be:	2001      	movs	r0, #1
 800a6c0:	f005 ffe8 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 800a6c4:	2000      	movs	r0, #0
 800a6c6:	f7fa fc5f 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 800a6ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a6ce:	f00b fec3 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 800a6d2:	2002      	movs	r0, #2
 800a6d4:	f001 fe04 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 800a6d8:	f008 fbf4 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);			
 800a6dc:	2000      	movs	r0, #0
 800a6de:	f7fa fc53 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 800a6e2:	f7fd fe5b 	bl	800839c <Failsafe_flag_off>
			break;
 800a6e6:	e1ba      	b.n	800aa5e <MODE_exe_m5+0x692>
 800a6e8:	0801c4dc 	.word	0x0801c4dc
 800a6ec:	44098000 	.word	0x44098000
 800a6f0:	0801c4ec 	.word	0x0801c4ec
 800a6f4:	44610000 	.word	0x44610000
 800a6f8:	0801c4fc 	.word	0x0801c4fc
 800a6fc:	44548000 	.word	0x44548000
 800a700:	0801c4cc 	.word	0x0801c4cc
 800a704:	44bb8000 	.word	0x44bb8000
 800a708:	2000b16c 	.word	0x2000b16c
 800a70c:	3f99999a 	.word	0x3f99999a
 800a710:	3fe66666 	.word	0x3fe66666
 800a714:	3f19999a 	.word	0x3f19999a

		case MODE_3:
			SetLED(0x0e);
 800a718:	200e      	movs	r0, #14
 800a71a:	f7f7 fc55 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 800a71e:	ed1f 0a05 	vldr	s0, [pc, #-20]	; 800a70c <MODE_exe_m5+0x340>
 800a722:	f002 f9ed 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_90);							// ??
 800a726:	2000      	movs	r0, #0
 800a728:	ed1f 0a06 	vldr	s0, [pc, #-24]	; 800a714 <MODE_exe_m5+0x348>
 800a72c:	f002 f986 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_45);
 800a730:	2001      	movs	r0, #1
 800a732:	ed1f 0a08 	vldr	s0, [pc, #-32]	; 800a714 <MODE_exe_m5+0x348>
 800a736:	f002 f981 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_135);
 800a73a:	2002      	movs	r0, #2
 800a73c:	ed1f 0a0b 	vldr	s0, [pc, #-44]	; 800a714 <MODE_exe_m5+0x348>
 800a740:	f002 f97c 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_N90);								
 800a744:	2003      	movs	r0, #3
 800a746:	ed1f 0a0d 	vldr	s0, [pc, #-52]	; 800a714 <MODE_exe_m5+0x348>
 800a74a:	f002 f977 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 800a74e:	2101      	movs	r1, #1
 800a750:	2015      	movs	r0, #21
 800a752:	f7f8 f809 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 800a756:	2101      	movs	r1, #1
 800a758:	2016      	movs	r0, #22
 800a75a:	f7f8 f805 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 800a75e:	2101      	movs	r1, #1
 800a760:	2017      	movs	r0, #23
 800a762:	f7f8 f801 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a766:	2000      	movs	r0, #0
 800a768:	f7f7 fc2e 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a76c:	2200      	movs	r2, #0
 800a76e:	2100      	movs	r1, #0
 800a770:	2000      	movs	r0, #0
 800a772:	f007 f887 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 800a776:	2001      	movs	r0, #1
 800a778:	f008 fbda 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a77c:	2201      	movs	r2, #1
 800a77e:	2100      	movs	r1, #0
 800a780:	2001      	movs	r0, #1
 800a782:	f007 fd1f 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a786:	1dfb      	adds	r3, r7, #7
 800a788:	9301      	str	r3, [sp, #4]
 800a78a:	2300      	movs	r3, #0
 800a78c:	9300      	str	r3, [sp, #0]
 800a78e:	2301      	movs	r3, #1
 800a790:	2200      	movs	r2, #0
 800a792:	2100      	movs	r1, #0
 800a794:	2000      	movs	r0, #0
 800a796:	f004 fbf3 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 800a79a:	f004 fe49 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 800a79e:	f004 ffc3 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800a7a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a7a6:	f00b fe57 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 800a7aa:	f44f 7016 	mov.w	r0, #600	; 0x258
 800a7ae:	f7fa fbeb 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);			
 800a7b2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a7b6:	f00b fe4f 	bl	8016458 <LL_mDelay>

			log_flag_on();										
 800a7ba:	f7fe faa7 	bl	8008d0c <log_flag_on>
			MAP_drive( MAP_DRIVE_SKEW );
 800a7be:	2002      	movs	r0, #2
 800a7c0:	f005 ff68 	bl	8010694 <MAP_drive>
			log_flag_off();
 800a7c4:	f7fe faae 	bl	8008d24 <log_flag_off>
			Set_DutyTIM8(0);
 800a7c8:	2000      	movs	r0, #0
 800a7ca:	f7fa fbdd 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 800a7ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a7d2:	f00b fe41 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 800a7d6:	2002      	movs	r0, #2
 800a7d8:	f001 fd82 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 800a7dc:	f008 fb72 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800a7e0:	2000      	movs	r0, #0
 800a7e2:	f7fa fbd1 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 800a7e6:	f7fd fdd9 	bl	800839c <Failsafe_flag_off>
			break;
 800a7ea:	e138      	b.n	800aa5e <MODE_exe_m5+0x692>

		case MODE_4:
			SetLED(0x0e);
 800a7ec:	200e      	movs	r0, #14
 800a7ee:	f7f7 fbeb 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*5.0);
 800a7f2:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 800a7f6:	f002 f983 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_90);							// ??
 800a7fa:	2000      	movs	r0, #0
 800a7fc:	ed1f 0a3b 	vldr	s0, [pc, #-236]	; 800a714 <MODE_exe_m5+0x348>
 800a800:	f002 f91c 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_45);
 800a804:	2001      	movs	r0, #1
 800a806:	ed1f 0a3d 	vldr	s0, [pc, #-244]	; 800a714 <MODE_exe_m5+0x348>
 800a80a:	f002 f917 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_135);
 800a80e:	2002      	movs	r0, #2
 800a810:	ed1f 0a40 	vldr	s0, [pc, #-256]	; 800a714 <MODE_exe_m5+0x348>
 800a814:	f002 f912 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_N90);							
 800a818:	2003      	movs	r0, #3
 800a81a:	ed1f 0a42 	vldr	s0, [pc, #-264]	; 800a714 <MODE_exe_m5+0x348>
 800a81e:	f002 f90d 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_NORMAL );							
 800a822:	2102      	movs	r1, #2
 800a824:	2015      	movs	r0, #21
 800a826:	f7f7 ff9f 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_NORMAL );							
 800a82a:	2102      	movs	r1, #2
 800a82c:	2016      	movs	r0, #22
 800a82e:	f7f7 ff9b 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
 800a832:	2102      	movs	r1, #2
 800a834:	2017      	movs	r0, #23
 800a836:	f7f7 ff97 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a83a:	2000      	movs	r0, #0
 800a83c:	f7f7 fbc4 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a840:	2200      	movs	r2, #0
 800a842:	2100      	movs	r1, #0
 800a844:	2000      	movs	r0, #0
 800a846:	f007 f81d 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 800a84a:	2001      	movs	r0, #1
 800a84c:	f008 fb70 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a850:	2201      	movs	r2, #1
 800a852:	2100      	movs	r1, #0
 800a854:	2001      	movs	r0, #1
 800a856:	f007 fcb5 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a85a:	1dfb      	adds	r3, r7, #7
 800a85c:	9301      	str	r3, [sp, #4]
 800a85e:	2300      	movs	r3, #0
 800a860:	9300      	str	r3, [sp, #0]
 800a862:	2301      	movs	r3, #1
 800a864:	2200      	movs	r2, #0
 800a866:	2100      	movs	r1, #0
 800a868:	2000      	movs	r0, #0
 800a86a:	f004 fb89 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 800a86e:	f004 fddf 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 800a872:	f004 ff59 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800a876:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a87a:	f00b fded 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 800a87e:	f44f 7016 	mov.w	r0, #600	; 0x258
 800a882:	f7fa fb81 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800a886:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a88a:	f00b fde5 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800a88e:	2002      	movs	r0, #2
 800a890:	f005 ff00 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 800a894:	2000      	movs	r0, #0
 800a896:	f7fa fb77 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 800a89a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a89e:	f00b fddb 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 800a8a2:	2002      	movs	r0, #2
 800a8a4:	f001 fd1c 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 800a8a8:	f008 fb0c 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	f7fa fb6b 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 800a8b2:	f7fd fd73 	bl	800839c <Failsafe_flag_off>
			break;
 800a8b6:	e0d2      	b.n	800aa5e <MODE_exe_m5+0x692>

		case MODE_5:
			SetLED(0x0e);
 800a8b8:	200e      	movs	r0, #14
 800a8ba:	f7f7 fb85 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*6.0);
 800a8be:	ed1f 0a6c 	vldr	s0, [pc, #-432]	; 800a710 <MODE_exe_m5+0x344>
 800a8c2:	f002 f91d 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_90);							// ??
 800a8c6:	2000      	movs	r0, #0
 800a8c8:	ed1f 0a6e 	vldr	s0, [pc, #-440]	; 800a714 <MODE_exe_m5+0x348>
 800a8cc:	f002 f8b6 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_45);
 800a8d0:	2001      	movs	r0, #1
 800a8d2:	ed1f 0a70 	vldr	s0, [pc, #-448]	; 800a714 <MODE_exe_m5+0x348>
 800a8d6:	f002 f8b1 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_135);
 800a8da:	2002      	movs	r0, #2
 800a8dc:	ed1f 0a73 	vldr	s0, [pc, #-460]	; 800a714 <MODE_exe_m5+0x348>
 800a8e0:	f002 f8ac 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_N90);							
 800a8e4:	2003      	movs	r0, #3
 800a8e6:	ed1f 0a75 	vldr	s0, [pc, #-468]	; 800a714 <MODE_exe_m5+0x348>
 800a8ea:	f002 f8a7 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
 800a8ee:	2104      	movs	r1, #4
 800a8f0:	2015      	movs	r0, #21
 800a8f2:	f7f7 ff39 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_FAST );							
 800a8f6:	2104      	movs	r1, #4
 800a8f8:	2016      	movs	r0, #22
 800a8fa:	f7f7 ff35 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_FAST );							
 800a8fe:	2104      	movs	r1, #4
 800a900:	2017      	movs	r0, #23
 800a902:	f7f7 ff31 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a906:	2000      	movs	r0, #0
 800a908:	f7f7 fb5e 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a90c:	2200      	movs	r2, #0
 800a90e:	2100      	movs	r1, #0
 800a910:	2000      	movs	r0, #0
 800a912:	f006 ffb7 	bl	8011884 <MAP_setPos>
			MAP_Goalsize(1);
 800a916:	2001      	movs	r0, #1
 800a918:	f008 fb0a 	bl	8012f30 <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ?
 800a91c:	2201      	movs	r2, #1
 800a91e:	2100      	movs	r1, #0
 800a920:	2001      	movs	r0, #1
 800a922:	f007 fc4f 	bl	80121c4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir2 );		// ??
 800a926:	1dfb      	adds	r3, r7, #7
 800a928:	9301      	str	r3, [sp, #4]
 800a92a:	2300      	movs	r3, #0
 800a92c:	9300      	str	r3, [sp, #0]
 800a92e:	2301      	movs	r3, #1
 800a930:	2200      	movs	r2, #0
 800a932:	2100      	movs	r1, #0
 800a934:	2000      	movs	r0, #0
 800a936:	f004 fb23 	bl	800ef80 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ???
 800a93a:	f004 fd79 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													
 800a93e:	f004 fef3 	bl	800f728 <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800a942:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a946:	f00b fd87 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 800a94a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800a94e:	f7fa fb1b 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800a952:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a956:	f00b fd7f 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800a95a:	2002      	movs	r0, #2
 800a95c:	f005 fe9a 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 800a960:	2000      	movs	r0, #0
 800a962:	f7fa fb11 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 800a966:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a96a:	f00b fd75 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 800a96e:	2002      	movs	r0, #2
 800a970:	f001 fcb6 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 800a974:	f008 faa6 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800a978:	2000      	movs	r0, #0
 800a97a:	f7fa fb05 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 800a97e:	f7fd fd0d 	bl	800839c <Failsafe_flag_off>
			break;
 800a982:	e06c      	b.n	800aa5e <MODE_exe_m5+0x692>

		case MODE_6:
			SetLED(0x0e);
 800a984:	200e      	movs	r0, #14
 800a986:	f7f7 fb1f 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*6.0);
 800a98a:	ed1f 0a9f 	vldr	s0, [pc, #-636]	; 800a710 <MODE_exe_m5+0x344>
 800a98e:	f002 f8b7 	bl	800cb00 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_90);							// ??
 800a992:	2000      	movs	r0, #0
 800a994:	ed1f 0aa1 	vldr	s0, [pc, #-644]	; 800a714 <MODE_exe_m5+0x348>
 800a998:	f002 f850 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_45);
 800a99c:	2001      	movs	r0, #1
 800a99e:	ed1f 0aa3 	vldr	s0, [pc, #-652]	; 800a714 <MODE_exe_m5+0x348>
 800a9a2:	f002 f84b 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_135);
 800a9a6:	2002      	movs	r0, #2
 800a9a8:	ed1f 0aa6 	vldr	s0, [pc, #-664]	; 800a714 <MODE_exe_m5+0x348>
 800a9ac:	f002 f846 	bl	800ca3c <MOT_setSuraStaSpeed>
			MOT_setSuraStaSpeed( 0.6 , SLA_N90);							
 800a9b0:	2003      	movs	r0, #3
 800a9b2:	ed1f 0aa8 	vldr	s0, [pc, #-672]	; 800a714 <MODE_exe_m5+0x348>
 800a9b6:	f002 f841 	bl	800ca3c <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
 800a9ba:	2104      	movs	r1, #4
 800a9bc:	2015      	movs	r0, #21
 800a9be:	f7f7 fed3 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_FAST );							
 800a9c2:	2104      	movs	r1, #4
 800a9c4:	2016      	movs	r0, #22
 800a9c6:	f7f7 fecf 	bl	8002768 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_FAST );							
 800a9ca:	2104      	movs	r1, #4
 800a9cc:	2017      	movs	r0, #23
 800a9ce:	f7f7 fecb 	bl	8002768 <PARAM_setSpeedType>
			SetLED(0x00);
 800a9d2:	2000      	movs	r0, #0
 800a9d4:	f7f7 faf8 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a9d8:	2200      	movs	r2, #0
 800a9da:	2100      	movs	r1, #0
 800a9dc:	2000      	movs	r0, #0
 800a9de:	f006 ff51 	bl	8011884 <MAP_setPos>

			MAP_Goal_init();
 800a9e2:	f006 ff3d 	bl	8011860 <MAP_Goal_init>
			MAP_makeContourMap_dijkstra_modoki(GOAL_MAP_X_def,GOAL_MAP_Y_def, BEST_WAY);
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	2001      	movs	r0, #1
 800a9ec:	f009 fe04 	bl	80145f8 <MAP_makeContourMap_dijkstra_modoki>
			MAP_Goalsize(1);
 800a9f0:	2001      	movs	r0, #1
 800a9f2:	f008 fa9d 	bl	8012f30 <MAP_Goalsize>
	
			MAP_makeCmdList_dijkstra_modoki(0, 0, NORTH, GOAL_MAP_X_def,GOAL_MAP_Y_def, &en_endDir2);		// 
 800a9f6:	1dfb      	adds	r3, r7, #7
 800a9f8:	9301      	str	r3, [sp, #4]
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	9300      	str	r3, [sp, #0]
 800a9fe:	2301      	movs	r3, #1
 800aa00:	2200      	movs	r2, #0
 800aa02:	2100      	movs	r1, #0
 800aa04:	2000      	movs	r0, #0
 800aa06:	f006 fc49 	bl	801129c <MAP_makeCmdList_dijkstra_modoki>
			MAP_makeSuraCmdList();													// 
 800aa0a:	f004 fd11 	bl	800f430 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();
 800aa0e:	f004 fe8b 	bl	800f728 <MAP_makeSkewCmdList>

			LL_mDelay(500);
 800aa12:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800aa16:	f00b fd1f 	bl	8016458 <LL_mDelay>
			Set_DutyTIM8(600);
 800aa1a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800aa1e:	f7fa fab3 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800aa22:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800aa26:	f00b fd17 	bl	8016458 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800aa2a:	2002      	movs	r0, #2
 800aa2c:	f005 fe32 	bl	8010694 <MAP_drive>
			Set_DutyTIM8(0);
 800aa30:	2000      	movs	r0, #0
 800aa32:	f7fa faa9 	bl	8004f88 <Set_DutyTIM8>
			LL_mDelay(500);
 800aa36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800aa3a:	f00b fd0d 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);
 800aa3e:	2002      	movs	r0, #2
 800aa40:	f001 fc4e 	bl	800c2e0 <MOT_turn>
			MAP_actGoalLED();
 800aa44:	f008 fa3e 	bl	8012ec4 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800aa48:	2000      	movs	r0, #0
 800aa4a:	f7fa fa9d 	bl	8004f88 <Set_DutyTIM8>
			Failsafe_flag_off();
 800aa4e:	f7fd fca5 	bl	800839c <Failsafe_flag_off>
			break;
 800aa52:	e004      	b.n	800aa5e <MODE_exe_m5+0x692>

		case MODE_7:
			SetLED(0x0e);
 800aa54:	200e      	movs	r0, #14
 800aa56:	f7f7 fab7 	bl	8001fc8 <SetLED>
			//cant use
			break;
 800aa5a:	e000      	b.n	800aa5e <MODE_exe_m5+0x692>

		default:
			break;
 800aa5c:	bf00      	nop
	}
	printf("\r\n turn 45 \r\r");
 800aa5e:	481a      	ldr	r0, [pc, #104]	; (800aac8 <MODE_exe_m5+0x6fc>)
 800aa60:	f00c fc6a 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f, SLA_45 );
 800aa64:	2001      	movs	r0, #1
 800aa66:	eeb0 1a04 	vmov.f32	s2, #4	; 0x40200000  2.5
 800aa6a:	eddf 0a18 	vldr	s1, [pc, #96]	; 800aacc <MODE_exe_m5+0x700>
 800aa6e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800aad0 <MODE_exe_m5+0x704>
 800aa72:	f7f7 ff0d 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn 90 \r\r");		
 800aa76:	4817      	ldr	r0, [pc, #92]	; (800aad4 <MODE_exe_m5+0x708>)
 800aa78:	f00c fc5e 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 3.50f, SLA_90 );	
 800aa7c:	2000      	movs	r0, #0
 800aa7e:	eeb0 1a0c 	vmov.f32	s2, #12	; 0x40600000  3.5
 800aa82:	eddf 0a15 	vldr	s1, [pc, #84]	; 800aad8 <MODE_exe_m5+0x70c>
 800aa86:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800aad0 <MODE_exe_m5+0x704>
 800aa8a:	f7f7 ff01 	bl	8002890 <PARAM_makeSra>
//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );
	printf("\r\n turn 135 \r\r");	
 800aa8e:	4813      	ldr	r0, [pc, #76]	; (800aadc <MODE_exe_m5+0x710>)
 800aa90:	f00c fc52 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f, SLA_135 );	
 800aa94:	2002      	movs	r0, #2
 800aa96:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 800aa9a:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800aad8 <MODE_exe_m5+0x70c>
 800aa9e:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800aad0 <MODE_exe_m5+0x704>
 800aaa2:	f7f7 fef5 	bl	8002890 <PARAM_makeSra>
	printf("\r\n turn N90 \r\r");	
 800aaa6:	480e      	ldr	r0, [pc, #56]	; (800aae0 <MODE_exe_m5+0x714>)
 800aaa8:	f00c fc46 	bl	8017338 <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 4.00f, SLA_N90 );	
 800aaac:	2003      	movs	r0, #3
 800aaae:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 800aab2:	eddf 0a0c 	vldr	s1, [pc, #48]	; 800aae4 <MODE_exe_m5+0x718>
 800aab6:	ed9f 0a06 	vldr	s0, [pc, #24]	; 800aad0 <MODE_exe_m5+0x704>
 800aaba:	f7f7 fee9 	bl	8002890 <PARAM_makeSra>
}
 800aabe:	bf00      	nop
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	bf00      	nop
 800aac8:	0801c4dc 	.word	0x0801c4dc
 800aacc:	42c80000 	.word	0x42c80000
 800aad0:	3e99999a 	.word	0x3e99999a
 800aad4:	0801c4ec 	.word	0x0801c4ec
 800aad8:	43480000 	.word	0x43480000
 800aadc:	0801c4fc 	.word	0x0801c4fc
 800aae0:	0801c4cc 	.word	0x0801c4cc
 800aae4:	43960000 	.word	0x43960000

0800aae8 <MODE_exe>:


void MODE_exe( void )
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	af00      	add	r7, sp, #0
//	uint16_t *read;
	enMAP_HEAD_DIR		en_endDir;

	now_mode = mode_1;
 800aaec:	4bc1      	ldr	r3, [pc, #772]	; (800adf4 <MODE_exe+0x30c>)
 800aaee:	2201      	movs	r2, #1
 800aaf0:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	LL_mDelay(300);
 800aaf2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800aaf6:	f00b fcaf 	bl	8016458 <LL_mDelay>
	GYRO_SetRef();
 800aafa:	f7fd fed1 	bl	80088a0 <GYRO_SetRef>
	ENC_setref();
 800aafe:	f7fd fe2f 	bl	8008760 <ENC_setref>
	Failsafe_flag_off();
 800ab02:	f7fd fc4b 	bl	800839c <Failsafe_flag_off>
//	log_flag_on();	

	switch( en_Mode ){
 800ab06:	4bbc      	ldr	r3, [pc, #752]	; (800adf8 <MODE_exe+0x310>)
 800ab08:	781b      	ldrb	r3, [r3, #0]
 800ab0a:	2b07      	cmp	r3, #7
 800ab0c:	f200 81a0 	bhi.w	800ae50 <MODE_exe+0x368>
 800ab10:	a201      	add	r2, pc, #4	; (adr r2, 800ab18 <MODE_exe+0x30>)
 800ab12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab16:	bf00      	nop
 800ab18:	0800ab39 	.word	0x0800ab39
 800ab1c:	0800abb5 	.word	0x0800abb5
 800ab20:	0800ac31 	.word	0x0800ac31
 800ab24:	0800acad 	.word	0x0800acad
 800ab28:	0800ad29 	.word	0x0800ad29
 800ab2c:	0800adb1 	.word	0x0800adb1
 800ab30:	0800ae41 	.word	0x0800ae41
 800ab34:	0800ae49 	.word	0x0800ae49

		case MODE_0://tune	
			SetLED(0x0e);
 800ab38:	200e      	movs	r0, #14
 800ab3a:	f7f7 fa45 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 800ab3e:	4bae      	ldr	r3, [pc, #696]	; (800adf8 <MODE_exe+0x310>)
 800ab40:	2200      	movs	r2, #0
 800ab42:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800ab44:	2064      	movs	r0, #100	; 0x64
 800ab46:	f00b fc87 	bl	8016458 <LL_mDelay>
			SetLED(0x00);
 800ab4a:	2000      	movs	r0, #0
 800ab4c:	f7f7 fa3c 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 800ab50:	4ba8      	ldr	r3, [pc, #672]	; (800adf4 <MODE_exe+0x30c>)
 800ab52:	2210      	movs	r2, #16
 800ab54:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800ab56:	f7f7 fab5 	bl	80020c4 <SW_IsOn_1>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b01      	cmp	r3, #1
 800ab5e:	d004      	beq.n	800ab6a <MODE_exe+0x82>
 800ab60:	f7fe fa8e 	bl	8009080 <CountUP_mode>
 800ab64:	4603      	mov	r3, r0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d008      	beq.n	800ab7c <MODE_exe+0x94>
					MODE_inc();								
 800ab6a:	f7fe fa15 	bl	8008f98 <MODE_inc>
					LL_mDelay(200);			
 800ab6e:	20c8      	movs	r0, #200	; 0xc8
 800ab70:	f00b fc72 	bl	8016458 <LL_mDelay>
					printf("mode selecting_0\r\n");
 800ab74:	48a1      	ldr	r0, [pc, #644]	; (800adfc <MODE_exe+0x314>)
 800ab76:	f00c fc4d 	bl	8017414 <puts>
 800ab7a:	e01a      	b.n	800abb2 <MODE_exe+0xca>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800ab7c:	f7f7 fa96 	bl	80020ac <SW_IsOn_0>
 800ab80:	4603      	mov	r3, r0
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d004      	beq.n	800ab90 <MODE_exe+0xa8>
 800ab86:	f000 f9c2 	bl	800af0e <MODE_CheckExe>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d0e2      	beq.n	800ab56 <MODE_exe+0x6e>
					MODE_exe_m0();								
 800ab90:	f7fe fa92 	bl	80090b8 <MODE_exe_m0>
					LL_mDelay(200);				
 800ab94:	20c8      	movs	r0, #200	; 0xc8
 800ab96:	f00b fc5f 	bl	8016458 <LL_mDelay>
					if (en_Mode == MODE_7){
 800ab9a:	4b97      	ldr	r3, [pc, #604]	; (800adf8 <MODE_exe+0x310>)
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	2b07      	cmp	r3, #7
 800aba0:	d1d9      	bne.n	800ab56 <MODE_exe+0x6e>
						now_mode = mode_1;
 800aba2:	4b94      	ldr	r3, [pc, #592]	; (800adf4 <MODE_exe+0x30c>)
 800aba4:	2201      	movs	r2, #1
 800aba6:	701a      	strb	r2, [r3, #0]
						break;
 800aba8:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_0;
 800abaa:	4b93      	ldr	r3, [pc, #588]	; (800adf8 <MODE_exe+0x310>)
 800abac:	2200      	movs	r2, #0
 800abae:	701a      	strb	r2, [r3, #0]
			break;
 800abb0:	e14f      	b.n	800ae52 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800abb2:	e7d0      	b.n	800ab56 <MODE_exe+0x6e>

		case MODE_1://flash
			SetLED(0x0e);
 800abb4:	200e      	movs	r0, #14
 800abb6:	f7f7 fa07 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 800abba:	4b8f      	ldr	r3, [pc, #572]	; (800adf8 <MODE_exe+0x310>)
 800abbc:	2200      	movs	r2, #0
 800abbe:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800abc0:	2064      	movs	r0, #100	; 0x64
 800abc2:	f00b fc49 	bl	8016458 <LL_mDelay>
			SetLED(0x00);
 800abc6:	2000      	movs	r0, #0
 800abc8:	f7f7 f9fe 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 800abcc:	4b89      	ldr	r3, [pc, #548]	; (800adf4 <MODE_exe+0x30c>)
 800abce:	2210      	movs	r2, #16
 800abd0:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800abd2:	f7f7 fa77 	bl	80020c4 <SW_IsOn_1>
 800abd6:	4603      	mov	r3, r0
 800abd8:	2b01      	cmp	r3, #1
 800abda:	d004      	beq.n	800abe6 <MODE_exe+0xfe>
 800abdc:	f7fe fa50 	bl	8009080 <CountUP_mode>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d008      	beq.n	800abf8 <MODE_exe+0x110>
					MODE_inc();								
 800abe6:	f7fe f9d7 	bl	8008f98 <MODE_inc>
					LL_mDelay(200);			
 800abea:	20c8      	movs	r0, #200	; 0xc8
 800abec:	f00b fc34 	bl	8016458 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800abf0:	4883      	ldr	r0, [pc, #524]	; (800ae00 <MODE_exe+0x318>)
 800abf2:	f00c fc0f 	bl	8017414 <puts>
 800abf6:	e01a      	b.n	800ac2e <MODE_exe+0x146>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800abf8:	f7f7 fa58 	bl	80020ac <SW_IsOn_0>
 800abfc:	4603      	mov	r3, r0
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d004      	beq.n	800ac0c <MODE_exe+0x124>
 800ac02:	f000 f984 	bl	800af0e <MODE_CheckExe>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d0e2      	beq.n	800abd2 <MODE_exe+0xea>
					MODE_exe_m1();								
 800ac0c:	f7fe fca4 	bl	8009558 <MODE_exe_m1>
					LL_mDelay(200);				
 800ac10:	20c8      	movs	r0, #200	; 0xc8
 800ac12:	f00b fc21 	bl	8016458 <LL_mDelay>
					if (en_Mode == MODE_7){
 800ac16:	4b78      	ldr	r3, [pc, #480]	; (800adf8 <MODE_exe+0x310>)
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	2b07      	cmp	r3, #7
 800ac1c:	d1d9      	bne.n	800abd2 <MODE_exe+0xea>
						now_mode = mode_1;
 800ac1e:	4b75      	ldr	r3, [pc, #468]	; (800adf4 <MODE_exe+0x30c>)
 800ac20:	2201      	movs	r2, #1
 800ac22:	701a      	strb	r2, [r3, #0]
						break;
 800ac24:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_1;
 800ac26:	4b74      	ldr	r3, [pc, #464]	; (800adf8 <MODE_exe+0x310>)
 800ac28:	2201      	movs	r2, #1
 800ac2a:	701a      	strb	r2, [r3, #0]
			break;
 800ac2c:	e111      	b.n	800ae52 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800ac2e:	e7d0      	b.n	800abd2 <MODE_exe+0xea>

		case MODE_2://search wall hit
			SetLED(0x0e);
 800ac30:	200e      	movs	r0, #14
 800ac32:	f7f7 f9c9 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 800ac36:	4b70      	ldr	r3, [pc, #448]	; (800adf8 <MODE_exe+0x310>)
 800ac38:	2200      	movs	r2, #0
 800ac3a:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800ac3c:	2064      	movs	r0, #100	; 0x64
 800ac3e:	f00b fc0b 	bl	8016458 <LL_mDelay>
			SetLED(0x00);
 800ac42:	2000      	movs	r0, #0
 800ac44:	f7f7 f9c0 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 800ac48:	4b6a      	ldr	r3, [pc, #424]	; (800adf4 <MODE_exe+0x30c>)
 800ac4a:	2210      	movs	r2, #16
 800ac4c:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800ac4e:	f7f7 fa39 	bl	80020c4 <SW_IsOn_1>
 800ac52:	4603      	mov	r3, r0
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d004      	beq.n	800ac62 <MODE_exe+0x17a>
 800ac58:	f7fe fa12 	bl	8009080 <CountUP_mode>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d008      	beq.n	800ac74 <MODE_exe+0x18c>
					MODE_inc();								
 800ac62:	f7fe f999 	bl	8008f98 <MODE_inc>
					LL_mDelay(200);			
 800ac66:	20c8      	movs	r0, #200	; 0xc8
 800ac68:	f00b fbf6 	bl	8016458 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800ac6c:	4864      	ldr	r0, [pc, #400]	; (800ae00 <MODE_exe+0x318>)
 800ac6e:	f00c fbd1 	bl	8017414 <puts>
 800ac72:	e01a      	b.n	800acaa <MODE_exe+0x1c2>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800ac74:	f7f7 fa1a 	bl	80020ac <SW_IsOn_0>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b01      	cmp	r3, #1
 800ac7c:	d004      	beq.n	800ac88 <MODE_exe+0x1a0>
 800ac7e:	f000 f946 	bl	800af0e <MODE_CheckExe>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d0e2      	beq.n	800ac4e <MODE_exe+0x166>
					MODE_exe_m2();								
 800ac88:	f7fe fcda 	bl	8009640 <MODE_exe_m2>
					LL_mDelay(200);				
 800ac8c:	20c8      	movs	r0, #200	; 0xc8
 800ac8e:	f00b fbe3 	bl	8016458 <LL_mDelay>
					if (en_Mode == MODE_7){
 800ac92:	4b59      	ldr	r3, [pc, #356]	; (800adf8 <MODE_exe+0x310>)
 800ac94:	781b      	ldrb	r3, [r3, #0]
 800ac96:	2b07      	cmp	r3, #7
 800ac98:	d1d9      	bne.n	800ac4e <MODE_exe+0x166>
						now_mode = mode_1;
 800ac9a:	4b56      	ldr	r3, [pc, #344]	; (800adf4 <MODE_exe+0x30c>)
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	701a      	strb	r2, [r3, #0]
						break;
 800aca0:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_2;
 800aca2:	4b55      	ldr	r3, [pc, #340]	; (800adf8 <MODE_exe+0x310>)
 800aca4:	2202      	movs	r2, #2
 800aca6:	701a      	strb	r2, [r3, #0]
			break;
 800aca8:	e0d3      	b.n	800ae52 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800acaa:	e7d0      	b.n	800ac4e <MODE_exe+0x166>

		case MODE_3://drive
			SetLED(0x0e);
 800acac:	200e      	movs	r0, #14
 800acae:	f7f7 f98b 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 800acb2:	4b51      	ldr	r3, [pc, #324]	; (800adf8 <MODE_exe+0x310>)
 800acb4:	2200      	movs	r2, #0
 800acb6:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800acb8:	2064      	movs	r0, #100	; 0x64
 800acba:	f00b fbcd 	bl	8016458 <LL_mDelay>
			SetLED(0x00);
 800acbe:	2000      	movs	r0, #0
 800acc0:	f7f7 f982 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 800acc4:	4b4b      	ldr	r3, [pc, #300]	; (800adf4 <MODE_exe+0x30c>)
 800acc6:	2210      	movs	r2, #16
 800acc8:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800acca:	f7f7 f9fb 	bl	80020c4 <SW_IsOn_1>
 800acce:	4603      	mov	r3, r0
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d004      	beq.n	800acde <MODE_exe+0x1f6>
 800acd4:	f7fe f9d4 	bl	8009080 <CountUP_mode>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d008      	beq.n	800acf0 <MODE_exe+0x208>
					MODE_inc();								
 800acde:	f7fe f95b 	bl	8008f98 <MODE_inc>
					LL_mDelay(200);			
 800ace2:	20c8      	movs	r0, #200	; 0xc8
 800ace4:	f00b fbb8 	bl	8016458 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800ace8:	4845      	ldr	r0, [pc, #276]	; (800ae00 <MODE_exe+0x318>)
 800acea:	f00c fb93 	bl	8017414 <puts>
 800acee:	e01a      	b.n	800ad26 <MODE_exe+0x23e>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800acf0:	f7f7 f9dc 	bl	80020ac <SW_IsOn_0>
 800acf4:	4603      	mov	r3, r0
 800acf6:	2b01      	cmp	r3, #1
 800acf8:	d004      	beq.n	800ad04 <MODE_exe+0x21c>
 800acfa:	f000 f908 	bl	800af0e <MODE_CheckExe>
 800acfe:	4603      	mov	r3, r0
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d0e2      	beq.n	800acca <MODE_exe+0x1e2>
					MODE_exe_m3();								
 800ad04:	f7fe fe7a 	bl	80099fc <MODE_exe_m3>
					LL_mDelay(200);				
 800ad08:	20c8      	movs	r0, #200	; 0xc8
 800ad0a:	f00b fba5 	bl	8016458 <LL_mDelay>
					if (en_Mode == MODE_7){
 800ad0e:	4b3a      	ldr	r3, [pc, #232]	; (800adf8 <MODE_exe+0x310>)
 800ad10:	781b      	ldrb	r3, [r3, #0]
 800ad12:	2b07      	cmp	r3, #7
 800ad14:	d1d9      	bne.n	800acca <MODE_exe+0x1e2>
						now_mode = mode_1;
 800ad16:	4b37      	ldr	r3, [pc, #220]	; (800adf4 <MODE_exe+0x30c>)
 800ad18:	2201      	movs	r2, #1
 800ad1a:	701a      	strb	r2, [r3, #0]
						break;
 800ad1c:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_3;
 800ad1e:	4b36      	ldr	r3, [pc, #216]	; (800adf8 <MODE_exe+0x310>)
 800ad20:	2203      	movs	r2, #3
 800ad22:	701a      	strb	r2, [r3, #0]
			break;
 800ad24:	e095      	b.n	800ae52 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800ad26:	e7d0      	b.n	800acca <MODE_exe+0x1e2>

		case MODE_4: // wall hit search
			SetLED(0x0e);
 800ad28:	200e      	movs	r0, #14
 800ad2a:	f7f7 f94d 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 800ad2e:	4b32      	ldr	r3, [pc, #200]	; (800adf8 <MODE_exe+0x310>)
 800ad30:	2200      	movs	r2, #0
 800ad32:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800ad34:	2064      	movs	r0, #100	; 0x64
 800ad36:	f00b fb8f 	bl	8016458 <LL_mDelay>
			SetLED(0x00);
 800ad3a:	2000      	movs	r0, #0
 800ad3c:	f7f7 f944 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 800ad40:	4b2c      	ldr	r3, [pc, #176]	; (800adf4 <MODE_exe+0x30c>)
 800ad42:	2210      	movs	r2, #16
 800ad44:	701a      	strb	r2, [r3, #0]
			wall_hit_flag = 1;
 800ad46:	4b2f      	ldr	r3, [pc, #188]	; (800ae04 <MODE_exe+0x31c>)
 800ad48:	2201      	movs	r2, #1
 800ad4a:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800ad4c:	f7f7 f9ba 	bl	80020c4 <SW_IsOn_1>
 800ad50:	4603      	mov	r3, r0
 800ad52:	2b01      	cmp	r3, #1
 800ad54:	d004      	beq.n	800ad60 <MODE_exe+0x278>
 800ad56:	f7fe f993 	bl	8009080 <CountUP_mode>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d008      	beq.n	800ad72 <MODE_exe+0x28a>
					MODE_inc();								
 800ad60:	f7fe f91a 	bl	8008f98 <MODE_inc>
					LL_mDelay(200);			
 800ad64:	20c8      	movs	r0, #200	; 0xc8
 800ad66:	f00b fb77 	bl	8016458 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800ad6a:	4825      	ldr	r0, [pc, #148]	; (800ae00 <MODE_exe+0x318>)
 800ad6c:	f00c fb52 	bl	8017414 <puts>
 800ad70:	e01d      	b.n	800adae <MODE_exe+0x2c6>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800ad72:	f7f7 f99b 	bl	80020ac <SW_IsOn_0>
 800ad76:	4603      	mov	r3, r0
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	d004      	beq.n	800ad86 <MODE_exe+0x29e>
 800ad7c:	f000 f8c7 	bl	800af0e <MODE_CheckExe>
 800ad80:	4603      	mov	r3, r0
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d0e2      	beq.n	800ad4c <MODE_exe+0x264>
					MODE_exe_m4();								
 800ad86:	f7ff f947 	bl	800a018 <MODE_exe_m4>
					LL_mDelay(200);				
 800ad8a:	20c8      	movs	r0, #200	; 0xc8
 800ad8c:	f00b fb64 	bl	8016458 <LL_mDelay>
					if (en_Mode == MODE_7){
 800ad90:	4b19      	ldr	r3, [pc, #100]	; (800adf8 <MODE_exe+0x310>)
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	2b07      	cmp	r3, #7
 800ad96:	d1d9      	bne.n	800ad4c <MODE_exe+0x264>
						now_mode = mode_1;
 800ad98:	4b16      	ldr	r3, [pc, #88]	; (800adf4 <MODE_exe+0x30c>)
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	701a      	strb	r2, [r3, #0]
						wall_hit_flag = 0;
 800ad9e:	4b19      	ldr	r3, [pc, #100]	; (800ae04 <MODE_exe+0x31c>)
 800ada0:	2200      	movs	r2, #0
 800ada2:	701a      	strb	r2, [r3, #0]
						break;
 800ada4:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_4;
 800ada6:	4b14      	ldr	r3, [pc, #80]	; (800adf8 <MODE_exe+0x310>)
 800ada8:	2204      	movs	r2, #4
 800adaa:	701a      	strb	r2, [r3, #0]
			break;
 800adac:	e051      	b.n	800ae52 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800adae:	e7cd      	b.n	800ad4c <MODE_exe+0x264>

		case MODE_5:
			SetLED(0x0e);
 800adb0:	200e      	movs	r0, #14
 800adb2:	f7f7 f909 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 800adb6:	4b10      	ldr	r3, [pc, #64]	; (800adf8 <MODE_exe+0x310>)
 800adb8:	2200      	movs	r2, #0
 800adba:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800adbc:	2064      	movs	r0, #100	; 0x64
 800adbe:	f00b fb4b 	bl	8016458 <LL_mDelay>
			SetLED(0x00);
 800adc2:	2000      	movs	r0, #0
 800adc4:	f7f7 f900 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 800adc8:	4b0a      	ldr	r3, [pc, #40]	; (800adf4 <MODE_exe+0x30c>)
 800adca:	2210      	movs	r2, #16
 800adcc:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800adce:	f7f7 f979 	bl	80020c4 <SW_IsOn_1>
 800add2:	4603      	mov	r3, r0
 800add4:	2b01      	cmp	r3, #1
 800add6:	d004      	beq.n	800ade2 <MODE_exe+0x2fa>
 800add8:	f7fe f952 	bl	8009080 <CountUP_mode>
 800addc:	4603      	mov	r3, r0
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d012      	beq.n	800ae08 <MODE_exe+0x320>
					MODE_inc();								
 800ade2:	f7fe f8d9 	bl	8008f98 <MODE_inc>
					LL_mDelay(200);			
 800ade6:	20c8      	movs	r0, #200	; 0xc8
 800ade8:	f00b fb36 	bl	8016458 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800adec:	4804      	ldr	r0, [pc, #16]	; (800ae00 <MODE_exe+0x318>)
 800adee:	f00c fb11 	bl	8017414 <puts>
 800adf2:	e024      	b.n	800ae3e <MODE_exe+0x356>
 800adf4:	2000000c 	.word	0x2000000c
 800adf8:	2000b16c 	.word	0x2000b16c
 800adfc:	0801c53c 	.word	0x0801c53c
 800ae00:	0801c550 	.word	0x0801c550
 800ae04:	200002ad 	.word	0x200002ad
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800ae08:	f7f7 f950 	bl	80020ac <SW_IsOn_0>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	2b01      	cmp	r3, #1
 800ae10:	d004      	beq.n	800ae1c <MODE_exe+0x334>
 800ae12:	f000 f87c 	bl	800af0e <MODE_CheckExe>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d0d8      	beq.n	800adce <MODE_exe+0x2e6>
					MODE_exe_m5();								
 800ae1c:	f7ff fad6 	bl	800a3cc <MODE_exe_m5>
					LL_mDelay(200);				
 800ae20:	20c8      	movs	r0, #200	; 0xc8
 800ae22:	f00b fb19 	bl	8016458 <LL_mDelay>
					if (en_Mode == MODE_7){
 800ae26:	4b0c      	ldr	r3, [pc, #48]	; (800ae58 <MODE_exe+0x370>)
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	2b07      	cmp	r3, #7
 800ae2c:	d1cf      	bne.n	800adce <MODE_exe+0x2e6>
						now_mode = mode_1;
 800ae2e:	4b0b      	ldr	r3, [pc, #44]	; (800ae5c <MODE_exe+0x374>)
 800ae30:	2201      	movs	r2, #1
 800ae32:	701a      	strb	r2, [r3, #0]
						break;
 800ae34:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_5;
 800ae36:	4b08      	ldr	r3, [pc, #32]	; (800ae58 <MODE_exe+0x370>)
 800ae38:	2205      	movs	r2, #5
 800ae3a:	701a      	strb	r2, [r3, #0]
			break;
 800ae3c:	e009      	b.n	800ae52 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800ae3e:	e7c6      	b.n	800adce <MODE_exe+0x2e6>

		case MODE_6:
			SetLED(0x0e);
 800ae40:	200e      	movs	r0, #14
 800ae42:	f7f7 f8c1 	bl	8001fc8 <SetLED>

			break;
 800ae46:	e004      	b.n	800ae52 <MODE_exe+0x36a>

		case MODE_7:
			SetLED(0x0e);
 800ae48:	200e      	movs	r0, #14
 800ae4a:	f7f7 f8bd 	bl	8001fc8 <SetLED>
			
			break;
 800ae4e:	e000      	b.n	800ae52 <MODE_exe+0x36a>


		default:
			break;
 800ae50:	bf00      	nop
	}
}
 800ae52:	bf00      	nop
 800ae54:	bd80      	pop	{r7, pc}
 800ae56:	bf00      	nop
 800ae58:	2000b16c 	.word	0x2000b16c
 800ae5c:	2000000c 	.word	0x2000000c

0800ae60 <MODE_DistRightCheck>:

bool MODE_DistRightCheck(void)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b082      	sub	sp, #8
 800ae64:	af00      	add	r7, sp, #0
	int16_t s_rightval;
	bool bl_check;

	s_rightval = DIST_getNowVal(DIST_SEN_R_FRONT);
 800ae66:	2000      	movs	r0, #0
 800ae68:	f002 fd5e 	bl	800d928 <DIST_getNowVal>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	80bb      	strh	r3, [r7, #4]

	if( s_rightval >= 300 ){
 800ae70:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800ae74:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800ae78:	db02      	blt.n	800ae80 <MODE_DistRightCheck+0x20>
		bl_check=TRUE;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	71fb      	strb	r3, [r7, #7]
 800ae7e:	e001      	b.n	800ae84 <MODE_DistRightCheck+0x24>
	}
	else{
		bl_check=FALSE;
 800ae80:	2300      	movs	r3, #0
 800ae82:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 800ae84:	79fb      	ldrb	r3, [r7, #7]
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	3708      	adds	r7, #8
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}

0800ae8e <MODE_DistLeftCheck>:

bool MODE_DistLeftCheck(void){
 800ae8e:	b580      	push	{r7, lr}
 800ae90:	b082      	sub	sp, #8
 800ae92:	af00      	add	r7, sp, #0

	int16_t 	s_leftval;
	bool	bl_check;

	s_leftval 	= DIST_getNowVal(DIST_SEN_L_FRONT);
 800ae94:	2001      	movs	r0, #1
 800ae96:	f002 fd47 	bl	800d928 <DIST_getNowVal>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	80bb      	strh	r3, [r7, #4]

	if( s_leftval >= 200 ){
 800ae9e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800aea2:	2bc7      	cmp	r3, #199	; 0xc7
 800aea4:	dd02      	ble.n	800aeac <MODE_DistLeftCheck+0x1e>
		bl_check = TRUE;
 800aea6:	2301      	movs	r3, #1
 800aea8:	71fb      	strb	r3, [r7, #7]
 800aeaa:	e001      	b.n	800aeb0 <MODE_DistLeftCheck+0x22>

	}else{
		bl_check = FALSE;
 800aeac:	2300      	movs	r3, #0
 800aeae:	71fb      	strb	r3, [r7, #7]

	}

	return bl_check;
 800aeb0:	79fb      	ldrb	r3, [r7, #7]
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	3708      	adds	r7, #8
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd80      	pop	{r7, pc}

0800aeba <MODE_setWaitCheck>:

bool MODE_setWaitCheck(void){
 800aeba:	b580      	push	{r7, lr}
 800aebc:	b082      	sub	sp, #8
 800aebe:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_DistRightCheck() ){	// ?
 800aec0:	f7ff ffce 	bl	800ae60 <MODE_DistRightCheck>
 800aec4:	4603      	mov	r3, r0
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d002      	beq.n	800aed0 <MODE_setWaitCheck+0x16>
		SetLED(0x08);
 800aeca:	2008      	movs	r0, #8
 800aecc:	f7f7 f87c 	bl	8001fc8 <SetLED>
	}
	if( TRUE == MODE_DistLeftCheck() ){		// ?
 800aed0:	f7ff ffdd 	bl	800ae8e <MODE_DistLeftCheck>
 800aed4:	4603      	mov	r3, r0
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d002      	beq.n	800aee0 <MODE_setWaitCheck+0x26>
		SetLED(0x02);
 800aeda:	2002      	movs	r0, #2
 800aedc:	f7f7 f874 	bl	8001fc8 <SetLED>
	}

	if( ( TRUE == MODE_DistRightCheck() ) && ( TRUE == MODE_DistLeftCheck() ) ){
 800aee0:	f7ff ffbe 	bl	800ae60 <MODE_DistRightCheck>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00a      	beq.n	800af00 <MODE_setWaitCheck+0x46>
 800aeea:	f7ff ffd0 	bl	800ae8e <MODE_DistLeftCheck>
 800aeee:	4603      	mov	r3, r0
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d005      	beq.n	800af00 <MODE_setWaitCheck+0x46>
		SetLED(0x0e);
 800aef4:	200e      	movs	r0, #14
 800aef6:	f7f7 f867 	bl	8001fc8 <SetLED>
		bl_check = TRUE;
 800aefa:	2301      	movs	r3, #1
 800aefc:	71fb      	strb	r3, [r7, #7]
 800aefe:	e001      	b.n	800af04 <MODE_setWaitCheck+0x4a>

	}else{
		bl_check = FALSE;
 800af00:	2300      	movs	r3, #0
 800af02:	71fb      	strb	r3, [r7, #7]
	}
	return bl_check;
 800af04:	79fb      	ldrb	r3, [r7, #7]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3708      	adds	r7, #8
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}

0800af0e <MODE_CheckExe>:

bool MODE_CheckExe(void){
 800af0e:	b580      	push	{r7, lr}
 800af10:	b082      	sub	sp, #8
 800af12:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_setWaitCheck() ){
 800af14:	f7ff ffd1 	bl	800aeba <MODE_setWaitCheck>
 800af18:	4603      	mov	r3, r0
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d018      	beq.n	800af50 <MODE_CheckExe+0x42>
		LL_mDelay(500);
 800af1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800af22:	f00b fa99 	bl	8016458 <LL_mDelay>

		if( FALSE == MODE_setWaitCheck() ){
 800af26:	f7ff ffc8 	bl	800aeba <MODE_setWaitCheck>
 800af2a:	4603      	mov	r3, r0
 800af2c:	f083 0301 	eor.w	r3, r3, #1
 800af30:	b2db      	uxtb	r3, r3
 800af32:	2b00      	cmp	r3, #0
 800af34:	d009      	beq.n	800af4a <MODE_CheckExe+0x3c>
			SetLED(0x00);
 800af36:	2000      	movs	r0, #0
 800af38:	f7f7 f846 	bl	8001fc8 <SetLED>
			LL_mDelay(1000);
 800af3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800af40:	f00b fa8a 	bl	8016458 <LL_mDelay>
			bl_check = TRUE;
 800af44:	2301      	movs	r3, #1
 800af46:	71fb      	strb	r3, [r7, #7]
 800af48:	e004      	b.n	800af54 <MODE_CheckExe+0x46>

		}else{
			bl_check = FALSE;
 800af4a:	2300      	movs	r3, #0
 800af4c:	71fb      	strb	r3, [r7, #7]
 800af4e:	e001      	b.n	800af54 <MODE_CheckExe+0x46>

		}

	}else{

		bl_check = FALSE;
 800af50:	2300      	movs	r3, #0
 800af52:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 800af54:	79fb      	ldrb	r3, [r7, #7]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3708      	adds	r7, #8
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}

0800af5e <MOT_getAcc1>:
float			f_WallEdgeAddDist =0.0;				// 



float MOT_getAcc1( void )
{
 800af5e:	b580      	push	{r7, lr}
 800af60:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_acc;
 800af62:	2015      	movs	r0, #21
 800af64:	f7f7 fc2e 	bl	80027c4 <PARAM_getSpeed>
 800af68:	4603      	mov	r3, r0
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	ee07 3a90 	vmov	s15, r3
}
 800af70:	eeb0 0a67 	vmov.f32	s0, s15
 800af74:	bd80      	pop	{r7, pc}

0800af76 <MOT_getAcc3>:

float MOT_getAcc3( void )
{
 800af76:	b580      	push	{r7, lr}
 800af78:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_dec;
 800af7a:	2015      	movs	r0, #21
 800af7c:	f7f7 fc22 	bl	80027c4 <PARAM_getSpeed>
 800af80:	4603      	mov	r3, r0
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	ee07 3a90 	vmov	s15, r3
}
 800af88:	eeb0 0a67 	vmov.f32	s0, s15
 800af8c:	bd80      	pop	{r7, pc}
	...

0800af90 <MOT_goBlock_AccConstDec>:

void MOT_goBlock_AccConstDec( float f_fin, enMOT_ST_TYPE en_type, enMOT_GO_ST_TYPE en_goType )
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b08e      	sub	sp, #56	; 0x38
 800af94:	af00      	add	r7, sp, #0
 800af96:	ed87 0a01 	vstr	s0, [r7, #4]
 800af9a:	4603      	mov	r3, r0
 800af9c:	460a      	mov	r2, r1
 800af9e:	70fb      	strb	r3, [r7, #3]
 800afa0:	4613      	mov	r3, r2
 800afa2:	70bb      	strb	r3, [r7, #2]

	stCTRL_DATA		st_data;					// CTRLdata
	GYRO_staErrChkAngle();
 800afa4:	f7fd fd6c 	bl	8008a80 <GYRO_staErrChkAngle>
	/*      motion      */
	/* ================ */
	/* ------ */
	/*  acc   */
	/* ------ */
	if( ( en_type != MOT_CONST_DEC ) && ( en_type != MOT_CONST_DEC_CUSTOM ) ){
 800afa8:	78fb      	ldrb	r3, [r7, #3]
 800afaa:	2b05      	cmp	r3, #5
 800afac:	d051      	beq.n	800b052 <MOT_goBlock_AccConstDec+0xc2>
 800afae:	78fb      	ldrb	r3, [r7, #3]
 800afb0:	2b06      	cmp	r3, #6
 800afb2:	d04e      	beq.n	800b052 <MOT_goBlock_AccConstDec+0xc2>

		if( MOT_GO_ST_NORMAL == en_goType ){
 800afb4:	78bb      	ldrb	r3, [r7, #2]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d102      	bne.n	800afc0 <MOT_goBlock_AccConstDec+0x30>
			st_data.en_type		= CTRL_ACC;
 800afba:	2300      	movs	r3, #0
 800afbc:	723b      	strb	r3, [r7, #8]
 800afbe:	e001      	b.n	800afc4 <MOT_goBlock_AccConstDec+0x34>
		}
		else{
			st_data.en_type		= CTRL_SKEW_ACC;
 800afc0:	2303      	movs	r3, #3
 800afc2:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc1;		// 
 800afc4:	4bad      	ldr	r3, [pc, #692]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800afc6:	685b      	ldr	r3, [r3, #4]
 800afc8:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_now;		// 
 800afca:	4bac      	ldr	r3, [pc, #688]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_trgt;		// 
 800afd0:	4baa      	ldr	r3, [pc, #680]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800afd2:	691b      	ldr	r3, [r3, #16]
 800afd4:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;				// 
 800afd6:	f04f 0300 	mov.w	r3, #0
 800afda:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_l1;			// 
 800afdc:	4ba7      	ldr	r3, [pc, #668]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800afde:	69db      	ldr	r3, [r3, #28]
 800afe0:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;				// 
 800afe2:	f04f 0300 	mov.w	r3, #0
 800afe6:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;				// 
 800afe8:	f04f 0300 	mov.w	r3, #0
 800afec:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;				// 
 800afee:	f04f 0300 	mov.w	r3, #0
 800aff2:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;				// 
 800aff4:	f04f 0300 	mov.w	r3, #0
 800aff8:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;				// 
 800affa:	f04f 0300 	mov.w	r3, #0
 800affe:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;				//  [sec]  
 800b000:	f04f 0300 	mov.w	r3, #0
 800b004:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();								// 
 800b006:	f7fa fbcf 	bl	80057a8 <CTRL_clrData>
		CTRL_setData( &st_data );						// 
 800b00a:	f107 0308 	add.w	r3, r7, #8
 800b00e:	4618      	mov	r0, r3
 800b010:	f7fa fcb0 	bl	8005974 <CTRL_setData>
		DCM_staMotAll();							// ON
 800b014:	f7fd fa24 	bl	8008460 <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 800b018:	e00f      	b.n	800b03a <MOT_goBlock_AccConstDec+0xaa>
			if( SYS_isOutOfCtrl() == TRUE ){
 800b01a:	f7fd f9cb 	bl	80083b4 <SYS_isOutOfCtrl>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d008      	beq.n	800b036 <MOT_goBlock_AccConstDec+0xa6>
				CTRL_stop();
 800b024:	f7fa fbb0 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800b028:	2000      	movs	r0, #0
 800b02a:	f7fd f9f5 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800b02e:	2001      	movs	r0, #1
 800b030:	f7fd f9f2 	bl	8008418 <DCM_brakeMot>
				break;
 800b034:	e00d      	b.n	800b052 <MOT_goBlock_AccConstDec+0xc2>
			}				
			MOT_setWallEdgeDist();
 800b036:	f002 fa93 	bl	800d560 <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 800b03a:	f7fa faf5 	bl	8005628 <Get_NowDist>
 800b03e:	eeb0 7a40 	vmov.f32	s14, s0
 800b042:	4b8e      	ldr	r3, [pc, #568]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b044:	edd3 7a07 	vldr	s15, [r3, #28]
 800b048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b04c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b050:	d4e3      	bmi.n	800b01a <MOT_goBlock_AccConstDec+0x8a>
	}

	/* ------ */
	/*  const */
	/* ------ */
	if( MOT_GO_ST_NORMAL == en_goType ){
 800b052:	78bb      	ldrb	r3, [r7, #2]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d102      	bne.n	800b05e <MOT_goBlock_AccConstDec+0xce>
		st_data.en_type		= CTRL_CONST;
 800b058:	2301      	movs	r3, #1
 800b05a:	723b      	strb	r3, [r7, #8]
 800b05c:	e001      	b.n	800b062 <MOT_goBlock_AccConstDec+0xd2>
	}
	else{
		st_data.en_type		= CTRL_SKEW_CONST;
 800b05e:	2304      	movs	r3, #4
 800b060:	723b      	strb	r3, [r7, #8]
	}
	st_data.f_acc			= 0;					// 
 800b062:	f04f 0300 	mov.w	r3, #0
 800b066:	613b      	str	r3, [r7, #16]
	st_data.f_now			= st_Info.f_trgt;			// 
 800b068:	4b84      	ldr	r3, [pc, #528]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b06a:	691b      	ldr	r3, [r3, #16]
 800b06c:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= st_Info.f_trgt;			// 
 800b06e:	4b83      	ldr	r3, [pc, #524]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b070:	691b      	ldr	r3, [r3, #16]
 800b072:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= st_Info.f_l1;				// 
 800b074:	4b81      	ldr	r3, [pc, #516]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b076:	69db      	ldr	r3, [r3, #28]
 800b078:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= st_Info.f_l1_2;			// 
 800b07a:	4b80      	ldr	r3, [pc, #512]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b07c:	6a1b      	ldr	r3, [r3, #32]
 800b07e:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;					// 
 800b080:	f04f 0300 	mov.w	r3, #0
 800b084:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;					// 
 800b086:	f04f 0300 	mov.w	r3, #0
 800b08a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;					// 
 800b08c:	f04f 0300 	mov.w	r3, #0
 800b090:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;					// 
 800b092:	f04f 0300 	mov.w	r3, #0
 800b096:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= 0;					// 
 800b098:	f04f 0300 	mov.w	r3, #0
 800b09c:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;					//  [sec]  
 800b09e:	f04f 0300 	mov.w	r3, #0
 800b0a2:	60fb      	str	r3, [r7, #12]
	if( ( en_type == MOT_CONST_DEC ) || ( en_type == MOT_CONST_DEC_CUSTOM ) ){
 800b0a4:	78fb      	ldrb	r3, [r7, #3]
 800b0a6:	2b05      	cmp	r3, #5
 800b0a8:	d002      	beq.n	800b0b0 <MOT_goBlock_AccConstDec+0x120>
 800b0aa:	78fb      	ldrb	r3, [r7, #3]
 800b0ac:	2b06      	cmp	r3, #6
 800b0ae:	d101      	bne.n	800b0b4 <MOT_goBlock_AccConstDec+0x124>
		CTRL_clrData();										// 
 800b0b0:	f7fa fb7a 	bl	80057a8 <CTRL_clrData>
	}
	CTRL_setData( &st_data );						// 
 800b0b4:	f107 0308 	add.w	r3, r7, #8
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7fa fc5b 	bl	8005974 <CTRL_setData>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 800b0be:	e00f      	b.n	800b0e0 <MOT_goBlock_AccConstDec+0x150>
		if( SYS_isOutOfCtrl() == TRUE ){
 800b0c0:	f7fd f978 	bl	80083b4 <SYS_isOutOfCtrl>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d008      	beq.n	800b0dc <MOT_goBlock_AccConstDec+0x14c>
			CTRL_stop();
 800b0ca:	f7fa fb5d 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		
 800b0ce:	2000      	movs	r0, #0
 800b0d0:	f7fd f9a2 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		
 800b0d4:	2001      	movs	r0, #1
 800b0d6:	f7fd f99f 	bl	8008418 <DCM_brakeMot>
			break;
 800b0da:	e00d      	b.n	800b0f8 <MOT_goBlock_AccConstDec+0x168>
		}				
		MOT_setWallEdgeDist();
 800b0dc:	f002 fa40 	bl	800d560 <MOT_setWallEdgeDist>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 800b0e0:	f7fa faa2 	bl	8005628 <Get_NowDist>
 800b0e4:	eeb0 7a40 	vmov.f32	s14, s0
 800b0e8:	4b64      	ldr	r3, [pc, #400]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b0ea:	edd3 7a08 	vldr	s15, [r3, #32]
 800b0ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b0f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0f6:	d4e3      	bmi.n	800b0c0 <MOT_goBlock_AccConstDec+0x130>
	}

	/* ------ */
	/*  dec   */
	/* ------ */
	if( ( en_type != MOT_ACC_CONST ) && ( en_type != MOT_ACC_CONST_CUSTOM ) ){
 800b0f8:	78fb      	ldrb	r3, [r7, #3]
 800b0fa:	2b03      	cmp	r3, #3
 800b0fc:	d05e      	beq.n	800b1bc <MOT_goBlock_AccConstDec+0x22c>
 800b0fe:	78fb      	ldrb	r3, [r7, #3]
 800b100:	2b04      	cmp	r3, #4
 800b102:	d05b      	beq.n	800b1bc <MOT_goBlock_AccConstDec+0x22c>

		if( MOT_GO_ST_NORMAL == en_goType ){
 800b104:	78bb      	ldrb	r3, [r7, #2]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d102      	bne.n	800b110 <MOT_goBlock_AccConstDec+0x180>
			st_data.en_type		= CTRL_DEC;
 800b10a:	2302      	movs	r3, #2
 800b10c:	723b      	strb	r3, [r7, #8]
 800b10e:	e001      	b.n	800b114 <MOT_goBlock_AccConstDec+0x184>
		}
		else{
			st_data.en_type		= CTRL_SKEW_DEC;
 800b110:	2305      	movs	r3, #5
 800b112:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc3;			// 
 800b114:	4b59      	ldr	r3, [pc, #356]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_trgt;			// 
 800b11a:	4b58      	ldr	r3, [pc, #352]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b11c:	691b      	ldr	r3, [r3, #16]
 800b11e:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 800b120:	4b56      	ldr	r3, [pc, #344]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b122:	695b      	ldr	r3, [r3, #20]
 800b124:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= st_Info.f_l1_2;			// 
 800b126:	4b55      	ldr	r3, [pc, #340]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b128:	6a1b      	ldr	r3, [r3, #32]
 800b12a:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_dist;			// 
 800b12c:	4b53      	ldr	r3, [pc, #332]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b12e:	699b      	ldr	r3, [r3, #24]
 800b130:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 800b132:	f04f 0300 	mov.w	r3, #0
 800b136:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800b138:	f04f 0300 	mov.w	r3, #0
 800b13c:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;						// 
 800b13e:	f04f 0300 	mov.w	r3, #0
 800b142:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800b144:	f04f 0300 	mov.w	r3, #0
 800b148:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 800b14a:	f04f 0300 	mov.w	r3, #0
 800b14e:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 800b150:	f04f 0300 	mov.w	r3, #0
 800b154:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// 
 800b156:	f107 0308 	add.w	r3, r7, #8
 800b15a:	4618      	mov	r0, r3
 800b15c:	f7fa fc0a 	bl	8005974 <CTRL_setData>
		while( Get_NowDist() < ( st_Info.f_dist ) ){		// 
 800b160:	e01e      	b.n	800b1a0 <MOT_goBlock_AccConstDec+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 800b162:	f7fd f927 	bl	80083b4 <SYS_isOutOfCtrl>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d008      	beq.n	800b17e <MOT_goBlock_AccConstDec+0x1ee>
				CTRL_stop();
 800b16c:	f7fa fb0c 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800b170:	2000      	movs	r0, #0
 800b172:	f7fd f951 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800b176:	2001      	movs	r0, #1
 800b178:	f7fd f94e 	bl	8008418 <DCM_brakeMot>
				break;
 800b17c:	e01e      	b.n	800b1bc <MOT_goBlock_AccConstDec+0x22c>
			}				
			MOT_setWallEdgeDist();
 800b17e:	f002 f9ef 	bl	800d560 <MOT_setWallEdgeDist>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800b182:	4b3f      	ldr	r3, [pc, #252]	; (800b280 <MOT_goBlock_AccConstDec+0x2f0>)
 800b184:	edd3 7a00 	vldr	s15, [r3]
 800b188:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800b18c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b194:	dc00      	bgt.n	800b198 <MOT_goBlock_AccConstDec+0x208>
 800b196:	e003      	b.n	800b1a0 <MOT_goBlock_AccConstDec+0x210>
 800b198:	4b3a      	ldr	r3, [pc, #232]	; (800b284 <MOT_goBlock_AccConstDec+0x2f4>)
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d10c      	bne.n	800b1ba <MOT_goBlock_AccConstDec+0x22a>
		while( Get_NowDist() < ( st_Info.f_dist ) ){		// 
 800b1a0:	f7fa fa42 	bl	8005628 <Get_NowDist>
 800b1a4:	eeb0 7a40 	vmov.f32	s14, s0
 800b1a8:	4b34      	ldr	r3, [pc, #208]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b1aa:	edd3 7a06 	vldr	s15, [r3, #24]
 800b1ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b1b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1b6:	d4d4      	bmi.n	800b162 <MOT_goBlock_AccConstDec+0x1d2>
 800b1b8:	e000      	b.n	800b1bc <MOT_goBlock_AccConstDec+0x22c>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800b1ba:	bf00      	nop

	/* -------------------- */
	/*  const walledge      */
	/* -------------------- */
	/* not found edge */
	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 800b1bc:	4b32      	ldr	r3, [pc, #200]	; (800b288 <MOT_goBlock_AccConstDec+0x2f8>)
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d068      	beq.n	800b296 <MOT_goBlock_AccConstDec+0x306>
 800b1c4:	4b31      	ldr	r3, [pc, #196]	; (800b28c <MOT_goBlock_AccConstDec+0x2fc>)
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	f083 0301 	eor.w	r3, r3, #1
 800b1cc:	b2db      	uxtb	r3, r3
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d061      	beq.n	800b296 <MOT_goBlock_AccConstDec+0x306>
		st_data.en_type			= CTRL_CONST;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 800b1d6:	f04f 0300 	mov.w	r3, #0
 800b1da:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 800b1dc:	4b27      	ldr	r3, [pc, #156]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b1de:	695b      	ldr	r3, [r3, #20]
 800b1e0:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 800b1e2:	4b26      	ldr	r3, [pc, #152]	; (800b27c <MOT_goBlock_AccConstDec+0x2ec>)
 800b1e4:	695b      	ldr	r3, [r3, #20]
 800b1e6:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= Get_NowDist();				// 
 800b1e8:	f7fa fa1e 	bl	8005628 <Get_NowDist>
 800b1ec:	eef0 7a40 	vmov.f32	s15, s0
 800b1f0:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_dist			= Get_NowDist() + 0.045f;	// 90.0ff_NowDist
 800b1f4:	f7fa fa18 	bl	8005628 <Get_NowDist>
 800b1f8:	eef0 7a40 	vmov.f32	s15, s0
 800b1fc:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800b290 <MOT_goBlock_AccConstDec+0x300>
 800b200:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b204:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 800b208:	f04f 0300 	mov.w	r3, #0
 800b20c:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800b20e:	f04f 0300 	mov.w	r3, #0
 800b212:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 800b214:	f04f 0300 	mov.w	r3, #0
 800b218:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800b21a:	f04f 0300 	mov.w	r3, #0
 800b21e:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 800b220:	f04f 0300 	mov.w	r3, #0
 800b224:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 800b226:	f04f 0300 	mov.w	r3, #0
 800b22a:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800b22c:	f7fa fabc 	bl	80057a8 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800b230:	f107 0308 	add.w	r3, r7, #8
 800b234:	4618      	mov	r0, r3
 800b236:	f7fa fb9d 	bl	8005974 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 800b23a:	e012      	b.n	800b262 <MOT_goBlock_AccConstDec+0x2d2>
			if( SYS_isOutOfCtrl() == TRUE ){
 800b23c:	f7fd f8ba 	bl	80083b4 <SYS_isOutOfCtrl>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d008      	beq.n	800b258 <MOT_goBlock_AccConstDec+0x2c8>
				CTRL_stop();
 800b246:	f7fa fa9f 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800b24a:	2000      	movs	r0, #0
 800b24c:	f7fd f8e4 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800b250:	2001      	movs	r0, #1
 800b252:	f7fd f8e1 	bl	8008418 <DCM_brakeMot>
				break;
 800b256:	e01e      	b.n	800b296 <MOT_goBlock_AccConstDec+0x306>
			}				
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800b258:	f002 f9c6 	bl	800d5e8 <MOT_setWallEdgeDist_LoopWait>
 800b25c:	4603      	mov	r3, r0
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d118      	bne.n	800b294 <MOT_goBlock_AccConstDec+0x304>
		while( Get_NowDist() < st_data.f_dist ){				// 
 800b262:	f7fa f9e1 	bl	8005628 <Get_NowDist>
 800b266:	eeb0 7a40 	vmov.f32	s14, s0
 800b26a:	edd7 7a08 	vldr	s15, [r7, #32]
 800b26e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b276:	d4e1      	bmi.n	800b23c <MOT_goBlock_AccConstDec+0x2ac>
 800b278:	e00d      	b.n	800b296 <MOT_goBlock_AccConstDec+0x306>
 800b27a:	bf00      	nop
 800b27c:	2000b170 	.word	0x2000b170
 800b280:	20000c54 	.word	0x20000c54
 800b284:	20000850 	.word	0x20000850
 800b288:	200002c8 	.word	0x200002c8
 800b28c:	200002c9 	.word	0x200002c9
 800b290:	3d3851ec 	.word	0x3d3851ec
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800b294:	bf00      	nop
		}
	}
	/* straight for edge */
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 800b296:	78bb      	ldrb	r3, [r7, #2]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d152      	bne.n	800b342 <MOT_goBlock_AccConstDec+0x3b2>
		( f_WallEdgeAddDist != 0.0f ) &&
 800b29c:	4b39      	ldr	r3, [pc, #228]	; (800b384 <MOT_goBlock_AccConstDec+0x3f4>)
 800b29e:	edd3 7a00 	vldr	s15, [r3]
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 800b2a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b2a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2aa:	d04a      	beq.n	800b342 <MOT_goBlock_AccConstDec+0x3b2>
		( f_WallEdgeAddDist != 0.0f ) &&
 800b2ac:	edd7 7a01 	vldr	s15, [r7, #4]
 800b2b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2b8:	d043      	beq.n	800b342 <MOT_goBlock_AccConstDec+0x3b2>
		( f_fin != 0.0f )
	){
		st_data.en_type			= CTRL_CONST;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 800b2be:	f04f 0300 	mov.w	r3, #0
 800b2c2:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 800b2c4:	4b30      	ldr	r3, [pc, #192]	; (800b388 <MOT_goBlock_AccConstDec+0x3f8>)
 800b2c6:	695b      	ldr	r3, [r3, #20]
 800b2c8:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 800b2ca:	4b2f      	ldr	r3, [pc, #188]	; (800b388 <MOT_goBlock_AccConstDec+0x3f8>)
 800b2cc:	695b      	ldr	r3, [r3, #20]
 800b2ce:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;						// 
 800b2d0:	f04f 0300 	mov.w	r3, #0
 800b2d4:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= f_WallEdgeAddDist;		// 
 800b2d6:	4b2b      	ldr	r3, [pc, #172]	; (800b384 <MOT_goBlock_AccConstDec+0x3f4>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 800b2dc:	f04f 0300 	mov.w	r3, #0
 800b2e0:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800b2e2:	f04f 0300 	mov.w	r3, #0
 800b2e6:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 800b2e8:	f04f 0300 	mov.w	r3, #0
 800b2ec:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800b2ee:	f04f 0300 	mov.w	r3, #0
 800b2f2:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 800b2f4:	f04f 0300 	mov.w	r3, #0
 800b2f8:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 800b2fa:	f04f 0300 	mov.w	r3, #0
 800b2fe:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800b300:	f7fa fa52 	bl	80057a8 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800b304:	f107 0308 	add.w	r3, r7, #8
 800b308:	4618      	mov	r0, r3
 800b30a:	f7fa fb33 	bl	8005974 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){			// 
 800b30e:	e00d      	b.n	800b32c <MOT_goBlock_AccConstDec+0x39c>
			if( SYS_isOutOfCtrl() == TRUE ){
 800b310:	f7fd f850 	bl	80083b4 <SYS_isOutOfCtrl>
 800b314:	4603      	mov	r3, r0
 800b316:	2b00      	cmp	r3, #0
 800b318:	d008      	beq.n	800b32c <MOT_goBlock_AccConstDec+0x39c>
				CTRL_stop();
 800b31a:	f7fa fa35 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800b31e:	2000      	movs	r0, #0
 800b320:	f7fd f87a 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800b324:	2001      	movs	r0, #1
 800b326:	f7fd f877 	bl	8008418 <DCM_brakeMot>
				break;
 800b32a:	e00a      	b.n	800b342 <MOT_goBlock_AccConstDec+0x3b2>
		while( Get_NowDist() < st_data.f_dist ){			// 
 800b32c:	f7fa f97c 	bl	8005628 <Get_NowDist>
 800b330:	eeb0 7a40 	vmov.f32	s14, s0
 800b334:	edd7 7a08 	vldr	s15, [r7, #32]
 800b338:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b33c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b340:	d4e6      	bmi.n	800b310 <MOT_goBlock_AccConstDec+0x380>
			}				
		}
	}

	/* stop */
	if( 0.0f == f_fin ){
 800b342:	edd7 7a01 	vldr	s15, [r7, #4]
 800b346:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b34e:	d10a      	bne.n	800b366 <MOT_goBlock_AccConstDec+0x3d6>
		LL_mDelay(100);			
 800b350:	2064      	movs	r0, #100	; 0x64
 800b352:	f00b f881 	bl	8016458 <LL_mDelay>
	 	CTRL_stop();				
 800b356:	f7fa fa17 	bl	8005788 <CTRL_stop>
		DCM_brakeMot( DCM_R );	
 800b35a:	2000      	movs	r0, #0
 800b35c:	f7fd f85c 	bl	8008418 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );	
 800b360:	2001      	movs	r0, #1
 800b362:	f7fd f859 	bl	8008418 <DCM_brakeMot>
	}

	f_MotNowSpeed = f_fin;		
 800b366:	4a09      	ldr	r2, [pc, #36]	; (800b38c <MOT_goBlock_AccConstDec+0x3fc>)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6013      	str	r3, [r2, #0]
	GYRO_endErrChkAngle();
 800b36c:	f7fd fb9a 	bl	8008aa4 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist,*/st_data.f_angle);
 800b370:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800b374:	eeb0 0a67 	vmov.f32	s0, s15
 800b378:	f7fa fab8 	bl	80058ec <CTRL_setNowData_Err>
}
 800b37c:	bf00      	nop
 800b37e:	3738      	adds	r7, #56	; 0x38
 800b380:	46bd      	mov	sp, r7
 800b382:	bd80      	pop	{r7, pc}
 800b384:	200002cc 	.word	0x200002cc
 800b388:	2000b170 	.word	0x2000b170
 800b38c:	200002b0 	.word	0x200002b0

0800b390 <MOT_setData_ACC_CONST_DEC>:

void MOT_setData_ACC_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800b390:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b394:	b086      	sub	sp, #24
 800b396:	af00      	add	r7, sp, #0
 800b398:	ed87 0a03 	vstr	s0, [r7, #12]
 800b39c:	edc7 0a02 	vstr	s1, [r7, #8]
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[m]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800b3a4:	79fb      	ldrb	r3, [r7, #7]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d102      	bne.n	800b3b0 <MOT_setData_ACC_CONST_DEC+0x20>
		f_1blockDist = BLOCK;
 800b3aa:	4b4c      	ldr	r3, [pc, #304]	; (800b4dc <MOT_setData_ACC_CONST_DEC+0x14c>)
 800b3ac:	617b      	str	r3, [r7, #20]
 800b3ae:	e001      	b.n	800b3b4 <MOT_setData_ACC_CONST_DEC+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800b3b0:	4b4b      	ldr	r3, [pc, #300]	; (800b4e0 <MOT_setData_ACC_CONST_DEC+0x150>)
 800b3b2:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 800b3b4:	f7ff fdd3 	bl	800af5e <MOT_getAcc1>
 800b3b8:	eef0 7a40 	vmov.f32	s15, s0
 800b3bc:	4b49      	ldr	r3, [pc, #292]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b3be:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 800b3c2:	f7ff fdd8 	bl	800af76 <MOT_getAcc3>
 800b3c6:	eef0 7a40 	vmov.f32	s15, s0
 800b3ca:	4b46      	ldr	r3, [pc, #280]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b3cc:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;								// 
 800b3d0:	4b45      	ldr	r3, [pc, #276]	; (800b4e8 <MOT_setData_ACC_CONST_DEC+0x158>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	4a43      	ldr	r2, [pc, #268]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b3d6:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotTrgtSpeed;								// 
 800b3d8:	4b44      	ldr	r3, [pc, #272]	; (800b4ec <MOT_setData_ACC_CONST_DEC+0x15c>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	4a41      	ldr	r2, [pc, #260]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b3de:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;									// 
 800b3e0:	4a40      	ldr	r2, [pc, #256]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 800b3e6:	ed97 7a03 	vldr	s14, [r7, #12]
 800b3ea:	edd7 7a05 	vldr	s15, [r7, #20]
 800b3ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3f2:	4b3c      	ldr	r3, [pc, #240]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b3f4:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2.0 );			// 1[m]
 800b3f8:	4b3c      	ldr	r3, [pc, #240]	; (800b4ec <MOT_setData_ACC_CONST_DEC+0x15c>)
 800b3fa:	ed93 7a00 	vldr	s14, [r3]
 800b3fe:	4b3b      	ldr	r3, [pc, #236]	; (800b4ec <MOT_setData_ACC_CONST_DEC+0x15c>)
 800b400:	edd3 7a00 	vldr	s15, [r3]
 800b404:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b408:	4b37      	ldr	r3, [pc, #220]	; (800b4e8 <MOT_setData_ACC_CONST_DEC+0x158>)
 800b40a:	edd3 6a00 	vldr	s13, [r3]
 800b40e:	4b36      	ldr	r3, [pc, #216]	; (800b4e8 <MOT_setData_ACC_CONST_DEC+0x158>)
 800b410:	edd3 7a00 	vldr	s15, [r3]
 800b414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b41c:	ee17 0a90 	vmov	r0, s15
 800b420:	f7f5 f8ba 	bl	8000598 <__aeabi_f2d>
 800b424:	4680      	mov	r8, r0
 800b426:	4689      	mov	r9, r1
 800b428:	4b2e      	ldr	r3, [pc, #184]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7f5 f8b3 	bl	8000598 <__aeabi_f2d>
 800b432:	4602      	mov	r2, r0
 800b434:	460b      	mov	r3, r1
 800b436:	f7f4 ff51 	bl	80002dc <__adddf3>
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	4640      	mov	r0, r8
 800b440:	4649      	mov	r1, r9
 800b442:	f7f5 fa2b 	bl	800089c <__aeabi_ddiv>
 800b446:	4602      	mov	r2, r0
 800b448:	460b      	mov	r3, r1
 800b44a:	4610      	mov	r0, r2
 800b44c:	4619      	mov	r1, r3
 800b44e:	f7f5 fbf3 	bl	8000c38 <__aeabi_d2f>
 800b452:	4603      	mov	r3, r0
 800b454:	4a23      	ldr	r2, [pc, #140]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b456:	61d3      	str	r3, [r2, #28]
	f_l3			= ( f_fin * f_fin - f_MotTrgtSpeed * f_MotTrgtSpeed ) / ( ( st_Info.f_acc3 * -1.0 ) * 2.0 );			// 3[m]
 800b458:	edd7 7a02 	vldr	s15, [r7, #8]
 800b45c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800b460:	4b22      	ldr	r3, [pc, #136]	; (800b4ec <MOT_setData_ACC_CONST_DEC+0x15c>)
 800b462:	edd3 6a00 	vldr	s13, [r3]
 800b466:	4b21      	ldr	r3, [pc, #132]	; (800b4ec <MOT_setData_ACC_CONST_DEC+0x15c>)
 800b468:	edd3 7a00 	vldr	s15, [r3]
 800b46c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b470:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b474:	ee17 0a90 	vmov	r0, s15
 800b478:	f7f5 f88e 	bl	8000598 <__aeabi_f2d>
 800b47c:	4680      	mov	r8, r0
 800b47e:	4689      	mov	r9, r1
 800b480:	4b18      	ldr	r3, [pc, #96]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	4618      	mov	r0, r3
 800b486:	f7f5 f887 	bl	8000598 <__aeabi_f2d>
 800b48a:	4602      	mov	r2, r0
 800b48c:	460b      	mov	r3, r1
 800b48e:	4614      	mov	r4, r2
 800b490:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800b494:	4622      	mov	r2, r4
 800b496:	462b      	mov	r3, r5
 800b498:	4620      	mov	r0, r4
 800b49a:	4629      	mov	r1, r5
 800b49c:	f7f4 ff1e 	bl	80002dc <__adddf3>
 800b4a0:	4602      	mov	r2, r0
 800b4a2:	460b      	mov	r3, r1
 800b4a4:	4640      	mov	r0, r8
 800b4a6:	4649      	mov	r1, r9
 800b4a8:	f7f5 f9f8 	bl	800089c <__aeabi_ddiv>
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	4610      	mov	r0, r2
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	f7f5 fbc0 	bl	8000c38 <__aeabi_d2f>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	613b      	str	r3, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[m]
 800b4bc:	4b09      	ldr	r3, [pc, #36]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b4be:	ed93 7a06 	vldr	s14, [r3, #24]
 800b4c2:	edd7 7a04 	vldr	s15, [r7, #16]
 800b4c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b4ca:	4b06      	ldr	r3, [pc, #24]	; (800b4e4 <MOT_setData_ACC_CONST_DEC+0x154>)
 800b4cc:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("1 %f,%f\r",st_Info.f_trgt,st_Info.f_l1);
}
 800b4d0:	bf00      	nop
 800b4d2:	3718      	adds	r7, #24
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b4da:	bf00      	nop
 800b4dc:	3db851ec 	.word	0x3db851ec
 800b4e0:	3e0255b0 	.word	0x3e0255b0
 800b4e4:	2000b170 	.word	0x2000b170
 800b4e8:	200002b0 	.word	0x200002b0
 800b4ec:	200002b4 	.word	0x200002b4

0800b4f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800b4f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b4f4:	b08a      	sub	sp, #40	; 0x28
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	ed87 0a07 	vstr	s0, [r7, #28]
 800b4fc:	edc7 0a06 	vstr	s1, [r7, #24]
 800b500:	4603      	mov	r3, r0
 800b502:	75fb      	strb	r3, [r7, #23]
	float			f_l3;						// 3[m]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800b504:	7dfb      	ldrb	r3, [r7, #23]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d102      	bne.n	800b510 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20>
		f_1blockDist = BLOCK;
 800b50a:	4ba5      	ldr	r3, [pc, #660]	; (800b7a0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b0>)
 800b50c:	627b      	str	r3, [r7, #36]	; 0x24
 800b50e:	e001      	b.n	800b514 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800b510:	4ba4      	ldr	r3, [pc, #656]	; (800b7a4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b4>)
 800b512:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 800b514:	f7ff fd23 	bl	800af5e <MOT_getAcc1>
 800b518:	eef0 7a40 	vmov.f32	s15, s0
 800b51c:	4ba2      	ldr	r3, [pc, #648]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b51e:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 800b522:	f7ff fd28 	bl	800af76 <MOT_getAcc3>
 800b526:	eef0 7a40 	vmov.f32	s15, s0
 800b52a:	4b9f      	ldr	r3, [pc, #636]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b52c:	edc3 7a02 	vstr	s15, [r3, #8]


	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 800b530:	ed97 7a07 	vldr	s14, [r7, #28]
 800b534:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b53c:	4b9a      	ldr	r3, [pc, #616]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b53e:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;												// 
 800b542:	4b9a      	ldr	r3, [pc, #616]	; (800b7ac <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2bc>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	4a98      	ldr	r2, [pc, #608]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b548:	60d3      	str	r3, [r2, #12]
	st_Info.f_last		= f_fin;													// 
 800b54a:	4a97      	ldr	r2, [pc, #604]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b54c:	69bb      	ldr	r3, [r7, #24]
 800b54e:	6153      	str	r3, [r2, #20]
	st_Info.f_trgt		= sqrt( 1.0 / ( ( st_Info.f_acc3 * -1.0 ) - st_Info.f_acc1 ) *
 800b550:	4b95      	ldr	r3, [pc, #596]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b552:	689b      	ldr	r3, [r3, #8]
 800b554:	4618      	mov	r0, r3
 800b556:	f7f5 f81f 	bl	8000598 <__aeabi_f2d>
 800b55a:	4602      	mov	r2, r0
 800b55c:	460b      	mov	r3, r1
 800b55e:	4614      	mov	r4, r2
 800b560:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800b564:	4b90      	ldr	r3, [pc, #576]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	4618      	mov	r0, r3
 800b56a:	f7f5 f815 	bl	8000598 <__aeabi_f2d>
 800b56e:	4602      	mov	r2, r0
 800b570:	460b      	mov	r3, r1
 800b572:	4620      	mov	r0, r4
 800b574:	4629      	mov	r1, r5
 800b576:	f7f4 feaf 	bl	80002d8 <__aeabi_dsub>
 800b57a:	4602      	mov	r2, r0
 800b57c:	460b      	mov	r3, r1
 800b57e:	f04f 0000 	mov.w	r0, #0
 800b582:	498b      	ldr	r1, [pc, #556]	; (800b7b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2c0>)
 800b584:	f7f5 f98a 	bl	800089c <__aeabi_ddiv>
 800b588:	4602      	mov	r2, r0
 800b58a:	460b      	mov	r3, r1
 800b58c:	e9c7 2300 	strd	r2, r3, [r7]
					( 2.0 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1.0 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 800b590:	4b85      	ldr	r3, [pc, #532]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	4618      	mov	r0, r3
 800b596:	f7f4 ffff 	bl	8000598 <__aeabi_f2d>
 800b59a:	4602      	mov	r2, r0
 800b59c:	460b      	mov	r3, r1
 800b59e:	f7f4 fe9d 	bl	80002dc <__adddf3>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	4614      	mov	r4, r2
 800b5a8:	461d      	mov	r5, r3
 800b5aa:	4b7f      	ldr	r3, [pc, #508]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f7f4 fff2 	bl	8000598 <__aeabi_f2d>
 800b5b4:	4602      	mov	r2, r0
 800b5b6:	460b      	mov	r3, r1
 800b5b8:	4692      	mov	sl, r2
 800b5ba:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800b5be:	4652      	mov	r2, sl
 800b5c0:	465b      	mov	r3, fp
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	4629      	mov	r1, r5
 800b5c6:	f7f5 f83f 	bl	8000648 <__aeabi_dmul>
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	4614      	mov	r4, r2
 800b5d0:	461d      	mov	r5, r3
 800b5d2:	4b75      	ldr	r3, [pc, #468]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b5d4:	699b      	ldr	r3, [r3, #24]
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f7f4 ffde 	bl	8000598 <__aeabi_f2d>
 800b5dc:	a36e      	add	r3, pc, #440	; (adr r3, 800b798 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2a8>)
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	f7f4 fe79 	bl	80002d8 <__aeabi_dsub>
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	4629      	mov	r1, r5
 800b5ee:	f7f5 f82b 	bl	8000648 <__aeabi_dmul>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	4614      	mov	r4, r2
 800b5f8:	461d      	mov	r5, r3
					( st_Info.f_acc3 * -1.0 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 800b5fa:	4b6b      	ldr	r3, [pc, #428]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b5fc:	689b      	ldr	r3, [r3, #8]
 800b5fe:	4618      	mov	r0, r3
 800b600:	f7f4 ffca 	bl	8000598 <__aeabi_f2d>
 800b604:	4602      	mov	r2, r0
 800b606:	460b      	mov	r3, r1
 800b608:	60ba      	str	r2, [r7, #8]
 800b60a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800b60e:	60fb      	str	r3, [r7, #12]
 800b610:	4b66      	ldr	r3, [pc, #408]	; (800b7ac <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2bc>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4618      	mov	r0, r3
 800b616:	f7f4 ffbf 	bl	8000598 <__aeabi_f2d>
 800b61a:	4602      	mov	r2, r0
 800b61c:	460b      	mov	r3, r1
 800b61e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b622:	f7f5 f811 	bl	8000648 <__aeabi_dmul>
 800b626:	4602      	mov	r2, r0
 800b628:	460b      	mov	r3, r1
 800b62a:	4692      	mov	sl, r2
 800b62c:	469b      	mov	fp, r3
 800b62e:	4b5f      	ldr	r3, [pc, #380]	; (800b7ac <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2bc>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4618      	mov	r0, r3
 800b634:	f7f4 ffb0 	bl	8000598 <__aeabi_f2d>
 800b638:	4602      	mov	r2, r0
 800b63a:	460b      	mov	r3, r1
 800b63c:	4650      	mov	r0, sl
 800b63e:	4659      	mov	r1, fp
 800b640:	f7f5 f802 	bl	8000648 <__aeabi_dmul>
 800b644:	4602      	mov	r2, r0
 800b646:	460b      	mov	r3, r1
					( 2.0 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1.0 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 800b648:	4620      	mov	r0, r4
 800b64a:	4629      	mov	r1, r5
 800b64c:	f7f4 fe46 	bl	80002dc <__adddf3>
 800b650:	4602      	mov	r2, r0
 800b652:	460b      	mov	r3, r1
 800b654:	4614      	mov	r4, r2
 800b656:	461d      	mov	r5, r3
					( st_Info.f_acc3 * -1.0 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 800b658:	4b53      	ldr	r3, [pc, #332]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b65a:	ed93 7a01 	vldr	s14, [r3, #4]
 800b65e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b662:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b666:	edd7 7a06 	vldr	s15, [r7, #24]
 800b66a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b66e:	ee17 0a90 	vmov	r0, s15
 800b672:	f7f4 ff91 	bl	8000598 <__aeabi_f2d>
 800b676:	4602      	mov	r2, r0
 800b678:	460b      	mov	r3, r1
 800b67a:	4620      	mov	r0, r4
 800b67c:	4629      	mov	r1, r5
 800b67e:	f7f4 fe2b 	bl	80002d8 <__aeabi_dsub>
 800b682:	4602      	mov	r2, r0
 800b684:	460b      	mov	r3, r1
	st_Info.f_trgt		= sqrt( 1.0 / ( ( st_Info.f_acc3 * -1.0 ) - st_Info.f_acc1 ) *
 800b686:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b68a:	f7f4 ffdd 	bl	8000648 <__aeabi_dmul>
 800b68e:	4602      	mov	r2, r0
 800b690:	460b      	mov	r3, r1
 800b692:	ec43 2b17 	vmov	d7, r2, r3
 800b696:	eeb0 0a47 	vmov.f32	s0, s14
 800b69a:	eef0 0a67 	vmov.f32	s1, s15
 800b69e:	f00f fc47 	bl	801af30 <sqrt>
 800b6a2:	ec53 2b10 	vmov	r2, r3, d0
 800b6a6:	4610      	mov	r0, r2
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	f7f5 fac5 	bl	8000c38 <__aeabi_d2f>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	4a3d      	ldr	r2, [pc, #244]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b6b2:	6113      	str	r3, [r2, #16]

	st_Info.f_l1		= ( st_Info.f_trgt * st_Info.f_trgt - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2.0 );			// 1[m]
 800b6b4:	4b3c      	ldr	r3, [pc, #240]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b6b6:	ed93 7a04 	vldr	s14, [r3, #16]
 800b6ba:	4b3b      	ldr	r3, [pc, #236]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b6bc:	edd3 7a04 	vldr	s15, [r3, #16]
 800b6c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b6c4:	4b39      	ldr	r3, [pc, #228]	; (800b7ac <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2bc>)
 800b6c6:	edd3 6a00 	vldr	s13, [r3]
 800b6ca:	4b38      	ldr	r3, [pc, #224]	; (800b7ac <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2bc>)
 800b6cc:	edd3 7a00 	vldr	s15, [r3]
 800b6d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b6d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b6d8:	ee17 0a90 	vmov	r0, s15
 800b6dc:	f7f4 ff5c 	bl	8000598 <__aeabi_f2d>
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	460d      	mov	r5, r1
 800b6e4:	4b30      	ldr	r3, [pc, #192]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b6e6:	685b      	ldr	r3, [r3, #4]
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f7f4 ff55 	bl	8000598 <__aeabi_f2d>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	f7f4 fdf3 	bl	80002dc <__adddf3>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	460b      	mov	r3, r1
 800b6fa:	4620      	mov	r0, r4
 800b6fc:	4629      	mov	r1, r5
 800b6fe:	f7f5 f8cd 	bl	800089c <__aeabi_ddiv>
 800b702:	4602      	mov	r2, r0
 800b704:	460b      	mov	r3, r1
 800b706:	4610      	mov	r0, r2
 800b708:	4619      	mov	r1, r3
 800b70a:	f7f5 fa95 	bl	8000c38 <__aeabi_d2f>
 800b70e:	4603      	mov	r3, r0
 800b710:	4a25      	ldr	r2, [pc, #148]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b712:	61d3      	str	r3, [r2, #28]
	f_l3			= ( f_fin * f_fin - st_Info.f_trgt * st_Info.f_trgt ) / ( ( st_Info.f_acc3  * -1.0 ) * 2.0 );			// 3[m]
 800b714:	edd7 7a06 	vldr	s15, [r7, #24]
 800b718:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800b71c:	4b22      	ldr	r3, [pc, #136]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b71e:	edd3 6a04 	vldr	s13, [r3, #16]
 800b722:	4b21      	ldr	r3, [pc, #132]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b724:	edd3 7a04 	vldr	s15, [r3, #16]
 800b728:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b72c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b730:	ee17 0a90 	vmov	r0, s15
 800b734:	f7f4 ff30 	bl	8000598 <__aeabi_f2d>
 800b738:	4604      	mov	r4, r0
 800b73a:	460d      	mov	r5, r1
 800b73c:	4b1a      	ldr	r3, [pc, #104]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b73e:	689b      	ldr	r3, [r3, #8]
 800b740:	4618      	mov	r0, r3
 800b742:	f7f4 ff29 	bl	8000598 <__aeabi_f2d>
 800b746:	4602      	mov	r2, r0
 800b748:	460b      	mov	r3, r1
 800b74a:	4690      	mov	r8, r2
 800b74c:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800b750:	4642      	mov	r2, r8
 800b752:	464b      	mov	r3, r9
 800b754:	4640      	mov	r0, r8
 800b756:	4649      	mov	r1, r9
 800b758:	f7f4 fdc0 	bl	80002dc <__adddf3>
 800b75c:	4602      	mov	r2, r0
 800b75e:	460b      	mov	r3, r1
 800b760:	4620      	mov	r0, r4
 800b762:	4629      	mov	r1, r5
 800b764:	f7f5 f89a 	bl	800089c <__aeabi_ddiv>
 800b768:	4602      	mov	r2, r0
 800b76a:	460b      	mov	r3, r1
 800b76c:	4610      	mov	r0, r2
 800b76e:	4619      	mov	r1, r3
 800b770:	f7f5 fa62 	bl	8000c38 <__aeabi_d2f>
 800b774:	4603      	mov	r3, r0
 800b776:	623b      	str	r3, [r7, #32]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[m]
 800b778:	4b0b      	ldr	r3, [pc, #44]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b77a:	ed93 7a06 	vldr	s14, [r3, #24]
 800b77e:	edd7 7a08 	vldr	s15, [r7, #32]
 800b782:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b786:	4b08      	ldr	r3, [pc, #32]	; (800b7a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2b8>)
 800b788:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("2 %f,%f,%f,%f\r",st_Info.f_trgt,st_Info.f_l1,f_fin,f_MotNowSpeed);
}
 800b78c:	bf00      	nop
 800b78e:	3728      	adds	r7, #40	; 0x28
 800b790:	46bd      	mov	sp, r7
 800b792:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b796:	bf00      	nop
 800b798:	47ae147b 	.word	0x47ae147b
 800b79c:	3f847ae1 	.word	0x3f847ae1
 800b7a0:	3db851ec 	.word	0x3db851ec
 800b7a4:	3e0255b0 	.word	0x3e0255b0
 800b7a8:	2000b170 	.word	0x2000b170
 800b7ac:	200002b0 	.word	0x200002b0
 800b7b0:	3ff00000 	.word	0x3ff00000

0800b7b4 <MOT_setData_MOT_ACC_CONST>:

void MOT_setData_MOT_ACC_CONST( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800b7b4:	b5b0      	push	{r4, r5, r7, lr}
 800b7b6:	b086      	sub	sp, #24
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	ed87 0a03 	vstr	s0, [r7, #12]
 800b7be:	edc7 0a02 	vstr	s1, [r7, #8]
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800b7c6:	79fb      	ldrb	r3, [r7, #7]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d102      	bne.n	800b7d2 <MOT_setData_MOT_ACC_CONST+0x1e>
		f_1blockDist = BLOCK;
 800b7cc:	4b2b      	ldr	r3, [pc, #172]	; (800b87c <MOT_setData_MOT_ACC_CONST+0xc8>)
 800b7ce:	617b      	str	r3, [r7, #20]
 800b7d0:	e001      	b.n	800b7d6 <MOT_setData_MOT_ACC_CONST+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800b7d2:	4b2b      	ldr	r3, [pc, #172]	; (800b880 <MOT_setData_MOT_ACC_CONST+0xcc>)
 800b7d4:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();													// 1[mm/s^2]
 800b7d6:	f7ff fbc2 	bl	800af5e <MOT_getAcc1>
 800b7da:	eef0 7a40 	vmov.f32	s15, s0
 800b7de:	4b29      	ldr	r3, [pc, #164]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b7e0:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// 3[mm/s^2]()
 800b7e4:	4b27      	ldr	r3, [pc, #156]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b7e6:	f04f 0200 	mov.w	r2, #0
 800b7ea:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 800b7ec:	4b26      	ldr	r3, [pc, #152]	; (800b888 <MOT_setData_MOT_ACC_CONST+0xd4>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	4a24      	ldr	r2, [pc, #144]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b7f2:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 800b7f4:	4a23      	ldr	r2, [pc, #140]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 800b7fa:	4b22      	ldr	r3, [pc, #136]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b7fc:	f04f 0200 	mov.w	r2, #0
 800b800:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 800b802:	ed97 7a03 	vldr	s14, [r7, #12]
 800b806:	edd7 7a05 	vldr	s15, [r7, #20]
 800b80a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b80e:	4b1d      	ldr	r3, [pc, #116]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b810:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2.0 );			// 1[m]
 800b814:	edd7 7a02 	vldr	s15, [r7, #8]
 800b818:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800b81c:	4b1a      	ldr	r3, [pc, #104]	; (800b888 <MOT_setData_MOT_ACC_CONST+0xd4>)
 800b81e:	edd3 6a00 	vldr	s13, [r3]
 800b822:	4b19      	ldr	r3, [pc, #100]	; (800b888 <MOT_setData_MOT_ACC_CONST+0xd4>)
 800b824:	edd3 7a00 	vldr	s15, [r3]
 800b828:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b82c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b830:	ee17 0a90 	vmov	r0, s15
 800b834:	f7f4 feb0 	bl	8000598 <__aeabi_f2d>
 800b838:	4604      	mov	r4, r0
 800b83a:	460d      	mov	r5, r1
 800b83c:	4b11      	ldr	r3, [pc, #68]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	4618      	mov	r0, r3
 800b842:	f7f4 fea9 	bl	8000598 <__aeabi_f2d>
 800b846:	4602      	mov	r2, r0
 800b848:	460b      	mov	r3, r1
 800b84a:	f7f4 fd47 	bl	80002dc <__adddf3>
 800b84e:	4602      	mov	r2, r0
 800b850:	460b      	mov	r3, r1
 800b852:	4620      	mov	r0, r4
 800b854:	4629      	mov	r1, r5
 800b856:	f7f5 f821 	bl	800089c <__aeabi_ddiv>
 800b85a:	4602      	mov	r2, r0
 800b85c:	460b      	mov	r3, r1
 800b85e:	4610      	mov	r0, r2
 800b860:	4619      	mov	r1, r3
 800b862:	f7f5 f9e9 	bl	8000c38 <__aeabi_d2f>
 800b866:	4603      	mov	r3, r0
 800b868:	4a06      	ldr	r2, [pc, #24]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b86a:	61d3      	str	r3, [r2, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[m]
 800b86c:	4b05      	ldr	r3, [pc, #20]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b86e:	699b      	ldr	r3, [r3, #24]
 800b870:	4a04      	ldr	r2, [pc, #16]	; (800b884 <MOT_setData_MOT_ACC_CONST+0xd0>)
 800b872:	6213      	str	r3, [r2, #32]
}
 800b874:	bf00      	nop
 800b876:	3718      	adds	r7, #24
 800b878:	46bd      	mov	sp, r7
 800b87a:	bdb0      	pop	{r4, r5, r7, pc}
 800b87c:	3db851ec 	.word	0x3db851ec
 800b880:	3e0255b0 	.word	0x3e0255b0
 800b884:	2000b170 	.word	0x2000b170
 800b888:	200002b0 	.word	0x200002b0
 800b88c:	00000000 	.word	0x00000000

0800b890 <MOT_setData_MOT_ACC_CONST_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800b890:	b5b0      	push	{r4, r5, r7, lr}
 800b892:	b086      	sub	sp, #24
 800b894:	af00      	add	r7, sp, #0
 800b896:	ed87 0a03 	vstr	s0, [r7, #12]
 800b89a:	edc7 0a02 	vstr	s1, [r7, #8]
 800b89e:	4603      	mov	r3, r0
 800b8a0:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800b8a2:	79fb      	ldrb	r3, [r7, #7]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d102      	bne.n	800b8ae <MOT_setData_MOT_ACC_CONST_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 800b8a8:	4b45      	ldr	r3, [pc, #276]	; (800b9c0 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x130>)
 800b8aa:	617b      	str	r3, [r7, #20]
 800b8ac:	e001      	b.n	800b8b2 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800b8ae:	4b45      	ldr	r3, [pc, #276]	; (800b9c4 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x134>)
 800b8b0:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 800b8b2:	4b45      	ldr	r3, [pc, #276]	; (800b9c8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x138>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	4a45      	ldr	r2, [pc, #276]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b8b8:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 800b8ba:	4a44      	ldr	r2, [pc, #272]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 800b8c0:	4b42      	ldr	r3, [pc, #264]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b8c2:	f04f 0200 	mov.w	r2, #0
 800b8c6:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 800b8c8:	ed97 7a03 	vldr	s14, [r7, #12]
 800b8cc:	edd7 7a05 	vldr	s15, [r7, #20]
 800b8d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8d4:	4b3d      	ldr	r3, [pc, #244]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b8d6:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0 );	// 1[mm/s^2]
 800b8da:	edd7 7a02 	vldr	s15, [r7, #8]
 800b8de:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800b8e2:	4b39      	ldr	r3, [pc, #228]	; (800b9c8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x138>)
 800b8e4:	edd3 6a00 	vldr	s13, [r3]
 800b8e8:	4b37      	ldr	r3, [pc, #220]	; (800b9c8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x138>)
 800b8ea:	edd3 7a00 	vldr	s15, [r3]
 800b8ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b8f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b8f6:	ee17 0a90 	vmov	r0, s15
 800b8fa:	f7f4 fe4d 	bl	8000598 <__aeabi_f2d>
 800b8fe:	4604      	mov	r4, r0
 800b900:	460d      	mov	r5, r1
 800b902:	4b32      	ldr	r3, [pc, #200]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b904:	699b      	ldr	r3, [r3, #24]
 800b906:	4618      	mov	r0, r3
 800b908:	f7f4 fe46 	bl	8000598 <__aeabi_f2d>
 800b90c:	a32a      	add	r3, pc, #168	; (adr r3, 800b9b8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x128>)
 800b90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b912:	f7f4 fce1 	bl	80002d8 <__aeabi_dsub>
 800b916:	4602      	mov	r2, r0
 800b918:	460b      	mov	r3, r1
 800b91a:	4610      	mov	r0, r2
 800b91c:	4619      	mov	r1, r3
 800b91e:	4602      	mov	r2, r0
 800b920:	460b      	mov	r3, r1
 800b922:	f7f4 fcdb 	bl	80002dc <__adddf3>
 800b926:	4602      	mov	r2, r0
 800b928:	460b      	mov	r3, r1
 800b92a:	4620      	mov	r0, r4
 800b92c:	4629      	mov	r1, r5
 800b92e:	f7f4 ffb5 	bl	800089c <__aeabi_ddiv>
 800b932:	4602      	mov	r2, r0
 800b934:	460b      	mov	r3, r1
 800b936:	4610      	mov	r0, r2
 800b938:	4619      	mov	r1, r3
 800b93a:	f7f5 f97d 	bl	8000c38 <__aeabi_d2f>
 800b93e:	4603      	mov	r3, r0
 800b940:	4a22      	ldr	r2, [pc, #136]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b942:	6053      	str	r3, [r2, #4]
	st_Info.f_acc3 		= 0;																// 3[m/s^2]()
 800b944:	4b21      	ldr	r3, [pc, #132]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b946:	f04f 0200 	mov.w	r2, #0
 800b94a:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2.0 );			// 1[m]
 800b94c:	edd7 7a02 	vldr	s15, [r7, #8]
 800b950:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800b954:	4b1c      	ldr	r3, [pc, #112]	; (800b9c8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x138>)
 800b956:	edd3 6a00 	vldr	s13, [r3]
 800b95a:	4b1b      	ldr	r3, [pc, #108]	; (800b9c8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x138>)
 800b95c:	edd3 7a00 	vldr	s15, [r3]
 800b960:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b964:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b968:	ee17 0a90 	vmov	r0, s15
 800b96c:	f7f4 fe14 	bl	8000598 <__aeabi_f2d>
 800b970:	4604      	mov	r4, r0
 800b972:	460d      	mov	r5, r1
 800b974:	4b15      	ldr	r3, [pc, #84]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	4618      	mov	r0, r3
 800b97a:	f7f4 fe0d 	bl	8000598 <__aeabi_f2d>
 800b97e:	4602      	mov	r2, r0
 800b980:	460b      	mov	r3, r1
 800b982:	f7f4 fcab 	bl	80002dc <__adddf3>
 800b986:	4602      	mov	r2, r0
 800b988:	460b      	mov	r3, r1
 800b98a:	4620      	mov	r0, r4
 800b98c:	4629      	mov	r1, r5
 800b98e:	f7f4 ff85 	bl	800089c <__aeabi_ddiv>
 800b992:	4602      	mov	r2, r0
 800b994:	460b      	mov	r3, r1
 800b996:	4610      	mov	r0, r2
 800b998:	4619      	mov	r1, r3
 800b99a:	f7f5 f94d 	bl	8000c38 <__aeabi_d2f>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	4a0a      	ldr	r2, [pc, #40]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b9a2:	61d3      	str	r3, [r2, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[m]
 800b9a4:	4b09      	ldr	r3, [pc, #36]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b9a6:	699b      	ldr	r3, [r3, #24]
 800b9a8:	4a08      	ldr	r2, [pc, #32]	; (800b9cc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x13c>)
 800b9aa:	6213      	str	r3, [r2, #32]
}
 800b9ac:	bf00      	nop
 800b9ae:	3718      	adds	r7, #24
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bdb0      	pop	{r4, r5, r7, pc}
 800b9b4:	f3af 8000 	nop.w
 800b9b8:	47ae147b 	.word	0x47ae147b
 800b9bc:	3f847ae1 	.word	0x3f847ae1
 800b9c0:	3db851ec 	.word	0x3db851ec
 800b9c4:	3e0255b0 	.word	0x3e0255b0
 800b9c8:	200002b0 	.word	0x200002b0
 800b9cc:	2000b170 	.word	0x2000b170

0800b9d0 <MOT_setData_MOT_CONST_DEC>:

void MOT_setData_MOT_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800b9d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b9d4:	b086      	sub	sp, #24
 800b9d6:	af00      	add	r7, sp, #0
 800b9d8:	ed87 0a03 	vstr	s0, [r7, #12]
 800b9dc:	edc7 0a02 	vstr	s1, [r7, #8]
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800b9e4:	79fb      	ldrb	r3, [r7, #7]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d102      	bne.n	800b9f0 <MOT_setData_MOT_CONST_DEC+0x20>
		f_1blockDist = BLOCK;
 800b9ea:	4b33      	ldr	r3, [pc, #204]	; (800bab8 <MOT_setData_MOT_CONST_DEC+0xe8>)
 800b9ec:	617b      	str	r3, [r7, #20]
 800b9ee:	e001      	b.n	800b9f4 <MOT_setData_MOT_CONST_DEC+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800b9f0:	4b32      	ldr	r3, [pc, #200]	; (800babc <MOT_setData_MOT_CONST_DEC+0xec>)
 800b9f2:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 800b9f4:	4b32      	ldr	r3, [pc, #200]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800b9f6:	f04f 0200 	mov.w	r2, #0
 800b9fa:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();													// 3[mm/s^2]
 800b9fc:	f7ff fabb 	bl	800af76 <MOT_getAcc3>
 800ba00:	eef0 7a40 	vmov.f32	s15, s0
 800ba04:	4b2e      	ldr	r3, [pc, #184]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba06:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 800ba0a:	4b2e      	ldr	r3, [pc, #184]	; (800bac4 <MOT_setData_MOT_CONST_DEC+0xf4>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4a2c      	ldr	r2, [pc, #176]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba10:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;													// 
 800ba12:	4b2c      	ldr	r3, [pc, #176]	; (800bac4 <MOT_setData_MOT_CONST_DEC+0xf4>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	4a2a      	ldr	r2, [pc, #168]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba18:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// ()
 800ba1a:	4a29      	ldr	r2, [pc, #164]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 800ba20:	ed97 7a03 	vldr	s14, [r7, #12]
 800ba24:	edd7 7a05 	vldr	s15, [r7, #20]
 800ba28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba2c:	4b24      	ldr	r3, [pc, #144]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba2e:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= 0;																// 1[m]
 800ba32:	4b23      	ldr	r3, [pc, #140]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba34:	f04f 0200 	mov.w	r2, #0
 800ba38:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1.0 ) * 2.0 );			// 1-2[m]
 800ba3a:	4b21      	ldr	r3, [pc, #132]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba3c:	699b      	ldr	r3, [r3, #24]
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7f4 fdaa 	bl	8000598 <__aeabi_f2d>
 800ba44:	4604      	mov	r4, r0
 800ba46:	460d      	mov	r5, r1
 800ba48:	edd7 7a02 	vldr	s15, [r7, #8]
 800ba4c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800ba50:	4b1c      	ldr	r3, [pc, #112]	; (800bac4 <MOT_setData_MOT_CONST_DEC+0xf4>)
 800ba52:	edd3 6a00 	vldr	s13, [r3]
 800ba56:	4b1b      	ldr	r3, [pc, #108]	; (800bac4 <MOT_setData_MOT_CONST_DEC+0xf4>)
 800ba58:	edd3 7a00 	vldr	s15, [r3]
 800ba5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba60:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ba64:	ee17 0a90 	vmov	r0, s15
 800ba68:	f7f4 fd96 	bl	8000598 <__aeabi_f2d>
 800ba6c:	4680      	mov	r8, r0
 800ba6e:	4689      	mov	r9, r1
 800ba70:	4b13      	ldr	r3, [pc, #76]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	4618      	mov	r0, r3
 800ba76:	f7f4 fd8f 	bl	8000598 <__aeabi_f2d>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	f7f4 fc2d 	bl	80002dc <__adddf3>
 800ba82:	4602      	mov	r2, r0
 800ba84:	460b      	mov	r3, r1
 800ba86:	4640      	mov	r0, r8
 800ba88:	4649      	mov	r1, r9
 800ba8a:	f7f4 ff07 	bl	800089c <__aeabi_ddiv>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	460b      	mov	r3, r1
 800ba92:	4620      	mov	r0, r4
 800ba94:	4629      	mov	r1, r5
 800ba96:	f7f4 fc21 	bl	80002dc <__adddf3>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	4610      	mov	r0, r2
 800baa0:	4619      	mov	r1, r3
 800baa2:	f7f5 f8c9 	bl	8000c38 <__aeabi_d2f>
 800baa6:	4603      	mov	r3, r0
 800baa8:	4a05      	ldr	r2, [pc, #20]	; (800bac0 <MOT_setData_MOT_CONST_DEC+0xf0>)
 800baaa:	6213      	str	r3, [r2, #32]
}
 800baac:	bf00      	nop
 800baae:	3718      	adds	r7, #24
 800bab0:	46bd      	mov	sp, r7
 800bab2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800bab6:	bf00      	nop
 800bab8:	3db851ec 	.word	0x3db851ec
 800babc:	3e0255b0 	.word	0x3e0255b0
 800bac0:	2000b170 	.word	0x2000b170
 800bac4:	200002b0 	.word	0x200002b0

0800bac8 <MOT_setData_MOT_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800bac8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bacc:	b086      	sub	sp, #24
 800bace:	af00      	add	r7, sp, #0
 800bad0:	ed87 0a03 	vstr	s0, [r7, #12]
 800bad4:	edc7 0a02 	vstr	s1, [r7, #8]
 800bad8:	4603      	mov	r3, r0
 800bada:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800badc:	79fb      	ldrb	r3, [r7, #7]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d102      	bne.n	800bae8 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x20>
		f_1blockDist = BLOCK;
 800bae2:	4b4f      	ldr	r3, [pc, #316]	; (800bc20 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x158>)
 800bae4:	617b      	str	r3, [r7, #20]
 800bae6:	e001      	b.n	800baec <MOT_setData_MOT_CONST_DEC_CUSTOM+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800bae8:	4b4e      	ldr	r3, [pc, #312]	; (800bc24 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x15c>)
 800baea:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;									// 
 800baec:	4b4e      	ldr	r3, [pc, #312]	; (800bc28 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x160>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	4a4e      	ldr	r2, [pc, #312]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800baf2:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;									// 
 800baf4:	4b4c      	ldr	r3, [pc, #304]	; (800bc28 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x160>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4a4c      	ldr	r2, [pc, #304]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bafa:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// 
 800bafc:	4a4b      	ldr	r2, [pc, #300]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;									// [mm]
 800bb02:	ed97 7a03 	vldr	s14, [r7, #12]
 800bb06:	edd7 7a05 	vldr	s15, [r7, #20]
 800bb0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb0e:	4b47      	ldr	r3, [pc, #284]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bb10:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 800bb14:	4b45      	ldr	r3, [pc, #276]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bb16:	f04f 0200 	mov.w	r2, #0
 800bb1a:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0 ) * -1.0;	// 3[mm/s^2]
 800bb1c:	edd7 7a02 	vldr	s15, [r7, #8]
 800bb20:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800bb24:	4b40      	ldr	r3, [pc, #256]	; (800bc28 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x160>)
 800bb26:	edd3 6a00 	vldr	s13, [r3]
 800bb2a:	4b3f      	ldr	r3, [pc, #252]	; (800bc28 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x160>)
 800bb2c:	edd3 7a00 	vldr	s15, [r3]
 800bb30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bb34:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bb38:	ee17 0a90 	vmov	r0, s15
 800bb3c:	f7f4 fd2c 	bl	8000598 <__aeabi_f2d>
 800bb40:	4604      	mov	r4, r0
 800bb42:	460d      	mov	r5, r1
 800bb44:	4b39      	ldr	r3, [pc, #228]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bb46:	699b      	ldr	r3, [r3, #24]
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f7f4 fd25 	bl	8000598 <__aeabi_f2d>
 800bb4e:	a332      	add	r3, pc, #200	; (adr r3, 800bc18 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x150>)
 800bb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb54:	f7f4 fbc0 	bl	80002d8 <__aeabi_dsub>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	4610      	mov	r0, r2
 800bb5e:	4619      	mov	r1, r3
 800bb60:	4602      	mov	r2, r0
 800bb62:	460b      	mov	r3, r1
 800bb64:	f7f4 fbba 	bl	80002dc <__adddf3>
 800bb68:	4602      	mov	r2, r0
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	4620      	mov	r0, r4
 800bb6e:	4629      	mov	r1, r5
 800bb70:	f7f4 fe94 	bl	800089c <__aeabi_ddiv>
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	4610      	mov	r0, r2
 800bb7a:	4619      	mov	r1, r3
 800bb7c:	f7f5 f85c 	bl	8000c38 <__aeabi_d2f>
 800bb80:	4603      	mov	r3, r0
 800bb82:	ee07 3a90 	vmov	s15, r3
 800bb86:	eef1 7a67 	vneg.f32	s15, s15
 800bb8a:	4b28      	ldr	r3, [pc, #160]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bb8c:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_l1		= 0;																// 1[m]
 800bb90:	4b26      	ldr	r3, [pc, #152]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bb92:	f04f 0200 	mov.w	r2, #0
 800bb96:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1.0 ) * 2.0 );			// 1-2[m]
 800bb98:	4b24      	ldr	r3, [pc, #144]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bb9a:	699b      	ldr	r3, [r3, #24]
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f7f4 fcfb 	bl	8000598 <__aeabi_f2d>
 800bba2:	4604      	mov	r4, r0
 800bba4:	460d      	mov	r5, r1
 800bba6:	edd7 7a02 	vldr	s15, [r7, #8]
 800bbaa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800bbae:	4b1e      	ldr	r3, [pc, #120]	; (800bc28 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x160>)
 800bbb0:	edd3 6a00 	vldr	s13, [r3]
 800bbb4:	4b1c      	ldr	r3, [pc, #112]	; (800bc28 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x160>)
 800bbb6:	edd3 7a00 	vldr	s15, [r3]
 800bbba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bbbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bbc2:	ee17 0a90 	vmov	r0, s15
 800bbc6:	f7f4 fce7 	bl	8000598 <__aeabi_f2d>
 800bbca:	4680      	mov	r8, r0
 800bbcc:	4689      	mov	r9, r1
 800bbce:	4b17      	ldr	r3, [pc, #92]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bbd0:	689b      	ldr	r3, [r3, #8]
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f7f4 fce0 	bl	8000598 <__aeabi_f2d>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	460b      	mov	r3, r1
 800bbdc:	f7f4 fb7e 	bl	80002dc <__adddf3>
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	460b      	mov	r3, r1
 800bbe4:	4640      	mov	r0, r8
 800bbe6:	4649      	mov	r1, r9
 800bbe8:	f7f4 fe58 	bl	800089c <__aeabi_ddiv>
 800bbec:	4602      	mov	r2, r0
 800bbee:	460b      	mov	r3, r1
 800bbf0:	4620      	mov	r0, r4
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	f7f4 fb72 	bl	80002dc <__adddf3>
 800bbf8:	4602      	mov	r2, r0
 800bbfa:	460b      	mov	r3, r1
 800bbfc:	4610      	mov	r0, r2
 800bbfe:	4619      	mov	r1, r3
 800bc00:	f7f5 f81a 	bl	8000c38 <__aeabi_d2f>
 800bc04:	4603      	mov	r3, r0
 800bc06:	4a09      	ldr	r2, [pc, #36]	; (800bc2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x164>)
 800bc08:	6213      	str	r3, [r2, #32]
}
 800bc0a:	bf00      	nop
 800bc0c:	3718      	adds	r7, #24
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800bc14:	f3af 8000 	nop.w
 800bc18:	47ae147b 	.word	0x47ae147b
 800bc1c:	3f847ae1 	.word	0x3f847ae1
 800bc20:	3db851ec 	.word	0x3db851ec
 800bc24:	3e0255b0 	.word	0x3e0255b0
 800bc28:	200002b0 	.word	0x200002b0
 800bc2c:	2000b170 	.word	0x2000b170

0800bc30 <MOT_getStType>:

enMOT_ST_TYPE MOT_getStType( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800bc30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bc34:	b08e      	sub	sp, #56	; 0x38
 800bc36:	af00      	add	r7, sp, #0
 800bc38:	ed87 0a03 	vstr	s0, [r7, #12]
 800bc3c:	edc7 0a02 	vstr	s1, [r7, #8]
 800bc40:	4603      	mov	r3, r0
 800bc42:	71fb      	strb	r3, [r7, #7]
	float f_l1;							//
	float f_l3;							//
	float f_total;							// [m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800bc44:	79fb      	ldrb	r3, [r7, #7]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d108      	bne.n	800bc5c <MOT_getStType+0x2c>
		f_total	= f_num * BLOCK;
 800bc4a:	edd7 7a03 	vldr	s15, [r7, #12]
 800bc4e:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800bee0 <MOT_getStType+0x2b0>
 800bc52:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc56:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 800bc5a:	e007      	b.n	800bc6c <MOT_getStType+0x3c>
	}
	else{									// 
		f_total	= f_num * BLOCK_SKEW;
 800bc5c:	edd7 7a03 	vldr	s15, [r7, #12]
 800bc60:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 800bee4 <MOT_getStType+0x2b4>
 800bc64:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc68:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34


	/* ================ */
	/*     */
	/* ================ */
	f_v1Div		= f_fin - f_MotNowSpeed;
 800bc6c:	4b9e      	ldr	r3, [pc, #632]	; (800bee8 <MOT_getStType+0x2b8>)
 800bc6e:	edd3 7a00 	vldr	s15, [r3]
 800bc72:	ed97 7a02 	vldr	s14, [r7, #8]
 800bc76:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc7a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_acc1		= MOT_getAcc1();				// 1[mm/s^2]
 800bc7e:	f7ff f96e 	bl	800af5e <MOT_getAcc1>
 800bc82:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	f_t1		= f_v1Div / f_acc1;
 800bc86:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800bc8a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bc8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bc92:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	f_l1 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t1;
 800bc96:	4b94      	ldr	r3, [pc, #592]	; (800bee8 <MOT_getStType+0x2b8>)
 800bc98:	ed93 7a00 	vldr	s14, [r3]
 800bc9c:	edd7 7a02 	vldr	s15, [r7, #8]
 800bca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bca4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bca8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bcac:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800bcb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcb4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	/*   */
	if( f_total <= ( f_l1 + MOT_MOVE_ST_THRESHOLD ) ){
 800bcb8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bcba:	f7f4 fc6d 	bl	8000598 <__aeabi_f2d>
 800bcbe:	4680      	mov	r8, r0
 800bcc0:	4689      	mov	r9, r1
 800bcc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bcc4:	f7f4 fc68 	bl	8000598 <__aeabi_f2d>
 800bcc8:	a381      	add	r3, pc, #516	; (adr r3, 800bed0 <MOT_getStType+0x2a0>)
 800bcca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcce:	f7f4 fb05 	bl	80002dc <__adddf3>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	460b      	mov	r3, r1
 800bcd6:	4640      	mov	r0, r8
 800bcd8:	4649      	mov	r1, r9
 800bcda:	f7f4 ff31 	bl	8000b40 <__aeabi_dcmple>
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d019      	beq.n	800bd18 <MOT_getStType+0xe8>

		/*  */
		if( f_total < ( f_l1 + MOT_MOVE_ST_MIN ) ){
 800bce4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bce6:	f7f4 fc57 	bl	8000598 <__aeabi_f2d>
 800bcea:	4604      	mov	r4, r0
 800bcec:	460d      	mov	r5, r1
 800bcee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bcf0:	f7f4 fc52 	bl	8000598 <__aeabi_f2d>
 800bcf4:	a378      	add	r3, pc, #480	; (adr r3, 800bed8 <MOT_getStType+0x2a8>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	f7f4 faef 	bl	80002dc <__adddf3>
 800bcfe:	4602      	mov	r2, r0
 800bd00:	460b      	mov	r3, r1
 800bd02:	4620      	mov	r0, r4
 800bd04:	4629      	mov	r1, r5
 800bd06:	f7f4 ff11 	bl	8000b2c <__aeabi_dcmplt>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d001      	beq.n	800bd14 <MOT_getStType+0xe4>
//			printf("4\n\r");
			return MOT_ACC_CONST_CUSTOM;		// 4
 800bd10:	2304      	movs	r3, #4
 800bd12:	e0d7      	b.n	800bec4 <MOT_getStType+0x294>
		}
		else{
//			printf("3\n\r");
			return MOT_ACC_CONST;				// 3
 800bd14:	2303      	movs	r3, #3
 800bd16:	e0d5      	b.n	800bec4 <MOT_getStType+0x294>
	}

	/* ================ */
	/*     */
	/* ================ */
	f_v3Div		= f_fin - f_MotNowSpeed;
 800bd18:	4b73      	ldr	r3, [pc, #460]	; (800bee8 <MOT_getStType+0x2b8>)
 800bd1a:	edd3 7a00 	vldr	s15, [r3]
 800bd1e:	ed97 7a02 	vldr	s14, [r7, #8]
 800bd22:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd26:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();				// 3[mm/s^2]
 800bd2a:	f7ff f924 	bl	800af76 <MOT_getAcc3>
 800bd2e:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= f_v3Div / ( f_acc3 * -1.0 );
 800bd32:	6a38      	ldr	r0, [r7, #32]
 800bd34:	f7f4 fc30 	bl	8000598 <__aeabi_f2d>
 800bd38:	4602      	mov	r2, r0
 800bd3a:	460b      	mov	r3, r1
 800bd3c:	4614      	mov	r4, r2
 800bd3e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800bd42:	69f8      	ldr	r0, [r7, #28]
 800bd44:	f7f4 fc28 	bl	8000598 <__aeabi_f2d>
 800bd48:	4602      	mov	r2, r0
 800bd4a:	460b      	mov	r3, r1
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	4629      	mov	r1, r5
 800bd50:	f7f4 fda4 	bl	800089c <__aeabi_ddiv>
 800bd54:	4602      	mov	r2, r0
 800bd56:	460b      	mov	r3, r1
 800bd58:	4610      	mov	r0, r2
 800bd5a:	4619      	mov	r1, r3
 800bd5c:	f7f4 ff6c 	bl	8000c38 <__aeabi_d2f>
 800bd60:	4603      	mov	r3, r0
 800bd62:	61bb      	str	r3, [r7, #24]

	f_l3 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t3;
 800bd64:	4b60      	ldr	r3, [pc, #384]	; (800bee8 <MOT_getStType+0x2b8>)
 800bd66:	ed93 7a00 	vldr	s14, [r3]
 800bd6a:	edd7 7a02 	vldr	s15, [r7, #8]
 800bd6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bd72:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bd76:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd7a:	ed97 7a06 	vldr	s14, [r7, #24]
 800bd7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd82:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( f_total <= ( f_l3 + MOT_MOVE_ST_THRESHOLD ) ){
 800bd86:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd88:	f7f4 fc06 	bl	8000598 <__aeabi_f2d>
 800bd8c:	4604      	mov	r4, r0
 800bd8e:	460d      	mov	r5, r1
 800bd90:	6978      	ldr	r0, [r7, #20]
 800bd92:	f7f4 fc01 	bl	8000598 <__aeabi_f2d>
 800bd96:	a34e      	add	r3, pc, #312	; (adr r3, 800bed0 <MOT_getStType+0x2a0>)
 800bd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9c:	f7f4 fa9e 	bl	80002dc <__adddf3>
 800bda0:	4602      	mov	r2, r0
 800bda2:	460b      	mov	r3, r1
 800bda4:	4620      	mov	r0, r4
 800bda6:	4629      	mov	r1, r5
 800bda8:	f7f4 feca 	bl	8000b40 <__aeabi_dcmple>
 800bdac:	4603      	mov	r3, r0
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d019      	beq.n	800bde6 <MOT_getStType+0x1b6>

		/*  */
		if( f_total < ( f_l3 + MOT_MOVE_ST_MIN ) ){
 800bdb2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bdb4:	f7f4 fbf0 	bl	8000598 <__aeabi_f2d>
 800bdb8:	4604      	mov	r4, r0
 800bdba:	460d      	mov	r5, r1
 800bdbc:	6978      	ldr	r0, [r7, #20]
 800bdbe:	f7f4 fbeb 	bl	8000598 <__aeabi_f2d>
 800bdc2:	a345      	add	r3, pc, #276	; (adr r3, 800bed8 <MOT_getStType+0x2a8>)
 800bdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc8:	f7f4 fa88 	bl	80002dc <__adddf3>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	460b      	mov	r3, r1
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	f7f4 feaa 	bl	8000b2c <__aeabi_dcmplt>
 800bdd8:	4603      	mov	r3, r0
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d001      	beq.n	800bde2 <MOT_getStType+0x1b2>
//			printf("6\n\r");
			return MOT_CONST_DEC_CUSTOM;		// 6
 800bdde:	2306      	movs	r3, #6
 800bde0:	e070      	b.n	800bec4 <MOT_getStType+0x294>
		}
		else{
//			printf("5\n\r");
			return MOT_CONST_DEC;				// 5
 800bde2:	2305      	movs	r3, #5
 800bde4:	e06e      	b.n	800bec4 <MOT_getStType+0x294>
	}

	/* ========== */
	/*    */
	/* ========== */
	f_v1Div		= f_MotTrgtSpeed - f_MotNowSpeed;					// 
 800bde6:	4b41      	ldr	r3, [pc, #260]	; (800beec <MOT_getStType+0x2bc>)
 800bde8:	ed93 7a00 	vldr	s14, [r3]
 800bdec:	4b3e      	ldr	r3, [pc, #248]	; (800bee8 <MOT_getStType+0x2b8>)
 800bdee:	edd3 7a00 	vldr	s15, [r3]
 800bdf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bdf6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_t1		= f_v1Div / f_acc1;
 800bdfa:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800bdfe:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800be02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be06:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_l1		= ( f_MotNowSpeed + f_MotTrgtSpeed ) * 0.5f * f_t1;
 800be0a:	4b37      	ldr	r3, [pc, #220]	; (800bee8 <MOT_getStType+0x2b8>)
 800be0c:	ed93 7a00 	vldr	s14, [r3]
 800be10:	4b36      	ldr	r3, [pc, #216]	; (800beec <MOT_getStType+0x2bc>)
 800be12:	edd3 7a00 	vldr	s15, [r3]
 800be16:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be1a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800be1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800be22:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800be26:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be2a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	f_v3Div		= f_fin - f_MotTrgtSpeed;							// 
 800be2e:	4b2f      	ldr	r3, [pc, #188]	; (800beec <MOT_getStType+0x2bc>)
 800be30:	edd3 7a00 	vldr	s15, [r3]
 800be34:	ed97 7a02 	vldr	s14, [r7, #8]
 800be38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be3c:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();									// 3[mm/s^2]
 800be40:	f7ff f899 	bl	800af76 <MOT_getAcc3>
 800be44:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= -1.0f * f_v3Div / f_acc3;							// 
 800be48:	edd7 7a08 	vldr	s15, [r7, #32]
 800be4c:	eef1 6a67 	vneg.f32	s13, s15
 800be50:	ed97 7a07 	vldr	s14, [r7, #28]
 800be54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be58:	edc7 7a06 	vstr	s15, [r7, #24]
	f_l3		= ( f_MotTrgtSpeed + f_fin ) * 0.5f * f_t3;
 800be5c:	4b23      	ldr	r3, [pc, #140]	; (800beec <MOT_getStType+0x2bc>)
 800be5e:	ed93 7a00 	vldr	s14, [r3]
 800be62:	edd7 7a02 	vldr	s15, [r7, #8]
 800be66:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be6a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800be6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800be72:	ed97 7a06 	vldr	s14, [r7, #24]
 800be76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be7a:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( ( f_total - f_l1 - f_l3 - MOT_MOVE_ST_MIN) >= 0 ){
 800be7e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800be82:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800be86:	ee37 7a67 	vsub.f32	s14, s14, s15
 800be8a:	edd7 7a05 	vldr	s15, [r7, #20]
 800be8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be92:	ee17 0a90 	vmov	r0, s15
 800be96:	f7f4 fb7f 	bl	8000598 <__aeabi_f2d>
 800be9a:	a30f      	add	r3, pc, #60	; (adr r3, 800bed8 <MOT_getStType+0x2a8>)
 800be9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea0:	f7f4 fa1a 	bl	80002d8 <__aeabi_dsub>
 800bea4:	4602      	mov	r2, r0
 800bea6:	460b      	mov	r3, r1
 800bea8:	4610      	mov	r0, r2
 800beaa:	4619      	mov	r1, r3
 800beac:	f04f 0200 	mov.w	r2, #0
 800beb0:	f04f 0300 	mov.w	r3, #0
 800beb4:	f7f4 fe4e 	bl	8000b54 <__aeabi_dcmpge>
 800beb8:	4603      	mov	r3, r0
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d001      	beq.n	800bec2 <MOT_getStType+0x292>
//		printf("1\n\r");
		return MOT_ACC_CONST_DEC;				// 1
 800bebe:	2301      	movs	r3, #1
 800bec0:	e000      	b.n	800bec4 <MOT_getStType+0x294>
	}
	/*  */
	else{
//		printf("2\n\r");
		return MOT_ACC_CONST_DEC_CUSTOM;		// 2
 800bec2:	2302      	movs	r3, #2
	}
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3738      	adds	r7, #56	; 0x38
 800bec8:	46bd      	mov	sp, r7
 800beca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800bece:	bf00      	nop
 800bed0:	76c8b439 	.word	0x76c8b439
 800bed4:	3f8a9fbe 	.word	0x3f8a9fbe
 800bed8:	47ae147b 	.word	0x47ae147b
 800bedc:	3f847ae1 	.word	0x3f847ae1
 800bee0:	3db851ec 	.word	0x3db851ec
 800bee4:	3e0255b0 	.word	0x3e0255b0
 800bee8:	200002b0 	.word	0x200002b0
 800beec:	200002b4 	.word	0x200002b4

0800bef0 <MOT_go_FinSpeed>:

void MOT_go_FinSpeed( float f_num, float f_fin, enMOT_GO_ST_TYPE en_goStType )
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b086      	sub	sp, #24
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	ed87 0a03 	vstr	s0, [r7, #12]
 800befa:	edc7 0a02 	vstr	s1, [r7, #8]
 800befe:	4603      	mov	r3, r0
 800bf00:	71fb      	strb	r3, [r7, #7]
	enMOT_ST_TYPE 		en_type 		= MOT_getStType( f_num, f_fin, en_goStType);			// 
 800bf02:	79fb      	ldrb	r3, [r7, #7]
 800bf04:	4618      	mov	r0, r3
 800bf06:	edd7 0a02 	vldr	s1, [r7, #8]
 800bf0a:	ed97 0a03 	vldr	s0, [r7, #12]
 800bf0e:	f7ff fe8f 	bl	800bc30 <MOT_getStType>
 800bf12:	4603      	mov	r3, r0
 800bf14:	75fb      	strb	r3, [r7, #23]

	/*  */
	switch( en_type ){
 800bf16:	7dfb      	ldrb	r3, [r7, #23]
 800bf18:	3b01      	subs	r3, #1
 800bf1a:	2b05      	cmp	r3, #5
 800bf1c:	d873      	bhi.n	800c006 <MOT_go_FinSpeed+0x116>
 800bf1e:	a201      	add	r2, pc, #4	; (adr r2, 800bf24 <MOT_go_FinSpeed+0x34>)
 800bf20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf24:	0800bf3d 	.word	0x0800bf3d
 800bf28:	0800bf5f 	.word	0x0800bf5f
 800bf2c:	0800bf81 	.word	0x0800bf81
 800bf30:	0800bfa3 	.word	0x0800bfa3
 800bf34:	0800bfc3 	.word	0x0800bfc3
 800bf38:	0800bfe5 	.word	0x0800bfe5

		case MOT_ACC_CONST_DEC:				// [01] 
			MOT_setData_ACC_CONST_DEC( f_num, f_fin, en_goStType );					// 
 800bf3c:	79fb      	ldrb	r3, [r7, #7]
 800bf3e:	4618      	mov	r0, r3
 800bf40:	edd7 0a02 	vldr	s1, [r7, #8]
 800bf44:	ed97 0a03 	vldr	s0, [r7, #12]
 800bf48:	f7ff fa22 	bl	800b390 <MOT_setData_ACC_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800bf4c:	79fa      	ldrb	r2, [r7, #7]
 800bf4e:	7dfb      	ldrb	r3, [r7, #23]
 800bf50:	4611      	mov	r1, r2
 800bf52:	4618      	mov	r0, r3
 800bf54:	ed97 0a02 	vldr	s0, [r7, #8]
 800bf58:	f7ff f81a 	bl	800af90 <MOT_goBlock_AccConstDec>
			break;
 800bf5c:	e054      	b.n	800c008 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_DEC_CUSTOM:		// [02] 
			MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );		// 
 800bf5e:	79fb      	ldrb	r3, [r7, #7]
 800bf60:	4618      	mov	r0, r3
 800bf62:	edd7 0a02 	vldr	s1, [r7, #8]
 800bf66:	ed97 0a03 	vldr	s0, [r7, #12]
 800bf6a:	f7ff fac1 	bl	800b4f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800bf6e:	79fa      	ldrb	r2, [r7, #7]
 800bf70:	7dfb      	ldrb	r3, [r7, #23]
 800bf72:	4611      	mov	r1, r2
 800bf74:	4618      	mov	r0, r3
 800bf76:	ed97 0a02 	vldr	s0, [r7, #8]
 800bf7a:	f7ff f809 	bl	800af90 <MOT_goBlock_AccConstDec>
			break;
 800bf7e:	e043      	b.n	800c008 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST:				// [03] 
			MOT_setData_MOT_ACC_CONST( f_num, f_fin, en_goStType );					// 
 800bf80:	79fb      	ldrb	r3, [r7, #7]
 800bf82:	4618      	mov	r0, r3
 800bf84:	edd7 0a02 	vldr	s1, [r7, #8]
 800bf88:	ed97 0a03 	vldr	s0, [r7, #12]
 800bf8c:	f7ff fc12 	bl	800b7b4 <MOT_setData_MOT_ACC_CONST>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800bf90:	79fa      	ldrb	r2, [r7, #7]
 800bf92:	7dfb      	ldrb	r3, [r7, #23]
 800bf94:	4611      	mov	r1, r2
 800bf96:	4618      	mov	r0, r3
 800bf98:	ed97 0a02 	vldr	s0, [r7, #8]
 800bf9c:	f7fe fff8 	bl	800af90 <MOT_goBlock_AccConstDec>
			break;
 800bfa0:	e032      	b.n	800c008 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_CUSTOM:		// [04] 
			MOT_setData_MOT_ACC_CONST_CUSTOM( f_num, f_fin, en_goStType );			// 
 800bfa2:	79fb      	ldrb	r3, [r7, #7]
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	edd7 0a02 	vldr	s1, [r7, #8]
 800bfaa:	ed97 0a03 	vldr	s0, [r7, #12]
 800bfae:	f7ff fc6f 	bl	800b890 <MOT_setData_MOT_ACC_CONST_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, MOT_GO_ST_NORMAL );			// 
 800bfb2:	7dfb      	ldrb	r3, [r7, #23]
 800bfb4:	2100      	movs	r1, #0
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	ed97 0a02 	vldr	s0, [r7, #8]
 800bfbc:	f7fe ffe8 	bl	800af90 <MOT_goBlock_AccConstDec>
			break;
 800bfc0:	e022      	b.n	800c008 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC:				// [05] 
			MOT_setData_MOT_CONST_DEC( f_num, f_fin, en_goStType );					// 
 800bfc2:	79fb      	ldrb	r3, [r7, #7]
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	edd7 0a02 	vldr	s1, [r7, #8]
 800bfca:	ed97 0a03 	vldr	s0, [r7, #12]
 800bfce:	f7ff fcff 	bl	800b9d0 <MOT_setData_MOT_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800bfd2:	79fa      	ldrb	r2, [r7, #7]
 800bfd4:	7dfb      	ldrb	r3, [r7, #23]
 800bfd6:	4611      	mov	r1, r2
 800bfd8:	4618      	mov	r0, r3
 800bfda:	ed97 0a02 	vldr	s0, [r7, #8]
 800bfde:	f7fe ffd7 	bl	800af90 <MOT_goBlock_AccConstDec>
			break;
 800bfe2:	e011      	b.n	800c008 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC_CUSTOM:		// [06] 
			MOT_setData_MOT_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );			// 
 800bfe4:	79fb      	ldrb	r3, [r7, #7]
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	edd7 0a02 	vldr	s1, [r7, #8]
 800bfec:	ed97 0a03 	vldr	s0, [r7, #12]
 800bff0:	f7ff fd6a 	bl	800bac8 <MOT_setData_MOT_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800bff4:	79fa      	ldrb	r2, [r7, #7]
 800bff6:	7dfb      	ldrb	r3, [r7, #23]
 800bff8:	4611      	mov	r1, r2
 800bffa:	4618      	mov	r0, r3
 800bffc:	ed97 0a02 	vldr	s0, [r7, #8]
 800c000:	f7fe ffc6 	bl	800af90 <MOT_goBlock_AccConstDec>
			break;
 800c004:	e000      	b.n	800c008 <MOT_go_FinSpeed+0x118>

		default:
			break;
 800c006:	bf00      	nop
	}

}
 800c008:	bf00      	nop
 800c00a:	3718      	adds	r7, #24
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}

0800c010 <MOT_goBlock_FinSpeed>:

void MOT_goBlock_FinSpeed( float f_num, float f_fin )
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b082      	sub	sp, #8
 800c014:	af00      	add	r7, sp, #0
 800c016:	ed87 0a01 	vstr	s0, [r7, #4]
 800c01a:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_NORMAL );		// 
 800c01e:	2000      	movs	r0, #0
 800c020:	edd7 0a00 	vldr	s1, [r7]
 800c024:	ed97 0a01 	vldr	s0, [r7, #4]
 800c028:	f7ff ff62 	bl	800bef0 <MOT_go_FinSpeed>
}
 800c02c:	bf00      	nop
 800c02e:	3708      	adds	r7, #8
 800c030:	46bd      	mov	sp, r7
 800c032:	bd80      	pop	{r7, pc}

0800c034 <MOT_goSkewBlock_FinSpeed>:

void MOT_goSkewBlock_FinSpeed( float f_num, float f_fin )
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b082      	sub	sp, #8
 800c038:	af00      	add	r7, sp, #0
 800c03a:	ed87 0a01 	vstr	s0, [r7, #4]
 800c03e:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_SKEW );		// 
 800c042:	2001      	movs	r0, #1
 800c044:	edd7 0a00 	vldr	s1, [r7]
 800c048:	ed97 0a01 	vldr	s0, [r7, #4]
 800c04c:	f7ff ff50 	bl	800bef0 <MOT_go_FinSpeed>
}
 800c050:	bf00      	nop
 800c052:	3708      	adds	r7, #8
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}

0800c058 <MOT_goBlock_Const>:

void MOT_goBlock_Const(float f_num)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b0a0      	sub	sp, #128	; 0x80
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	ed87 0a01 	vstr	s0, [r7, #4]
	stCTRL_DATA		st_data;
	stMOT_DATA		st_info;

	GYRO_staErrChkAngle();
 800c062:	f7fc fd0d 	bl	8008a80 <GYRO_staErrChkAngle>

	/* ---------------- */
	/*     */
	/* ---------------- */
	/*  */
	st_info.f_dist		= f_num * BLOCK;													// [m]
 800c066:	edd7 7a01 	vldr	s15, [r7, #4]
 800c06a:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800c294 <MOT_goBlock_Const+0x23c>
 800c06e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c072:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24


	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_CONST;
 800c076:	2301      	movs	r3, #1
 800c078:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	st_data.f_acc			= 0;					// 
 800c07c:	f04f 0300 	mov.w	r3, #0
 800c080:	65bb      	str	r3, [r7, #88]	; 0x58
	st_data.f_now			= f_MotNowSpeed;			// 
 800c082:	4b85      	ldr	r3, [pc, #532]	; (800c298 <MOT_goBlock_Const+0x240>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	65fb      	str	r3, [r7, #92]	; 0x5c
	st_data.f_trgt			= f_MotNowSpeed;			// 
 800c088:	4b83      	ldr	r3, [pc, #524]	; (800c298 <MOT_goBlock_Const+0x240>)
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	663b      	str	r3, [r7, #96]	; 0x60
	st_data.f_nowDist		= 0;				// 
 800c08e:	f04f 0300 	mov.w	r3, #0
 800c092:	667b      	str	r3, [r7, #100]	; 0x64
	st_data.f_dist			= st_info.f_dist;			// 
 800c094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c096:	66bb      	str	r3, [r7, #104]	; 0x68
	st_data.f_accAngleS		= 0;					// 
 800c098:	f04f 0300 	mov.w	r3, #0
 800c09c:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_data.f_nowAngleS		= 0;					// 
 800c09e:	f04f 0300 	mov.w	r3, #0
 800c0a2:	673b      	str	r3, [r7, #112]	; 0x70
	st_data.f_trgtAngleS		= 0;					// 
 800c0a4:	f04f 0300 	mov.w	r3, #0
 800c0a8:	677b      	str	r3, [r7, #116]	; 0x74
	st_data.f_nowAngle		= 0;					// 
 800c0aa:	f04f 0300 	mov.w	r3, #0
 800c0ae:	67bb      	str	r3, [r7, #120]	; 0x78
	st_data.f_angle			= 0;					// 
 800c0b0:	f04f 0300 	mov.w	r3, #0
 800c0b4:	67fb      	str	r3, [r7, #124]	; 0x7c
	st_data.f_time 			= 0;					//  [sec]  
 800c0b6:	f04f 0300 	mov.w	r3, #0
 800c0ba:	657b      	str	r3, [r7, #84]	; 0x54
	CTRL_clrData();										// 
 800c0bc:	f7f9 fb74 	bl	80057a8 <CTRL_clrData>
	CTRL_setData( &st_data );						// 
 800c0c0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f7f9 fc55 	bl	8005974 <CTRL_setData>
	Set_TrgtSpeed(f_MotNowSpeed);
 800c0ca:	4b73      	ldr	r3, [pc, #460]	; (800c298 <MOT_goBlock_Const+0x240>)
 800c0cc:	edd3 7a00 	vldr	s15, [r3]
 800c0d0:	eeb0 0a67 	vmov.f32	s0, s15
 800c0d4:	f7f9 fad2 	bl	800567c <Set_TrgtSpeed>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_info.f_dist ){				// 
 800c0d8:	e012      	b.n	800c100 <MOT_goBlock_Const+0xa8>
		if( SYS_isOutOfCtrl() == TRUE ){
 800c0da:	f7fc f96b 	bl	80083b4 <SYS_isOutOfCtrl>
 800c0de:	4603      	mov	r3, r0
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d008      	beq.n	800c0f6 <MOT_goBlock_Const+0x9e>
			CTRL_stop();
 800c0e4:	f7f9 fb50 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800c0e8:	2000      	movs	r0, #0
 800c0ea:	f7fc f995 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800c0ee:	2001      	movs	r0, #1
 800c0f0:	f7fc f992 	bl	8008418 <DCM_brakeMot>
			break;
 800c0f4:	e011      	b.n	800c11a <MOT_goBlock_Const+0xc2>
		}				// 
		if(MOT_setWallEdgeDist()==TRUE) break;
 800c0f6:	f001 fa33 	bl	800d560 <MOT_setWallEdgeDist>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d10b      	bne.n	800c118 <MOT_goBlock_Const+0xc0>
	while( Get_NowDist() < st_info.f_dist ){				// 
 800c100:	f7f9 fa92 	bl	8005628 <Get_NowDist>
 800c104:	eeb0 7a40 	vmov.f32	s14, s0
 800c108:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c10c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c114:	d4e1      	bmi.n	800c0da <MOT_goBlock_Const+0x82>
 800c116:	e000      	b.n	800c11a <MOT_goBlock_Const+0xc2>
		if(MOT_setWallEdgeDist()==TRUE) break;
 800c118:	bf00      	nop
	}

	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 800c11a:	4b60      	ldr	r3, [pc, #384]	; (800c29c <MOT_goBlock_Const+0x244>)
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d05c      	beq.n	800c1dc <MOT_goBlock_Const+0x184>
 800c122:	4b5f      	ldr	r3, [pc, #380]	; (800c2a0 <MOT_goBlock_Const+0x248>)
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	f083 0301 	eor.w	r3, r3, #1
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d055      	beq.n	800c1dc <MOT_goBlock_Const+0x184>
		st_data.en_type			= CTRL_CONST;
 800c130:	2301      	movs	r3, #1
 800c132:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		st_data.f_acc			= 0;						// 
 800c136:	f04f 0300 	mov.w	r3, #0
 800c13a:	65bb      	str	r3, [r7, #88]	; 0x58
		st_data.f_now			= st_Info.f_last;			// 
 800c13c:	4b59      	ldr	r3, [pc, #356]	; (800c2a4 <MOT_goBlock_Const+0x24c>)
 800c13e:	695b      	ldr	r3, [r3, #20]
 800c140:	65fb      	str	r3, [r7, #92]	; 0x5c
		st_data.f_trgt			= st_Info.f_last;			// 
 800c142:	4b58      	ldr	r3, [pc, #352]	; (800c2a4 <MOT_goBlock_Const+0x24c>)
 800c144:	695b      	ldr	r3, [r3, #20]
 800c146:	663b      	str	r3, [r7, #96]	; 0x60
		st_data.f_nowDist		= Get_NowDist();				// 
 800c148:	f7f9 fa6e 	bl	8005628 <Get_NowDist>
 800c14c:	eef0 7a40 	vmov.f32	s15, s0
 800c150:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		st_data.f_dist			= Get_NowDist() + 0.045f;	// 90.0ff_NowDist
 800c154:	f7f9 fa68 	bl	8005628 <Get_NowDist>
 800c158:	eef0 7a40 	vmov.f32	s15, s0
 800c15c:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800c2a8 <MOT_goBlock_Const+0x250>
 800c160:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c164:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		st_data.f_accAngleS		= 0;						// 
 800c168:	f04f 0300 	mov.w	r3, #0
 800c16c:	66fb      	str	r3, [r7, #108]	; 0x6c
		st_data.f_nowAngleS		= 0;						// 
 800c16e:	f04f 0300 	mov.w	r3, #0
 800c172:	673b      	str	r3, [r7, #112]	; 0x70
		st_data.f_trgtAngleS	= 0;						// 
 800c174:	f04f 0300 	mov.w	r3, #0
 800c178:	677b      	str	r3, [r7, #116]	; 0x74
		st_data.f_nowAngle		= 0;						// 
 800c17a:	f04f 0300 	mov.w	r3, #0
 800c17e:	67bb      	str	r3, [r7, #120]	; 0x78
		st_data.f_angle			= 0;						// 
 800c180:	f04f 0300 	mov.w	r3, #0
 800c184:	67fb      	str	r3, [r7, #124]	; 0x7c
		st_data.f_time 			= 0;						//  [sec]  
 800c186:	f04f 0300 	mov.w	r3, #0
 800c18a:	657b      	str	r3, [r7, #84]	; 0x54
		CTRL_clrData();										// /
 800c18c:	f7f9 fb0c 	bl	80057a8 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800c190:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800c194:	4618      	mov	r0, r3
 800c196:	f7f9 fbed 	bl	8005974 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 800c19a:	e012      	b.n	800c1c2 <MOT_goBlock_Const+0x16a>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c19c:	f7fc f90a 	bl	80083b4 <SYS_isOutOfCtrl>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d008      	beq.n	800c1b8 <MOT_goBlock_Const+0x160>
				CTRL_stop();
 800c1a6:	f7f9 faef 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	f7fc f934 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c1b0:	2001      	movs	r0, #1
 800c1b2:	f7fc f931 	bl	8008418 <DCM_brakeMot>
				break;
 800c1b6:	e011      	b.n	800c1dc <MOT_goBlock_Const+0x184>
			}				
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800c1b8:	f001 fa16 	bl	800d5e8 <MOT_setWallEdgeDist_LoopWait>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d10b      	bne.n	800c1da <MOT_goBlock_Const+0x182>
		while( Get_NowDist() < st_data.f_dist ){				// 
 800c1c2:	f7f9 fa31 	bl	8005628 <Get_NowDist>
 800c1c6:	eeb0 7a40 	vmov.f32	s14, s0
 800c1ca:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800c1ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c1d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1d6:	d4e1      	bmi.n	800c19c <MOT_goBlock_Const+0x144>
 800c1d8:	e000      	b.n	800c1dc <MOT_goBlock_Const+0x184>
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800c1da:	bf00      	nop
		}
	}
	/* straight for edge */
	if( f_WallEdgeAddDist != 0.0f)
 800c1dc:	4b33      	ldr	r3, [pc, #204]	; (800c2ac <MOT_goBlock_Const+0x254>)
 800c1de:	edd3 7a00 	vldr	s15, [r3]
 800c1e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c1e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1ea:	d044      	beq.n	800c276 <MOT_goBlock_Const+0x21e>
	{
		st_data.en_type			= CTRL_CONST;
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		st_data.f_acc			= 0;						// 
 800c1f2:	f04f 0300 	mov.w	r3, #0
 800c1f6:	65bb      	str	r3, [r7, #88]	; 0x58
		st_data.f_now			= st_Info.f_last;			// 
 800c1f8:	4b2a      	ldr	r3, [pc, #168]	; (800c2a4 <MOT_goBlock_Const+0x24c>)
 800c1fa:	695b      	ldr	r3, [r3, #20]
 800c1fc:	65fb      	str	r3, [r7, #92]	; 0x5c
		st_data.f_trgt			= st_Info.f_last;			// 
 800c1fe:	4b29      	ldr	r3, [pc, #164]	; (800c2a4 <MOT_goBlock_Const+0x24c>)
 800c200:	695b      	ldr	r3, [r3, #20]
 800c202:	663b      	str	r3, [r7, #96]	; 0x60
		st_data.f_nowDist		= 0;						// 
 800c204:	f04f 0300 	mov.w	r3, #0
 800c208:	667b      	str	r3, [r7, #100]	; 0x64
		st_data.f_dist			= f_WallEdgeAddDist;		// 
 800c20a:	4b28      	ldr	r3, [pc, #160]	; (800c2ac <MOT_goBlock_Const+0x254>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	66bb      	str	r3, [r7, #104]	; 0x68
		st_data.f_accAngleS		= 0;						// 
 800c210:	f04f 0300 	mov.w	r3, #0
 800c214:	66fb      	str	r3, [r7, #108]	; 0x6c
		st_data.f_nowAngleS		= 0;						// 
 800c216:	f04f 0300 	mov.w	r3, #0
 800c21a:	673b      	str	r3, [r7, #112]	; 0x70
		st_data.f_trgtAngleS	= 0;						// 
 800c21c:	f04f 0300 	mov.w	r3, #0
 800c220:	677b      	str	r3, [r7, #116]	; 0x74
		st_data.f_nowAngle		= 0;						// 
 800c222:	f04f 0300 	mov.w	r3, #0
 800c226:	67bb      	str	r3, [r7, #120]	; 0x78
		st_data.f_angle			= 0;						// 
 800c228:	f04f 0300 	mov.w	r3, #0
 800c22c:	67fb      	str	r3, [r7, #124]	; 0x7c
		st_data.f_time 			= 0;						//  [sec]  
 800c22e:	f04f 0300 	mov.w	r3, #0
 800c232:	657b      	str	r3, [r7, #84]	; 0x54
		CTRL_clrData();										// /
 800c234:	f7f9 fab8 	bl	80057a8 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800c238:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800c23c:	4618      	mov	r0, r3
 800c23e:	f7f9 fb99 	bl	8005974 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){			// 
 800c242:	e00d      	b.n	800c260 <MOT_goBlock_Const+0x208>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c244:	f7fc f8b6 	bl	80083b4 <SYS_isOutOfCtrl>
 800c248:	4603      	mov	r3, r0
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d008      	beq.n	800c260 <MOT_goBlock_Const+0x208>
				CTRL_stop();
 800c24e:	f7f9 fa9b 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c252:	2000      	movs	r0, #0
 800c254:	f7fc f8e0 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c258:	2001      	movs	r0, #1
 800c25a:	f7fc f8dd 	bl	8008418 <DCM_brakeMot>
				break;
 800c25e:	e00a      	b.n	800c276 <MOT_goBlock_Const+0x21e>
		while( Get_NowDist() < st_data.f_dist ){			// 
 800c260:	f7f9 f9e2 	bl	8005628 <Get_NowDist>
 800c264:	eeb0 7a40 	vmov.f32	s14, s0
 800c268:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800c26c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c274:	d4e6      	bmi.n	800c244 <MOT_goBlock_Const+0x1ec>
			}				
		}
	}

	MOT_setWallEdgeType( MOT_WALL_EDGE_NONE );		// 
 800c276:	2000      	movs	r0, #0
 800c278:	f001 f940 	bl	800d4fc <MOT_setWallEdgeType>
	GYRO_endErrChkAngle();
 800c27c:	f7fc fc12 	bl	8008aa4 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist,*/st_data.f_angle);
 800c280:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800c284:	eeb0 0a67 	vmov.f32	s0, s15
 800c288:	f7f9 fb30 	bl	80058ec <CTRL_setNowData_Err>
}
 800c28c:	bf00      	nop
 800c28e:	3780      	adds	r7, #128	; 0x80
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}
 800c294:	3db851ec 	.word	0x3db851ec
 800c298:	200002b0 	.word	0x200002b0
 800c29c:	200002c8 	.word	0x200002c8
 800c2a0:	200002c9 	.word	0x200002c9
 800c2a4:	2000b170 	.word	0x2000b170
 800c2a8:	3d3851ec 	.word	0x3d3851ec
 800c2ac:	200002cc 	.word	0x200002cc

0800c2b0 <MOT_getAccAngle1>:
	CTRL_clrData();
	CTRL_setData(&test);
}

float MOT_getAccAngle1( void )
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_accAngle;
 800c2b4:	2016      	movs	r0, #22
 800c2b6:	f7f6 fa85 	bl	80027c4 <PARAM_getSpeed>
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	ee07 3a90 	vmov	s15, r3
}
 800c2c2:	eeb0 0a67 	vmov.f32	s0, s15
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <MOT_getAccAngle3>:

float MOT_getAccAngle3( void )
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_decAngle;
 800c2cc:	2016      	movs	r0, #22
 800c2ce:	f7f6 fa79 	bl	80027c4 <PARAM_getSpeed>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	ee07 3a90 	vmov	s15, r3
}
 800c2da:	eeb0 0a67 	vmov.f32	s0, s15
 800c2de:	bd80      	pop	{r7, pc}

0800c2e0 <MOT_turn>:

void MOT_turn( enMOT_TURN_CMD en_type )
{
 800c2e0:	b5b0      	push	{r4, r5, r7, lr}
 800c2e2:	b0a2      	sub	sp, #136	; 0x88
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	71fb      	strb	r3, [r7, #7]
//	float		f_angle2 = A2_MIN;	//2[rad]
	float		f_angle1;	//1[rad]
	float		f_angle3;	//3[rad]
	float		us_trgtAngleS;	//[rad/s]

	us_trgtAngleS = 2.8*PI;//500;
 800c2ea:	4bc4      	ldr	r3, [pc, #784]	; (800c5fc <MOT_turn+0x31c>)
 800c2ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_accAngleS1= MOT_getAccAngle1();												// 1[rad/s^2]
 800c2f0:	f7ff ffde 	bl	800c2b0 <MOT_getAccAngle1>
 800c2f4:	eef0 7a40 	vmov.f32	s15, s0
 800c2f8:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	st_info.f_accAngleS3= MOT_getAccAngle3();												// 3[rad/s^2]
 800c2fc:	f7ff ffe4 	bl	800c2c8 <MOT_getAccAngle3>
 800c300:	eef0 7a40 	vmov.f32	s15, s0
 800c304:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	/*  */
	st_info.f_nowAngleS	= 0;																// 
 800c308:	f04f 0300 	mov.w	r3, #0
 800c30c:	667b      	str	r3, [r7, #100]	; 0x64
	st_info.f_trgtAngleS= (float)us_trgtAngleS;												// 
 800c30e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c312:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_lastAngleS= 0;																// 
 800c314:	f04f 0300 	mov.w	r3, #0
 800c318:	66fb      	str	r3, [r7, #108]	; 0x6c

	/*  */
	switch( en_type ){
 800c31a:	79fb      	ldrb	r3, [r7, #7]
 800c31c:	2b05      	cmp	r3, #5
 800c31e:	d821      	bhi.n	800c364 <MOT_turn+0x84>
 800c320:	a201      	add	r2, pc, #4	; (adr r2, 800c328 <MOT_turn+0x48>)
 800c322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c326:	bf00      	nop
 800c328:	0800c341 	.word	0x0800c341
 800c32c:	0800c347 	.word	0x0800c347
 800c330:	0800c34d 	.word	0x0800c34d
 800c334:	0800c353 	.word	0x0800c353
 800c338:	0800c359 	.word	0x0800c359
 800c33c:	0800c35f 	.word	0x0800c35f
		case MOT_R90:	st_info.f_angle =  -PI/2.0 - ANGLE_OFFSET1_R;	break;					// [rad]
 800c340:	4baf      	ldr	r3, [pc, #700]	; (800c600 <MOT_turn+0x320>)
 800c342:	673b      	str	r3, [r7, #112]	; 0x70
 800c344:	e012      	b.n	800c36c <MOT_turn+0x8c>
		case MOT_L90:	st_info.f_angle =   PI/2.0 + ANGLE_OFFSET1;		break;					// [rad]
 800c346:	4baf      	ldr	r3, [pc, #700]	; (800c604 <MOT_turn+0x324>)
 800c348:	673b      	str	r3, [r7, #112]	; 0x70
 800c34a:	e00f      	b.n	800c36c <MOT_turn+0x8c>
		case MOT_R180:	st_info.f_angle = -PI - ANGLE_OFFSET2_R;	break;					// [rad]
 800c34c:	4bae      	ldr	r3, [pc, #696]	; (800c608 <MOT_turn+0x328>)
 800c34e:	673b      	str	r3, [r7, #112]	; 0x70
 800c350:	e00c      	b.n	800c36c <MOT_turn+0x8c>
		case MOT_L180:	st_info.f_angle =  PI + ANGLE_OFFSET2;		break;					// [rad]
 800c352:	4bae      	ldr	r3, [pc, #696]	; (800c60c <MOT_turn+0x32c>)
 800c354:	673b      	str	r3, [r7, #112]	; 0x70
 800c356:	e009      	b.n	800c36c <MOT_turn+0x8c>
		case MOT_R360:	st_info.f_angle = -2.0*PI - ANGLE_OFFSET3;		break;					// [rad]
 800c358:	4bad      	ldr	r3, [pc, #692]	; (800c610 <MOT_turn+0x330>)
 800c35a:	673b      	str	r3, [r7, #112]	; 0x70
 800c35c:	e006      	b.n	800c36c <MOT_turn+0x8c>
		case MOT_L360:	st_info.f_angle =  2.0*PI + ANGLE_OFFSET3;		break;					// [rad]
 800c35e:	4bad      	ldr	r3, [pc, #692]	; (800c614 <MOT_turn+0x334>)
 800c360:	673b      	str	r3, [r7, #112]	; 0x70
 800c362:	e003      	b.n	800c36c <MOT_turn+0x8c>
		default:
			printf("error\r\n");
 800c364:	48ac      	ldr	r0, [pc, #688]	; (800c618 <MOT_turn+0x338>)
 800c366:	f00b f855 	bl	8017414 <puts>
			break;
 800c36a:	bf00      	nop
	}
	f_angle3 = ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / 2.0 * ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / st_info.f_accAngleS3;						// 3[rad]
 800c36c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800c370:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800c374:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c378:	ee17 0a90 	vmov	r0, s15
 800c37c:	f7f4 f90c 	bl	8000598 <__aeabi_f2d>
 800c380:	f04f 0200 	mov.w	r2, #0
 800c384:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c388:	f7f4 fa88 	bl	800089c <__aeabi_ddiv>
 800c38c:	4602      	mov	r2, r0
 800c38e:	460b      	mov	r3, r1
 800c390:	4614      	mov	r4, r2
 800c392:	461d      	mov	r5, r3
 800c394:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800c398:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800c39c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c3a0:	ee17 0a90 	vmov	r0, s15
 800c3a4:	f7f4 f8f8 	bl	8000598 <__aeabi_f2d>
 800c3a8:	4602      	mov	r2, r0
 800c3aa:	460b      	mov	r3, r1
 800c3ac:	4620      	mov	r0, r4
 800c3ae:	4629      	mov	r1, r5
 800c3b0:	f7f4 f94a 	bl	8000648 <__aeabi_dmul>
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	460b      	mov	r3, r1
 800c3b8:	4614      	mov	r4, r2
 800c3ba:	461d      	mov	r5, r3
 800c3bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7f4 f8ea 	bl	8000598 <__aeabi_f2d>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	4620      	mov	r0, r4
 800c3ca:	4629      	mov	r1, r5
 800c3cc:	f7f4 fa66 	bl	800089c <__aeabi_ddiv>
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	460b      	mov	r3, r1
 800c3d4:	4610      	mov	r0, r2
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	f7f4 fc2e 	bl	8000c38 <__aeabi_d2f>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	f_angle1 = ( 0.0 - st_info.f_trgtAngleS) / 2.0 * ( 0.0 - st_info.f_trgtAngleS ) / st_info.f_accAngleS1;
 800c3e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7f4 f8d7 	bl	8000598 <__aeabi_f2d>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	f04f 0000 	mov.w	r0, #0
 800c3f2:	f04f 0100 	mov.w	r1, #0
 800c3f6:	f7f3 ff6f 	bl	80002d8 <__aeabi_dsub>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4610      	mov	r0, r2
 800c400:	4619      	mov	r1, r3
 800c402:	f04f 0200 	mov.w	r2, #0
 800c406:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c40a:	f7f4 fa47 	bl	800089c <__aeabi_ddiv>
 800c40e:	4602      	mov	r2, r0
 800c410:	460b      	mov	r3, r1
 800c412:	4614      	mov	r4, r2
 800c414:	461d      	mov	r5, r3
 800c416:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c418:	4618      	mov	r0, r3
 800c41a:	f7f4 f8bd 	bl	8000598 <__aeabi_f2d>
 800c41e:	4602      	mov	r2, r0
 800c420:	460b      	mov	r3, r1
 800c422:	f04f 0000 	mov.w	r0, #0
 800c426:	f04f 0100 	mov.w	r1, #0
 800c42a:	f7f3 ff55 	bl	80002d8 <__aeabi_dsub>
 800c42e:	4602      	mov	r2, r0
 800c430:	460b      	mov	r3, r1
 800c432:	4620      	mov	r0, r4
 800c434:	4629      	mov	r1, r5
 800c436:	f7f4 f907 	bl	8000648 <__aeabi_dmul>
 800c43a:	4602      	mov	r2, r0
 800c43c:	460b      	mov	r3, r1
 800c43e:	4614      	mov	r4, r2
 800c440:	461d      	mov	r5, r3
 800c442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c444:	4618      	mov	r0, r3
 800c446:	f7f4 f8a7 	bl	8000598 <__aeabi_f2d>
 800c44a:	4602      	mov	r2, r0
 800c44c:	460b      	mov	r3, r1
 800c44e:	4620      	mov	r0, r4
 800c450:	4629      	mov	r1, r5
 800c452:	f7f4 fa23 	bl	800089c <__aeabi_ddiv>
 800c456:	4602      	mov	r2, r0
 800c458:	460b      	mov	r3, r1
 800c45a:	4610      	mov	r0, r2
 800c45c:	4619      	mov	r1, r3
 800c45e:	f7f4 fbeb 	bl	8000c38 <__aeabi_d2f>
 800c462:	4603      	mov	r3, r0
 800c464:	67fb      	str	r3, [r7, #124]	; 0x7c


	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c466:	79fb      	ldrb	r3, [r7, #7]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d005      	beq.n	800c478 <MOT_turn+0x198>
 800c46c:	79fb      	ldrb	r3, [r7, #7]
 800c46e:	2b02      	cmp	r3, #2
 800c470:	d002      	beq.n	800c478 <MOT_turn+0x198>
 800c472:	79fb      	ldrb	r3, [r7, #7]
 800c474:	2b04      	cmp	r3, #4
 800c476:	d14a      	bne.n	800c50e <MOT_turn+0x22e>
		st_info.f_trgtAngleS*= -1.0;															// 
 800c478:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c47a:	4618      	mov	r0, r3
 800c47c:	f7f4 f88c 	bl	8000598 <__aeabi_f2d>
 800c480:	4602      	mov	r2, r0
 800c482:	460b      	mov	r3, r1
 800c484:	4610      	mov	r0, r2
 800c486:	4619      	mov	r1, r3
 800c488:	f7f4 fbd6 	bl	8000c38 <__aeabi_d2f>
 800c48c:	4603      	mov	r3, r0
 800c48e:	ee07 3a90 	vmov	s15, r3
 800c492:	eef1 7a67 	vneg.f32	s15, s15
 800c496:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		f_angle1			*= -1.0;
 800c49a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c49c:	f7f4 f87c 	bl	8000598 <__aeabi_f2d>
 800c4a0:	4602      	mov	r2, r0
 800c4a2:	460b      	mov	r3, r1
 800c4a4:	4610      	mov	r0, r2
 800c4a6:	4619      	mov	r1, r3
 800c4a8:	f7f4 fbc6 	bl	8000c38 <__aeabi_d2f>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	ee07 3a90 	vmov	s15, r3
 800c4b2:	eef1 7a67 	vneg.f32	s15, s15
 800c4b6:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
//		f_angle2 			*= -1;															// 
		f_angle3 			*= -1.0;															// 
 800c4ba:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800c4be:	f7f4 f86b 	bl	8000598 <__aeabi_f2d>
 800c4c2:	4602      	mov	r2, r0
 800c4c4:	460b      	mov	r3, r1
 800c4c6:	4610      	mov	r0, r2
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	f7f4 fbb5 	bl	8000c38 <__aeabi_d2f>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	ee07 3a90 	vmov	s15, r3
 800c4d4:	eef1 7a67 	vneg.f32	s15, s15
 800c4d8:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		st_info.f_angle1	= f_angle1;						// 1[rad]
 800c4dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c4de:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 800c4e0:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800c4e4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800c4e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c4ec:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Right;
 800c4f0:	4b4a      	ldr	r3, [pc, #296]	; (800c61c <MOT_turn+0x33c>)
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 > ( A1_MIN * -1.0 ) ){
 800c4f6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800c4fa:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800c620 <MOT_turn+0x340>
 800c4fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c506:	dd1a      	ble.n	800c53e <MOT_turn+0x25e>
			st_info.f_angle1 = A1_MIN * -1.0;
 800c508:	4b46      	ldr	r3, [pc, #280]	; (800c624 <MOT_turn+0x344>)
 800c50a:	677b      	str	r3, [r7, #116]	; 0x74
		if( st_info.f_angle1 > ( A1_MIN * -1.0 ) ){
 800c50c:	e017      	b.n	800c53e <MOT_turn+0x25e>
		}
	}
	else{
		st_info.f_angle1	= f_angle1;						// 1[rad]
 800c50e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c510:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 800c512:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800c516:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800c51a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c51e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Left;
 800c522:	4b3e      	ldr	r3, [pc, #248]	; (800c61c <MOT_turn+0x33c>)
 800c524:	2201      	movs	r2, #1
 800c526:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 < A1_MIN ){
 800c528:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800c52c:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800c628 <MOT_turn+0x348>
 800c530:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c538:	d501      	bpl.n	800c53e <MOT_turn+0x25e>
			st_info.f_angle1 = A1_MIN;
 800c53a:	4b3c      	ldr	r3, [pc, #240]	; (800c62c <MOT_turn+0x34c>)
 800c53c:	677b      	str	r3, [r7, #116]	; 0x74
		}
	}


	GYRO_staErrChkAngle();			// 
 800c53e:	f7fc fa9f 	bl	8008a80 <GYRO_staErrChkAngle>
	/*             */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_ACC_TRUN;
 800c542:	2307      	movs	r3, #7
 800c544:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 800c546:	f04f 0300 	mov.w	r3, #0
 800c54a:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800c54c:	f04f 0300 	mov.w	r3, #0
 800c550:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800c552:	f04f 0300 	mov.w	r3, #0
 800c556:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 800c558:	f04f 0300 	mov.w	r3, #0
 800c55c:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 800c55e:	f04f 0300 	mov.w	r3, #0
 800c562:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 800c564:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c566:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;						// 
 800c568:	f04f 0300 	mov.w	r3, #0
 800c56c:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 800c56e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c570:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;						// 
 800c572:	f04f 0300 	mov.w	r3, #0
 800c576:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1;			// 
 800c578:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c57a:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 800c57c:	f04f 0300 	mov.w	r3, #0
 800c580:	60fb      	str	r3, [r7, #12]
	CTRL_clrData();										// /
 800c582:	f7f9 f911 	bl	80057a8 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 800c586:	f107 0308 	add.w	r3, r7, #8
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7f9 f9f2 	bl	8005974 <CTRL_setData>
	DCM_staMotAll();									// ON
 800c590:	f7fb ff66 	bl	8008460 <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c594:	79fb      	ldrb	r3, [r7, #7]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d015      	beq.n	800c5c6 <MOT_turn+0x2e6>
 800c59a:	79fb      	ldrb	r3, [r7, #7]
 800c59c:	2b02      	cmp	r3, #2
 800c59e:	d012      	beq.n	800c5c6 <MOT_turn+0x2e6>
 800c5a0:	79fb      	ldrb	r3, [r7, #7]
 800c5a2:	2b04      	cmp	r3, #4
 800c5a4:	d146      	bne.n	800c634 <MOT_turn+0x354>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 800c5a6:	e00e      	b.n	800c5c6 <MOT_turn+0x2e6>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c5a8:	f7fb ff04 	bl	80083b4 <SYS_isOutOfCtrl>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d009      	beq.n	800c5c6 <MOT_turn+0x2e6>
				CTRL_stop();
 800c5b2:	f7f9 f8e9 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800c5b6:	2000      	movs	r0, #0
 800c5b8:	f7fb ff2e 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800c5bc:	2001      	movs	r0, #1
 800c5be:	f7fb ff2b 	bl	8008418 <DCM_brakeMot>
				break;
 800c5c2:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c5c4:	e041      	b.n	800c64a <MOT_turn+0x36a>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 800c5c6:	f7f9 f877 	bl	80056b8 <Get_NowAngle>
 800c5ca:	eeb0 7a40 	vmov.f32	s14, s0
 800c5ce:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800c5d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c5d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5da:	dce5      	bgt.n	800c5a8 <MOT_turn+0x2c8>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c5dc:	e035      	b.n	800c64a <MOT_turn+0x36a>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 800c5de:	f7fb fee9 	bl	80083b4 <SYS_isOutOfCtrl>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d025      	beq.n	800c634 <MOT_turn+0x354>
				CTRL_stop();
 800c5e8:	f7f9 f8ce 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800c5ec:	2000      	movs	r0, #0
 800c5ee:	f7fb ff13 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800c5f2:	2001      	movs	r0, #1
 800c5f4:	f7fb ff10 	bl	8008418 <DCM_brakeMot>
				break;
 800c5f8:	e027      	b.n	800c64a <MOT_turn+0x36a>
 800c5fa:	bf00      	nop
 800c5fc:	410cbe45 	.word	0x410cbe45
 800c600:	bfc90fd0 	.word	0xbfc90fd0
 800c604:	3fc90fd0 	.word	0x3fc90fd0
 800c608:	c0490fd0 	.word	0xc0490fd0
 800c60c:	40490fd0 	.word	0x40490fd0
 800c610:	c0c90fd0 	.word	0xc0c90fd0
 800c614:	40c90fd0 	.word	0x40c90fd0
 800c618:	0801c564 	.word	0x0801c564
 800c61c:	2000084c 	.word	0x2000084c
 800c620:	bedf66e8 	.word	0xbedf66e8
 800c624:	bedf66e8 	.word	0xbedf66e8
 800c628:	3edf66e8 	.word	0x3edf66e8
 800c62c:	3edf66e8 	.word	0x3edf66e8
 800c630:	beb2b8b9 	.word	0xbeb2b8b9
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
 800c634:	f7f9 f840 	bl	80056b8 <Get_NowAngle>
 800c638:	eeb0 7a40 	vmov.f32	s14, s0
 800c63c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800c640:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c648:	d4c9      	bmi.n	800c5de <MOT_turn+0x2fe>
//	printf("finish\n");

	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c64a:	79fb      	ldrb	r3, [r7, #7]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d005      	beq.n	800c65c <MOT_turn+0x37c>
 800c650:	79fb      	ldrb	r3, [r7, #7]
 800c652:	2b02      	cmp	r3, #2
 800c654:	d002      	beq.n	800c65c <MOT_turn+0x37c>
 800c656:	79fb      	ldrb	r3, [r7, #7]
 800c658:	2b04      	cmp	r3, #4
 800c65a:	d164      	bne.n	800c726 <MOT_turn+0x446>
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2.0 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 800c65c:	f7f9 f848 	bl	80056f0 <Get_TrgtAngleS>
 800c660:	eeb0 7a40 	vmov.f32	s14, s0
 800c664:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800c668:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c66c:	ee17 0a90 	vmov	r0, s15
 800c670:	f7f3 ff92 	bl	8000598 <__aeabi_f2d>
 800c674:	f04f 0200 	mov.w	r2, #0
 800c678:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c67c:	f7f4 f90e 	bl	800089c <__aeabi_ddiv>
 800c680:	4602      	mov	r2, r0
 800c682:	460b      	mov	r3, r1
 800c684:	4614      	mov	r4, r2
 800c686:	461d      	mov	r5, r3
 800c688:	f7f9 f832 	bl	80056f0 <Get_TrgtAngleS>
 800c68c:	eeb0 7a40 	vmov.f32	s14, s0
 800c690:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800c694:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c698:	ee17 0a90 	vmov	r0, s15
 800c69c:	f7f3 ff7c 	bl	8000598 <__aeabi_f2d>
 800c6a0:	4602      	mov	r2, r0
 800c6a2:	460b      	mov	r3, r1
 800c6a4:	4620      	mov	r0, r4
 800c6a6:	4629      	mov	r1, r5
 800c6a8:	f7f3 ffce 	bl	8000648 <__aeabi_dmul>
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	4614      	mov	r4, r2
 800c6b2:	461d      	mov	r5, r3
 800c6b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7f3 ff6e 	bl	8000598 <__aeabi_f2d>
 800c6bc:	4602      	mov	r2, r0
 800c6be:	460b      	mov	r3, r1
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	f7f4 f8ea 	bl	800089c <__aeabi_ddiv>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	460b      	mov	r3, r1
 800c6cc:	4610      	mov	r0, r2
 800c6ce:	4619      	mov	r1, r3
 800c6d0:	f7f4 fab2 	bl	8000c38 <__aeabi_d2f>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_angle3			= -1.0 * f_angle3;
 800c6da:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800c6de:	f7f3 ff5b 	bl	8000598 <__aeabi_f2d>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	4610      	mov	r0, r2
 800c6e8:	4619      	mov	r1, r3
 800c6ea:	f7f4 faa5 	bl	8000c38 <__aeabi_d2f>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	ee07 3a90 	vmov	s15, r3
 800c6f4:	eef1 7a67 	vneg.f32	s15, s15
 800c6f8:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 > A3_MIN*-1.0 ) f_angle3 = A3_MIN * -1.0;																	// 
 800c6fc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800c700:	ed1f 7a35 	vldr	s14, [pc, #-212]	; 800c630 <MOT_turn+0x350>
 800c704:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c70c:	dd02      	ble.n	800c714 <MOT_turn+0x434>
 800c70e:	4bc6      	ldr	r3, [pc, #792]	; (800ca28 <MOT_turn+0x748>)
 800c710:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;// 1+2[rad]
 800c714:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800c718:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800c71c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c720:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 800c724:	e052      	b.n	800c7cc <MOT_turn+0x4ec>

	}
	else{
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2.0 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 800c726:	f7f8 ffe3 	bl	80056f0 <Get_TrgtAngleS>
 800c72a:	eeb0 7a40 	vmov.f32	s14, s0
 800c72e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800c732:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c736:	ee17 0a90 	vmov	r0, s15
 800c73a:	f7f3 ff2d 	bl	8000598 <__aeabi_f2d>
 800c73e:	f04f 0200 	mov.w	r2, #0
 800c742:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c746:	f7f4 f8a9 	bl	800089c <__aeabi_ddiv>
 800c74a:	4602      	mov	r2, r0
 800c74c:	460b      	mov	r3, r1
 800c74e:	4614      	mov	r4, r2
 800c750:	461d      	mov	r5, r3
 800c752:	f7f8 ffcd 	bl	80056f0 <Get_TrgtAngleS>
 800c756:	eeb0 7a40 	vmov.f32	s14, s0
 800c75a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800c75e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c762:	ee17 0a90 	vmov	r0, s15
 800c766:	f7f3 ff17 	bl	8000598 <__aeabi_f2d>
 800c76a:	4602      	mov	r2, r0
 800c76c:	460b      	mov	r3, r1
 800c76e:	4620      	mov	r0, r4
 800c770:	4629      	mov	r1, r5
 800c772:	f7f3 ff69 	bl	8000648 <__aeabi_dmul>
 800c776:	4602      	mov	r2, r0
 800c778:	460b      	mov	r3, r1
 800c77a:	4614      	mov	r4, r2
 800c77c:	461d      	mov	r5, r3
 800c77e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c780:	4618      	mov	r0, r3
 800c782:	f7f3 ff09 	bl	8000598 <__aeabi_f2d>
 800c786:	4602      	mov	r2, r0
 800c788:	460b      	mov	r3, r1
 800c78a:	4620      	mov	r0, r4
 800c78c:	4629      	mov	r1, r5
 800c78e:	f7f4 f885 	bl	800089c <__aeabi_ddiv>
 800c792:	4602      	mov	r2, r0
 800c794:	460b      	mov	r3, r1
 800c796:	4610      	mov	r0, r2
 800c798:	4619      	mov	r1, r3
 800c79a:	f7f4 fa4d 	bl	8000c38 <__aeabi_d2f>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if( f_angle3 < A3_MIN ) f_angle3 = A3_MIN;																			// 
 800c7a4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800c7a8:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 800ca2c <MOT_turn+0x74c>
 800c7ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7b4:	d502      	bpl.n	800c7bc <MOT_turn+0x4dc>
 800c7b6:	4b9e      	ldr	r3, [pc, #632]	; (800ca30 <MOT_turn+0x750>)
 800c7b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;																// 1+2[rad]
 800c7bc:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800c7c0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800c7c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c7c8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
//		printf("   [f_angle3]%d [f_angle1_2]%d\n\r", (int32_t)f_angle3, (int32_t)	st_info.f_angle1_2 );
	}
//	printf("[f_TrgtAngleS] %5.2f,st_info.f_angle1_2%5.2f,f_angle2%5.2f\n\r",f_TrgtAngleS,st_info.f_angle1_2,f_angle3);
	st_data.en_type			= CTRL_CONST_TRUN;
 800c7cc:	2308      	movs	r3, #8
 800c7ce:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 800c7d0:	f04f 0300 	mov.w	r3, #0
 800c7d4:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800c7d6:	f04f 0300 	mov.w	r3, #0
 800c7da:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800c7dc:	f04f 0300 	mov.w	r3, #0
 800c7e0:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 800c7e2:	f04f 0300 	mov.w	r3, #0
 800c7e6:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 800c7e8:	f04f 0300 	mov.w	r3, #0
 800c7ec:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;						// 
 800c7ee:	f04f 0300 	mov.w	r3, #0
 800c7f2:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 800c7f4:	f7f8 ff7c 	bl	80056f0 <Get_TrgtAngleS>
 800c7f8:	eef0 7a40 	vmov.f32	s15, s0
 800c7fc:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= Get_TrgtAngleS();				// 
 800c800:	f7f8 ff76 	bl	80056f0 <Get_TrgtAngleS>
 800c804:	eef0 7a40 	vmov.f32	s15, s0
 800c808:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 800c80c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c80e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1_2;			// 
 800c810:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c812:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 800c814:	f04f 0300 	mov.w	r3, #0
 800c818:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 800c81a:	f107 0308 	add.w	r3, r7, #8
 800c81e:	4618      	mov	r0, r3
 800c820:	f7f9 f8a8 	bl	8005974 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c824:	79fb      	ldrb	r3, [r7, #7]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d015      	beq.n	800c856 <MOT_turn+0x576>
 800c82a:	79fb      	ldrb	r3, [r7, #7]
 800c82c:	2b02      	cmp	r3, #2
 800c82e:	d012      	beq.n	800c856 <MOT_turn+0x576>
 800c830:	79fb      	ldrb	r3, [r7, #7]
 800c832:	2b04      	cmp	r3, #4
 800c834:	d129      	bne.n	800c88a <MOT_turn+0x5aa>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800c836:	e00e      	b.n	800c856 <MOT_turn+0x576>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800c838:	f7fb fdbc 	bl	80083b4 <SYS_isOutOfCtrl>
 800c83c:	4603      	mov	r3, r0
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d009      	beq.n	800c856 <MOT_turn+0x576>
				CTRL_stop();
 800c842:	f7f8 ffa1 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800c846:	2000      	movs	r0, #0
 800c848:	f7fb fde6 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800c84c:	2001      	movs	r0, #1
 800c84e:	f7fb fde3 	bl	8008418 <DCM_brakeMot>
				break;
 800c852:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c854:	e024      	b.n	800c8a0 <MOT_turn+0x5c0>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800c856:	f7f8 ff2f 	bl	80056b8 <Get_NowAngle>
 800c85a:	eeb0 7a40 	vmov.f32	s14, s0
 800c85e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800c862:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c86a:	dce5      	bgt.n	800c838 <MOT_turn+0x558>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c86c:	e018      	b.n	800c8a0 <MOT_turn+0x5c0>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800c86e:	f7fb fda1 	bl	80083b4 <SYS_isOutOfCtrl>
 800c872:	4603      	mov	r3, r0
 800c874:	2b00      	cmp	r3, #0
 800c876:	d008      	beq.n	800c88a <MOT_turn+0x5aa>
				CTRL_stop();
 800c878:	f7f8 ff86 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800c87c:	2000      	movs	r0, #0
 800c87e:	f7fb fdcb 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800c882:	2001      	movs	r0, #1
 800c884:	f7fb fdc8 	bl	8008418 <DCM_brakeMot>
				break;
 800c888:	e00a      	b.n	800c8a0 <MOT_turn+0x5c0>
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
 800c88a:	f7f8 ff15 	bl	80056b8 <Get_NowAngle>
 800c88e:	eeb0 7a40 	vmov.f32	s14, s0
 800c892:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800c896:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c89a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c89e:	d4e6      	bmi.n	800c86e <MOT_turn+0x58e>
//	printf("finish2\n");

	/* ------ */
	/*  //   */
	/* ------ */
	st_data.en_type			= CTRL_DEC_TRUN;
 800c8a0:	2309      	movs	r3, #9
 800c8a2:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 800c8a4:	f04f 0300 	mov.w	r3, #0
 800c8a8:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800c8aa:	f04f 0300 	mov.w	r3, #0
 800c8ae:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800c8b0:	f04f 0300 	mov.w	r3, #0
 800c8b4:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 800c8b6:	f04f 0300 	mov.w	r3, #0
 800c8ba:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 800c8bc:	f04f 0300 	mov.w	r3, #0
 800c8c0:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 800c8c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c8c4:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 800c8c6:	f7f8 ff13 	bl	80056f0 <Get_TrgtAngleS>
 800c8ca:	eef0 7a40 	vmov.f32	s15, s0
 800c8ce:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;						// 
 800c8d2:	f04f 0300 	mov.w	r3, #0
 800c8d6:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 800c8d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c8da:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle;			// 
 800c8dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c8de:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 800c8e0:	f04f 0300 	mov.w	r3, #0
 800c8e4:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 800c8e6:	f107 0308 	add.w	r3, r7, #8
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7f9 f842 	bl	8005974 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c8f0:	79fb      	ldrb	r3, [r7, #7]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d023      	beq.n	800c93e <MOT_turn+0x65e>
 800c8f6:	79fb      	ldrb	r3, [r7, #7]
 800c8f8:	2b02      	cmp	r3, #2
 800c8fa:	d020      	beq.n	800c93e <MOT_turn+0x65e>
 800c8fc:	79fb      	ldrb	r3, [r7, #7]
 800c8fe:	2b04      	cmp	r3, #4
 800c900:	d158      	bne.n	800c9b4 <MOT_turn+0x6d4>
		while( Get_NowAngle() > ( st_info.f_angle-0.004) ){		// 
 800c902:	e01c      	b.n	800c93e <MOT_turn+0x65e>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 800c904:	f7fb fd56 	bl	80083b4 <SYS_isOutOfCtrl>
 800c908:	4603      	mov	r3, r0
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d008      	beq.n	800c920 <MOT_turn+0x640>
				CTRL_stop();
 800c90e:	f7f8 ff3b 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800c912:	2000      	movs	r0, #0
 800c914:	f7fb fd80 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800c918:	2001      	movs	r0, #1
 800c91a:	f7fb fd7d 	bl	8008418 <DCM_brakeMot>
				break;
 800c91e:	e02b      	b.n	800c978 <MOT_turn+0x698>
			}				// 
			if((escape_wait>0.5)&&(search_flag == TRUE))break;
 800c920:	4b44      	ldr	r3, [pc, #272]	; (800ca34 <MOT_turn+0x754>)
 800c922:	edd3 7a00 	vldr	s15, [r3]
 800c926:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c92a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c92e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c932:	dc00      	bgt.n	800c936 <MOT_turn+0x656>
 800c934:	e003      	b.n	800c93e <MOT_turn+0x65e>
 800c936:	4b40      	ldr	r3, [pc, #256]	; (800ca38 <MOT_turn+0x758>)
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d11b      	bne.n	800c976 <MOT_turn+0x696>
		while( Get_NowAngle() > ( st_info.f_angle-0.004) ){		// 
 800c93e:	f7f8 febb 	bl	80056b8 <Get_NowAngle>
 800c942:	ee10 3a10 	vmov	r3, s0
 800c946:	4618      	mov	r0, r3
 800c948:	f7f3 fe26 	bl	8000598 <__aeabi_f2d>
 800c94c:	4604      	mov	r4, r0
 800c94e:	460d      	mov	r5, r1
 800c950:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c952:	4618      	mov	r0, r3
 800c954:	f7f3 fe20 	bl	8000598 <__aeabi_f2d>
 800c958:	a331      	add	r3, pc, #196	; (adr r3, 800ca20 <MOT_turn+0x740>)
 800c95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95e:	f7f3 fcbb 	bl	80002d8 <__aeabi_dsub>
 800c962:	4602      	mov	r2, r0
 800c964:	460b      	mov	r3, r1
 800c966:	4620      	mov	r0, r4
 800c968:	4629      	mov	r1, r5
 800c96a:	f7f4 f8fd 	bl	8000b68 <__aeabi_dcmpgt>
 800c96e:	4603      	mov	r3, r0
 800c970:	2b00      	cmp	r3, #0
 800c972:	d1c7      	bne.n	800c904 <MOT_turn+0x624>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c974:	e03b      	b.n	800c9ee <MOT_turn+0x70e>
			if((escape_wait>0.5)&&(search_flag == TRUE))break;
 800c976:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800c978:	e039      	b.n	800c9ee <MOT_turn+0x70e>
	}
	else{
		while( Get_NowAngle() < ( st_info.f_angle+0.004 ) ){		// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800c97a:	f7fb fd1b 	bl	80083b4 <SYS_isOutOfCtrl>
 800c97e:	4603      	mov	r3, r0
 800c980:	2b00      	cmp	r3, #0
 800c982:	d008      	beq.n	800c996 <MOT_turn+0x6b6>
				CTRL_stop();
 800c984:	f7f8 ff00 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800c988:	2000      	movs	r0, #0
 800c98a:	f7fb fd45 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800c98e:	2001      	movs	r0, #1
 800c990:	f7fb fd42 	bl	8008418 <DCM_brakeMot>
				break;
 800c994:	e02b      	b.n	800c9ee <MOT_turn+0x70e>
			}				// 
			if((escape_wait>0.5)&&(search_flag == TRUE))break;
 800c996:	4b27      	ldr	r3, [pc, #156]	; (800ca34 <MOT_turn+0x754>)
 800c998:	edd3 7a00 	vldr	s15, [r3]
 800c99c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c9a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c9a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9a8:	dc00      	bgt.n	800c9ac <MOT_turn+0x6cc>
 800c9aa:	e003      	b.n	800c9b4 <MOT_turn+0x6d4>
 800c9ac:	4b22      	ldr	r3, [pc, #136]	; (800ca38 <MOT_turn+0x758>)
 800c9ae:	781b      	ldrb	r3, [r3, #0]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d11b      	bne.n	800c9ec <MOT_turn+0x70c>
		while( Get_NowAngle() < ( st_info.f_angle+0.004 ) ){		// 
 800c9b4:	f7f8 fe80 	bl	80056b8 <Get_NowAngle>
 800c9b8:	ee10 3a10 	vmov	r3, s0
 800c9bc:	4618      	mov	r0, r3
 800c9be:	f7f3 fdeb 	bl	8000598 <__aeabi_f2d>
 800c9c2:	4604      	mov	r4, r0
 800c9c4:	460d      	mov	r5, r1
 800c9c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f7f3 fde5 	bl	8000598 <__aeabi_f2d>
 800c9ce:	a314      	add	r3, pc, #80	; (adr r3, 800ca20 <MOT_turn+0x740>)
 800c9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d4:	f7f3 fc82 	bl	80002dc <__adddf3>
 800c9d8:	4602      	mov	r2, r0
 800c9da:	460b      	mov	r3, r1
 800c9dc:	4620      	mov	r0, r4
 800c9de:	4629      	mov	r1, r5
 800c9e0:	f7f4 f8a4 	bl	8000b2c <__aeabi_dcmplt>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d1c7      	bne.n	800c97a <MOT_turn+0x69a>
 800c9ea:	e000      	b.n	800c9ee <MOT_turn+0x70e>
			if((escape_wait>0.5)&&(search_flag == TRUE))break;
 800c9ec:	bf00      	nop
//			log_in(f_TrgtAngle);
		}
	}
//	printf("finish3\n");
	/*  */
	LL_mDelay(200);				// 
 800c9ee:	20c8      	movs	r0, #200	; 0xc8
 800c9f0:	f009 fd32 	bl	8016458 <LL_mDelay>
	CTRL_stop();			// 
 800c9f4:	f7f8 fec8 	bl	8005788 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800c9f8:	2000      	movs	r0, #0
 800c9fa:	f7fb fd0d 	bl	8008418 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800c9fe:	2001      	movs	r0, #1
 800ca00:	f7fb fd0a 	bl	8008418 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// 
 800ca04:	f7fc f84e 	bl	8008aa4 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist,*/st_data.f_angle);
 800ca08:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800ca0c:	eeb0 0a67 	vmov.f32	s0, s15
 800ca10:	f7f8 ff6c 	bl	80058ec <CTRL_setNowData_Err>
}
 800ca14:	bf00      	nop
 800ca16:	3788      	adds	r7, #136	; 0x88
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bdb0      	pop	{r4, r5, r7, pc}
 800ca1c:	f3af 8000 	nop.w
 800ca20:	d2f1a9fc 	.word	0xd2f1a9fc
 800ca24:	3f70624d 	.word	0x3f70624d
 800ca28:	beb2b8b9 	.word	0xbeb2b8b9
 800ca2c:	3eb2b8b9 	.word	0x3eb2b8b9
 800ca30:	3eb2b8b9 	.word	0x3eb2b8b9
 800ca34:	20000c54 	.word	0x20000c54
 800ca38:	20000850 	.word	0x20000850

0800ca3c <MOT_setSuraStaSpeed>:

void MOT_setSuraStaSpeed( float f_speed , uint8_t sura_cmd)
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b083      	sub	sp, #12
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	ed87 0a01 	vstr	s0, [r7, #4]
 800ca46:	4603      	mov	r3, r0
 800ca48:	70fb      	strb	r3, [r7, #3]
	if(sura_cmd == SLA_90){
 800ca4a:	78fb      	ldrb	r3, [r7, #3]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d103      	bne.n	800ca58 <MOT_setSuraStaSpeed+0x1c>
		f_MotSuraStaSpeed_90S = f_speed;
 800ca50:	4a0e      	ldr	r2, [pc, #56]	; (800ca8c <MOT_setSuraStaSpeed+0x50>)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6013      	str	r3, [r2, #0]
		f_MotSuraStaSpeed_135S = f_speed;
	}	else if(sura_cmd == SLA_N90){
		f_MotSuraStaSpeed_V90 = f_speed;
	}

}
 800ca56:	e013      	b.n	800ca80 <MOT_setSuraStaSpeed+0x44>
	}	else if(sura_cmd == SLA_45){
 800ca58:	78fb      	ldrb	r3, [r7, #3]
 800ca5a:	2b01      	cmp	r3, #1
 800ca5c:	d103      	bne.n	800ca66 <MOT_setSuraStaSpeed+0x2a>
		f_MotSuraStaSpeed_45S = f_speed;
 800ca5e:	4a0c      	ldr	r2, [pc, #48]	; (800ca90 <MOT_setSuraStaSpeed+0x54>)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6013      	str	r3, [r2, #0]
}
 800ca64:	e00c      	b.n	800ca80 <MOT_setSuraStaSpeed+0x44>
	}	else if(sura_cmd == SLA_135){
 800ca66:	78fb      	ldrb	r3, [r7, #3]
 800ca68:	2b02      	cmp	r3, #2
 800ca6a:	d103      	bne.n	800ca74 <MOT_setSuraStaSpeed+0x38>
		f_MotSuraStaSpeed_135S = f_speed;
 800ca6c:	4a09      	ldr	r2, [pc, #36]	; (800ca94 <MOT_setSuraStaSpeed+0x58>)
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	6013      	str	r3, [r2, #0]
}
 800ca72:	e005      	b.n	800ca80 <MOT_setSuraStaSpeed+0x44>
	}	else if(sura_cmd == SLA_N90){
 800ca74:	78fb      	ldrb	r3, [r7, #3]
 800ca76:	2b03      	cmp	r3, #3
 800ca78:	d102      	bne.n	800ca80 <MOT_setSuraStaSpeed+0x44>
		f_MotSuraStaSpeed_V90 = f_speed;
 800ca7a:	4a07      	ldr	r2, [pc, #28]	; (800ca98 <MOT_setSuraStaSpeed+0x5c>)
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	6013      	str	r3, [r2, #0]
}
 800ca80:	bf00      	nop
 800ca82:	370c      	adds	r7, #12
 800ca84:	46bd      	mov	sp, r7
 800ca86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8a:	4770      	bx	lr
 800ca8c:	200002b8 	.word	0x200002b8
 800ca90:	200002bc 	.word	0x200002bc
 800ca94:	200002c0 	.word	0x200002c0
 800ca98:	200002c4 	.word	0x200002c4

0800ca9c <MOT_getSuraStaSpeed>:

float MOT_getSuraStaSpeed( uint8_t sura_cmd )
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b085      	sub	sp, #20
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	4603      	mov	r3, r0
 800caa4:	71fb      	strb	r3, [r7, #7]
	float sura_speed;

	if(sura_cmd == SLA_90){
 800caa6:	79fb      	ldrb	r3, [r7, #7]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d103      	bne.n	800cab4 <MOT_getSuraStaSpeed+0x18>
		sura_speed = f_MotSuraStaSpeed_90S;
 800caac:	4b10      	ldr	r3, [pc, #64]	; (800caf0 <MOT_getSuraStaSpeed+0x54>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	60fb      	str	r3, [r7, #12]
 800cab2:	e013      	b.n	800cadc <MOT_getSuraStaSpeed+0x40>
	}else if(sura_cmd == SLA_45){
 800cab4:	79fb      	ldrb	r3, [r7, #7]
 800cab6:	2b01      	cmp	r3, #1
 800cab8:	d103      	bne.n	800cac2 <MOT_getSuraStaSpeed+0x26>
		sura_speed = f_MotSuraStaSpeed_45S;
 800caba:	4b0e      	ldr	r3, [pc, #56]	; (800caf4 <MOT_getSuraStaSpeed+0x58>)
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	60fb      	str	r3, [r7, #12]
 800cac0:	e00c      	b.n	800cadc <MOT_getSuraStaSpeed+0x40>
	}else if(sura_cmd == SLA_135){
 800cac2:	79fb      	ldrb	r3, [r7, #7]
 800cac4:	2b02      	cmp	r3, #2
 800cac6:	d103      	bne.n	800cad0 <MOT_getSuraStaSpeed+0x34>
		sura_speed = f_MotSuraStaSpeed_135S;
 800cac8:	4b0b      	ldr	r3, [pc, #44]	; (800caf8 <MOT_getSuraStaSpeed+0x5c>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	60fb      	str	r3, [r7, #12]
 800cace:	e005      	b.n	800cadc <MOT_getSuraStaSpeed+0x40>
	}else if(sura_cmd == SLA_N90){
 800cad0:	79fb      	ldrb	r3, [r7, #7]
 800cad2:	2b03      	cmp	r3, #3
 800cad4:	d102      	bne.n	800cadc <MOT_getSuraStaSpeed+0x40>
		sura_speed = f_MotSuraStaSpeed_V90;
 800cad6:	4b09      	ldr	r3, [pc, #36]	; (800cafc <MOT_getSuraStaSpeed+0x60>)
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	60fb      	str	r3, [r7, #12]
	}
	return sura_speed;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	ee07 3a90 	vmov	s15, r3
}
 800cae2:	eeb0 0a67 	vmov.f32	s0, s15
 800cae6:	3714      	adds	r7, #20
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr
 800caf0:	200002b8 	.word	0x200002b8
 800caf4:	200002bc 	.word	0x200002bc
 800caf8:	200002c0 	.word	0x200002c0
 800cafc:	200002c4 	.word	0x200002c4

0800cb00 <MOT_setTrgtSpeed>:

float MOT_setTrgtSpeed(float f_speed)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b083      	sub	sp, #12
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotTrgtSpeed = f_speed;
 800cb0a:	4a07      	ldr	r2, [pc, #28]	; (800cb28 <MOT_setTrgtSpeed+0x28>)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6013      	str	r3, [r2, #0]
	return f_MotTrgtSpeed;
 800cb10:	4b05      	ldr	r3, [pc, #20]	; (800cb28 <MOT_setTrgtSpeed+0x28>)
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	ee07 3a90 	vmov	s15, r3
}
 800cb18:	eeb0 0a67 	vmov.f32	s0, s15
 800cb1c:	370c      	adds	r7, #12
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb24:	4770      	bx	lr
 800cb26:	bf00      	nop
 800cb28:	200002b4 	.word	0x200002b4

0800cb2c <MOT_setNowSpeed>:

void MOT_setNowSpeed(float f_speed)
{
 800cb2c:	b480      	push	{r7}
 800cb2e:	b083      	sub	sp, #12
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotNowSpeed = f_speed;
 800cb36:	4a04      	ldr	r2, [pc, #16]	; (800cb48 <MOT_setNowSpeed+0x1c>)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	6013      	str	r3, [r2, #0]
}
 800cb3c:	bf00      	nop
 800cb3e:	370c      	adds	r7, #12
 800cb40:	46bd      	mov	sp, r7
 800cb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb46:	4770      	bx	lr
 800cb48:	200002b0 	.word	0x200002b0

0800cb4c <MOT_goHitBackWall>:

void MOT_goHitBackWall(void)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b09e      	sub	sp, #120	; 0x78
 800cb50:	af00      	add	r7, sp, #0

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1= 1200.0;												// 1[rad/s^2]												// 3[rad/s^2]
 800cb52:	4b25      	ldr	r3, [pc, #148]	; (800cbe8 <MOT_goHitBackWall+0x9c>)
 800cb54:	63bb      	str	r3, [r7, #56]	; 0x38

	GYRO_staErrChkAngle();			// 
 800cb56:	f7fb ff93 	bl	8008a80 <GYRO_staErrChkAngle>
	/*             */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_HIT_WALL;
 800cb5a:	2306      	movs	r3, #6
 800cb5c:	713b      	strb	r3, [r7, #4]
	st_data.f_acc			= st_info.f_acc1;						// 
 800cb5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb60:	60fb      	str	r3, [r7, #12]
	st_data.f_now			= 0;						// 
 800cb62:	f04f 0300 	mov.w	r3, #0
 800cb66:	613b      	str	r3, [r7, #16]
	st_data.f_trgt			= 0;						// 
 800cb68:	f04f 0300 	mov.w	r3, #0
 800cb6c:	617b      	str	r3, [r7, #20]
	st_data.f_nowDist		= 0;						// 
 800cb6e:	f04f 0300 	mov.w	r3, #0
 800cb72:	61bb      	str	r3, [r7, #24]
	st_data.f_dist			= 0;						// 
 800cb74:	f04f 0300 	mov.w	r3, #0
 800cb78:	61fb      	str	r3, [r7, #28]
	st_data.f_accAngleS		= 0;		// 
 800cb7a:	f04f 0300 	mov.w	r3, #0
 800cb7e:	623b      	str	r3, [r7, #32]
	st_data.f_nowAngleS		= 0;						// 
 800cb80:	f04f 0300 	mov.w	r3, #0
 800cb84:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_trgtAngleS		= 0;		// 
 800cb86:	f04f 0300 	mov.w	r3, #0
 800cb8a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngle		= 0;						// 
 800cb8c:	f04f 0300 	mov.w	r3, #0
 800cb90:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_angle			= 0;			// 
 800cb92:	f04f 0300 	mov.w	r3, #0
 800cb96:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_time 			= 0;						//  [sec]  
 800cb98:	f04f 0300 	mov.w	r3, #0
 800cb9c:	60bb      	str	r3, [r7, #8]
	CTRL_clrData();										// /
 800cb9e:	f7f8 fe03 	bl	80057a8 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 800cba2:	1d3b      	adds	r3, r7, #4
 800cba4:	4618      	mov	r0, r3
 800cba6:	f7f8 fee5 	bl	8005974 <CTRL_setData>
	DCM_staMotAll();									// ON
 800cbaa:	f7fb fc59 	bl	8008460 <DCM_staMotAll>
//	printf(" %f  %f\r\n",st_data.f_trgt,st_data.f_dist);

	/**/
	LL_mDelay(400);				// 
 800cbae:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800cbb2:	f009 fc51 	bl	8016458 <LL_mDelay>
	CTRL_stop();			// 
 800cbb6:	f7f8 fde7 	bl	8005788 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800cbba:	2000      	movs	r0, #0
 800cbbc:	f7fb fc2c 	bl	8008418 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800cbc0:	2001      	movs	r0, #1
 800cbc2:	f7fb fc29 	bl	8008418 <DCM_brakeMot>

	LL_mDelay(100);
 800cbc6:	2064      	movs	r0, #100	; 0x64
 800cbc8:	f009 fc46 	bl	8016458 <LL_mDelay>

	f_MotNowSpeed = 0.0f;		//
 800cbcc:	4b07      	ldr	r3, [pc, #28]	; (800cbec <MOT_goHitBackWall+0xa0>)
 800cbce:	f04f 0200 	mov.w	r2, #0
 800cbd2:	601a      	str	r2, [r3, #0]

	GYRO_endErrChkAngle();					// 
 800cbd4:	f7fb ff66 	bl	8008aa4 <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 800cbd8:	f7f8 fe4e 	bl	8005878 <CTRL_clrNowData>
	CTRL_clrAngleErrSum();
 800cbdc:	f7f8 fe44 	bl	8005868 <CTRL_clrAngleErrSum>
}
 800cbe0:	bf00      	nop
 800cbe2:	3778      	adds	r7, #120	; 0x78
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}
 800cbe8:	44960000 	.word	0x44960000
 800cbec:	200002b0 	.word	0x200002b0

0800cbf0 <MOT_goSla>:

void MOT_goSla( enMOT_SURA_CMD en_type, stSLA* p_sla )
{
 800cbf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cbf4:	b0a2      	sub	sp, #136	; 0x88
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	6039      	str	r1, [r7, #0]
 800cbfc:	71fb      	strb	r3, [r7, #7]

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1 		= 0;																// 1[mm/s^2]
 800cbfe:	f04f 0300 	mov.w	r3, #0
 800cc02:	643b      	str	r3, [r7, #64]	; 0x40
	st_info.f_acc3 		= 0;																// 3[mm/s^2]
 800cc04:	f04f 0300 	mov.w	r3, #0
 800cc08:	647b      	str	r3, [r7, #68]	; 0x44

	/*  */
	st_info.f_now		= p_sla->f_speed;													// 
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	64bb      	str	r3, [r7, #72]	; 0x48
	st_info.f_trgt		= p_sla->f_speed;													// 
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	64fb      	str	r3, [r7, #76]	; 0x4c
	st_info.f_last		= p_sla->f_speed;													// 
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	653b      	str	r3, [r7, #80]	; 0x50

	/*  */
	st_info.f_dist		= 0;																// 
 800cc1c:	f04f 0300 	mov.w	r3, #0
 800cc20:	657b      	str	r3, [r7, #84]	; 0x54
	st_info.f_l1		= 0;																// 1[mm]
 800cc22:	f04f 0300 	mov.w	r3, #0
 800cc26:	65bb      	str	r3, [r7, #88]	; 0x58
	st_info.f_l1_2		= 0;																// 1+2[mm]
 800cc28:	f04f 0300 	mov.w	r3, #0
 800cc2c:	65fb      	str	r3, [r7, #92]	; 0x5c

	/*  */
	st_info.f_accAngleS1= p_sla->f_angAcc;													// 1[deg/s^2]
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	685b      	ldr	r3, [r3, #4]
 800cc32:	663b      	str	r3, [r7, #96]	; 0x60
	st_info.f_accAngleS3= p_sla->f_angAcc;													// 3[deg/s^2]
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	685b      	ldr	r3, [r3, #4]
 800cc38:	667b      	str	r3, [r7, #100]	; 0x64

	/*  */
	st_info.f_nowAngleS	= 0;																// [deg/s]
 800cc3a:	f04f 0300 	mov.w	r3, #0
 800cc3e:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_trgtAngleS= p_sla->f_angvel;													// 
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	689b      	ldr	r3, [r3, #8]
 800cc44:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_info.f_lastAngleS= 0;																// 
 800cc46:	f04f 0300 	mov.w	r3, #0
 800cc4a:	673b      	str	r3, [r7, #112]	; 0x70

	/*  */
	st_info.f_angle		= p_sla->f_ang_Total;												// [deg]
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	6a1b      	ldr	r3, [r3, #32]
 800cc50:	677b      	str	r3, [r7, #116]	; 0x74
	st_info.f_angle1	= p_sla->f_ang_AccEnd;												// 1[deg]
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	699b      	ldr	r3, [r3, #24]
 800cc56:	67bb      	str	r3, [r7, #120]	; 0x78
	st_info.f_angle1_2	= p_sla->f_ang_ConstEnd;											// 1+2[deg]
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	69db      	ldr	r3, [r3, #28]
 800cc5c:	67fb      	str	r3, [r7, #124]	; 0x7c

	/*  */
	if( ( en_type == MOT_R90S ) ||
 800cc5e:	79fb      	ldrb	r3, [r7, #7]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d00e      	beq.n	800cc82 <MOT_goSla+0x92>
 800cc64:	79fb      	ldrb	r3, [r7, #7]
 800cc66:	2b02      	cmp	r3, #2
 800cc68:	d00b      	beq.n	800cc82 <MOT_goSla+0x92>
		( en_type == MOT_R45S_S2N ) || ( en_type == MOT_R45S_N2S ) ||
 800cc6a:	79fb      	ldrb	r3, [r7, #7]
 800cc6c:	2b04      	cmp	r3, #4
 800cc6e:	d008      	beq.n	800cc82 <MOT_goSla+0x92>
 800cc70:	79fb      	ldrb	r3, [r7, #7]
 800cc72:	2b06      	cmp	r3, #6
 800cc74:	d005      	beq.n	800cc82 <MOT_goSla+0x92>
		( en_type == MOT_R90S_N ) ||
 800cc76:	79fb      	ldrb	r3, [r7, #7]
 800cc78:	2b08      	cmp	r3, #8
 800cc7a:	d002      	beq.n	800cc82 <MOT_goSla+0x92>
		( en_type == MOT_R135S_S2N ) || ( en_type == MOT_R135S_N2S )
 800cc7c:	79fb      	ldrb	r3, [r7, #7]
 800cc7e:	2b0a      	cmp	r3, #10
 800cc80:	d155      	bne.n	800cd2e <MOT_goSla+0x13e>
	){
		st_info.f_accAngleS1 *= -1.0;
 800cc82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc84:	4618      	mov	r0, r3
 800cc86:	f7f3 fc87 	bl	8000598 <__aeabi_f2d>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	4610      	mov	r0, r2
 800cc90:	4619      	mov	r1, r3
 800cc92:	f7f3 ffd1 	bl	8000c38 <__aeabi_d2f>
 800cc96:	4603      	mov	r3, r0
 800cc98:	ee07 3a90 	vmov	s15, r3
 800cc9c:	eef1 7a67 	vneg.f32	s15, s15
 800cca0:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		st_info.f_trgtAngleS *= -1.0;
 800cca4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cca6:	4618      	mov	r0, r3
 800cca8:	f7f3 fc76 	bl	8000598 <__aeabi_f2d>
 800ccac:	4602      	mov	r2, r0
 800ccae:	460b      	mov	r3, r1
 800ccb0:	4610      	mov	r0, r2
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	f7f3 ffc0 	bl	8000c38 <__aeabi_d2f>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	ee07 3a90 	vmov	s15, r3
 800ccbe:	eef1 7a67 	vneg.f32	s15, s15
 800ccc2:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		st_info.f_angle      *= -1.0;
 800ccc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f7f3 fc65 	bl	8000598 <__aeabi_f2d>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	460b      	mov	r3, r1
 800ccd2:	4610      	mov	r0, r2
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	f7f3 ffaf 	bl	8000c38 <__aeabi_d2f>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	ee07 3a90 	vmov	s15, r3
 800cce0:	eef1 7a67 	vneg.f32	s15, s15
 800cce4:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		st_info.f_angle1     *= -1.0;
 800cce8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ccea:	4618      	mov	r0, r3
 800ccec:	f7f3 fc54 	bl	8000598 <__aeabi_f2d>
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	460b      	mov	r3, r1
 800ccf4:	4610      	mov	r0, r2
 800ccf6:	4619      	mov	r1, r3
 800ccf8:	f7f3 ff9e 	bl	8000c38 <__aeabi_d2f>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	ee07 3a90 	vmov	s15, r3
 800cd02:	eef1 7a67 	vneg.f32	s15, s15
 800cd06:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		st_info.f_angle1_2   *= -1.0;
 800cd0a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	f7f3 fc43 	bl	8000598 <__aeabi_f2d>
 800cd12:	4602      	mov	r2, r0
 800cd14:	460b      	mov	r3, r1
 800cd16:	4610      	mov	r0, r2
 800cd18:	4619      	mov	r1, r3
 800cd1a:	f7f3 ff8d 	bl	8000c38 <__aeabi_d2f>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	ee07 3a90 	vmov	s15, r3
 800cd24:	eef1 7a67 	vneg.f32	s15, s15
 800cd28:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 800cd2c:	e010      	b.n	800cd50 <MOT_goSla+0x160>
	}
	else{
		st_info.f_accAngleS3 *= -1.0;
 800cd2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cd30:	4618      	mov	r0, r3
 800cd32:	f7f3 fc31 	bl	8000598 <__aeabi_f2d>
 800cd36:	4602      	mov	r2, r0
 800cd38:	460b      	mov	r3, r1
 800cd3a:	4610      	mov	r0, r2
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	f7f3 ff7b 	bl	8000c38 <__aeabi_d2f>
 800cd42:	4603      	mov	r3, r0
 800cd44:	ee07 3a90 	vmov	s15, r3
 800cd48:	eef1 7a67 	vneg.f32	s15, s15
 800cd4c:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	}

	/*  */
	if( ( en_type == MOT_R45S_N2S ) || ( en_type == MOT_L45S_N2S ) || ( en_type == MOT_R135S_N2S ) || ( en_type == MOT_L135S_N2S ) ){ 		// 
 800cd50:	79fb      	ldrb	r3, [r7, #7]
 800cd52:	2b04      	cmp	r3, #4
 800cd54:	d008      	beq.n	800cd68 <MOT_goSla+0x178>
 800cd56:	79fb      	ldrb	r3, [r7, #7]
 800cd58:	2b05      	cmp	r3, #5
 800cd5a:	d005      	beq.n	800cd68 <MOT_goSla+0x178>
 800cd5c:	79fb      	ldrb	r3, [r7, #7]
 800cd5e:	2b0a      	cmp	r3, #10
 800cd60:	d002      	beq.n	800cd68 <MOT_goSla+0x178>
 800cd62:	79fb      	ldrb	r3, [r7, #7]
 800cd64:	2b0b      	cmp	r3, #11
 800cd66:	d108      	bne.n	800cd7a <MOT_goSla+0x18a>
		f_entryLen  = p_sla->f_escapeLen;
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	691b      	ldr	r3, [r3, #16]
 800cd6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_entryLen;
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	68db      	ldr	r3, [r3, #12]
 800cd74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800cd78:	e007      	b.n	800cd8a <MOT_goSla+0x19a>
	}
	else{		// 
		f_entryLen  = p_sla->f_entryLen;
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	68db      	ldr	r3, [r3, #12]
 800cd7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_escapeLen;
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	691b      	ldr	r3, [r3, #16]
 800cd86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	}

	GYRO_staErrChkAngle();			// 
 800cd8a:	f7fb fe79 	bl	8008a80 <GYRO_staErrChkAngle>
	/*      entry      */
	/* ================ */
	/* ------------------------ */
	/*    */
	/* ------------------------ */
	st_data.en_type			= CTRL_ENTRY_SURA;
 800cd8e:	230a      	movs	r3, #10
 800cd90:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 800cd92:	f04f 0300 	mov.w	r3, #0
 800cd96:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800cd98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd9a:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800cd9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd9e:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= 0;						// 
 800cda0:	f04f 0300 	mov.w	r3, #0
 800cda4:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen;				// 
 800cda6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800cdaa:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800cdac:	f04f 0300 	mov.w	r3, #0
 800cdb0:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800cdb2:	f04f 0300 	mov.w	r3, #0
 800cdb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= 0;						// 
 800cdb8:	f04f 0300 	mov.w	r3, #0
 800cdbc:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800cdbe:	f04f 0300 	mov.w	r3, #0
 800cdc2:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 800cdc4:	f04f 0300 	mov.w	r3, #0
 800cdc8:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 800cdca:	f04f 0300 	mov.w	r3, #0
 800cdce:	613b      	str	r3, [r7, #16]
	CTRL_clrData();										// /
 800cdd0:	f7f8 fcea 	bl	80057a8 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 800cdd4:	f107 030c 	add.w	r3, r7, #12
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f7f8 fdcb 	bl	8005974 <CTRL_setData>
	DCM_staMotAll();									// ON
 800cdde:	f7fb fb3f 	bl	8008460 <DCM_staMotAll>

	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 800cde2:	e025      	b.n	800ce30 <MOT_goSla+0x240>
		if(( en_type == MOT_R90S ) ||( en_type == MOT_L90S ) ){
 800cde4:	79fb      	ldrb	r3, [r7, #7]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d002      	beq.n	800cdf0 <MOT_goSla+0x200>
 800cdea:	79fb      	ldrb	r3, [r7, #7]
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d10c      	bne.n	800ce0a <MOT_goSla+0x21a>
			if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 800cdf0:	2000      	movs	r0, #0
 800cdf2:	f000 fd99 	bl	800d928 <DIST_getNowVal>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	2bb4      	cmp	r3, #180	; 0xb4
 800cdfa:	dd0a      	ble.n	800ce12 <MOT_goSla+0x222>
 800cdfc:	2001      	movs	r0, #1
 800cdfe:	f000 fd93 	bl	800d928 <DIST_getNowVal>
 800ce02:	4603      	mov	r3, r0
 800ce04:	2bb4      	cmp	r3, #180	; 0xb4
 800ce06:	dd04      	ble.n	800ce12 <MOT_goSla+0x222>
 800ce08:	e025      	b.n	800ce56 <MOT_goSla+0x266>
		}
		else{
			uc_dist_control = 0.0;
 800ce0a:	4bc3      	ldr	r3, [pc, #780]	; (800d118 <MOT_goSla+0x528>)
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	701a      	strb	r2, [r3, #0]
 800ce10:	e000      	b.n	800ce14 <MOT_goSla+0x224>
			if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 800ce12:	bf00      	nop
		}
		if( SYS_isOutOfCtrl() == TRUE ){
 800ce14:	f7fb face 	bl	80083b4 <SYS_isOutOfCtrl>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d008      	beq.n	800ce30 <MOT_goSla+0x240>
			CTRL_stop();
 800ce1e:	f7f8 fcb3 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800ce22:	2000      	movs	r0, #0
 800ce24:	f7fb faf8 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800ce28:	2001      	movs	r0, #1
 800ce2a:	f7fb faf5 	bl	8008418 <DCM_brakeMot>
			break;
 800ce2e:	e012      	b.n	800ce56 <MOT_goSla+0x266>
	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 800ce30:	f7f8 fbfa 	bl	8005628 <Get_NowDist>
 800ce34:	eef0 6a40 	vmov.f32	s13, s0
 800ce38:	4bb7      	ldr	r3, [pc, #732]	; (800d118 <MOT_goSla+0x528>)
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	ee07 3a90 	vmov	s15, r3
 800ce40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ce44:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800ce48:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ce4c:	eef4 6ae7 	vcmpe.f32	s13, s15
 800ce50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce54:	d4c6      	bmi.n	800cde4 <MOT_goSla+0x1f4>
//	LED_off(LED1);
//	log_in(0);
	/* ------ */
	/*  acc  */
	/* ------ */
	st_data.en_type			= CTRL_ACC_SURA;
 800ce56:	230b      	movs	r3, #11
 800ce58:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 800ce5a:	f04f 0300 	mov.w	r3, #0
 800ce5e:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800ce60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce62:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800ce64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce66:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen;				//
 800ce68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ce6c:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;		// 
 800ce6e:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800ce72:	f7f3 fb91 	bl	8000598 <__aeabi_f2d>
 800ce76:	4604      	mov	r4, r0
 800ce78:	460d      	mov	r5, r1
 800ce7a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	8a9b      	ldrh	r3, [r3, #20]
 800ce82:	ee07 3a90 	vmov	s15, r3
 800ce86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce8e:	ee17 0a90 	vmov	r0, s15
 800ce92:	f7f3 fb81 	bl	8000598 <__aeabi_f2d>
 800ce96:	a39e      	add	r3, pc, #632	; (adr r3, 800d110 <MOT_goSla+0x520>)
 800ce98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9c:	f7f3 fbd4 	bl	8000648 <__aeabi_dmul>
 800cea0:	4602      	mov	r2, r0
 800cea2:	460b      	mov	r3, r1
 800cea4:	4620      	mov	r0, r4
 800cea6:	4629      	mov	r1, r5
 800cea8:	f7f3 fa18 	bl	80002dc <__adddf3>
 800ceac:	4602      	mov	r2, r0
 800ceae:	460b      	mov	r3, r1
 800ceb0:	4610      	mov	r0, r2
 800ceb2:	4619      	mov	r1, r3
 800ceb4:	f7f3 fec0 	bl	8000c38 <__aeabi_d2f>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 800cebc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cebe:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800cec0:	f04f 0300 	mov.w	r3, #0
 800cec4:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 800cec6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cec8:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800ceca:	f04f 0300 	mov.w	r3, #0
 800cece:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1;			// 
 800ced0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ced2:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	8a9b      	ldrh	r3, [r3, #20]
 800ced8:	4618      	mov	r0, r3
 800ceda:	f7f3 fb4b 	bl	8000574 <__aeabi_i2d>
 800cede:	a38c      	add	r3, pc, #560	; (adr r3, 800d110 <MOT_goSla+0x520>)
 800cee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee4:	f7f3 fbb0 	bl	8000648 <__aeabi_dmul>
 800cee8:	4602      	mov	r2, r0
 800ceea:	460b      	mov	r3, r1
 800ceec:	4610      	mov	r0, r2
 800ceee:	4619      	mov	r1, r3
 800cef0:	f7f3 fea2 	bl	8000c38 <__aeabi_d2f>
 800cef4:	4603      	mov	r3, r0
 800cef6:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 800cef8:	f107 030c 	add.w	r3, r7, #12
 800cefc:	4618      	mov	r0, r3
 800cefe:	f7f8 fd39 	bl	8005974 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 800cf02:	79fb      	ldrb	r3, [r7, #7]
 800cf04:	f003 0301 	and.w	r3, r3, #1
 800cf08:	b2db      	uxtb	r3, r3
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d133      	bne.n	800cf76 <MOT_goSla+0x386>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 800cf0e:	e00d      	b.n	800cf2c <MOT_goSla+0x33c>
			if( SYS_isOutOfCtrl() == TRUE ){
 800cf10:	f7fb fa50 	bl	80083b4 <SYS_isOutOfCtrl>
 800cf14:	4603      	mov	r3, r0
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d008      	beq.n	800cf2c <MOT_goSla+0x33c>
				CTRL_stop();
 800cf1a:	f7f8 fc35 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800cf1e:	2000      	movs	r0, #0
 800cf20:	f7fb fa7a 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800cf24:	2001      	movs	r0, #1
 800cf26:	f7fb fa77 	bl	8008418 <DCM_brakeMot>
				break;
 800cf2a:	e03a      	b.n	800cfa2 <MOT_goSla+0x3b2>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 800cf2c:	f7f8 fbc4 	bl	80056b8 <Get_NowAngle>
 800cf30:	eeb0 7a40 	vmov.f32	s14, s0
 800cf34:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800cf38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cf3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf40:	dd2f      	ble.n	800cfa2 <MOT_goSla+0x3b2>
 800cf42:	f7f8 fb71 	bl	8005628 <Get_NowDist>
 800cf46:	eeb0 7a40 	vmov.f32	s14, s0
 800cf4a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cf4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cf52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf56:	d4db      	bmi.n	800cf10 <MOT_goSla+0x320>
 800cf58:	e023      	b.n	800cfa2 <MOT_goSla+0x3b2>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 800cf5a:	f7fb fa2b 	bl	80083b4 <SYS_isOutOfCtrl>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d008      	beq.n	800cf76 <MOT_goSla+0x386>
				CTRL_stop();
 800cf64:	f7f8 fc10 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800cf68:	2000      	movs	r0, #0
 800cf6a:	f7fb fa55 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800cf6e:	2001      	movs	r0, #1
 800cf70:	f7fb fa52 	bl	8008418 <DCM_brakeMot>
				break;
 800cf74:	e015      	b.n	800cfa2 <MOT_goSla+0x3b2>
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 800cf76:	f7f8 fb9f 	bl	80056b8 <Get_NowAngle>
 800cf7a:	eeb0 7a40 	vmov.f32	s14, s0
 800cf7e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800cf82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cf86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf8a:	d50a      	bpl.n	800cfa2 <MOT_goSla+0x3b2>
 800cf8c:	f7f8 fb4c 	bl	8005628 <Get_NowDist>
 800cf90:	eeb0 7a40 	vmov.f32	s14, s0
 800cf94:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cf98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cf9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfa0:	d4db      	bmi.n	800cf5a <MOT_goSla+0x36a>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  const  */
	/* ------ */
	st_data.en_type			= CTRL_CONST_SURA;
 800cfa2:	230c      	movs	r3, #12
 800cfa4:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 800cfa6:	f04f 0300 	mov.w	r3, #0
 800cfaa:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800cfac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cfae:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800cfb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cfb2:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;
 800cfb4:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800cfb8:	f7f3 faee 	bl	8000598 <__aeabi_f2d>
 800cfbc:	4604      	mov	r4, r0
 800cfbe:	460d      	mov	r5, r1
 800cfc0:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	8a9b      	ldrh	r3, [r3, #20]
 800cfc8:	ee07 3a90 	vmov	s15, r3
 800cfcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cfd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfd4:	ee17 0a90 	vmov	r0, s15
 800cfd8:	f7f3 fade 	bl	8000598 <__aeabi_f2d>
 800cfdc:	a34c      	add	r3, pc, #304	; (adr r3, 800d110 <MOT_goSla+0x520>)
 800cfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe2:	f7f3 fb31 	bl	8000648 <__aeabi_dmul>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	460b      	mov	r3, r1
 800cfea:	4620      	mov	r0, r4
 800cfec:	4629      	mov	r1, r5
 800cfee:	f7f3 f975 	bl	80002dc <__adddf3>
 800cff2:	4602      	mov	r2, r0
 800cff4:	460b      	mov	r3, r1
 800cff6:	4610      	mov	r0, r2
 800cff8:	4619      	mov	r1, r3
 800cffa:	f7f3 fe1d 	bl	8000c38 <__aeabi_d2f>
 800cffe:	4603      	mov	r3, r0
 800d000:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;		// 
 800d002:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800d006:	f7f3 fac7 	bl	8000598 <__aeabi_f2d>
 800d00a:	4604      	mov	r4, r0
 800d00c:	460d      	mov	r5, r1
 800d00e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	8adb      	ldrh	r3, [r3, #22]
 800d016:	461a      	mov	r2, r3
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	8a9b      	ldrh	r3, [r3, #20]
 800d01c:	4413      	add	r3, r2
 800d01e:	ee07 3a90 	vmov	s15, r3
 800d022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d02a:	ee17 0a90 	vmov	r0, s15
 800d02e:	f7f3 fab3 	bl	8000598 <__aeabi_f2d>
 800d032:	a337      	add	r3, pc, #220	; (adr r3, 800d110 <MOT_goSla+0x520>)
 800d034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d038:	f7f3 fb06 	bl	8000648 <__aeabi_dmul>
 800d03c:	4602      	mov	r2, r0
 800d03e:	460b      	mov	r3, r1
 800d040:	4620      	mov	r0, r4
 800d042:	4629      	mov	r1, r5
 800d044:	f7f3 f94a 	bl	80002dc <__adddf3>
 800d048:	4602      	mov	r2, r0
 800d04a:	460b      	mov	r3, r1
 800d04c:	4610      	mov	r0, r2
 800d04e:	4619      	mov	r1, r3
 800d050:	f7f3 fdf2 	bl	8000c38 <__aeabi_d2f>
 800d054:	4603      	mov	r3, r0
 800d056:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800d058:	f04f 0300 	mov.w	r3, #0
 800d05c:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 800d05e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d060:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= st_info.f_trgtAngleS;		// 
 800d062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d064:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 800d066:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d068:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1_2;		// 
 800d06a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d06c:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_constAngvelTime * 0.001;		// [msec]  [sec]
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	8adb      	ldrh	r3, [r3, #22]
 800d072:	4618      	mov	r0, r3
 800d074:	f7f3 fa7e 	bl	8000574 <__aeabi_i2d>
 800d078:	a325      	add	r3, pc, #148	; (adr r3, 800d110 <MOT_goSla+0x520>)
 800d07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07e:	f7f3 fae3 	bl	8000648 <__aeabi_dmul>
 800d082:	4602      	mov	r2, r0
 800d084:	460b      	mov	r3, r1
 800d086:	4610      	mov	r0, r2
 800d088:	4619      	mov	r1, r3
 800d08a:	f7f3 fdd5 	bl	8000c38 <__aeabi_d2f>
 800d08e:	4603      	mov	r3, r0
 800d090:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 800d092:	f107 030c 	add.w	r3, r7, #12
 800d096:	4618      	mov	r0, r3
 800d098:	f7f8 fc6c 	bl	8005974 <CTRL_setData>

	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 800d09c:	79fb      	ldrb	r3, [r7, #7]
 800d09e:	f003 0301 	and.w	r3, r3, #1
 800d0a2:	b2db      	uxtb	r3, r3
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d139      	bne.n	800d11c <MOT_goSla+0x52c>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
 800d0a8:	e00d      	b.n	800d0c6 <MOT_goSla+0x4d6>
			if( SYS_isOutOfCtrl() == TRUE ){
 800d0aa:	f7fb f983 	bl	80083b4 <SYS_isOutOfCtrl>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d008      	beq.n	800d0c6 <MOT_goSla+0x4d6>
				CTRL_stop();
 800d0b4:	f7f8 fb68 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800d0b8:	2000      	movs	r0, #0
 800d0ba:	f7fb f9ad 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800d0be:	2001      	movs	r0, #1
 800d0c0:	f7fb f9aa 	bl	8008418 <DCM_brakeMot>
				break;
 800d0c4:	e040      	b.n	800d148 <MOT_goSla+0x558>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
 800d0c6:	f7f8 faf7 	bl	80056b8 <Get_NowAngle>
 800d0ca:	eeb0 7a40 	vmov.f32	s14, s0
 800d0ce:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800d0d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d0d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0da:	dd35      	ble.n	800d148 <MOT_goSla+0x558>
 800d0dc:	f7f8 faa4 	bl	8005628 <Get_NowDist>
 800d0e0:	eeb0 7a40 	vmov.f32	s14, s0
 800d0e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800d0e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d0ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0f0:	d4db      	bmi.n	800d0aa <MOT_goSla+0x4ba>
 800d0f2:	e029      	b.n	800d148 <MOT_goSla+0x558>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 800d0f4:	f7fb f95e 	bl	80083b4 <SYS_isOutOfCtrl>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d00e      	beq.n	800d11c <MOT_goSla+0x52c>
				CTRL_stop();
 800d0fe:	f7f8 fb43 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800d102:	2000      	movs	r0, #0
 800d104:	f7fb f988 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800d108:	2001      	movs	r0, #1
 800d10a:	f7fb f985 	bl	8008418 <DCM_brakeMot>
				break;
 800d10e:	e01b      	b.n	800d148 <MOT_goSla+0x558>
 800d110:	d2f1a9fc 	.word	0xd2f1a9fc
 800d114:	3f50624d 	.word	0x3f50624d
 800d118:	20001478 	.word	0x20001478
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
 800d11c:	f7f8 facc 	bl	80056b8 <Get_NowAngle>
 800d120:	eeb0 7a40 	vmov.f32	s14, s0
 800d124:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800d128:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d130:	d50a      	bpl.n	800d148 <MOT_goSla+0x558>
 800d132:	f7f8 fa79 	bl	8005628 <Get_NowDist>
 800d136:	eeb0 7a40 	vmov.f32	s14, s0
 800d13a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800d13e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d146:	d4d5      	bmi.n	800d0f4 <MOT_goSla+0x504>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  dec  */
	/* ------ */
	st_data.en_type			= CTRL_DEC_SURA;
 800d148:	230d      	movs	r3, #13
 800d14a:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 800d14c:	f04f 0300 	mov.w	r3, #0
 800d150:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800d152:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d154:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800d156:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d158:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;
 800d15a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800d15e:	f7f3 fa1b 	bl	8000598 <__aeabi_f2d>
 800d162:	4604      	mov	r4, r0
 800d164:	460d      	mov	r5, r1
 800d166:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	8adb      	ldrh	r3, [r3, #22]
 800d16e:	461a      	mov	r2, r3
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	8a9b      	ldrh	r3, [r3, #20]
 800d174:	4413      	add	r3, r2
 800d176:	ee07 3a90 	vmov	s15, r3
 800d17a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d17e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d182:	ee17 0a90 	vmov	r0, s15
 800d186:	f7f3 fa07 	bl	8000598 <__aeabi_f2d>
 800d18a:	a3da      	add	r3, pc, #872	; (adr r3, 800d4f4 <MOT_goSla+0x904>)
 800d18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d190:	f7f3 fa5a 	bl	8000648 <__aeabi_dmul>
 800d194:	4602      	mov	r2, r0
 800d196:	460b      	mov	r3, r1
 800d198:	4620      	mov	r0, r4
 800d19a:	4629      	mov	r1, r5
 800d19c:	f7f3 f89e 	bl	80002dc <__adddf3>
 800d1a0:	4602      	mov	r2, r0
 800d1a2:	460b      	mov	r3, r1
 800d1a4:	4610      	mov	r0, r2
 800d1a6:	4619      	mov	r1, r3
 800d1a8:	f7f3 fd46 	bl	8000c38 <__aeabi_d2f>
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2.0 ) * 0.001;		// 
 800d1b0:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800d1b4:	f7f3 f9f0 	bl	8000598 <__aeabi_f2d>
 800d1b8:	4604      	mov	r4, r0
 800d1ba:	460d      	mov	r5, r1
 800d1bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d1be:	4618      	mov	r0, r3
 800d1c0:	f7f3 f9ea 	bl	8000598 <__aeabi_f2d>
 800d1c4:	4680      	mov	r8, r0
 800d1c6:	4689      	mov	r9, r1
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	8adb      	ldrh	r3, [r3, #22]
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f7f3 f9d1 	bl	8000574 <__aeabi_i2d>
 800d1d2:	4682      	mov	sl, r0
 800d1d4:	468b      	mov	fp, r1
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	8a9b      	ldrh	r3, [r3, #20]
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f7f3 f9ca 	bl	8000574 <__aeabi_i2d>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	460b      	mov	r3, r1
 800d1e4:	f7f3 f87a 	bl	80002dc <__adddf3>
 800d1e8:	4602      	mov	r2, r0
 800d1ea:	460b      	mov	r3, r1
 800d1ec:	4650      	mov	r0, sl
 800d1ee:	4659      	mov	r1, fp
 800d1f0:	f7f3 f874 	bl	80002dc <__adddf3>
 800d1f4:	4602      	mov	r2, r0
 800d1f6:	460b      	mov	r3, r1
 800d1f8:	4640      	mov	r0, r8
 800d1fa:	4649      	mov	r1, r9
 800d1fc:	f7f3 fa24 	bl	8000648 <__aeabi_dmul>
 800d200:	4602      	mov	r2, r0
 800d202:	460b      	mov	r3, r1
 800d204:	4610      	mov	r0, r2
 800d206:	4619      	mov	r1, r3
 800d208:	a3ba      	add	r3, pc, #744	; (adr r3, 800d4f4 <MOT_goSla+0x904>)
 800d20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20e:	f7f3 fa1b 	bl	8000648 <__aeabi_dmul>
 800d212:	4602      	mov	r2, r0
 800d214:	460b      	mov	r3, r1
 800d216:	4620      	mov	r0, r4
 800d218:	4629      	mov	r1, r5
 800d21a:	f7f3 f85f 	bl	80002dc <__adddf3>
 800d21e:	4602      	mov	r2, r0
 800d220:	460b      	mov	r3, r1
 800d222:	4610      	mov	r0, r2
 800d224:	4619      	mov	r1, r3
 800d226:	f7f3 fd07 	bl	8000c38 <__aeabi_d2f>
 800d22a:	4603      	mov	r3, r0
 800d22c:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 800d22e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d230:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 800d232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d234:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;				// 
 800d236:	f04f 0300 	mov.w	r3, #0
 800d23a:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 800d23c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d23e:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle;			// 
 800d240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d242:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	8a9b      	ldrh	r3, [r3, #20]
 800d248:	4618      	mov	r0, r3
 800d24a:	f7f3 f993 	bl	8000574 <__aeabi_i2d>
 800d24e:	a3a9      	add	r3, pc, #676	; (adr r3, 800d4f4 <MOT_goSla+0x904>)
 800d250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d254:	f7f3 f9f8 	bl	8000648 <__aeabi_dmul>
 800d258:	4602      	mov	r2, r0
 800d25a:	460b      	mov	r3, r1
 800d25c:	4610      	mov	r0, r2
 800d25e:	4619      	mov	r1, r3
 800d260:	f7f3 fcea 	bl	8000c38 <__aeabi_d2f>
 800d264:	4603      	mov	r3, r0
 800d266:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 800d268:	f107 030c 	add.w	r3, r7, #12
 800d26c:	4618      	mov	r0, r3
 800d26e:	f7f8 fb81 	bl	8005974 <CTRL_setData>
//	LED = LED_ALL_ON;
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 800d272:	79fb      	ldrb	r3, [r7, #7]
 800d274:	f003 0301 	and.w	r3, r3, #1
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d143      	bne.n	800d306 <MOT_goSla+0x716>
		while( ( Get_NowAngle() > st_info.f_angle -0.001 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 800d27e:	e00d      	b.n	800d29c <MOT_goSla+0x6ac>
			if( SYS_isOutOfCtrl() == TRUE ){
 800d280:	f7fb f898 	bl	80083b4 <SYS_isOutOfCtrl>
 800d284:	4603      	mov	r3, r0
 800d286:	2b00      	cmp	r3, #0
 800d288:	d008      	beq.n	800d29c <MOT_goSla+0x6ac>
				CTRL_stop();
 800d28a:	f7f8 fa7d 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800d28e:	2000      	movs	r0, #0
 800d290:	f7fb f8c2 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800d294:	2001      	movs	r0, #1
 800d296:	f7fb f8bf 	bl	8008418 <DCM_brakeMot>
				break;
 800d29a:	e05a      	b.n	800d352 <MOT_goSla+0x762>
		while( ( Get_NowAngle() > st_info.f_angle -0.001 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 800d29c:	f7f8 fa0c 	bl	80056b8 <Get_NowAngle>
 800d2a0:	ee10 3a10 	vmov	r3, s0
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f7f3 f977 	bl	8000598 <__aeabi_f2d>
 800d2aa:	4604      	mov	r4, r0
 800d2ac:	460d      	mov	r5, r1
 800d2ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7f3 f971 	bl	8000598 <__aeabi_f2d>
 800d2b6:	a38f      	add	r3, pc, #572	; (adr r3, 800d4f4 <MOT_goSla+0x904>)
 800d2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2bc:	f7f3 f80c 	bl	80002d8 <__aeabi_dsub>
 800d2c0:	4602      	mov	r2, r0
 800d2c2:	460b      	mov	r3, r1
 800d2c4:	4620      	mov	r0, r4
 800d2c6:	4629      	mov	r1, r5
 800d2c8:	f7f3 fc4e 	bl	8000b68 <__aeabi_dcmpgt>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d03f      	beq.n	800d352 <MOT_goSla+0x762>
 800d2d2:	f7f8 f9a9 	bl	8005628 <Get_NowDist>
 800d2d6:	eeb0 7a40 	vmov.f32	s14, s0
 800d2da:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800d2de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d2e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2e6:	d4cb      	bmi.n	800d280 <MOT_goSla+0x690>
 800d2e8:	e033      	b.n	800d352 <MOT_goSla+0x762>

		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle+0.001 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 800d2ea:	f7fb f863 	bl	80083b4 <SYS_isOutOfCtrl>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d008      	beq.n	800d306 <MOT_goSla+0x716>
				CTRL_stop();
 800d2f4:	f7f8 fa48 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800d2f8:	2000      	movs	r0, #0
 800d2fa:	f7fb f88d 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800d2fe:	2001      	movs	r0, #1
 800d300:	f7fb f88a 	bl	8008418 <DCM_brakeMot>
				break;
 800d304:	e025      	b.n	800d352 <MOT_goSla+0x762>
		while( ( Get_NowAngle() < st_info.f_angle+0.001 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 800d306:	f7f8 f9d7 	bl	80056b8 <Get_NowAngle>
 800d30a:	ee10 3a10 	vmov	r3, s0
 800d30e:	4618      	mov	r0, r3
 800d310:	f7f3 f942 	bl	8000598 <__aeabi_f2d>
 800d314:	4604      	mov	r4, r0
 800d316:	460d      	mov	r5, r1
 800d318:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d31a:	4618      	mov	r0, r3
 800d31c:	f7f3 f93c 	bl	8000598 <__aeabi_f2d>
 800d320:	a374      	add	r3, pc, #464	; (adr r3, 800d4f4 <MOT_goSla+0x904>)
 800d322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d326:	f7f2 ffd9 	bl	80002dc <__adddf3>
 800d32a:	4602      	mov	r2, r0
 800d32c:	460b      	mov	r3, r1
 800d32e:	4620      	mov	r0, r4
 800d330:	4629      	mov	r1, r5
 800d332:	f7f3 fbfb 	bl	8000b2c <__aeabi_dcmplt>
 800d336:	4603      	mov	r3, r0
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d00a      	beq.n	800d352 <MOT_goSla+0x762>
 800d33c:	f7f8 f974 	bl	8005628 <Get_NowDist>
 800d340:	eeb0 7a40 	vmov.f32	s14, s0
 800d344:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800d348:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d34c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d350:	d4cb      	bmi.n	800d2ea <MOT_goSla+0x6fa>

//	LED_on(LED1);
	/* ------------------------ */
	/*  escape  */
	/* ------------------------ */
	st_data.en_type			= CTRL_EXIT_SURA;
 800d352:	230e      	movs	r3, #14
 800d354:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 800d356:	f04f 0300 	mov.w	r3, #0
 800d35a:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800d35c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d35e:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800d360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d362:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2.0  ) * 0.001;
 800d364:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800d368:	f7f3 f916 	bl	8000598 <__aeabi_f2d>
 800d36c:	4604      	mov	r4, r0
 800d36e:	460d      	mov	r5, r1
 800d370:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d372:	4618      	mov	r0, r3
 800d374:	f7f3 f910 	bl	8000598 <__aeabi_f2d>
 800d378:	4680      	mov	r8, r0
 800d37a:	4689      	mov	r9, r1
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	8adb      	ldrh	r3, [r3, #22]
 800d380:	4618      	mov	r0, r3
 800d382:	f7f3 f8f7 	bl	8000574 <__aeabi_i2d>
 800d386:	4682      	mov	sl, r0
 800d388:	468b      	mov	fp, r1
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	8a9b      	ldrh	r3, [r3, #20]
 800d38e:	4618      	mov	r0, r3
 800d390:	f7f3 f8f0 	bl	8000574 <__aeabi_i2d>
 800d394:	4602      	mov	r2, r0
 800d396:	460b      	mov	r3, r1
 800d398:	f7f2 ffa0 	bl	80002dc <__adddf3>
 800d39c:	4602      	mov	r2, r0
 800d39e:	460b      	mov	r3, r1
 800d3a0:	4650      	mov	r0, sl
 800d3a2:	4659      	mov	r1, fp
 800d3a4:	f7f2 ff9a 	bl	80002dc <__adddf3>
 800d3a8:	4602      	mov	r2, r0
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	4640      	mov	r0, r8
 800d3ae:	4649      	mov	r1, r9
 800d3b0:	f7f3 f94a 	bl	8000648 <__aeabi_dmul>
 800d3b4:	4602      	mov	r2, r0
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	4610      	mov	r0, r2
 800d3ba:	4619      	mov	r1, r3
 800d3bc:	a34d      	add	r3, pc, #308	; (adr r3, 800d4f4 <MOT_goSla+0x904>)
 800d3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c2:	f7f3 f941 	bl	8000648 <__aeabi_dmul>
 800d3c6:	4602      	mov	r2, r0
 800d3c8:	460b      	mov	r3, r1
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	f7f2 ff85 	bl	80002dc <__adddf3>
 800d3d2:	4602      	mov	r2, r0
 800d3d4:	460b      	mov	r3, r1
 800d3d6:	4610      	mov	r0, r2
 800d3d8:	4619      	mov	r1, r3
 800d3da:	f7f3 fc2d 	bl	8000c38 <__aeabi_d2f>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_escapeLen + f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2.0 ) * 0.001;	// 
 800d3e2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800d3e6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800d3ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d3ee:	ee17 0a90 	vmov	r0, s15
 800d3f2:	f7f3 f8d1 	bl	8000598 <__aeabi_f2d>
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	460d      	mov	r5, r1
 800d3fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f7f3 f8cb 	bl	8000598 <__aeabi_f2d>
 800d402:	4680      	mov	r8, r0
 800d404:	4689      	mov	r9, r1
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	8adb      	ldrh	r3, [r3, #22]
 800d40a:	4618      	mov	r0, r3
 800d40c:	f7f3 f8b2 	bl	8000574 <__aeabi_i2d>
 800d410:	4682      	mov	sl, r0
 800d412:	468b      	mov	fp, r1
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	8a9b      	ldrh	r3, [r3, #20]
 800d418:	4618      	mov	r0, r3
 800d41a:	f7f3 f8ab 	bl	8000574 <__aeabi_i2d>
 800d41e:	4602      	mov	r2, r0
 800d420:	460b      	mov	r3, r1
 800d422:	f7f2 ff5b 	bl	80002dc <__adddf3>
 800d426:	4602      	mov	r2, r0
 800d428:	460b      	mov	r3, r1
 800d42a:	4650      	mov	r0, sl
 800d42c:	4659      	mov	r1, fp
 800d42e:	f7f2 ff55 	bl	80002dc <__adddf3>
 800d432:	4602      	mov	r2, r0
 800d434:	460b      	mov	r3, r1
 800d436:	4640      	mov	r0, r8
 800d438:	4649      	mov	r1, r9
 800d43a:	f7f3 f905 	bl	8000648 <__aeabi_dmul>
 800d43e:	4602      	mov	r2, r0
 800d440:	460b      	mov	r3, r1
 800d442:	4610      	mov	r0, r2
 800d444:	4619      	mov	r1, r3
 800d446:	a32b      	add	r3, pc, #172	; (adr r3, 800d4f4 <MOT_goSla+0x904>)
 800d448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44c:	f7f3 f8fc 	bl	8000648 <__aeabi_dmul>
 800d450:	4602      	mov	r2, r0
 800d452:	460b      	mov	r3, r1
 800d454:	4620      	mov	r0, r4
 800d456:	4629      	mov	r1, r5
 800d458:	f7f2 ff40 	bl	80002dc <__adddf3>
 800d45c:	4602      	mov	r2, r0
 800d45e:	460b      	mov	r3, r1
 800d460:	4610      	mov	r0, r2
 800d462:	4619      	mov	r1, r3
 800d464:	f7f3 fbe8 	bl	8000c38 <__aeabi_d2f>
 800d468:	4603      	mov	r3, r0
 800d46a:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800d46c:	f04f 0300 	mov.w	r3, #0
 800d470:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800d472:	f04f 0300 	mov.w	r3, #0
 800d476:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;						// 
 800d478:	f04f 0300 	mov.w	r3, #0
 800d47c:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800d47e:	f04f 0300 	mov.w	r3, #0
 800d482:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 800d484:	f04f 0300 	mov.w	r3, #0
 800d488:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 800d48a:	f04f 0300 	mov.w	r3, #0
 800d48e:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 800d490:	f107 030c 	add.w	r3, r7, #12
 800d494:	4618      	mov	r0, r3
 800d496:	f7f8 fa6d 	bl	8005974 <CTRL_setData>
//	LED =LED_ALL_OFF;
	while( Get_NowDist() < ( st_data.f_dist ) ){	// 
 800d49a:	e00d      	b.n	800d4b8 <MOT_goSla+0x8c8>
		if( SYS_isOutOfCtrl() == TRUE ){
 800d49c:	f7fa ff8a 	bl	80083b4 <SYS_isOutOfCtrl>
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d008      	beq.n	800d4b8 <MOT_goSla+0x8c8>
			CTRL_stop();
 800d4a6:	f7f8 f96f 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800d4aa:	2000      	movs	r0, #0
 800d4ac:	f7fa ffb4 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800d4b0:	2001      	movs	r0, #1
 800d4b2:	f7fa ffb1 	bl	8008418 <DCM_brakeMot>
			break;
 800d4b6:	e00a      	b.n	800d4ce <MOT_goSla+0x8de>
	while( Get_NowDist() < ( st_data.f_dist ) ){	// 
 800d4b8:	f7f8 f8b6 	bl	8005628 <Get_NowDist>
 800d4bc:	eeb0 7a40 	vmov.f32	s14, s0
 800d4c0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800d4c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d4c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4cc:	d4e6      	bmi.n	800d49c <MOT_goSla+0x8ac>
		}				// 
	}
//	LED_off(LED1);
//	log_in(f_NowAngle);
	f_MotNowSpeed = st_info.f_now;			// 
 800d4ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d4d0:	4a07      	ldr	r2, [pc, #28]	; (800d4f0 <MOT_goSla+0x900>)
 800d4d2:	6013      	str	r3, [r2, #0]
//	LED =LED_ALL_OFF;
	GYRO_endErrChkAngle();					// 
 800d4d4:	f7fb fae6 	bl	8008aa4 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist ,*/st_data.f_angle);
 800d4d8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800d4dc:	eeb0 0a67 	vmov.f32	s0, s15
 800d4e0:	f7f8 fa04 	bl	80058ec <CTRL_setNowData_Err>

}
 800d4e4:	bf00      	nop
 800d4e6:	3788      	adds	r7, #136	; 0x88
 800d4e8:	46bd      	mov	sp, r7
 800d4ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d4ee:	bf00      	nop
 800d4f0:	200002b0 	.word	0x200002b0
 800d4f4:	d2f1a9fc 	.word	0xd2f1a9fc
 800d4f8:	3f50624d 	.word	0x3f50624d

0800d4fc <MOT_setWallEdgeType>:
		}
	}
}

void MOT_setWallEdgeType( enMOT_WALL_EDGE_TYPE en_type )
{
 800d4fc:	b480      	push	{r7}
 800d4fe:	b083      	sub	sp, #12
 800d500:	af00      	add	r7, sp, #0
 800d502:	4603      	mov	r3, r0
 800d504:	71fb      	strb	r3, [r7, #7]
	en_WallEdge = en_type;
 800d506:	4a06      	ldr	r2, [pc, #24]	; (800d520 <MOT_setWallEdgeType+0x24>)
 800d508:	79fb      	ldrb	r3, [r7, #7]
 800d50a:	7013      	strb	r3, [r2, #0]
	bl_IsWallEdge = FALSE;			// 
 800d50c:	4b05      	ldr	r3, [pc, #20]	; (800d524 <MOT_setWallEdgeType+0x28>)
 800d50e:	2200      	movs	r2, #0
 800d510:	701a      	strb	r2, [r3, #0]

}
 800d512:	bf00      	nop
 800d514:	370c      	adds	r7, #12
 800d516:	46bd      	mov	sp, r7
 800d518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51c:	4770      	bx	lr
 800d51e:	bf00      	nop
 800d520:	200002c8 	.word	0x200002c8
 800d524:	200002c9 	.word	0x200002c9

0800d528 <MOT_getWallEdgeType>:

enMOT_WALL_EDGE_TYPE MOT_getWallEdgeType( void )
{
 800d528:	b480      	push	{r7}
 800d52a:	af00      	add	r7, sp, #0
	return en_WallEdge;
 800d52c:	4b03      	ldr	r3, [pc, #12]	; (800d53c <MOT_getWallEdgeType+0x14>)
 800d52e:	781b      	ldrb	r3, [r3, #0]
}
 800d530:	4618      	mov	r0, r3
 800d532:	46bd      	mov	sp, r7
 800d534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d538:	4770      	bx	lr
 800d53a:	bf00      	nop
 800d53c:	200002c8 	.word	0x200002c8

0800d540 <MOT_setWallEdge>:

void MOT_setWallEdge( bool bl_val )
{
 800d540:	b480      	push	{r7}
 800d542:	b083      	sub	sp, #12
 800d544:	af00      	add	r7, sp, #0
 800d546:	4603      	mov	r3, r0
 800d548:	71fb      	strb	r3, [r7, #7]
	bl_IsWallEdge = bl_val;
 800d54a:	4a04      	ldr	r2, [pc, #16]	; (800d55c <MOT_setWallEdge+0x1c>)
 800d54c:	79fb      	ldrb	r3, [r7, #7]
 800d54e:	7013      	strb	r3, [r2, #0]

}
 800d550:	bf00      	nop
 800d552:	370c      	adds	r7, #12
 800d554:	46bd      	mov	sp, r7
 800d556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55a:	4770      	bx	lr
 800d55c:	200002c9 	.word	0x200002c9

0800d560 <MOT_setWallEdgeDist>:

bool MOT_setWallEdgeDist( void )
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b082      	sub	sp, #8
 800d564:	af00      	add	r7, sp, #0
	float f_addDist;

	/*  */
	if( ( bl_IsWallEdge == FALSE ) || ( en_WallEdge == MOT_WALL_EDGE_NONE ) ){		// 
 800d566:	4b1b      	ldr	r3, [pc, #108]	; (800d5d4 <MOT_setWallEdgeDist+0x74>)
 800d568:	781b      	ldrb	r3, [r3, #0]
 800d56a:	f083 0301 	eor.w	r3, r3, #1
 800d56e:	b2db      	uxtb	r3, r3
 800d570:	2b00      	cmp	r3, #0
 800d572:	d103      	bne.n	800d57c <MOT_setWallEdgeDist+0x1c>
 800d574:	4b18      	ldr	r3, [pc, #96]	; (800d5d8 <MOT_setWallEdgeDist+0x78>)
 800d576:	781b      	ldrb	r3, [r3, #0]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d101      	bne.n	800d580 <MOT_setWallEdgeDist+0x20>
		return FALSE;
 800d57c:	2300      	movs	r3, #0
 800d57e:	e024      	b.n	800d5ca <MOT_setWallEdgeDist+0x6a>
	}

	f_addDist = Get_NowDist() + MOT_WALL_EDGE_DIST;		// 
 800d580:	f7f8 f852 	bl	8005628 <Get_NowDist>
 800d584:	eef0 7a40 	vmov.f32	s15, s0
 800d588:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800d5dc <MOT_setWallEdgeDist+0x7c>
 800d58c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d590:	edc7 7a01 	vstr	s15, [r7, #4]

	/*  */
	if( f_addDist > st_Info.f_dist ){
 800d594:	4b12      	ldr	r3, [pc, #72]	; (800d5e0 <MOT_setWallEdgeDist+0x80>)
 800d596:	edd3 7a06 	vldr	s15, [r3, #24]
 800d59a:	ed97 7a01 	vldr	s14, [r7, #4]
 800d59e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d5a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5a6:	dd09      	ble.n	800d5bc <MOT_setWallEdgeDist+0x5c>

		f_WallEdgeAddDist = f_addDist - st_Info.f_dist;	//wall_adddist
 800d5a8:	4b0d      	ldr	r3, [pc, #52]	; (800d5e0 <MOT_setWallEdgeDist+0x80>)
 800d5aa:	edd3 7a06 	vldr	s15, [r3, #24]
 800d5ae:	ed97 7a01 	vldr	s14, [r7, #4]
 800d5b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d5b6:	4b0b      	ldr	r3, [pc, #44]	; (800d5e4 <MOT_setWallEdgeDist+0x84>)
 800d5b8:	edc3 7a00 	vstr	s15, [r3]
/*	if( f_addDist < st_Info.f_dist){
		st_Info.f_dist = f_addDist;
	}
*/
	/*  */
	en_WallEdge   = MOT_WALL_EDGE_NONE;		// 
 800d5bc:	4b06      	ldr	r3, [pc, #24]	; (800d5d8 <MOT_setWallEdgeDist+0x78>)
 800d5be:	2200      	movs	r2, #0
 800d5c0:	701a      	strb	r2, [r3, #0]
	bl_IsWallEdge = FALSE;					// 
 800d5c2:	4b04      	ldr	r3, [pc, #16]	; (800d5d4 <MOT_setWallEdgeDist+0x74>)
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	701a      	strb	r2, [r3, #0]
	return TRUE;
 800d5c8:	2301      	movs	r3, #1
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3708      	adds	r7, #8
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop
 800d5d4:	200002c9 	.word	0x200002c9
 800d5d8:	200002c8 	.word	0x200002c8
 800d5dc:	3cf9db23 	.word	0x3cf9db23
 800d5e0:	2000b170 	.word	0x2000b170
 800d5e4:	200002cc 	.word	0x200002cc

0800d5e8 <MOT_setWallEdgeDist_LoopWait>:
bool MOT_setWallEdgeDist_LoopWait( void )
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	af00      	add	r7, sp, #0
//	SetLED(0x11);
	/*  */
	if( bl_IsWallEdge == FALSE ){		// 
 800d5ec:	4b08      	ldr	r3, [pc, #32]	; (800d610 <MOT_setWallEdgeDist_LoopWait+0x28>)
 800d5ee:	781b      	ldrb	r3, [r3, #0]
 800d5f0:	f083 0301 	eor.w	r3, r3, #1
 800d5f4:	b2db      	uxtb	r3, r3
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d001      	beq.n	800d5fe <MOT_setWallEdgeDist_LoopWait+0x16>

		return FALSE;
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	e003      	b.n	800d606 <MOT_setWallEdgeDist_LoopWait+0x1e>
	}

	f_WallEdgeAddDist = MOT_WALL_EDGE_DIST;		// 
 800d5fe:	4b05      	ldr	r3, [pc, #20]	; (800d614 <MOT_setWallEdgeDist_LoopWait+0x2c>)
 800d600:	4a05      	ldr	r2, [pc, #20]	; (800d618 <MOT_setWallEdgeDist_LoopWait+0x30>)
 800d602:	601a      	str	r2, [r3, #0]

	return TRUE;
 800d604:	2301      	movs	r3, #1
}
 800d606:	4618      	mov	r0, r3
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr
 800d610:	200002c9 	.word	0x200002c9
 800d614:	200002cc 	.word	0x200002cc
 800d618:	3cf9db23 	.word	0x3cf9db23
 800d61c:	00000000 	.word	0x00000000

0800d620 <DIST_Front_Wall_correction>:

void DIST_Front_Wall_correction(void)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b09e      	sub	sp, #120	; 0x78
 800d624:	af00      	add	r7, sp, #0
	stMOT_DATA	st_info;	//
	stCTRL_DATA	st_data;	//

	GYRO_staErrChkAngle();			// 
 800d626:	f7fb fa2b 	bl	8008a80 <GYRO_staErrChkAngle>
	
	st_data.en_type			= CTRL_FRONT_WALL;
 800d62a:	230f      	movs	r3, #15
 800d62c:	713b      	strb	r3, [r7, #4]
	st_data.f_acc			= 0;						// 
 800d62e:	f04f 0300 	mov.w	r3, #0
 800d632:	60fb      	str	r3, [r7, #12]
	st_data.f_now			= 0;						// 
 800d634:	f04f 0300 	mov.w	r3, #0
 800d638:	613b      	str	r3, [r7, #16]
	st_data.f_trgt			= 0;						// 
 800d63a:	f04f 0300 	mov.w	r3, #0
 800d63e:	617b      	str	r3, [r7, #20]
	st_data.f_nowDist		= 0;						// 
 800d640:	f04f 0300 	mov.w	r3, #0
 800d644:	61bb      	str	r3, [r7, #24]
	st_data.f_dist			= 0;						// 
 800d646:	f04f 0300 	mov.w	r3, #0
 800d64a:	61fb      	str	r3, [r7, #28]
	st_data.f_accAngleS		= 0;		// 
 800d64c:	f04f 0300 	mov.w	r3, #0
 800d650:	623b      	str	r3, [r7, #32]
	st_data.f_nowAngleS		= 0;						// 
 800d652:	f04f 0300 	mov.w	r3, #0
 800d656:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_trgtAngleS		= 0;		// 
 800d658:	f04f 0300 	mov.w	r3, #0
 800d65c:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngle		= 0;						// 
 800d65e:	f04f 0300 	mov.w	r3, #0
 800d662:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_angle			= 0;			// 
 800d664:	f04f 0300 	mov.w	r3, #0
 800d668:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_time 			= 0;						//  [sec]  
 800d66a:	f04f 0300 	mov.w	r3, #0
 800d66e:	60bb      	str	r3, [r7, #8]
	CTRL_clrData();										// /
 800d670:	f7f8 f89a 	bl	80057a8 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 800d674:	1d3b      	adds	r3, r7, #4
 800d676:	4618      	mov	r0, r3
 800d678:	f7f8 f97c 	bl	8005974 <CTRL_setData>
	DCM_staMotAll();									// ON
 800d67c:	f7fa fef0 	bl	8008460 <DCM_staMotAll>
	while((DIST_getNowVal( DIST_SEN_R_FRONT )>(R_FRONT_REF+FRONT_WALL_minus+30))||(DIST_getNowVal( DIST_SEN_R_FRONT )<(R_FRONT_REF+FRONT_WALL_minus-30))
 800d680:	e00f      	b.n	800d6a2 <DIST_Front_Wall_correction+0x82>
		||(DIST_getNowVal( DIST_SEN_L_FRONT )>(L_FRONT_REF+FRONT_WALL_minus+30))||(DIST_getNowVal( DIST_SEN_L_FRONT )<(L_FRONT_REF+FRONT_WALL_minus-30))){
			if(escape_wait > 0.8)break;
 800d682:	4b29      	ldr	r3, [pc, #164]	; (800d728 <DIST_Front_Wall_correction+0x108>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	4618      	mov	r0, r3
 800d688:	f7f2 ff86 	bl	8000598 <__aeabi_f2d>
 800d68c:	a324      	add	r3, pc, #144	; (adr r3, 800d720 <DIST_Front_Wall_correction+0x100>)
 800d68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d692:	f7f3 fa69 	bl	8000b68 <__aeabi_dcmpgt>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d123      	bne.n	800d6e4 <DIST_Front_Wall_correction+0xc4>
			LL_mDelay(10);//volatile
 800d69c:	200a      	movs	r0, #10
 800d69e:	f008 fedb 	bl	8016458 <LL_mDelay>
	while((DIST_getNowVal( DIST_SEN_R_FRONT )>(R_FRONT_REF+FRONT_WALL_minus+30))||(DIST_getNowVal( DIST_SEN_R_FRONT )<(R_FRONT_REF+FRONT_WALL_minus-30))
 800d6a2:	2000      	movs	r0, #0
 800d6a4:	f000 f940 	bl	800d928 <DIST_getNowVal>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	461a      	mov	r2, r3
		||(DIST_getNowVal( DIST_SEN_L_FRONT )>(L_FRONT_REF+FRONT_WALL_minus+30))||(DIST_getNowVal( DIST_SEN_L_FRONT )<(L_FRONT_REF+FRONT_WALL_minus-30))){
 800d6ac:	f240 23d5 	movw	r3, #725	; 0x2d5
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	dce6      	bgt.n	800d682 <DIST_Front_Wall_correction+0x62>
	while((DIST_getNowVal( DIST_SEN_R_FRONT )>(R_FRONT_REF+FRONT_WALL_minus+30))||(DIST_getNowVal( DIST_SEN_R_FRONT )<(R_FRONT_REF+FRONT_WALL_minus-30))
 800d6b4:	2000      	movs	r0, #0
 800d6b6:	f000 f937 	bl	800d928 <DIST_getNowVal>
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	f5b3 7f26 	cmp.w	r3, #664	; 0x298
 800d6c0:	dddf      	ble.n	800d682 <DIST_Front_Wall_correction+0x62>
		||(DIST_getNowVal( DIST_SEN_L_FRONT )>(L_FRONT_REF+FRONT_WALL_minus+30))||(DIST_getNowVal( DIST_SEN_L_FRONT )<(L_FRONT_REF+FRONT_WALL_minus-30))){
 800d6c2:	2001      	movs	r0, #1
 800d6c4:	f000 f930 	bl	800d928 <DIST_getNowVal>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 800d6ce:	dad8      	bge.n	800d682 <DIST_Front_Wall_correction+0x62>
 800d6d0:	2001      	movs	r0, #1
 800d6d2:	f000 f929 	bl	800d928 <DIST_getNowVal>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	461a      	mov	r2, r3
 800d6da:	f240 2302 	movw	r3, #514	; 0x202
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	ddcf      	ble.n	800d682 <DIST_Front_Wall_correction+0x62>
 800d6e2:	e000      	b.n	800d6e6 <DIST_Front_Wall_correction+0xc6>
			if(escape_wait > 0.8)break;
 800d6e4:	bf00      	nop
	}
	LL_mDelay(50);
 800d6e6:	2032      	movs	r0, #50	; 0x32
 800d6e8:	f008 feb6 	bl	8016458 <LL_mDelay>
	CTRL_stop();			// 
 800d6ec:	f7f8 f84c 	bl	8005788 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800d6f0:	2000      	movs	r0, #0
 800d6f2:	f7fa fe91 	bl	8008418 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800d6f6:	2001      	movs	r0, #1
 800d6f8:	f7fa fe8e 	bl	8008418 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// 
 800d6fc:	f7fb f9d2 	bl	8008aa4 <GYRO_endErrChkAngle>
	LL_mDelay(100);
 800d700:	2064      	movs	r0, #100	; 0x64
 800d702:	f008 fea9 	bl	8016458 <LL_mDelay>
	f_MotNowSpeed = 0.0f;		//
 800d706:	4b09      	ldr	r3, [pc, #36]	; (800d72c <DIST_Front_Wall_correction+0x10c>)
 800d708:	f04f 0200 	mov.w	r2, #0
 800d70c:	601a      	str	r2, [r3, #0]

	CTRL_clrNowData();
 800d70e:	f7f8 f8b3 	bl	8005878 <CTRL_clrNowData>
	CTRL_clrAngleErrSum();
 800d712:	f7f8 f8a9 	bl	8005868 <CTRL_clrAngleErrSum>
}
 800d716:	bf00      	nop
 800d718:	3778      	adds	r7, #120	; 0x78
 800d71a:	46bd      	mov	sp, r7
 800d71c:	bd80      	pop	{r7, pc}
 800d71e:	bf00      	nop
 800d720:	9999999a 	.word	0x9999999a
 800d724:	3fe99999 	.word	0x3fe99999
 800d728:	20000c54 	.word	0x20000c54
 800d72c:	200002b0 	.word	0x200002b0

0800d730 <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 800d730:	b580      	push	{r7, lr}
 800d732:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 800d734:	4b2d      	ldr	r3, [pc, #180]	; (800d7ec <BAT_Pol+0xbc>)
 800d736:	88da      	ldrh	r2, [r3, #6]
 800d738:	4b2c      	ldr	r3, [pc, #176]	; (800d7ec <BAT_Pol+0xbc>)
 800d73a:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 800d73c:	4b2b      	ldr	r3, [pc, #172]	; (800d7ec <BAT_Pol+0xbc>)
 800d73e:	889a      	ldrh	r2, [r3, #4]
 800d740:	4b2a      	ldr	r3, [pc, #168]	; (800d7ec <BAT_Pol+0xbc>)
 800d742:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 800d744:	4b29      	ldr	r3, [pc, #164]	; (800d7ec <BAT_Pol+0xbc>)
 800d746:	885a      	ldrh	r2, [r3, #2]
 800d748:	4b28      	ldr	r3, [pc, #160]	; (800d7ec <BAT_Pol+0xbc>)
 800d74a:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 800d74c:	4b27      	ldr	r3, [pc, #156]	; (800d7ec <BAT_Pol+0xbc>)
 800d74e:	881a      	ldrh	r2, [r3, #0]
 800d750:	4b26      	ldr	r3, [pc, #152]	; (800d7ec <BAT_Pol+0xbc>)
 800d752:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 800d754:	f7f4 f888 	bl	8001868 <GetBatVal>
 800d758:	4603      	mov	r3, r0
 800d75a:	461a      	mov	r2, r3
 800d75c:	4b23      	ldr	r3, [pc, #140]	; (800d7ec <BAT_Pol+0xbc>)
 800d75e:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 800d760:	4b22      	ldr	r3, [pc, #136]	; (800d7ec <BAT_Pol+0xbc>)
 800d762:	881b      	ldrh	r3, [r3, #0]
 800d764:	461a      	mov	r2, r3
 800d766:	4b21      	ldr	r3, [pc, #132]	; (800d7ec <BAT_Pol+0xbc>)
 800d768:	885b      	ldrh	r3, [r3, #2]
 800d76a:	4413      	add	r3, r2
 800d76c:	4a1f      	ldr	r2, [pc, #124]	; (800d7ec <BAT_Pol+0xbc>)
 800d76e:	8892      	ldrh	r2, [r2, #4]
 800d770:	4413      	add	r3, r2
 800d772:	4a1e      	ldr	r2, [pc, #120]	; (800d7ec <BAT_Pol+0xbc>)
 800d774:	88d2      	ldrh	r2, [r2, #6]
 800d776:	4413      	add	r3, r2
 800d778:	4a1c      	ldr	r2, [pc, #112]	; (800d7ec <BAT_Pol+0xbc>)
 800d77a:	8912      	ldrh	r2, [r2, #8]
 800d77c:	4413      	add	r3, r2
 800d77e:	4a1c      	ldr	r2, [pc, #112]	; (800d7f0 <BAT_Pol+0xc0>)
 800d780:	fb82 1203 	smull	r1, r2, r2, r3
 800d784:	1052      	asrs	r2, r2, #1
 800d786:	17db      	asrs	r3, r3, #31
 800d788:	1ad3      	subs	r3, r2, r3
 800d78a:	b29a      	uxth	r2, r3
 800d78c:	4b19      	ldr	r3, [pc, #100]	; (800d7f4 <BAT_Pol+0xc4>)
 800d78e:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 800d790:	4b18      	ldr	r3, [pc, #96]	; (800d7f4 <BAT_Pol+0xc4>)
 800d792:	881b      	ldrh	r3, [r3, #0]
 800d794:	f640 22a9 	movw	r2, #2729	; 0xaa9
 800d798:	4293      	cmp	r3, r2
 800d79a:	d803      	bhi.n	800d7a4 <BAT_Pol+0x74>
		SetBatLED(0);
 800d79c:	2000      	movs	r0, #0
 800d79e:	f7f4 fc6b 	bl	8002078 <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 800d7a2:	e021      	b.n	800d7e8 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 800d7a4:	4b13      	ldr	r3, [pc, #76]	; (800d7f4 <BAT_Pol+0xc4>)
 800d7a6:	881b      	ldrh	r3, [r3, #0]
 800d7a8:	f640 32f3 	movw	r2, #3059	; 0xbf3
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d818      	bhi.n	800d7e2 <BAT_Pol+0xb2>
		if( i>=100){
 800d7b0:	4b11      	ldr	r3, [pc, #68]	; (800d7f8 <BAT_Pol+0xc8>)
 800d7b2:	781b      	ldrb	r3, [r3, #0]
 800d7b4:	2b63      	cmp	r3, #99	; 0x63
 800d7b6:	d906      	bls.n	800d7c6 <BAT_Pol+0x96>
			SetBatLED(1);
 800d7b8:	2001      	movs	r0, #1
 800d7ba:	f7f4 fc5d 	bl	8002078 <SetBatLED>
			i=0;
 800d7be:	4b0e      	ldr	r3, [pc, #56]	; (800d7f8 <BAT_Pol+0xc8>)
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	701a      	strb	r2, [r3, #0]
 800d7c4:	e006      	b.n	800d7d4 <BAT_Pol+0xa4>
		else if(i>=50){
 800d7c6:	4b0c      	ldr	r3, [pc, #48]	; (800d7f8 <BAT_Pol+0xc8>)
 800d7c8:	781b      	ldrb	r3, [r3, #0]
 800d7ca:	2b31      	cmp	r3, #49	; 0x31
 800d7cc:	d902      	bls.n	800d7d4 <BAT_Pol+0xa4>
			SetBatLED(0);
 800d7ce:	2000      	movs	r0, #0
 800d7d0:	f7f4 fc52 	bl	8002078 <SetBatLED>
		i++;
 800d7d4:	4b08      	ldr	r3, [pc, #32]	; (800d7f8 <BAT_Pol+0xc8>)
 800d7d6:	781b      	ldrb	r3, [r3, #0]
 800d7d8:	3301      	adds	r3, #1
 800d7da:	b2da      	uxtb	r2, r3
 800d7dc:	4b06      	ldr	r3, [pc, #24]	; (800d7f8 <BAT_Pol+0xc8>)
 800d7de:	701a      	strb	r2, [r3, #0]
}
 800d7e0:	e002      	b.n	800d7e8 <BAT_Pol+0xb8>
		SetBatLED(1);
 800d7e2:	2001      	movs	r0, #1
 800d7e4:	f7f4 fc48 	bl	8002078 <SetBatLED>
}
 800d7e8:	bf00      	nop
 800d7ea:	bd80      	pop	{r7, pc}
 800d7ec:	20000010 	.word	0x20000010
 800d7f0:	66666667 	.word	0x66666667
 800d7f4:	2000000e 	.word	0x2000000e
 800d7f8:	200002d0 	.word	0x200002d0
 800d7fc:	00000000 	.word	0x00000000

0800d800 <get_battLv>:

float get_battLv(void){
 800d800:	b580      	push	{r7, lr}
 800d802:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(1.990+1.005)/1.990/4095.000*3.300;
 800d804:	4b22      	ldr	r3, [pc, #136]	; (800d890 <get_battLv+0x90>)
 800d806:	881b      	ldrh	r3, [r3, #0]
 800d808:	ee07 3a90 	vmov	s15, r3
 800d80c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d810:	ee17 0a90 	vmov	r0, s15
 800d814:	f7f2 fec0 	bl	8000598 <__aeabi_f2d>
 800d818:	a315      	add	r3, pc, #84	; (adr r3, 800d870 <get_battLv+0x70>)
 800d81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d81e:	f7f2 ff13 	bl	8000648 <__aeabi_dmul>
 800d822:	4602      	mov	r2, r0
 800d824:	460b      	mov	r3, r1
 800d826:	4610      	mov	r0, r2
 800d828:	4619      	mov	r1, r3
 800d82a:	a313      	add	r3, pc, #76	; (adr r3, 800d878 <get_battLv+0x78>)
 800d82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d830:	f7f3 f834 	bl	800089c <__aeabi_ddiv>
 800d834:	4602      	mov	r2, r0
 800d836:	460b      	mov	r3, r1
 800d838:	4610      	mov	r0, r2
 800d83a:	4619      	mov	r1, r3
 800d83c:	a310      	add	r3, pc, #64	; (adr r3, 800d880 <get_battLv+0x80>)
 800d83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d842:	f7f3 f82b 	bl	800089c <__aeabi_ddiv>
 800d846:	4602      	mov	r2, r0
 800d848:	460b      	mov	r3, r1
 800d84a:	4610      	mov	r0, r2
 800d84c:	4619      	mov	r1, r3
 800d84e:	a30e      	add	r3, pc, #56	; (adr r3, 800d888 <get_battLv+0x88>)
 800d850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d854:	f7f2 fef8 	bl	8000648 <__aeabi_dmul>
 800d858:	4602      	mov	r2, r0
 800d85a:	460b      	mov	r3, r1
 800d85c:	4610      	mov	r0, r2
 800d85e:	4619      	mov	r1, r3
 800d860:	f7f3 f9ea 	bl	8000c38 <__aeabi_d2f>
 800d864:	4603      	mov	r3, r0
 800d866:	ee07 3a90 	vmov	s15, r3
}
 800d86a:	eeb0 0a67 	vmov.f32	s0, s15
 800d86e:	bd80      	pop	{r7, pc}
 800d870:	8f5c28f6 	.word	0x8f5c28f6
 800d874:	4007f5c2 	.word	0x4007f5c2
 800d878:	3d70a3d7 	.word	0x3d70a3d7
 800d87c:	3fffd70a 	.word	0x3fffd70a
 800d880:	00000000 	.word	0x00000000
 800d884:	40affe00 	.word	0x40affe00
 800d888:	66666666 	.word	0x66666666
 800d88c:	400a6666 	.word	0x400a6666
 800d890:	2000000e 	.word	0x2000000e

0800d894 <DIST_init>:
stDIST_SEN		st_sen[DIST_SEN_NUM];					// 
stDIST_FRONT_SEN		st_senF[DIST_SEN_NUM];


void DIST_init( void )
{
 800d894:	b580      	push	{r7, lr}
 800d896:	af00      	add	r7, sp, #0
	memset( st_sen, 0, sizeof(st_sen) );				// ()
 800d898:	2238      	movs	r2, #56	; 0x38
 800d89a:	2100      	movs	r1, #0
 800d89c:	4820      	ldr	r0, [pc, #128]	; (800d920 <DIST_init+0x8c>)
 800d89e:	f009 ff6f 	bl	8017780 <memset>
	st_sen[DIST_SEN_R_FRONT].s_ref       = R_FRONT_REF;
 800d8a2:	4b1f      	ldr	r3, [pc, #124]	; (800d920 <DIST_init+0x8c>)
 800d8a4:	f240 228a 	movw	r2, #650	; 0x28a
 800d8a8:	80da      	strh	r2, [r3, #6]
	st_sen[DIST_SEN_L_FRONT].s_ref       = L_FRONT_REF;
 800d8aa:	4b1d      	ldr	r3, [pc, #116]	; (800d920 <DIST_init+0x8c>)
 800d8ac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d8b0:	829a      	strh	r2, [r3, #20]
	st_sen[DIST_SEN_R_SIDE].s_ref        = R_SIDE_REF;
 800d8b2:	4b1b      	ldr	r3, [pc, #108]	; (800d920 <DIST_init+0x8c>)
 800d8b4:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800d8b8:	845a      	strh	r2, [r3, #34]	; 0x22
	st_sen[DIST_SEN_L_SIDE].s_ref        = L_SIDE_REF;
 800d8ba:	4b19      	ldr	r3, [pc, #100]	; (800d920 <DIST_init+0x8c>)
 800d8bc:	f44f 72be 	mov.w	r2, #380	; 0x17c
 800d8c0:	861a      	strh	r2, [r3, #48]	; 0x30
	st_sen[DIST_SEN_R_FRONT].s_limit     = R_FRONT_WALL;
 800d8c2:	4b17      	ldr	r3, [pc, #92]	; (800d920 <DIST_init+0x8c>)
 800d8c4:	226e      	movs	r2, #110	; 0x6e
 800d8c6:	809a      	strh	r2, [r3, #4]
	st_sen[DIST_SEN_L_FRONT].s_limit     = L_FRONT_WALL;
 800d8c8:	4b15      	ldr	r3, [pc, #84]	; (800d920 <DIST_init+0x8c>)
 800d8ca:	2278      	movs	r2, #120	; 0x78
 800d8cc:	825a      	strh	r2, [r3, #18]
	st_sen[DIST_SEN_R_SIDE].s_limit      = R_SIDE_WALL;
 800d8ce:	4b14      	ldr	r3, [pc, #80]	; (800d920 <DIST_init+0x8c>)
 800d8d0:	2278      	movs	r2, #120	; 0x78
 800d8d2:	841a      	strh	r2, [r3, #32]
	st_sen[DIST_SEN_L_SIDE].s_limit      = L_SIDE_WALL;
 800d8d4:	4b12      	ldr	r3, [pc, #72]	; (800d920 <DIST_init+0x8c>)
 800d8d6:	2278      	movs	r2, #120	; 0x78
 800d8d8:	85da      	strh	r2, [r3, #46]	; 0x2e
	st_senF[DIST_SEN_R_FRONT].s_skewErr1	= R_FRONT_SKEW_ERR1;
 800d8da:	4b12      	ldr	r3, [pc, #72]	; (800d924 <DIST_init+0x90>)
 800d8dc:	2250      	movs	r2, #80	; 0x50
 800d8de:	805a      	strh	r2, [r3, #2]
	st_senF[DIST_SEN_L_FRONT].s_skewErr1	= L_FRONT_SKEW_ERR1;
 800d8e0:	4b10      	ldr	r3, [pc, #64]	; (800d924 <DIST_init+0x90>)
 800d8e2:	2246      	movs	r2, #70	; 0x46
 800d8e4:	815a      	strh	r2, [r3, #10]
	st_senF[DIST_SEN_R_FRONT].s_skewErr2	= R_FRONT_SKEW_ERR2;
 800d8e6:	4b0f      	ldr	r3, [pc, #60]	; (800d924 <DIST_init+0x90>)
 800d8e8:	22c0      	movs	r2, #192	; 0xc0
 800d8ea:	809a      	strh	r2, [r3, #4]
	st_senF[DIST_SEN_L_FRONT].s_skewErr2	= L_FRONT_SKEW_ERR2;
 800d8ec:	4b0d      	ldr	r3, [pc, #52]	; (800d924 <DIST_init+0x90>)
 800d8ee:	22a0      	movs	r2, #160	; 0xa0
 800d8f0:	819a      	strh	r2, [r3, #12]
	st_senF[DIST_SEN_R_FRONT].s_skewErr3	= R_FRONT_SKEW_ERR3;
 800d8f2:	4b0c      	ldr	r3, [pc, #48]	; (800d924 <DIST_init+0x90>)
 800d8f4:	22fa      	movs	r2, #250	; 0xfa
 800d8f6:	80da      	strh	r2, [r3, #6]
	st_senF[DIST_SEN_L_FRONT].s_skewErr3	= L_FRONT_SKEW_ERR3;
 800d8f8:	4b0a      	ldr	r3, [pc, #40]	; (800d924 <DIST_init+0x90>)
 800d8fa:	22fa      	movs	r2, #250	; 0xfa
 800d8fc:	81da      	strh	r2, [r3, #14]
	st_sen[DIST_SEN_R_FRONT].s_noCtrl = R_FRONT_NOCTRL;
 800d8fe:	4b08      	ldr	r3, [pc, #32]	; (800d920 <DIST_init+0x8c>)
 800d900:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d904:	819a      	strh	r2, [r3, #12]
	st_sen[DIST_SEN_L_FRONT].s_noCtrl = L_FRONT_NOCTRL;
 800d906:	4b06      	ldr	r3, [pc, #24]	; (800d920 <DIST_init+0x8c>)
 800d908:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800d90c:	835a      	strh	r2, [r3, #26]
	st_sen[DIST_SEN_R_FRONT].s_ctrl = R_FRONT_CTRL;
 800d90e:	4b04      	ldr	r3, [pc, #16]	; (800d920 <DIST_init+0x8c>)
 800d910:	22b4      	movs	r2, #180	; 0xb4
 800d912:	815a      	strh	r2, [r3, #10]
	st_sen[DIST_SEN_L_FRONT].s_ctrl = L_FRONT_CTRL;
 800d914:	4b02      	ldr	r3, [pc, #8]	; (800d920 <DIST_init+0x8c>)
 800d916:	22b4      	movs	r2, #180	; 0xb4
 800d918:	831a      	strh	r2, [r3, #24]

}
 800d91a:	bf00      	nop
 800d91c:	bd80      	pop	{r7, pc}
 800d91e:	bf00      	nop
 800d920:	2000b1d4 	.word	0x2000b1d4
 800d924:	2000b1b4 	.word	0x2000b1b4

0800d928 <DIST_getNowVal>:

int16_t DIST_getNowVal( enDIST_SEN_ID en_id )
{
 800d928:	b480      	push	{r7}
 800d92a:	b083      	sub	sp, #12
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	4603      	mov	r3, r0
 800d930:	71fb      	strb	r3, [r7, #7]
	return st_sen[en_id].s_now;
 800d932:	79fa      	ldrb	r2, [r7, #7]
 800d934:	4906      	ldr	r1, [pc, #24]	; (800d950 <DIST_getNowVal+0x28>)
 800d936:	4613      	mov	r3, r2
 800d938:	00db      	lsls	r3, r3, #3
 800d93a:	1a9b      	subs	r3, r3, r2
 800d93c:	005b      	lsls	r3, r3, #1
 800d93e:	440b      	add	r3, r1
 800d940:	881b      	ldrh	r3, [r3, #0]
 800d942:	b21b      	sxth	r3, r3
}
 800d944:	4618      	mov	r0, r3
 800d946:	370c      	adds	r7, #12
 800d948:	46bd      	mov	sp, r7
 800d94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94e:	4770      	bx	lr
 800d950:	2000b1d4 	.word	0x2000b1d4
 800d954:	00000000 	.word	0x00000000

0800d958 <DIST_getErr>:


void DIST_getErr( int32_t* p_err )
{
 800d958:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800d95c:	b084      	sub	sp, #16
 800d95e:	af00      	add	r7, sp, #0
 800d960:	6078      	str	r0, [r7, #4]
	volatile int16_t	s_threshold_R = 0;		// 
 800d962:	2300      	movs	r3, #0
 800d964:	81bb      	strh	r3, [r7, #12]
	volatile int16_t	s_threshold_L = 0;		// 
 800d966:	2300      	movs	r3, #0
 800d968:	817b      	strh	r3, [r7, #10]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_old;
 800d96a:	4ba5      	ldr	r3, [pc, #660]	; (800dc00 <DIST_getErr+0x2a8>)
 800d96c:	8b9a      	ldrh	r2, [r3, #28]
 800d96e:	4ba4      	ldr	r3, [pc, #656]	; (800dc00 <DIST_getErr+0x2a8>)
 800d970:	8bdb      	ldrh	r3, [r3, #30]
 800d972:	1ad3      	subs	r3, r2, r3
 800d974:	b29b      	uxth	r3, r3
 800d976:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800d978:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d97c:	f113 0f19 	cmn.w	r3, #25
 800d980:	db03      	blt.n	800d98a <DIST_getErr+0x32>
 800d982:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d986:	2b19      	cmp	r3, #25
 800d988:	dd06      	ble.n	800d998 <DIST_getErr+0x40>
	){
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_ref + DIST_REF_UP;		// 
 800d98a:	4b9d      	ldr	r3, [pc, #628]	; (800dc00 <DIST_getErr+0x2a8>)
 800d98c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800d98e:	3323      	adds	r3, #35	; 0x23
 800d990:	b29b      	uxth	r3, r3
 800d992:	b21b      	sxth	r3, r3
 800d994:	81bb      	strh	r3, [r7, #12]
 800d996:	e003      	b.n	800d9a0 <DIST_getErr+0x48>
	}
	else{
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_limit;		// 
 800d998:	4b99      	ldr	r3, [pc, #612]	; (800dc00 <DIST_getErr+0x2a8>)
 800d99a:	8c1b      	ldrh	r3, [r3, #32]
 800d99c:	b21b      	sxth	r3, r3
 800d99e:	81bb      	strh	r3, [r7, #12]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_L_SIDE].s_now - st_sen[DIST_SEN_L_SIDE].s_old;
 800d9a0:	4b97      	ldr	r3, [pc, #604]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9a2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800d9a4:	4b96      	ldr	r3, [pc, #600]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d9a8:	1ad3      	subs	r3, r2, r3
 800d9aa:	b29b      	uxth	r3, r3
 800d9ac:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800d9ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d9b2:	f113 0f19 	cmn.w	r3, #25
 800d9b6:	db03      	blt.n	800d9c0 <DIST_getErr+0x68>
 800d9b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d9bc:	2b19      	cmp	r3, #25
 800d9be:	dd06      	ble.n	800d9ce <DIST_getErr+0x76>
	){
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_ref + DIST_REF_UP;		// 
 800d9c0:	4b8f      	ldr	r3, [pc, #572]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9c2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800d9c4:	3323      	adds	r3, #35	; 0x23
 800d9c6:	b29b      	uxth	r3, r3
 800d9c8:	b21b      	sxth	r3, r3
 800d9ca:	817b      	strh	r3, [r7, #10]
 800d9cc:	e003      	b.n	800d9d6 <DIST_getErr+0x7e>
	}
	else{
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_limit;		// 
 800d9ce:	4b8c      	ldr	r3, [pc, #560]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d9d2:	b21b      	sxth	r3, r3
 800d9d4:	817b      	strh	r3, [r7, #10]
	}

	/* ------------ */
	/*    */
	/* ------------ */
	*p_err = 0;		// 
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	601a      	str	r2, [r3, #0]

	/*  */
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800d9dc:	4b88      	ldr	r3, [pc, #544]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9de:	881a      	ldrh	r2, [r3, #0]
 800d9e0:	4b87      	ldr	r3, [pc, #540]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9e2:	899b      	ldrh	r3, [r3, #12]
 800d9e4:	429a      	cmp	r2, r3
 800d9e6:	d909      	bls.n	800d9fc <DIST_getErr+0xa4>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_noCtrl )
 800d9e8:	4b85      	ldr	r3, [pc, #532]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9ea:	89da      	ldrh	r2, [r3, #14]
 800d9ec:	4b84      	ldr	r3, [pc, #528]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9ee:	8b5b      	ldrh	r3, [r3, #26]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d903      	bls.n	800d9fc <DIST_getErr+0xa4>
	){
//		printf("[Val]%6d  	\n\r", *p_err);
		*p_err = 0;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	601a      	str	r2, [r3, #0]
 800d9fa:	e05a      	b.n	800dab2 <DIST_getErr+0x15a>
	}
	/*  */
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800d9fc:	4b80      	ldr	r3, [pc, #512]	; (800dc00 <DIST_getErr+0x2a8>)
 800d9fe:	881a      	ldrh	r2, [r3, #0]
 800da00:	4b7f      	ldr	r3, [pc, #508]	; (800dc00 <DIST_getErr+0x2a8>)
 800da02:	895b      	ldrh	r3, [r3, #10]
 800da04:	429a      	cmp	r2, r3
 800da06:	d915      	bls.n	800da34 <DIST_getErr+0xdc>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_ctrl )
 800da08:	4b7d      	ldr	r3, [pc, #500]	; (800dc00 <DIST_getErr+0x2a8>)
 800da0a:	89da      	ldrh	r2, [r3, #14]
 800da0c:	4b7c      	ldr	r3, [pc, #496]	; (800dc00 <DIST_getErr+0x2a8>)
 800da0e:	8b1b      	ldrh	r3, [r3, #24]
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800da10:	429a      	cmp	r2, r3
 800da12:	d90f      	bls.n	800da34 <DIST_getErr+0xdc>
	){
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800da14:	4b7a      	ldr	r3, [pc, #488]	; (800dc00 <DIST_getErr+0x2a8>)
 800da16:	89db      	ldrh	r3, [r3, #14]
 800da18:	461a      	mov	r2, r3
 800da1a:	4b79      	ldr	r3, [pc, #484]	; (800dc00 <DIST_getErr+0x2a8>)
 800da1c:	8a9b      	ldrh	r3, [r3, #20]
 800da1e:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_R_FRONT].s_now - st_sen[DIST_SEN_R_FRONT].s_ref );
 800da20:	4b77      	ldr	r3, [pc, #476]	; (800dc00 <DIST_getErr+0x2a8>)
 800da22:	881b      	ldrh	r3, [r3, #0]
 800da24:	4619      	mov	r1, r3
 800da26:	4b76      	ldr	r3, [pc, #472]	; (800dc00 <DIST_getErr+0x2a8>)
 800da28:	88db      	ldrh	r3, [r3, #6]
 800da2a:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800da2c:	1ad2      	subs	r2, r2, r3
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	601a      	str	r2, [r3, #0]
 800da32:	e03e      	b.n	800dab2 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( ( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ) && ( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now )
 800da34:	89bb      	ldrh	r3, [r7, #12]
 800da36:	b21b      	sxth	r3, r3
 800da38:	461a      	mov	r2, r3
 800da3a:	4b71      	ldr	r3, [pc, #452]	; (800dc00 <DIST_getErr+0x2a8>)
 800da3c:	8b9b      	ldrh	r3, [r3, #28]
 800da3e:	429a      	cmp	r2, r3
 800da40:	da16      	bge.n	800da70 <DIST_getErr+0x118>
 800da42:	897b      	ldrh	r3, [r7, #10]
 800da44:	b21b      	sxth	r3, r3
 800da46:	461a      	mov	r2, r3
 800da48:	4b6d      	ldr	r3, [pc, #436]	; (800dc00 <DIST_getErr+0x2a8>)
 800da4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800da4c:	429a      	cmp	r2, r3
 800da4e:	da0f      	bge.n	800da70 <DIST_getErr+0x118>
	){
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800da50:	4b6b      	ldr	r3, [pc, #428]	; (800dc00 <DIST_getErr+0x2a8>)
 800da52:	8b9b      	ldrh	r3, [r3, #28]
 800da54:	461a      	mov	r2, r3
 800da56:	4b6a      	ldr	r3, [pc, #424]	; (800dc00 <DIST_getErr+0x2a8>)
 800da58:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800da5a:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now );
 800da5c:	4b68      	ldr	r3, [pc, #416]	; (800dc00 <DIST_getErr+0x2a8>)
 800da5e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800da60:	4619      	mov	r1, r3
 800da62:	4b67      	ldr	r3, [pc, #412]	; (800dc00 <DIST_getErr+0x2a8>)
 800da64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800da66:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800da68:	441a      	add	r2, r3
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	601a      	str	r2, [r3, #0]
 800da6e:	e020      	b.n	800dab2 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ){
 800da70:	89bb      	ldrh	r3, [r7, #12]
 800da72:	b21b      	sxth	r3, r3
 800da74:	461a      	mov	r2, r3
 800da76:	4b62      	ldr	r3, [pc, #392]	; (800dc00 <DIST_getErr+0x2a8>)
 800da78:	8b9b      	ldrh	r3, [r3, #28]
 800da7a:	429a      	cmp	r2, r3
 800da7c:	da09      	bge.n	800da92 <DIST_getErr+0x13a>
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) * 2;
 800da7e:	4b60      	ldr	r3, [pc, #384]	; (800dc00 <DIST_getErr+0x2a8>)
 800da80:	8b9b      	ldrh	r3, [r3, #28]
 800da82:	461a      	mov	r2, r3
 800da84:	4b5e      	ldr	r3, [pc, #376]	; (800dc00 <DIST_getErr+0x2a8>)
 800da86:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800da88:	1ad3      	subs	r3, r2, r3
 800da8a:	005a      	lsls	r2, r3, #1
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	601a      	str	r2, [r3, #0]
 800da90:	e00f      	b.n	800dab2 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
 800da92:	897b      	ldrh	r3, [r7, #10]
 800da94:	b21b      	sxth	r3, r3
 800da96:	461a      	mov	r2, r3
 800da98:	4b59      	ldr	r3, [pc, #356]	; (800dc00 <DIST_getErr+0x2a8>)
 800da9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800da9c:	429a      	cmp	r2, r3
 800da9e:	da08      	bge.n	800dab2 <DIST_getErr+0x15a>
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
 800daa0:	4b57      	ldr	r3, [pc, #348]	; (800dc00 <DIST_getErr+0x2a8>)
 800daa2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800daa4:	461a      	mov	r2, r3
 800daa6:	4b56      	ldr	r3, [pc, #344]	; (800dc00 <DIST_getErr+0x2a8>)
 800daa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800daaa:	1ad3      	subs	r3, r2, r3
 800daac:	005a      	lsls	r2, r3, #1
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	601a      	str	r2, [r3, #0]
//		printf("[Val]%6d  	\n\r", *p_err);
	}

	if((st_sen[DIST_SEN_L_FRONT].s_now >st_sen[DIST_SEN_L_FRONT].s_limit/0.7)&&
 800dab2:	4b53      	ldr	r3, [pc, #332]	; (800dc00 <DIST_getErr+0x2a8>)
 800dab4:	89db      	ldrh	r3, [r3, #14]
 800dab6:	4618      	mov	r0, r3
 800dab8:	f7f2 fd5c 	bl	8000574 <__aeabi_i2d>
 800dabc:	4604      	mov	r4, r0
 800dabe:	460d      	mov	r5, r1
 800dac0:	4b4f      	ldr	r3, [pc, #316]	; (800dc00 <DIST_getErr+0x2a8>)
 800dac2:	8a5b      	ldrh	r3, [r3, #18]
 800dac4:	4618      	mov	r0, r3
 800dac6:	f7f2 fd55 	bl	8000574 <__aeabi_i2d>
 800daca:	a34b      	add	r3, pc, #300	; (adr r3, 800dbf8 <DIST_getErr+0x2a0>)
 800dacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dad0:	f7f2 fee4 	bl	800089c <__aeabi_ddiv>
 800dad4:	4602      	mov	r2, r0
 800dad6:	460b      	mov	r3, r1
 800dad8:	4620      	mov	r0, r4
 800dada:	4629      	mov	r1, r5
 800dadc:	f7f3 f844 	bl	8000b68 <__aeabi_dcmpgt>
 800dae0:	4603      	mov	r3, r0
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d051      	beq.n	800db8a <DIST_getErr+0x232>
		(st_sen[DIST_SEN_R_FRONT].s_now <st_sen[DIST_SEN_R_FRONT].s_limit/0.7)){
 800dae6:	4b46      	ldr	r3, [pc, #280]	; (800dc00 <DIST_getErr+0x2a8>)
 800dae8:	881b      	ldrh	r3, [r3, #0]
 800daea:	4618      	mov	r0, r3
 800daec:	f7f2 fd42 	bl	8000574 <__aeabi_i2d>
 800daf0:	4604      	mov	r4, r0
 800daf2:	460d      	mov	r5, r1
 800daf4:	4b42      	ldr	r3, [pc, #264]	; (800dc00 <DIST_getErr+0x2a8>)
 800daf6:	889b      	ldrh	r3, [r3, #4]
 800daf8:	4618      	mov	r0, r3
 800dafa:	f7f2 fd3b 	bl	8000574 <__aeabi_i2d>
 800dafe:	a33e      	add	r3, pc, #248	; (adr r3, 800dbf8 <DIST_getErr+0x2a0>)
 800db00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db04:	f7f2 feca 	bl	800089c <__aeabi_ddiv>
 800db08:	4602      	mov	r2, r0
 800db0a:	460b      	mov	r3, r1
	if((st_sen[DIST_SEN_L_FRONT].s_now >st_sen[DIST_SEN_L_FRONT].s_limit/0.7)&&
 800db0c:	4620      	mov	r0, r4
 800db0e:	4629      	mov	r1, r5
 800db10:	f7f3 f80c 	bl	8000b2c <__aeabi_dcmplt>
 800db14:	4603      	mov	r3, r0
 800db16:	2b00      	cmp	r3, #0
 800db18:	d037      	beq.n	800db8a <DIST_getErr+0x232>
			*p_err += 2*(st_sen[DIST_SEN_L_FRONT].s_limit/0.7-st_sen[DIST_SEN_L_FRONT].s_now);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	4618      	mov	r0, r3
 800db20:	f7f2 fd28 	bl	8000574 <__aeabi_i2d>
 800db24:	4604      	mov	r4, r0
 800db26:	460d      	mov	r5, r1
 800db28:	4b35      	ldr	r3, [pc, #212]	; (800dc00 <DIST_getErr+0x2a8>)
 800db2a:	8a5b      	ldrh	r3, [r3, #18]
 800db2c:	4618      	mov	r0, r3
 800db2e:	f7f2 fd21 	bl	8000574 <__aeabi_i2d>
 800db32:	a331      	add	r3, pc, #196	; (adr r3, 800dbf8 <DIST_getErr+0x2a0>)
 800db34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db38:	f7f2 feb0 	bl	800089c <__aeabi_ddiv>
 800db3c:	4602      	mov	r2, r0
 800db3e:	460b      	mov	r3, r1
 800db40:	4690      	mov	r8, r2
 800db42:	4699      	mov	r9, r3
 800db44:	4b2e      	ldr	r3, [pc, #184]	; (800dc00 <DIST_getErr+0x2a8>)
 800db46:	89db      	ldrh	r3, [r3, #14]
 800db48:	4618      	mov	r0, r3
 800db4a:	f7f2 fd13 	bl	8000574 <__aeabi_i2d>
 800db4e:	4602      	mov	r2, r0
 800db50:	460b      	mov	r3, r1
 800db52:	4640      	mov	r0, r8
 800db54:	4649      	mov	r1, r9
 800db56:	f7f2 fbbf 	bl	80002d8 <__aeabi_dsub>
 800db5a:	4602      	mov	r2, r0
 800db5c:	460b      	mov	r3, r1
 800db5e:	4610      	mov	r0, r2
 800db60:	4619      	mov	r1, r3
 800db62:	4602      	mov	r2, r0
 800db64:	460b      	mov	r3, r1
 800db66:	f7f2 fbb9 	bl	80002dc <__adddf3>
 800db6a:	4602      	mov	r2, r0
 800db6c:	460b      	mov	r3, r1
 800db6e:	4620      	mov	r0, r4
 800db70:	4629      	mov	r1, r5
 800db72:	f7f2 fbb3 	bl	80002dc <__adddf3>
 800db76:	4602      	mov	r2, r0
 800db78:	460b      	mov	r3, r1
 800db7a:	4610      	mov	r0, r2
 800db7c:	4619      	mov	r1, r3
 800db7e:	f7f3 f813 	bl	8000ba8 <__aeabi_d2iz>
 800db82:	4602      	mov	r2, r0
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	601a      	str	r2, [r3, #0]
	}else if((st_sen[DIST_SEN_R_FRONT].s_now >st_sen[DIST_SEN_R_FRONT].s_limit/0.7)&&
		(st_sen[DIST_SEN_L_FRONT].s_now <st_sen[DIST_SEN_L_FRONT].s_limit/0.7)){
			*p_err += 2*(st_sen[DIST_SEN_R_FRONT].s_now-st_sen[DIST_SEN_R_FRONT].s_limit/0.7);
	}

}
 800db88:	e071      	b.n	800dc6e <DIST_getErr+0x316>
	}else if((st_sen[DIST_SEN_R_FRONT].s_now >st_sen[DIST_SEN_R_FRONT].s_limit/0.7)&&
 800db8a:	4b1d      	ldr	r3, [pc, #116]	; (800dc00 <DIST_getErr+0x2a8>)
 800db8c:	881b      	ldrh	r3, [r3, #0]
 800db8e:	4618      	mov	r0, r3
 800db90:	f7f2 fcf0 	bl	8000574 <__aeabi_i2d>
 800db94:	4604      	mov	r4, r0
 800db96:	460d      	mov	r5, r1
 800db98:	4b19      	ldr	r3, [pc, #100]	; (800dc00 <DIST_getErr+0x2a8>)
 800db9a:	889b      	ldrh	r3, [r3, #4]
 800db9c:	4618      	mov	r0, r3
 800db9e:	f7f2 fce9 	bl	8000574 <__aeabi_i2d>
 800dba2:	a315      	add	r3, pc, #84	; (adr r3, 800dbf8 <DIST_getErr+0x2a0>)
 800dba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba8:	f7f2 fe78 	bl	800089c <__aeabi_ddiv>
 800dbac:	4602      	mov	r2, r0
 800dbae:	460b      	mov	r3, r1
 800dbb0:	4620      	mov	r0, r4
 800dbb2:	4629      	mov	r1, r5
 800dbb4:	f7f2 ffd8 	bl	8000b68 <__aeabi_dcmpgt>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d100      	bne.n	800dbc0 <DIST_getErr+0x268>
}
 800dbbe:	e056      	b.n	800dc6e <DIST_getErr+0x316>
		(st_sen[DIST_SEN_L_FRONT].s_now <st_sen[DIST_SEN_L_FRONT].s_limit/0.7)){
 800dbc0:	4b0f      	ldr	r3, [pc, #60]	; (800dc00 <DIST_getErr+0x2a8>)
 800dbc2:	89db      	ldrh	r3, [r3, #14]
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	f7f2 fcd5 	bl	8000574 <__aeabi_i2d>
 800dbca:	4604      	mov	r4, r0
 800dbcc:	460d      	mov	r5, r1
 800dbce:	4b0c      	ldr	r3, [pc, #48]	; (800dc00 <DIST_getErr+0x2a8>)
 800dbd0:	8a5b      	ldrh	r3, [r3, #18]
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f7f2 fcce 	bl	8000574 <__aeabi_i2d>
 800dbd8:	a307      	add	r3, pc, #28	; (adr r3, 800dbf8 <DIST_getErr+0x2a0>)
 800dbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbde:	f7f2 fe5d 	bl	800089c <__aeabi_ddiv>
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	460b      	mov	r3, r1
	}else if((st_sen[DIST_SEN_R_FRONT].s_now >st_sen[DIST_SEN_R_FRONT].s_limit/0.7)&&
 800dbe6:	4620      	mov	r0, r4
 800dbe8:	4629      	mov	r1, r5
 800dbea:	f7f2 ff9f 	bl	8000b2c <__aeabi_dcmplt>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d107      	bne.n	800dc04 <DIST_getErr+0x2ac>
}
 800dbf4:	e03b      	b.n	800dc6e <DIST_getErr+0x316>
 800dbf6:	bf00      	nop
 800dbf8:	66666666 	.word	0x66666666
 800dbfc:	3fe66666 	.word	0x3fe66666
 800dc00:	2000b1d4 	.word	0x2000b1d4
			*p_err += 2*(st_sen[DIST_SEN_R_FRONT].s_now-st_sen[DIST_SEN_R_FRONT].s_limit/0.7);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	4618      	mov	r0, r3
 800dc0a:	f7f2 fcb3 	bl	8000574 <__aeabi_i2d>
 800dc0e:	4604      	mov	r4, r0
 800dc10:	460d      	mov	r5, r1
 800dc12:	4b1b      	ldr	r3, [pc, #108]	; (800dc80 <DIST_getErr+0x328>)
 800dc14:	881b      	ldrh	r3, [r3, #0]
 800dc16:	4618      	mov	r0, r3
 800dc18:	f7f2 fcac 	bl	8000574 <__aeabi_i2d>
 800dc1c:	4680      	mov	r8, r0
 800dc1e:	4689      	mov	r9, r1
 800dc20:	4b17      	ldr	r3, [pc, #92]	; (800dc80 <DIST_getErr+0x328>)
 800dc22:	889b      	ldrh	r3, [r3, #4]
 800dc24:	4618      	mov	r0, r3
 800dc26:	f7f2 fca5 	bl	8000574 <__aeabi_i2d>
 800dc2a:	a313      	add	r3, pc, #76	; (adr r3, 800dc78 <DIST_getErr+0x320>)
 800dc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc30:	f7f2 fe34 	bl	800089c <__aeabi_ddiv>
 800dc34:	4602      	mov	r2, r0
 800dc36:	460b      	mov	r3, r1
 800dc38:	4640      	mov	r0, r8
 800dc3a:	4649      	mov	r1, r9
 800dc3c:	f7f2 fb4c 	bl	80002d8 <__aeabi_dsub>
 800dc40:	4602      	mov	r2, r0
 800dc42:	460b      	mov	r3, r1
 800dc44:	4610      	mov	r0, r2
 800dc46:	4619      	mov	r1, r3
 800dc48:	4602      	mov	r2, r0
 800dc4a:	460b      	mov	r3, r1
 800dc4c:	f7f2 fb46 	bl	80002dc <__adddf3>
 800dc50:	4602      	mov	r2, r0
 800dc52:	460b      	mov	r3, r1
 800dc54:	4620      	mov	r0, r4
 800dc56:	4629      	mov	r1, r5
 800dc58:	f7f2 fb40 	bl	80002dc <__adddf3>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	460b      	mov	r3, r1
 800dc60:	4610      	mov	r0, r2
 800dc62:	4619      	mov	r1, r3
 800dc64:	f7f2 ffa0 	bl	8000ba8 <__aeabi_d2iz>
 800dc68:	4602      	mov	r2, r0
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	601a      	str	r2, [r3, #0]
}
 800dc6e:	bf00      	nop
 800dc70:	3710      	adds	r7, #16
 800dc72:	46bd      	mov	sp, r7
 800dc74:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800dc78:	66666666 	.word	0x66666666
 800dc7c:	3fe66666 	.word	0x3fe66666
 800dc80:	2000b1d4 	.word	0x2000b1d4

0800dc84 <DIST_getErrSkew>:

void DIST_getErrSkew( int32_t* p_err )
{
 800dc84:	b480      	push	{r7}
 800dc86:	b083      	sub	sp, #12
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
	*p_err =0;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2200      	movs	r2, #0
 800dc90:	601a      	str	r2, [r3, #0]

	/*  */
	if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr3 ){
 800dc92:	4b20      	ldr	r3, [pc, #128]	; (800dd14 <DIST_getErrSkew+0x90>)
 800dc94:	881a      	ldrh	r2, [r3, #0]
 800dc96:	4b20      	ldr	r3, [pc, #128]	; (800dd18 <DIST_getErrSkew+0x94>)
 800dc98:	88db      	ldrh	r3, [r3, #6]
 800dc9a:	429a      	cmp	r2, r3
 800dc9c:	d903      	bls.n	800dca6 <DIST_getErrSkew+0x22>
		*p_err = 0;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2200      	movs	r2, #0
 800dca2:	601a      	str	r2, [r3, #0]
//		printf("  [NOW]%d > [ERR1]%d", st_sen[DIST_SEN_L_FRONT].s_now, st_senF[DIST_SEN_L_FRONT].s_skewErr1 );
	}
	else{
	}

}
 800dca4:	e030      	b.n	800dd08 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr3 ){
 800dca6:	4b1b      	ldr	r3, [pc, #108]	; (800dd14 <DIST_getErrSkew+0x90>)
 800dca8:	89da      	ldrh	r2, [r3, #14]
 800dcaa:	4b1b      	ldr	r3, [pc, #108]	; (800dd18 <DIST_getErrSkew+0x94>)
 800dcac:	89db      	ldrh	r3, [r3, #14]
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d903      	bls.n	800dcba <DIST_getErrSkew+0x36>
		*p_err = 0;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	601a      	str	r2, [r3, #0]
}
 800dcb8:	e026      	b.n	800dd08 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr2 ){
 800dcba:	4b16      	ldr	r3, [pc, #88]	; (800dd14 <DIST_getErrSkew+0x90>)
 800dcbc:	881a      	ldrh	r2, [r3, #0]
 800dcbe:	4b16      	ldr	r3, [pc, #88]	; (800dd18 <DIST_getErrSkew+0x94>)
 800dcc0:	889b      	ldrh	r3, [r3, #4]
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d903      	bls.n	800dcce <DIST_getErrSkew+0x4a>
		*p_err = 0;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2200      	movs	r2, #0
 800dcca:	601a      	str	r2, [r3, #0]
}
 800dccc:	e01c      	b.n	800dd08 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr2 ){
 800dcce:	4b11      	ldr	r3, [pc, #68]	; (800dd14 <DIST_getErrSkew+0x90>)
 800dcd0:	89da      	ldrh	r2, [r3, #14]
 800dcd2:	4b11      	ldr	r3, [pc, #68]	; (800dd18 <DIST_getErrSkew+0x94>)
 800dcd4:	899b      	ldrh	r3, [r3, #12]
 800dcd6:	429a      	cmp	r2, r3
 800dcd8:	d903      	bls.n	800dce2 <DIST_getErrSkew+0x5e>
		*p_err = 0;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	2200      	movs	r2, #0
 800dcde:	601a      	str	r2, [r3, #0]
}
 800dce0:	e012      	b.n	800dd08 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr1 ){
 800dce2:	4b0c      	ldr	r3, [pc, #48]	; (800dd14 <DIST_getErrSkew+0x90>)
 800dce4:	881a      	ldrh	r2, [r3, #0]
 800dce6:	4b0c      	ldr	r3, [pc, #48]	; (800dd18 <DIST_getErrSkew+0x94>)
 800dce8:	885b      	ldrh	r3, [r3, #2]
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d903      	bls.n	800dcf6 <DIST_getErrSkew+0x72>
		*p_err = 0;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	601a      	str	r2, [r3, #0]
}
 800dcf4:	e008      	b.n	800dd08 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr1 ){
 800dcf6:	4b07      	ldr	r3, [pc, #28]	; (800dd14 <DIST_getErrSkew+0x90>)
 800dcf8:	89da      	ldrh	r2, [r3, #14]
 800dcfa:	4b07      	ldr	r3, [pc, #28]	; (800dd18 <DIST_getErrSkew+0x94>)
 800dcfc:	895b      	ldrh	r3, [r3, #10]
 800dcfe:	429a      	cmp	r2, r3
 800dd00:	d902      	bls.n	800dd08 <DIST_getErrSkew+0x84>
		*p_err = 0;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2200      	movs	r2, #0
 800dd06:	601a      	str	r2, [r3, #0]
}
 800dd08:	bf00      	nop
 800dd0a:	370c      	adds	r7, #12
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd12:	4770      	bx	lr
 800dd14:	2000b1d4 	.word	0x2000b1d4
 800dd18:	2000b1b4 	.word	0x2000b1b4

0800dd1c <DIST_Pol_FL>:

void DIST_Pol_FL( void )
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b082      	sub	sp, #8
 800dd20:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 800dd22:	f7f3 fd21 	bl	8001768 <GetSensor_FL>
 800dd26:	4603      	mov	r3, r0
 800dd28:	461a      	mov	r2, r3
 800dd2a:	4b17      	ldr	r3, [pc, #92]	; (800dd88 <DIST_Pol_FL+0x6c>)
 800dd2c:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 800dd2e:	2001      	movs	r0, #1
 800dd30:	f7f4 f9d4 	bl	80020dc <Set_SenFL>

	for(uint16_t i=0;i<1000;i++);
 800dd34:	2300      	movs	r3, #0
 800dd36:	80fb      	strh	r3, [r7, #6]
 800dd38:	e002      	b.n	800dd40 <DIST_Pol_FL+0x24>
 800dd3a:	88fb      	ldrh	r3, [r7, #6]
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	80fb      	strh	r3, [r7, #6]
 800dd40:	88fb      	ldrh	r3, [r7, #6]
 800dd42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dd46:	d3f8      	bcc.n	800dd3a <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 800dd48:	4b0f      	ldr	r3, [pc, #60]	; (800dd88 <DIST_Pol_FL+0x6c>)
 800dd4a:	89da      	ldrh	r2, [r3, #14]
 800dd4c:	4b0e      	ldr	r3, [pc, #56]	; (800dd88 <DIST_Pol_FL+0x6c>)
 800dd4e:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 800dd50:	f7f3 fd0a 	bl	8001768 <GetSensor_FL>
 800dd54:	4603      	mov	r3, r0
 800dd56:	461a      	mov	r2, r3
 800dd58:	4b0b      	ldr	r3, [pc, #44]	; (800dd88 <DIST_Pol_FL+0x6c>)
 800dd5a:	8adb      	ldrh	r3, [r3, #22]
 800dd5c:	1ad3      	subs	r3, r2, r3
 800dd5e:	b29a      	uxth	r2, r3
 800dd60:	4b09      	ldr	r3, [pc, #36]	; (800dd88 <DIST_Pol_FL+0x6c>)
 800dd62:	81da      	strh	r2, [r3, #14]
	if(st_sen[DIST_SEN_L_FRONT].s_now>(65535/2))st_sen[DIST_SEN_L_FRONT].s_now =0;
 800dd64:	4b08      	ldr	r3, [pc, #32]	; (800dd88 <DIST_Pol_FL+0x6c>)
 800dd66:	89db      	ldrh	r3, [r3, #14]
 800dd68:	b21b      	sxth	r3, r3
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	da02      	bge.n	800dd74 <DIST_Pol_FL+0x58>
 800dd6e:	4b06      	ldr	r3, [pc, #24]	; (800dd88 <DIST_Pol_FL+0x6c>)
 800dd70:	2200      	movs	r2, #0
 800dd72:	81da      	strh	r2, [r3, #14]
	ADC3_clearEOS();
 800dd74:	f7f3 fd10 	bl	8001798 <ADC3_clearEOS>

	Set_SenFL(0);
 800dd78:	2000      	movs	r0, #0
 800dd7a:	f7f4 f9af 	bl	80020dc <Set_SenFL>
}
 800dd7e:	bf00      	nop
 800dd80:	3708      	adds	r7, #8
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd80      	pop	{r7, pc}
 800dd86:	bf00      	nop
 800dd88:	2000b1d4 	.word	0x2000b1d4

0800dd8c <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b082      	sub	sp, #8
 800dd90:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 800dd92:	f7f3 fd4f 	bl	8001834 <GetSensor_FR>
 800dd96:	4603      	mov	r3, r0
 800dd98:	461a      	mov	r2, r3
 800dd9a:	4b17      	ldr	r3, [pc, #92]	; (800ddf8 <DIST_Pol_FR+0x6c>)
 800dd9c:	811a      	strh	r2, [r3, #8]

	Set_SenFR(1);
 800dd9e:	2001      	movs	r0, #1
 800dda0:	f7f4 f9e4 	bl	800216c <Set_SenFR>

	for(uint16_t i=0;i<1000;i++);
 800dda4:	2300      	movs	r3, #0
 800dda6:	80fb      	strh	r3, [r7, #6]
 800dda8:	e002      	b.n	800ddb0 <DIST_Pol_FR+0x24>
 800ddaa:	88fb      	ldrh	r3, [r7, #6]
 800ddac:	3301      	adds	r3, #1
 800ddae:	80fb      	strh	r3, [r7, #6]
 800ddb0:	88fb      	ldrh	r3, [r7, #6]
 800ddb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ddb6:	d3f8      	bcc.n	800ddaa <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 800ddb8:	4b0f      	ldr	r3, [pc, #60]	; (800ddf8 <DIST_Pol_FR+0x6c>)
 800ddba:	881a      	ldrh	r2, [r3, #0]
 800ddbc:	4b0e      	ldr	r3, [pc, #56]	; (800ddf8 <DIST_Pol_FR+0x6c>)
 800ddbe:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 800ddc0:	f7f3 fd38 	bl	8001834 <GetSensor_FR>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	461a      	mov	r2, r3
 800ddc8:	4b0b      	ldr	r3, [pc, #44]	; (800ddf8 <DIST_Pol_FR+0x6c>)
 800ddca:	891b      	ldrh	r3, [r3, #8]
 800ddcc:	1ad3      	subs	r3, r2, r3
 800ddce:	b29a      	uxth	r2, r3
 800ddd0:	4b09      	ldr	r3, [pc, #36]	; (800ddf8 <DIST_Pol_FR+0x6c>)
 800ddd2:	801a      	strh	r2, [r3, #0]
	if(st_sen[DIST_SEN_R_FRONT].s_now>(65535/2))st_sen[DIST_SEN_R_FRONT].s_now =0;
 800ddd4:	4b08      	ldr	r3, [pc, #32]	; (800ddf8 <DIST_Pol_FR+0x6c>)
 800ddd6:	881b      	ldrh	r3, [r3, #0]
 800ddd8:	b21b      	sxth	r3, r3
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	da02      	bge.n	800dde4 <DIST_Pol_FR+0x58>
 800ddde:	4b06      	ldr	r3, [pc, #24]	; (800ddf8 <DIST_Pol_FR+0x6c>)
 800dde0:	2200      	movs	r2, #0
 800dde2:	801a      	strh	r2, [r3, #0]
	ADC2_clearEOS();
 800dde4:	f7f3 fce2 	bl	80017ac <ADC2_clearEOS>

	Set_SenFR(0);
 800dde8:	2000      	movs	r0, #0
 800ddea:	f7f4 f9bf 	bl	800216c <Set_SenFR>

}
 800ddee:	bf00      	nop
 800ddf0:	3708      	adds	r7, #8
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop
 800ddf8:	2000b1d4 	.word	0x2000b1d4

0800ddfc <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b082      	sub	sp, #8
 800de00:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 800de02:	f7f3 fce5 	bl	80017d0 <GetSensor_SL>
 800de06:	4603      	mov	r3, r0
 800de08:	461a      	mov	r2, r3
 800de0a:	4b17      	ldr	r3, [pc, #92]	; (800de68 <DIST_Pol_SL+0x6c>)
 800de0c:	865a      	strh	r2, [r3, #50]	; 0x32

	Set_SenSL(1);
 800de0e:	2001      	movs	r0, #1
 800de10:	f7f4 f97b 	bl	800210a <Set_SenSL>

	for(uint16_t i=0;i<1000;i++);
 800de14:	2300      	movs	r3, #0
 800de16:	80fb      	strh	r3, [r7, #6]
 800de18:	e002      	b.n	800de20 <DIST_Pol_SL+0x24>
 800de1a:	88fb      	ldrh	r3, [r7, #6]
 800de1c:	3301      	adds	r3, #1
 800de1e:	80fb      	strh	r3, [r7, #6]
 800de20:	88fb      	ldrh	r3, [r7, #6]
 800de22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800de26:	d3f8      	bcc.n	800de1a <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 800de28:	4b0f      	ldr	r3, [pc, #60]	; (800de68 <DIST_Pol_SL+0x6c>)
 800de2a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800de2c:	4b0e      	ldr	r3, [pc, #56]	; (800de68 <DIST_Pol_SL+0x6c>)
 800de2e:	859a      	strh	r2, [r3, #44]	; 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 800de30:	f7f3 fcce 	bl	80017d0 <GetSensor_SL>
 800de34:	4603      	mov	r3, r0
 800de36:	461a      	mov	r2, r3
 800de38:	4b0b      	ldr	r3, [pc, #44]	; (800de68 <DIST_Pol_SL+0x6c>)
 800de3a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800de3c:	1ad3      	subs	r3, r2, r3
 800de3e:	b29a      	uxth	r2, r3
 800de40:	4b09      	ldr	r3, [pc, #36]	; (800de68 <DIST_Pol_SL+0x6c>)
 800de42:	855a      	strh	r2, [r3, #42]	; 0x2a
	if(st_sen[DIST_SEN_L_SIDE].s_now>(65535/2))st_sen[DIST_SEN_L_SIDE].s_now =0;
 800de44:	4b08      	ldr	r3, [pc, #32]	; (800de68 <DIST_Pol_SL+0x6c>)
 800de46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800de48:	b21b      	sxth	r3, r3
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	da02      	bge.n	800de54 <DIST_Pol_SL+0x58>
 800de4e:	4b06      	ldr	r3, [pc, #24]	; (800de68 <DIST_Pol_SL+0x6c>)
 800de50:	2200      	movs	r2, #0
 800de52:	855a      	strh	r2, [r3, #42]	; 0x2a
	ADC1_clearEOS();
 800de54:	f7f3 fcb4 	bl	80017c0 <ADC1_clearEOS>

	Set_SenSL(0);
 800de58:	2000      	movs	r0, #0
 800de5a:	f7f4 f956 	bl	800210a <Set_SenSL>

}
 800de5e:	bf00      	nop
 800de60:	3708      	adds	r7, #8
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}
 800de66:	bf00      	nop
 800de68:	2000b1d4 	.word	0x2000b1d4

0800de6c <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b082      	sub	sp, #8
 800de70:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 800de72:	f7f3 fcc6 	bl	8001802 <GetSensor_SR>
 800de76:	4603      	mov	r3, r0
 800de78:	461a      	mov	r2, r3
 800de7a:	4b16      	ldr	r3, [pc, #88]	; (800ded4 <DIST_Pol_SR+0x68>)
 800de7c:	849a      	strh	r2, [r3, #36]	; 0x24

	Set_SenSR(1);
 800de7e:	2001      	movs	r0, #1
 800de80:	f7f4 f95a 	bl	8002138 <Set_SenSR>

	for(uint16_t i=0;i<1000;i++);
 800de84:	2300      	movs	r3, #0
 800de86:	80fb      	strh	r3, [r7, #6]
 800de88:	e002      	b.n	800de90 <DIST_Pol_SR+0x24>
 800de8a:	88fb      	ldrh	r3, [r7, #6]
 800de8c:	3301      	adds	r3, #1
 800de8e:	80fb      	strh	r3, [r7, #6]
 800de90:	88fb      	ldrh	r3, [r7, #6]
 800de92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800de96:	d3f8      	bcc.n	800de8a <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 800de98:	4b0e      	ldr	r3, [pc, #56]	; (800ded4 <DIST_Pol_SR+0x68>)
 800de9a:	8b9a      	ldrh	r2, [r3, #28]
 800de9c:	4b0d      	ldr	r3, [pc, #52]	; (800ded4 <DIST_Pol_SR+0x68>)
 800de9e:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 800dea0:	f7f3 fcaf 	bl	8001802 <GetSensor_SR>
 800dea4:	4603      	mov	r3, r0
 800dea6:	461a      	mov	r2, r3
 800dea8:	4b0a      	ldr	r3, [pc, #40]	; (800ded4 <DIST_Pol_SR+0x68>)
 800deaa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800deac:	1ad3      	subs	r3, r2, r3
 800deae:	b29a      	uxth	r2, r3
 800deb0:	4b08      	ldr	r3, [pc, #32]	; (800ded4 <DIST_Pol_SR+0x68>)
 800deb2:	839a      	strh	r2, [r3, #28]
	if(st_sen[DIST_SEN_R_SIDE].s_now>(65535/2))st_sen[DIST_SEN_R_SIDE].s_now =0;
 800deb4:	4b07      	ldr	r3, [pc, #28]	; (800ded4 <DIST_Pol_SR+0x68>)
 800deb6:	8b9b      	ldrh	r3, [r3, #28]
 800deb8:	b21b      	sxth	r3, r3
 800deba:	2b00      	cmp	r3, #0
 800debc:	da02      	bge.n	800dec4 <DIST_Pol_SR+0x58>
 800debe:	4b05      	ldr	r3, [pc, #20]	; (800ded4 <DIST_Pol_SR+0x68>)
 800dec0:	2200      	movs	r2, #0
 800dec2:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 800dec4:	2000      	movs	r0, #0
 800dec6:	f7f4 f937 	bl	8002138 <Set_SenSR>

}
 800deca:	bf00      	nop
 800decc:	3708      	adds	r7, #8
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}
 800ded2:	bf00      	nop
 800ded4:	2000b1d4 	.word	0x2000b1d4

0800ded8 <Get_Sen_Nowdata>:

void Get_Sen_Nowdata(void){
 800ded8:	b580      	push	{r7, lr}
 800deda:	b082      	sub	sp, #8
 800dedc:	af02      	add	r7, sp, #8
	printf("FL %4d SL %4d SR %4d FR %4d\r",
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800dede:	4b09      	ldr	r3, [pc, #36]	; (800df04 <Get_Sen_Nowdata+0x2c>)
 800dee0:	89db      	ldrh	r3, [r3, #14]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800dee2:	4619      	mov	r1, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800dee4:	4b07      	ldr	r3, [pc, #28]	; (800df04 <Get_Sen_Nowdata+0x2c>)
 800dee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800dee8:	461a      	mov	r2, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800deea:	4b06      	ldr	r3, [pc, #24]	; (800df04 <Get_Sen_Nowdata+0x2c>)
 800deec:	8b9b      	ldrh	r3, [r3, #28]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800deee:	4618      	mov	r0, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800def0:	4b04      	ldr	r3, [pc, #16]	; (800df04 <Get_Sen_Nowdata+0x2c>)
 800def2:	881b      	ldrh	r3, [r3, #0]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800def4:	9300      	str	r3, [sp, #0]
 800def6:	4603      	mov	r3, r0
 800def8:	4803      	ldr	r0, [pc, #12]	; (800df08 <Get_Sen_Nowdata+0x30>)
 800defa:	f009 fa1d 	bl	8017338 <iprintf>
}
 800defe:	bf00      	nop
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}
 800df04:	2000b1d4 	.word	0x2000b1d4
 800df08:	0801c56c 	.word	0x0801c56c

0800df0c <DIST_isWall_FRONT>:

bool DIST_isWall_FRONT( void )
{
 800df0c:	b480      	push	{r7}
 800df0e:	b083      	sub	sp, #12
 800df10:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800df12:	2300      	movs	r3, #0
 800df14:	71fb      	strb	r3, [r7, #7]
//	printf("DIST_SEN_R_FRONT %5d \r\n",st_sen[DIST_SEN_R_FRONT].s_limit);
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800df16:	4b0a      	ldr	r3, [pc, #40]	; (800df40 <DIST_isWall_FRONT+0x34>)
 800df18:	881a      	ldrh	r2, [r3, #0]
 800df1a:	4b09      	ldr	r3, [pc, #36]	; (800df40 <DIST_isWall_FRONT+0x34>)
 800df1c:	889b      	ldrh	r3, [r3, #4]
 800df1e:	429a      	cmp	r2, r3
 800df20:	d805      	bhi.n	800df2e <DIST_isWall_FRONT+0x22>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_limit )
 800df22:	4b07      	ldr	r3, [pc, #28]	; (800df40 <DIST_isWall_FRONT+0x34>)
 800df24:	89da      	ldrh	r2, [r3, #14]
 800df26:	4b06      	ldr	r3, [pc, #24]	; (800df40 <DIST_isWall_FRONT+0x34>)
 800df28:	8a5b      	ldrh	r3, [r3, #18]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800df2a:	429a      	cmp	r2, r3
 800df2c:	d901      	bls.n	800df32 <DIST_isWall_FRONT+0x26>
	){
		bl_res = true;
 800df2e:	2301      	movs	r3, #1
 800df30:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800df32:	79fb      	ldrb	r3, [r7, #7]
}
 800df34:	4618      	mov	r0, r3
 800df36:	370c      	adds	r7, #12
 800df38:	46bd      	mov	sp, r7
 800df3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3e:	4770      	bx	lr
 800df40:	2000b1d4 	.word	0x2000b1d4

0800df44 <DIST_isWall_R_SIDE>:

bool DIST_isWall_R_SIDE( void )
{
 800df44:	b480      	push	{r7}
 800df46:	b083      	sub	sp, #12
 800df48:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800df4a:	2300      	movs	r3, #0
 800df4c:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_R_SIDE].s_now > st_sen[DIST_SEN_R_SIDE].s_limit ){
 800df4e:	4b07      	ldr	r3, [pc, #28]	; (800df6c <DIST_isWall_R_SIDE+0x28>)
 800df50:	8b9a      	ldrh	r2, [r3, #28]
 800df52:	4b06      	ldr	r3, [pc, #24]	; (800df6c <DIST_isWall_R_SIDE+0x28>)
 800df54:	8c1b      	ldrh	r3, [r3, #32]
 800df56:	429a      	cmp	r2, r3
 800df58:	d901      	bls.n	800df5e <DIST_isWall_R_SIDE+0x1a>
		bl_res = true;
 800df5a:	2301      	movs	r3, #1
 800df5c:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800df5e:	79fb      	ldrb	r3, [r7, #7]
}
 800df60:	4618      	mov	r0, r3
 800df62:	370c      	adds	r7, #12
 800df64:	46bd      	mov	sp, r7
 800df66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6a:	4770      	bx	lr
 800df6c:	2000b1d4 	.word	0x2000b1d4

0800df70 <DIST_isWall_L_SIDE>:

bool DIST_isWall_L_SIDE( void )
{
 800df70:	b480      	push	{r7}
 800df72:	b083      	sub	sp, #12
 800df74:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800df76:	2300      	movs	r3, #0
 800df78:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_L_SIDE].s_now > st_sen[DIST_SEN_L_SIDE].s_limit ){
 800df7a:	4b07      	ldr	r3, [pc, #28]	; (800df98 <DIST_isWall_L_SIDE+0x28>)
 800df7c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800df7e:	4b06      	ldr	r3, [pc, #24]	; (800df98 <DIST_isWall_L_SIDE+0x28>)
 800df80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800df82:	429a      	cmp	r2, r3
 800df84:	d901      	bls.n	800df8a <DIST_isWall_L_SIDE+0x1a>
		bl_res = true;
 800df86:	2301      	movs	r3, #1
 800df88:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800df8a:	79fb      	ldrb	r3, [r7, #7]
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	370c      	adds	r7, #12
 800df90:	46bd      	mov	sp, r7
 800df92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df96:	4770      	bx	lr
 800df98:	2000b1d4 	.word	0x2000b1d4

0800df9c <MAP_refPos>:
uint16_t us_LogIndex = 0;
uint16_t us_LogWallCut[30];
uint16_t us_LogIndexWallCut = 0;

void MAP_refPos( uint8_t uc_cmd )
{
 800df9c:	b480      	push	{r7}
 800df9e:	b085      	sub	sp, #20
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	71fb      	strb	r3, [r7, #7]
	uint8_t uc_index = 0;			// 
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	73fb      	strb	r3, [r7, #15]
	
	/* ------------------------------------------ */
	/*    */
	/* ------------------------------------------ */
	/*  */
	if( ( uc_cmd <=  GO71 ) && ( uc_cmd >=  GO1) ){
 800dfaa:	79fb      	ldrb	r3, [r7, #7]
 800dfac:	2b47      	cmp	r3, #71	; 0x47
 800dfae:	d805      	bhi.n	800dfbc <MAP_refPos+0x20>
 800dfb0:	79fb      	ldrb	r3, [r7, #7]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d002      	beq.n	800dfbc <MAP_refPos+0x20>
		
		uc_index = 14;		// st_PosData
 800dfb6:	230e      	movs	r3, #14
 800dfb8:	73fb      	strb	r3, [r7, #15]
 800dfba:	e023      	b.n	800e004 <MAP_refPos+0x68>
	}
	/*  */
	else if( ( uc_cmd <=  NGO71 ) && ( uc_cmd >=  NGO1) ){
 800dfbc:	79fb      	ldrb	r3, [r7, #7]
 800dfbe:	2b98      	cmp	r3, #152	; 0x98
 800dfc0:	d805      	bhi.n	800dfce <MAP_refPos+0x32>
 800dfc2:	79fb      	ldrb	r3, [r7, #7]
 800dfc4:	2b51      	cmp	r3, #81	; 0x51
 800dfc6:	d902      	bls.n	800dfce <MAP_refPos+0x32>
		
		uc_index = 15;		// st_PosData
 800dfc8:	230f      	movs	r3, #15
 800dfca:	73fb      	strb	r3, [r7, #15]
 800dfcc:	e01a      	b.n	800e004 <MAP_refPos+0x68>
	}
	/*  */
	else{
		while(1){
			
			if( st_PosData[uc_index].en_cmd == uc_cmd )      break;			// 
 800dfce:	7bfa      	ldrb	r2, [r7, #15]
 800dfd0:	49c7      	ldr	r1, [pc, #796]	; (800e2f0 <MAP_refPos+0x354>)
 800dfd2:	4613      	mov	r3, r2
 800dfd4:	009b      	lsls	r3, r3, #2
 800dfd6:	4413      	add	r3, r2
 800dfd8:	00db      	lsls	r3, r3, #3
 800dfda:	440b      	add	r3, r1
 800dfdc:	781b      	ldrb	r3, [r3, #0]
 800dfde:	79fa      	ldrb	r2, [r7, #7]
 800dfe0:	429a      	cmp	r2, r3
 800dfe2:	d00e      	beq.n	800e002 <MAP_refPos+0x66>
			if( st_PosData[uc_index].en_cmd == MAP_CMD_MAX ) return;		// 
 800dfe4:	7bfa      	ldrb	r2, [r7, #15]
 800dfe6:	49c2      	ldr	r1, [pc, #776]	; (800e2f0 <MAP_refPos+0x354>)
 800dfe8:	4613      	mov	r3, r2
 800dfea:	009b      	lsls	r3, r3, #2
 800dfec:	4413      	add	r3, r2
 800dfee:	00db      	lsls	r3, r3, #3
 800dff0:	440b      	add	r3, r1
 800dff2:	781b      	ldrb	r3, [r3, #0]
 800dff4:	2bfb      	cmp	r3, #251	; 0xfb
 800dff6:	f000 82cb 	beq.w	800e590 <MAP_refPos+0x5f4>
			uc_index++;
 800dffa:	7bfb      	ldrb	r3, [r7, #15]
 800dffc:	3301      	adds	r3, #1
 800dffe:	73fb      	strb	r3, [r7, #15]
			if( st_PosData[uc_index].en_cmd == uc_cmd )      break;			// 
 800e000:	e7e5      	b.n	800dfce <MAP_refPos+0x32>
 800e002:	bf00      	nop
		}
	}
	
		/*  */
	switch( s_PosDir ){
 800e004:	4bbb      	ldr	r3, [pc, #748]	; (800e2f4 <MAP_refPos+0x358>)
 800e006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e00a:	2b07      	cmp	r3, #7
 800e00c:	f200 8268 	bhi.w	800e4e0 <MAP_refPos+0x544>
 800e010:	a201      	add	r2, pc, #4	; (adr r2, 800e018 <MAP_refPos+0x7c>)
 800e012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e016:	bf00      	nop
 800e018:	0800e039 	.word	0x0800e039
 800e01c:	0800e039 	.word	0x0800e039
 800e020:	0800e15f 	.word	0x0800e15f
 800e024:	0800e15f 	.word	0x0800e15f
 800e028:	0800e285 	.word	0x0800e285
 800e02c:	0800e285 	.word	0x0800e285
 800e030:	0800e3bb 	.word	0x0800e3bb
 800e034:	0800e3bb 	.word	0x0800e3bb
		/* [0] [1] */
		case 0:
		case 1:
		
			/*  */
			if( uc_index == 14 ){
 800e038:	7bfb      	ldrb	r3, [r7, #15]
 800e03a:	2b0e      	cmp	r3, #14
 800e03c:	d132      	bne.n	800e0a4 <MAP_refPos+0x108>
				
				f_PosX += st_PosData[uc_index].f_x0_x1 * uc_cmd;
 800e03e:	7bfa      	ldrb	r2, [r7, #15]
 800e040:	49ab      	ldr	r1, [pc, #684]	; (800e2f0 <MAP_refPos+0x354>)
 800e042:	4613      	mov	r3, r2
 800e044:	009b      	lsls	r3, r3, #2
 800e046:	4413      	add	r3, r2
 800e048:	00db      	lsls	r3, r3, #3
 800e04a:	440b      	add	r3, r1
 800e04c:	3304      	adds	r3, #4
 800e04e:	ed93 7a00 	vldr	s14, [r3]
 800e052:	79fb      	ldrb	r3, [r7, #7]
 800e054:	ee07 3a90 	vmov	s15, r3
 800e058:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e05c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e060:	4ba5      	ldr	r3, [pc, #660]	; (800e2f8 <MAP_refPos+0x35c>)
 800e062:	edd3 7a00 	vldr	s15, [r3]
 800e066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e06a:	4ba3      	ldr	r3, [pc, #652]	; (800e2f8 <MAP_refPos+0x35c>)
 800e06c:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1 * uc_cmd;
 800e070:	7bfa      	ldrb	r2, [r7, #15]
 800e072:	499f      	ldr	r1, [pc, #636]	; (800e2f0 <MAP_refPos+0x354>)
 800e074:	4613      	mov	r3, r2
 800e076:	009b      	lsls	r3, r3, #2
 800e078:	4413      	add	r3, r2
 800e07a:	00db      	lsls	r3, r3, #3
 800e07c:	440b      	add	r3, r1
 800e07e:	3308      	adds	r3, #8
 800e080:	ed93 7a00 	vldr	s14, [r3]
 800e084:	79fb      	ldrb	r3, [r7, #7]
 800e086:	ee07 3a90 	vmov	s15, r3
 800e08a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e08e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e092:	4b9a      	ldr	r3, [pc, #616]	; (800e2fc <MAP_refPos+0x360>)
 800e094:	edd3 7a00 	vldr	s15, [r3]
 800e098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e09c:	4b97      	ldr	r3, [pc, #604]	; (800e2fc <MAP_refPos+0x360>)
 800e09e:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x0_x1;
				f_PosY += st_PosData[uc_index].f_y0_y1;
			}
			break;
 800e0a2:	e21d      	b.n	800e4e0 <MAP_refPos+0x544>
			else if( uc_index == 15 ){
 800e0a4:	7bfb      	ldrb	r3, [r7, #15]
 800e0a6:	2b0f      	cmp	r3, #15
 800e0a8:	d134      	bne.n	800e114 <MAP_refPos+0x178>
				f_PosX += st_PosData[uc_index].f_x0_x1 * ( uc_cmd - 81 );
 800e0aa:	7bfa      	ldrb	r2, [r7, #15]
 800e0ac:	4990      	ldr	r1, [pc, #576]	; (800e2f0 <MAP_refPos+0x354>)
 800e0ae:	4613      	mov	r3, r2
 800e0b0:	009b      	lsls	r3, r3, #2
 800e0b2:	4413      	add	r3, r2
 800e0b4:	00db      	lsls	r3, r3, #3
 800e0b6:	440b      	add	r3, r1
 800e0b8:	3304      	adds	r3, #4
 800e0ba:	ed93 7a00 	vldr	s14, [r3]
 800e0be:	79fb      	ldrb	r3, [r7, #7]
 800e0c0:	3b51      	subs	r3, #81	; 0x51
 800e0c2:	ee07 3a90 	vmov	s15, r3
 800e0c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e0ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e0ce:	4b8a      	ldr	r3, [pc, #552]	; (800e2f8 <MAP_refPos+0x35c>)
 800e0d0:	edd3 7a00 	vldr	s15, [r3]
 800e0d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e0d8:	4b87      	ldr	r3, [pc, #540]	; (800e2f8 <MAP_refPos+0x35c>)
 800e0da:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1 * ( uc_cmd - 81 );
 800e0de:	7bfa      	ldrb	r2, [r7, #15]
 800e0e0:	4983      	ldr	r1, [pc, #524]	; (800e2f0 <MAP_refPos+0x354>)
 800e0e2:	4613      	mov	r3, r2
 800e0e4:	009b      	lsls	r3, r3, #2
 800e0e6:	4413      	add	r3, r2
 800e0e8:	00db      	lsls	r3, r3, #3
 800e0ea:	440b      	add	r3, r1
 800e0ec:	3308      	adds	r3, #8
 800e0ee:	ed93 7a00 	vldr	s14, [r3]
 800e0f2:	79fb      	ldrb	r3, [r7, #7]
 800e0f4:	3b51      	subs	r3, #81	; 0x51
 800e0f6:	ee07 3a90 	vmov	s15, r3
 800e0fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e0fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e102:	4b7e      	ldr	r3, [pc, #504]	; (800e2fc <MAP_refPos+0x360>)
 800e104:	edd3 7a00 	vldr	s15, [r3]
 800e108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e10c:	4b7b      	ldr	r3, [pc, #492]	; (800e2fc <MAP_refPos+0x360>)
 800e10e:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e112:	e1e5      	b.n	800e4e0 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x0_x1;
 800e114:	7bfa      	ldrb	r2, [r7, #15]
 800e116:	4976      	ldr	r1, [pc, #472]	; (800e2f0 <MAP_refPos+0x354>)
 800e118:	4613      	mov	r3, r2
 800e11a:	009b      	lsls	r3, r3, #2
 800e11c:	4413      	add	r3, r2
 800e11e:	00db      	lsls	r3, r3, #3
 800e120:	440b      	add	r3, r1
 800e122:	3304      	adds	r3, #4
 800e124:	ed93 7a00 	vldr	s14, [r3]
 800e128:	4b73      	ldr	r3, [pc, #460]	; (800e2f8 <MAP_refPos+0x35c>)
 800e12a:	edd3 7a00 	vldr	s15, [r3]
 800e12e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e132:	4b71      	ldr	r3, [pc, #452]	; (800e2f8 <MAP_refPos+0x35c>)
 800e134:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1;
 800e138:	7bfa      	ldrb	r2, [r7, #15]
 800e13a:	496d      	ldr	r1, [pc, #436]	; (800e2f0 <MAP_refPos+0x354>)
 800e13c:	4613      	mov	r3, r2
 800e13e:	009b      	lsls	r3, r3, #2
 800e140:	4413      	add	r3, r2
 800e142:	00db      	lsls	r3, r3, #3
 800e144:	440b      	add	r3, r1
 800e146:	3308      	adds	r3, #8
 800e148:	ed93 7a00 	vldr	s14, [r3]
 800e14c:	4b6b      	ldr	r3, [pc, #428]	; (800e2fc <MAP_refPos+0x360>)
 800e14e:	edd3 7a00 	vldr	s15, [r3]
 800e152:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e156:	4b69      	ldr	r3, [pc, #420]	; (800e2fc <MAP_refPos+0x360>)
 800e158:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e15c:	e1c0      	b.n	800e4e0 <MAP_refPos+0x544>
		/* [2] [3] */
		case 2:
		case 3:

			/*  */
			if( uc_index == 14 ){
 800e15e:	7bfb      	ldrb	r3, [r7, #15]
 800e160:	2b0e      	cmp	r3, #14
 800e162:	d132      	bne.n	800e1ca <MAP_refPos+0x22e>
				
				f_PosX += st_PosData[uc_index].f_x2_x3 * uc_cmd;
 800e164:	7bfa      	ldrb	r2, [r7, #15]
 800e166:	4962      	ldr	r1, [pc, #392]	; (800e2f0 <MAP_refPos+0x354>)
 800e168:	4613      	mov	r3, r2
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	4413      	add	r3, r2
 800e16e:	00db      	lsls	r3, r3, #3
 800e170:	440b      	add	r3, r1
 800e172:	330c      	adds	r3, #12
 800e174:	ed93 7a00 	vldr	s14, [r3]
 800e178:	79fb      	ldrb	r3, [r7, #7]
 800e17a:	ee07 3a90 	vmov	s15, r3
 800e17e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e182:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e186:	4b5c      	ldr	r3, [pc, #368]	; (800e2f8 <MAP_refPos+0x35c>)
 800e188:	edd3 7a00 	vldr	s15, [r3]
 800e18c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e190:	4b59      	ldr	r3, [pc, #356]	; (800e2f8 <MAP_refPos+0x35c>)
 800e192:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3 * uc_cmd;
 800e196:	7bfa      	ldrb	r2, [r7, #15]
 800e198:	4955      	ldr	r1, [pc, #340]	; (800e2f0 <MAP_refPos+0x354>)
 800e19a:	4613      	mov	r3, r2
 800e19c:	009b      	lsls	r3, r3, #2
 800e19e:	4413      	add	r3, r2
 800e1a0:	00db      	lsls	r3, r3, #3
 800e1a2:	440b      	add	r3, r1
 800e1a4:	3310      	adds	r3, #16
 800e1a6:	ed93 7a00 	vldr	s14, [r3]
 800e1aa:	79fb      	ldrb	r3, [r7, #7]
 800e1ac:	ee07 3a90 	vmov	s15, r3
 800e1b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e1b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1b8:	4b50      	ldr	r3, [pc, #320]	; (800e2fc <MAP_refPos+0x360>)
 800e1ba:	edd3 7a00 	vldr	s15, [r3]
 800e1be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1c2:	4b4e      	ldr	r3, [pc, #312]	; (800e2fc <MAP_refPos+0x360>)
 800e1c4:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x2_x3;
				f_PosY += st_PosData[uc_index].f_y2_y3;
			}
			break;
 800e1c8:	e18a      	b.n	800e4e0 <MAP_refPos+0x544>
			else if( uc_index == 15 ){
 800e1ca:	7bfb      	ldrb	r3, [r7, #15]
 800e1cc:	2b0f      	cmp	r3, #15
 800e1ce:	d134      	bne.n	800e23a <MAP_refPos+0x29e>
				f_PosX += st_PosData[uc_index].f_x2_x3 * ( uc_cmd - 81 );
 800e1d0:	7bfa      	ldrb	r2, [r7, #15]
 800e1d2:	4947      	ldr	r1, [pc, #284]	; (800e2f0 <MAP_refPos+0x354>)
 800e1d4:	4613      	mov	r3, r2
 800e1d6:	009b      	lsls	r3, r3, #2
 800e1d8:	4413      	add	r3, r2
 800e1da:	00db      	lsls	r3, r3, #3
 800e1dc:	440b      	add	r3, r1
 800e1de:	330c      	adds	r3, #12
 800e1e0:	ed93 7a00 	vldr	s14, [r3]
 800e1e4:	79fb      	ldrb	r3, [r7, #7]
 800e1e6:	3b51      	subs	r3, #81	; 0x51
 800e1e8:	ee07 3a90 	vmov	s15, r3
 800e1ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e1f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1f4:	4b40      	ldr	r3, [pc, #256]	; (800e2f8 <MAP_refPos+0x35c>)
 800e1f6:	edd3 7a00 	vldr	s15, [r3]
 800e1fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1fe:	4b3e      	ldr	r3, [pc, #248]	; (800e2f8 <MAP_refPos+0x35c>)
 800e200:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3 * ( uc_cmd - 81 );
 800e204:	7bfa      	ldrb	r2, [r7, #15]
 800e206:	493a      	ldr	r1, [pc, #232]	; (800e2f0 <MAP_refPos+0x354>)
 800e208:	4613      	mov	r3, r2
 800e20a:	009b      	lsls	r3, r3, #2
 800e20c:	4413      	add	r3, r2
 800e20e:	00db      	lsls	r3, r3, #3
 800e210:	440b      	add	r3, r1
 800e212:	3310      	adds	r3, #16
 800e214:	ed93 7a00 	vldr	s14, [r3]
 800e218:	79fb      	ldrb	r3, [r7, #7]
 800e21a:	3b51      	subs	r3, #81	; 0x51
 800e21c:	ee07 3a90 	vmov	s15, r3
 800e220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e224:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e228:	4b34      	ldr	r3, [pc, #208]	; (800e2fc <MAP_refPos+0x360>)
 800e22a:	edd3 7a00 	vldr	s15, [r3]
 800e22e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e232:	4b32      	ldr	r3, [pc, #200]	; (800e2fc <MAP_refPos+0x360>)
 800e234:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e238:	e152      	b.n	800e4e0 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x2_x3;
 800e23a:	7bfa      	ldrb	r2, [r7, #15]
 800e23c:	492c      	ldr	r1, [pc, #176]	; (800e2f0 <MAP_refPos+0x354>)
 800e23e:	4613      	mov	r3, r2
 800e240:	009b      	lsls	r3, r3, #2
 800e242:	4413      	add	r3, r2
 800e244:	00db      	lsls	r3, r3, #3
 800e246:	440b      	add	r3, r1
 800e248:	330c      	adds	r3, #12
 800e24a:	ed93 7a00 	vldr	s14, [r3]
 800e24e:	4b2a      	ldr	r3, [pc, #168]	; (800e2f8 <MAP_refPos+0x35c>)
 800e250:	edd3 7a00 	vldr	s15, [r3]
 800e254:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e258:	4b27      	ldr	r3, [pc, #156]	; (800e2f8 <MAP_refPos+0x35c>)
 800e25a:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3;
 800e25e:	7bfa      	ldrb	r2, [r7, #15]
 800e260:	4923      	ldr	r1, [pc, #140]	; (800e2f0 <MAP_refPos+0x354>)
 800e262:	4613      	mov	r3, r2
 800e264:	009b      	lsls	r3, r3, #2
 800e266:	4413      	add	r3, r2
 800e268:	00db      	lsls	r3, r3, #3
 800e26a:	440b      	add	r3, r1
 800e26c:	3310      	adds	r3, #16
 800e26e:	ed93 7a00 	vldr	s14, [r3]
 800e272:	4b22      	ldr	r3, [pc, #136]	; (800e2fc <MAP_refPos+0x360>)
 800e274:	edd3 7a00 	vldr	s15, [r3]
 800e278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e27c:	4b1f      	ldr	r3, [pc, #124]	; (800e2fc <MAP_refPos+0x360>)
 800e27e:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e282:	e12d      	b.n	800e4e0 <MAP_refPos+0x544>
		/* [4] [5] */
		case 4:
		case 5:

			/*  */
			if( uc_index == 14 ){
 800e284:	7bfb      	ldrb	r3, [r7, #15]
 800e286:	2b0e      	cmp	r3, #14
 800e288:	d13a      	bne.n	800e300 <MAP_refPos+0x364>
				
				f_PosX += st_PosData[uc_index].f_x4_x5 * uc_cmd;
 800e28a:	7bfa      	ldrb	r2, [r7, #15]
 800e28c:	4918      	ldr	r1, [pc, #96]	; (800e2f0 <MAP_refPos+0x354>)
 800e28e:	4613      	mov	r3, r2
 800e290:	009b      	lsls	r3, r3, #2
 800e292:	4413      	add	r3, r2
 800e294:	00db      	lsls	r3, r3, #3
 800e296:	440b      	add	r3, r1
 800e298:	3314      	adds	r3, #20
 800e29a:	ed93 7a00 	vldr	s14, [r3]
 800e29e:	79fb      	ldrb	r3, [r7, #7]
 800e2a0:	ee07 3a90 	vmov	s15, r3
 800e2a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e2a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e2ac:	4b12      	ldr	r3, [pc, #72]	; (800e2f8 <MAP_refPos+0x35c>)
 800e2ae:	edd3 7a00 	vldr	s15, [r3]
 800e2b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e2b6:	4b10      	ldr	r3, [pc, #64]	; (800e2f8 <MAP_refPos+0x35c>)
 800e2b8:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5 * uc_cmd;
 800e2bc:	7bfa      	ldrb	r2, [r7, #15]
 800e2be:	490c      	ldr	r1, [pc, #48]	; (800e2f0 <MAP_refPos+0x354>)
 800e2c0:	4613      	mov	r3, r2
 800e2c2:	009b      	lsls	r3, r3, #2
 800e2c4:	4413      	add	r3, r2
 800e2c6:	00db      	lsls	r3, r3, #3
 800e2c8:	440b      	add	r3, r1
 800e2ca:	3318      	adds	r3, #24
 800e2cc:	ed93 7a00 	vldr	s14, [r3]
 800e2d0:	79fb      	ldrb	r3, [r7, #7]
 800e2d2:	ee07 3a90 	vmov	s15, r3
 800e2d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e2da:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e2de:	4b07      	ldr	r3, [pc, #28]	; (800e2fc <MAP_refPos+0x360>)
 800e2e0:	edd3 7a00 	vldr	s15, [r3]
 800e2e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e2e8:	4b04      	ldr	r3, [pc, #16]	; (800e2fc <MAP_refPos+0x360>)
 800e2ea:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x4_x5;
				f_PosY += st_PosData[uc_index].f_y4_y5;
			}
			break;
 800e2ee:	e0f7      	b.n	800e4e0 <MAP_refPos+0x544>
 800e2f0:	0801c7e4 	.word	0x0801c7e4
 800e2f4:	2000c284 	.word	0x2000c284
 800e2f8:	2000c288 	.word	0x2000c288
 800e2fc:	2000e344 	.word	0x2000e344
			else if( uc_index == 15 ){
 800e300:	7bfb      	ldrb	r3, [r7, #15]
 800e302:	2b0f      	cmp	r3, #15
 800e304:	d134      	bne.n	800e370 <MAP_refPos+0x3d4>
				f_PosX += st_PosData[uc_index].f_x4_x5 * ( uc_cmd - 81 );
 800e306:	7bfa      	ldrb	r2, [r7, #15]
 800e308:	49a4      	ldr	r1, [pc, #656]	; (800e59c <MAP_refPos+0x600>)
 800e30a:	4613      	mov	r3, r2
 800e30c:	009b      	lsls	r3, r3, #2
 800e30e:	4413      	add	r3, r2
 800e310:	00db      	lsls	r3, r3, #3
 800e312:	440b      	add	r3, r1
 800e314:	3314      	adds	r3, #20
 800e316:	ed93 7a00 	vldr	s14, [r3]
 800e31a:	79fb      	ldrb	r3, [r7, #7]
 800e31c:	3b51      	subs	r3, #81	; 0x51
 800e31e:	ee07 3a90 	vmov	s15, r3
 800e322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e326:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e32a:	4b9d      	ldr	r3, [pc, #628]	; (800e5a0 <MAP_refPos+0x604>)
 800e32c:	edd3 7a00 	vldr	s15, [r3]
 800e330:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e334:	4b9a      	ldr	r3, [pc, #616]	; (800e5a0 <MAP_refPos+0x604>)
 800e336:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5 * ( uc_cmd - 81 );
 800e33a:	7bfa      	ldrb	r2, [r7, #15]
 800e33c:	4997      	ldr	r1, [pc, #604]	; (800e59c <MAP_refPos+0x600>)
 800e33e:	4613      	mov	r3, r2
 800e340:	009b      	lsls	r3, r3, #2
 800e342:	4413      	add	r3, r2
 800e344:	00db      	lsls	r3, r3, #3
 800e346:	440b      	add	r3, r1
 800e348:	3318      	adds	r3, #24
 800e34a:	ed93 7a00 	vldr	s14, [r3]
 800e34e:	79fb      	ldrb	r3, [r7, #7]
 800e350:	3b51      	subs	r3, #81	; 0x51
 800e352:	ee07 3a90 	vmov	s15, r3
 800e356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e35a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e35e:	4b91      	ldr	r3, [pc, #580]	; (800e5a4 <MAP_refPos+0x608>)
 800e360:	edd3 7a00 	vldr	s15, [r3]
 800e364:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e368:	4b8e      	ldr	r3, [pc, #568]	; (800e5a4 <MAP_refPos+0x608>)
 800e36a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e36e:	e0b7      	b.n	800e4e0 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x4_x5;
 800e370:	7bfa      	ldrb	r2, [r7, #15]
 800e372:	498a      	ldr	r1, [pc, #552]	; (800e59c <MAP_refPos+0x600>)
 800e374:	4613      	mov	r3, r2
 800e376:	009b      	lsls	r3, r3, #2
 800e378:	4413      	add	r3, r2
 800e37a:	00db      	lsls	r3, r3, #3
 800e37c:	440b      	add	r3, r1
 800e37e:	3314      	adds	r3, #20
 800e380:	ed93 7a00 	vldr	s14, [r3]
 800e384:	4b86      	ldr	r3, [pc, #536]	; (800e5a0 <MAP_refPos+0x604>)
 800e386:	edd3 7a00 	vldr	s15, [r3]
 800e38a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e38e:	4b84      	ldr	r3, [pc, #528]	; (800e5a0 <MAP_refPos+0x604>)
 800e390:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5;
 800e394:	7bfa      	ldrb	r2, [r7, #15]
 800e396:	4981      	ldr	r1, [pc, #516]	; (800e59c <MAP_refPos+0x600>)
 800e398:	4613      	mov	r3, r2
 800e39a:	009b      	lsls	r3, r3, #2
 800e39c:	4413      	add	r3, r2
 800e39e:	00db      	lsls	r3, r3, #3
 800e3a0:	440b      	add	r3, r1
 800e3a2:	3318      	adds	r3, #24
 800e3a4:	ed93 7a00 	vldr	s14, [r3]
 800e3a8:	4b7e      	ldr	r3, [pc, #504]	; (800e5a4 <MAP_refPos+0x608>)
 800e3aa:	edd3 7a00 	vldr	s15, [r3]
 800e3ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e3b2:	4b7c      	ldr	r3, [pc, #496]	; (800e5a4 <MAP_refPos+0x608>)
 800e3b4:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e3b8:	e092      	b.n	800e4e0 <MAP_refPos+0x544>
		/* [6] [7] */
		case 6:
		case 7:

			/*  */
			if( uc_index == 14 ){
 800e3ba:	7bfb      	ldrb	r3, [r7, #15]
 800e3bc:	2b0e      	cmp	r3, #14
 800e3be:	d132      	bne.n	800e426 <MAP_refPos+0x48a>
				
				f_PosX += st_PosData[uc_index].f_x6_x7 * uc_cmd;
 800e3c0:	7bfa      	ldrb	r2, [r7, #15]
 800e3c2:	4976      	ldr	r1, [pc, #472]	; (800e59c <MAP_refPos+0x600>)
 800e3c4:	4613      	mov	r3, r2
 800e3c6:	009b      	lsls	r3, r3, #2
 800e3c8:	4413      	add	r3, r2
 800e3ca:	00db      	lsls	r3, r3, #3
 800e3cc:	440b      	add	r3, r1
 800e3ce:	331c      	adds	r3, #28
 800e3d0:	ed93 7a00 	vldr	s14, [r3]
 800e3d4:	79fb      	ldrb	r3, [r7, #7]
 800e3d6:	ee07 3a90 	vmov	s15, r3
 800e3da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e3de:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e3e2:	4b6f      	ldr	r3, [pc, #444]	; (800e5a0 <MAP_refPos+0x604>)
 800e3e4:	edd3 7a00 	vldr	s15, [r3]
 800e3e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e3ec:	4b6c      	ldr	r3, [pc, #432]	; (800e5a0 <MAP_refPos+0x604>)
 800e3ee:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7 * uc_cmd;
 800e3f2:	7bfa      	ldrb	r2, [r7, #15]
 800e3f4:	4969      	ldr	r1, [pc, #420]	; (800e59c <MAP_refPos+0x600>)
 800e3f6:	4613      	mov	r3, r2
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	4413      	add	r3, r2
 800e3fc:	00db      	lsls	r3, r3, #3
 800e3fe:	440b      	add	r3, r1
 800e400:	3320      	adds	r3, #32
 800e402:	ed93 7a00 	vldr	s14, [r3]
 800e406:	79fb      	ldrb	r3, [r7, #7]
 800e408:	ee07 3a90 	vmov	s15, r3
 800e40c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e410:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e414:	4b63      	ldr	r3, [pc, #396]	; (800e5a4 <MAP_refPos+0x608>)
 800e416:	edd3 7a00 	vldr	s15, [r3]
 800e41a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e41e:	4b61      	ldr	r3, [pc, #388]	; (800e5a4 <MAP_refPos+0x608>)
 800e420:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x6_x7;
				f_PosY += st_PosData[uc_index].f_y6_y7;
			}
			break;
 800e424:	e05b      	b.n	800e4de <MAP_refPos+0x542>
			else if( uc_index == 15 ){
 800e426:	7bfb      	ldrb	r3, [r7, #15]
 800e428:	2b0f      	cmp	r3, #15
 800e42a:	d134      	bne.n	800e496 <MAP_refPos+0x4fa>
				f_PosX += st_PosData[uc_index].f_x6_x7 * ( uc_cmd - 81 );
 800e42c:	7bfa      	ldrb	r2, [r7, #15]
 800e42e:	495b      	ldr	r1, [pc, #364]	; (800e59c <MAP_refPos+0x600>)
 800e430:	4613      	mov	r3, r2
 800e432:	009b      	lsls	r3, r3, #2
 800e434:	4413      	add	r3, r2
 800e436:	00db      	lsls	r3, r3, #3
 800e438:	440b      	add	r3, r1
 800e43a:	331c      	adds	r3, #28
 800e43c:	ed93 7a00 	vldr	s14, [r3]
 800e440:	79fb      	ldrb	r3, [r7, #7]
 800e442:	3b51      	subs	r3, #81	; 0x51
 800e444:	ee07 3a90 	vmov	s15, r3
 800e448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e44c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e450:	4b53      	ldr	r3, [pc, #332]	; (800e5a0 <MAP_refPos+0x604>)
 800e452:	edd3 7a00 	vldr	s15, [r3]
 800e456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e45a:	4b51      	ldr	r3, [pc, #324]	; (800e5a0 <MAP_refPos+0x604>)
 800e45c:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7 * ( uc_cmd - 81 );
 800e460:	7bfa      	ldrb	r2, [r7, #15]
 800e462:	494e      	ldr	r1, [pc, #312]	; (800e59c <MAP_refPos+0x600>)
 800e464:	4613      	mov	r3, r2
 800e466:	009b      	lsls	r3, r3, #2
 800e468:	4413      	add	r3, r2
 800e46a:	00db      	lsls	r3, r3, #3
 800e46c:	440b      	add	r3, r1
 800e46e:	3320      	adds	r3, #32
 800e470:	ed93 7a00 	vldr	s14, [r3]
 800e474:	79fb      	ldrb	r3, [r7, #7]
 800e476:	3b51      	subs	r3, #81	; 0x51
 800e478:	ee07 3a90 	vmov	s15, r3
 800e47c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e480:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e484:	4b47      	ldr	r3, [pc, #284]	; (800e5a4 <MAP_refPos+0x608>)
 800e486:	edd3 7a00 	vldr	s15, [r3]
 800e48a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e48e:	4b45      	ldr	r3, [pc, #276]	; (800e5a4 <MAP_refPos+0x608>)
 800e490:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e494:	e023      	b.n	800e4de <MAP_refPos+0x542>
				f_PosX += st_PosData[uc_index].f_x6_x7;
 800e496:	7bfa      	ldrb	r2, [r7, #15]
 800e498:	4940      	ldr	r1, [pc, #256]	; (800e59c <MAP_refPos+0x600>)
 800e49a:	4613      	mov	r3, r2
 800e49c:	009b      	lsls	r3, r3, #2
 800e49e:	4413      	add	r3, r2
 800e4a0:	00db      	lsls	r3, r3, #3
 800e4a2:	440b      	add	r3, r1
 800e4a4:	331c      	adds	r3, #28
 800e4a6:	ed93 7a00 	vldr	s14, [r3]
 800e4aa:	4b3d      	ldr	r3, [pc, #244]	; (800e5a0 <MAP_refPos+0x604>)
 800e4ac:	edd3 7a00 	vldr	s15, [r3]
 800e4b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e4b4:	4b3a      	ldr	r3, [pc, #232]	; (800e5a0 <MAP_refPos+0x604>)
 800e4b6:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7;
 800e4ba:	7bfa      	ldrb	r2, [r7, #15]
 800e4bc:	4937      	ldr	r1, [pc, #220]	; (800e59c <MAP_refPos+0x600>)
 800e4be:	4613      	mov	r3, r2
 800e4c0:	009b      	lsls	r3, r3, #2
 800e4c2:	4413      	add	r3, r2
 800e4c4:	00db      	lsls	r3, r3, #3
 800e4c6:	440b      	add	r3, r1
 800e4c8:	3320      	adds	r3, #32
 800e4ca:	ed93 7a00 	vldr	s14, [r3]
 800e4ce:	4b35      	ldr	r3, [pc, #212]	; (800e5a4 <MAP_refPos+0x608>)
 800e4d0:	edd3 7a00 	vldr	s15, [r3]
 800e4d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e4d8:	4b32      	ldr	r3, [pc, #200]	; (800e5a4 <MAP_refPos+0x608>)
 800e4da:	edc3 7a00 	vstr	s15, [r3]
			break;
 800e4de:	bf00      	nop
	}
	
	/*  */
	s_PosDir += st_PosData[uc_index].s_dir;
 800e4e0:	7bfa      	ldrb	r2, [r7, #15]
 800e4e2:	492e      	ldr	r1, [pc, #184]	; (800e59c <MAP_refPos+0x600>)
 800e4e4:	4613      	mov	r3, r2
 800e4e6:	009b      	lsls	r3, r3, #2
 800e4e8:	4413      	add	r3, r2
 800e4ea:	00db      	lsls	r3, r3, #3
 800e4ec:	440b      	add	r3, r1
 800e4ee:	3324      	adds	r3, #36	; 0x24
 800e4f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e4f4:	b29a      	uxth	r2, r3
 800e4f6:	4b2c      	ldr	r3, [pc, #176]	; (800e5a8 <MAP_refPos+0x60c>)
 800e4f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e4fc:	b29b      	uxth	r3, r3
 800e4fe:	4413      	add	r3, r2
 800e500:	b29b      	uxth	r3, r3
 800e502:	b21a      	sxth	r2, r3
 800e504:	4b28      	ldr	r3, [pc, #160]	; (800e5a8 <MAP_refPos+0x60c>)
 800e506:	801a      	strh	r2, [r3, #0]
	if( s_PosDir < 0 ) s_PosDir += 8;				// [0][7]
 800e508:	4b27      	ldr	r3, [pc, #156]	; (800e5a8 <MAP_refPos+0x60c>)
 800e50a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	da09      	bge.n	800e526 <MAP_refPos+0x58a>
 800e512:	4b25      	ldr	r3, [pc, #148]	; (800e5a8 <MAP_refPos+0x60c>)
 800e514:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e518:	b29b      	uxth	r3, r3
 800e51a:	3308      	adds	r3, #8
 800e51c:	b29b      	uxth	r3, r3
 800e51e:	b21a      	sxth	r2, r3
 800e520:	4b21      	ldr	r3, [pc, #132]	; (800e5a8 <MAP_refPos+0x60c>)
 800e522:	801a      	strh	r2, [r3, #0]
 800e524:	e00d      	b.n	800e542 <MAP_refPos+0x5a6>
	else if( s_PosDir > 7 ) s_PosDir -= 8;
 800e526:	4b20      	ldr	r3, [pc, #128]	; (800e5a8 <MAP_refPos+0x60c>)
 800e528:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e52c:	2b07      	cmp	r3, #7
 800e52e:	dd08      	ble.n	800e542 <MAP_refPos+0x5a6>
 800e530:	4b1d      	ldr	r3, [pc, #116]	; (800e5a8 <MAP_refPos+0x60c>)
 800e532:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e536:	b29b      	uxth	r3, r3
 800e538:	3b08      	subs	r3, #8
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	b21a      	sxth	r2, r3
 800e53e:	4b1a      	ldr	r3, [pc, #104]	; (800e5a8 <MAP_refPos+0x60c>)
 800e540:	801a      	strh	r2, [r3, #0]
	
	f_LogPosX[us_LogIndex] = f_PosX;
 800e542:	4b1a      	ldr	r3, [pc, #104]	; (800e5ac <MAP_refPos+0x610>)
 800e544:	881b      	ldrh	r3, [r3, #0]
 800e546:	4618      	mov	r0, r3
 800e548:	4b15      	ldr	r3, [pc, #84]	; (800e5a0 <MAP_refPos+0x604>)
 800e54a:	681a      	ldr	r2, [r3, #0]
 800e54c:	4918      	ldr	r1, [pc, #96]	; (800e5b0 <MAP_refPos+0x614>)
 800e54e:	0083      	lsls	r3, r0, #2
 800e550:	440b      	add	r3, r1
 800e552:	601a      	str	r2, [r3, #0]
	f_LogPosY[us_LogIndex] = f_PosY;
 800e554:	4b15      	ldr	r3, [pc, #84]	; (800e5ac <MAP_refPos+0x610>)
 800e556:	881b      	ldrh	r3, [r3, #0]
 800e558:	4618      	mov	r0, r3
 800e55a:	4b12      	ldr	r3, [pc, #72]	; (800e5a4 <MAP_refPos+0x608>)
 800e55c:	681a      	ldr	r2, [r3, #0]
 800e55e:	4915      	ldr	r1, [pc, #84]	; (800e5b4 <MAP_refPos+0x618>)
 800e560:	0083      	lsls	r3, r0, #2
 800e562:	440b      	add	r3, r1
 800e564:	601a      	str	r2, [r3, #0]
	
	us_LogIndex++;
 800e566:	4b11      	ldr	r3, [pc, #68]	; (800e5ac <MAP_refPos+0x610>)
 800e568:	881b      	ldrh	r3, [r3, #0]
 800e56a:	3301      	adds	r3, #1
 800e56c:	b29a      	uxth	r2, r3
 800e56e:	4b0f      	ldr	r3, [pc, #60]	; (800e5ac <MAP_refPos+0x610>)
 800e570:	801a      	strh	r2, [r3, #0]
	us_LogIndex %= 30;
 800e572:	4b0e      	ldr	r3, [pc, #56]	; (800e5ac <MAP_refPos+0x610>)
 800e574:	881a      	ldrh	r2, [r3, #0]
 800e576:	4b10      	ldr	r3, [pc, #64]	; (800e5b8 <MAP_refPos+0x61c>)
 800e578:	fba3 1302 	umull	r1, r3, r3, r2
 800e57c:	0919      	lsrs	r1, r3, #4
 800e57e:	460b      	mov	r3, r1
 800e580:	011b      	lsls	r3, r3, #4
 800e582:	1a5b      	subs	r3, r3, r1
 800e584:	005b      	lsls	r3, r3, #1
 800e586:	1ad3      	subs	r3, r2, r3
 800e588:	b29a      	uxth	r2, r3
 800e58a:	4b08      	ldr	r3, [pc, #32]	; (800e5ac <MAP_refPos+0x610>)
 800e58c:	801a      	strh	r2, [r3, #0]
 800e58e:	e000      	b.n	800e592 <MAP_refPos+0x5f6>
			if( st_PosData[uc_index].en_cmd == MAP_CMD_MAX ) return;		// 
 800e590:	bf00      	nop
}
 800e592:	3714      	adds	r7, #20
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr
 800e59c:	0801c7e4 	.word	0x0801c7e4
 800e5a0:	2000c288 	.word	0x2000c288
 800e5a4:	2000e344 	.word	0x2000e344
 800e5a8:	2000c284 	.word	0x2000c284
 800e5ac:	200002d2 	.word	0x200002d2
 800e5b0:	2000e2c8 	.word	0x2000e2c8
 800e5b4:	2000b20c 	.word	0x2000b20c
 800e5b8:	88888889 	.word	0x88888889

0800e5bc <MAP_setWallCut>:

bool MAP_setWallCut( uint8_t uc_cmd )
{
 800e5bc:	b590      	push	{r4, r7, lr}
 800e5be:	b085      	sub	sp, #20
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	71fb      	strb	r3, [r7, #7]
	uint8_t uc_val = 0;			// 10
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	73fb      	strb	r3, [r7, #15]
	uint8_t uc_valPrev = 0;		// 20
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	73bb      	strb	r3, [r7, #14]
	bool bl_wallCut = FALSE;
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	737b      	strb	r3, [r7, #13]
	
	/*  */
	switch( uc_cmd ){
 800e5d2:	79fb      	ldrb	r3, [r7, #7]
 800e5d4:	2b9c      	cmp	r3, #156	; 0x9c
 800e5d6:	f000 822a 	beq.w	800ea2e <MAP_setWallCut+0x472>
 800e5da:	2b9c      	cmp	r3, #156	; 0x9c
 800e5dc:	f300 843f 	bgt.w	800ee5e <MAP_setWallCut+0x8a2>
 800e5e0:	2b9b      	cmp	r3, #155	; 0x9b
 800e5e2:	d009      	beq.n	800e5f8 <MAP_setWallCut+0x3c>
 800e5e4:	2b9b      	cmp	r3, #155	; 0x9b
 800e5e6:	f300 843a 	bgt.w	800ee5e <MAP_setWallCut+0x8a2>
 800e5ea:	2b4c      	cmp	r3, #76	; 0x4c
 800e5ec:	d004      	beq.n	800e5f8 <MAP_setWallCut+0x3c>
 800e5ee:	2b4d      	cmp	r3, #77	; 0x4d
 800e5f0:	f000 821d 	beq.w	800ea2e <MAP_setWallCut+0x472>
				bl_wallCut = TRUE;
			}
			break;
			
		default:
			break;
 800e5f4:	f000 bc33 	b.w	800ee5e <MAP_setWallCut+0x8a2>
			switch( s_PosDir ){
 800e5f8:	4bc1      	ldr	r3, [pc, #772]	; (800e900 <MAP_setWallCut+0x344>)
 800e5fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e5fe:	2b06      	cmp	r3, #6
 800e600:	f200 8204 	bhi.w	800ea0c <MAP_setWallCut+0x450>
 800e604:	a201      	add	r2, pc, #4	; (adr r2, 800e60c <MAP_setWallCut+0x50>)
 800e606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e60a:	bf00      	nop
 800e60c:	0800e629 	.word	0x0800e629
 800e610:	0800ea0d 	.word	0x0800ea0d
 800e614:	0800e71d 	.word	0x0800e71d
 800e618:	0800ea0d 	.word	0x0800ea0d
 800e61c:	0800e811 	.word	0x0800e811
 800e620:	0800ea0d 	.word	0x0800ea0d
 800e624:	0800e91d 	.word	0x0800e91d
					if( 0 < f_PosY-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY-0.5)][(uint8_t)(f_PosX)] & 0x02;		// 
 800e628:	4bb6      	ldr	r3, [pc, #728]	; (800e904 <MAP_setWallCut+0x348>)
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4618      	mov	r0, r3
 800e62e:	f7f1 ffb3 	bl	8000598 <__aeabi_f2d>
 800e632:	f04f 0200 	mov.w	r2, #0
 800e636:	4bb4      	ldr	r3, [pc, #720]	; (800e908 <MAP_setWallCut+0x34c>)
 800e638:	f7f1 fe4e 	bl	80002d8 <__aeabi_dsub>
 800e63c:	4602      	mov	r2, r0
 800e63e:	460b      	mov	r3, r1
 800e640:	4610      	mov	r0, r2
 800e642:	4619      	mov	r1, r3
 800e644:	f04f 0200 	mov.w	r2, #0
 800e648:	f04f 0300 	mov.w	r3, #0
 800e64c:	f7f2 fa8c 	bl	8000b68 <__aeabi_dcmpgt>
 800e650:	4603      	mov	r3, r0
 800e652:	2b00      	cmp	r3, #0
 800e654:	d024      	beq.n	800e6a0 <MAP_setWallCut+0xe4>
 800e656:	4bab      	ldr	r3, [pc, #684]	; (800e904 <MAP_setWallCut+0x348>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	4618      	mov	r0, r3
 800e65c:	f7f1 ff9c 	bl	8000598 <__aeabi_f2d>
 800e660:	f04f 0200 	mov.w	r2, #0
 800e664:	4ba8      	ldr	r3, [pc, #672]	; (800e908 <MAP_setWallCut+0x34c>)
 800e666:	f7f1 fe37 	bl	80002d8 <__aeabi_dsub>
 800e66a:	4602      	mov	r2, r0
 800e66c:	460b      	mov	r3, r1
 800e66e:	4610      	mov	r0, r2
 800e670:	4619      	mov	r1, r3
 800e672:	f7f2 fac1 	bl	8000bf8 <__aeabi_d2uiz>
 800e676:	4603      	mov	r3, r0
 800e678:	b2db      	uxtb	r3, r3
 800e67a:	4618      	mov	r0, r3
 800e67c:	4ba3      	ldr	r3, [pc, #652]	; (800e90c <MAP_setWallCut+0x350>)
 800e67e:	edd3 7a00 	vldr	s15, [r3]
 800e682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e686:	edc7 7a00 	vstr	s15, [r7]
 800e68a:	783b      	ldrb	r3, [r7, #0]
 800e68c:	b2db      	uxtb	r3, r3
 800e68e:	4619      	mov	r1, r3
 800e690:	4a9f      	ldr	r2, [pc, #636]	; (800e910 <MAP_setWallCut+0x354>)
 800e692:	0143      	lsls	r3, r0, #5
 800e694:	4413      	add	r3, r2
 800e696:	440b      	add	r3, r1
 800e698:	781b      	ldrb	r3, [r3, #0]
 800e69a:	f003 0302 	and.w	r3, r3, #2
 800e69e:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x02;		// 
 800e6a0:	4b98      	ldr	r3, [pc, #608]	; (800e904 <MAP_setWallCut+0x348>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	f7f1 ff77 	bl	8000598 <__aeabi_f2d>
 800e6aa:	f04f 0200 	mov.w	r2, #0
 800e6ae:	4b99      	ldr	r3, [pc, #612]	; (800e914 <MAP_setWallCut+0x358>)
 800e6b0:	f7f1 fe12 	bl	80002d8 <__aeabi_dsub>
 800e6b4:	4602      	mov	r2, r0
 800e6b6:	460b      	mov	r3, r1
 800e6b8:	4610      	mov	r0, r2
 800e6ba:	4619      	mov	r1, r3
 800e6bc:	f04f 0200 	mov.w	r2, #0
 800e6c0:	f04f 0300 	mov.w	r3, #0
 800e6c4:	f7f2 fa50 	bl	8000b68 <__aeabi_dcmpgt>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d100      	bne.n	800e6d0 <MAP_setWallCut+0x114>
					break;	
 800e6ce:	e19d      	b.n	800ea0c <MAP_setWallCut+0x450>
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x02;		// 
 800e6d0:	4b8c      	ldr	r3, [pc, #560]	; (800e904 <MAP_setWallCut+0x348>)
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	f7f1 ff5f 	bl	8000598 <__aeabi_f2d>
 800e6da:	f04f 0200 	mov.w	r2, #0
 800e6de:	4b8d      	ldr	r3, [pc, #564]	; (800e914 <MAP_setWallCut+0x358>)
 800e6e0:	f7f1 fdfa 	bl	80002d8 <__aeabi_dsub>
 800e6e4:	4602      	mov	r2, r0
 800e6e6:	460b      	mov	r3, r1
 800e6e8:	4610      	mov	r0, r2
 800e6ea:	4619      	mov	r1, r3
 800e6ec:	f7f2 fa84 	bl	8000bf8 <__aeabi_d2uiz>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	b2db      	uxtb	r3, r3
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	4b85      	ldr	r3, [pc, #532]	; (800e90c <MAP_setWallCut+0x350>)
 800e6f8:	edd3 7a00 	vldr	s15, [r3]
 800e6fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e700:	edc7 7a00 	vstr	s15, [r7]
 800e704:	783b      	ldrb	r3, [r7, #0]
 800e706:	b2db      	uxtb	r3, r3
 800e708:	4619      	mov	r1, r3
 800e70a:	4a81      	ldr	r2, [pc, #516]	; (800e910 <MAP_setWallCut+0x354>)
 800e70c:	0143      	lsls	r3, r0, #5
 800e70e:	4413      	add	r3, r2
 800e710:	440b      	add	r3, r1
 800e712:	781b      	ldrb	r3, [r3, #0]
 800e714:	f003 0302 	and.w	r3, r3, #2
 800e718:	73bb      	strb	r3, [r7, #14]
					break;	
 800e71a:	e177      	b.n	800ea0c <MAP_setWallCut+0x450>
					if( 0 < f_PosX-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-0.5)] & 0x04;		// 
 800e71c:	4b7b      	ldr	r3, [pc, #492]	; (800e90c <MAP_setWallCut+0x350>)
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	4618      	mov	r0, r3
 800e722:	f7f1 ff39 	bl	8000598 <__aeabi_f2d>
 800e726:	f04f 0200 	mov.w	r2, #0
 800e72a:	4b77      	ldr	r3, [pc, #476]	; (800e908 <MAP_setWallCut+0x34c>)
 800e72c:	f7f1 fdd4 	bl	80002d8 <__aeabi_dsub>
 800e730:	4602      	mov	r2, r0
 800e732:	460b      	mov	r3, r1
 800e734:	4610      	mov	r0, r2
 800e736:	4619      	mov	r1, r3
 800e738:	f04f 0200 	mov.w	r2, #0
 800e73c:	f04f 0300 	mov.w	r3, #0
 800e740:	f7f2 fa12 	bl	8000b68 <__aeabi_dcmpgt>
 800e744:	4603      	mov	r3, r0
 800e746:	2b00      	cmp	r3, #0
 800e748:	d024      	beq.n	800e794 <MAP_setWallCut+0x1d8>
 800e74a:	4b6e      	ldr	r3, [pc, #440]	; (800e904 <MAP_setWallCut+0x348>)
 800e74c:	edd3 7a00 	vldr	s15, [r3]
 800e750:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e754:	edc7 7a00 	vstr	s15, [r7]
 800e758:	783b      	ldrb	r3, [r7, #0]
 800e75a:	b2db      	uxtb	r3, r3
 800e75c:	461c      	mov	r4, r3
 800e75e:	4b6b      	ldr	r3, [pc, #428]	; (800e90c <MAP_setWallCut+0x350>)
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	4618      	mov	r0, r3
 800e764:	f7f1 ff18 	bl	8000598 <__aeabi_f2d>
 800e768:	f04f 0200 	mov.w	r2, #0
 800e76c:	4b66      	ldr	r3, [pc, #408]	; (800e908 <MAP_setWallCut+0x34c>)
 800e76e:	f7f1 fdb3 	bl	80002d8 <__aeabi_dsub>
 800e772:	4602      	mov	r2, r0
 800e774:	460b      	mov	r3, r1
 800e776:	4610      	mov	r0, r2
 800e778:	4619      	mov	r1, r3
 800e77a:	f7f2 fa3d 	bl	8000bf8 <__aeabi_d2uiz>
 800e77e:	4603      	mov	r3, r0
 800e780:	b2db      	uxtb	r3, r3
 800e782:	4619      	mov	r1, r3
 800e784:	4a62      	ldr	r2, [pc, #392]	; (800e910 <MAP_setWallCut+0x354>)
 800e786:	0163      	lsls	r3, r4, #5
 800e788:	4413      	add	r3, r2
 800e78a:	440b      	add	r3, r1
 800e78c:	781b      	ldrb	r3, [r3, #0]
 800e78e:	f003 0304 	and.w	r3, r3, #4
 800e792:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x04;		// 
 800e794:	4b5d      	ldr	r3, [pc, #372]	; (800e90c <MAP_setWallCut+0x350>)
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	4618      	mov	r0, r3
 800e79a:	f7f1 fefd 	bl	8000598 <__aeabi_f2d>
 800e79e:	f04f 0200 	mov.w	r2, #0
 800e7a2:	4b5c      	ldr	r3, [pc, #368]	; (800e914 <MAP_setWallCut+0x358>)
 800e7a4:	f7f1 fd98 	bl	80002d8 <__aeabi_dsub>
 800e7a8:	4602      	mov	r2, r0
 800e7aa:	460b      	mov	r3, r1
 800e7ac:	4610      	mov	r0, r2
 800e7ae:	4619      	mov	r1, r3
 800e7b0:	f04f 0200 	mov.w	r2, #0
 800e7b4:	f04f 0300 	mov.w	r3, #0
 800e7b8:	f7f2 f9d6 	bl	8000b68 <__aeabi_dcmpgt>
 800e7bc:	4603      	mov	r3, r0
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d100      	bne.n	800e7c4 <MAP_setWallCut+0x208>
					break;
 800e7c2:	e123      	b.n	800ea0c <MAP_setWallCut+0x450>
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x04;		// 
 800e7c4:	4b4f      	ldr	r3, [pc, #316]	; (800e904 <MAP_setWallCut+0x348>)
 800e7c6:	edd3 7a00 	vldr	s15, [r3]
 800e7ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e7ce:	edc7 7a00 	vstr	s15, [r7]
 800e7d2:	783b      	ldrb	r3, [r7, #0]
 800e7d4:	b2db      	uxtb	r3, r3
 800e7d6:	461c      	mov	r4, r3
 800e7d8:	4b4c      	ldr	r3, [pc, #304]	; (800e90c <MAP_setWallCut+0x350>)
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	4618      	mov	r0, r3
 800e7de:	f7f1 fedb 	bl	8000598 <__aeabi_f2d>
 800e7e2:	f04f 0200 	mov.w	r2, #0
 800e7e6:	4b4b      	ldr	r3, [pc, #300]	; (800e914 <MAP_setWallCut+0x358>)
 800e7e8:	f7f1 fd76 	bl	80002d8 <__aeabi_dsub>
 800e7ec:	4602      	mov	r2, r0
 800e7ee:	460b      	mov	r3, r1
 800e7f0:	4610      	mov	r0, r2
 800e7f2:	4619      	mov	r1, r3
 800e7f4:	f7f2 fa00 	bl	8000bf8 <__aeabi_d2uiz>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	b2db      	uxtb	r3, r3
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	4a44      	ldr	r2, [pc, #272]	; (800e910 <MAP_setWallCut+0x354>)
 800e800:	0163      	lsls	r3, r4, #5
 800e802:	4413      	add	r3, r2
 800e804:	440b      	add	r3, r1
 800e806:	781b      	ldrb	r3, [r3, #0]
 800e808:	f003 0304 	and.w	r3, r3, #4
 800e80c:	73bb      	strb	r3, [r7, #14]
					break;
 800e80e:	e0fd      	b.n	800ea0c <MAP_setWallCut+0x450>
					if( MAP_Y_SIZE_REAL > f_PosY+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY+0.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 800e810:	4b3c      	ldr	r3, [pc, #240]	; (800e904 <MAP_setWallCut+0x348>)
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	4618      	mov	r0, r3
 800e816:	f7f1 febf 	bl	8000598 <__aeabi_f2d>
 800e81a:	f04f 0200 	mov.w	r2, #0
 800e81e:	4b3a      	ldr	r3, [pc, #232]	; (800e908 <MAP_setWallCut+0x34c>)
 800e820:	f7f1 fd5c 	bl	80002dc <__adddf3>
 800e824:	4602      	mov	r2, r0
 800e826:	460b      	mov	r3, r1
 800e828:	4610      	mov	r0, r2
 800e82a:	4619      	mov	r1, r3
 800e82c:	f04f 0200 	mov.w	r2, #0
 800e830:	4b39      	ldr	r3, [pc, #228]	; (800e918 <MAP_setWallCut+0x35c>)
 800e832:	f7f2 f97b 	bl	8000b2c <__aeabi_dcmplt>
 800e836:	4603      	mov	r3, r0
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d024      	beq.n	800e886 <MAP_setWallCut+0x2ca>
 800e83c:	4b31      	ldr	r3, [pc, #196]	; (800e904 <MAP_setWallCut+0x348>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	4618      	mov	r0, r3
 800e842:	f7f1 fea9 	bl	8000598 <__aeabi_f2d>
 800e846:	f04f 0200 	mov.w	r2, #0
 800e84a:	4b2f      	ldr	r3, [pc, #188]	; (800e908 <MAP_setWallCut+0x34c>)
 800e84c:	f7f1 fd46 	bl	80002dc <__adddf3>
 800e850:	4602      	mov	r2, r0
 800e852:	460b      	mov	r3, r1
 800e854:	4610      	mov	r0, r2
 800e856:	4619      	mov	r1, r3
 800e858:	f7f2 f9ce 	bl	8000bf8 <__aeabi_d2uiz>
 800e85c:	4603      	mov	r3, r0
 800e85e:	b2db      	uxtb	r3, r3
 800e860:	4618      	mov	r0, r3
 800e862:	4b2a      	ldr	r3, [pc, #168]	; (800e90c <MAP_setWallCut+0x350>)
 800e864:	edd3 7a00 	vldr	s15, [r3]
 800e868:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e86c:	edc7 7a00 	vstr	s15, [r7]
 800e870:	783b      	ldrb	r3, [r7, #0]
 800e872:	b2db      	uxtb	r3, r3
 800e874:	4619      	mov	r1, r3
 800e876:	4a26      	ldr	r2, [pc, #152]	; (800e910 <MAP_setWallCut+0x354>)
 800e878:	0143      	lsls	r3, r0, #5
 800e87a:	4413      	add	r3, r2
 800e87c:	440b      	add	r3, r1
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	f003 0308 	and.w	r3, r3, #8
 800e884:	73fb      	strb	r3, [r7, #15]
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 800e886:	4b1f      	ldr	r3, [pc, #124]	; (800e904 <MAP_setWallCut+0x348>)
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	4618      	mov	r0, r3
 800e88c:	f7f1 fe84 	bl	8000598 <__aeabi_f2d>
 800e890:	f04f 0200 	mov.w	r2, #0
 800e894:	4b1f      	ldr	r3, [pc, #124]	; (800e914 <MAP_setWallCut+0x358>)
 800e896:	f7f1 fd21 	bl	80002dc <__adddf3>
 800e89a:	4602      	mov	r2, r0
 800e89c:	460b      	mov	r3, r1
 800e89e:	4610      	mov	r0, r2
 800e8a0:	4619      	mov	r1, r3
 800e8a2:	f04f 0200 	mov.w	r2, #0
 800e8a6:	4b1c      	ldr	r3, [pc, #112]	; (800e918 <MAP_setWallCut+0x35c>)
 800e8a8:	f7f2 f940 	bl	8000b2c <__aeabi_dcmplt>
 800e8ac:	4603      	mov	r3, r0
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d100      	bne.n	800e8b4 <MAP_setWallCut+0x2f8>
					break;
 800e8b2:	e0ab      	b.n	800ea0c <MAP_setWallCut+0x450>
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 800e8b4:	4b13      	ldr	r3, [pc, #76]	; (800e904 <MAP_setWallCut+0x348>)
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	f7f1 fe6d 	bl	8000598 <__aeabi_f2d>
 800e8be:	f04f 0200 	mov.w	r2, #0
 800e8c2:	4b14      	ldr	r3, [pc, #80]	; (800e914 <MAP_setWallCut+0x358>)
 800e8c4:	f7f1 fd0a 	bl	80002dc <__adddf3>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	460b      	mov	r3, r1
 800e8cc:	4610      	mov	r0, r2
 800e8ce:	4619      	mov	r1, r3
 800e8d0:	f7f2 f992 	bl	8000bf8 <__aeabi_d2uiz>
 800e8d4:	4603      	mov	r3, r0
 800e8d6:	b2db      	uxtb	r3, r3
 800e8d8:	4618      	mov	r0, r3
 800e8da:	4b0c      	ldr	r3, [pc, #48]	; (800e90c <MAP_setWallCut+0x350>)
 800e8dc:	edd3 7a00 	vldr	s15, [r3]
 800e8e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e8e4:	edc7 7a00 	vstr	s15, [r7]
 800e8e8:	783b      	ldrb	r3, [r7, #0]
 800e8ea:	b2db      	uxtb	r3, r3
 800e8ec:	4619      	mov	r1, r3
 800e8ee:	4a08      	ldr	r2, [pc, #32]	; (800e910 <MAP_setWallCut+0x354>)
 800e8f0:	0143      	lsls	r3, r0, #5
 800e8f2:	4413      	add	r3, r2
 800e8f4:	440b      	add	r3, r1
 800e8f6:	781b      	ldrb	r3, [r3, #0]
 800e8f8:	f003 0308 	and.w	r3, r3, #8
 800e8fc:	73bb      	strb	r3, [r7, #14]
					break;
 800e8fe:	e085      	b.n	800ea0c <MAP_setWallCut+0x450>
 800e900:	2000c284 	.word	0x2000c284
 800e904:	2000e344 	.word	0x2000e344
 800e908:	3fe00000 	.word	0x3fe00000
 800e90c:	2000c288 	.word	0x2000c288
 800e910:	20000854 	.word	0x20000854
 800e914:	3ff80000 	.word	0x3ff80000
 800e918:	40400000 	.word	0x40400000
					if( MAP_X_SIZE_REAL > f_PosX+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+0.5)] & 0x01;		// 
 800e91c:	4bb6      	ldr	r3, [pc, #728]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	4618      	mov	r0, r3
 800e922:	f7f1 fe39 	bl	8000598 <__aeabi_f2d>
 800e926:	f04f 0200 	mov.w	r2, #0
 800e92a:	4bb4      	ldr	r3, [pc, #720]	; (800ebfc <MAP_setWallCut+0x640>)
 800e92c:	f7f1 fcd6 	bl	80002dc <__adddf3>
 800e930:	4602      	mov	r2, r0
 800e932:	460b      	mov	r3, r1
 800e934:	4610      	mov	r0, r2
 800e936:	4619      	mov	r1, r3
 800e938:	f04f 0200 	mov.w	r2, #0
 800e93c:	4bb0      	ldr	r3, [pc, #704]	; (800ec00 <MAP_setWallCut+0x644>)
 800e93e:	f7f2 f8f5 	bl	8000b2c <__aeabi_dcmplt>
 800e942:	4603      	mov	r3, r0
 800e944:	2b00      	cmp	r3, #0
 800e946:	d024      	beq.n	800e992 <MAP_setWallCut+0x3d6>
 800e948:	4bae      	ldr	r3, [pc, #696]	; (800ec04 <MAP_setWallCut+0x648>)
 800e94a:	edd3 7a00 	vldr	s15, [r3]
 800e94e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e952:	edc7 7a00 	vstr	s15, [r7]
 800e956:	783b      	ldrb	r3, [r7, #0]
 800e958:	b2db      	uxtb	r3, r3
 800e95a:	461c      	mov	r4, r3
 800e95c:	4ba6      	ldr	r3, [pc, #664]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	4618      	mov	r0, r3
 800e962:	f7f1 fe19 	bl	8000598 <__aeabi_f2d>
 800e966:	f04f 0200 	mov.w	r2, #0
 800e96a:	4ba4      	ldr	r3, [pc, #656]	; (800ebfc <MAP_setWallCut+0x640>)
 800e96c:	f7f1 fcb6 	bl	80002dc <__adddf3>
 800e970:	4602      	mov	r2, r0
 800e972:	460b      	mov	r3, r1
 800e974:	4610      	mov	r0, r2
 800e976:	4619      	mov	r1, r3
 800e978:	f7f2 f93e 	bl	8000bf8 <__aeabi_d2uiz>
 800e97c:	4603      	mov	r3, r0
 800e97e:	b2db      	uxtb	r3, r3
 800e980:	4619      	mov	r1, r3
 800e982:	4aa1      	ldr	r2, [pc, #644]	; (800ec08 <MAP_setWallCut+0x64c>)
 800e984:	0163      	lsls	r3, r4, #5
 800e986:	4413      	add	r3, r2
 800e988:	440b      	add	r3, r1
 800e98a:	781b      	ldrb	r3, [r3, #0]
 800e98c:	f003 0301 	and.w	r3, r3, #1
 800e990:	73fb      	strb	r3, [r7, #15]
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x01;		// 
 800e992:	4b99      	ldr	r3, [pc, #612]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	4618      	mov	r0, r3
 800e998:	f7f1 fdfe 	bl	8000598 <__aeabi_f2d>
 800e99c:	f04f 0200 	mov.w	r2, #0
 800e9a0:	4b9a      	ldr	r3, [pc, #616]	; (800ec0c <MAP_setWallCut+0x650>)
 800e9a2:	f7f1 fc9b 	bl	80002dc <__adddf3>
 800e9a6:	4602      	mov	r2, r0
 800e9a8:	460b      	mov	r3, r1
 800e9aa:	4610      	mov	r0, r2
 800e9ac:	4619      	mov	r1, r3
 800e9ae:	f04f 0200 	mov.w	r2, #0
 800e9b2:	4b93      	ldr	r3, [pc, #588]	; (800ec00 <MAP_setWallCut+0x644>)
 800e9b4:	f7f2 f8ba 	bl	8000b2c <__aeabi_dcmplt>
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d100      	bne.n	800e9c0 <MAP_setWallCut+0x404>
					break;
 800e9be:	e024      	b.n	800ea0a <MAP_setWallCut+0x44e>
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x01;		// 
 800e9c0:	4b90      	ldr	r3, [pc, #576]	; (800ec04 <MAP_setWallCut+0x648>)
 800e9c2:	edd3 7a00 	vldr	s15, [r3]
 800e9c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e9ca:	edc7 7a00 	vstr	s15, [r7]
 800e9ce:	783b      	ldrb	r3, [r7, #0]
 800e9d0:	b2db      	uxtb	r3, r3
 800e9d2:	461c      	mov	r4, r3
 800e9d4:	4b88      	ldr	r3, [pc, #544]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	4618      	mov	r0, r3
 800e9da:	f7f1 fddd 	bl	8000598 <__aeabi_f2d>
 800e9de:	f04f 0200 	mov.w	r2, #0
 800e9e2:	4b8a      	ldr	r3, [pc, #552]	; (800ec0c <MAP_setWallCut+0x650>)
 800e9e4:	f7f1 fc7a 	bl	80002dc <__adddf3>
 800e9e8:	4602      	mov	r2, r0
 800e9ea:	460b      	mov	r3, r1
 800e9ec:	4610      	mov	r0, r2
 800e9ee:	4619      	mov	r1, r3
 800e9f0:	f7f2 f902 	bl	8000bf8 <__aeabi_d2uiz>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	b2db      	uxtb	r3, r3
 800e9f8:	4619      	mov	r1, r3
 800e9fa:	4a83      	ldr	r2, [pc, #524]	; (800ec08 <MAP_setWallCut+0x64c>)
 800e9fc:	0163      	lsls	r3, r4, #5
 800e9fe:	4413      	add	r3, r2
 800ea00:	440b      	add	r3, r1
 800ea02:	781b      	ldrb	r3, [r3, #0]
 800ea04:	f003 0301 	and.w	r3, r3, #1
 800ea08:	73bb      	strb	r3, [r7, #14]
					break;
 800ea0a:	bf00      	nop
			if( ( uc_val != 0 ) || ( ( uc_val != 0 ) && ( uc_valPrev != 0 ) ) ){
 800ea0c:	7bfb      	ldrb	r3, [r7, #15]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d107      	bne.n	800ea22 <MAP_setWallCut+0x466>
 800ea12:	7bfb      	ldrb	r3, [r7, #15]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	f000 8224 	beq.w	800ee62 <MAP_setWallCut+0x8a6>
 800ea1a:	7bbb      	ldrb	r3, [r7, #14]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	f000 8220 	beq.w	800ee62 <MAP_setWallCut+0x8a6>
				MOT_setWallEdgeType( MOT_WALL_EDGE_RIGHT );		// 
 800ea22:	2001      	movs	r0, #1
 800ea24:	f7fe fd6a 	bl	800d4fc <MOT_setWallEdgeType>
				bl_wallCut = TRUE;
 800ea28:	2301      	movs	r3, #1
 800ea2a:	737b      	strb	r3, [r7, #13]
			break;
 800ea2c:	e219      	b.n	800ee62 <MAP_setWallCut+0x8a6>
			switch( s_PosDir ){
 800ea2e:	4b78      	ldr	r3, [pc, #480]	; (800ec10 <MAP_setWallCut+0x654>)
 800ea30:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ea34:	2b06      	cmp	r3, #6
 800ea36:	f200 8203 	bhi.w	800ee40 <MAP_setWallCut+0x884>
 800ea3a:	a201      	add	r2, pc, #4	; (adr r2, 800ea40 <MAP_setWallCut+0x484>)
 800ea3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea40:	0800ea5d 	.word	0x0800ea5d
 800ea44:	0800ee41 	.word	0x0800ee41
 800ea48:	0800eb51 	.word	0x0800eb51
 800ea4c:	0800ee41 	.word	0x0800ee41
 800ea50:	0800ec61 	.word	0x0800ec61
 800ea54:	0800ee41 	.word	0x0800ee41
 800ea58:	0800ed51 	.word	0x0800ed51
					if( 0 < f_PosY-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY-0.5)][(uint8_t)(f_PosX)] & 0x08;			// 
 800ea5c:	4b69      	ldr	r3, [pc, #420]	; (800ec04 <MAP_setWallCut+0x648>)
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	4618      	mov	r0, r3
 800ea62:	f7f1 fd99 	bl	8000598 <__aeabi_f2d>
 800ea66:	f04f 0200 	mov.w	r2, #0
 800ea6a:	4b64      	ldr	r3, [pc, #400]	; (800ebfc <MAP_setWallCut+0x640>)
 800ea6c:	f7f1 fc34 	bl	80002d8 <__aeabi_dsub>
 800ea70:	4602      	mov	r2, r0
 800ea72:	460b      	mov	r3, r1
 800ea74:	4610      	mov	r0, r2
 800ea76:	4619      	mov	r1, r3
 800ea78:	f04f 0200 	mov.w	r2, #0
 800ea7c:	f04f 0300 	mov.w	r3, #0
 800ea80:	f7f2 f872 	bl	8000b68 <__aeabi_dcmpgt>
 800ea84:	4603      	mov	r3, r0
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d024      	beq.n	800ead4 <MAP_setWallCut+0x518>
 800ea8a:	4b5e      	ldr	r3, [pc, #376]	; (800ec04 <MAP_setWallCut+0x648>)
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	4618      	mov	r0, r3
 800ea90:	f7f1 fd82 	bl	8000598 <__aeabi_f2d>
 800ea94:	f04f 0200 	mov.w	r2, #0
 800ea98:	4b58      	ldr	r3, [pc, #352]	; (800ebfc <MAP_setWallCut+0x640>)
 800ea9a:	f7f1 fc1d 	bl	80002d8 <__aeabi_dsub>
 800ea9e:	4602      	mov	r2, r0
 800eaa0:	460b      	mov	r3, r1
 800eaa2:	4610      	mov	r0, r2
 800eaa4:	4619      	mov	r1, r3
 800eaa6:	f7f2 f8a7 	bl	8000bf8 <__aeabi_d2uiz>
 800eaaa:	4603      	mov	r3, r0
 800eaac:	b2db      	uxtb	r3, r3
 800eaae:	4618      	mov	r0, r3
 800eab0:	4b51      	ldr	r3, [pc, #324]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800eab2:	edd3 7a00 	vldr	s15, [r3]
 800eab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eaba:	edc7 7a00 	vstr	s15, [r7]
 800eabe:	783b      	ldrb	r3, [r7, #0]
 800eac0:	b2db      	uxtb	r3, r3
 800eac2:	4619      	mov	r1, r3
 800eac4:	4a50      	ldr	r2, [pc, #320]	; (800ec08 <MAP_setWallCut+0x64c>)
 800eac6:	0143      	lsls	r3, r0, #5
 800eac8:	4413      	add	r3, r2
 800eaca:	440b      	add	r3, r1
 800eacc:	781b      	ldrb	r3, [r3, #0]
 800eace:	f003 0308 	and.w	r3, r3, #8
 800ead2:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x08;			// 
 800ead4:	4b4b      	ldr	r3, [pc, #300]	; (800ec04 <MAP_setWallCut+0x648>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	4618      	mov	r0, r3
 800eada:	f7f1 fd5d 	bl	8000598 <__aeabi_f2d>
 800eade:	f04f 0200 	mov.w	r2, #0
 800eae2:	4b4a      	ldr	r3, [pc, #296]	; (800ec0c <MAP_setWallCut+0x650>)
 800eae4:	f7f1 fbf8 	bl	80002d8 <__aeabi_dsub>
 800eae8:	4602      	mov	r2, r0
 800eaea:	460b      	mov	r3, r1
 800eaec:	4610      	mov	r0, r2
 800eaee:	4619      	mov	r1, r3
 800eaf0:	f04f 0200 	mov.w	r2, #0
 800eaf4:	f04f 0300 	mov.w	r3, #0
 800eaf8:	f7f2 f836 	bl	8000b68 <__aeabi_dcmpgt>
 800eafc:	4603      	mov	r3, r0
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d100      	bne.n	800eb04 <MAP_setWallCut+0x548>
					break;
 800eb02:	e19d      	b.n	800ee40 <MAP_setWallCut+0x884>
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x08;			// 
 800eb04:	4b3f      	ldr	r3, [pc, #252]	; (800ec04 <MAP_setWallCut+0x648>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f7f1 fd45 	bl	8000598 <__aeabi_f2d>
 800eb0e:	f04f 0200 	mov.w	r2, #0
 800eb12:	4b3e      	ldr	r3, [pc, #248]	; (800ec0c <MAP_setWallCut+0x650>)
 800eb14:	f7f1 fbe0 	bl	80002d8 <__aeabi_dsub>
 800eb18:	4602      	mov	r2, r0
 800eb1a:	460b      	mov	r3, r1
 800eb1c:	4610      	mov	r0, r2
 800eb1e:	4619      	mov	r1, r3
 800eb20:	f7f2 f86a 	bl	8000bf8 <__aeabi_d2uiz>
 800eb24:	4603      	mov	r3, r0
 800eb26:	b2db      	uxtb	r3, r3
 800eb28:	4618      	mov	r0, r3
 800eb2a:	4b33      	ldr	r3, [pc, #204]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800eb2c:	edd3 7a00 	vldr	s15, [r3]
 800eb30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb34:	edc7 7a00 	vstr	s15, [r7]
 800eb38:	783b      	ldrb	r3, [r7, #0]
 800eb3a:	b2db      	uxtb	r3, r3
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	4a32      	ldr	r2, [pc, #200]	; (800ec08 <MAP_setWallCut+0x64c>)
 800eb40:	0143      	lsls	r3, r0, #5
 800eb42:	4413      	add	r3, r2
 800eb44:	440b      	add	r3, r1
 800eb46:	781b      	ldrb	r3, [r3, #0]
 800eb48:	f003 0308 	and.w	r3, r3, #8
 800eb4c:	73bb      	strb	r3, [r7, #14]
					break;
 800eb4e:	e177      	b.n	800ee40 <MAP_setWallCut+0x884>
					if( 0 < f_PosX-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-0.5)] & 0x01;			// 
 800eb50:	4b29      	ldr	r3, [pc, #164]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	4618      	mov	r0, r3
 800eb56:	f7f1 fd1f 	bl	8000598 <__aeabi_f2d>
 800eb5a:	f04f 0200 	mov.w	r2, #0
 800eb5e:	4b27      	ldr	r3, [pc, #156]	; (800ebfc <MAP_setWallCut+0x640>)
 800eb60:	f7f1 fbba 	bl	80002d8 <__aeabi_dsub>
 800eb64:	4602      	mov	r2, r0
 800eb66:	460b      	mov	r3, r1
 800eb68:	4610      	mov	r0, r2
 800eb6a:	4619      	mov	r1, r3
 800eb6c:	f04f 0200 	mov.w	r2, #0
 800eb70:	f04f 0300 	mov.w	r3, #0
 800eb74:	f7f1 fff8 	bl	8000b68 <__aeabi_dcmpgt>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d024      	beq.n	800ebc8 <MAP_setWallCut+0x60c>
 800eb7e:	4b21      	ldr	r3, [pc, #132]	; (800ec04 <MAP_setWallCut+0x648>)
 800eb80:	edd3 7a00 	vldr	s15, [r3]
 800eb84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb88:	edc7 7a00 	vstr	s15, [r7]
 800eb8c:	783b      	ldrb	r3, [r7, #0]
 800eb8e:	b2db      	uxtb	r3, r3
 800eb90:	461c      	mov	r4, r3
 800eb92:	4b19      	ldr	r3, [pc, #100]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7f1 fcfe 	bl	8000598 <__aeabi_f2d>
 800eb9c:	f04f 0200 	mov.w	r2, #0
 800eba0:	4b16      	ldr	r3, [pc, #88]	; (800ebfc <MAP_setWallCut+0x640>)
 800eba2:	f7f1 fb99 	bl	80002d8 <__aeabi_dsub>
 800eba6:	4602      	mov	r2, r0
 800eba8:	460b      	mov	r3, r1
 800ebaa:	4610      	mov	r0, r2
 800ebac:	4619      	mov	r1, r3
 800ebae:	f7f2 f823 	bl	8000bf8 <__aeabi_d2uiz>
 800ebb2:	4603      	mov	r3, r0
 800ebb4:	b2db      	uxtb	r3, r3
 800ebb6:	4619      	mov	r1, r3
 800ebb8:	4a13      	ldr	r2, [pc, #76]	; (800ec08 <MAP_setWallCut+0x64c>)
 800ebba:	0163      	lsls	r3, r4, #5
 800ebbc:	4413      	add	r3, r2
 800ebbe:	440b      	add	r3, r1
 800ebc0:	781b      	ldrb	r3, [r3, #0]
 800ebc2:	f003 0301 	and.w	r3, r3, #1
 800ebc6:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x01;			// 
 800ebc8:	4b0b      	ldr	r3, [pc, #44]	; (800ebf8 <MAP_setWallCut+0x63c>)
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	4618      	mov	r0, r3
 800ebce:	f7f1 fce3 	bl	8000598 <__aeabi_f2d>
 800ebd2:	f04f 0200 	mov.w	r2, #0
 800ebd6:	4b0d      	ldr	r3, [pc, #52]	; (800ec0c <MAP_setWallCut+0x650>)
 800ebd8:	f7f1 fb7e 	bl	80002d8 <__aeabi_dsub>
 800ebdc:	4602      	mov	r2, r0
 800ebde:	460b      	mov	r3, r1
 800ebe0:	4610      	mov	r0, r2
 800ebe2:	4619      	mov	r1, r3
 800ebe4:	f04f 0200 	mov.w	r2, #0
 800ebe8:	f04f 0300 	mov.w	r3, #0
 800ebec:	f7f1 ffbc 	bl	8000b68 <__aeabi_dcmpgt>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d10e      	bne.n	800ec14 <MAP_setWallCut+0x658>
					break;
 800ebf6:	e123      	b.n	800ee40 <MAP_setWallCut+0x884>
 800ebf8:	2000c288 	.word	0x2000c288
 800ebfc:	3fe00000 	.word	0x3fe00000
 800ec00:	40400000 	.word	0x40400000
 800ec04:	2000e344 	.word	0x2000e344
 800ec08:	20000854 	.word	0x20000854
 800ec0c:	3ff80000 	.word	0x3ff80000
 800ec10:	2000c284 	.word	0x2000c284
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x01;			// 
 800ec14:	4b97      	ldr	r3, [pc, #604]	; (800ee74 <MAP_setWallCut+0x8b8>)
 800ec16:	edd3 7a00 	vldr	s15, [r3]
 800ec1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ec1e:	edc7 7a00 	vstr	s15, [r7]
 800ec22:	783b      	ldrb	r3, [r7, #0]
 800ec24:	b2db      	uxtb	r3, r3
 800ec26:	461c      	mov	r4, r3
 800ec28:	4b93      	ldr	r3, [pc, #588]	; (800ee78 <MAP_setWallCut+0x8bc>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f7f1 fcb3 	bl	8000598 <__aeabi_f2d>
 800ec32:	f04f 0200 	mov.w	r2, #0
 800ec36:	4b91      	ldr	r3, [pc, #580]	; (800ee7c <MAP_setWallCut+0x8c0>)
 800ec38:	f7f1 fb4e 	bl	80002d8 <__aeabi_dsub>
 800ec3c:	4602      	mov	r2, r0
 800ec3e:	460b      	mov	r3, r1
 800ec40:	4610      	mov	r0, r2
 800ec42:	4619      	mov	r1, r3
 800ec44:	f7f1 ffd8 	bl	8000bf8 <__aeabi_d2uiz>
 800ec48:	4603      	mov	r3, r0
 800ec4a:	b2db      	uxtb	r3, r3
 800ec4c:	4619      	mov	r1, r3
 800ec4e:	4a8c      	ldr	r2, [pc, #560]	; (800ee80 <MAP_setWallCut+0x8c4>)
 800ec50:	0163      	lsls	r3, r4, #5
 800ec52:	4413      	add	r3, r2
 800ec54:	440b      	add	r3, r1
 800ec56:	781b      	ldrb	r3, [r3, #0]
 800ec58:	f003 0301 	and.w	r3, r3, #1
 800ec5c:	73bb      	strb	r3, [r7, #14]
					break;
 800ec5e:	e0ef      	b.n	800ee40 <MAP_setWallCut+0x884>
					if( MAP_Y_SIZE_REAL > f_PosY+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY+0.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 800ec60:	4b84      	ldr	r3, [pc, #528]	; (800ee74 <MAP_setWallCut+0x8b8>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4618      	mov	r0, r3
 800ec66:	f7f1 fc97 	bl	8000598 <__aeabi_f2d>
 800ec6a:	f04f 0200 	mov.w	r2, #0
 800ec6e:	4b85      	ldr	r3, [pc, #532]	; (800ee84 <MAP_setWallCut+0x8c8>)
 800ec70:	f7f1 fb34 	bl	80002dc <__adddf3>
 800ec74:	4602      	mov	r2, r0
 800ec76:	460b      	mov	r3, r1
 800ec78:	4610      	mov	r0, r2
 800ec7a:	4619      	mov	r1, r3
 800ec7c:	f04f 0200 	mov.w	r2, #0
 800ec80:	4b81      	ldr	r3, [pc, #516]	; (800ee88 <MAP_setWallCut+0x8cc>)
 800ec82:	f7f1 ff53 	bl	8000b2c <__aeabi_dcmplt>
 800ec86:	4603      	mov	r3, r0
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d024      	beq.n	800ecd6 <MAP_setWallCut+0x71a>
 800ec8c:	4b79      	ldr	r3, [pc, #484]	; (800ee74 <MAP_setWallCut+0x8b8>)
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	4618      	mov	r0, r3
 800ec92:	f7f1 fc81 	bl	8000598 <__aeabi_f2d>
 800ec96:	f04f 0200 	mov.w	r2, #0
 800ec9a:	4b7a      	ldr	r3, [pc, #488]	; (800ee84 <MAP_setWallCut+0x8c8>)
 800ec9c:	f7f1 fb1e 	bl	80002dc <__adddf3>
 800eca0:	4602      	mov	r2, r0
 800eca2:	460b      	mov	r3, r1
 800eca4:	4610      	mov	r0, r2
 800eca6:	4619      	mov	r1, r3
 800eca8:	f7f1 ffa6 	bl	8000bf8 <__aeabi_d2uiz>
 800ecac:	4603      	mov	r3, r0
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	4b71      	ldr	r3, [pc, #452]	; (800ee78 <MAP_setWallCut+0x8bc>)
 800ecb4:	edd3 7a00 	vldr	s15, [r3]
 800ecb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ecbc:	edc7 7a00 	vstr	s15, [r7]
 800ecc0:	783b      	ldrb	r3, [r7, #0]
 800ecc2:	b2db      	uxtb	r3, r3
 800ecc4:	4619      	mov	r1, r3
 800ecc6:	4a6e      	ldr	r2, [pc, #440]	; (800ee80 <MAP_setWallCut+0x8c4>)
 800ecc8:	0143      	lsls	r3, r0, #5
 800ecca:	4413      	add	r3, r2
 800eccc:	440b      	add	r3, r1
 800ecce:	781b      	ldrb	r3, [r3, #0]
 800ecd0:	f003 0302 	and.w	r3, r3, #2
 800ecd4:	73fb      	strb	r3, [r7, #15]
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 800ecd6:	4b67      	ldr	r3, [pc, #412]	; (800ee74 <MAP_setWallCut+0x8b8>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f7f1 fc5c 	bl	8000598 <__aeabi_f2d>
 800ece0:	f04f 0200 	mov.w	r2, #0
 800ece4:	4b65      	ldr	r3, [pc, #404]	; (800ee7c <MAP_setWallCut+0x8c0>)
 800ece6:	f7f1 faf9 	bl	80002dc <__adddf3>
 800ecea:	4602      	mov	r2, r0
 800ecec:	460b      	mov	r3, r1
 800ecee:	4610      	mov	r0, r2
 800ecf0:	4619      	mov	r1, r3
 800ecf2:	f04f 0200 	mov.w	r2, #0
 800ecf6:	4b64      	ldr	r3, [pc, #400]	; (800ee88 <MAP_setWallCut+0x8cc>)
 800ecf8:	f7f1 ff18 	bl	8000b2c <__aeabi_dcmplt>
 800ecfc:	4603      	mov	r3, r0
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d100      	bne.n	800ed04 <MAP_setWallCut+0x748>
					break;
 800ed02:	e09d      	b.n	800ee40 <MAP_setWallCut+0x884>
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 800ed04:	4b5b      	ldr	r3, [pc, #364]	; (800ee74 <MAP_setWallCut+0x8b8>)
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	4618      	mov	r0, r3
 800ed0a:	f7f1 fc45 	bl	8000598 <__aeabi_f2d>
 800ed0e:	f04f 0200 	mov.w	r2, #0
 800ed12:	4b5a      	ldr	r3, [pc, #360]	; (800ee7c <MAP_setWallCut+0x8c0>)
 800ed14:	f7f1 fae2 	bl	80002dc <__adddf3>
 800ed18:	4602      	mov	r2, r0
 800ed1a:	460b      	mov	r3, r1
 800ed1c:	4610      	mov	r0, r2
 800ed1e:	4619      	mov	r1, r3
 800ed20:	f7f1 ff6a 	bl	8000bf8 <__aeabi_d2uiz>
 800ed24:	4603      	mov	r3, r0
 800ed26:	b2db      	uxtb	r3, r3
 800ed28:	4618      	mov	r0, r3
 800ed2a:	4b53      	ldr	r3, [pc, #332]	; (800ee78 <MAP_setWallCut+0x8bc>)
 800ed2c:	edd3 7a00 	vldr	s15, [r3]
 800ed30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed34:	edc7 7a00 	vstr	s15, [r7]
 800ed38:	783b      	ldrb	r3, [r7, #0]
 800ed3a:	b2db      	uxtb	r3, r3
 800ed3c:	4619      	mov	r1, r3
 800ed3e:	4a50      	ldr	r2, [pc, #320]	; (800ee80 <MAP_setWallCut+0x8c4>)
 800ed40:	0143      	lsls	r3, r0, #5
 800ed42:	4413      	add	r3, r2
 800ed44:	440b      	add	r3, r1
 800ed46:	781b      	ldrb	r3, [r3, #0]
 800ed48:	f003 0302 	and.w	r3, r3, #2
 800ed4c:	73bb      	strb	r3, [r7, #14]
					break;
 800ed4e:	e077      	b.n	800ee40 <MAP_setWallCut+0x884>
					if( MAP_X_SIZE_REAL > f_PosX+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+0.5)] & 0x04;			// 
 800ed50:	4b49      	ldr	r3, [pc, #292]	; (800ee78 <MAP_setWallCut+0x8bc>)
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4618      	mov	r0, r3
 800ed56:	f7f1 fc1f 	bl	8000598 <__aeabi_f2d>
 800ed5a:	f04f 0200 	mov.w	r2, #0
 800ed5e:	4b49      	ldr	r3, [pc, #292]	; (800ee84 <MAP_setWallCut+0x8c8>)
 800ed60:	f7f1 fabc 	bl	80002dc <__adddf3>
 800ed64:	4602      	mov	r2, r0
 800ed66:	460b      	mov	r3, r1
 800ed68:	4610      	mov	r0, r2
 800ed6a:	4619      	mov	r1, r3
 800ed6c:	f04f 0200 	mov.w	r2, #0
 800ed70:	4b45      	ldr	r3, [pc, #276]	; (800ee88 <MAP_setWallCut+0x8cc>)
 800ed72:	f7f1 fedb 	bl	8000b2c <__aeabi_dcmplt>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d024      	beq.n	800edc6 <MAP_setWallCut+0x80a>
 800ed7c:	4b3d      	ldr	r3, [pc, #244]	; (800ee74 <MAP_setWallCut+0x8b8>)
 800ed7e:	edd3 7a00 	vldr	s15, [r3]
 800ed82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed86:	edc7 7a00 	vstr	s15, [r7]
 800ed8a:	783b      	ldrb	r3, [r7, #0]
 800ed8c:	b2db      	uxtb	r3, r3
 800ed8e:	461c      	mov	r4, r3
 800ed90:	4b39      	ldr	r3, [pc, #228]	; (800ee78 <MAP_setWallCut+0x8bc>)
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	4618      	mov	r0, r3
 800ed96:	f7f1 fbff 	bl	8000598 <__aeabi_f2d>
 800ed9a:	f04f 0200 	mov.w	r2, #0
 800ed9e:	4b39      	ldr	r3, [pc, #228]	; (800ee84 <MAP_setWallCut+0x8c8>)
 800eda0:	f7f1 fa9c 	bl	80002dc <__adddf3>
 800eda4:	4602      	mov	r2, r0
 800eda6:	460b      	mov	r3, r1
 800eda8:	4610      	mov	r0, r2
 800edaa:	4619      	mov	r1, r3
 800edac:	f7f1 ff24 	bl	8000bf8 <__aeabi_d2uiz>
 800edb0:	4603      	mov	r3, r0
 800edb2:	b2db      	uxtb	r3, r3
 800edb4:	4619      	mov	r1, r3
 800edb6:	4a32      	ldr	r2, [pc, #200]	; (800ee80 <MAP_setWallCut+0x8c4>)
 800edb8:	0163      	lsls	r3, r4, #5
 800edba:	4413      	add	r3, r2
 800edbc:	440b      	add	r3, r1
 800edbe:	781b      	ldrb	r3, [r3, #0]
 800edc0:	f003 0304 	and.w	r3, r3, #4
 800edc4:	73fb      	strb	r3, [r7, #15]
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x04;			// 
 800edc6:	4b2c      	ldr	r3, [pc, #176]	; (800ee78 <MAP_setWallCut+0x8bc>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	4618      	mov	r0, r3
 800edcc:	f7f1 fbe4 	bl	8000598 <__aeabi_f2d>
 800edd0:	f04f 0200 	mov.w	r2, #0
 800edd4:	4b29      	ldr	r3, [pc, #164]	; (800ee7c <MAP_setWallCut+0x8c0>)
 800edd6:	f7f1 fa81 	bl	80002dc <__adddf3>
 800edda:	4602      	mov	r2, r0
 800eddc:	460b      	mov	r3, r1
 800edde:	4610      	mov	r0, r2
 800ede0:	4619      	mov	r1, r3
 800ede2:	f04f 0200 	mov.w	r2, #0
 800ede6:	4b28      	ldr	r3, [pc, #160]	; (800ee88 <MAP_setWallCut+0x8cc>)
 800ede8:	f7f1 fea0 	bl	8000b2c <__aeabi_dcmplt>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d100      	bne.n	800edf4 <MAP_setWallCut+0x838>
					break;
 800edf2:	e024      	b.n	800ee3e <MAP_setWallCut+0x882>
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x04;			// 
 800edf4:	4b1f      	ldr	r3, [pc, #124]	; (800ee74 <MAP_setWallCut+0x8b8>)
 800edf6:	edd3 7a00 	vldr	s15, [r3]
 800edfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800edfe:	edc7 7a00 	vstr	s15, [r7]
 800ee02:	783b      	ldrb	r3, [r7, #0]
 800ee04:	b2db      	uxtb	r3, r3
 800ee06:	461c      	mov	r4, r3
 800ee08:	4b1b      	ldr	r3, [pc, #108]	; (800ee78 <MAP_setWallCut+0x8bc>)
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f7f1 fbc3 	bl	8000598 <__aeabi_f2d>
 800ee12:	f04f 0200 	mov.w	r2, #0
 800ee16:	4b19      	ldr	r3, [pc, #100]	; (800ee7c <MAP_setWallCut+0x8c0>)
 800ee18:	f7f1 fa60 	bl	80002dc <__adddf3>
 800ee1c:	4602      	mov	r2, r0
 800ee1e:	460b      	mov	r3, r1
 800ee20:	4610      	mov	r0, r2
 800ee22:	4619      	mov	r1, r3
 800ee24:	f7f1 fee8 	bl	8000bf8 <__aeabi_d2uiz>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	b2db      	uxtb	r3, r3
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	4a14      	ldr	r2, [pc, #80]	; (800ee80 <MAP_setWallCut+0x8c4>)
 800ee30:	0163      	lsls	r3, r4, #5
 800ee32:	4413      	add	r3, r2
 800ee34:	440b      	add	r3, r1
 800ee36:	781b      	ldrb	r3, [r3, #0]
 800ee38:	f003 0304 	and.w	r3, r3, #4
 800ee3c:	73bb      	strb	r3, [r7, #14]
					break;
 800ee3e:	bf00      	nop
			if( ( uc_val != 0 ) || ( ( uc_val != 0 ) && ( uc_valPrev != 0 ) ) ){
 800ee40:	7bfb      	ldrb	r3, [r7, #15]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d105      	bne.n	800ee52 <MAP_setWallCut+0x896>
 800ee46:	7bfb      	ldrb	r3, [r7, #15]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d00c      	beq.n	800ee66 <MAP_setWallCut+0x8aa>
 800ee4c:	7bbb      	ldrb	r3, [r7, #14]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d009      	beq.n	800ee66 <MAP_setWallCut+0x8aa>
				MOT_setWallEdgeType( MOT_WALL_EDGE_LEFT );		// 
 800ee52:	2002      	movs	r0, #2
 800ee54:	f7fe fb52 	bl	800d4fc <MOT_setWallEdgeType>
				bl_wallCut = TRUE;
 800ee58:	2301      	movs	r3, #1
 800ee5a:	737b      	strb	r3, [r7, #13]
			break;
 800ee5c:	e003      	b.n	800ee66 <MAP_setWallCut+0x8aa>
			break;
 800ee5e:	bf00      	nop
 800ee60:	e002      	b.n	800ee68 <MAP_setWallCut+0x8ac>
			break;
 800ee62:	bf00      	nop
 800ee64:	e000      	b.n	800ee68 <MAP_setWallCut+0x8ac>
			break;
 800ee66:	bf00      	nop
	}
	
	return bl_wallCut;
 800ee68:	7b7b      	ldrb	r3, [r7, #13]
}
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	3714      	adds	r7, #20
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd90      	pop	{r4, r7, pc}
 800ee72:	bf00      	nop
 800ee74:	2000e344 	.word	0x2000e344
 800ee78:	2000c288 	.word	0x2000c288
 800ee7c:	3ff80000 	.word	0x3ff80000
 800ee80:	20000854 	.word	0x20000854
 800ee84:	3fe00000 	.word	0x3fe00000
 800ee88:	40400000 	.word	0x40400000

0800ee8c <MAP_setCmdPos>:

void MAP_setCmdPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800ee8c:	b480      	push	{r7}
 800ee8e:	b083      	sub	sp, #12
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	4603      	mov	r3, r0
 800ee94:	71fb      	strb	r3, [r7, #7]
 800ee96:	460b      	mov	r3, r1
 800ee98:	71bb      	strb	r3, [r7, #6]
 800ee9a:	4613      	mov	r3, r2
 800ee9c:	717b      	strb	r3, [r7, #5]
	f_PosX   = (float)uc_x;
 800ee9e:	79fb      	ldrb	r3, [r7, #7]
 800eea0:	ee07 3a90 	vmov	s15, r3
 800eea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eea8:	4b0b      	ldr	r3, [pc, #44]	; (800eed8 <MAP_setCmdPos+0x4c>)
 800eeaa:	edc3 7a00 	vstr	s15, [r3]
	f_PosX   = (float)uc_y;
 800eeae:	79bb      	ldrb	r3, [r7, #6]
 800eeb0:	ee07 3a90 	vmov	s15, r3
 800eeb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eeb8:	4b07      	ldr	r3, [pc, #28]	; (800eed8 <MAP_setCmdPos+0x4c>)
 800eeba:	edc3 7a00 	vstr	s15, [r3]
	s_PosDir = (int16_t)(en_dir * 2);	// [0] [1] [2] [3] [4] [5] [6] [7] 2
 800eebe:	797b      	ldrb	r3, [r7, #5]
 800eec0:	b29b      	uxth	r3, r3
 800eec2:	005b      	lsls	r3, r3, #1
 800eec4:	b29b      	uxth	r3, r3
 800eec6:	b21a      	sxth	r2, r3
 800eec8:	4b04      	ldr	r3, [pc, #16]	; (800eedc <MAP_setCmdPos+0x50>)
 800eeca:	801a      	strh	r2, [r3, #0]
}
 800eecc:	bf00      	nop
 800eece:	370c      	adds	r7, #12
 800eed0:	46bd      	mov	sp, r7
 800eed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed6:	4770      	bx	lr
 800eed8:	2000c288 	.word	0x2000c288
 800eedc:	2000c284 	.word	0x2000c284

0800eee0 <MAP_showCmdLog>:

void MAP_showCmdLog( void )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b082      	sub	sp, #8
 800eee4:	af00      	add	r7, sp, #0
	uint16_t i=0;
 800eee6:	2300      	movs	r3, #0
 800eee8:	80fb      	strh	r3, [r7, #6]
	
	/*  */
	while(1){
		
		printf("dcom[%4d] = %02d  \n\r",i,dcom[i]);
 800eeea:	88f9      	ldrh	r1, [r7, #6]
 800eeec:	88fb      	ldrh	r3, [r7, #6]
 800eeee:	4a1e      	ldr	r2, [pc, #120]	; (800ef68 <MAP_showCmdLog+0x88>)
 800eef0:	5cd3      	ldrb	r3, [r2, r3]
 800eef2:	461a      	mov	r2, r3
 800eef4:	481d      	ldr	r0, [pc, #116]	; (800ef6c <MAP_showCmdLog+0x8c>)
 800eef6:	f008 fa1f 	bl	8017338 <iprintf>
		if( dcom[i] == CEND ) break;
 800eefa:	88fb      	ldrh	r3, [r7, #6]
 800eefc:	4a1a      	ldr	r2, [pc, #104]	; (800ef68 <MAP_showCmdLog+0x88>)
 800eefe:	5cd3      	ldrb	r3, [r2, r3]
 800ef00:	2bfa      	cmp	r3, #250	; 0xfa
 800ef02:	d003      	beq.n	800ef0c <MAP_showCmdLog+0x2c>
		i++;
 800ef04:	88fb      	ldrh	r3, [r7, #6]
 800ef06:	3301      	adds	r3, #1
 800ef08:	80fb      	strh	r3, [r7, #6]
		printf("dcom[%4d] = %02d  \n\r",i,dcom[i]);
 800ef0a:	e7ee      	b.n	800eeea <MAP_showCmdLog+0xa>
		if( dcom[i] == CEND ) break;
 800ef0c:	bf00      	nop
	}
	i=0;
 800ef0e:	2300      	movs	r3, #0
 800ef10:	80fb      	strh	r3, [r7, #6]
	
	/*  */
	while(1){
		
		printf("scom[%4d] = %02d  \n\r",i,scom[i]);
 800ef12:	88f9      	ldrh	r1, [r7, #6]
 800ef14:	88fb      	ldrh	r3, [r7, #6]
 800ef16:	4a16      	ldr	r2, [pc, #88]	; (800ef70 <MAP_showCmdLog+0x90>)
 800ef18:	5cd3      	ldrb	r3, [r2, r3]
 800ef1a:	461a      	mov	r2, r3
 800ef1c:	4815      	ldr	r0, [pc, #84]	; (800ef74 <MAP_showCmdLog+0x94>)
 800ef1e:	f008 fa0b 	bl	8017338 <iprintf>
		if( scom[i] == CEND ) break;
 800ef22:	88fb      	ldrh	r3, [r7, #6]
 800ef24:	4a12      	ldr	r2, [pc, #72]	; (800ef70 <MAP_showCmdLog+0x90>)
 800ef26:	5cd3      	ldrb	r3, [r2, r3]
 800ef28:	2bfa      	cmp	r3, #250	; 0xfa
 800ef2a:	d003      	beq.n	800ef34 <MAP_showCmdLog+0x54>
		i++;
 800ef2c:	88fb      	ldrh	r3, [r7, #6]
 800ef2e:	3301      	adds	r3, #1
 800ef30:	80fb      	strh	r3, [r7, #6]
		printf("scom[%4d] = %02d  \n\r",i,scom[i]);
 800ef32:	e7ee      	b.n	800ef12 <MAP_showCmdLog+0x32>
		if( scom[i] == CEND ) break;
 800ef34:	bf00      	nop
	}
	i=0;
 800ef36:	2300      	movs	r3, #0
 800ef38:	80fb      	strh	r3, [r7, #6]

	/*  */
	while(1){
		
		printf("tcom[%4d] = %02d  \n\r",i,tcom[i]);
 800ef3a:	88f9      	ldrh	r1, [r7, #6]
 800ef3c:	88fb      	ldrh	r3, [r7, #6]
 800ef3e:	4a0e      	ldr	r2, [pc, #56]	; (800ef78 <MAP_showCmdLog+0x98>)
 800ef40:	5cd3      	ldrb	r3, [r2, r3]
 800ef42:	461a      	mov	r2, r3
 800ef44:	480d      	ldr	r0, [pc, #52]	; (800ef7c <MAP_showCmdLog+0x9c>)
 800ef46:	f008 f9f7 	bl	8017338 <iprintf>
		if( tcom[i] == CEND ) break;
 800ef4a:	88fb      	ldrh	r3, [r7, #6]
 800ef4c:	4a0a      	ldr	r2, [pc, #40]	; (800ef78 <MAP_showCmdLog+0x98>)
 800ef4e:	5cd3      	ldrb	r3, [r2, r3]
 800ef50:	2bfa      	cmp	r3, #250	; 0xfa
 800ef52:	d003      	beq.n	800ef5c <MAP_showCmdLog+0x7c>
		i++;
 800ef54:	88fb      	ldrh	r3, [r7, #6]
 800ef56:	3301      	adds	r3, #1
 800ef58:	80fb      	strh	r3, [r7, #6]
		printf("tcom[%4d] = %02d  \n\r",i,tcom[i]);
 800ef5a:	e7ee      	b.n	800ef3a <MAP_showCmdLog+0x5a>
		if( tcom[i] == CEND ) break;
 800ef5c:	bf00      	nop
	}
}
 800ef5e:	bf00      	nop
 800ef60:	3708      	adds	r7, #8
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bd80      	pop	{r7, pc}
 800ef66:	bf00      	nop
 800ef68:	2000b284 	.word	0x2000b284
 800ef6c:	0801c58c 	.word	0x0801c58c
 800ef70:	2000c28c 	.word	0x2000c28c
 800ef74:	0801c5a4 	.word	0x0801c5a4
 800ef78:	2000d2c8 	.word	0x2000d2c8
 800ef7c:	0801c5bc 	.word	0x0801c5bc

0800ef80 <MAP_makeCmdList>:
	uint8_t uc_staY,					///< [in] Y
	enMAP_HEAD_DIR en_staDir,		///< [in] 
	uint8_t uc_endX,					///< [in] X
	uint8_t uc_endY,					///< [in] Y
	enMAP_HEAD_DIR* en_endDir		///< [out] 
){
 800ef80:	b490      	push	{r4, r7}
 800ef82:	b086      	sub	sp, #24
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	4604      	mov	r4, r0
 800ef88:	4608      	mov	r0, r1
 800ef8a:	4611      	mov	r1, r2
 800ef8c:	461a      	mov	r2, r3
 800ef8e:	4623      	mov	r3, r4
 800ef90:	71fb      	strb	r3, [r7, #7]
 800ef92:	4603      	mov	r3, r0
 800ef94:	71bb      	strb	r3, [r7, #6]
 800ef96:	460b      	mov	r3, r1
 800ef98:	717b      	strb	r3, [r7, #5]
 800ef9a:	4613      	mov	r3, r2
 800ef9c:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// 
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop
	
	/*  */
	uc_goStep = 0;
 800ef9e:	2300      	movs	r3, #0
 800efa0:	75fb      	strb	r3, [r7, #23]
	us_pt = 0;
 800efa2:	2300      	movs	r3, #0
 800efa4:	82bb      	strh	r3, [r7, #20]

	/*  */
	while(1){	
		us_high = us_cmap[uc_staY][uc_staX]-1;
 800efa6:	79ba      	ldrb	r2, [r7, #6]
 800efa8:	79fb      	ldrb	r3, [r7, #7]
 800efaa:	499f      	ldr	r1, [pc, #636]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800efac:	0152      	lsls	r2, r2, #5
 800efae:	4413      	add	r3, r2
 800efb0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800efb4:	3b01      	subs	r3, #1
 800efb6:	823b      	strh	r3, [r7, #16]
		if (en_staDir == NORTH){
 800efb8:	797b      	ldrb	r3, [r7, #5]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d164      	bne.n	800f088 <MAP_makeCmdList+0x108>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800efbe:	79ba      	ldrb	r2, [r7, #6]
 800efc0:	79fb      	ldrb	r3, [r7, #7]
 800efc2:	499a      	ldr	r1, [pc, #616]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800efc4:	0152      	lsls	r2, r2, #5
 800efc6:	440a      	add	r2, r1
 800efc8:	4413      	add	r3, r2
 800efca:	781b      	ldrb	r3, [r3, #0]
 800efcc:	f003 0311 	and.w	r3, r3, #17
 800efd0:	2b10      	cmp	r3, #16
 800efd2:	d10d      	bne.n	800eff0 <MAP_makeCmdList+0x70>
 800efd4:	79bb      	ldrb	r3, [r7, #6]
 800efd6:	1c5a      	adds	r2, r3, #1
 800efd8:	79fb      	ldrb	r3, [r7, #7]
 800efda:	4993      	ldr	r1, [pc, #588]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800efdc:	0152      	lsls	r2, r2, #5
 800efde:	4413      	add	r3, r2
 800efe0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800efe4:	8a3a      	ldrh	r2, [r7, #16]
 800efe6:	429a      	cmp	r2, r3
 800efe8:	d102      	bne.n	800eff0 <MAP_makeCmdList+0x70>
 800efea:	2300      	movs	r3, #0
 800efec:	74fb      	strb	r3, [r7, #19]
 800efee:	e187      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800eff0:	79ba      	ldrb	r2, [r7, #6]
 800eff2:	79fb      	ldrb	r3, [r7, #7]
 800eff4:	498d      	ldr	r1, [pc, #564]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800eff6:	0152      	lsls	r2, r2, #5
 800eff8:	440a      	add	r2, r1
 800effa:	4413      	add	r3, r2
 800effc:	781b      	ldrb	r3, [r3, #0]
 800effe:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800f002:	2b20      	cmp	r3, #32
 800f004:	d10d      	bne.n	800f022 <MAP_makeCmdList+0xa2>
 800f006:	79ba      	ldrb	r2, [r7, #6]
 800f008:	79fb      	ldrb	r3, [r7, #7]
 800f00a:	3301      	adds	r3, #1
 800f00c:	4986      	ldr	r1, [pc, #536]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f00e:	0152      	lsls	r2, r2, #5
 800f010:	4413      	add	r3, r2
 800f012:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f016:	8a3a      	ldrh	r2, [r7, #16]
 800f018:	429a      	cmp	r2, r3
 800f01a:	d102      	bne.n	800f022 <MAP_makeCmdList+0xa2>
 800f01c:	2301      	movs	r3, #1
 800f01e:	74fb      	strb	r3, [r7, #19]
 800f020:	e16e      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800f022:	79ba      	ldrb	r2, [r7, #6]
 800f024:	79fb      	ldrb	r3, [r7, #7]
 800f026:	4981      	ldr	r1, [pc, #516]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f028:	0152      	lsls	r2, r2, #5
 800f02a:	440a      	add	r2, r1
 800f02c:	4413      	add	r3, r2
 800f02e:	781b      	ldrb	r3, [r3, #0]
 800f030:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800f034:	2b80      	cmp	r3, #128	; 0x80
 800f036:	d10d      	bne.n	800f054 <MAP_makeCmdList+0xd4>
 800f038:	79ba      	ldrb	r2, [r7, #6]
 800f03a:	79fb      	ldrb	r3, [r7, #7]
 800f03c:	3b01      	subs	r3, #1
 800f03e:	497a      	ldr	r1, [pc, #488]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f040:	0152      	lsls	r2, r2, #5
 800f042:	4413      	add	r3, r2
 800f044:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f048:	8a3a      	ldrh	r2, [r7, #16]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d102      	bne.n	800f054 <MAP_makeCmdList+0xd4>
 800f04e:	2303      	movs	r3, #3
 800f050:	74fb      	strb	r3, [r7, #19]
 800f052:	e155      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800f054:	79ba      	ldrb	r2, [r7, #6]
 800f056:	79fb      	ldrb	r3, [r7, #7]
 800f058:	4974      	ldr	r1, [pc, #464]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f05a:	0152      	lsls	r2, r2, #5
 800f05c:	440a      	add	r2, r1
 800f05e:	4413      	add	r3, r2
 800f060:	781b      	ldrb	r3, [r3, #0]
 800f062:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800f066:	2b40      	cmp	r3, #64	; 0x40
 800f068:	d10d      	bne.n	800f086 <MAP_makeCmdList+0x106>
 800f06a:	79bb      	ldrb	r3, [r7, #6]
 800f06c:	1e5a      	subs	r2, r3, #1
 800f06e:	79fb      	ldrb	r3, [r7, #7]
 800f070:	496d      	ldr	r1, [pc, #436]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f072:	0152      	lsls	r2, r2, #5
 800f074:	4413      	add	r3, r2
 800f076:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f07a:	8a3a      	ldrh	r2, [r7, #16]
 800f07c:	429a      	cmp	r2, r3
 800f07e:	d102      	bne.n	800f086 <MAP_makeCmdList+0x106>
 800f080:	2302      	movs	r3, #2
 800f082:	74fb      	strb	r3, [r7, #19]
 800f084:	e13c      	b.n	800f300 <MAP_makeCmdList+0x380>
			else   while(1);
 800f086:	e7fe      	b.n	800f086 <MAP_makeCmdList+0x106>
		}else if (en_staDir == EAST){
 800f088:	797b      	ldrb	r3, [r7, #5]
 800f08a:	2b01      	cmp	r3, #1
 800f08c:	d164      	bne.n	800f158 <MAP_makeCmdList+0x1d8>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800f08e:	79ba      	ldrb	r2, [r7, #6]
 800f090:	79fb      	ldrb	r3, [r7, #7]
 800f092:	4966      	ldr	r1, [pc, #408]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f094:	0152      	lsls	r2, r2, #5
 800f096:	440a      	add	r2, r1
 800f098:	4413      	add	r3, r2
 800f09a:	781b      	ldrb	r3, [r3, #0]
 800f09c:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800f0a0:	2b20      	cmp	r3, #32
 800f0a2:	d10d      	bne.n	800f0c0 <MAP_makeCmdList+0x140>
 800f0a4:	79ba      	ldrb	r2, [r7, #6]
 800f0a6:	79fb      	ldrb	r3, [r7, #7]
 800f0a8:	3301      	adds	r3, #1
 800f0aa:	495f      	ldr	r1, [pc, #380]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f0ac:	0152      	lsls	r2, r2, #5
 800f0ae:	4413      	add	r3, r2
 800f0b0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f0b4:	8a3a      	ldrh	r2, [r7, #16]
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d102      	bne.n	800f0c0 <MAP_makeCmdList+0x140>
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	74fb      	strb	r3, [r7, #19]
 800f0be:	e11f      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800f0c0:	79ba      	ldrb	r2, [r7, #6]
 800f0c2:	79fb      	ldrb	r3, [r7, #7]
 800f0c4:	4959      	ldr	r1, [pc, #356]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f0c6:	0152      	lsls	r2, r2, #5
 800f0c8:	440a      	add	r2, r1
 800f0ca:	4413      	add	r3, r2
 800f0cc:	781b      	ldrb	r3, [r3, #0]
 800f0ce:	f003 0311 	and.w	r3, r3, #17
 800f0d2:	2b10      	cmp	r3, #16
 800f0d4:	d10d      	bne.n	800f0f2 <MAP_makeCmdList+0x172>
 800f0d6:	79bb      	ldrb	r3, [r7, #6]
 800f0d8:	1c5a      	adds	r2, r3, #1
 800f0da:	79fb      	ldrb	r3, [r7, #7]
 800f0dc:	4952      	ldr	r1, [pc, #328]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f0de:	0152      	lsls	r2, r2, #5
 800f0e0:	4413      	add	r3, r2
 800f0e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f0e6:	8a3a      	ldrh	r2, [r7, #16]
 800f0e8:	429a      	cmp	r2, r3
 800f0ea:	d102      	bne.n	800f0f2 <MAP_makeCmdList+0x172>
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	74fb      	strb	r3, [r7, #19]
 800f0f0:	e106      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800f0f2:	79ba      	ldrb	r2, [r7, #6]
 800f0f4:	79fb      	ldrb	r3, [r7, #7]
 800f0f6:	494d      	ldr	r1, [pc, #308]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f0f8:	0152      	lsls	r2, r2, #5
 800f0fa:	440a      	add	r2, r1
 800f0fc:	4413      	add	r3, r2
 800f0fe:	781b      	ldrb	r3, [r3, #0]
 800f100:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800f104:	2b40      	cmp	r3, #64	; 0x40
 800f106:	d10d      	bne.n	800f124 <MAP_makeCmdList+0x1a4>
 800f108:	79bb      	ldrb	r3, [r7, #6]
 800f10a:	1e5a      	subs	r2, r3, #1
 800f10c:	79fb      	ldrb	r3, [r7, #7]
 800f10e:	4946      	ldr	r1, [pc, #280]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f110:	0152      	lsls	r2, r2, #5
 800f112:	4413      	add	r3, r2
 800f114:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f118:	8a3a      	ldrh	r2, [r7, #16]
 800f11a:	429a      	cmp	r2, r3
 800f11c:	d102      	bne.n	800f124 <MAP_makeCmdList+0x1a4>
 800f11e:	2302      	movs	r3, #2
 800f120:	74fb      	strb	r3, [r7, #19]
 800f122:	e0ed      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800f124:	79ba      	ldrb	r2, [r7, #6]
 800f126:	79fb      	ldrb	r3, [r7, #7]
 800f128:	4940      	ldr	r1, [pc, #256]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f12a:	0152      	lsls	r2, r2, #5
 800f12c:	440a      	add	r2, r1
 800f12e:	4413      	add	r3, r2
 800f130:	781b      	ldrb	r3, [r3, #0]
 800f132:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800f136:	2b80      	cmp	r3, #128	; 0x80
 800f138:	d10d      	bne.n	800f156 <MAP_makeCmdList+0x1d6>
 800f13a:	79ba      	ldrb	r2, [r7, #6]
 800f13c:	79fb      	ldrb	r3, [r7, #7]
 800f13e:	3b01      	subs	r3, #1
 800f140:	4939      	ldr	r1, [pc, #228]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f142:	0152      	lsls	r2, r2, #5
 800f144:	4413      	add	r3, r2
 800f146:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f14a:	8a3a      	ldrh	r2, [r7, #16]
 800f14c:	429a      	cmp	r2, r3
 800f14e:	d102      	bne.n	800f156 <MAP_makeCmdList+0x1d6>
 800f150:	2303      	movs	r3, #3
 800f152:	74fb      	strb	r3, [r7, #19]
 800f154:	e0d4      	b.n	800f300 <MAP_makeCmdList+0x380>
			else   while(1);
 800f156:	e7fe      	b.n	800f156 <MAP_makeCmdList+0x1d6>
		}else if (en_staDir == SOUTH){
 800f158:	797b      	ldrb	r3, [r7, #5]
 800f15a:	2b02      	cmp	r3, #2
 800f15c:	d168      	bne.n	800f230 <MAP_makeCmdList+0x2b0>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800f15e:	79ba      	ldrb	r2, [r7, #6]
 800f160:	79fb      	ldrb	r3, [r7, #7]
 800f162:	4932      	ldr	r1, [pc, #200]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f164:	0152      	lsls	r2, r2, #5
 800f166:	440a      	add	r2, r1
 800f168:	4413      	add	r3, r2
 800f16a:	781b      	ldrb	r3, [r3, #0]
 800f16c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800f170:	2b40      	cmp	r3, #64	; 0x40
 800f172:	d10d      	bne.n	800f190 <MAP_makeCmdList+0x210>
 800f174:	79bb      	ldrb	r3, [r7, #6]
 800f176:	1e5a      	subs	r2, r3, #1
 800f178:	79fb      	ldrb	r3, [r7, #7]
 800f17a:	492b      	ldr	r1, [pc, #172]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f17c:	0152      	lsls	r2, r2, #5
 800f17e:	4413      	add	r3, r2
 800f180:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f184:	8a3a      	ldrh	r2, [r7, #16]
 800f186:	429a      	cmp	r2, r3
 800f188:	d102      	bne.n	800f190 <MAP_makeCmdList+0x210>
 800f18a:	2302      	movs	r3, #2
 800f18c:	74fb      	strb	r3, [r7, #19]
 800f18e:	e0b7      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800f190:	79ba      	ldrb	r2, [r7, #6]
 800f192:	79fb      	ldrb	r3, [r7, #7]
 800f194:	4925      	ldr	r1, [pc, #148]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f196:	0152      	lsls	r2, r2, #5
 800f198:	440a      	add	r2, r1
 800f19a:	4413      	add	r3, r2
 800f19c:	781b      	ldrb	r3, [r3, #0]
 800f19e:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800f1a2:	2b20      	cmp	r3, #32
 800f1a4:	d10d      	bne.n	800f1c2 <MAP_makeCmdList+0x242>
 800f1a6:	79ba      	ldrb	r2, [r7, #6]
 800f1a8:	79fb      	ldrb	r3, [r7, #7]
 800f1aa:	3301      	adds	r3, #1
 800f1ac:	491e      	ldr	r1, [pc, #120]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f1ae:	0152      	lsls	r2, r2, #5
 800f1b0:	4413      	add	r3, r2
 800f1b2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f1b6:	8a3a      	ldrh	r2, [r7, #16]
 800f1b8:	429a      	cmp	r2, r3
 800f1ba:	d102      	bne.n	800f1c2 <MAP_makeCmdList+0x242>
 800f1bc:	2301      	movs	r3, #1
 800f1be:	74fb      	strb	r3, [r7, #19]
 800f1c0:	e09e      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800f1c2:	79ba      	ldrb	r2, [r7, #6]
 800f1c4:	79fb      	ldrb	r3, [r7, #7]
 800f1c6:	4919      	ldr	r1, [pc, #100]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f1c8:	0152      	lsls	r2, r2, #5
 800f1ca:	440a      	add	r2, r1
 800f1cc:	4413      	add	r3, r2
 800f1ce:	781b      	ldrb	r3, [r3, #0]
 800f1d0:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800f1d4:	2b80      	cmp	r3, #128	; 0x80
 800f1d6:	d10d      	bne.n	800f1f4 <MAP_makeCmdList+0x274>
 800f1d8:	79ba      	ldrb	r2, [r7, #6]
 800f1da:	79fb      	ldrb	r3, [r7, #7]
 800f1dc:	3b01      	subs	r3, #1
 800f1de:	4912      	ldr	r1, [pc, #72]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f1e0:	0152      	lsls	r2, r2, #5
 800f1e2:	4413      	add	r3, r2
 800f1e4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f1e8:	8a3a      	ldrh	r2, [r7, #16]
 800f1ea:	429a      	cmp	r2, r3
 800f1ec:	d102      	bne.n	800f1f4 <MAP_makeCmdList+0x274>
 800f1ee:	2303      	movs	r3, #3
 800f1f0:	74fb      	strb	r3, [r7, #19]
 800f1f2:	e085      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800f1f4:	79ba      	ldrb	r2, [r7, #6]
 800f1f6:	79fb      	ldrb	r3, [r7, #7]
 800f1f8:	490c      	ldr	r1, [pc, #48]	; (800f22c <MAP_makeCmdList+0x2ac>)
 800f1fa:	0152      	lsls	r2, r2, #5
 800f1fc:	440a      	add	r2, r1
 800f1fe:	4413      	add	r3, r2
 800f200:	781b      	ldrb	r3, [r3, #0]
 800f202:	f003 0311 	and.w	r3, r3, #17
 800f206:	2b10      	cmp	r3, #16
 800f208:	d10d      	bne.n	800f226 <MAP_makeCmdList+0x2a6>
 800f20a:	79bb      	ldrb	r3, [r7, #6]
 800f20c:	1c5a      	adds	r2, r3, #1
 800f20e:	79fb      	ldrb	r3, [r7, #7]
 800f210:	4905      	ldr	r1, [pc, #20]	; (800f228 <MAP_makeCmdList+0x2a8>)
 800f212:	0152      	lsls	r2, r2, #5
 800f214:	4413      	add	r3, r2
 800f216:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f21a:	8a3a      	ldrh	r2, [r7, #16]
 800f21c:	429a      	cmp	r2, r3
 800f21e:	d102      	bne.n	800f226 <MAP_makeCmdList+0x2a6>
 800f220:	2300      	movs	r3, #0
 800f222:	74fb      	strb	r3, [r7, #19]
 800f224:	e06c      	b.n	800f300 <MAP_makeCmdList+0x380>
			else   while(1);
 800f226:	e7fe      	b.n	800f226 <MAP_makeCmdList+0x2a6>
 800f228:	20000c78 	.word	0x20000c78
 800f22c:	20000854 	.word	0x20000854
		}else if (en_staDir == WEST){
 800f230:	797b      	ldrb	r3, [r7, #5]
 800f232:	2b03      	cmp	r3, #3
 800f234:	d164      	bne.n	800f300 <MAP_makeCmdList+0x380>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800f236:	79ba      	ldrb	r2, [r7, #6]
 800f238:	79fb      	ldrb	r3, [r7, #7]
 800f23a:	4979      	ldr	r1, [pc, #484]	; (800f420 <MAP_makeCmdList+0x4a0>)
 800f23c:	0152      	lsls	r2, r2, #5
 800f23e:	440a      	add	r2, r1
 800f240:	4413      	add	r3, r2
 800f242:	781b      	ldrb	r3, [r3, #0]
 800f244:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800f248:	2b80      	cmp	r3, #128	; 0x80
 800f24a:	d10d      	bne.n	800f268 <MAP_makeCmdList+0x2e8>
 800f24c:	79ba      	ldrb	r2, [r7, #6]
 800f24e:	79fb      	ldrb	r3, [r7, #7]
 800f250:	3b01      	subs	r3, #1
 800f252:	4974      	ldr	r1, [pc, #464]	; (800f424 <MAP_makeCmdList+0x4a4>)
 800f254:	0152      	lsls	r2, r2, #5
 800f256:	4413      	add	r3, r2
 800f258:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f25c:	8a3a      	ldrh	r2, [r7, #16]
 800f25e:	429a      	cmp	r2, r3
 800f260:	d102      	bne.n	800f268 <MAP_makeCmdList+0x2e8>
 800f262:	2303      	movs	r3, #3
 800f264:	74fb      	strb	r3, [r7, #19]
 800f266:	e04b      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800f268:	79ba      	ldrb	r2, [r7, #6]
 800f26a:	79fb      	ldrb	r3, [r7, #7]
 800f26c:	496c      	ldr	r1, [pc, #432]	; (800f420 <MAP_makeCmdList+0x4a0>)
 800f26e:	0152      	lsls	r2, r2, #5
 800f270:	440a      	add	r2, r1
 800f272:	4413      	add	r3, r2
 800f274:	781b      	ldrb	r3, [r3, #0]
 800f276:	f003 0311 	and.w	r3, r3, #17
 800f27a:	2b10      	cmp	r3, #16
 800f27c:	d10d      	bne.n	800f29a <MAP_makeCmdList+0x31a>
 800f27e:	79bb      	ldrb	r3, [r7, #6]
 800f280:	1c5a      	adds	r2, r3, #1
 800f282:	79fb      	ldrb	r3, [r7, #7]
 800f284:	4967      	ldr	r1, [pc, #412]	; (800f424 <MAP_makeCmdList+0x4a4>)
 800f286:	0152      	lsls	r2, r2, #5
 800f288:	4413      	add	r3, r2
 800f28a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f28e:	8a3a      	ldrh	r2, [r7, #16]
 800f290:	429a      	cmp	r2, r3
 800f292:	d102      	bne.n	800f29a <MAP_makeCmdList+0x31a>
 800f294:	2300      	movs	r3, #0
 800f296:	74fb      	strb	r3, [r7, #19]
 800f298:	e032      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800f29a:	79ba      	ldrb	r2, [r7, #6]
 800f29c:	79fb      	ldrb	r3, [r7, #7]
 800f29e:	4960      	ldr	r1, [pc, #384]	; (800f420 <MAP_makeCmdList+0x4a0>)
 800f2a0:	0152      	lsls	r2, r2, #5
 800f2a2:	440a      	add	r2, r1
 800f2a4:	4413      	add	r3, r2
 800f2a6:	781b      	ldrb	r3, [r3, #0]
 800f2a8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800f2ac:	2b40      	cmp	r3, #64	; 0x40
 800f2ae:	d10d      	bne.n	800f2cc <MAP_makeCmdList+0x34c>
 800f2b0:	79bb      	ldrb	r3, [r7, #6]
 800f2b2:	1e5a      	subs	r2, r3, #1
 800f2b4:	79fb      	ldrb	r3, [r7, #7]
 800f2b6:	495b      	ldr	r1, [pc, #364]	; (800f424 <MAP_makeCmdList+0x4a4>)
 800f2b8:	0152      	lsls	r2, r2, #5
 800f2ba:	4413      	add	r3, r2
 800f2bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f2c0:	8a3a      	ldrh	r2, [r7, #16]
 800f2c2:	429a      	cmp	r2, r3
 800f2c4:	d102      	bne.n	800f2cc <MAP_makeCmdList+0x34c>
 800f2c6:	2302      	movs	r3, #2
 800f2c8:	74fb      	strb	r3, [r7, #19]
 800f2ca:	e019      	b.n	800f300 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800f2cc:	79ba      	ldrb	r2, [r7, #6]
 800f2ce:	79fb      	ldrb	r3, [r7, #7]
 800f2d0:	4953      	ldr	r1, [pc, #332]	; (800f420 <MAP_makeCmdList+0x4a0>)
 800f2d2:	0152      	lsls	r2, r2, #5
 800f2d4:	440a      	add	r2, r1
 800f2d6:	4413      	add	r3, r2
 800f2d8:	781b      	ldrb	r3, [r3, #0]
 800f2da:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800f2de:	2b20      	cmp	r3, #32
 800f2e0:	d10d      	bne.n	800f2fe <MAP_makeCmdList+0x37e>
 800f2e2:	79ba      	ldrb	r2, [r7, #6]
 800f2e4:	79fb      	ldrb	r3, [r7, #7]
 800f2e6:	3301      	adds	r3, #1
 800f2e8:	494e      	ldr	r1, [pc, #312]	; (800f424 <MAP_makeCmdList+0x4a4>)
 800f2ea:	0152      	lsls	r2, r2, #5
 800f2ec:	4413      	add	r3, r2
 800f2ee:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f2f2:	8a3a      	ldrh	r2, [r7, #16]
 800f2f4:	429a      	cmp	r2, r3
 800f2f6:	d102      	bne.n	800f2fe <MAP_makeCmdList+0x37e>
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	74fb      	strb	r3, [r7, #19]
 800f2fc:	e000      	b.n	800f300 <MAP_makeCmdList+0x380>
			else   while(1);
 800f2fe:	e7fe      	b.n	800f2fe <MAP_makeCmdList+0x37e>
		}
		
		en_tempDir = (enMAP_HEAD_DIR)( (en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3 );		// 
 800f300:	7cfa      	ldrb	r2, [r7, #19]
 800f302:	797b      	ldrb	r3, [r7, #5]
 800f304:	1ad3      	subs	r3, r2, r3
 800f306:	b2db      	uxtb	r3, r3
 800f308:	f003 0303 	and.w	r3, r3, #3
 800f30c:	73fb      	strb	r3, [r7, #15]
		en_staDir = en_nowDir;
 800f30e:	7cfb      	ldrb	r3, [r7, #19]
 800f310:	717b      	strb	r3, [r7, #5]

		if (en_tempDir == NORTH){
 800f312:	7bfb      	ldrb	r3, [r7, #15]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d103      	bne.n	800f320 <MAP_makeCmdList+0x3a0>
			uc_goStep = uc_goStep + 2;
 800f318:	7dfb      	ldrb	r3, [r7, #23]
 800f31a:	3302      	adds	r3, #2
 800f31c:	75fb      	strb	r3, [r7, #23]
 800f31e:	e037      	b.n	800f390 <MAP_makeCmdList+0x410>
		}
		else if (en_tempDir == EAST){
 800f320:	7bfb      	ldrb	r3, [r7, #15]
 800f322:	2b01      	cmp	r3, #1
 800f324:	d110      	bne.n	800f348 <MAP_makeCmdList+0x3c8>
			dcom[us_pt] = uc_goStep;
 800f326:	8abb      	ldrh	r3, [r7, #20]
 800f328:	493f      	ldr	r1, [pc, #252]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f32a:	7dfa      	ldrb	r2, [r7, #23]
 800f32c:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R90;
 800f32e:	8abb      	ldrh	r3, [r7, #20]
 800f330:	3301      	adds	r3, #1
 800f332:	82bb      	strh	r3, [r7, #20]
 800f334:	8abb      	ldrh	r3, [r7, #20]
 800f336:	4a3c      	ldr	r2, [pc, #240]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f338:	2148      	movs	r1, #72	; 0x48
 800f33a:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 800f33c:	2302      	movs	r3, #2
 800f33e:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 800f340:	8abb      	ldrh	r3, [r7, #20]
 800f342:	3301      	adds	r3, #1
 800f344:	82bb      	strh	r3, [r7, #20]
 800f346:	e023      	b.n	800f390 <MAP_makeCmdList+0x410>
		}
		else if (en_tempDir == WEST){
 800f348:	7bfb      	ldrb	r3, [r7, #15]
 800f34a:	2b03      	cmp	r3, #3
 800f34c:	d110      	bne.n	800f370 <MAP_makeCmdList+0x3f0>
			dcom[us_pt] = uc_goStep;
 800f34e:	8abb      	ldrh	r3, [r7, #20]
 800f350:	4935      	ldr	r1, [pc, #212]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f352:	7dfa      	ldrb	r2, [r7, #23]
 800f354:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = L90;
 800f356:	8abb      	ldrh	r3, [r7, #20]
 800f358:	3301      	adds	r3, #1
 800f35a:	82bb      	strh	r3, [r7, #20]
 800f35c:	8abb      	ldrh	r3, [r7, #20]
 800f35e:	4a32      	ldr	r2, [pc, #200]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f360:	2149      	movs	r1, #73	; 0x49
 800f362:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 800f364:	2302      	movs	r3, #2
 800f366:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 800f368:	8abb      	ldrh	r3, [r7, #20]
 800f36a:	3301      	adds	r3, #1
 800f36c:	82bb      	strh	r3, [r7, #20]
 800f36e:	e00f      	b.n	800f390 <MAP_makeCmdList+0x410>
		}
		else{
			dcom[us_pt] = uc_goStep;
 800f370:	8abb      	ldrh	r3, [r7, #20]
 800f372:	492d      	ldr	r1, [pc, #180]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f374:	7dfa      	ldrb	r2, [r7, #23]
 800f376:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R180;
 800f378:	8abb      	ldrh	r3, [r7, #20]
 800f37a:	3301      	adds	r3, #1
 800f37c:	82bb      	strh	r3, [r7, #20]
 800f37e:	8abb      	ldrh	r3, [r7, #20]
 800f380:	4a29      	ldr	r2, [pc, #164]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f382:	214a      	movs	r1, #74	; 0x4a
 800f384:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 800f386:	2302      	movs	r3, #2
 800f388:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 800f38a:	8abb      	ldrh	r3, [r7, #20]
 800f38c:	3301      	adds	r3, #1
 800f38e:	82bb      	strh	r3, [r7, #20]
		}

		if      (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 800f390:	7cfb      	ldrb	r3, [r7, #19]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d103      	bne.n	800f39e <MAP_makeCmdList+0x41e>
 800f396:	79bb      	ldrb	r3, [r7, #6]
 800f398:	3301      	adds	r3, #1
 800f39a:	71bb      	strb	r3, [r7, #6]
 800f39c:	e013      	b.n	800f3c6 <MAP_makeCmdList+0x446>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 800f39e:	7cfb      	ldrb	r3, [r7, #19]
 800f3a0:	2b01      	cmp	r3, #1
 800f3a2:	d103      	bne.n	800f3ac <MAP_makeCmdList+0x42c>
 800f3a4:	79fb      	ldrb	r3, [r7, #7]
 800f3a6:	3301      	adds	r3, #1
 800f3a8:	71fb      	strb	r3, [r7, #7]
 800f3aa:	e00c      	b.n	800f3c6 <MAP_makeCmdList+0x446>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 800f3ac:	7cfb      	ldrb	r3, [r7, #19]
 800f3ae:	2b02      	cmp	r3, #2
 800f3b0:	d103      	bne.n	800f3ba <MAP_makeCmdList+0x43a>
 800f3b2:	79bb      	ldrb	r3, [r7, #6]
 800f3b4:	3b01      	subs	r3, #1
 800f3b6:	71bb      	strb	r3, [r7, #6]
 800f3b8:	e005      	b.n	800f3c6 <MAP_makeCmdList+0x446>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 800f3ba:	7cfb      	ldrb	r3, [r7, #19]
 800f3bc:	2b03      	cmp	r3, #3
 800f3be:	d102      	bne.n	800f3c6 <MAP_makeCmdList+0x446>
 800f3c0:	79fb      	ldrb	r3, [r7, #7]
 800f3c2:	3b01      	subs	r3, #1
 800f3c4:	71fb      	strb	r3, [r7, #7]
		
		en_staDir = en_nowDir;
 800f3c6:	7cfb      	ldrb	r3, [r7, #19]
 800f3c8:	717b      	strb	r3, [r7, #5]
		
		if ((uc_staX == uc_endX) &&(uc_staY == uc_endY)) break;
 800f3ca:	79fa      	ldrb	r2, [r7, #7]
 800f3cc:	793b      	ldrb	r3, [r7, #4]
 800f3ce:	429a      	cmp	r2, r3
 800f3d0:	f47f ade9 	bne.w	800efa6 <MAP_makeCmdList+0x26>
 800f3d4:	79ba      	ldrb	r2, [r7, #6]
 800f3d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f3da:	429a      	cmp	r2, r3
 800f3dc:	d000      	beq.n	800f3e0 <MAP_makeCmdList+0x460>
		us_high = us_cmap[uc_staY][uc_staX]-1;
 800f3de:	e5e2      	b.n	800efa6 <MAP_makeCmdList+0x26>
		if ((uc_staX == uc_endX) &&(uc_staY == uc_endY)) break;
 800f3e0:	bf00      	nop
	}
	
	/*  */
	dcom[us_pt] = uc_goStep;
 800f3e2:	8abb      	ldrh	r3, [r7, #20]
 800f3e4:	4910      	ldr	r1, [pc, #64]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f3e6:	7dfa      	ldrb	r2, [r7, #23]
 800f3e8:	54ca      	strb	r2, [r1, r3]
	dcom[++us_pt] = STOP;
 800f3ea:	8abb      	ldrh	r3, [r7, #20]
 800f3ec:	3301      	adds	r3, #1
 800f3ee:	82bb      	strh	r3, [r7, #20]
 800f3f0:	8abb      	ldrh	r3, [r7, #20]
 800f3f2:	4a0d      	ldr	r2, [pc, #52]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f3f4:	2100      	movs	r1, #0
 800f3f6:	54d1      	strb	r1, [r2, r3]
	dcom[++us_pt] = CEND;
 800f3f8:	8abb      	ldrh	r3, [r7, #20]
 800f3fa:	3301      	adds	r3, #1
 800f3fc:	82bb      	strh	r3, [r7, #20]
 800f3fe:	8abb      	ldrh	r3, [r7, #20]
 800f400:	4a09      	ldr	r2, [pc, #36]	; (800f428 <MAP_makeCmdList+0x4a8>)
 800f402:	21fa      	movs	r1, #250	; 0xfa
 800f404:	54d1      	strb	r1, [r2, r3]
	us_totalCmd = us_pt+1;			// 
 800f406:	8abb      	ldrh	r3, [r7, #20]
 800f408:	3301      	adds	r3, #1
 800f40a:	b29a      	uxth	r2, r3
 800f40c:	4b07      	ldr	r3, [pc, #28]	; (800f42c <MAP_makeCmdList+0x4ac>)
 800f40e:	801a      	strh	r2, [r3, #0]


	/*  */
	*en_endDir = en_staDir;
 800f410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f412:	797a      	ldrb	r2, [r7, #5]
 800f414:	701a      	strb	r2, [r3, #0]
}
 800f416:	bf00      	nop
 800f418:	3718      	adds	r7, #24
 800f41a:	46bd      	mov	sp, r7
 800f41c:	bc90      	pop	{r4, r7}
 800f41e:	4770      	bx	lr
 800f420:	20000854 	.word	0x20000854
 800f424:	20000c78 	.word	0x20000c78
 800f428:	2000b284 	.word	0x2000b284
 800f42c:	2000e340 	.word	0x2000e340

0800f430 <MAP_makeSuraCmdList>:

void MAP_makeSuraCmdList( void )
{
 800f430:	b480      	push	{r7}
 800f432:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
 800f436:	b083      	sub	sp, #12
 800f438:	af00      	add	r7, sp, #0
	uint16_t dcom_temp[4096];			// 
	uint16_t i=0,j=0;					// roop
 800f43a:	2300      	movs	r3, #0
 800f43c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f440:	f102 0206 	add.w	r2, r2, #6
 800f444:	8013      	strh	r3, [r2, #0]
 800f446:	2300      	movs	r3, #0
 800f448:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f44c:	f102 0204 	add.w	r2, r2, #4
 800f450:	8013      	strh	r3, [r2, #0]
	
	/*  */
	for( i=0; i<us_totalCmd; i++ ){
 800f452:	2300      	movs	r3, #0
 800f454:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f458:	f102 0206 	add.w	r2, r2, #6
 800f45c:	8013      	strh	r3, [r2, #0]
 800f45e:	e01d      	b.n	800f49c <MAP_makeSuraCmdList+0x6c>
		dcom_temp[i] = dcom[i];
 800f460:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f464:	f103 0306 	add.w	r3, r3, #6
 800f468:	881b      	ldrh	r3, [r3, #0]
 800f46a:	4aac      	ldr	r2, [pc, #688]	; (800f71c <MAP_makeSuraCmdList+0x2ec>)
 800f46c:	5cd2      	ldrb	r2, [r2, r3]
 800f46e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f472:	f103 0306 	add.w	r3, r3, #6
 800f476:	881b      	ldrh	r3, [r3, #0]
 800f478:	b292      	uxth	r2, r2
 800f47a:	f107 0108 	add.w	r1, r7, #8
 800f47e:	005b      	lsls	r3, r3, #1
 800f480:	440b      	add	r3, r1
 800f482:	f823 2c04 	strh.w	r2, [r3, #-4]
	for( i=0; i<us_totalCmd; i++ ){
 800f486:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f48a:	f103 0306 	add.w	r3, r3, #6
 800f48e:	881b      	ldrh	r3, [r3, #0]
 800f490:	3301      	adds	r3, #1
 800f492:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f496:	f102 0206 	add.w	r2, r2, #6
 800f49a:	8013      	strh	r3, [r2, #0]
 800f49c:	4ba0      	ldr	r3, [pc, #640]	; (800f720 <MAP_makeSuraCmdList+0x2f0>)
 800f49e:	881b      	ldrh	r3, [r3, #0]
 800f4a0:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f4a4:	f102 0206 	add.w	r2, r2, #6
 800f4a8:	8812      	ldrh	r2, [r2, #0]
 800f4aa:	429a      	cmp	r2, r3
 800f4ac:	d3d8      	bcc.n	800f460 <MAP_makeSuraCmdList+0x30>
	}

	i = 0;
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f4b4:	f102 0206 	add.w	r2, r2, #6
 800f4b8:	8013      	strh	r3, [r2, #0]

	/*  */
	while(1)
	{
		if( dcom_temp[i] == R90 ){		// 90
 800f4ba:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f4be:	f103 0306 	add.w	r3, r3, #6
 800f4c2:	881b      	ldrh	r3, [r3, #0]
 800f4c4:	f107 0208 	add.w	r2, r7, #8
 800f4c8:	005b      	lsls	r3, r3, #1
 800f4ca:	4413      	add	r3, r2
 800f4cc:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 800f4d0:	2b48      	cmp	r3, #72	; 0x48
 800f4d2:	d140      	bne.n	800f556 <MAP_makeSuraCmdList+0x126>
			dcom_temp[i-1] -= 1;		// 1
 800f4d4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f4d8:	f103 0306 	add.w	r3, r3, #6
 800f4dc:	881b      	ldrh	r3, [r3, #0]
 800f4de:	3b01      	subs	r3, #1
 800f4e0:	f107 0208 	add.w	r2, r7, #8
 800f4e4:	005b      	lsls	r3, r3, #1
 800f4e6:	4413      	add	r3, r2
 800f4e8:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 800f4ec:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f4f0:	f103 0306 	add.w	r3, r3, #6
 800f4f4:	881b      	ldrh	r3, [r3, #0]
 800f4f6:	3b01      	subs	r3, #1
 800f4f8:	3a01      	subs	r2, #1
 800f4fa:	b292      	uxth	r2, r2
 800f4fc:	f107 0108 	add.w	r1, r7, #8
 800f500:	005b      	lsls	r3, r3, #1
 800f502:	440b      	add	r3, r1
 800f504:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i+1] -= 1;		// 1
 800f508:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f50c:	f103 0306 	add.w	r3, r3, #6
 800f510:	881b      	ldrh	r3, [r3, #0]
 800f512:	3301      	adds	r3, #1
 800f514:	f107 0208 	add.w	r2, r7, #8
 800f518:	005b      	lsls	r3, r3, #1
 800f51a:	4413      	add	r3, r2
 800f51c:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 800f520:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f524:	f103 0306 	add.w	r3, r3, #6
 800f528:	881b      	ldrh	r3, [r3, #0]
 800f52a:	3301      	adds	r3, #1
 800f52c:	3a01      	subs	r2, #1
 800f52e:	b292      	uxth	r2, r2
 800f530:	f107 0108 	add.w	r1, r7, #8
 800f534:	005b      	lsls	r3, r3, #1
 800f536:	440b      	add	r3, r1
 800f538:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i] = R90S;		// 90
 800f53c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f540:	f103 0306 	add.w	r3, r3, #6
 800f544:	881b      	ldrh	r3, [r3, #0]
 800f546:	f107 0208 	add.w	r2, r7, #8
 800f54a:	005b      	lsls	r3, r3, #1
 800f54c:	4413      	add	r3, r2
 800f54e:	224c      	movs	r2, #76	; 0x4c
 800f550:	f823 2c04 	strh.w	r2, [r3, #-4]
 800f554:	e05a      	b.n	800f60c <MAP_makeSuraCmdList+0x1dc>
		}
		else if( dcom_temp[i] == L90 ){	// 90
 800f556:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f55a:	f103 0306 	add.w	r3, r3, #6
 800f55e:	881b      	ldrh	r3, [r3, #0]
 800f560:	f107 0208 	add.w	r2, r7, #8
 800f564:	005b      	lsls	r3, r3, #1
 800f566:	4413      	add	r3, r2
 800f568:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 800f56c:	2b49      	cmp	r3, #73	; 0x49
 800f56e:	d140      	bne.n	800f5f2 <MAP_makeSuraCmdList+0x1c2>
			dcom_temp[i-1] -= 1;		// 1
 800f570:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f574:	f103 0306 	add.w	r3, r3, #6
 800f578:	881b      	ldrh	r3, [r3, #0]
 800f57a:	3b01      	subs	r3, #1
 800f57c:	f107 0208 	add.w	r2, r7, #8
 800f580:	005b      	lsls	r3, r3, #1
 800f582:	4413      	add	r3, r2
 800f584:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 800f588:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f58c:	f103 0306 	add.w	r3, r3, #6
 800f590:	881b      	ldrh	r3, [r3, #0]
 800f592:	3b01      	subs	r3, #1
 800f594:	3a01      	subs	r2, #1
 800f596:	b292      	uxth	r2, r2
 800f598:	f107 0108 	add.w	r1, r7, #8
 800f59c:	005b      	lsls	r3, r3, #1
 800f59e:	440b      	add	r3, r1
 800f5a0:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i+1] -= 1;		// 1
 800f5a4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f5a8:	f103 0306 	add.w	r3, r3, #6
 800f5ac:	881b      	ldrh	r3, [r3, #0]
 800f5ae:	3301      	adds	r3, #1
 800f5b0:	f107 0208 	add.w	r2, r7, #8
 800f5b4:	005b      	lsls	r3, r3, #1
 800f5b6:	4413      	add	r3, r2
 800f5b8:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 800f5bc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f5c0:	f103 0306 	add.w	r3, r3, #6
 800f5c4:	881b      	ldrh	r3, [r3, #0]
 800f5c6:	3301      	adds	r3, #1
 800f5c8:	3a01      	subs	r2, #1
 800f5ca:	b292      	uxth	r2, r2
 800f5cc:	f107 0108 	add.w	r1, r7, #8
 800f5d0:	005b      	lsls	r3, r3, #1
 800f5d2:	440b      	add	r3, r1
 800f5d4:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i] = L90S;		// 90
 800f5d8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f5dc:	f103 0306 	add.w	r3, r3, #6
 800f5e0:	881b      	ldrh	r3, [r3, #0]
 800f5e2:	f107 0208 	add.w	r2, r7, #8
 800f5e6:	005b      	lsls	r3, r3, #1
 800f5e8:	4413      	add	r3, r2
 800f5ea:	224d      	movs	r2, #77	; 0x4d
 800f5ec:	f823 2c04 	strh.w	r2, [r3, #-4]
 800f5f0:	e00c      	b.n	800f60c <MAP_makeSuraCmdList+0x1dc>
		}
		else{
			if( dcom_temp[i] == CEND ){
 800f5f2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f5f6:	f103 0306 	add.w	r3, r3, #6
 800f5fa:	881b      	ldrh	r3, [r3, #0]
 800f5fc:	f107 0208 	add.w	r2, r7, #8
 800f600:	005b      	lsls	r3, r3, #1
 800f602:	4413      	add	r3, r2
 800f604:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 800f608:	2bfa      	cmp	r3, #250	; 0xfa
 800f60a:	d00b      	beq.n	800f624 <MAP_makeSuraCmdList+0x1f4>
				break;
			}
		}
		i++;
 800f60c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f610:	f103 0306 	add.w	r3, r3, #6
 800f614:	881b      	ldrh	r3, [r3, #0]
 800f616:	3301      	adds	r3, #1
 800f618:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f61c:	f102 0206 	add.w	r2, r2, #6
 800f620:	8013      	strh	r3, [r2, #0]
		if( dcom_temp[i] == R90 ){		// 90
 800f622:	e74a      	b.n	800f4ba <MAP_makeSuraCmdList+0x8a>
				break;
 800f624:	bf00      	nop
	}

	i = j = 0;
 800f626:	2300      	movs	r3, #0
 800f628:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f62c:	f102 0204 	add.w	r2, r2, #4
 800f630:	8013      	strh	r3, [r2, #0]
 800f632:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f636:	f103 0304 	add.w	r3, r3, #4
 800f63a:	881b      	ldrh	r3, [r3, #0]
 800f63c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f640:	f102 0206 	add.w	r2, r2, #6
 800f644:	8013      	strh	r3, [r2, #0]

	/*  */
	while(1)
	{
		if( dcom_temp[i+1] == CEND ){
 800f646:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f64a:	f103 0306 	add.w	r3, r3, #6
 800f64e:	881b      	ldrh	r3, [r3, #0]
 800f650:	3301      	adds	r3, #1
 800f652:	f107 0208 	add.w	r2, r7, #8
 800f656:	005b      	lsls	r3, r3, #1
 800f658:	4413      	add	r3, r2
 800f65a:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 800f65e:	2bfa      	cmp	r3, #250	; 0xfa
 800f660:	d111      	bne.n	800f686 <MAP_makeSuraCmdList+0x256>
			scom[j] = STOP;
 800f662:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f666:	f103 0304 	add.w	r3, r3, #4
 800f66a:	881b      	ldrh	r3, [r3, #0]
 800f66c:	4a2d      	ldr	r2, [pc, #180]	; (800f724 <MAP_makeSuraCmdList+0x2f4>)
 800f66e:	2100      	movs	r1, #0
 800f670:	54d1      	strb	r1, [r2, r3]
			scom[j+1] = CEND;
 800f672:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f676:	f103 0304 	add.w	r3, r3, #4
 800f67a:	881b      	ldrh	r3, [r3, #0]
 800f67c:	3301      	adds	r3, #1
 800f67e:	4a29      	ldr	r2, [pc, #164]	; (800f724 <MAP_makeSuraCmdList+0x2f4>)
 800f680:	21fa      	movs	r1, #250	; 0xfa
 800f682:	54d1      	strb	r1, [r2, r3]
			break;
 800f684:	e041      	b.n	800f70a <MAP_makeSuraCmdList+0x2da>
		}
		else
		{
			/*  */
			if( dcom_temp[i] == 0 ){
 800f686:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f68a:	f103 0306 	add.w	r3, r3, #6
 800f68e:	881b      	ldrh	r3, [r3, #0]
 800f690:	f107 0208 	add.w	r2, r7, #8
 800f694:	005b      	lsls	r3, r3, #1
 800f696:	4413      	add	r3, r2
 800f698:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d10a      	bne.n	800f6b6 <MAP_makeSuraCmdList+0x286>
				i++;
 800f6a0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f6a4:	f103 0306 	add.w	r3, r3, #6
 800f6a8:	881b      	ldrh	r3, [r3, #0]
 800f6aa:	3301      	adds	r3, #1
 800f6ac:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f6b0:	f102 0206 	add.w	r2, r2, #6
 800f6b4:	8013      	strh	r3, [r2, #0]
			}
			
			scom[j] = dcom_temp[i];
 800f6b6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f6ba:	f103 0306 	add.w	r3, r3, #6
 800f6be:	881b      	ldrh	r3, [r3, #0]
 800f6c0:	f107 0208 	add.w	r2, r7, #8
 800f6c4:	005b      	lsls	r3, r3, #1
 800f6c6:	4413      	add	r3, r2
 800f6c8:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 800f6cc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f6d0:	f103 0304 	add.w	r3, r3, #4
 800f6d4:	881b      	ldrh	r3, [r3, #0]
 800f6d6:	b2d1      	uxtb	r1, r2
 800f6d8:	4a12      	ldr	r2, [pc, #72]	; (800f724 <MAP_makeSuraCmdList+0x2f4>)
 800f6da:	54d1      	strb	r1, [r2, r3]
			
			i++;
 800f6dc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f6e0:	f103 0306 	add.w	r3, r3, #6
 800f6e4:	881b      	ldrh	r3, [r3, #0]
 800f6e6:	3301      	adds	r3, #1
 800f6e8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f6ec:	f102 0206 	add.w	r2, r2, #6
 800f6f0:	8013      	strh	r3, [r2, #0]
			j++;
 800f6f2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f6f6:	f103 0304 	add.w	r3, r3, #4
 800f6fa:	881b      	ldrh	r3, [r3, #0]
 800f6fc:	3301      	adds	r3, #1
 800f6fe:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f702:	f102 0204 	add.w	r2, r2, #4
 800f706:	8013      	strh	r3, [r2, #0]
		if( dcom_temp[i+1] == CEND ){
 800f708:	e79d      	b.n	800f646 <MAP_makeSuraCmdList+0x216>
		}
	}
}
 800f70a:	bf00      	nop
 800f70c:	f507 5700 	add.w	r7, r7, #8192	; 0x2000
 800f710:	370c      	adds	r7, #12
 800f712:	46bd      	mov	sp, r7
 800f714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f718:	4770      	bx	lr
 800f71a:	bf00      	nop
 800f71c:	2000b284 	.word	0x2000b284
 800f720:	2000e340 	.word	0x2000e340
 800f724:	2000c28c 	.word	0x2000c28c

0800f728 <MAP_makeSkewCmdList>:

void MAP_makeSkewCmdList( void )
{
 800f728:	b480      	push	{r7}
 800f72a:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
 800f72e:	b087      	sub	sp, #28
 800f730:	af00      	add	r7, sp, #0
	uint16_t	scom_temp[4096];			// 
	uint16_t	i;							// roop
	uint16_t	c1, c2, c3, c4;				// 
	uint16_t	x;
	uint16_t	ct_n=0, ct_st=0;
 800f732:	2300      	movs	r3, #0
 800f734:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f738:	f102 0212 	add.w	r2, r2, #18
 800f73c:	8013      	strh	r3, [r2, #0]
 800f73e:	2300      	movs	r3, #0
 800f740:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f744:	f102 0210 	add.w	r2, r2, #16
 800f748:	8013      	strh	r3, [r2, #0]
	uint16_t	flag = 3;					//	  0:1:  2:S135N  N135S  3:
 800f74a:	2303      	movs	r3, #3
 800f74c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f750:	f102 020e 	add.w	r2, r2, #14
 800f754:	8013      	strh	r3, [r2, #0]
	
	/*  */
	for( i=0; i<us_totalCmd; i++ )
 800f756:	2300      	movs	r3, #0
 800f758:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f75c:	f102 0216 	add.w	r2, r2, #22
 800f760:	8013      	strh	r3, [r2, #0]
 800f762:	e01d      	b.n	800f7a0 <MAP_makeSkewCmdList+0x78>
	{
		scom_temp[i] = scom[i];
 800f764:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f768:	f103 0316 	add.w	r3, r3, #22
 800f76c:	881b      	ldrh	r3, [r3, #0]
 800f76e:	4acb      	ldr	r2, [pc, #812]	; (800fa9c <MAP_makeSkewCmdList+0x374>)
 800f770:	5cd2      	ldrb	r2, [r2, r3]
 800f772:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f776:	f103 0316 	add.w	r3, r3, #22
 800f77a:	881b      	ldrh	r3, [r3, #0]
 800f77c:	b292      	uxth	r2, r2
 800f77e:	f107 0118 	add.w	r1, r7, #24
 800f782:	005b      	lsls	r3, r3, #1
 800f784:	440b      	add	r3, r1
 800f786:	f823 2c14 	strh.w	r2, [r3, #-20]
	for( i=0; i<us_totalCmd; i++ )
 800f78a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f78e:	f103 0316 	add.w	r3, r3, #22
 800f792:	881b      	ldrh	r3, [r3, #0]
 800f794:	3301      	adds	r3, #1
 800f796:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f79a:	f102 0216 	add.w	r2, r2, #22
 800f79e:	8013      	strh	r3, [r2, #0]
 800f7a0:	4bbf      	ldr	r3, [pc, #764]	; (800faa0 <MAP_makeSkewCmdList+0x378>)
 800f7a2:	881b      	ldrh	r3, [r3, #0]
 800f7a4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f7a8:	f102 0216 	add.w	r2, r2, #22
 800f7ac:	8812      	ldrh	r2, [r2, #0]
 800f7ae:	429a      	cmp	r2, r3
 800f7b0:	d3d8      	bcc.n	800f764 <MAP_makeSkewCmdList+0x3c>
	}

	i=0;
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f7b8:	f102 0216 	add.w	r2, r2, #22
 800f7bc:	8013      	strh	r3, [r2, #0]

	/*  */
	while(1)
	{
		c1 = scom_temp[ct_st];
 800f7be:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f7c2:	f103 0310 	add.w	r3, r3, #16
 800f7c6:	881b      	ldrh	r3, [r3, #0]
 800f7c8:	f107 0218 	add.w	r2, r7, #24
 800f7cc:	005b      	lsls	r3, r3, #1
 800f7ce:	4413      	add	r3, r2
 800f7d0:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800f7d4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f7d8:	f102 020c 	add.w	r2, r2, #12
 800f7dc:	8013      	strh	r3, [r2, #0]
		c2 = scom_temp[ct_st+1];
 800f7de:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f7e2:	f103 0310 	add.w	r3, r3, #16
 800f7e6:	881b      	ldrh	r3, [r3, #0]
 800f7e8:	3301      	adds	r3, #1
 800f7ea:	f107 0218 	add.w	r2, r7, #24
 800f7ee:	005b      	lsls	r3, r3, #1
 800f7f0:	4413      	add	r3, r2
 800f7f2:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800f7f6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f7fa:	f102 020a 	add.w	r2, r2, #10
 800f7fe:	8013      	strh	r3, [r2, #0]
		c3 = scom_temp[ct_st+2];
 800f800:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f804:	f103 0310 	add.w	r3, r3, #16
 800f808:	881b      	ldrh	r3, [r3, #0]
 800f80a:	3302      	adds	r3, #2
 800f80c:	f107 0218 	add.w	r2, r7, #24
 800f810:	005b      	lsls	r3, r3, #1
 800f812:	4413      	add	r3, r2
 800f814:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800f818:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f81c:	f102 0208 	add.w	r2, r2, #8
 800f820:	8013      	strh	r3, [r2, #0]
		c4 = scom_temp[ct_st+3];
 800f822:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f826:	f103 0310 	add.w	r3, r3, #16
 800f82a:	881b      	ldrh	r3, [r3, #0]
 800f82c:	3303      	adds	r3, #3
 800f82e:	f107 0218 	add.w	r2, r7, #24
 800f832:	005b      	lsls	r3, r3, #1
 800f834:	4413      	add	r3, r2
 800f836:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800f83a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f83e:	f102 0206 	add.w	r2, r2, #6
 800f842:	8013      	strh	r3, [r2, #0]

		//	  45  
		if( (c1<=GO32) && (c2==R90S) && (c3==L90S) )
 800f844:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f848:	f103 030c 	add.w	r3, r3, #12
 800f84c:	881b      	ldrh	r3, [r3, #0]
 800f84e:	2b20      	cmp	r3, #32
 800f850:	f200 808d 	bhi.w	800f96e <MAP_makeSkewCmdList+0x246>
 800f854:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f858:	f103 030a 	add.w	r3, r3, #10
 800f85c:	881b      	ldrh	r3, [r3, #0]
 800f85e:	2b4c      	cmp	r3, #76	; 0x4c
 800f860:	f040 8085 	bne.w	800f96e <MAP_makeSkewCmdList+0x246>
 800f864:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f868:	f103 0308 	add.w	r3, r3, #8
 800f86c:	881b      	ldrh	r3, [r3, #0]
 800f86e:	2b4d      	cmp	r3, #77	; 0x4d
 800f870:	d17d      	bne.n	800f96e <MAP_makeSkewCmdList+0x246>
		{
			if((ct_st == 0) && (c1-1 == 0)){
 800f872:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f876:	f103 0310 	add.w	r3, r3, #16
 800f87a:	881b      	ldrh	r3, [r3, #0]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d131      	bne.n	800f8e4 <MAP_makeSkewCmdList+0x1bc>
 800f880:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f884:	f103 030c 	add.w	r3, r3, #12
 800f888:	881b      	ldrh	r3, [r3, #0]
 800f88a:	2b01      	cmp	r3, #1
 800f88c:	d12a      	bne.n	800f8e4 <MAP_makeSkewCmdList+0x1bc>
				tcom[ ct_n ] = scom_temp[ct_st];
 800f88e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f892:	f103 0310 	add.w	r3, r3, #16
 800f896:	881b      	ldrh	r3, [r3, #0]
 800f898:	f107 0218 	add.w	r2, r7, #24
 800f89c:	005b      	lsls	r3, r3, #1
 800f89e:	4413      	add	r3, r2
 800f8a0:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800f8a4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f8a8:	f103 0312 	add.w	r3, r3, #18
 800f8ac:	881b      	ldrh	r3, [r3, #0]
 800f8ae:	b2d1      	uxtb	r1, r2
 800f8b0:	4a7c      	ldr	r2, [pc, #496]	; (800faa4 <MAP_makeSkewCmdList+0x37c>)
 800f8b2:	54d1      	strb	r1, [r2, r3]
				ct_st ++;
 800f8b4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f8b8:	f103 0310 	add.w	r3, r3, #16
 800f8bc:	881b      	ldrh	r3, [r3, #0]
 800f8be:	3301      	adds	r3, #1
 800f8c0:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f8c4:	f102 0210 	add.w	r2, r2, #16
 800f8c8:	8013      	strh	r3, [r2, #0]
				ct_n ++;
 800f8ca:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f8ce:	f103 0312 	add.w	r3, r3, #18
 800f8d2:	881b      	ldrh	r3, [r3, #0]
 800f8d4:	3301      	adds	r3, #1
 800f8d6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f8da:	f102 0212 	add.w	r2, r2, #18
 800f8de:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800f8e0:	f000 becb 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
			}
			else{
				if( c1-1 != 0 ) tcom[ ct_n++ ] = c1 - 1;		//	
 800f8e4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f8e8:	f103 030c 	add.w	r3, r3, #12
 800f8ec:	881b      	ldrh	r3, [r3, #0]
 800f8ee:	2b01      	cmp	r3, #1
 800f8f0:	d015      	beq.n	800f91e <MAP_makeSkewCmdList+0x1f6>
 800f8f2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f8f6:	f103 030c 	add.w	r3, r3, #12
 800f8fa:	881b      	ldrh	r3, [r3, #0]
 800f8fc:	b2da      	uxtb	r2, r3
 800f8fe:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f902:	f103 0312 	add.w	r3, r3, #18
 800f906:	881b      	ldrh	r3, [r3, #0]
 800f908:	1c59      	adds	r1, r3, #1
 800f90a:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800f90e:	f100 0012 	add.w	r0, r0, #18
 800f912:	8001      	strh	r1, [r0, #0]
 800f914:	4619      	mov	r1, r3
 800f916:	1e53      	subs	r3, r2, #1
 800f918:	b2da      	uxtb	r2, r3
 800f91a:	4b62      	ldr	r3, [pc, #392]	; (800faa4 <MAP_makeSkewCmdList+0x37c>)
 800f91c:	545a      	strb	r2, [r3, r1]
				tcom[ ct_n++ ] = RS45N;
 800f91e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f922:	f103 0312 	add.w	r3, r3, #18
 800f926:	881b      	ldrh	r3, [r3, #0]
 800f928:	1c5a      	adds	r2, r3, #1
 800f92a:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800f92e:	f101 0112 	add.w	r1, r1, #18
 800f932:	800a      	strh	r2, [r1, #0]
 800f934:	461a      	mov	r2, r3
 800f936:	4b5b      	ldr	r3, [pc, #364]	; (800faa4 <MAP_makeSkewCmdList+0x37c>)
 800f938:	2199      	movs	r1, #153	; 0x99
 800f93a:	5499      	strb	r1, [r3, r2]
				ct_st ++;
 800f93c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f940:	f103 0310 	add.w	r3, r3, #16
 800f944:	881b      	ldrh	r3, [r3, #0]
 800f946:	3301      	adds	r3, #1
 800f948:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f94c:	f102 0210 	add.w	r2, r2, #16
 800f950:	8013      	strh	r3, [r2, #0]

				x = (uint16_t)(NGO1 - 1);		//	
 800f952:	2351      	movs	r3, #81	; 0x51
 800f954:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f958:	f102 0214 	add.w	r2, r2, #20
 800f95c:	8013      	strh	r3, [r2, #0]
				flag = 0;
 800f95e:	2300      	movs	r3, #0
 800f960:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f964:	f102 020e 	add.w	r2, r2, #14
 800f968:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800f96a:	f000 be86 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
			}
		}
		//	  45  
		else if( (c1<=GO32) && (c2==L90S) && (c3==R90S) )
 800f96e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f972:	f103 030c 	add.w	r3, r3, #12
 800f976:	881b      	ldrh	r3, [r3, #0]
 800f978:	2b20      	cmp	r3, #32
 800f97a:	f200 8095 	bhi.w	800faa8 <MAP_makeSkewCmdList+0x380>
 800f97e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f982:	f103 030a 	add.w	r3, r3, #10
 800f986:	881b      	ldrh	r3, [r3, #0]
 800f988:	2b4d      	cmp	r3, #77	; 0x4d
 800f98a:	f040 808d 	bne.w	800faa8 <MAP_makeSkewCmdList+0x380>
 800f98e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f992:	f103 0308 	add.w	r3, r3, #8
 800f996:	881b      	ldrh	r3, [r3, #0]
 800f998:	2b4c      	cmp	r3, #76	; 0x4c
 800f99a:	f040 8085 	bne.w	800faa8 <MAP_makeSkewCmdList+0x380>
		{
			if((ct_st == 0) && (c1-1 == 0)){
 800f99e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f9a2:	f103 0310 	add.w	r3, r3, #16
 800f9a6:	881b      	ldrh	r3, [r3, #0]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d131      	bne.n	800fa10 <MAP_makeSkewCmdList+0x2e8>
 800f9ac:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f9b0:	f103 030c 	add.w	r3, r3, #12
 800f9b4:	881b      	ldrh	r3, [r3, #0]
 800f9b6:	2b01      	cmp	r3, #1
 800f9b8:	d12a      	bne.n	800fa10 <MAP_makeSkewCmdList+0x2e8>
				tcom[ ct_n ] = scom_temp[ct_st];
 800f9ba:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f9be:	f103 0310 	add.w	r3, r3, #16
 800f9c2:	881b      	ldrh	r3, [r3, #0]
 800f9c4:	f107 0218 	add.w	r2, r7, #24
 800f9c8:	005b      	lsls	r3, r3, #1
 800f9ca:	4413      	add	r3, r2
 800f9cc:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800f9d0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f9d4:	f103 0312 	add.w	r3, r3, #18
 800f9d8:	881b      	ldrh	r3, [r3, #0]
 800f9da:	b2d1      	uxtb	r1, r2
 800f9dc:	4a31      	ldr	r2, [pc, #196]	; (800faa4 <MAP_makeSkewCmdList+0x37c>)
 800f9de:	54d1      	strb	r1, [r2, r3]
				ct_st ++;
 800f9e0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f9e4:	f103 0310 	add.w	r3, r3, #16
 800f9e8:	881b      	ldrh	r3, [r3, #0]
 800f9ea:	3301      	adds	r3, #1
 800f9ec:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800f9f0:	f102 0210 	add.w	r2, r2, #16
 800f9f4:	8013      	strh	r3, [r2, #0]
				ct_n ++;
 800f9f6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800f9fa:	f103 0312 	add.w	r3, r3, #18
 800f9fe:	881b      	ldrh	r3, [r3, #0]
 800fa00:	3301      	adds	r3, #1
 800fa02:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fa06:	f102 0212 	add.w	r2, r2, #18
 800fa0a:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800fa0c:	f000 be35 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
			}
			else{
				if( c1-1 != 0 ) tcom[ ct_n++ ] = c1 - 1;		//	
 800fa10:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fa14:	f103 030c 	add.w	r3, r3, #12
 800fa18:	881b      	ldrh	r3, [r3, #0]
 800fa1a:	2b01      	cmp	r3, #1
 800fa1c:	d015      	beq.n	800fa4a <MAP_makeSkewCmdList+0x322>
 800fa1e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fa22:	f103 030c 	add.w	r3, r3, #12
 800fa26:	881b      	ldrh	r3, [r3, #0]
 800fa28:	b2da      	uxtb	r2, r3
 800fa2a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fa2e:	f103 0312 	add.w	r3, r3, #18
 800fa32:	881b      	ldrh	r3, [r3, #0]
 800fa34:	1c59      	adds	r1, r3, #1
 800fa36:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800fa3a:	f100 0012 	add.w	r0, r0, #18
 800fa3e:	8001      	strh	r1, [r0, #0]
 800fa40:	4619      	mov	r1, r3
 800fa42:	1e53      	subs	r3, r2, #1
 800fa44:	b2da      	uxtb	r2, r3
 800fa46:	4b17      	ldr	r3, [pc, #92]	; (800faa4 <MAP_makeSkewCmdList+0x37c>)
 800fa48:	545a      	strb	r2, [r3, r1]
				tcom[ ct_n++ ] = LS45N;
 800fa4a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fa4e:	f103 0312 	add.w	r3, r3, #18
 800fa52:	881b      	ldrh	r3, [r3, #0]
 800fa54:	1c5a      	adds	r2, r3, #1
 800fa56:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fa5a:	f101 0112 	add.w	r1, r1, #18
 800fa5e:	800a      	strh	r2, [r1, #0]
 800fa60:	461a      	mov	r2, r3
 800fa62:	4b10      	ldr	r3, [pc, #64]	; (800faa4 <MAP_makeSkewCmdList+0x37c>)
 800fa64:	219a      	movs	r1, #154	; 0x9a
 800fa66:	5499      	strb	r1, [r3, r2]
				ct_st ++;
 800fa68:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fa6c:	f103 0310 	add.w	r3, r3, #16
 800fa70:	881b      	ldrh	r3, [r3, #0]
 800fa72:	3301      	adds	r3, #1
 800fa74:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fa78:	f102 0210 	add.w	r2, r2, #16
 800fa7c:	8013      	strh	r3, [r2, #0]

				x = (uint16_t)(NGO1 - 1);		//	
 800fa7e:	2351      	movs	r3, #81	; 0x51
 800fa80:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fa84:	f102 0214 	add.w	r2, r2, #20
 800fa88:	8013      	strh	r3, [r2, #0]
				flag = 0;
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fa90:	f102 020e 	add.w	r2, r2, #14
 800fa94:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800fa96:	f000 bdf0 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
 800fa9a:	bf00      	nop
 800fa9c:	2000c28c 	.word	0x2000c28c
 800faa0:	2000e340 	.word	0x2000e340
 800faa4:	2000d2c8 	.word	0x2000d2c8
			}
		}

		//	  90  
		else if( (c1<=GO32) && (c2==R90S) && (c3<=GO32) )
 800faa8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800faac:	f103 030c 	add.w	r3, r3, #12
 800fab0:	881b      	ldrh	r3, [r3, #0]
 800fab2:	2b20      	cmp	r3, #32
 800fab4:	d843      	bhi.n	800fb3e <MAP_makeSkewCmdList+0x416>
 800fab6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800faba:	f103 030a 	add.w	r3, r3, #10
 800fabe:	881b      	ldrh	r3, [r3, #0]
 800fac0:	2b4c      	cmp	r3, #76	; 0x4c
 800fac2:	d13c      	bne.n	800fb3e <MAP_makeSkewCmdList+0x416>
 800fac4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fac8:	f103 0308 	add.w	r3, r3, #8
 800facc:	881b      	ldrh	r3, [r3, #0]
 800face:	2b20      	cmp	r3, #32
 800fad0:	d835      	bhi.n	800fb3e <MAP_makeSkewCmdList+0x416>
		{
			tcom[ ct_n++ ] = c1;
 800fad2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fad6:	f103 0312 	add.w	r3, r3, #18
 800fada:	881b      	ldrh	r3, [r3, #0]
 800fadc:	1c5a      	adds	r2, r3, #1
 800fade:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fae2:	f101 0112 	add.w	r1, r1, #18
 800fae6:	800a      	strh	r2, [r1, #0]
 800fae8:	461a      	mov	r2, r3
 800faea:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800faee:	f103 030c 	add.w	r3, r3, #12
 800faf2:	881b      	ldrh	r3, [r3, #0]
 800faf4:	b2d9      	uxtb	r1, r3
 800faf6:	4bc0      	ldr	r3, [pc, #768]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800faf8:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 800fafa:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fafe:	f103 0312 	add.w	r3, r3, #18
 800fb02:	881b      	ldrh	r3, [r3, #0]
 800fb04:	1c5a      	adds	r2, r3, #1
 800fb06:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fb0a:	f101 0112 	add.w	r1, r1, #18
 800fb0e:	800a      	strh	r2, [r1, #0]
 800fb10:	461a      	mov	r2, r3
 800fb12:	4bb9      	ldr	r3, [pc, #740]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fb14:	214c      	movs	r1, #76	; 0x4c
 800fb16:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800fb18:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fb1c:	f103 0310 	add.w	r3, r3, #16
 800fb20:	881b      	ldrh	r3, [r3, #0]
 800fb22:	3302      	adds	r3, #2
 800fb24:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fb28:	f102 0210 	add.w	r2, r2, #16
 800fb2c:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 800fb2e:	2303      	movs	r3, #3
 800fb30:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fb34:	f102 020e 	add.w	r2, r2, #14
 800fb38:	8013      	strh	r3, [r2, #0]
 800fb3a:	f000 bd9e 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  90  
		else if( (c1<=GO32) && (c2==L90S) && (c3<=GO32) )
 800fb3e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fb42:	f103 030c 	add.w	r3, r3, #12
 800fb46:	881b      	ldrh	r3, [r3, #0]
 800fb48:	2b20      	cmp	r3, #32
 800fb4a:	d843      	bhi.n	800fbd4 <MAP_makeSkewCmdList+0x4ac>
 800fb4c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fb50:	f103 030a 	add.w	r3, r3, #10
 800fb54:	881b      	ldrh	r3, [r3, #0]
 800fb56:	2b4d      	cmp	r3, #77	; 0x4d
 800fb58:	d13c      	bne.n	800fbd4 <MAP_makeSkewCmdList+0x4ac>
 800fb5a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fb5e:	f103 0308 	add.w	r3, r3, #8
 800fb62:	881b      	ldrh	r3, [r3, #0]
 800fb64:	2b20      	cmp	r3, #32
 800fb66:	d835      	bhi.n	800fbd4 <MAP_makeSkewCmdList+0x4ac>
		{
			tcom[ ct_n++ ] = c1;
 800fb68:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fb6c:	f103 0312 	add.w	r3, r3, #18
 800fb70:	881b      	ldrh	r3, [r3, #0]
 800fb72:	1c5a      	adds	r2, r3, #1
 800fb74:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fb78:	f101 0112 	add.w	r1, r1, #18
 800fb7c:	800a      	strh	r2, [r1, #0]
 800fb7e:	461a      	mov	r2, r3
 800fb80:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fb84:	f103 030c 	add.w	r3, r3, #12
 800fb88:	881b      	ldrh	r3, [r3, #0]
 800fb8a:	b2d9      	uxtb	r1, r3
 800fb8c:	4b9a      	ldr	r3, [pc, #616]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fb8e:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 800fb90:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fb94:	f103 0312 	add.w	r3, r3, #18
 800fb98:	881b      	ldrh	r3, [r3, #0]
 800fb9a:	1c5a      	adds	r2, r3, #1
 800fb9c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fba0:	f101 0112 	add.w	r1, r1, #18
 800fba4:	800a      	strh	r2, [r1, #0]
 800fba6:	461a      	mov	r2, r3
 800fba8:	4b93      	ldr	r3, [pc, #588]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fbaa:	214d      	movs	r1, #77	; 0x4d
 800fbac:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800fbae:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fbb2:	f103 0310 	add.w	r3, r3, #16
 800fbb6:	881b      	ldrh	r3, [r3, #0]
 800fbb8:	3302      	adds	r3, #2
 800fbba:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fbbe:	f102 0210 	add.w	r2, r2, #16
 800fbc2:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 800fbc4:	2303      	movs	r3, #3
 800fbc6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fbca:	f102 020e 	add.w	r2, r2, #14
 800fbce:	8013      	strh	r3, [r2, #0]
 800fbd0:	f000 bd53 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  135  
		else if( (c1<=GO32) && (c2==R90S) && (c3==R90S) && (c4==L90S) )
 800fbd4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fbd8:	f103 030c 	add.w	r3, r3, #12
 800fbdc:	881b      	ldrh	r3, [r3, #0]
 800fbde:	2b20      	cmp	r3, #32
 800fbe0:	d850      	bhi.n	800fc84 <MAP_makeSkewCmdList+0x55c>
 800fbe2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fbe6:	f103 030a 	add.w	r3, r3, #10
 800fbea:	881b      	ldrh	r3, [r3, #0]
 800fbec:	2b4c      	cmp	r3, #76	; 0x4c
 800fbee:	d149      	bne.n	800fc84 <MAP_makeSkewCmdList+0x55c>
 800fbf0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fbf4:	f103 0308 	add.w	r3, r3, #8
 800fbf8:	881b      	ldrh	r3, [r3, #0]
 800fbfa:	2b4c      	cmp	r3, #76	; 0x4c
 800fbfc:	d142      	bne.n	800fc84 <MAP_makeSkewCmdList+0x55c>
 800fbfe:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fc02:	f103 0306 	add.w	r3, r3, #6
 800fc06:	881b      	ldrh	r3, [r3, #0]
 800fc08:	2b4d      	cmp	r3, #77	; 0x4d
 800fc0a:	d13b      	bne.n	800fc84 <MAP_makeSkewCmdList+0x55c>
		{
			tcom[ ct_n++ ] = c1;
 800fc0c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fc10:	f103 0312 	add.w	r3, r3, #18
 800fc14:	881b      	ldrh	r3, [r3, #0]
 800fc16:	1c5a      	adds	r2, r3, #1
 800fc18:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fc1c:	f101 0112 	add.w	r1, r1, #18
 800fc20:	800a      	strh	r2, [r1, #0]
 800fc22:	461a      	mov	r2, r3
 800fc24:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fc28:	f103 030c 	add.w	r3, r3, #12
 800fc2c:	881b      	ldrh	r3, [r3, #0]
 800fc2e:	b2d9      	uxtb	r1, r3
 800fc30:	4b71      	ldr	r3, [pc, #452]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fc32:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RS135N;
 800fc34:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fc38:	f103 0312 	add.w	r3, r3, #18
 800fc3c:	881b      	ldrh	r3, [r3, #0]
 800fc3e:	1c5a      	adds	r2, r3, #1
 800fc40:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fc44:	f101 0112 	add.w	r1, r1, #18
 800fc48:	800a      	strh	r2, [r1, #0]
 800fc4a:	461a      	mov	r2, r3
 800fc4c:	4b6a      	ldr	r3, [pc, #424]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fc4e:	219b      	movs	r1, #155	; 0x9b
 800fc50:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800fc52:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fc56:	f103 0310 	add.w	r3, r3, #16
 800fc5a:	881b      	ldrh	r3, [r3, #0]
 800fc5c:	3302      	adds	r3, #2
 800fc5e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fc62:	f102 0210 	add.w	r2, r2, #16
 800fc66:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 800fc68:	2351      	movs	r3, #81	; 0x51
 800fc6a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fc6e:	f102 0214 	add.w	r2, r2, #20
 800fc72:	8013      	strh	r3, [r2, #0]
			flag = 2;
 800fc74:	2302      	movs	r3, #2
 800fc76:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fc7a:	f102 020e 	add.w	r2, r2, #14
 800fc7e:	8013      	strh	r3, [r2, #0]
 800fc80:	f000 bcfb 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  135  
		else if( (c1<=GO32) && (c2==L90S) && (c3==L90S) && (c4==R90S) )
 800fc84:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fc88:	f103 030c 	add.w	r3, r3, #12
 800fc8c:	881b      	ldrh	r3, [r3, #0]
 800fc8e:	2b20      	cmp	r3, #32
 800fc90:	d850      	bhi.n	800fd34 <MAP_makeSkewCmdList+0x60c>
 800fc92:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fc96:	f103 030a 	add.w	r3, r3, #10
 800fc9a:	881b      	ldrh	r3, [r3, #0]
 800fc9c:	2b4d      	cmp	r3, #77	; 0x4d
 800fc9e:	d149      	bne.n	800fd34 <MAP_makeSkewCmdList+0x60c>
 800fca0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fca4:	f103 0308 	add.w	r3, r3, #8
 800fca8:	881b      	ldrh	r3, [r3, #0]
 800fcaa:	2b4d      	cmp	r3, #77	; 0x4d
 800fcac:	d142      	bne.n	800fd34 <MAP_makeSkewCmdList+0x60c>
 800fcae:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fcb2:	f103 0306 	add.w	r3, r3, #6
 800fcb6:	881b      	ldrh	r3, [r3, #0]
 800fcb8:	2b4c      	cmp	r3, #76	; 0x4c
 800fcba:	d13b      	bne.n	800fd34 <MAP_makeSkewCmdList+0x60c>
		{
			tcom[ ct_n++ ] = c1;
 800fcbc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fcc0:	f103 0312 	add.w	r3, r3, #18
 800fcc4:	881b      	ldrh	r3, [r3, #0]
 800fcc6:	1c5a      	adds	r2, r3, #1
 800fcc8:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fccc:	f101 0112 	add.w	r1, r1, #18
 800fcd0:	800a      	strh	r2, [r1, #0]
 800fcd2:	461a      	mov	r2, r3
 800fcd4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fcd8:	f103 030c 	add.w	r3, r3, #12
 800fcdc:	881b      	ldrh	r3, [r3, #0]
 800fcde:	b2d9      	uxtb	r1, r3
 800fce0:	4b45      	ldr	r3, [pc, #276]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fce2:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LS135N;
 800fce4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fce8:	f103 0312 	add.w	r3, r3, #18
 800fcec:	881b      	ldrh	r3, [r3, #0]
 800fcee:	1c5a      	adds	r2, r3, #1
 800fcf0:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fcf4:	f101 0112 	add.w	r1, r1, #18
 800fcf8:	800a      	strh	r2, [r1, #0]
 800fcfa:	461a      	mov	r2, r3
 800fcfc:	4b3e      	ldr	r3, [pc, #248]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fcfe:	219c      	movs	r1, #156	; 0x9c
 800fd00:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800fd02:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd06:	f103 0310 	add.w	r3, r3, #16
 800fd0a:	881b      	ldrh	r3, [r3, #0]
 800fd0c:	3302      	adds	r3, #2
 800fd0e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fd12:	f102 0210 	add.w	r2, r2, #16
 800fd16:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 800fd18:	2351      	movs	r3, #81	; 0x51
 800fd1a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fd1e:	f102 0214 	add.w	r2, r2, #20
 800fd22:	8013      	strh	r3, [r2, #0]
			flag = 2;
 800fd24:	2302      	movs	r3, #2
 800fd26:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fd2a:	f102 020e 	add.w	r2, r2, #14
 800fd2e:	8013      	strh	r3, [r2, #0]
 800fd30:	f000 bca3 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
		}

		//	  180  
		else if( (c1<=GO32) && (c2==R90S) && (c3==R90S) && (c4<=GO32) )
 800fd34:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd38:	f103 030c 	add.w	r3, r3, #12
 800fd3c:	881b      	ldrh	r3, [r3, #0]
 800fd3e:	2b20      	cmp	r3, #32
 800fd40:	d85c      	bhi.n	800fdfc <MAP_makeSkewCmdList+0x6d4>
 800fd42:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd46:	f103 030a 	add.w	r3, r3, #10
 800fd4a:	881b      	ldrh	r3, [r3, #0]
 800fd4c:	2b4c      	cmp	r3, #76	; 0x4c
 800fd4e:	d155      	bne.n	800fdfc <MAP_makeSkewCmdList+0x6d4>
 800fd50:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd54:	f103 0308 	add.w	r3, r3, #8
 800fd58:	881b      	ldrh	r3, [r3, #0]
 800fd5a:	2b4c      	cmp	r3, #76	; 0x4c
 800fd5c:	d14e      	bne.n	800fdfc <MAP_makeSkewCmdList+0x6d4>
 800fd5e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd62:	f103 0306 	add.w	r3, r3, #6
 800fd66:	881b      	ldrh	r3, [r3, #0]
 800fd68:	2b20      	cmp	r3, #32
 800fd6a:	d847      	bhi.n	800fdfc <MAP_makeSkewCmdList+0x6d4>
		{
			tcom[ ct_n++ ] = c1;
 800fd6c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd70:	f103 0312 	add.w	r3, r3, #18
 800fd74:	881b      	ldrh	r3, [r3, #0]
 800fd76:	1c5a      	adds	r2, r3, #1
 800fd78:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fd7c:	f101 0112 	add.w	r1, r1, #18
 800fd80:	800a      	strh	r2, [r1, #0]
 800fd82:	461a      	mov	r2, r3
 800fd84:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd88:	f103 030c 	add.w	r3, r3, #12
 800fd8c:	881b      	ldrh	r3, [r3, #0]
 800fd8e:	b2d9      	uxtb	r1, r3
 800fd90:	4b19      	ldr	r3, [pc, #100]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fd92:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 800fd94:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fd98:	f103 0312 	add.w	r3, r3, #18
 800fd9c:	881b      	ldrh	r3, [r3, #0]
 800fd9e:	1c5a      	adds	r2, r3, #1
 800fda0:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fda4:	f101 0112 	add.w	r1, r1, #18
 800fda8:	800a      	strh	r2, [r1, #0]
 800fdaa:	461a      	mov	r2, r3
 800fdac:	4b12      	ldr	r3, [pc, #72]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fdae:	214c      	movs	r1, #76	; 0x4c
 800fdb0:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 800fdb2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fdb6:	f103 0312 	add.w	r3, r3, #18
 800fdba:	881b      	ldrh	r3, [r3, #0]
 800fdbc:	1c5a      	adds	r2, r3, #1
 800fdbe:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fdc2:	f101 0112 	add.w	r1, r1, #18
 800fdc6:	800a      	strh	r2, [r1, #0]
 800fdc8:	461a      	mov	r2, r3
 800fdca:	4b0b      	ldr	r3, [pc, #44]	; (800fdf8 <MAP_makeSkewCmdList+0x6d0>)
 800fdcc:	214c      	movs	r1, #76	; 0x4c
 800fdce:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 800fdd0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fdd4:	f103 0310 	add.w	r3, r3, #16
 800fdd8:	881b      	ldrh	r3, [r3, #0]
 800fdda:	3303      	adds	r3, #3
 800fddc:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fde0:	f102 0210 	add.w	r2, r2, #16
 800fde4:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 800fde6:	2303      	movs	r3, #3
 800fde8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fdec:	f102 020e 	add.w	r2, r2, #14
 800fdf0:	8013      	strh	r3, [r2, #0]
 800fdf2:	f000 bc42 	b.w	801067a <MAP_makeSkewCmdList+0xf52>
 800fdf6:	bf00      	nop
 800fdf8:	2000d2c8 	.word	0x2000d2c8
		}
		//	  180  
		else if( (c1<=GO32) && (c2==L90S) && (c2==L90S) && (c4<=GO32) )
 800fdfc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe00:	f103 030c 	add.w	r3, r3, #12
 800fe04:	881b      	ldrh	r3, [r3, #0]
 800fe06:	2b20      	cmp	r3, #32
 800fe08:	d858      	bhi.n	800febc <MAP_makeSkewCmdList+0x794>
 800fe0a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe0e:	f103 030a 	add.w	r3, r3, #10
 800fe12:	881b      	ldrh	r3, [r3, #0]
 800fe14:	2b4d      	cmp	r3, #77	; 0x4d
 800fe16:	d151      	bne.n	800febc <MAP_makeSkewCmdList+0x794>
 800fe18:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe1c:	f103 030a 	add.w	r3, r3, #10
 800fe20:	881b      	ldrh	r3, [r3, #0]
 800fe22:	2b4d      	cmp	r3, #77	; 0x4d
 800fe24:	d14a      	bne.n	800febc <MAP_makeSkewCmdList+0x794>
 800fe26:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe2a:	f103 0306 	add.w	r3, r3, #6
 800fe2e:	881b      	ldrh	r3, [r3, #0]
 800fe30:	2b20      	cmp	r3, #32
 800fe32:	d843      	bhi.n	800febc <MAP_makeSkewCmdList+0x794>
		{
			tcom[ ct_n++ ] = c1;
 800fe34:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe38:	f103 0312 	add.w	r3, r3, #18
 800fe3c:	881b      	ldrh	r3, [r3, #0]
 800fe3e:	1c5a      	adds	r2, r3, #1
 800fe40:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fe44:	f101 0112 	add.w	r1, r1, #18
 800fe48:	800a      	strh	r2, [r1, #0]
 800fe4a:	461a      	mov	r2, r3
 800fe4c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe50:	f103 030c 	add.w	r3, r3, #12
 800fe54:	881b      	ldrh	r3, [r3, #0]
 800fe56:	b2d9      	uxtb	r1, r3
 800fe58:	4baa      	ldr	r3, [pc, #680]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 800fe5a:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 800fe5c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe60:	f103 0312 	add.w	r3, r3, #18
 800fe64:	881b      	ldrh	r3, [r3, #0]
 800fe66:	1c5a      	adds	r2, r3, #1
 800fe68:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fe6c:	f101 0112 	add.w	r1, r1, #18
 800fe70:	800a      	strh	r2, [r1, #0]
 800fe72:	461a      	mov	r2, r3
 800fe74:	4ba3      	ldr	r3, [pc, #652]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 800fe76:	214d      	movs	r1, #77	; 0x4d
 800fe78:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 800fe7a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe7e:	f103 0312 	add.w	r3, r3, #18
 800fe82:	881b      	ldrh	r3, [r3, #0]
 800fe84:	1c5a      	adds	r2, r3, #1
 800fe86:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fe8a:	f101 0112 	add.w	r1, r1, #18
 800fe8e:	800a      	strh	r2, [r1, #0]
 800fe90:	461a      	mov	r2, r3
 800fe92:	4b9c      	ldr	r3, [pc, #624]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 800fe94:	214d      	movs	r1, #77	; 0x4d
 800fe96:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 800fe98:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fe9c:	f103 0310 	add.w	r3, r3, #16
 800fea0:	881b      	ldrh	r3, [r3, #0]
 800fea2:	3303      	adds	r3, #3
 800fea4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800fea8:	f102 0210 	add.w	r2, r2, #16
 800feac:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 800feae:	2303      	movs	r3, #3
 800feb0:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800feb4:	f102 020e 	add.w	r2, r2, #14
 800feb8:	8013      	strh	r3, [r2, #0]
 800feba:	e3de      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}

		//	  45  
		else if( (c1==R90S) && (c2<=GO32)  && (flag != 3 ) )
 800febc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fec0:	f103 030c 	add.w	r3, r3, #12
 800fec4:	881b      	ldrh	r3, [r3, #0]
 800fec6:	2b4c      	cmp	r3, #76	; 0x4c
 800fec8:	d15c      	bne.n	800ff84 <MAP_makeSkewCmdList+0x85c>
 800feca:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fece:	f103 030a 	add.w	r3, r3, #10
 800fed2:	881b      	ldrh	r3, [r3, #0]
 800fed4:	2b20      	cmp	r3, #32
 800fed6:	d855      	bhi.n	800ff84 <MAP_makeSkewCmdList+0x85c>
 800fed8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fedc:	f103 030e 	add.w	r3, r3, #14
 800fee0:	881b      	ldrh	r3, [r3, #0]
 800fee2:	2b03      	cmp	r3, #3
 800fee4:	d04e      	beq.n	800ff84 <MAP_makeSkewCmdList+0x85c>
		{
			if( flag==1 ) tcom[ ct_n++ ] = x;
 800fee6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800feea:	f103 030e 	add.w	r3, r3, #14
 800feee:	881b      	ldrh	r3, [r3, #0]
 800fef0:	2b01      	cmp	r3, #1
 800fef2:	d113      	bne.n	800ff1c <MAP_makeSkewCmdList+0x7f4>
 800fef4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800fef8:	f103 0312 	add.w	r3, r3, #18
 800fefc:	881b      	ldrh	r3, [r3, #0]
 800fefe:	1c5a      	adds	r2, r3, #1
 800ff00:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800ff04:	f101 0112 	add.w	r1, r1, #18
 800ff08:	800a      	strh	r2, [r1, #0]
 800ff0a:	461a      	mov	r2, r3
 800ff0c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ff10:	f103 0314 	add.w	r3, r3, #20
 800ff14:	881b      	ldrh	r3, [r3, #0]
 800ff16:	b2d9      	uxtb	r1, r3
 800ff18:	4b7a      	ldr	r3, [pc, #488]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 800ff1a:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN45S;
 800ff1c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ff20:	f103 0312 	add.w	r3, r3, #18
 800ff24:	881b      	ldrh	r3, [r3, #0]
 800ff26:	1c5a      	adds	r2, r3, #1
 800ff28:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800ff2c:	f101 0112 	add.w	r1, r1, #18
 800ff30:	800a      	strh	r2, [r1, #0]
 800ff32:	461a      	mov	r2, r3
 800ff34:	4b73      	ldr	r3, [pc, #460]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 800ff36:	219d      	movs	r1, #157	; 0x9d
 800ff38:	5499      	strb	r1, [r3, r2]
			scom_temp[ct_st+1] = c2 - 1;		//	1
 800ff3a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ff3e:	f103 0310 	add.w	r3, r3, #16
 800ff42:	881b      	ldrh	r3, [r3, #0]
 800ff44:	3301      	adds	r3, #1
 800ff46:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ff4a:	f102 020a 	add.w	r2, r2, #10
 800ff4e:	8812      	ldrh	r2, [r2, #0]
 800ff50:	3a01      	subs	r2, #1
 800ff52:	b292      	uxth	r2, r2
 800ff54:	f107 0118 	add.w	r1, r7, #24
 800ff58:	005b      	lsls	r3, r3, #1
 800ff5a:	440b      	add	r3, r1
 800ff5c:	f823 2c14 	strh.w	r2, [r3, #-20]
			ct_st ++;
 800ff60:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ff64:	f103 0310 	add.w	r3, r3, #16
 800ff68:	881b      	ldrh	r3, [r3, #0]
 800ff6a:	3301      	adds	r3, #1
 800ff6c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ff70:	f102 0210 	add.w	r2, r2, #16
 800ff74:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 800ff76:	2303      	movs	r3, #3
 800ff78:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ff7c:	f102 020e 	add.w	r2, r2, #14
 800ff80:	8013      	strh	r3, [r2, #0]
 800ff82:	e37a      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  45  
		else if( (c1==L90S) && (c2<=GO32)  && (flag != 3 ) )
 800ff84:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ff88:	f103 030c 	add.w	r3, r3, #12
 800ff8c:	881b      	ldrh	r3, [r3, #0]
 800ff8e:	2b4d      	cmp	r3, #77	; 0x4d
 800ff90:	d15c      	bne.n	801004c <MAP_makeSkewCmdList+0x924>
 800ff92:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ff96:	f103 030a 	add.w	r3, r3, #10
 800ff9a:	881b      	ldrh	r3, [r3, #0]
 800ff9c:	2b20      	cmp	r3, #32
 800ff9e:	d855      	bhi.n	801004c <MAP_makeSkewCmdList+0x924>
 800ffa0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ffa4:	f103 030e 	add.w	r3, r3, #14
 800ffa8:	881b      	ldrh	r3, [r3, #0]
 800ffaa:	2b03      	cmp	r3, #3
 800ffac:	d04e      	beq.n	801004c <MAP_makeSkewCmdList+0x924>
		{
			if( flag==1 ) tcom[ ct_n++ ] = x;
 800ffae:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ffb2:	f103 030e 	add.w	r3, r3, #14
 800ffb6:	881b      	ldrh	r3, [r3, #0]
 800ffb8:	2b01      	cmp	r3, #1
 800ffba:	d113      	bne.n	800ffe4 <MAP_makeSkewCmdList+0x8bc>
 800ffbc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ffc0:	f103 0312 	add.w	r3, r3, #18
 800ffc4:	881b      	ldrh	r3, [r3, #0]
 800ffc6:	1c5a      	adds	r2, r3, #1
 800ffc8:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800ffcc:	f101 0112 	add.w	r1, r1, #18
 800ffd0:	800a      	strh	r2, [r1, #0]
 800ffd2:	461a      	mov	r2, r3
 800ffd4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ffd8:	f103 0314 	add.w	r3, r3, #20
 800ffdc:	881b      	ldrh	r3, [r3, #0]
 800ffde:	b2d9      	uxtb	r1, r3
 800ffe0:	4b48      	ldr	r3, [pc, #288]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 800ffe2:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN45S;
 800ffe4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ffe8:	f103 0312 	add.w	r3, r3, #18
 800ffec:	881b      	ldrh	r3, [r3, #0]
 800ffee:	1c5a      	adds	r2, r3, #1
 800fff0:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800fff4:	f101 0112 	add.w	r1, r1, #18
 800fff8:	800a      	strh	r2, [r1, #0]
 800fffa:	461a      	mov	r2, r3
 800fffc:	4b41      	ldr	r3, [pc, #260]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 800fffe:	219e      	movs	r1, #158	; 0x9e
 8010000:	5499      	strb	r1, [r3, r2]
			scom_temp[ct_st+1] = c2 - 1;		//	1
 8010002:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010006:	f103 0310 	add.w	r3, r3, #16
 801000a:	881b      	ldrh	r3, [r3, #0]
 801000c:	3301      	adds	r3, #1
 801000e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010012:	f102 020a 	add.w	r2, r2, #10
 8010016:	8812      	ldrh	r2, [r2, #0]
 8010018:	3a01      	subs	r2, #1
 801001a:	b292      	uxth	r2, r2
 801001c:	f107 0118 	add.w	r1, r7, #24
 8010020:	005b      	lsls	r3, r3, #1
 8010022:	440b      	add	r3, r1
 8010024:	f823 2c14 	strh.w	r2, [r3, #-20]
			ct_st ++;
 8010028:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801002c:	f103 0310 	add.w	r3, r3, #16
 8010030:	881b      	ldrh	r3, [r3, #0]
 8010032:	3301      	adds	r3, #1
 8010034:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010038:	f102 0210 	add.w	r2, r2, #16
 801003c:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 801003e:	2303      	movs	r3, #3
 8010040:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010044:	f102 020e 	add.w	r2, r2, #14
 8010048:	8013      	strh	r3, [r2, #0]
 801004a:	e316      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  90  
		else if( (c1==L90S) && (c2==R90S) && (c3==R90S) && (c4==L90S)  && (flag != 3 ) )
 801004c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010050:	f103 030c 	add.w	r3, r3, #12
 8010054:	881b      	ldrh	r3, [r3, #0]
 8010056:	2b4d      	cmp	r3, #77	; 0x4d
 8010058:	f040 8093 	bne.w	8010182 <MAP_makeSkewCmdList+0xa5a>
 801005c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010060:	f103 030a 	add.w	r3, r3, #10
 8010064:	881b      	ldrh	r3, [r3, #0]
 8010066:	2b4c      	cmp	r3, #76	; 0x4c
 8010068:	f040 808b 	bne.w	8010182 <MAP_makeSkewCmdList+0xa5a>
 801006c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010070:	f103 0308 	add.w	r3, r3, #8
 8010074:	881b      	ldrh	r3, [r3, #0]
 8010076:	2b4c      	cmp	r3, #76	; 0x4c
 8010078:	f040 8083 	bne.w	8010182 <MAP_makeSkewCmdList+0xa5a>
 801007c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010080:	f103 0306 	add.w	r3, r3, #6
 8010084:	881b      	ldrh	r3, [r3, #0]
 8010086:	2b4d      	cmp	r3, #77	; 0x4d
 8010088:	d17b      	bne.n	8010182 <MAP_makeSkewCmdList+0xa5a>
 801008a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801008e:	f103 030e 	add.w	r3, r3, #14
 8010092:	881b      	ldrh	r3, [r3, #0]
 8010094:	2b03      	cmp	r3, #3
 8010096:	d074      	beq.n	8010182 <MAP_makeSkewCmdList+0xa5a>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NRN90N
 8010098:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801009c:	f103 030e 	add.w	r3, r3, #14
 80100a0:	881b      	ldrh	r3, [r3, #0]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d10f      	bne.n	80100c6 <MAP_makeSkewCmdList+0x99e>
 80100a6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80100aa:	f103 0312 	add.w	r3, r3, #18
 80100ae:	881b      	ldrh	r3, [r3, #0]
 80100b0:	1c5a      	adds	r2, r3, #1
 80100b2:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 80100b6:	f101 0112 	add.w	r1, r1, #18
 80100ba:	800a      	strh	r2, [r1, #0]
 80100bc:	461a      	mov	r2, r3
 80100be:	4b11      	ldr	r3, [pc, #68]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 80100c0:	2152      	movs	r1, #82	; 0x52
 80100c2:	5499      	strb	r1, [r3, r2]
 80100c4:	e036      	b.n	8010134 <MAP_makeSkewCmdList+0xa0c>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 80100c6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80100ca:	f103 030e 	add.w	r3, r3, #14
 80100ce:	881b      	ldrh	r3, [r3, #0]
 80100d0:	2b01      	cmp	r3, #1
 80100d2:	d119      	bne.n	8010108 <MAP_makeSkewCmdList+0x9e0>
 80100d4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80100d8:	f103 0314 	add.w	r3, r3, #20
 80100dc:	881b      	ldrh	r3, [r3, #0]
 80100de:	b2da      	uxtb	r2, r3
 80100e0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80100e4:	f103 0312 	add.w	r3, r3, #18
 80100e8:	881b      	ldrh	r3, [r3, #0]
 80100ea:	1c59      	adds	r1, r3, #1
 80100ec:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 80100f0:	f100 0012 	add.w	r0, r0, #18
 80100f4:	8001      	strh	r1, [r0, #0]
 80100f6:	4619      	mov	r1, r3
 80100f8:	1c53      	adds	r3, r2, #1
 80100fa:	b2da      	uxtb	r2, r3
 80100fc:	4b01      	ldr	r3, [pc, #4]	; (8010104 <MAP_makeSkewCmdList+0x9dc>)
 80100fe:	545a      	strb	r2, [r3, r1]
 8010100:	e018      	b.n	8010134 <MAP_makeSkewCmdList+0xa0c>
 8010102:	bf00      	nop
 8010104:	2000d2c8 	.word	0x2000d2c8
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 8010108:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801010c:	f103 030e 	add.w	r3, r3, #14
 8010110:	881b      	ldrh	r3, [r3, #0]
 8010112:	2b02      	cmp	r3, #2
 8010114:	d10e      	bne.n	8010134 <MAP_makeSkewCmdList+0xa0c>
 8010116:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801011a:	f103 0312 	add.w	r3, r3, #18
 801011e:	881b      	ldrh	r3, [r3, #0]
 8010120:	1c5a      	adds	r2, r3, #1
 8010122:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 8010126:	f101 0112 	add.w	r1, r1, #18
 801012a:	800a      	strh	r2, [r1, #0]
 801012c:	461a      	mov	r2, r3
 801012e:	4ba9      	ldr	r3, [pc, #676]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 8010130:	2152      	movs	r1, #82	; 0x52
 8010132:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN90N;
 8010134:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010138:	f103 0312 	add.w	r3, r3, #18
 801013c:	881b      	ldrh	r3, [r3, #0]
 801013e:	1c5a      	adds	r2, r3, #1
 8010140:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 8010144:	f101 0112 	add.w	r1, r1, #18
 8010148:	800a      	strh	r2, [r1, #0]
 801014a:	461a      	mov	r2, r3
 801014c:	4ba1      	ldr	r3, [pc, #644]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 801014e:	21a1      	movs	r1, #161	; 0xa1
 8010150:	5499      	strb	r1, [r3, r2]
			ct_st +=2;
 8010152:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010156:	f103 0310 	add.w	r3, r3, #16
 801015a:	881b      	ldrh	r3, [r3, #0]
 801015c:	3302      	adds	r3, #2
 801015e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010162:	f102 0210 	add.w	r2, r2, #16
 8010166:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 8010168:	2351      	movs	r3, #81	; 0x51
 801016a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 801016e:	f102 0214 	add.w	r2, r2, #20
 8010172:	8013      	strh	r3, [r2, #0]
			flag = 1;
 8010174:	2301      	movs	r3, #1
 8010176:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 801017a:	f102 020e 	add.w	r2, r2, #14
 801017e:	8013      	strh	r3, [r2, #0]
 8010180:	e27b      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  90  
		else if( (c1==R90S) && (c2==L90S) && (c3==L90S) && (c4==R90S)  && (flag != 3 ) )
 8010182:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010186:	f103 030c 	add.w	r3, r3, #12
 801018a:	881b      	ldrh	r3, [r3, #0]
 801018c:	2b4c      	cmp	r3, #76	; 0x4c
 801018e:	f040 808f 	bne.w	80102b0 <MAP_makeSkewCmdList+0xb88>
 8010192:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010196:	f103 030a 	add.w	r3, r3, #10
 801019a:	881b      	ldrh	r3, [r3, #0]
 801019c:	2b4d      	cmp	r3, #77	; 0x4d
 801019e:	f040 8087 	bne.w	80102b0 <MAP_makeSkewCmdList+0xb88>
 80101a2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80101a6:	f103 0308 	add.w	r3, r3, #8
 80101aa:	881b      	ldrh	r3, [r3, #0]
 80101ac:	2b4d      	cmp	r3, #77	; 0x4d
 80101ae:	d17f      	bne.n	80102b0 <MAP_makeSkewCmdList+0xb88>
 80101b0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80101b4:	f103 0306 	add.w	r3, r3, #6
 80101b8:	881b      	ldrh	r3, [r3, #0]
 80101ba:	2b4c      	cmp	r3, #76	; 0x4c
 80101bc:	d178      	bne.n	80102b0 <MAP_makeSkewCmdList+0xb88>
 80101be:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80101c2:	f103 030e 	add.w	r3, r3, #14
 80101c6:	881b      	ldrh	r3, [r3, #0]
 80101c8:	2b03      	cmp	r3, #3
 80101ca:	d071      	beq.n	80102b0 <MAP_makeSkewCmdList+0xb88>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 80101cc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80101d0:	f103 030e 	add.w	r3, r3, #14
 80101d4:	881b      	ldrh	r3, [r3, #0]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d10f      	bne.n	80101fa <MAP_makeSkewCmdList+0xad2>
 80101da:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80101de:	f103 0312 	add.w	r3, r3, #18
 80101e2:	881b      	ldrh	r3, [r3, #0]
 80101e4:	1c5a      	adds	r2, r3, #1
 80101e6:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 80101ea:	f101 0112 	add.w	r1, r1, #18
 80101ee:	800a      	strh	r2, [r1, #0]
 80101f0:	461a      	mov	r2, r3
 80101f2:	4b78      	ldr	r3, [pc, #480]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 80101f4:	2152      	movs	r1, #82	; 0x52
 80101f6:	5499      	strb	r1, [r3, r2]
 80101f8:	e033      	b.n	8010262 <MAP_makeSkewCmdList+0xb3a>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 80101fa:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80101fe:	f103 030e 	add.w	r3, r3, #14
 8010202:	881b      	ldrh	r3, [r3, #0]
 8010204:	2b01      	cmp	r3, #1
 8010206:	d116      	bne.n	8010236 <MAP_makeSkewCmdList+0xb0e>
 8010208:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801020c:	f103 0314 	add.w	r3, r3, #20
 8010210:	881b      	ldrh	r3, [r3, #0]
 8010212:	b2da      	uxtb	r2, r3
 8010214:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010218:	f103 0312 	add.w	r3, r3, #18
 801021c:	881b      	ldrh	r3, [r3, #0]
 801021e:	1c59      	adds	r1, r3, #1
 8010220:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 8010224:	f100 0012 	add.w	r0, r0, #18
 8010228:	8001      	strh	r1, [r0, #0]
 801022a:	4619      	mov	r1, r3
 801022c:	1c53      	adds	r3, r2, #1
 801022e:	b2da      	uxtb	r2, r3
 8010230:	4b68      	ldr	r3, [pc, #416]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 8010232:	545a      	strb	r2, [r3, r1]
 8010234:	e015      	b.n	8010262 <MAP_makeSkewCmdList+0xb3a>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 8010236:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801023a:	f103 030e 	add.w	r3, r3, #14
 801023e:	881b      	ldrh	r3, [r3, #0]
 8010240:	2b02      	cmp	r3, #2
 8010242:	d10e      	bne.n	8010262 <MAP_makeSkewCmdList+0xb3a>
 8010244:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010248:	f103 0312 	add.w	r3, r3, #18
 801024c:	881b      	ldrh	r3, [r3, #0]
 801024e:	1c5a      	adds	r2, r3, #1
 8010250:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 8010254:	f101 0112 	add.w	r1, r1, #18
 8010258:	800a      	strh	r2, [r1, #0]
 801025a:	461a      	mov	r2, r3
 801025c:	4b5d      	ldr	r3, [pc, #372]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 801025e:	2152      	movs	r1, #82	; 0x52
 8010260:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN90N;
 8010262:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010266:	f103 0312 	add.w	r3, r3, #18
 801026a:	881b      	ldrh	r3, [r3, #0]
 801026c:	1c5a      	adds	r2, r3, #1
 801026e:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 8010272:	f101 0112 	add.w	r1, r1, #18
 8010276:	800a      	strh	r2, [r1, #0]
 8010278:	461a      	mov	r2, r3
 801027a:	4b56      	ldr	r3, [pc, #344]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 801027c:	21a2      	movs	r1, #162	; 0xa2
 801027e:	5499      	strb	r1, [r3, r2]
			ct_st +=2;
 8010280:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010284:	f103 0310 	add.w	r3, r3, #16
 8010288:	881b      	ldrh	r3, [r3, #0]
 801028a:	3302      	adds	r3, #2
 801028c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010290:	f102 0210 	add.w	r2, r2, #16
 8010294:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 8010296:	2351      	movs	r3, #81	; 0x51
 8010298:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 801029c:	f102 0214 	add.w	r2, r2, #20
 80102a0:	8013      	strh	r3, [r2, #0]
			flag = 1;
 80102a2:	2301      	movs	r3, #1
 80102a4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80102a8:	f102 020e 	add.w	r2, r2, #14
 80102ac:	8013      	strh	r3, [r2, #0]
 80102ae:	e1e4      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  135  
		else if( (c1==L90S) && (c2==R90S) && (c3==R90S) && (c4<=GO32)  && (flag != 3 ) )
 80102b0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80102b4:	f103 030c 	add.w	r3, r3, #12
 80102b8:	881b      	ldrh	r3, [r3, #0]
 80102ba:	2b4d      	cmp	r3, #77	; 0x4d
 80102bc:	f040 808c 	bne.w	80103d8 <MAP_makeSkewCmdList+0xcb0>
 80102c0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80102c4:	f103 030a 	add.w	r3, r3, #10
 80102c8:	881b      	ldrh	r3, [r3, #0]
 80102ca:	2b4c      	cmp	r3, #76	; 0x4c
 80102cc:	f040 8084 	bne.w	80103d8 <MAP_makeSkewCmdList+0xcb0>
 80102d0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80102d4:	f103 0308 	add.w	r3, r3, #8
 80102d8:	881b      	ldrh	r3, [r3, #0]
 80102da:	2b4c      	cmp	r3, #76	; 0x4c
 80102dc:	d17c      	bne.n	80103d8 <MAP_makeSkewCmdList+0xcb0>
 80102de:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80102e2:	f103 0306 	add.w	r3, r3, #6
 80102e6:	881b      	ldrh	r3, [r3, #0]
 80102e8:	2b20      	cmp	r3, #32
 80102ea:	d875      	bhi.n	80103d8 <MAP_makeSkewCmdList+0xcb0>
 80102ec:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80102f0:	f103 030e 	add.w	r3, r3, #14
 80102f4:	881b      	ldrh	r3, [r3, #0]
 80102f6:	2b03      	cmp	r3, #3
 80102f8:	d06e      	beq.n	80103d8 <MAP_makeSkewCmdList+0xcb0>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 80102fa:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80102fe:	f103 030e 	add.w	r3, r3, #14
 8010302:	881b      	ldrh	r3, [r3, #0]
 8010304:	2b00      	cmp	r3, #0
 8010306:	d10f      	bne.n	8010328 <MAP_makeSkewCmdList+0xc00>
 8010308:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801030c:	f103 0312 	add.w	r3, r3, #18
 8010310:	881b      	ldrh	r3, [r3, #0]
 8010312:	1c5a      	adds	r2, r3, #1
 8010314:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 8010318:	f101 0112 	add.w	r1, r1, #18
 801031c:	800a      	strh	r2, [r1, #0]
 801031e:	461a      	mov	r2, r3
 8010320:	4b2c      	ldr	r3, [pc, #176]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 8010322:	2152      	movs	r1, #82	; 0x52
 8010324:	5499      	strb	r1, [r3, r2]
 8010326:	e033      	b.n	8010390 <MAP_makeSkewCmdList+0xc68>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 8010328:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801032c:	f103 030e 	add.w	r3, r3, #14
 8010330:	881b      	ldrh	r3, [r3, #0]
 8010332:	2b01      	cmp	r3, #1
 8010334:	d116      	bne.n	8010364 <MAP_makeSkewCmdList+0xc3c>
 8010336:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801033a:	f103 0314 	add.w	r3, r3, #20
 801033e:	881b      	ldrh	r3, [r3, #0]
 8010340:	b2da      	uxtb	r2, r3
 8010342:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010346:	f103 0312 	add.w	r3, r3, #18
 801034a:	881b      	ldrh	r3, [r3, #0]
 801034c:	1c59      	adds	r1, r3, #1
 801034e:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 8010352:	f100 0012 	add.w	r0, r0, #18
 8010356:	8001      	strh	r1, [r0, #0]
 8010358:	4619      	mov	r1, r3
 801035a:	1c53      	adds	r3, r2, #1
 801035c:	b2da      	uxtb	r2, r3
 801035e:	4b1d      	ldr	r3, [pc, #116]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 8010360:	545a      	strb	r2, [r3, r1]
 8010362:	e015      	b.n	8010390 <MAP_makeSkewCmdList+0xc68>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 8010364:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010368:	f103 030e 	add.w	r3, r3, #14
 801036c:	881b      	ldrh	r3, [r3, #0]
 801036e:	2b02      	cmp	r3, #2
 8010370:	d10e      	bne.n	8010390 <MAP_makeSkewCmdList+0xc68>
 8010372:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010376:	f103 0312 	add.w	r3, r3, #18
 801037a:	881b      	ldrh	r3, [r3, #0]
 801037c:	1c5a      	adds	r2, r3, #1
 801037e:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 8010382:	f101 0112 	add.w	r1, r1, #18
 8010386:	800a      	strh	r2, [r1, #0]
 8010388:	461a      	mov	r2, r3
 801038a:	4b12      	ldr	r3, [pc, #72]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 801038c:	2152      	movs	r1, #82	; 0x52
 801038e:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN135S;
 8010390:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010394:	f103 0312 	add.w	r3, r3, #18
 8010398:	881b      	ldrh	r3, [r3, #0]
 801039a:	1c5a      	adds	r2, r3, #1
 801039c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 80103a0:	f101 0112 	add.w	r1, r1, #18
 80103a4:	800a      	strh	r2, [r1, #0]
 80103a6:	461a      	mov	r2, r3
 80103a8:	4b0a      	ldr	r3, [pc, #40]	; (80103d4 <MAP_makeSkewCmdList+0xcac>)
 80103aa:	219f      	movs	r1, #159	; 0x9f
 80103ac:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 80103ae:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80103b2:	f103 0310 	add.w	r3, r3, #16
 80103b6:	881b      	ldrh	r3, [r3, #0]
 80103b8:	3303      	adds	r3, #3
 80103ba:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80103be:	f102 0210 	add.w	r2, r2, #16
 80103c2:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 80103c4:	2303      	movs	r3, #3
 80103c6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80103ca:	f102 020e 	add.w	r2, r2, #14
 80103ce:	8013      	strh	r3, [r2, #0]
 80103d0:	e153      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
 80103d2:	bf00      	nop
 80103d4:	2000d2c8 	.word	0x2000d2c8
		}
		//	  135  
		else if( (c1==R90S) && (c2==L90S) && (c3==L90S) && (c4<=GO32)  && (flag != 3 ) )
 80103d8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80103dc:	f103 030c 	add.w	r3, r3, #12
 80103e0:	881b      	ldrh	r3, [r3, #0]
 80103e2:	2b4c      	cmp	r3, #76	; 0x4c
 80103e4:	f040 8089 	bne.w	80104fa <MAP_makeSkewCmdList+0xdd2>
 80103e8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80103ec:	f103 030a 	add.w	r3, r3, #10
 80103f0:	881b      	ldrh	r3, [r3, #0]
 80103f2:	2b4d      	cmp	r3, #77	; 0x4d
 80103f4:	f040 8081 	bne.w	80104fa <MAP_makeSkewCmdList+0xdd2>
 80103f8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80103fc:	f103 0308 	add.w	r3, r3, #8
 8010400:	881b      	ldrh	r3, [r3, #0]
 8010402:	2b4d      	cmp	r3, #77	; 0x4d
 8010404:	d179      	bne.n	80104fa <MAP_makeSkewCmdList+0xdd2>
 8010406:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801040a:	f103 0306 	add.w	r3, r3, #6
 801040e:	881b      	ldrh	r3, [r3, #0]
 8010410:	2b20      	cmp	r3, #32
 8010412:	d872      	bhi.n	80104fa <MAP_makeSkewCmdList+0xdd2>
 8010414:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010418:	f103 030e 	add.w	r3, r3, #14
 801041c:	881b      	ldrh	r3, [r3, #0]
 801041e:	2b03      	cmp	r3, #3
 8010420:	d06b      	beq.n	80104fa <MAP_makeSkewCmdList+0xdd2>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 8010422:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010426:	f103 030e 	add.w	r3, r3, #14
 801042a:	881b      	ldrh	r3, [r3, #0]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d10f      	bne.n	8010450 <MAP_makeSkewCmdList+0xd28>
 8010430:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010434:	f103 0312 	add.w	r3, r3, #18
 8010438:	881b      	ldrh	r3, [r3, #0]
 801043a:	1c5a      	adds	r2, r3, #1
 801043c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 8010440:	f101 0112 	add.w	r1, r1, #18
 8010444:	800a      	strh	r2, [r1, #0]
 8010446:	461a      	mov	r2, r3
 8010448:	4b91      	ldr	r3, [pc, #580]	; (8010690 <MAP_makeSkewCmdList+0xf68>)
 801044a:	2152      	movs	r1, #82	; 0x52
 801044c:	5499      	strb	r1, [r3, r2]
 801044e:	e033      	b.n	80104b8 <MAP_makeSkewCmdList+0xd90>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 8010450:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010454:	f103 030e 	add.w	r3, r3, #14
 8010458:	881b      	ldrh	r3, [r3, #0]
 801045a:	2b01      	cmp	r3, #1
 801045c:	d116      	bne.n	801048c <MAP_makeSkewCmdList+0xd64>
 801045e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010462:	f103 0314 	add.w	r3, r3, #20
 8010466:	881b      	ldrh	r3, [r3, #0]
 8010468:	b2da      	uxtb	r2, r3
 801046a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801046e:	f103 0312 	add.w	r3, r3, #18
 8010472:	881b      	ldrh	r3, [r3, #0]
 8010474:	1c59      	adds	r1, r3, #1
 8010476:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 801047a:	f100 0012 	add.w	r0, r0, #18
 801047e:	8001      	strh	r1, [r0, #0]
 8010480:	4619      	mov	r1, r3
 8010482:	1c53      	adds	r3, r2, #1
 8010484:	b2da      	uxtb	r2, r3
 8010486:	4b82      	ldr	r3, [pc, #520]	; (8010690 <MAP_makeSkewCmdList+0xf68>)
 8010488:	545a      	strb	r2, [r3, r1]
 801048a:	e015      	b.n	80104b8 <MAP_makeSkewCmdList+0xd90>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 801048c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010490:	f103 030e 	add.w	r3, r3, #14
 8010494:	881b      	ldrh	r3, [r3, #0]
 8010496:	2b02      	cmp	r3, #2
 8010498:	d10e      	bne.n	80104b8 <MAP_makeSkewCmdList+0xd90>
 801049a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801049e:	f103 0312 	add.w	r3, r3, #18
 80104a2:	881b      	ldrh	r3, [r3, #0]
 80104a4:	1c5a      	adds	r2, r3, #1
 80104a6:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 80104aa:	f101 0112 	add.w	r1, r1, #18
 80104ae:	800a      	strh	r2, [r1, #0]
 80104b0:	461a      	mov	r2, r3
 80104b2:	4b77      	ldr	r3, [pc, #476]	; (8010690 <MAP_makeSkewCmdList+0xf68>)
 80104b4:	2152      	movs	r1, #82	; 0x52
 80104b6:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN135S;
 80104b8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80104bc:	f103 0312 	add.w	r3, r3, #18
 80104c0:	881b      	ldrh	r3, [r3, #0]
 80104c2:	1c5a      	adds	r2, r3, #1
 80104c4:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 80104c8:	f101 0112 	add.w	r1, r1, #18
 80104cc:	800a      	strh	r2, [r1, #0]
 80104ce:	461a      	mov	r2, r3
 80104d0:	4b6f      	ldr	r3, [pc, #444]	; (8010690 <MAP_makeSkewCmdList+0xf68>)
 80104d2:	21a0      	movs	r1, #160	; 0xa0
 80104d4:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 80104d6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80104da:	f103 0310 	add.w	r3, r3, #16
 80104de:	881b      	ldrh	r3, [r3, #0]
 80104e0:	3303      	adds	r3, #3
 80104e2:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80104e6:	f102 0210 	add.w	r2, r2, #16
 80104ea:	8013      	strh	r3, [r2, #0]
			flag = 3;		///	
 80104ec:	2303      	movs	r3, #3
 80104ee:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80104f2:	f102 020e 	add.w	r2, r2, #14
 80104f6:	8013      	strh	r3, [r2, #0]
 80104f8:	e0bf      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}
		//	  
		else if( (c1==R90S) && (c2==L90S) && ( (c3==R90S) || (c3==L90S) || ( c3<=GO32 ) ) && (flag != 3 ) )
 80104fa:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80104fe:	f103 030c 	add.w	r3, r3, #12
 8010502:	881b      	ldrh	r3, [r3, #0]
 8010504:	2b4c      	cmp	r3, #76	; 0x4c
 8010506:	d13f      	bne.n	8010588 <MAP_makeSkewCmdList+0xe60>
 8010508:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801050c:	f103 030a 	add.w	r3, r3, #10
 8010510:	881b      	ldrh	r3, [r3, #0]
 8010512:	2b4d      	cmp	r3, #77	; 0x4d
 8010514:	d138      	bne.n	8010588 <MAP_makeSkewCmdList+0xe60>
 8010516:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801051a:	f103 0308 	add.w	r3, r3, #8
 801051e:	881b      	ldrh	r3, [r3, #0]
 8010520:	2b4c      	cmp	r3, #76	; 0x4c
 8010522:	d00d      	beq.n	8010540 <MAP_makeSkewCmdList+0xe18>
 8010524:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010528:	f103 0308 	add.w	r3, r3, #8
 801052c:	881b      	ldrh	r3, [r3, #0]
 801052e:	2b4d      	cmp	r3, #77	; 0x4d
 8010530:	d006      	beq.n	8010540 <MAP_makeSkewCmdList+0xe18>
 8010532:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010536:	f103 0308 	add.w	r3, r3, #8
 801053a:	881b      	ldrh	r3, [r3, #0]
 801053c:	2b20      	cmp	r3, #32
 801053e:	d823      	bhi.n	8010588 <MAP_makeSkewCmdList+0xe60>
 8010540:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010544:	f103 030e 	add.w	r3, r3, #14
 8010548:	881b      	ldrh	r3, [r3, #0]
 801054a:	2b03      	cmp	r3, #3
 801054c:	d01c      	beq.n	8010588 <MAP_makeSkewCmdList+0xe60>
		{
			x++;
 801054e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010552:	f103 0314 	add.w	r3, r3, #20
 8010556:	881b      	ldrh	r3, [r3, #0]
 8010558:	3301      	adds	r3, #1
 801055a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 801055e:	f102 0214 	add.w	r2, r2, #20
 8010562:	8013      	strh	r3, [r2, #0]
			ct_st ++;
 8010564:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010568:	f103 0310 	add.w	r3, r3, #16
 801056c:	881b      	ldrh	r3, [r3, #0]
 801056e:	3301      	adds	r3, #1
 8010570:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010574:	f102 0210 	add.w	r2, r2, #16
 8010578:	8013      	strh	r3, [r2, #0]

			flag = 1;		//	
 801057a:	2301      	movs	r3, #1
 801057c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010580:	f102 020e 	add.w	r2, r2, #14
 8010584:	8013      	strh	r3, [r2, #0]
 8010586:	e078      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}
		else if( (c1==L90S) && (c2==R90S) && ( (c3==L90S) || (c3==R90S) || ( c3<=GO32 ) ) && (flag != 3 ) )
 8010588:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801058c:	f103 030c 	add.w	r3, r3, #12
 8010590:	881b      	ldrh	r3, [r3, #0]
 8010592:	2b4d      	cmp	r3, #77	; 0x4d
 8010594:	d13f      	bne.n	8010616 <MAP_makeSkewCmdList+0xeee>
 8010596:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801059a:	f103 030a 	add.w	r3, r3, #10
 801059e:	881b      	ldrh	r3, [r3, #0]
 80105a0:	2b4c      	cmp	r3, #76	; 0x4c
 80105a2:	d138      	bne.n	8010616 <MAP_makeSkewCmdList+0xeee>
 80105a4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80105a8:	f103 0308 	add.w	r3, r3, #8
 80105ac:	881b      	ldrh	r3, [r3, #0]
 80105ae:	2b4d      	cmp	r3, #77	; 0x4d
 80105b0:	d00d      	beq.n	80105ce <MAP_makeSkewCmdList+0xea6>
 80105b2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80105b6:	f103 0308 	add.w	r3, r3, #8
 80105ba:	881b      	ldrh	r3, [r3, #0]
 80105bc:	2b4c      	cmp	r3, #76	; 0x4c
 80105be:	d006      	beq.n	80105ce <MAP_makeSkewCmdList+0xea6>
 80105c0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80105c4:	f103 0308 	add.w	r3, r3, #8
 80105c8:	881b      	ldrh	r3, [r3, #0]
 80105ca:	2b20      	cmp	r3, #32
 80105cc:	d823      	bhi.n	8010616 <MAP_makeSkewCmdList+0xeee>
 80105ce:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80105d2:	f103 030e 	add.w	r3, r3, #14
 80105d6:	881b      	ldrh	r3, [r3, #0]
 80105d8:	2b03      	cmp	r3, #3
 80105da:	d01c      	beq.n	8010616 <MAP_makeSkewCmdList+0xeee>
		{
			//	
			x++;
 80105dc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80105e0:	f103 0314 	add.w	r3, r3, #20
 80105e4:	881b      	ldrh	r3, [r3, #0]
 80105e6:	3301      	adds	r3, #1
 80105e8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80105ec:	f102 0214 	add.w	r2, r2, #20
 80105f0:	8013      	strh	r3, [r2, #0]
			ct_st ++;
 80105f2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80105f6:	f103 0310 	add.w	r3, r3, #16
 80105fa:	881b      	ldrh	r3, [r3, #0]
 80105fc:	3301      	adds	r3, #1
 80105fe:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010602:	f102 0210 	add.w	r2, r2, #16
 8010606:	8013      	strh	r3, [r2, #0]

			flag = 1;		//	
 8010608:	2301      	movs	r3, #1
 801060a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 801060e:	f102 020e 	add.w	r2, r2, #14
 8010612:	8013      	strh	r3, [r2, #0]
 8010614:	e031      	b.n	801067a <MAP_makeSkewCmdList+0xf52>
		}
		else
		{
			tcom[ ct_n ] = scom_temp[ct_st];
 8010616:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 801061a:	f103 0310 	add.w	r3, r3, #16
 801061e:	881b      	ldrh	r3, [r3, #0]
 8010620:	f107 0218 	add.w	r2, r7, #24
 8010624:	005b      	lsls	r3, r3, #1
 8010626:	4413      	add	r3, r2
 8010628:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 801062c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010630:	f103 0312 	add.w	r3, r3, #18
 8010634:	881b      	ldrh	r3, [r3, #0]
 8010636:	b2d1      	uxtb	r1, r2
 8010638:	4a15      	ldr	r2, [pc, #84]	; (8010690 <MAP_makeSkewCmdList+0xf68>)
 801063a:	54d1      	strb	r1, [r2, r3]
			if( tcom[ ct_n ] == CEND ) break;
 801063c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010640:	f103 0312 	add.w	r3, r3, #18
 8010644:	881b      	ldrh	r3, [r3, #0]
 8010646:	4a12      	ldr	r2, [pc, #72]	; (8010690 <MAP_makeSkewCmdList+0xf68>)
 8010648:	5cd3      	ldrb	r3, [r2, r3]
 801064a:	2bfa      	cmp	r3, #250	; 0xfa
 801064c:	d017      	beq.n	801067e <MAP_makeSkewCmdList+0xf56>
			ct_st ++;
 801064e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010652:	f103 0310 	add.w	r3, r3, #16
 8010656:	881b      	ldrh	r3, [r3, #0]
 8010658:	3301      	adds	r3, #1
 801065a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 801065e:	f102 0210 	add.w	r2, r2, #16
 8010662:	8013      	strh	r3, [r2, #0]
			ct_n ++;
 8010664:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8010668:	f103 0312 	add.w	r3, r3, #18
 801066c:	881b      	ldrh	r3, [r3, #0]
 801066e:	3301      	adds	r3, #1
 8010670:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8010674:	f102 0212 	add.w	r2, r2, #18
 8010678:	8013      	strh	r3, [r2, #0]
		c1 = scom_temp[ct_st];
 801067a:	f7ff b8a0 	b.w	800f7be <MAP_makeSkewCmdList+0x96>
			if( tcom[ ct_n ] == CEND ) break;
 801067e:	bf00      	nop
		}
	}
}
 8010680:	bf00      	nop
 8010682:	f507 5700 	add.w	r7, r7, #8192	; 0x2000
 8010686:	371c      	adds	r7, #28
 8010688:	46bd      	mov	sp, r7
 801068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801068e:	4770      	bx	lr
 8010690:	2000d2c8 	.word	0x2000d2c8

08010694 <MAP_drive>:

void MAP_drive( enMAP_DRIVE_TYPE en_driveType )
{
 8010694:	b580      	push	{r7, lr}
 8010696:	ed2d 8b02 	vpush	{d8}
 801069a:	b084      	sub	sp, #16
 801069c:	af00      	add	r7, sp, #0
 801069e:	4603      	mov	r3, r0
 80106a0:	71fb      	strb	r3, [r7, #7]
	uint16_t			us_rp = 0;				// 
 80106a2:	2300      	movs	r3, #0
 80106a4:	81fb      	strh	r3, [r7, #14]
	enMOT_TURN_CMD 		en_type;
	bool			bl_isWallCut = FALSE;
 80106a6:	2300      	movs	r3, #0
 80106a8:	733b      	strb	r3, [r7, #12]
	
	/* */
	if( en_driveType == MAP_DRIVE_TURN )
 80106aa:	79fb      	ldrb	r3, [r7, #7]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d15f      	bne.n	8010770 <MAP_drive+0xdc>
	{
		while(1)
		{
			if ( dcom[us_rp] == CEND  ) break;								//	
 80106b0:	89fb      	ldrh	r3, [r7, #14]
 80106b2:	4aad      	ldr	r2, [pc, #692]	; (8010968 <MAP_drive+0x2d4>)
 80106b4:	5cd3      	ldrb	r3, [r2, r3]
 80106b6:	2bfa      	cmp	r3, #250	; 0xfa
 80106b8:	d050      	beq.n	801075c <MAP_drive+0xc8>
			
			else if ( dcom[us_rp] == STOP  ){
 80106ba:	89fb      	ldrh	r3, [r7, #14]
 80106bc:	4aaa      	ldr	r2, [pc, #680]	; (8010968 <MAP_drive+0x2d4>)
 80106be:	5cd3      	ldrb	r3, [r2, r3]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d108      	bne.n	80106d6 <MAP_drive+0x42>
			 	CTRL_stop();			// 
 80106c4:	f7f5 f860 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80106c8:	2000      	movs	r0, #0
 80106ca:	f7f7 fea5 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80106ce:	2001      	movs	r0, #1
 80106d0:	f7f7 fea2 	bl	8008418 <DCM_brakeMot>
 80106d4:	e031      	b.n	801073a <MAP_drive+0xa6>
			}
			else if ( ( dcom[us_rp] <=  GO71 ) && ( dcom[us_rp] >=  GO1) )
 80106d6:	89fb      	ldrh	r3, [r7, #14]
 80106d8:	4aa3      	ldr	r2, [pc, #652]	; (8010968 <MAP_drive+0x2d4>)
 80106da:	5cd3      	ldrb	r3, [r2, r3]
 80106dc:	2b47      	cmp	r3, #71	; 0x47
 80106de:	d816      	bhi.n	801070e <MAP_drive+0x7a>
 80106e0:	89fb      	ldrh	r3, [r7, #14]
 80106e2:	4aa1      	ldr	r2, [pc, #644]	; (8010968 <MAP_drive+0x2d4>)
 80106e4:	5cd3      	ldrb	r3, [r2, r3]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d011      	beq.n	801070e <MAP_drive+0x7a>
			{
				MOT_goBlock_FinSpeed( (float)dcom[us_rp]*0.5f, 0 );		// 
 80106ea:	89fb      	ldrh	r3, [r7, #14]
 80106ec:	4a9e      	ldr	r2, [pc, #632]	; (8010968 <MAP_drive+0x2d4>)
 80106ee:	5cd3      	ldrb	r3, [r2, r3]
 80106f0:	ee07 3a90 	vmov	s15, r3
 80106f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80106f8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80106fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010700:	eddf 0a9a 	vldr	s1, [pc, #616]	; 801096c <MAP_drive+0x2d8>
 8010704:	eeb0 0a67 	vmov.f32	s0, s15
 8010708:	f7fb fc82 	bl	800c010 <MOT_goBlock_FinSpeed>
 801070c:	e015      	b.n	801073a <MAP_drive+0xa6>
			}
			else{
				
				if( dcom[us_rp] == R90 ) en_type = MOT_R90;
 801070e:	89fb      	ldrh	r3, [r7, #14]
 8010710:	4a95      	ldr	r2, [pc, #596]	; (8010968 <MAP_drive+0x2d4>)
 8010712:	5cd3      	ldrb	r3, [r2, r3]
 8010714:	2b48      	cmp	r3, #72	; 0x48
 8010716:	d102      	bne.n	801071e <MAP_drive+0x8a>
 8010718:	2300      	movs	r3, #0
 801071a:	737b      	strb	r3, [r7, #13]
 801071c:	e001      	b.n	8010722 <MAP_drive+0x8e>
				else 					 en_type = MOT_L90;
 801071e:	2301      	movs	r3, #1
 8010720:	737b      	strb	r3, [r7, #13]
				
				LL_mDelay(500);
 8010722:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010726:	f005 fe97 	bl	8016458 <LL_mDelay>
				MOT_turn( en_type );		//	
 801072a:	7b7b      	ldrb	r3, [r7, #13]
 801072c:	4618      	mov	r0, r3
 801072e:	f7fb fdd7 	bl	800c2e0 <MOT_turn>
				LL_mDelay(500);
 8010732:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010736:	f005 fe8f 	bl	8016458 <LL_mDelay>
			}
			us_rp++;
 801073a:	89fb      	ldrh	r3, [r7, #14]
 801073c:	3301      	adds	r3, #1
 801073e:	81fb      	strh	r3, [r7, #14]
			
			/*  */
			if( SYS_isOutOfCtrl() == TRUE ){
 8010740:	f7f7 fe38 	bl	80083b4 <SYS_isOutOfCtrl>
 8010744:	4603      	mov	r3, r0
 8010746:	2b00      	cmp	r3, #0
 8010748:	d0b2      	beq.n	80106b0 <MAP_drive+0x1c>
				CTRL_stop();
 801074a:	f7f5 f81d 	bl	8005788 <CTRL_stop>
				DCM_brakeMot(DCM_R);
 801074e:	2000      	movs	r0, #0
 8010750:	f7f7 fe62 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot(DCM_L);
 8010754:	2001      	movs	r0, #1
 8010756:	f7f7 fe5f 	bl	8008418 <DCM_brakeMot>
				break;
 801075a:	e000      	b.n	801075e <MAP_drive+0xca>
			if ( dcom[us_rp] == CEND  ) break;								//	
 801075c:	bf00      	nop
			}
			
		}
	 	CTRL_stop();			// 
 801075e:	f7f5 f813 	bl	8005788 <CTRL_stop>
		DCM_brakeMot( DCM_R );		// 
 8010762:	2000      	movs	r0, #0
 8010764:	f7f7 fe58 	bl	8008418 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );		// 
 8010768:	2001      	movs	r0, #1
 801076a:	f7f7 fe55 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
				break;
			}
		}
	}
}
 801076e:	e371      	b.n	8010e54 <MAP_drive+0x7c0>
	else if( en_driveType == MAP_DRIVE_SURA )
 8010770:	79fb      	ldrb	r3, [r7, #7]
 8010772:	2b01      	cmp	r3, #1
 8010774:	f040 80b5 	bne.w	80108e2 <MAP_drive+0x24e>
			MAP_refPos( scom[us_rp] );									// 
 8010778:	89fb      	ldrh	r3, [r7, #14]
 801077a:	4a7d      	ldr	r2, [pc, #500]	; (8010970 <MAP_drive+0x2dc>)
 801077c:	5cd3      	ldrb	r3, [r2, r3]
 801077e:	4618      	mov	r0, r3
 8010780:	f7fd fc0c 	bl	800df9c <MAP_refPos>
			if ( scom[us_rp] == CEND  ) break;							//	
 8010784:	89fb      	ldrh	r3, [r7, #14]
 8010786:	4a7a      	ldr	r2, [pc, #488]	; (8010970 <MAP_drive+0x2dc>)
 8010788:	5cd3      	ldrb	r3, [r2, r3]
 801078a:	2bfa      	cmp	r3, #250	; 0xfa
 801078c:	f000 835f 	beq.w	8010e4e <MAP_drive+0x7ba>
			else if ( scom[us_rp] == STOP  )
 8010790:	89fb      	ldrh	r3, [r7, #14]
 8010792:	4a77      	ldr	r2, [pc, #476]	; (8010970 <MAP_drive+0x2dc>)
 8010794:	5cd3      	ldrb	r3, [r2, r3]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d108      	bne.n	80107ac <MAP_drive+0x118>
			 	CTRL_stop();			// 
 801079a:	f7f4 fff5 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801079e:	2000      	movs	r0, #0
 80107a0:	f7f7 fe3a 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80107a4:	2001      	movs	r0, #1
 80107a6:	f7f7 fe37 	bl	8008418 <DCM_brakeMot>
 80107aa:	e088      	b.n	80108be <MAP_drive+0x22a>
			else if ( ( scom[us_rp] <=  GO71 ) && ( scom[us_rp] >=  GO1) )
 80107ac:	89fb      	ldrh	r3, [r7, #14]
 80107ae:	4a70      	ldr	r2, [pc, #448]	; (8010970 <MAP_drive+0x2dc>)
 80107b0:	5cd3      	ldrb	r3, [r2, r3]
 80107b2:	2b47      	cmp	r3, #71	; 0x47
 80107b4:	d868      	bhi.n	8010888 <MAP_drive+0x1f4>
 80107b6:	89fb      	ldrh	r3, [r7, #14]
 80107b8:	4a6d      	ldr	r2, [pc, #436]	; (8010970 <MAP_drive+0x2dc>)
 80107ba:	5cd3      	ldrb	r3, [r2, r3]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d063      	beq.n	8010888 <MAP_drive+0x1f4>
				if( scom[us_rp+1] == STOP  ){
 80107c0:	89fb      	ldrh	r3, [r7, #14]
 80107c2:	3301      	adds	r3, #1
 80107c4:	4a6a      	ldr	r2, [pc, #424]	; (8010970 <MAP_drive+0x2dc>)
 80107c6:	5cd3      	ldrb	r3, [r2, r3]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d111      	bne.n	80107f0 <MAP_drive+0x15c>
					MOT_goBlock_FinSpeed( (float)scom[us_rp]*0.5f, 0 );						// 
 80107cc:	89fb      	ldrh	r3, [r7, #14]
 80107ce:	4a68      	ldr	r2, [pc, #416]	; (8010970 <MAP_drive+0x2dc>)
 80107d0:	5cd3      	ldrb	r3, [r2, r3]
 80107d2:	ee07 3a90 	vmov	s15, r3
 80107d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80107da:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80107de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80107e2:	eddf 0a62 	vldr	s1, [pc, #392]	; 801096c <MAP_drive+0x2d8>
 80107e6:	eeb0 0a67 	vmov.f32	s0, s15
 80107ea:	f7fb fc11 	bl	800c010 <MOT_goBlock_FinSpeed>
				if( scom[us_rp+1] == STOP  ){
 80107ee:	e066      	b.n	80108be <MAP_drive+0x22a>
					if( ( scom[us_rp+1] == R90S )   || ( scom[us_rp+1] == L90S ) ){
 80107f0:	89fb      	ldrh	r3, [r7, #14]
 80107f2:	3301      	adds	r3, #1
 80107f4:	4a5e      	ldr	r2, [pc, #376]	; (8010970 <MAP_drive+0x2dc>)
 80107f6:	5cd3      	ldrb	r3, [r2, r3]
 80107f8:	2b4c      	cmp	r3, #76	; 0x4c
 80107fa:	d005      	beq.n	8010808 <MAP_drive+0x174>
 80107fc:	89fb      	ldrh	r3, [r7, #14]
 80107fe:	3301      	adds	r3, #1
 8010800:	4a5b      	ldr	r2, [pc, #364]	; (8010970 <MAP_drive+0x2dc>)
 8010802:	5cd3      	ldrb	r3, [r2, r3]
 8010804:	2b4d      	cmp	r3, #77	; 0x4d
 8010806:	d128      	bne.n	801085a <MAP_drive+0x1c6>
						bl_isWallCut = MAP_setWallCut( scom[us_rp+1] );		// 
 8010808:	89fb      	ldrh	r3, [r7, #14]
 801080a:	3301      	adds	r3, #1
 801080c:	4a58      	ldr	r2, [pc, #352]	; (8010970 <MAP_drive+0x2dc>)
 801080e:	5cd3      	ldrb	r3, [r2, r3]
 8010810:	4618      	mov	r0, r3
 8010812:	f7fd fed3 	bl	800e5bc <MAP_setWallCut>
 8010816:	4603      	mov	r3, r0
 8010818:	733b      	strb	r3, [r7, #12]
						if( bl_isWallCut == TRUE ){
 801081a:	7b3b      	ldrb	r3, [r7, #12]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d01c      	beq.n	801085a <MAP_drive+0x1c6>
							bl_isWallCut = FALSE;
 8010820:	2300      	movs	r3, #0
 8010822:	733b      	strb	r3, [r7, #12]
							us_LogWallCut[us_LogIndexWallCut] = us_rp;
 8010824:	4b53      	ldr	r3, [pc, #332]	; (8010974 <MAP_drive+0x2e0>)
 8010826:	881b      	ldrh	r3, [r3, #0]
 8010828:	4619      	mov	r1, r3
 801082a:	4a53      	ldr	r2, [pc, #332]	; (8010978 <MAP_drive+0x2e4>)
 801082c:	89fb      	ldrh	r3, [r7, #14]
 801082e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
							us_LogIndexWallCut++;
 8010832:	4b50      	ldr	r3, [pc, #320]	; (8010974 <MAP_drive+0x2e0>)
 8010834:	881b      	ldrh	r3, [r3, #0]
 8010836:	3301      	adds	r3, #1
 8010838:	b29a      	uxth	r2, r3
 801083a:	4b4e      	ldr	r3, [pc, #312]	; (8010974 <MAP_drive+0x2e0>)
 801083c:	801a      	strh	r2, [r3, #0]
							us_LogIndexWallCut %= 30;
 801083e:	4b4d      	ldr	r3, [pc, #308]	; (8010974 <MAP_drive+0x2e0>)
 8010840:	881a      	ldrh	r2, [r3, #0]
 8010842:	4b4e      	ldr	r3, [pc, #312]	; (801097c <MAP_drive+0x2e8>)
 8010844:	fba3 1302 	umull	r1, r3, r3, r2
 8010848:	0919      	lsrs	r1, r3, #4
 801084a:	460b      	mov	r3, r1
 801084c:	011b      	lsls	r3, r3, #4
 801084e:	1a5b      	subs	r3, r3, r1
 8010850:	005b      	lsls	r3, r3, #1
 8010852:	1ad3      	subs	r3, r2, r3
 8010854:	b29a      	uxth	r2, r3
 8010856:	4b47      	ldr	r3, [pc, #284]	; (8010974 <MAP_drive+0x2e0>)
 8010858:	801a      	strh	r2, [r3, #0]
					MOT_goBlock_FinSpeed( (float)scom[us_rp]*0.5f, MOT_getSuraStaSpeed(SLA_90) );		// 
 801085a:	89fb      	ldrh	r3, [r7, #14]
 801085c:	4a44      	ldr	r2, [pc, #272]	; (8010970 <MAP_drive+0x2dc>)
 801085e:	5cd3      	ldrb	r3, [r2, r3]
 8010860:	ee07 3a90 	vmov	s15, r3
 8010864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010868:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801086c:	ee27 8a87 	vmul.f32	s16, s15, s14
 8010870:	2000      	movs	r0, #0
 8010872:	f7fc f913 	bl	800ca9c <MOT_getSuraStaSpeed>
 8010876:	eef0 7a40 	vmov.f32	s15, s0
 801087a:	eef0 0a67 	vmov.f32	s1, s15
 801087e:	eeb0 0a48 	vmov.f32	s0, s16
 8010882:	f7fb fbc5 	bl	800c010 <MOT_goBlock_FinSpeed>
				if( scom[us_rp+1] == STOP  ){
 8010886:	e01a      	b.n	80108be <MAP_drive+0x22a>
			else if( scom[us_rp] == R90S )
 8010888:	89fb      	ldrh	r3, [r7, #14]
 801088a:	4a39      	ldr	r2, [pc, #228]	; (8010970 <MAP_drive+0x2dc>)
 801088c:	5cd3      	ldrb	r3, [r2, r3]
 801088e:	2b4c      	cmp	r3, #76	; 0x4c
 8010890:	d108      	bne.n	80108a4 <MAP_drive+0x210>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8010892:	2000      	movs	r0, #0
 8010894:	f7f2 fbb6 	bl	8003004 <PARAM_getSra>
 8010898:	4603      	mov	r3, r0
 801089a:	4619      	mov	r1, r3
 801089c:	2000      	movs	r0, #0
 801089e:	f7fc f9a7 	bl	800cbf0 <MOT_goSla>
 80108a2:	e00c      	b.n	80108be <MAP_drive+0x22a>
			else if( scom[us_rp] == L90S )
 80108a4:	89fb      	ldrh	r3, [r7, #14]
 80108a6:	4a32      	ldr	r2, [pc, #200]	; (8010970 <MAP_drive+0x2dc>)
 80108a8:	5cd3      	ldrb	r3, [r2, r3]
 80108aa:	2b4d      	cmp	r3, #77	; 0x4d
 80108ac:	d107      	bne.n	80108be <MAP_drive+0x22a>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 80108ae:	2000      	movs	r0, #0
 80108b0:	f7f2 fba8 	bl	8003004 <PARAM_getSra>
 80108b4:	4603      	mov	r3, r0
 80108b6:	4619      	mov	r1, r3
 80108b8:	2001      	movs	r0, #1
 80108ba:	f7fc f999 	bl	800cbf0 <MOT_goSla>
			us_rp++;
 80108be:	89fb      	ldrh	r3, [r7, #14]
 80108c0:	3301      	adds	r3, #1
 80108c2:	81fb      	strh	r3, [r7, #14]
			if( SYS_isOutOfCtrl() == TRUE){
 80108c4:	f7f7 fd76 	bl	80083b4 <SYS_isOutOfCtrl>
 80108c8:	4603      	mov	r3, r0
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	f43f af54 	beq.w	8010778 <MAP_drive+0xe4>
				CTRL_stop();
 80108d0:	f7f4 ff5a 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80108d4:	2000      	movs	r0, #0
 80108d6:	f7f7 fd9f 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80108da:	2001      	movs	r0, #1
 80108dc:	f7f7 fd9c 	bl	8008418 <DCM_brakeMot>
				break;
 80108e0:	e2b8      	b.n	8010e54 <MAP_drive+0x7c0>
	else if( en_driveType == MAP_DRIVE_SKEW )
 80108e2:	79fb      	ldrb	r3, [r7, #7]
 80108e4:	2b02      	cmp	r3, #2
 80108e6:	f040 82b5 	bne.w	8010e54 <MAP_drive+0x7c0>
			MAP_refPos( tcom[us_rp] );									// 
 80108ea:	89fb      	ldrh	r3, [r7, #14]
 80108ec:	4a24      	ldr	r2, [pc, #144]	; (8010980 <MAP_drive+0x2ec>)
 80108ee:	5cd3      	ldrb	r3, [r2, r3]
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7fd fb53 	bl	800df9c <MAP_refPos>
			if ( tcom[us_rp] == CEND  ) break;							//	
 80108f6:	89fb      	ldrh	r3, [r7, #14]
 80108f8:	4a21      	ldr	r2, [pc, #132]	; (8010980 <MAP_drive+0x2ec>)
 80108fa:	5cd3      	ldrb	r3, [r2, r3]
 80108fc:	2bfa      	cmp	r3, #250	; 0xfa
 80108fe:	f000 82a8 	beq.w	8010e52 <MAP_drive+0x7be>
			else if ( tcom[us_rp] == STOP  )
 8010902:	89fb      	ldrh	r3, [r7, #14]
 8010904:	4a1e      	ldr	r2, [pc, #120]	; (8010980 <MAP_drive+0x2ec>)
 8010906:	5cd3      	ldrb	r3, [r2, r3]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d108      	bne.n	801091e <MAP_drive+0x28a>
			 	CTRL_stop();			// 
 801090c:	f7f4 ff3c 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010910:	2000      	movs	r0, #0
 8010912:	f7f7 fd81 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010916:	2001      	movs	r0, #1
 8010918:	f7f7 fd7e 	bl	8008418 <DCM_brakeMot>
 801091c:	e285      	b.n	8010e2a <MAP_drive+0x796>
			else if ( ( tcom[us_rp] <=  GO71 ) && ( tcom[us_rp] >=  GO1) )
 801091e:	89fb      	ldrh	r3, [r7, #14]
 8010920:	4a17      	ldr	r2, [pc, #92]	; (8010980 <MAP_drive+0x2ec>)
 8010922:	5cd3      	ldrb	r3, [r2, r3]
 8010924:	2b47      	cmp	r3, #71	; 0x47
 8010926:	f200 80d9 	bhi.w	8010adc <MAP_drive+0x448>
 801092a:	89fb      	ldrh	r3, [r7, #14]
 801092c:	4a14      	ldr	r2, [pc, #80]	; (8010980 <MAP_drive+0x2ec>)
 801092e:	5cd3      	ldrb	r3, [r2, r3]
 8010930:	2b00      	cmp	r3, #0
 8010932:	f000 80d3 	beq.w	8010adc <MAP_drive+0x448>
				if( tcom[us_rp+1] == STOP  ){
 8010936:	89fb      	ldrh	r3, [r7, #14]
 8010938:	3301      	adds	r3, #1
 801093a:	4a11      	ldr	r2, [pc, #68]	; (8010980 <MAP_drive+0x2ec>)
 801093c:	5cd3      	ldrb	r3, [r2, r3]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d120      	bne.n	8010984 <MAP_drive+0x2f0>
					MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, 0 );						// 
 8010942:	89fb      	ldrh	r3, [r7, #14]
 8010944:	4a0e      	ldr	r2, [pc, #56]	; (8010980 <MAP_drive+0x2ec>)
 8010946:	5cd3      	ldrb	r3, [r2, r3]
 8010948:	ee07 3a90 	vmov	s15, r3
 801094c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010950:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010954:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010958:	eddf 0a04 	vldr	s1, [pc, #16]	; 801096c <MAP_drive+0x2d8>
 801095c:	eeb0 0a67 	vmov.f32	s0, s15
 8010960:	f7fb fb56 	bl	800c010 <MOT_goBlock_FinSpeed>
				if( tcom[us_rp+1] == STOP  ){
 8010964:	e25e      	b.n	8010e24 <MAP_drive+0x790>
 8010966:	bf00      	nop
 8010968:	2000b284 	.word	0x2000b284
 801096c:	00000000 	.word	0x00000000
 8010970:	2000c28c 	.word	0x2000c28c
 8010974:	200002d4 	.word	0x200002d4
 8010978:	2000d28c 	.word	0x2000d28c
 801097c:	88888889 	.word	0x88888889
 8010980:	2000d2c8 	.word	0x2000d2c8
					if( ( tcom[us_rp+1] == R90S )   || ( tcom[us_rp+1] == L90S )   || 
 8010984:	89fb      	ldrh	r3, [r7, #14]
 8010986:	3301      	adds	r3, #1
 8010988:	4a90      	ldr	r2, [pc, #576]	; (8010bcc <MAP_drive+0x538>)
 801098a:	5cd3      	ldrb	r3, [r2, r3]
 801098c:	2b4c      	cmp	r3, #76	; 0x4c
 801098e:	d011      	beq.n	80109b4 <MAP_drive+0x320>
 8010990:	89fb      	ldrh	r3, [r7, #14]
 8010992:	3301      	adds	r3, #1
 8010994:	4a8d      	ldr	r2, [pc, #564]	; (8010bcc <MAP_drive+0x538>)
 8010996:	5cd3      	ldrb	r3, [r2, r3]
 8010998:	2b4d      	cmp	r3, #77	; 0x4d
 801099a:	d00b      	beq.n	80109b4 <MAP_drive+0x320>
					 	( tcom[us_rp+1] == RS135N ) || ( tcom[us_rp+1] == LS135N ) 
 801099c:	89fb      	ldrh	r3, [r7, #14]
 801099e:	3301      	adds	r3, #1
 80109a0:	4a8a      	ldr	r2, [pc, #552]	; (8010bcc <MAP_drive+0x538>)
 80109a2:	5cd3      	ldrb	r3, [r2, r3]
					if( ( tcom[us_rp+1] == R90S )   || ( tcom[us_rp+1] == L90S )   || 
 80109a4:	2b9b      	cmp	r3, #155	; 0x9b
 80109a6:	d005      	beq.n	80109b4 <MAP_drive+0x320>
					 	( tcom[us_rp+1] == RS135N ) || ( tcom[us_rp+1] == LS135N ) 
 80109a8:	89fb      	ldrh	r3, [r7, #14]
 80109aa:	3301      	adds	r3, #1
 80109ac:	4a87      	ldr	r2, [pc, #540]	; (8010bcc <MAP_drive+0x538>)
 80109ae:	5cd3      	ldrb	r3, [r2, r3]
 80109b0:	2b9c      	cmp	r3, #156	; 0x9c
 80109b2:	d128      	bne.n	8010a06 <MAP_drive+0x372>
						bl_isWallCut = MAP_setWallCut( tcom[us_rp+1] );		// 
 80109b4:	89fb      	ldrh	r3, [r7, #14]
 80109b6:	3301      	adds	r3, #1
 80109b8:	4a84      	ldr	r2, [pc, #528]	; (8010bcc <MAP_drive+0x538>)
 80109ba:	5cd3      	ldrb	r3, [r2, r3]
 80109bc:	4618      	mov	r0, r3
 80109be:	f7fd fdfd 	bl	800e5bc <MAP_setWallCut>
 80109c2:	4603      	mov	r3, r0
 80109c4:	733b      	strb	r3, [r7, #12]
						if( bl_isWallCut == TRUE ){
 80109c6:	7b3b      	ldrb	r3, [r7, #12]
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d01c      	beq.n	8010a06 <MAP_drive+0x372>
							bl_isWallCut = FALSE;
 80109cc:	2300      	movs	r3, #0
 80109ce:	733b      	strb	r3, [r7, #12]
							us_LogWallCut[us_LogIndexWallCut] = us_rp;
 80109d0:	4b7f      	ldr	r3, [pc, #508]	; (8010bd0 <MAP_drive+0x53c>)
 80109d2:	881b      	ldrh	r3, [r3, #0]
 80109d4:	4619      	mov	r1, r3
 80109d6:	4a7f      	ldr	r2, [pc, #508]	; (8010bd4 <MAP_drive+0x540>)
 80109d8:	89fb      	ldrh	r3, [r7, #14]
 80109da:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
							us_LogIndexWallCut++;
 80109de:	4b7c      	ldr	r3, [pc, #496]	; (8010bd0 <MAP_drive+0x53c>)
 80109e0:	881b      	ldrh	r3, [r3, #0]
 80109e2:	3301      	adds	r3, #1
 80109e4:	b29a      	uxth	r2, r3
 80109e6:	4b7a      	ldr	r3, [pc, #488]	; (8010bd0 <MAP_drive+0x53c>)
 80109e8:	801a      	strh	r2, [r3, #0]
							us_LogIndexWallCut %= 30;
 80109ea:	4b79      	ldr	r3, [pc, #484]	; (8010bd0 <MAP_drive+0x53c>)
 80109ec:	881a      	ldrh	r2, [r3, #0]
 80109ee:	4b7a      	ldr	r3, [pc, #488]	; (8010bd8 <MAP_drive+0x544>)
 80109f0:	fba3 1302 	umull	r1, r3, r3, r2
 80109f4:	0919      	lsrs	r1, r3, #4
 80109f6:	460b      	mov	r3, r1
 80109f8:	011b      	lsls	r3, r3, #4
 80109fa:	1a5b      	subs	r3, r3, r1
 80109fc:	005b      	lsls	r3, r3, #1
 80109fe:	1ad3      	subs	r3, r2, r3
 8010a00:	b29a      	uxth	r2, r3
 8010a02:	4b73      	ldr	r3, [pc, #460]	; (8010bd0 <MAP_drive+0x53c>)
 8010a04:	801a      	strh	r2, [r3, #0]
					if((tcom[us_rp+1]==R90S)||(tcom[us_rp+1]==L90S)){
 8010a06:	89fb      	ldrh	r3, [r7, #14]
 8010a08:	3301      	adds	r3, #1
 8010a0a:	4a70      	ldr	r2, [pc, #448]	; (8010bcc <MAP_drive+0x538>)
 8010a0c:	5cd3      	ldrb	r3, [r2, r3]
 8010a0e:	2b4c      	cmp	r3, #76	; 0x4c
 8010a10:	d005      	beq.n	8010a1e <MAP_drive+0x38a>
 8010a12:	89fb      	ldrh	r3, [r7, #14]
 8010a14:	3301      	adds	r3, #1
 8010a16:	4a6d      	ldr	r2, [pc, #436]	; (8010bcc <MAP_drive+0x538>)
 8010a18:	5cd3      	ldrb	r3, [r2, r3]
 8010a1a:	2b4d      	cmp	r3, #77	; 0x4d
 8010a1c:	d116      	bne.n	8010a4c <MAP_drive+0x3b8>
						MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, MOT_getSuraStaSpeed(SLA_90) );		// 
 8010a1e:	89fb      	ldrh	r3, [r7, #14]
 8010a20:	4a6a      	ldr	r2, [pc, #424]	; (8010bcc <MAP_drive+0x538>)
 8010a22:	5cd3      	ldrb	r3, [r2, r3]
 8010a24:	ee07 3a90 	vmov	s15, r3
 8010a28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010a2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010a30:	ee27 8a87 	vmul.f32	s16, s15, s14
 8010a34:	2000      	movs	r0, #0
 8010a36:	f7fc f831 	bl	800ca9c <MOT_getSuraStaSpeed>
 8010a3a:	eef0 7a40 	vmov.f32	s15, s0
 8010a3e:	eef0 0a67 	vmov.f32	s1, s15
 8010a42:	eeb0 0a48 	vmov.f32	s0, s16
 8010a46:	f7fb fae3 	bl	800c010 <MOT_goBlock_FinSpeed>
 8010a4a:	e046      	b.n	8010ada <MAP_drive+0x446>
					}else if((tcom[us_rp+1]==RS45N)||(tcom[us_rp+1]==LS45N)){
 8010a4c:	89fb      	ldrh	r3, [r7, #14]
 8010a4e:	3301      	adds	r3, #1
 8010a50:	4a5e      	ldr	r2, [pc, #376]	; (8010bcc <MAP_drive+0x538>)
 8010a52:	5cd3      	ldrb	r3, [r2, r3]
 8010a54:	2b99      	cmp	r3, #153	; 0x99
 8010a56:	d005      	beq.n	8010a64 <MAP_drive+0x3d0>
 8010a58:	89fb      	ldrh	r3, [r7, #14]
 8010a5a:	3301      	adds	r3, #1
 8010a5c:	4a5b      	ldr	r2, [pc, #364]	; (8010bcc <MAP_drive+0x538>)
 8010a5e:	5cd3      	ldrb	r3, [r2, r3]
 8010a60:	2b9a      	cmp	r3, #154	; 0x9a
 8010a62:	d116      	bne.n	8010a92 <MAP_drive+0x3fe>
						MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, MOT_getSuraStaSpeed(SLA_45) );		// 
 8010a64:	89fb      	ldrh	r3, [r7, #14]
 8010a66:	4a59      	ldr	r2, [pc, #356]	; (8010bcc <MAP_drive+0x538>)
 8010a68:	5cd3      	ldrb	r3, [r2, r3]
 8010a6a:	ee07 3a90 	vmov	s15, r3
 8010a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010a72:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010a76:	ee27 8a87 	vmul.f32	s16, s15, s14
 8010a7a:	2001      	movs	r0, #1
 8010a7c:	f7fc f80e 	bl	800ca9c <MOT_getSuraStaSpeed>
 8010a80:	eef0 7a40 	vmov.f32	s15, s0
 8010a84:	eef0 0a67 	vmov.f32	s1, s15
 8010a88:	eeb0 0a48 	vmov.f32	s0, s16
 8010a8c:	f7fb fac0 	bl	800c010 <MOT_goBlock_FinSpeed>
 8010a90:	e023      	b.n	8010ada <MAP_drive+0x446>
					}else if((tcom[us_rp+1]==RS135N)||(tcom[us_rp+1]==LS135N)){
 8010a92:	89fb      	ldrh	r3, [r7, #14]
 8010a94:	3301      	adds	r3, #1
 8010a96:	4a4d      	ldr	r2, [pc, #308]	; (8010bcc <MAP_drive+0x538>)
 8010a98:	5cd3      	ldrb	r3, [r2, r3]
 8010a9a:	2b9b      	cmp	r3, #155	; 0x9b
 8010a9c:	d006      	beq.n	8010aac <MAP_drive+0x418>
 8010a9e:	89fb      	ldrh	r3, [r7, #14]
 8010aa0:	3301      	adds	r3, #1
 8010aa2:	4a4a      	ldr	r2, [pc, #296]	; (8010bcc <MAP_drive+0x538>)
 8010aa4:	5cd3      	ldrb	r3, [r2, r3]
 8010aa6:	2b9c      	cmp	r3, #156	; 0x9c
 8010aa8:	f040 81bc 	bne.w	8010e24 <MAP_drive+0x790>
						MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, MOT_getSuraStaSpeed(SLA_135) );		// 
 8010aac:	89fb      	ldrh	r3, [r7, #14]
 8010aae:	4a47      	ldr	r2, [pc, #284]	; (8010bcc <MAP_drive+0x538>)
 8010ab0:	5cd3      	ldrb	r3, [r2, r3]
 8010ab2:	ee07 3a90 	vmov	s15, r3
 8010ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010aba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010abe:	ee27 8a87 	vmul.f32	s16, s15, s14
 8010ac2:	2002      	movs	r0, #2
 8010ac4:	f7fb ffea 	bl	800ca9c <MOT_getSuraStaSpeed>
 8010ac8:	eef0 7a40 	vmov.f32	s15, s0
 8010acc:	eef0 0a67 	vmov.f32	s1, s15
 8010ad0:	eeb0 0a48 	vmov.f32	s0, s16
 8010ad4:	f7fb fa9c 	bl	800c010 <MOT_goBlock_FinSpeed>
				if( tcom[us_rp+1] == STOP  ){
 8010ad8:	e1a4      	b.n	8010e24 <MAP_drive+0x790>
 8010ada:	e1a3      	b.n	8010e24 <MAP_drive+0x790>
			else if ( ( tcom[us_rp] <=  NGO71 ) && ( tcom[us_rp] >=  NGO1) )
 8010adc:	89fb      	ldrh	r3, [r7, #14]
 8010ade:	4a3b      	ldr	r2, [pc, #236]	; (8010bcc <MAP_drive+0x538>)
 8010ae0:	5cd3      	ldrb	r3, [r2, r3]
 8010ae2:	2b98      	cmp	r3, #152	; 0x98
 8010ae4:	d87a      	bhi.n	8010bdc <MAP_drive+0x548>
 8010ae6:	89fb      	ldrh	r3, [r7, #14]
 8010ae8:	4a38      	ldr	r2, [pc, #224]	; (8010bcc <MAP_drive+0x538>)
 8010aea:	5cd3      	ldrb	r3, [r2, r3]
 8010aec:	2b51      	cmp	r3, #81	; 0x51
 8010aee:	d975      	bls.n	8010bdc <MAP_drive+0x548>
				if((tcom[us_rp+1]==RN45S)||(tcom[us_rp+1]==LN45S)){
 8010af0:	89fb      	ldrh	r3, [r7, #14]
 8010af2:	3301      	adds	r3, #1
 8010af4:	4a35      	ldr	r2, [pc, #212]	; (8010bcc <MAP_drive+0x538>)
 8010af6:	5cd3      	ldrb	r3, [r2, r3]
 8010af8:	2b9d      	cmp	r3, #157	; 0x9d
 8010afa:	d005      	beq.n	8010b08 <MAP_drive+0x474>
 8010afc:	89fb      	ldrh	r3, [r7, #14]
 8010afe:	3301      	adds	r3, #1
 8010b00:	4a32      	ldr	r2, [pc, #200]	; (8010bcc <MAP_drive+0x538>)
 8010b02:	5cd3      	ldrb	r3, [r2, r3]
 8010b04:	2b9e      	cmp	r3, #158	; 0x9e
 8010b06:	d117      	bne.n	8010b38 <MAP_drive+0x4a4>
					MOT_goSkewBlock_FinSpeed( (float)(tcom[us_rp]-81)*0.5f, MOT_getSuraStaSpeed(SLA_45) );		// 
 8010b08:	89fb      	ldrh	r3, [r7, #14]
 8010b0a:	4a30      	ldr	r2, [pc, #192]	; (8010bcc <MAP_drive+0x538>)
 8010b0c:	5cd3      	ldrb	r3, [r2, r3]
 8010b0e:	3b51      	subs	r3, #81	; 0x51
 8010b10:	ee07 3a90 	vmov	s15, r3
 8010b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010b18:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010b1c:	ee27 8a87 	vmul.f32	s16, s15, s14
 8010b20:	2001      	movs	r0, #1
 8010b22:	f7fb ffbb 	bl	800ca9c <MOT_getSuraStaSpeed>
 8010b26:	eef0 7a40 	vmov.f32	s15, s0
 8010b2a:	eef0 0a67 	vmov.f32	s1, s15
 8010b2e:	eeb0 0a48 	vmov.f32	s0, s16
 8010b32:	f7fb fa7f 	bl	800c034 <MOT_goSkewBlock_FinSpeed>
 8010b36:	e048      	b.n	8010bca <MAP_drive+0x536>
				}else if((tcom[us_rp+1]==RN135S)||(tcom[us_rp+1]==LN135S)){
 8010b38:	89fb      	ldrh	r3, [r7, #14]
 8010b3a:	3301      	adds	r3, #1
 8010b3c:	4a23      	ldr	r2, [pc, #140]	; (8010bcc <MAP_drive+0x538>)
 8010b3e:	5cd3      	ldrb	r3, [r2, r3]
 8010b40:	2b9f      	cmp	r3, #159	; 0x9f
 8010b42:	d005      	beq.n	8010b50 <MAP_drive+0x4bc>
 8010b44:	89fb      	ldrh	r3, [r7, #14]
 8010b46:	3301      	adds	r3, #1
 8010b48:	4a20      	ldr	r2, [pc, #128]	; (8010bcc <MAP_drive+0x538>)
 8010b4a:	5cd3      	ldrb	r3, [r2, r3]
 8010b4c:	2ba0      	cmp	r3, #160	; 0xa0
 8010b4e:	d117      	bne.n	8010b80 <MAP_drive+0x4ec>
					MOT_goSkewBlock_FinSpeed( (float)(tcom[us_rp]-81)*0.5f, MOT_getSuraStaSpeed(SLA_135) );		// 
 8010b50:	89fb      	ldrh	r3, [r7, #14]
 8010b52:	4a1e      	ldr	r2, [pc, #120]	; (8010bcc <MAP_drive+0x538>)
 8010b54:	5cd3      	ldrb	r3, [r2, r3]
 8010b56:	3b51      	subs	r3, #81	; 0x51
 8010b58:	ee07 3a90 	vmov	s15, r3
 8010b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010b60:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010b64:	ee27 8a87 	vmul.f32	s16, s15, s14
 8010b68:	2002      	movs	r0, #2
 8010b6a:	f7fb ff97 	bl	800ca9c <MOT_getSuraStaSpeed>
 8010b6e:	eef0 7a40 	vmov.f32	s15, s0
 8010b72:	eef0 0a67 	vmov.f32	s1, s15
 8010b76:	eeb0 0a48 	vmov.f32	s0, s16
 8010b7a:	f7fb fa5b 	bl	800c034 <MOT_goSkewBlock_FinSpeed>
 8010b7e:	e024      	b.n	8010bca <MAP_drive+0x536>
				}else if((tcom[us_rp+1]==RN90N)||(tcom[us_rp+1]==LN90N)){
 8010b80:	89fb      	ldrh	r3, [r7, #14]
 8010b82:	3301      	adds	r3, #1
 8010b84:	4a11      	ldr	r2, [pc, #68]	; (8010bcc <MAP_drive+0x538>)
 8010b86:	5cd3      	ldrb	r3, [r2, r3]
 8010b88:	2ba1      	cmp	r3, #161	; 0xa1
 8010b8a:	d006      	beq.n	8010b9a <MAP_drive+0x506>
 8010b8c:	89fb      	ldrh	r3, [r7, #14]
 8010b8e:	3301      	adds	r3, #1
 8010b90:	4a0e      	ldr	r2, [pc, #56]	; (8010bcc <MAP_drive+0x538>)
 8010b92:	5cd3      	ldrb	r3, [r2, r3]
 8010b94:	2ba2      	cmp	r3, #162	; 0xa2
 8010b96:	f040 8147 	bne.w	8010e28 <MAP_drive+0x794>
					MOT_goSkewBlock_FinSpeed( (float)(tcom[us_rp]-81)*0.5f, MOT_getSuraStaSpeed(SLA_N90) );		// 
 8010b9a:	89fb      	ldrh	r3, [r7, #14]
 8010b9c:	4a0b      	ldr	r2, [pc, #44]	; (8010bcc <MAP_drive+0x538>)
 8010b9e:	5cd3      	ldrb	r3, [r2, r3]
 8010ba0:	3b51      	subs	r3, #81	; 0x51
 8010ba2:	ee07 3a90 	vmov	s15, r3
 8010ba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010baa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010bae:	ee27 8a87 	vmul.f32	s16, s15, s14
 8010bb2:	2003      	movs	r0, #3
 8010bb4:	f7fb ff72 	bl	800ca9c <MOT_getSuraStaSpeed>
 8010bb8:	eef0 7a40 	vmov.f32	s15, s0
 8010bbc:	eef0 0a67 	vmov.f32	s1, s15
 8010bc0:	eeb0 0a48 	vmov.f32	s0, s16
 8010bc4:	f7fb fa36 	bl	800c034 <MOT_goSkewBlock_FinSpeed>
				if((tcom[us_rp+1]==RN45S)||(tcom[us_rp+1]==LN45S)){
 8010bc8:	e12e      	b.n	8010e28 <MAP_drive+0x794>
 8010bca:	e12d      	b.n	8010e28 <MAP_drive+0x794>
 8010bcc:	2000d2c8 	.word	0x2000d2c8
 8010bd0:	200002d4 	.word	0x200002d4
 8010bd4:	2000d28c 	.word	0x2000d28c
 8010bd8:	88888889 	.word	0x88888889
				switch( tcom[us_rp] )
 8010bdc:	89fb      	ldrh	r3, [r7, #14]
 8010bde:	4aa0      	ldr	r2, [pc, #640]	; (8010e60 <MAP_drive+0x7cc>)
 8010be0:	5cd3      	ldrb	r3, [r2, r3]
 8010be2:	3b4c      	subs	r3, #76	; 0x4c
 8010be4:	2b56      	cmp	r3, #86	; 0x56
 8010be6:	f200 8120 	bhi.w	8010e2a <MAP_drive+0x796>
 8010bea:	a201      	add	r2, pc, #4	; (adr r2, 8010bf0 <MAP_drive+0x55c>)
 8010bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bf0:	08010d4d 	.word	0x08010d4d
 8010bf4:	08010d5f 	.word	0x08010d5f
 8010bf8:	08010e2b 	.word	0x08010e2b
 8010bfc:	08010e2b 	.word	0x08010e2b
 8010c00:	08010e2b 	.word	0x08010e2b
 8010c04:	08010e2b 	.word	0x08010e2b
 8010c08:	08010e2b 	.word	0x08010e2b
 8010c0c:	08010e2b 	.word	0x08010e2b
 8010c10:	08010e2b 	.word	0x08010e2b
 8010c14:	08010e2b 	.word	0x08010e2b
 8010c18:	08010e2b 	.word	0x08010e2b
 8010c1c:	08010e2b 	.word	0x08010e2b
 8010c20:	08010e2b 	.word	0x08010e2b
 8010c24:	08010e2b 	.word	0x08010e2b
 8010c28:	08010e2b 	.word	0x08010e2b
 8010c2c:	08010e2b 	.word	0x08010e2b
 8010c30:	08010e2b 	.word	0x08010e2b
 8010c34:	08010e2b 	.word	0x08010e2b
 8010c38:	08010e2b 	.word	0x08010e2b
 8010c3c:	08010e2b 	.word	0x08010e2b
 8010c40:	08010e2b 	.word	0x08010e2b
 8010c44:	08010e2b 	.word	0x08010e2b
 8010c48:	08010e2b 	.word	0x08010e2b
 8010c4c:	08010e2b 	.word	0x08010e2b
 8010c50:	08010e2b 	.word	0x08010e2b
 8010c54:	08010e2b 	.word	0x08010e2b
 8010c58:	08010e2b 	.word	0x08010e2b
 8010c5c:	08010e2b 	.word	0x08010e2b
 8010c60:	08010e2b 	.word	0x08010e2b
 8010c64:	08010e2b 	.word	0x08010e2b
 8010c68:	08010e2b 	.word	0x08010e2b
 8010c6c:	08010e2b 	.word	0x08010e2b
 8010c70:	08010e2b 	.word	0x08010e2b
 8010c74:	08010e2b 	.word	0x08010e2b
 8010c78:	08010e2b 	.word	0x08010e2b
 8010c7c:	08010e2b 	.word	0x08010e2b
 8010c80:	08010e2b 	.word	0x08010e2b
 8010c84:	08010e2b 	.word	0x08010e2b
 8010c88:	08010e2b 	.word	0x08010e2b
 8010c8c:	08010e2b 	.word	0x08010e2b
 8010c90:	08010e2b 	.word	0x08010e2b
 8010c94:	08010e2b 	.word	0x08010e2b
 8010c98:	08010e2b 	.word	0x08010e2b
 8010c9c:	08010e2b 	.word	0x08010e2b
 8010ca0:	08010e2b 	.word	0x08010e2b
 8010ca4:	08010e2b 	.word	0x08010e2b
 8010ca8:	08010e2b 	.word	0x08010e2b
 8010cac:	08010e2b 	.word	0x08010e2b
 8010cb0:	08010e2b 	.word	0x08010e2b
 8010cb4:	08010e2b 	.word	0x08010e2b
 8010cb8:	08010e2b 	.word	0x08010e2b
 8010cbc:	08010e2b 	.word	0x08010e2b
 8010cc0:	08010e2b 	.word	0x08010e2b
 8010cc4:	08010e2b 	.word	0x08010e2b
 8010cc8:	08010e2b 	.word	0x08010e2b
 8010ccc:	08010e2b 	.word	0x08010e2b
 8010cd0:	08010e2b 	.word	0x08010e2b
 8010cd4:	08010e2b 	.word	0x08010e2b
 8010cd8:	08010e2b 	.word	0x08010e2b
 8010cdc:	08010e2b 	.word	0x08010e2b
 8010ce0:	08010e2b 	.word	0x08010e2b
 8010ce4:	08010e2b 	.word	0x08010e2b
 8010ce8:	08010e2b 	.word	0x08010e2b
 8010cec:	08010e2b 	.word	0x08010e2b
 8010cf0:	08010e2b 	.word	0x08010e2b
 8010cf4:	08010e2b 	.word	0x08010e2b
 8010cf8:	08010e2b 	.word	0x08010e2b
 8010cfc:	08010e2b 	.word	0x08010e2b
 8010d00:	08010e2b 	.word	0x08010e2b
 8010d04:	08010e2b 	.word	0x08010e2b
 8010d08:	08010e2b 	.word	0x08010e2b
 8010d0c:	08010e2b 	.word	0x08010e2b
 8010d10:	08010e2b 	.word	0x08010e2b
 8010d14:	08010e2b 	.word	0x08010e2b
 8010d18:	08010e2b 	.word	0x08010e2b
 8010d1c:	08010e2b 	.word	0x08010e2b
 8010d20:	08010e2b 	.word	0x08010e2b
 8010d24:	08010d71 	.word	0x08010d71
 8010d28:	08010d83 	.word	0x08010d83
 8010d2c:	08010d95 	.word	0x08010d95
 8010d30:	08010da7 	.word	0x08010da7
 8010d34:	08010db9 	.word	0x08010db9
 8010d38:	08010dcb 	.word	0x08010dcb
 8010d3c:	08010ddd 	.word	0x08010ddd
 8010d40:	08010def 	.word	0x08010def
 8010d44:	08010e01 	.word	0x08010e01
 8010d48:	08010e13 	.word	0x08010e13
					case R90S:		MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );			break;
 8010d4c:	2000      	movs	r0, #0
 8010d4e:	f7f2 f959 	bl	8003004 <PARAM_getSra>
 8010d52:	4603      	mov	r3, r0
 8010d54:	4619      	mov	r1, r3
 8010d56:	2000      	movs	r0, #0
 8010d58:	f7fb ff4a 	bl	800cbf0 <MOT_goSla>
 8010d5c:	e065      	b.n	8010e2a <MAP_drive+0x796>
					case L90S:		MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );			break;
 8010d5e:	2000      	movs	r0, #0
 8010d60:	f7f2 f950 	bl	8003004 <PARAM_getSra>
 8010d64:	4603      	mov	r3, r0
 8010d66:	4619      	mov	r1, r3
 8010d68:	2001      	movs	r0, #1
 8010d6a:	f7fb ff41 	bl	800cbf0 <MOT_goSla>
 8010d6e:	e05c      	b.n	8010e2a <MAP_drive+0x796>
					case RS45N:		MOT_goSla( MOT_R45S_S2N, PARAM_getSra( SLA_45 ) ); 		break;
 8010d70:	2001      	movs	r0, #1
 8010d72:	f7f2 f947 	bl	8003004 <PARAM_getSra>
 8010d76:	4603      	mov	r3, r0
 8010d78:	4619      	mov	r1, r3
 8010d7a:	2002      	movs	r0, #2
 8010d7c:	f7fb ff38 	bl	800cbf0 <MOT_goSla>
 8010d80:	e053      	b.n	8010e2a <MAP_drive+0x796>
					case LS45N:		MOT_goSla( MOT_L45S_S2N, PARAM_getSra( SLA_45 ) ); 		break;
 8010d82:	2001      	movs	r0, #1
 8010d84:	f7f2 f93e 	bl	8003004 <PARAM_getSra>
 8010d88:	4603      	mov	r3, r0
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	2003      	movs	r0, #3
 8010d8e:	f7fb ff2f 	bl	800cbf0 <MOT_goSla>
 8010d92:	e04a      	b.n	8010e2a <MAP_drive+0x796>
					case RS135N:	MOT_goSla( MOT_R135S_S2N, PARAM_getSra( SLA_135 ) ); 	break;
 8010d94:	2002      	movs	r0, #2
 8010d96:	f7f2 f935 	bl	8003004 <PARAM_getSra>
 8010d9a:	4603      	mov	r3, r0
 8010d9c:	4619      	mov	r1, r3
 8010d9e:	2008      	movs	r0, #8
 8010da0:	f7fb ff26 	bl	800cbf0 <MOT_goSla>
 8010da4:	e041      	b.n	8010e2a <MAP_drive+0x796>
					case LS135N:	MOT_goSla( MOT_L135S_S2N, PARAM_getSra( SLA_135 ) ); 	break;
 8010da6:	2002      	movs	r0, #2
 8010da8:	f7f2 f92c 	bl	8003004 <PARAM_getSra>
 8010dac:	4603      	mov	r3, r0
 8010dae:	4619      	mov	r1, r3
 8010db0:	2009      	movs	r0, #9
 8010db2:	f7fb ff1d 	bl	800cbf0 <MOT_goSla>
 8010db6:	e038      	b.n	8010e2a <MAP_drive+0x796>
					case RN45S:		MOT_goSla( MOT_R45S_N2S, PARAM_getSra( SLA_45 ) ); 		break;
 8010db8:	2001      	movs	r0, #1
 8010dba:	f7f2 f923 	bl	8003004 <PARAM_getSra>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	4619      	mov	r1, r3
 8010dc2:	2004      	movs	r0, #4
 8010dc4:	f7fb ff14 	bl	800cbf0 <MOT_goSla>
 8010dc8:	e02f      	b.n	8010e2a <MAP_drive+0x796>
					case LN45S:		MOT_goSla( MOT_L45S_N2S, PARAM_getSra( SLA_45 ) ); 		break;
 8010dca:	2001      	movs	r0, #1
 8010dcc:	f7f2 f91a 	bl	8003004 <PARAM_getSra>
 8010dd0:	4603      	mov	r3, r0
 8010dd2:	4619      	mov	r1, r3
 8010dd4:	2005      	movs	r0, #5
 8010dd6:	f7fb ff0b 	bl	800cbf0 <MOT_goSla>
 8010dda:	e026      	b.n	8010e2a <MAP_drive+0x796>
					case RN135S:	MOT_goSla( MOT_R135S_N2S, PARAM_getSra( SLA_135 ) ); 	break;
 8010ddc:	2002      	movs	r0, #2
 8010dde:	f7f2 f911 	bl	8003004 <PARAM_getSra>
 8010de2:	4603      	mov	r3, r0
 8010de4:	4619      	mov	r1, r3
 8010de6:	200a      	movs	r0, #10
 8010de8:	f7fb ff02 	bl	800cbf0 <MOT_goSla>
 8010dec:	e01d      	b.n	8010e2a <MAP_drive+0x796>
					case LN135S:	MOT_goSla( MOT_L135S_N2S, PARAM_getSra( SLA_135 ) ); 	break;
 8010dee:	2002      	movs	r0, #2
 8010df0:	f7f2 f908 	bl	8003004 <PARAM_getSra>
 8010df4:	4603      	mov	r3, r0
 8010df6:	4619      	mov	r1, r3
 8010df8:	200b      	movs	r0, #11
 8010dfa:	f7fb fef9 	bl	800cbf0 <MOT_goSla>
 8010dfe:	e014      	b.n	8010e2a <MAP_drive+0x796>
					case RN90N:		MOT_goSla( MOT_R90S_N, PARAM_getSra( SLA_N90 ) ); 		break;
 8010e00:	2003      	movs	r0, #3
 8010e02:	f7f2 f8ff 	bl	8003004 <PARAM_getSra>
 8010e06:	4603      	mov	r3, r0
 8010e08:	4619      	mov	r1, r3
 8010e0a:	2006      	movs	r0, #6
 8010e0c:	f7fb fef0 	bl	800cbf0 <MOT_goSla>
 8010e10:	e00b      	b.n	8010e2a <MAP_drive+0x796>
					case LN90N:		MOT_goSla( MOT_L90S_N, PARAM_getSra( SLA_N90 ) );		break;
 8010e12:	2003      	movs	r0, #3
 8010e14:	f7f2 f8f6 	bl	8003004 <PARAM_getSra>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	4619      	mov	r1, r3
 8010e1c:	2007      	movs	r0, #7
 8010e1e:	f7fb fee7 	bl	800cbf0 <MOT_goSla>
 8010e22:	e002      	b.n	8010e2a <MAP_drive+0x796>
				if( tcom[us_rp+1] == STOP  ){
 8010e24:	bf00      	nop
 8010e26:	e000      	b.n	8010e2a <MAP_drive+0x796>
				if((tcom[us_rp+1]==RN45S)||(tcom[us_rp+1]==LN45S)){
 8010e28:	bf00      	nop
			us_rp++;
 8010e2a:	89fb      	ldrh	r3, [r7, #14]
 8010e2c:	3301      	adds	r3, #1
 8010e2e:	81fb      	strh	r3, [r7, #14]
			if( SYS_isOutOfCtrl() == TRUE ){
 8010e30:	f7f7 fac0 	bl	80083b4 <SYS_isOutOfCtrl>
 8010e34:	4603      	mov	r3, r0
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	f43f ad57 	beq.w	80108ea <MAP_drive+0x256>
				CTRL_stop();
 8010e3c:	f7f4 fca4 	bl	8005788 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010e40:	2000      	movs	r0, #0
 8010e42:	f7f7 fae9 	bl	8008418 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010e46:	2001      	movs	r0, #1
 8010e48:	f7f7 fae6 	bl	8008418 <DCM_brakeMot>
				break;
 8010e4c:	e002      	b.n	8010e54 <MAP_drive+0x7c0>
			if ( scom[us_rp] == CEND  ) break;							//	
 8010e4e:	bf00      	nop
 8010e50:	e000      	b.n	8010e54 <MAP_drive+0x7c0>
			if ( tcom[us_rp] == CEND  ) break;							//	
 8010e52:	bf00      	nop
}
 8010e54:	bf00      	nop
 8010e56:	3710      	adds	r7, #16
 8010e58:	46bd      	mov	sp, r7
 8010e5a:	ecbd 8b02 	vpop	{d8}
 8010e5e:	bd80      	pop	{r7, pc}
 8010e60:	2000d2c8 	.word	0x2000d2c8

08010e64 <MAP_searchCmdList>:
	uint8_t uc_staY,					///< [in] Y
	enMAP_HEAD_DIR en_staDir,		///< [in] 
	uint8_t uc_endX,					///< [in] X
	uint8_t uc_endY,					///< [in] Y
	enMAP_HEAD_DIR* en_endDir		///< [out] 
) {
 8010e64:	b490      	push	{r4, r7}
 8010e66:	b084      	sub	sp, #16
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	4604      	mov	r4, r0
 8010e6c:	4608      	mov	r0, r1
 8010e6e:	4611      	mov	r1, r2
 8010e70:	461a      	mov	r2, r3
 8010e72:	4623      	mov	r3, r4
 8010e74:	71fb      	strb	r3, [r7, #7]
 8010e76:	4603      	mov	r3, r0
 8010e78:	71bb      	strb	r3, [r7, #6]
 8010e7a:	460b      	mov	r3, r1
 8010e7c:	717b      	strb	r3, [r7, #5]
 8010e7e:	4613      	mov	r3, r2
 8010e80:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// 
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop

	/*  */
	uc_goStep = 0;
 8010e82:	2300      	movs	r3, #0
 8010e84:	73bb      	strb	r3, [r7, #14]
	us_pt = 0;
 8010e86:	2300      	movs	r3, #0
 8010e88:	81bb      	strh	r3, [r7, #12]
//	printf("mx%d,my%d\n", uc_staX, uc_staY);
	/*  */
	while (1) {
		us_high = us_cmap[uc_staY][uc_staX] - 1;
 8010e8a:	79ba      	ldrb	r2, [r7, #6]
 8010e8c:	79fb      	ldrb	r3, [r7, #7]
 8010e8e:	499b      	ldr	r1, [pc, #620]	; (80110fc <MAP_searchCmdList+0x298>)
 8010e90:	0152      	lsls	r2, r2, #5
 8010e92:	4413      	add	r3, r2
 8010e94:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010e98:	3b01      	subs	r3, #1
 8010e9a:	817b      	strh	r3, [r7, #10]
		if ((g_sysMap[uc_staY][uc_staX]&0xf0) != 0xf0){
 8010e9c:	79ba      	ldrb	r2, [r7, #6]
 8010e9e:	79fb      	ldrb	r3, [r7, #7]
 8010ea0:	4997      	ldr	r1, [pc, #604]	; (8011100 <MAP_searchCmdList+0x29c>)
 8010ea2:	0152      	lsls	r2, r2, #5
 8010ea4:	440a      	add	r2, r1
 8010ea6:	4413      	add	r3, r2
 8010ea8:	781b      	ldrb	r3, [r3, #0]
 8010eaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010eae:	2bf0      	cmp	r3, #240	; 0xf0
 8010eb0:	d006      	beq.n	8010ec0 <MAP_searchCmdList+0x5c>
			Return_X = uc_staX;
 8010eb2:	4a94      	ldr	r2, [pc, #592]	; (8011104 <MAP_searchCmdList+0x2a0>)
 8010eb4:	79fb      	ldrb	r3, [r7, #7]
 8010eb6:	7013      	strb	r3, [r2, #0]
			Return_Y = uc_staY;
 8010eb8:	4a93      	ldr	r2, [pc, #588]	; (8011108 <MAP_searchCmdList+0x2a4>)
 8010eba:	79bb      	ldrb	r3, [r7, #6]
 8010ebc:	7013      	strb	r3, [r2, #0]
			break;
 8010ebe:	e1dd      	b.n	801127c <MAP_searchCmdList+0x418>
		}

		if (en_staDir == NORTH) {
 8010ec0:	797b      	ldrb	r3, [r7, #5]
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d164      	bne.n	8010f90 <MAP_searchCmdList+0x12c>
			if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 8010ec6:	79ba      	ldrb	r2, [r7, #6]
 8010ec8:	79fb      	ldrb	r3, [r7, #7]
 8010eca:	498d      	ldr	r1, [pc, #564]	; (8011100 <MAP_searchCmdList+0x29c>)
 8010ecc:	0152      	lsls	r2, r2, #5
 8010ece:	440a      	add	r2, r1
 8010ed0:	4413      	add	r3, r2
 8010ed2:	781b      	ldrb	r3, [r3, #0]
 8010ed4:	f003 0311 	and.w	r3, r3, #17
 8010ed8:	2b10      	cmp	r3, #16
 8010eda:	d10d      	bne.n	8010ef8 <MAP_searchCmdList+0x94>
 8010edc:	79bb      	ldrb	r3, [r7, #6]
 8010ede:	1c5a      	adds	r2, r3, #1
 8010ee0:	79fb      	ldrb	r3, [r7, #7]
 8010ee2:	4986      	ldr	r1, [pc, #536]	; (80110fc <MAP_searchCmdList+0x298>)
 8010ee4:	0152      	lsls	r2, r2, #5
 8010ee6:	4413      	add	r3, r2
 8010ee8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010eec:	897a      	ldrh	r2, [r7, #10]
 8010eee:	429a      	cmp	r2, r3
 8010ef0:	d102      	bne.n	8010ef8 <MAP_searchCmdList+0x94>
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	73fb      	strb	r3, [r7, #15]
 8010ef6:	e18b      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 8010ef8:	79ba      	ldrb	r2, [r7, #6]
 8010efa:	79fb      	ldrb	r3, [r7, #7]
 8010efc:	4980      	ldr	r1, [pc, #512]	; (8011100 <MAP_searchCmdList+0x29c>)
 8010efe:	0152      	lsls	r2, r2, #5
 8010f00:	440a      	add	r2, r1
 8010f02:	4413      	add	r3, r2
 8010f04:	781b      	ldrb	r3, [r3, #0]
 8010f06:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8010f0a:	2b20      	cmp	r3, #32
 8010f0c:	d10d      	bne.n	8010f2a <MAP_searchCmdList+0xc6>
 8010f0e:	79ba      	ldrb	r2, [r7, #6]
 8010f10:	79fb      	ldrb	r3, [r7, #7]
 8010f12:	3301      	adds	r3, #1
 8010f14:	4979      	ldr	r1, [pc, #484]	; (80110fc <MAP_searchCmdList+0x298>)
 8010f16:	0152      	lsls	r2, r2, #5
 8010f18:	4413      	add	r3, r2
 8010f1a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010f1e:	897a      	ldrh	r2, [r7, #10]
 8010f20:	429a      	cmp	r2, r3
 8010f22:	d102      	bne.n	8010f2a <MAP_searchCmdList+0xc6>
 8010f24:	2301      	movs	r3, #1
 8010f26:	73fb      	strb	r3, [r7, #15]
 8010f28:	e172      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 8010f2a:	79ba      	ldrb	r2, [r7, #6]
 8010f2c:	79fb      	ldrb	r3, [r7, #7]
 8010f2e:	4974      	ldr	r1, [pc, #464]	; (8011100 <MAP_searchCmdList+0x29c>)
 8010f30:	0152      	lsls	r2, r2, #5
 8010f32:	440a      	add	r2, r1
 8010f34:	4413      	add	r3, r2
 8010f36:	781b      	ldrb	r3, [r3, #0]
 8010f38:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8010f3c:	2b80      	cmp	r3, #128	; 0x80
 8010f3e:	d10d      	bne.n	8010f5c <MAP_searchCmdList+0xf8>
 8010f40:	79ba      	ldrb	r2, [r7, #6]
 8010f42:	79fb      	ldrb	r3, [r7, #7]
 8010f44:	3b01      	subs	r3, #1
 8010f46:	496d      	ldr	r1, [pc, #436]	; (80110fc <MAP_searchCmdList+0x298>)
 8010f48:	0152      	lsls	r2, r2, #5
 8010f4a:	4413      	add	r3, r2
 8010f4c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010f50:	897a      	ldrh	r2, [r7, #10]
 8010f52:	429a      	cmp	r2, r3
 8010f54:	d102      	bne.n	8010f5c <MAP_searchCmdList+0xf8>
 8010f56:	2303      	movs	r3, #3
 8010f58:	73fb      	strb	r3, [r7, #15]
 8010f5a:	e159      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 8010f5c:	79ba      	ldrb	r2, [r7, #6]
 8010f5e:	79fb      	ldrb	r3, [r7, #7]
 8010f60:	4967      	ldr	r1, [pc, #412]	; (8011100 <MAP_searchCmdList+0x29c>)
 8010f62:	0152      	lsls	r2, r2, #5
 8010f64:	440a      	add	r2, r1
 8010f66:	4413      	add	r3, r2
 8010f68:	781b      	ldrb	r3, [r3, #0]
 8010f6a:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8010f6e:	2b40      	cmp	r3, #64	; 0x40
 8010f70:	d10d      	bne.n	8010f8e <MAP_searchCmdList+0x12a>
 8010f72:	79bb      	ldrb	r3, [r7, #6]
 8010f74:	1e5a      	subs	r2, r3, #1
 8010f76:	79fb      	ldrb	r3, [r7, #7]
 8010f78:	4960      	ldr	r1, [pc, #384]	; (80110fc <MAP_searchCmdList+0x298>)
 8010f7a:	0152      	lsls	r2, r2, #5
 8010f7c:	4413      	add	r3, r2
 8010f7e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010f82:	897a      	ldrh	r2, [r7, #10]
 8010f84:	429a      	cmp	r2, r3
 8010f86:	d102      	bne.n	8010f8e <MAP_searchCmdList+0x12a>
 8010f88:	2302      	movs	r3, #2
 8010f8a:	73fb      	strb	r3, [r7, #15]
 8010f8c:	e140      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else   while (1);
 8010f8e:	e7fe      	b.n	8010f8e <MAP_searchCmdList+0x12a>
		}
		else if (en_staDir == EAST) {
 8010f90:	797b      	ldrb	r3, [r7, #5]
 8010f92:	2b01      	cmp	r3, #1
 8010f94:	d164      	bne.n	8011060 <MAP_searchCmdList+0x1fc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 8010f96:	79ba      	ldrb	r2, [r7, #6]
 8010f98:	79fb      	ldrb	r3, [r7, #7]
 8010f9a:	4959      	ldr	r1, [pc, #356]	; (8011100 <MAP_searchCmdList+0x29c>)
 8010f9c:	0152      	lsls	r2, r2, #5
 8010f9e:	440a      	add	r2, r1
 8010fa0:	4413      	add	r3, r2
 8010fa2:	781b      	ldrb	r3, [r3, #0]
 8010fa4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8010fa8:	2b20      	cmp	r3, #32
 8010faa:	d10d      	bne.n	8010fc8 <MAP_searchCmdList+0x164>
 8010fac:	79ba      	ldrb	r2, [r7, #6]
 8010fae:	79fb      	ldrb	r3, [r7, #7]
 8010fb0:	3301      	adds	r3, #1
 8010fb2:	4952      	ldr	r1, [pc, #328]	; (80110fc <MAP_searchCmdList+0x298>)
 8010fb4:	0152      	lsls	r2, r2, #5
 8010fb6:	4413      	add	r3, r2
 8010fb8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010fbc:	897a      	ldrh	r2, [r7, #10]
 8010fbe:	429a      	cmp	r2, r3
 8010fc0:	d102      	bne.n	8010fc8 <MAP_searchCmdList+0x164>
 8010fc2:	2301      	movs	r3, #1
 8010fc4:	73fb      	strb	r3, [r7, #15]
 8010fc6:	e123      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 8010fc8:	79ba      	ldrb	r2, [r7, #6]
 8010fca:	79fb      	ldrb	r3, [r7, #7]
 8010fcc:	494c      	ldr	r1, [pc, #304]	; (8011100 <MAP_searchCmdList+0x29c>)
 8010fce:	0152      	lsls	r2, r2, #5
 8010fd0:	440a      	add	r2, r1
 8010fd2:	4413      	add	r3, r2
 8010fd4:	781b      	ldrb	r3, [r3, #0]
 8010fd6:	f003 0311 	and.w	r3, r3, #17
 8010fda:	2b10      	cmp	r3, #16
 8010fdc:	d10d      	bne.n	8010ffa <MAP_searchCmdList+0x196>
 8010fde:	79bb      	ldrb	r3, [r7, #6]
 8010fe0:	1c5a      	adds	r2, r3, #1
 8010fe2:	79fb      	ldrb	r3, [r7, #7]
 8010fe4:	4945      	ldr	r1, [pc, #276]	; (80110fc <MAP_searchCmdList+0x298>)
 8010fe6:	0152      	lsls	r2, r2, #5
 8010fe8:	4413      	add	r3, r2
 8010fea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010fee:	897a      	ldrh	r2, [r7, #10]
 8010ff0:	429a      	cmp	r2, r3
 8010ff2:	d102      	bne.n	8010ffa <MAP_searchCmdList+0x196>
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	73fb      	strb	r3, [r7, #15]
 8010ff8:	e10a      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 8010ffa:	79ba      	ldrb	r2, [r7, #6]
 8010ffc:	79fb      	ldrb	r3, [r7, #7]
 8010ffe:	4940      	ldr	r1, [pc, #256]	; (8011100 <MAP_searchCmdList+0x29c>)
 8011000:	0152      	lsls	r2, r2, #5
 8011002:	440a      	add	r2, r1
 8011004:	4413      	add	r3, r2
 8011006:	781b      	ldrb	r3, [r3, #0]
 8011008:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801100c:	2b40      	cmp	r3, #64	; 0x40
 801100e:	d10d      	bne.n	801102c <MAP_searchCmdList+0x1c8>
 8011010:	79bb      	ldrb	r3, [r7, #6]
 8011012:	1e5a      	subs	r2, r3, #1
 8011014:	79fb      	ldrb	r3, [r7, #7]
 8011016:	4939      	ldr	r1, [pc, #228]	; (80110fc <MAP_searchCmdList+0x298>)
 8011018:	0152      	lsls	r2, r2, #5
 801101a:	4413      	add	r3, r2
 801101c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011020:	897a      	ldrh	r2, [r7, #10]
 8011022:	429a      	cmp	r2, r3
 8011024:	d102      	bne.n	801102c <MAP_searchCmdList+0x1c8>
 8011026:	2302      	movs	r3, #2
 8011028:	73fb      	strb	r3, [r7, #15]
 801102a:	e0f1      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 801102c:	79ba      	ldrb	r2, [r7, #6]
 801102e:	79fb      	ldrb	r3, [r7, #7]
 8011030:	4933      	ldr	r1, [pc, #204]	; (8011100 <MAP_searchCmdList+0x29c>)
 8011032:	0152      	lsls	r2, r2, #5
 8011034:	440a      	add	r2, r1
 8011036:	4413      	add	r3, r2
 8011038:	781b      	ldrb	r3, [r3, #0]
 801103a:	f003 0388 	and.w	r3, r3, #136	; 0x88
 801103e:	2b80      	cmp	r3, #128	; 0x80
 8011040:	d10d      	bne.n	801105e <MAP_searchCmdList+0x1fa>
 8011042:	79ba      	ldrb	r2, [r7, #6]
 8011044:	79fb      	ldrb	r3, [r7, #7]
 8011046:	3b01      	subs	r3, #1
 8011048:	492c      	ldr	r1, [pc, #176]	; (80110fc <MAP_searchCmdList+0x298>)
 801104a:	0152      	lsls	r2, r2, #5
 801104c:	4413      	add	r3, r2
 801104e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011052:	897a      	ldrh	r2, [r7, #10]
 8011054:	429a      	cmp	r2, r3
 8011056:	d102      	bne.n	801105e <MAP_searchCmdList+0x1fa>
 8011058:	2303      	movs	r3, #3
 801105a:	73fb      	strb	r3, [r7, #15]
 801105c:	e0d8      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else   while (1);
 801105e:	e7fe      	b.n	801105e <MAP_searchCmdList+0x1fa>
		}
		else if (en_staDir == SOUTH) {
 8011060:	797b      	ldrb	r3, [r7, #5]
 8011062:	2b02      	cmp	r3, #2
 8011064:	d16c      	bne.n	8011140 <MAP_searchCmdList+0x2dc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 8011066:	79ba      	ldrb	r2, [r7, #6]
 8011068:	79fb      	ldrb	r3, [r7, #7]
 801106a:	4925      	ldr	r1, [pc, #148]	; (8011100 <MAP_searchCmdList+0x29c>)
 801106c:	0152      	lsls	r2, r2, #5
 801106e:	440a      	add	r2, r1
 8011070:	4413      	add	r3, r2
 8011072:	781b      	ldrb	r3, [r3, #0]
 8011074:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8011078:	2b40      	cmp	r3, #64	; 0x40
 801107a:	d10d      	bne.n	8011098 <MAP_searchCmdList+0x234>
 801107c:	79bb      	ldrb	r3, [r7, #6]
 801107e:	1e5a      	subs	r2, r3, #1
 8011080:	79fb      	ldrb	r3, [r7, #7]
 8011082:	491e      	ldr	r1, [pc, #120]	; (80110fc <MAP_searchCmdList+0x298>)
 8011084:	0152      	lsls	r2, r2, #5
 8011086:	4413      	add	r3, r2
 8011088:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801108c:	897a      	ldrh	r2, [r7, #10]
 801108e:	429a      	cmp	r2, r3
 8011090:	d102      	bne.n	8011098 <MAP_searchCmdList+0x234>
 8011092:	2302      	movs	r3, #2
 8011094:	73fb      	strb	r3, [r7, #15]
 8011096:	e0bb      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 8011098:	79ba      	ldrb	r2, [r7, #6]
 801109a:	79fb      	ldrb	r3, [r7, #7]
 801109c:	4918      	ldr	r1, [pc, #96]	; (8011100 <MAP_searchCmdList+0x29c>)
 801109e:	0152      	lsls	r2, r2, #5
 80110a0:	440a      	add	r2, r1
 80110a2:	4413      	add	r3, r2
 80110a4:	781b      	ldrb	r3, [r3, #0]
 80110a6:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80110aa:	2b20      	cmp	r3, #32
 80110ac:	d10d      	bne.n	80110ca <MAP_searchCmdList+0x266>
 80110ae:	79ba      	ldrb	r2, [r7, #6]
 80110b0:	79fb      	ldrb	r3, [r7, #7]
 80110b2:	3301      	adds	r3, #1
 80110b4:	4911      	ldr	r1, [pc, #68]	; (80110fc <MAP_searchCmdList+0x298>)
 80110b6:	0152      	lsls	r2, r2, #5
 80110b8:	4413      	add	r3, r2
 80110ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80110be:	897a      	ldrh	r2, [r7, #10]
 80110c0:	429a      	cmp	r2, r3
 80110c2:	d102      	bne.n	80110ca <MAP_searchCmdList+0x266>
 80110c4:	2301      	movs	r3, #1
 80110c6:	73fb      	strb	r3, [r7, #15]
 80110c8:	e0a2      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 80110ca:	79ba      	ldrb	r2, [r7, #6]
 80110cc:	79fb      	ldrb	r3, [r7, #7]
 80110ce:	490c      	ldr	r1, [pc, #48]	; (8011100 <MAP_searchCmdList+0x29c>)
 80110d0:	0152      	lsls	r2, r2, #5
 80110d2:	440a      	add	r2, r1
 80110d4:	4413      	add	r3, r2
 80110d6:	781b      	ldrb	r3, [r3, #0]
 80110d8:	f003 0388 	and.w	r3, r3, #136	; 0x88
 80110dc:	2b80      	cmp	r3, #128	; 0x80
 80110de:	d115      	bne.n	801110c <MAP_searchCmdList+0x2a8>
 80110e0:	79ba      	ldrb	r2, [r7, #6]
 80110e2:	79fb      	ldrb	r3, [r7, #7]
 80110e4:	3b01      	subs	r3, #1
 80110e6:	4905      	ldr	r1, [pc, #20]	; (80110fc <MAP_searchCmdList+0x298>)
 80110e8:	0152      	lsls	r2, r2, #5
 80110ea:	4413      	add	r3, r2
 80110ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80110f0:	897a      	ldrh	r2, [r7, #10]
 80110f2:	429a      	cmp	r2, r3
 80110f4:	d10a      	bne.n	801110c <MAP_searchCmdList+0x2a8>
 80110f6:	2303      	movs	r3, #3
 80110f8:	73fb      	strb	r3, [r7, #15]
 80110fa:	e089      	b.n	8011210 <MAP_searchCmdList+0x3ac>
 80110fc:	20000c78 	.word	0x20000c78
 8011100:	20000854 	.word	0x20000854
 8011104:	2000042d 	.word	0x2000042d
 8011108:	20000839 	.word	0x20000839
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 801110c:	79ba      	ldrb	r2, [r7, #6]
 801110e:	79fb      	ldrb	r3, [r7, #7]
 8011110:	495e      	ldr	r1, [pc, #376]	; (801128c <MAP_searchCmdList+0x428>)
 8011112:	0152      	lsls	r2, r2, #5
 8011114:	440a      	add	r2, r1
 8011116:	4413      	add	r3, r2
 8011118:	781b      	ldrb	r3, [r3, #0]
 801111a:	f003 0311 	and.w	r3, r3, #17
 801111e:	2b10      	cmp	r3, #16
 8011120:	d10d      	bne.n	801113e <MAP_searchCmdList+0x2da>
 8011122:	79bb      	ldrb	r3, [r7, #6]
 8011124:	1c5a      	adds	r2, r3, #1
 8011126:	79fb      	ldrb	r3, [r7, #7]
 8011128:	4959      	ldr	r1, [pc, #356]	; (8011290 <MAP_searchCmdList+0x42c>)
 801112a:	0152      	lsls	r2, r2, #5
 801112c:	4413      	add	r3, r2
 801112e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011132:	897a      	ldrh	r2, [r7, #10]
 8011134:	429a      	cmp	r2, r3
 8011136:	d102      	bne.n	801113e <MAP_searchCmdList+0x2da>
 8011138:	2300      	movs	r3, #0
 801113a:	73fb      	strb	r3, [r7, #15]
 801113c:	e068      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else   while (1);
 801113e:	e7fe      	b.n	801113e <MAP_searchCmdList+0x2da>
		}
		else if (en_staDir == WEST) {
 8011140:	797b      	ldrb	r3, [r7, #5]
 8011142:	2b03      	cmp	r3, #3
 8011144:	d164      	bne.n	8011210 <MAP_searchCmdList+0x3ac>
			if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 8011146:	79ba      	ldrb	r2, [r7, #6]
 8011148:	79fb      	ldrb	r3, [r7, #7]
 801114a:	4950      	ldr	r1, [pc, #320]	; (801128c <MAP_searchCmdList+0x428>)
 801114c:	0152      	lsls	r2, r2, #5
 801114e:	440a      	add	r2, r1
 8011150:	4413      	add	r3, r2
 8011152:	781b      	ldrb	r3, [r3, #0]
 8011154:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8011158:	2b80      	cmp	r3, #128	; 0x80
 801115a:	d10d      	bne.n	8011178 <MAP_searchCmdList+0x314>
 801115c:	79ba      	ldrb	r2, [r7, #6]
 801115e:	79fb      	ldrb	r3, [r7, #7]
 8011160:	3b01      	subs	r3, #1
 8011162:	494b      	ldr	r1, [pc, #300]	; (8011290 <MAP_searchCmdList+0x42c>)
 8011164:	0152      	lsls	r2, r2, #5
 8011166:	4413      	add	r3, r2
 8011168:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801116c:	897a      	ldrh	r2, [r7, #10]
 801116e:	429a      	cmp	r2, r3
 8011170:	d102      	bne.n	8011178 <MAP_searchCmdList+0x314>
 8011172:	2303      	movs	r3, #3
 8011174:	73fb      	strb	r3, [r7, #15]
 8011176:	e04b      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 8011178:	79ba      	ldrb	r2, [r7, #6]
 801117a:	79fb      	ldrb	r3, [r7, #7]
 801117c:	4943      	ldr	r1, [pc, #268]	; (801128c <MAP_searchCmdList+0x428>)
 801117e:	0152      	lsls	r2, r2, #5
 8011180:	440a      	add	r2, r1
 8011182:	4413      	add	r3, r2
 8011184:	781b      	ldrb	r3, [r3, #0]
 8011186:	f003 0311 	and.w	r3, r3, #17
 801118a:	2b10      	cmp	r3, #16
 801118c:	d10d      	bne.n	80111aa <MAP_searchCmdList+0x346>
 801118e:	79bb      	ldrb	r3, [r7, #6]
 8011190:	1c5a      	adds	r2, r3, #1
 8011192:	79fb      	ldrb	r3, [r7, #7]
 8011194:	493e      	ldr	r1, [pc, #248]	; (8011290 <MAP_searchCmdList+0x42c>)
 8011196:	0152      	lsls	r2, r2, #5
 8011198:	4413      	add	r3, r2
 801119a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801119e:	897a      	ldrh	r2, [r7, #10]
 80111a0:	429a      	cmp	r2, r3
 80111a2:	d102      	bne.n	80111aa <MAP_searchCmdList+0x346>
 80111a4:	2300      	movs	r3, #0
 80111a6:	73fb      	strb	r3, [r7, #15]
 80111a8:	e032      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 80111aa:	79ba      	ldrb	r2, [r7, #6]
 80111ac:	79fb      	ldrb	r3, [r7, #7]
 80111ae:	4937      	ldr	r1, [pc, #220]	; (801128c <MAP_searchCmdList+0x428>)
 80111b0:	0152      	lsls	r2, r2, #5
 80111b2:	440a      	add	r2, r1
 80111b4:	4413      	add	r3, r2
 80111b6:	781b      	ldrb	r3, [r3, #0]
 80111b8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80111bc:	2b40      	cmp	r3, #64	; 0x40
 80111be:	d10d      	bne.n	80111dc <MAP_searchCmdList+0x378>
 80111c0:	79bb      	ldrb	r3, [r7, #6]
 80111c2:	1e5a      	subs	r2, r3, #1
 80111c4:	79fb      	ldrb	r3, [r7, #7]
 80111c6:	4932      	ldr	r1, [pc, #200]	; (8011290 <MAP_searchCmdList+0x42c>)
 80111c8:	0152      	lsls	r2, r2, #5
 80111ca:	4413      	add	r3, r2
 80111cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80111d0:	897a      	ldrh	r2, [r7, #10]
 80111d2:	429a      	cmp	r2, r3
 80111d4:	d102      	bne.n	80111dc <MAP_searchCmdList+0x378>
 80111d6:	2302      	movs	r3, #2
 80111d8:	73fb      	strb	r3, [r7, #15]
 80111da:	e019      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 80111dc:	79ba      	ldrb	r2, [r7, #6]
 80111de:	79fb      	ldrb	r3, [r7, #7]
 80111e0:	492a      	ldr	r1, [pc, #168]	; (801128c <MAP_searchCmdList+0x428>)
 80111e2:	0152      	lsls	r2, r2, #5
 80111e4:	440a      	add	r2, r1
 80111e6:	4413      	add	r3, r2
 80111e8:	781b      	ldrb	r3, [r3, #0]
 80111ea:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80111ee:	2b20      	cmp	r3, #32
 80111f0:	d10d      	bne.n	801120e <MAP_searchCmdList+0x3aa>
 80111f2:	79ba      	ldrb	r2, [r7, #6]
 80111f4:	79fb      	ldrb	r3, [r7, #7]
 80111f6:	3301      	adds	r3, #1
 80111f8:	4925      	ldr	r1, [pc, #148]	; (8011290 <MAP_searchCmdList+0x42c>)
 80111fa:	0152      	lsls	r2, r2, #5
 80111fc:	4413      	add	r3, r2
 80111fe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011202:	897a      	ldrh	r2, [r7, #10]
 8011204:	429a      	cmp	r2, r3
 8011206:	d102      	bne.n	801120e <MAP_searchCmdList+0x3aa>
 8011208:	2301      	movs	r3, #1
 801120a:	73fb      	strb	r3, [r7, #15]
 801120c:	e000      	b.n	8011210 <MAP_searchCmdList+0x3ac>
			else   while (1);
 801120e:	e7fe      	b.n	801120e <MAP_searchCmdList+0x3aa>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// 
 8011210:	7bfa      	ldrb	r2, [r7, #15]
 8011212:	797b      	ldrb	r3, [r7, #5]
 8011214:	1ad3      	subs	r3, r2, r3
 8011216:	b2db      	uxtb	r3, r3
 8011218:	f003 0303 	and.w	r3, r3, #3
 801121c:	727b      	strb	r3, [r7, #9]
		en_staDir = en_nowDir;
 801121e:	7bfb      	ldrb	r3, [r7, #15]
 8011220:	717b      	strb	r3, [r7, #5]

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 8011222:	7bfb      	ldrb	r3, [r7, #15]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d103      	bne.n	8011230 <MAP_searchCmdList+0x3cc>
 8011228:	79bb      	ldrb	r3, [r7, #6]
 801122a:	3301      	adds	r3, #1
 801122c:	71bb      	strb	r3, [r7, #6]
 801122e:	e013      	b.n	8011258 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 8011230:	7bfb      	ldrb	r3, [r7, #15]
 8011232:	2b01      	cmp	r3, #1
 8011234:	d103      	bne.n	801123e <MAP_searchCmdList+0x3da>
 8011236:	79fb      	ldrb	r3, [r7, #7]
 8011238:	3301      	adds	r3, #1
 801123a:	71fb      	strb	r3, [r7, #7]
 801123c:	e00c      	b.n	8011258 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 801123e:	7bfb      	ldrb	r3, [r7, #15]
 8011240:	2b02      	cmp	r3, #2
 8011242:	d103      	bne.n	801124c <MAP_searchCmdList+0x3e8>
 8011244:	79bb      	ldrb	r3, [r7, #6]
 8011246:	3b01      	subs	r3, #1
 8011248:	71bb      	strb	r3, [r7, #6]
 801124a:	e005      	b.n	8011258 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 801124c:	7bfb      	ldrb	r3, [r7, #15]
 801124e:	2b03      	cmp	r3, #3
 8011250:	d102      	bne.n	8011258 <MAP_searchCmdList+0x3f4>
 8011252:	79fb      	ldrb	r3, [r7, #7]
 8011254:	3b01      	subs	r3, #1
 8011256:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 8011258:	7bfb      	ldrb	r3, [r7, #15]
 801125a:	717b      	strb	r3, [r7, #5]

//		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) break;
		if (us_cmap[uc_staY][uc_staX] == 0) {
 801125c:	79ba      	ldrb	r2, [r7, #6]
 801125e:	79fb      	ldrb	r3, [r7, #7]
 8011260:	490b      	ldr	r1, [pc, #44]	; (8011290 <MAP_searchCmdList+0x42c>)
 8011262:	0152      	lsls	r2, r2, #5
 8011264:	4413      	add	r3, r2
 8011266:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801126a:	2b00      	cmp	r3, #0
 801126c:	f47f ae0d 	bne.w	8010e8a <MAP_searchCmdList+0x26>
			Return_X = 0;
 8011270:	4b08      	ldr	r3, [pc, #32]	; (8011294 <MAP_searchCmdList+0x430>)
 8011272:	2200      	movs	r2, #0
 8011274:	701a      	strb	r2, [r3, #0]
			Return_Y = 0;
 8011276:	4b08      	ldr	r3, [pc, #32]	; (8011298 <MAP_searchCmdList+0x434>)
 8011278:	2200      	movs	r2, #0
 801127a:	701a      	strb	r2, [r3, #0]
		}
	}


	/*  */
	*en_endDir = en_staDir;
 801127c:	69fb      	ldr	r3, [r7, #28]
 801127e:	797a      	ldrb	r2, [r7, #5]
 8011280:	701a      	strb	r2, [r3, #0]
}
 8011282:	bf00      	nop
 8011284:	3710      	adds	r7, #16
 8011286:	46bd      	mov	sp, r7
 8011288:	bc90      	pop	{r4, r7}
 801128a:	4770      	bx	lr
 801128c:	20000854 	.word	0x20000854
 8011290:	20000c78 	.word	0x20000c78
 8011294:	2000042d 	.word	0x2000042d
 8011298:	20000839 	.word	0x20000839

0801129c <MAP_makeCmdList_dijkstra_modoki>:
	uint8_t uc_staY,					///< [in] Y
	enMAP_HEAD_DIR en_staDir,		///< [in] 
	uint8_t uc_endX,					///< [in] X
	uint8_t uc_endY,					///< [in] Y
	enMAP_HEAD_DIR* en_endDir		///< [out] 
) {
 801129c:	b490      	push	{r4, r7}
 801129e:	b086      	sub	sp, #24
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	4604      	mov	r4, r0
 80112a4:	4608      	mov	r0, r1
 80112a6:	4611      	mov	r1, r2
 80112a8:	461a      	mov	r2, r3
 80112aa:	4623      	mov	r3, r4
 80112ac:	71fb      	strb	r3, [r7, #7]
 80112ae:	4603      	mov	r3, r0
 80112b0:	71bb      	strb	r3, [r7, #6]
 80112b2:	460b      	mov	r3, r1
 80112b4:	717b      	strb	r3, [r7, #5]
 80112b6:	4613      	mov	r3, r2
 80112b8:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// 
	enMAP_HEAD_DIR	en_tempDir;									// 
//	USHORT			i;											// roop

	/*  */
	uc_goStep = 0;
 80112ba:	2300      	movs	r3, #0
 80112bc:	75fb      	strb	r3, [r7, #23]
	us_pt = 0;
 80112be:	2300      	movs	r3, #0
 80112c0:	82bb      	strh	r3, [r7, #20]

	/*  */
	while (1) {
		us_high = us_cmap[uc_staY][uc_staX];
 80112c2:	79ba      	ldrb	r2, [r7, #6]
 80112c4:	79fb      	ldrb	r3, [r7, #7]
 80112c6:	49a4      	ldr	r1, [pc, #656]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80112c8:	0152      	lsls	r2, r2, #5
 80112ca:	4413      	add	r3, r2
 80112cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80112d0:	823b      	strh	r3, [r7, #16]

		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) {
 80112d2:	79fa      	ldrb	r2, [r7, #7]
 80112d4:	793b      	ldrb	r3, [r7, #4]
 80112d6:	429a      	cmp	r2, r3
 80112d8:	d105      	bne.n	80112e6 <MAP_makeCmdList_dijkstra_modoki+0x4a>
 80112da:	79ba      	ldrb	r2, [r7, #6]
 80112dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80112e0:	429a      	cmp	r2, r3
 80112e2:	f000 820b 	beq.w	80116fc <MAP_makeCmdList_dijkstra_modoki+0x460>
			break;
		}
		
		if (en_staDir == NORTH) {
 80112e6:	797b      	ldrb	r3, [r7, #5]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d164      	bne.n	80113b6 <MAP_makeCmdList_dijkstra_modoki+0x11a>
			if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 80112ec:	79ba      	ldrb	r2, [r7, #6]
 80112ee:	79fb      	ldrb	r3, [r7, #7]
 80112f0:	499a      	ldr	r1, [pc, #616]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80112f2:	0152      	lsls	r2, r2, #5
 80112f4:	440a      	add	r2, r1
 80112f6:	4413      	add	r3, r2
 80112f8:	781b      	ldrb	r3, [r3, #0]
 80112fa:	f003 0311 	and.w	r3, r3, #17
 80112fe:	2b10      	cmp	r3, #16
 8011300:	d10d      	bne.n	801131e <MAP_makeCmdList_dijkstra_modoki+0x82>
 8011302:	79bb      	ldrb	r3, [r7, #6]
 8011304:	1c5a      	adds	r2, r3, #1
 8011306:	79fb      	ldrb	r3, [r7, #7]
 8011308:	4993      	ldr	r1, [pc, #588]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801130a:	0152      	lsls	r2, r2, #5
 801130c:	4413      	add	r3, r2
 801130e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011312:	8a3a      	ldrh	r2, [r7, #16]
 8011314:	429a      	cmp	r2, r3
 8011316:	d902      	bls.n	801131e <MAP_makeCmdList_dijkstra_modoki+0x82>
 8011318:	2300      	movs	r3, #0
 801131a:	74fb      	strb	r3, [r7, #19]
 801131c:	e188      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 801131e:	79ba      	ldrb	r2, [r7, #6]
 8011320:	79fb      	ldrb	r3, [r7, #7]
 8011322:	498e      	ldr	r1, [pc, #568]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8011324:	0152      	lsls	r2, r2, #5
 8011326:	440a      	add	r2, r1
 8011328:	4413      	add	r3, r2
 801132a:	781b      	ldrb	r3, [r3, #0]
 801132c:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8011330:	2b20      	cmp	r3, #32
 8011332:	d10d      	bne.n	8011350 <MAP_makeCmdList_dijkstra_modoki+0xb4>
 8011334:	79ba      	ldrb	r2, [r7, #6]
 8011336:	79fb      	ldrb	r3, [r7, #7]
 8011338:	3301      	adds	r3, #1
 801133a:	4987      	ldr	r1, [pc, #540]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801133c:	0152      	lsls	r2, r2, #5
 801133e:	4413      	add	r3, r2
 8011340:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011344:	8a3a      	ldrh	r2, [r7, #16]
 8011346:	429a      	cmp	r2, r3
 8011348:	d902      	bls.n	8011350 <MAP_makeCmdList_dijkstra_modoki+0xb4>
 801134a:	2301      	movs	r3, #1
 801134c:	74fb      	strb	r3, [r7, #19]
 801134e:	e16f      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 8011350:	79ba      	ldrb	r2, [r7, #6]
 8011352:	79fb      	ldrb	r3, [r7, #7]
 8011354:	4981      	ldr	r1, [pc, #516]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8011356:	0152      	lsls	r2, r2, #5
 8011358:	440a      	add	r2, r1
 801135a:	4413      	add	r3, r2
 801135c:	781b      	ldrb	r3, [r3, #0]
 801135e:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8011362:	2b80      	cmp	r3, #128	; 0x80
 8011364:	d10d      	bne.n	8011382 <MAP_makeCmdList_dijkstra_modoki+0xe6>
 8011366:	79ba      	ldrb	r2, [r7, #6]
 8011368:	79fb      	ldrb	r3, [r7, #7]
 801136a:	3b01      	subs	r3, #1
 801136c:	497a      	ldr	r1, [pc, #488]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801136e:	0152      	lsls	r2, r2, #5
 8011370:	4413      	add	r3, r2
 8011372:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011376:	8a3a      	ldrh	r2, [r7, #16]
 8011378:	429a      	cmp	r2, r3
 801137a:	d902      	bls.n	8011382 <MAP_makeCmdList_dijkstra_modoki+0xe6>
 801137c:	2303      	movs	r3, #3
 801137e:	74fb      	strb	r3, [r7, #19]
 8011380:	e156      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 8011382:	79ba      	ldrb	r2, [r7, #6]
 8011384:	79fb      	ldrb	r3, [r7, #7]
 8011386:	4975      	ldr	r1, [pc, #468]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8011388:	0152      	lsls	r2, r2, #5
 801138a:	440a      	add	r2, r1
 801138c:	4413      	add	r3, r2
 801138e:	781b      	ldrb	r3, [r3, #0]
 8011390:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8011394:	2b40      	cmp	r3, #64	; 0x40
 8011396:	d10d      	bne.n	80113b4 <MAP_makeCmdList_dijkstra_modoki+0x118>
 8011398:	79bb      	ldrb	r3, [r7, #6]
 801139a:	1e5a      	subs	r2, r3, #1
 801139c:	79fb      	ldrb	r3, [r7, #7]
 801139e:	496e      	ldr	r1, [pc, #440]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80113a0:	0152      	lsls	r2, r2, #5
 80113a2:	4413      	add	r3, r2
 80113a4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80113a8:	8a3a      	ldrh	r2, [r7, #16]
 80113aa:	429a      	cmp	r2, r3
 80113ac:	d902      	bls.n	80113b4 <MAP_makeCmdList_dijkstra_modoki+0x118>
 80113ae:	2302      	movs	r3, #2
 80113b0:	74fb      	strb	r3, [r7, #19]
 80113b2:	e13d      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 80113b4:	e7fe      	b.n	80113b4 <MAP_makeCmdList_dijkstra_modoki+0x118>
		}
		else if (en_staDir == EAST) {
 80113b6:	797b      	ldrb	r3, [r7, #5]
 80113b8:	2b01      	cmp	r3, #1
 80113ba:	d164      	bne.n	8011486 <MAP_makeCmdList_dijkstra_modoki+0x1ea>
			if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 80113bc:	79ba      	ldrb	r2, [r7, #6]
 80113be:	79fb      	ldrb	r3, [r7, #7]
 80113c0:	4966      	ldr	r1, [pc, #408]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80113c2:	0152      	lsls	r2, r2, #5
 80113c4:	440a      	add	r2, r1
 80113c6:	4413      	add	r3, r2
 80113c8:	781b      	ldrb	r3, [r3, #0]
 80113ca:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80113ce:	2b20      	cmp	r3, #32
 80113d0:	d10d      	bne.n	80113ee <MAP_makeCmdList_dijkstra_modoki+0x152>
 80113d2:	79ba      	ldrb	r2, [r7, #6]
 80113d4:	79fb      	ldrb	r3, [r7, #7]
 80113d6:	3301      	adds	r3, #1
 80113d8:	495f      	ldr	r1, [pc, #380]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80113da:	0152      	lsls	r2, r2, #5
 80113dc:	4413      	add	r3, r2
 80113de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80113e2:	8a3a      	ldrh	r2, [r7, #16]
 80113e4:	429a      	cmp	r2, r3
 80113e6:	d902      	bls.n	80113ee <MAP_makeCmdList_dijkstra_modoki+0x152>
 80113e8:	2301      	movs	r3, #1
 80113ea:	74fb      	strb	r3, [r7, #19]
 80113ec:	e120      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 80113ee:	79ba      	ldrb	r2, [r7, #6]
 80113f0:	79fb      	ldrb	r3, [r7, #7]
 80113f2:	495a      	ldr	r1, [pc, #360]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80113f4:	0152      	lsls	r2, r2, #5
 80113f6:	440a      	add	r2, r1
 80113f8:	4413      	add	r3, r2
 80113fa:	781b      	ldrb	r3, [r3, #0]
 80113fc:	f003 0311 	and.w	r3, r3, #17
 8011400:	2b10      	cmp	r3, #16
 8011402:	d10d      	bne.n	8011420 <MAP_makeCmdList_dijkstra_modoki+0x184>
 8011404:	79bb      	ldrb	r3, [r7, #6]
 8011406:	1c5a      	adds	r2, r3, #1
 8011408:	79fb      	ldrb	r3, [r7, #7]
 801140a:	4953      	ldr	r1, [pc, #332]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801140c:	0152      	lsls	r2, r2, #5
 801140e:	4413      	add	r3, r2
 8011410:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011414:	8a3a      	ldrh	r2, [r7, #16]
 8011416:	429a      	cmp	r2, r3
 8011418:	d902      	bls.n	8011420 <MAP_makeCmdList_dijkstra_modoki+0x184>
 801141a:	2300      	movs	r3, #0
 801141c:	74fb      	strb	r3, [r7, #19]
 801141e:	e107      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 8011420:	79ba      	ldrb	r2, [r7, #6]
 8011422:	79fb      	ldrb	r3, [r7, #7]
 8011424:	494d      	ldr	r1, [pc, #308]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8011426:	0152      	lsls	r2, r2, #5
 8011428:	440a      	add	r2, r1
 801142a:	4413      	add	r3, r2
 801142c:	781b      	ldrb	r3, [r3, #0]
 801142e:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8011432:	2b40      	cmp	r3, #64	; 0x40
 8011434:	d10d      	bne.n	8011452 <MAP_makeCmdList_dijkstra_modoki+0x1b6>
 8011436:	79bb      	ldrb	r3, [r7, #6]
 8011438:	1e5a      	subs	r2, r3, #1
 801143a:	79fb      	ldrb	r3, [r7, #7]
 801143c:	4946      	ldr	r1, [pc, #280]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801143e:	0152      	lsls	r2, r2, #5
 8011440:	4413      	add	r3, r2
 8011442:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011446:	8a3a      	ldrh	r2, [r7, #16]
 8011448:	429a      	cmp	r2, r3
 801144a:	d902      	bls.n	8011452 <MAP_makeCmdList_dijkstra_modoki+0x1b6>
 801144c:	2302      	movs	r3, #2
 801144e:	74fb      	strb	r3, [r7, #19]
 8011450:	e0ee      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 8011452:	79ba      	ldrb	r2, [r7, #6]
 8011454:	79fb      	ldrb	r3, [r7, #7]
 8011456:	4941      	ldr	r1, [pc, #260]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8011458:	0152      	lsls	r2, r2, #5
 801145a:	440a      	add	r2, r1
 801145c:	4413      	add	r3, r2
 801145e:	781b      	ldrb	r3, [r3, #0]
 8011460:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8011464:	2b80      	cmp	r3, #128	; 0x80
 8011466:	d10d      	bne.n	8011484 <MAP_makeCmdList_dijkstra_modoki+0x1e8>
 8011468:	79ba      	ldrb	r2, [r7, #6]
 801146a:	79fb      	ldrb	r3, [r7, #7]
 801146c:	3b01      	subs	r3, #1
 801146e:	493a      	ldr	r1, [pc, #232]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 8011470:	0152      	lsls	r2, r2, #5
 8011472:	4413      	add	r3, r2
 8011474:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011478:	8a3a      	ldrh	r2, [r7, #16]
 801147a:	429a      	cmp	r2, r3
 801147c:	d902      	bls.n	8011484 <MAP_makeCmdList_dijkstra_modoki+0x1e8>
 801147e:	2303      	movs	r3, #3
 8011480:	74fb      	strb	r3, [r7, #19]
 8011482:	e0d5      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 8011484:	e7fe      	b.n	8011484 <MAP_makeCmdList_dijkstra_modoki+0x1e8>
		}
		else if (en_staDir == SOUTH) {
 8011486:	797b      	ldrb	r3, [r7, #5]
 8011488:	2b02      	cmp	r3, #2
 801148a:	d169      	bne.n	8011560 <MAP_makeCmdList_dijkstra_modoki+0x2c4>
			if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 801148c:	79ba      	ldrb	r2, [r7, #6]
 801148e:	79fb      	ldrb	r3, [r7, #7]
 8011490:	4932      	ldr	r1, [pc, #200]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8011492:	0152      	lsls	r2, r2, #5
 8011494:	440a      	add	r2, r1
 8011496:	4413      	add	r3, r2
 8011498:	781b      	ldrb	r3, [r3, #0]
 801149a:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801149e:	2b40      	cmp	r3, #64	; 0x40
 80114a0:	d10d      	bne.n	80114be <MAP_makeCmdList_dijkstra_modoki+0x222>
 80114a2:	79bb      	ldrb	r3, [r7, #6]
 80114a4:	1e5a      	subs	r2, r3, #1
 80114a6:	79fb      	ldrb	r3, [r7, #7]
 80114a8:	492b      	ldr	r1, [pc, #172]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80114aa:	0152      	lsls	r2, r2, #5
 80114ac:	4413      	add	r3, r2
 80114ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80114b2:	8a3a      	ldrh	r2, [r7, #16]
 80114b4:	429a      	cmp	r2, r3
 80114b6:	d902      	bls.n	80114be <MAP_makeCmdList_dijkstra_modoki+0x222>
 80114b8:	2302      	movs	r3, #2
 80114ba:	74fb      	strb	r3, [r7, #19]
 80114bc:	e0b8      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 80114be:	79ba      	ldrb	r2, [r7, #6]
 80114c0:	79fb      	ldrb	r3, [r7, #7]
 80114c2:	4926      	ldr	r1, [pc, #152]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80114c4:	0152      	lsls	r2, r2, #5
 80114c6:	440a      	add	r2, r1
 80114c8:	4413      	add	r3, r2
 80114ca:	781b      	ldrb	r3, [r3, #0]
 80114cc:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80114d0:	2b20      	cmp	r3, #32
 80114d2:	d10d      	bne.n	80114f0 <MAP_makeCmdList_dijkstra_modoki+0x254>
 80114d4:	79ba      	ldrb	r2, [r7, #6]
 80114d6:	79fb      	ldrb	r3, [r7, #7]
 80114d8:	3301      	adds	r3, #1
 80114da:	491f      	ldr	r1, [pc, #124]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80114dc:	0152      	lsls	r2, r2, #5
 80114de:	4413      	add	r3, r2
 80114e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80114e4:	8a3a      	ldrh	r2, [r7, #16]
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d902      	bls.n	80114f0 <MAP_makeCmdList_dijkstra_modoki+0x254>
 80114ea:	2301      	movs	r3, #1
 80114ec:	74fb      	strb	r3, [r7, #19]
 80114ee:	e09f      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 80114f0:	79ba      	ldrb	r2, [r7, #6]
 80114f2:	79fb      	ldrb	r3, [r7, #7]
 80114f4:	4919      	ldr	r1, [pc, #100]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80114f6:	0152      	lsls	r2, r2, #5
 80114f8:	440a      	add	r2, r1
 80114fa:	4413      	add	r3, r2
 80114fc:	781b      	ldrb	r3, [r3, #0]
 80114fe:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8011502:	2b80      	cmp	r3, #128	; 0x80
 8011504:	d10d      	bne.n	8011522 <MAP_makeCmdList_dijkstra_modoki+0x286>
 8011506:	79ba      	ldrb	r2, [r7, #6]
 8011508:	79fb      	ldrb	r3, [r7, #7]
 801150a:	3b01      	subs	r3, #1
 801150c:	4912      	ldr	r1, [pc, #72]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801150e:	0152      	lsls	r2, r2, #5
 8011510:	4413      	add	r3, r2
 8011512:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011516:	8a3a      	ldrh	r2, [r7, #16]
 8011518:	429a      	cmp	r2, r3
 801151a:	d902      	bls.n	8011522 <MAP_makeCmdList_dijkstra_modoki+0x286>
 801151c:	2303      	movs	r3, #3
 801151e:	74fb      	strb	r3, [r7, #19]
 8011520:	e086      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 8011522:	79ba      	ldrb	r2, [r7, #6]
 8011524:	79fb      	ldrb	r3, [r7, #7]
 8011526:	490d      	ldr	r1, [pc, #52]	; (801155c <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8011528:	0152      	lsls	r2, r2, #5
 801152a:	440a      	add	r2, r1
 801152c:	4413      	add	r3, r2
 801152e:	781b      	ldrb	r3, [r3, #0]
 8011530:	f003 0311 	and.w	r3, r3, #17
 8011534:	2b10      	cmp	r3, #16
 8011536:	d10d      	bne.n	8011554 <MAP_makeCmdList_dijkstra_modoki+0x2b8>
 8011538:	79bb      	ldrb	r3, [r7, #6]
 801153a:	1c5a      	adds	r2, r3, #1
 801153c:	79fb      	ldrb	r3, [r7, #7]
 801153e:	4906      	ldr	r1, [pc, #24]	; (8011558 <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 8011540:	0152      	lsls	r2, r2, #5
 8011542:	4413      	add	r3, r2
 8011544:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011548:	8a3a      	ldrh	r2, [r7, #16]
 801154a:	429a      	cmp	r2, r3
 801154c:	d902      	bls.n	8011554 <MAP_makeCmdList_dijkstra_modoki+0x2b8>
 801154e:	2300      	movs	r3, #0
 8011550:	74fb      	strb	r3, [r7, #19]
 8011552:	e06d      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 8011554:	e7fe      	b.n	8011554 <MAP_makeCmdList_dijkstra_modoki+0x2b8>
 8011556:	bf00      	nop
 8011558:	20000c78 	.word	0x20000c78
 801155c:	20000854 	.word	0x20000854
		}
		else if (en_staDir == WEST) {
 8011560:	797b      	ldrb	r3, [r7, #5]
 8011562:	2b03      	cmp	r3, #3
 8011564:	d164      	bne.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 8011566:	79ba      	ldrb	r2, [r7, #6]
 8011568:	79fb      	ldrb	r3, [r7, #7]
 801156a:	4974      	ldr	r1, [pc, #464]	; (801173c <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 801156c:	0152      	lsls	r2, r2, #5
 801156e:	440a      	add	r2, r1
 8011570:	4413      	add	r3, r2
 8011572:	781b      	ldrb	r3, [r3, #0]
 8011574:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8011578:	2b80      	cmp	r3, #128	; 0x80
 801157a:	d10d      	bne.n	8011598 <MAP_makeCmdList_dijkstra_modoki+0x2fc>
 801157c:	79ba      	ldrb	r2, [r7, #6]
 801157e:	79fb      	ldrb	r3, [r7, #7]
 8011580:	3b01      	subs	r3, #1
 8011582:	496f      	ldr	r1, [pc, #444]	; (8011740 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 8011584:	0152      	lsls	r2, r2, #5
 8011586:	4413      	add	r3, r2
 8011588:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801158c:	8a3a      	ldrh	r2, [r7, #16]
 801158e:	429a      	cmp	r2, r3
 8011590:	d902      	bls.n	8011598 <MAP_makeCmdList_dijkstra_modoki+0x2fc>
 8011592:	2303      	movs	r3, #3
 8011594:	74fb      	strb	r3, [r7, #19]
 8011596:	e04b      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 8011598:	79ba      	ldrb	r2, [r7, #6]
 801159a:	79fb      	ldrb	r3, [r7, #7]
 801159c:	4967      	ldr	r1, [pc, #412]	; (801173c <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 801159e:	0152      	lsls	r2, r2, #5
 80115a0:	440a      	add	r2, r1
 80115a2:	4413      	add	r3, r2
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	f003 0311 	and.w	r3, r3, #17
 80115aa:	2b10      	cmp	r3, #16
 80115ac:	d10d      	bne.n	80115ca <MAP_makeCmdList_dijkstra_modoki+0x32e>
 80115ae:	79bb      	ldrb	r3, [r7, #6]
 80115b0:	1c5a      	adds	r2, r3, #1
 80115b2:	79fb      	ldrb	r3, [r7, #7]
 80115b4:	4962      	ldr	r1, [pc, #392]	; (8011740 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 80115b6:	0152      	lsls	r2, r2, #5
 80115b8:	4413      	add	r3, r2
 80115ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80115be:	8a3a      	ldrh	r2, [r7, #16]
 80115c0:	429a      	cmp	r2, r3
 80115c2:	d902      	bls.n	80115ca <MAP_makeCmdList_dijkstra_modoki+0x32e>
 80115c4:	2300      	movs	r3, #0
 80115c6:	74fb      	strb	r3, [r7, #19]
 80115c8:	e032      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 80115ca:	79ba      	ldrb	r2, [r7, #6]
 80115cc:	79fb      	ldrb	r3, [r7, #7]
 80115ce:	495b      	ldr	r1, [pc, #364]	; (801173c <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 80115d0:	0152      	lsls	r2, r2, #5
 80115d2:	440a      	add	r2, r1
 80115d4:	4413      	add	r3, r2
 80115d6:	781b      	ldrb	r3, [r3, #0]
 80115d8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80115dc:	2b40      	cmp	r3, #64	; 0x40
 80115de:	d10d      	bne.n	80115fc <MAP_makeCmdList_dijkstra_modoki+0x360>
 80115e0:	79bb      	ldrb	r3, [r7, #6]
 80115e2:	1e5a      	subs	r2, r3, #1
 80115e4:	79fb      	ldrb	r3, [r7, #7]
 80115e6:	4956      	ldr	r1, [pc, #344]	; (8011740 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 80115e8:	0152      	lsls	r2, r2, #5
 80115ea:	4413      	add	r3, r2
 80115ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80115f0:	8a3a      	ldrh	r2, [r7, #16]
 80115f2:	429a      	cmp	r2, r3
 80115f4:	d902      	bls.n	80115fc <MAP_makeCmdList_dijkstra_modoki+0x360>
 80115f6:	2302      	movs	r3, #2
 80115f8:	74fb      	strb	r3, [r7, #19]
 80115fa:	e019      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 80115fc:	79ba      	ldrb	r2, [r7, #6]
 80115fe:	79fb      	ldrb	r3, [r7, #7]
 8011600:	494e      	ldr	r1, [pc, #312]	; (801173c <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 8011602:	0152      	lsls	r2, r2, #5
 8011604:	440a      	add	r2, r1
 8011606:	4413      	add	r3, r2
 8011608:	781b      	ldrb	r3, [r3, #0]
 801160a:	f003 0322 	and.w	r3, r3, #34	; 0x22
 801160e:	2b20      	cmp	r3, #32
 8011610:	d10d      	bne.n	801162e <MAP_makeCmdList_dijkstra_modoki+0x392>
 8011612:	79ba      	ldrb	r2, [r7, #6]
 8011614:	79fb      	ldrb	r3, [r7, #7]
 8011616:	3301      	adds	r3, #1
 8011618:	4949      	ldr	r1, [pc, #292]	; (8011740 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 801161a:	0152      	lsls	r2, r2, #5
 801161c:	4413      	add	r3, r2
 801161e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011622:	8a3a      	ldrh	r2, [r7, #16]
 8011624:	429a      	cmp	r2, r3
 8011626:	d902      	bls.n	801162e <MAP_makeCmdList_dijkstra_modoki+0x392>
 8011628:	2301      	movs	r3, #1
 801162a:	74fb      	strb	r3, [r7, #19]
 801162c:	e000      	b.n	8011630 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 801162e:	e7fe      	b.n	801162e <MAP_makeCmdList_dijkstra_modoki+0x392>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// 
 8011630:	7cfa      	ldrb	r2, [r7, #19]
 8011632:	797b      	ldrb	r3, [r7, #5]
 8011634:	1ad3      	subs	r3, r2, r3
 8011636:	b2db      	uxtb	r3, r3
 8011638:	f003 0303 	and.w	r3, r3, #3
 801163c:	73fb      	strb	r3, [r7, #15]
		en_staDir = en_nowDir;
 801163e:	7cfb      	ldrb	r3, [r7, #19]
 8011640:	717b      	strb	r3, [r7, #5]

		if (en_tempDir == NORTH) {
 8011642:	7bfb      	ldrb	r3, [r7, #15]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d103      	bne.n	8011650 <MAP_makeCmdList_dijkstra_modoki+0x3b4>
			uc_goStep = uc_goStep + 2;
 8011648:	7dfb      	ldrb	r3, [r7, #23]
 801164a:	3302      	adds	r3, #2
 801164c:	75fb      	strb	r3, [r7, #23]
 801164e:	e037      	b.n	80116c0 <MAP_makeCmdList_dijkstra_modoki+0x424>
		}
		else if (en_tempDir == EAST) {
 8011650:	7bfb      	ldrb	r3, [r7, #15]
 8011652:	2b01      	cmp	r3, #1
 8011654:	d110      	bne.n	8011678 <MAP_makeCmdList_dijkstra_modoki+0x3dc>
			dcom[us_pt] = uc_goStep;
 8011656:	8abb      	ldrh	r3, [r7, #20]
 8011658:	493a      	ldr	r1, [pc, #232]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 801165a:	7dfa      	ldrb	r2, [r7, #23]
 801165c:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R90;
 801165e:	8abb      	ldrh	r3, [r7, #20]
 8011660:	3301      	adds	r3, #1
 8011662:	82bb      	strh	r3, [r7, #20]
 8011664:	8abb      	ldrh	r3, [r7, #20]
 8011666:	4a37      	ldr	r2, [pc, #220]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8011668:	2148      	movs	r1, #72	; 0x48
 801166a:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 801166c:	2302      	movs	r3, #2
 801166e:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 8011670:	8abb      	ldrh	r3, [r7, #20]
 8011672:	3301      	adds	r3, #1
 8011674:	82bb      	strh	r3, [r7, #20]
 8011676:	e023      	b.n	80116c0 <MAP_makeCmdList_dijkstra_modoki+0x424>
		}
		else if (en_tempDir == WEST) {
 8011678:	7bfb      	ldrb	r3, [r7, #15]
 801167a:	2b03      	cmp	r3, #3
 801167c:	d110      	bne.n	80116a0 <MAP_makeCmdList_dijkstra_modoki+0x404>
			dcom[us_pt] = uc_goStep;
 801167e:	8abb      	ldrh	r3, [r7, #20]
 8011680:	4930      	ldr	r1, [pc, #192]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8011682:	7dfa      	ldrb	r2, [r7, #23]
 8011684:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = L90;
 8011686:	8abb      	ldrh	r3, [r7, #20]
 8011688:	3301      	adds	r3, #1
 801168a:	82bb      	strh	r3, [r7, #20]
 801168c:	8abb      	ldrh	r3, [r7, #20]
 801168e:	4a2d      	ldr	r2, [pc, #180]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8011690:	2149      	movs	r1, #73	; 0x49
 8011692:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 8011694:	2302      	movs	r3, #2
 8011696:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 8011698:	8abb      	ldrh	r3, [r7, #20]
 801169a:	3301      	adds	r3, #1
 801169c:	82bb      	strh	r3, [r7, #20]
 801169e:	e00f      	b.n	80116c0 <MAP_makeCmdList_dijkstra_modoki+0x424>
		}
		else {
			dcom[us_pt] = uc_goStep;
 80116a0:	8abb      	ldrh	r3, [r7, #20]
 80116a2:	4928      	ldr	r1, [pc, #160]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 80116a4:	7dfa      	ldrb	r2, [r7, #23]
 80116a6:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R180;
 80116a8:	8abb      	ldrh	r3, [r7, #20]
 80116aa:	3301      	adds	r3, #1
 80116ac:	82bb      	strh	r3, [r7, #20]
 80116ae:	8abb      	ldrh	r3, [r7, #20]
 80116b0:	4a24      	ldr	r2, [pc, #144]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 80116b2:	214a      	movs	r1, #74	; 0x4a
 80116b4:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 80116b6:	2302      	movs	r3, #2
 80116b8:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 80116ba:	8abb      	ldrh	r3, [r7, #20]
 80116bc:	3301      	adds	r3, #1
 80116be:	82bb      	strh	r3, [r7, #20]
		}

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 80116c0:	7cfb      	ldrb	r3, [r7, #19]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d103      	bne.n	80116ce <MAP_makeCmdList_dijkstra_modoki+0x432>
 80116c6:	79bb      	ldrb	r3, [r7, #6]
 80116c8:	3301      	adds	r3, #1
 80116ca:	71bb      	strb	r3, [r7, #6]
 80116cc:	e013      	b.n	80116f6 <MAP_makeCmdList_dijkstra_modoki+0x45a>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 80116ce:	7cfb      	ldrb	r3, [r7, #19]
 80116d0:	2b01      	cmp	r3, #1
 80116d2:	d103      	bne.n	80116dc <MAP_makeCmdList_dijkstra_modoki+0x440>
 80116d4:	79fb      	ldrb	r3, [r7, #7]
 80116d6:	3301      	adds	r3, #1
 80116d8:	71fb      	strb	r3, [r7, #7]
 80116da:	e00c      	b.n	80116f6 <MAP_makeCmdList_dijkstra_modoki+0x45a>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 80116dc:	7cfb      	ldrb	r3, [r7, #19]
 80116de:	2b02      	cmp	r3, #2
 80116e0:	d103      	bne.n	80116ea <MAP_makeCmdList_dijkstra_modoki+0x44e>
 80116e2:	79bb      	ldrb	r3, [r7, #6]
 80116e4:	3b01      	subs	r3, #1
 80116e6:	71bb      	strb	r3, [r7, #6]
 80116e8:	e005      	b.n	80116f6 <MAP_makeCmdList_dijkstra_modoki+0x45a>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 80116ea:	7cfb      	ldrb	r3, [r7, #19]
 80116ec:	2b03      	cmp	r3, #3
 80116ee:	d102      	bne.n	80116f6 <MAP_makeCmdList_dijkstra_modoki+0x45a>
 80116f0:	79fb      	ldrb	r3, [r7, #7]
 80116f2:	3b01      	subs	r3, #1
 80116f4:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 80116f6:	7cfb      	ldrb	r3, [r7, #19]
 80116f8:	717b      	strb	r3, [r7, #5]
		us_high = us_cmap[uc_staY][uc_staX];
 80116fa:	e5e2      	b.n	80112c2 <MAP_makeCmdList_dijkstra_modoki+0x26>
			break;
 80116fc:	bf00      	nop
*/
//		if (us_cmap[uc_staY][uc_staX] == 0) break;
	}

	/*  */
	dcom[us_pt] = uc_goStep;
 80116fe:	8abb      	ldrh	r3, [r7, #20]
 8011700:	4910      	ldr	r1, [pc, #64]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8011702:	7dfa      	ldrb	r2, [r7, #23]
 8011704:	54ca      	strb	r2, [r1, r3]
	dcom[++us_pt] = STOP;
 8011706:	8abb      	ldrh	r3, [r7, #20]
 8011708:	3301      	adds	r3, #1
 801170a:	82bb      	strh	r3, [r7, #20]
 801170c:	8abb      	ldrh	r3, [r7, #20]
 801170e:	4a0d      	ldr	r2, [pc, #52]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8011710:	2100      	movs	r1, #0
 8011712:	54d1      	strb	r1, [r2, r3]
	dcom[++us_pt] = CEND;
 8011714:	8abb      	ldrh	r3, [r7, #20]
 8011716:	3301      	adds	r3, #1
 8011718:	82bb      	strh	r3, [r7, #20]
 801171a:	8abb      	ldrh	r3, [r7, #20]
 801171c:	4a09      	ldr	r2, [pc, #36]	; (8011744 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 801171e:	21fa      	movs	r1, #250	; 0xfa
 8011720:	54d1      	strb	r1, [r2, r3]
	us_totalCmd = us_pt + 1;			// 
 8011722:	8abb      	ldrh	r3, [r7, #20]
 8011724:	3301      	adds	r3, #1
 8011726:	b29a      	uxth	r2, r3
 8011728:	4b07      	ldr	r3, [pc, #28]	; (8011748 <MAP_makeCmdList_dijkstra_modoki+0x4ac>)
 801172a:	801a      	strh	r2, [r3, #0]


	/*  */
	*en_endDir = en_staDir;
 801172c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801172e:	797a      	ldrb	r2, [r7, #5]
 8011730:	701a      	strb	r2, [r3, #0]

}
 8011732:	bf00      	nop
 8011734:	3718      	adds	r7, #24
 8011736:	46bd      	mov	sp, r7
 8011738:	bc90      	pop	{r4, r7}
 801173a:	4770      	bx	lr
 801173c:	20000854 	.word	0x20000854
 8011740:	20000c78 	.word	0x20000c78
 8011744:	2000b284 	.word	0x2000b284
 8011748:	2000e340 	.word	0x2000e340

0801174c <FLASH_Lock>:
{
 801174c:	b480      	push	{r7}
 801174e:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8011750:	4b05      	ldr	r3, [pc, #20]	; (8011768 <FLASH_Lock+0x1c>)
 8011752:	695b      	ldr	r3, [r3, #20]
 8011754:	4a04      	ldr	r2, [pc, #16]	; (8011768 <FLASH_Lock+0x1c>)
 8011756:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801175a:	6153      	str	r3, [r2, #20]
}
 801175c:	bf00      	nop
 801175e:	46bd      	mov	sp, r7
 8011760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011764:	4770      	bx	lr
 8011766:	bf00      	nop
 8011768:	40022000 	.word	0x40022000

0801176c <FLASH_Unlock>:
{
 801176c:	b480      	push	{r7}
 801176e:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 8011770:	4b05      	ldr	r3, [pc, #20]	; (8011788 <FLASH_Unlock+0x1c>)
 8011772:	4a06      	ldr	r2, [pc, #24]	; (801178c <FLASH_Unlock+0x20>)
 8011774:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 8011776:	4b04      	ldr	r3, [pc, #16]	; (8011788 <FLASH_Unlock+0x1c>)
 8011778:	4a05      	ldr	r2, [pc, #20]	; (8011790 <FLASH_Unlock+0x24>)
 801177a:	609a      	str	r2, [r3, #8]
}
 801177c:	bf00      	nop
 801177e:	46bd      	mov	sp, r7
 8011780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011784:	4770      	bx	lr
 8011786:	bf00      	nop
 8011788:	40022000 	.word	0x40022000
 801178c:	45670123 	.word	0x45670123
 8011790:	cdef89ab 	.word	0xcdef89ab

08011794 <map_write>:


#include "search/map_flash.h"

void map_write(void)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b082      	sub	sp, #8
 8011798:	af00      	add	r7, sp, #0
	uint64_t *map_add;
	map_add = (uint64_t *)g_sysMap;
 801179a:	4b06      	ldr	r3, [pc, #24]	; (80117b4 <map_write+0x20>)
 801179c:	607b      	str	r3, [r7, #4]
	
	//DataFlash
//    FLASH_Erase(0x7F);  //reg127
	//DataFlash
    FLASH_WriteData(0x7F,(uint32_t)sta_add_127, map_add, 32*32);
 801179e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80117a2:	687a      	ldr	r2, [r7, #4]
 80117a4:	4904      	ldr	r1, [pc, #16]	; (80117b8 <map_write+0x24>)
 80117a6:	207f      	movs	r0, #127	; 0x7f
 80117a8:	f7f0 fa24 	bl	8001bf4 <FLASH_WriteData>
}
 80117ac:	bf00      	nop
 80117ae:	3708      	adds	r7, #8
 80117b0:	46bd      	mov	sp, r7
 80117b2:	bd80      	pop	{r7, pc}
 80117b4:	20000854 	.word	0x20000854
 80117b8:	0807f800 	.word	0x0807f800

080117bc <map_copy>:

void map_copy(void)
{
 80117bc:	b580      	push	{r7, lr}
 80117be:	b084      	sub	sp, #16
 80117c0:	af00      	add	r7, sp, #0
    uint64_t *map_add;
    map_add = (uint64_t *)&g_sysMap;
 80117c2:	4b0f      	ldr	r3, [pc, #60]	; (8011800 <map_copy+0x44>)
 80117c4:	60fb      	str	r3, [r7, #12]
    uint32_t read_address = sta_add_127;
 80117c6:	4b0f      	ldr	r3, [pc, #60]	; (8011804 <map_copy+0x48>)
 80117c8:	60bb      	str	r3, [r7, #8]

    for (uint16_t i = 0;i<MAP_X_SIZE*MAP_Y_SIZE;i += 8){
 80117ca:	2300      	movs	r3, #0
 80117cc:	80fb      	strh	r3, [r7, #6]
 80117ce:	e00d      	b.n	80117ec <map_copy+0x30>
	    FLASH_ReadData(read_address, map_add, 8);
 80117d0:	2208      	movs	r2, #8
 80117d2:	68f9      	ldr	r1, [r7, #12]
 80117d4:	68b8      	ldr	r0, [r7, #8]
 80117d6:	f7f0 fa33 	bl	8001c40 <FLASH_ReadData>
	    read_address +=8;
 80117da:	68bb      	ldr	r3, [r7, #8]
 80117dc:	3308      	adds	r3, #8
 80117de:	60bb      	str	r3, [r7, #8]
	    map_add++;
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	3308      	adds	r3, #8
 80117e4:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0;i<MAP_X_SIZE*MAP_Y_SIZE;i += 8){
 80117e6:	88fb      	ldrh	r3, [r7, #6]
 80117e8:	3308      	adds	r3, #8
 80117ea:	80fb      	strh	r3, [r7, #6]
 80117ec:	88fb      	ldrh	r3, [r7, #6]
 80117ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80117f2:	d3ed      	bcc.n	80117d0 <map_copy+0x14>
    }
}
 80117f4:	bf00      	nop
 80117f6:	bf00      	nop
 80117f8:	3710      	adds	r7, #16
 80117fa:	46bd      	mov	sp, r7
 80117fc:	bd80      	pop	{r7, pc}
 80117fe:	bf00      	nop
 8011800:	20000854 	.word	0x20000854
 8011804:	0807f800 	.word	0x0807f800

08011808 <map_erase>:

void map_erase(void)
{
 8011808:	b580      	push	{r7, lr}
 801180a:	af00      	add	r7, sp, #0
	FLASH_Unlock();
 801180c:	f7ff ffae 	bl	801176c <FLASH_Unlock>
	FLASH_Erase(0x7F);
 8011810:	207f      	movs	r0, #127	; 0x7f
 8011812:	f7f0 f983 	bl	8001b1c <FLASH_Erase>
	FLASH_Lock();
 8011816:	f7ff ff99 	bl	801174c <FLASH_Lock>
}
 801181a:	bf00      	nop
 801181c:	bd80      	pop	{r7, pc}
	...

08011820 <MAP_init>:
uint8_t			SLA_count = 30;

uint8_t near_wall = 0;

void MAP_init( void )
{
 8011820:	b580      	push	{r7, lr}
 8011822:	af00      	add	r7, sp, #0
//	uint8_t uc_dummy[ MAP_Y_SIZE ][ MAP_X_SIZE ];			// 

	/*  */
	en_Head		= NORTH;
 8011824:	4b09      	ldr	r3, [pc, #36]	; (801184c <MAP_init+0x2c>)
 8011826:	2200      	movs	r2, #0
 8011828:	701a      	strb	r2, [r3, #0]
	mx		= 0;
 801182a:	4b09      	ldr	r3, [pc, #36]	; (8011850 <MAP_init+0x30>)
 801182c:	2200      	movs	r2, #0
 801182e:	701a      	strb	r2, [r3, #0]
	my		= 0;
 8011830:	4b08      	ldr	r3, [pc, #32]	; (8011854 <MAP_init+0x34>)
 8011832:	2200      	movs	r2, #0
 8011834:	701a      	strb	r2, [r3, #0]
	MAP_clearMap();
 8011836:	f000 f913 	bl	8011a60 <MAP_clearMap>
	
	/*  */
	f_MoveBackDist = 0;
 801183a:	4b07      	ldr	r3, [pc, #28]	; (8011858 <MAP_init+0x38>)
 801183c:	f04f 0200 	mov.w	r2, #0
 8011840:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 8011842:	4b06      	ldr	r3, [pc, #24]	; (801185c <MAP_init+0x3c>)
 8011844:	2200      	movs	r2, #0
 8011846:	701a      	strb	r2, [r3, #0]

}
 8011848:	bf00      	nop
 801184a:	bd80      	pop	{r7, pc}
 801184c:	2000e750 	.word	0x2000e750
 8011850:	2000e753 	.word	0x2000e753
 8011854:	2000e749 	.word	0x2000e749
 8011858:	2000e74c 	.word	0x2000e74c
 801185c:	200002d6 	.word	0x200002d6

08011860 <MAP_Goal_init>:

void MAP_Goal_init( void )
{
 8011860:	b480      	push	{r7}
 8011862:	af00      	add	r7, sp, #0
	GOAL_MAP_X = GOAL_MAP_X_def;
 8011864:	4b05      	ldr	r3, [pc, #20]	; (801187c <MAP_Goal_init+0x1c>)
 8011866:	2201      	movs	r2, #1
 8011868:	701a      	strb	r2, [r3, #0]
	GOAL_MAP_Y = GOAL_MAP_Y_def;
 801186a:	4b05      	ldr	r3, [pc, #20]	; (8011880 <MAP_Goal_init+0x20>)
 801186c:	2200      	movs	r2, #0
 801186e:	701a      	strb	r2, [r3, #0]
}
 8011870:	bf00      	nop
 8011872:	46bd      	mov	sp, r7
 8011874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011878:	4770      	bx	lr
 801187a:	bf00      	nop
 801187c:	2000e748 	.word	0x2000e748
 8011880:	2000e751 	.word	0x2000e751

08011884 <MAP_setPos>:

//	Storage_Clear( sizeof(g_sysMap), ADR_MAP );			// 
}

void MAP_setPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b082      	sub	sp, #8
 8011888:	af00      	add	r7, sp, #0
 801188a:	4603      	mov	r3, r0
 801188c:	71fb      	strb	r3, [r7, #7]
 801188e:	460b      	mov	r3, r1
 8011890:	71bb      	strb	r3, [r7, #6]
 8011892:	4613      	mov	r3, r2
 8011894:	717b      	strb	r3, [r7, #5]
	mx		= uc_x;
 8011896:	4a09      	ldr	r2, [pc, #36]	; (80118bc <MAP_setPos+0x38>)
 8011898:	79fb      	ldrb	r3, [r7, #7]
 801189a:	7013      	strb	r3, [r2, #0]
	my		= uc_y;
 801189c:	4a08      	ldr	r2, [pc, #32]	; (80118c0 <MAP_setPos+0x3c>)
 801189e:	79bb      	ldrb	r3, [r7, #6]
 80118a0:	7013      	strb	r3, [r2, #0]
	en_Head		= en_dir;
 80118a2:	4a08      	ldr	r2, [pc, #32]	; (80118c4 <MAP_setPos+0x40>)
 80118a4:	797b      	ldrb	r3, [r7, #5]
 80118a6:	7013      	strb	r3, [r2, #0]
	
	MAP_setCmdPos( uc_x, uc_y, en_dir );
 80118a8:	797a      	ldrb	r2, [r7, #5]
 80118aa:	79b9      	ldrb	r1, [r7, #6]
 80118ac:	79fb      	ldrb	r3, [r7, #7]
 80118ae:	4618      	mov	r0, r3
 80118b0:	f7fd faec 	bl	800ee8c <MAP_setCmdPos>

}
 80118b4:	bf00      	nop
 80118b6:	3708      	adds	r7, #8
 80118b8:	46bd      	mov	sp, r7
 80118ba:	bd80      	pop	{r7, pc}
 80118bc:	2000e753 	.word	0x2000e753
 80118c0:	2000e749 	.word	0x2000e749
 80118c4:	2000e750 	.word	0x2000e750

080118c8 <MAP_showLog>:

void MAP_showLog( void )
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b082      	sub	sp, #8
 80118cc:	af00      	add	r7, sp, #0
	uint8_t	c_data;
	
	/* ---------- */
	/*    */
	/* ---------- */
	printf("\n\r  /* ---------- */   ");
 80118ce:	4857      	ldr	r0, [pc, #348]	; (8011a2c <MAP_showLog+0x164>)
 80118d0:	f005 fd32 	bl	8017338 <iprintf>
	printf("\n\r  /*    */   ");
 80118d4:	4856      	ldr	r0, [pc, #344]	; (8011a30 <MAP_showLog+0x168>)
 80118d6:	f005 fd2f 	bl	8017338 <iprintf>
	printf("\n\r  /* ---------- */   ");
 80118da:	4854      	ldr	r0, [pc, #336]	; (8011a2c <MAP_showLog+0x164>)
 80118dc:	f005 fd2c 	bl	8017338 <iprintf>

	printf("\n\r     ");
 80118e0:	4854      	ldr	r0, [pc, #336]	; (8011a34 <MAP_showLog+0x16c>)
 80118e2:	f005 fd29 	bl	8017338 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 80118e6:	2300      	movs	r3, #0
 80118e8:	80fb      	strh	r3, [r7, #6]
 80118ea:	e008      	b.n	80118fe <MAP_showLog+0x36>
		printf("._");
 80118ec:	4852      	ldr	r0, [pc, #328]	; (8011a38 <MAP_showLog+0x170>)
 80118ee:	f005 fd23 	bl	8017338 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 80118f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80118f6:	b29b      	uxth	r3, r3
 80118f8:	3301      	adds	r3, #1
 80118fa:	b29b      	uxth	r3, r3
 80118fc:	80fb      	strh	r3, [r7, #6]
 80118fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011902:	2b1f      	cmp	r3, #31
 8011904:	ddf2      	ble.n	80118ec <MAP_showLog+0x24>
	}
	printf(".\n\r");
 8011906:	484d      	ldr	r0, [pc, #308]	; (8011a3c <MAP_showLog+0x174>)
 8011908:	f005 fd16 	bl	8017338 <iprintf>
	
	for( y=MAP_Y_SIZE-1; y>-1; y-- ){
 801190c:	231f      	movs	r3, #31
 801190e:	80bb      	strh	r3, [r7, #4]
 8011910:	e05f      	b.n	80119d2 <MAP_showLog+0x10a>
		
		printf("   %2d",y);
 8011912:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8011916:	4619      	mov	r1, r3
 8011918:	4849      	ldr	r0, [pc, #292]	; (8011a40 <MAP_showLog+0x178>)
 801191a:	f005 fd0d 	bl	8017338 <iprintf>
		for( x=0; x<MAP_X_SIZE; x++){
 801191e:	2300      	movs	r3, #0
 8011920:	80fb      	strh	r3, [r7, #6]
 8011922:	e027      	b.n	8011974 <MAP_showLog+0xac>
			c_data = (uint8_t)g_sysMap[y][x];
 8011924:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8011928:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801192c:	4945      	ldr	r1, [pc, #276]	; (8011a44 <MAP_showLog+0x17c>)
 801192e:	0152      	lsls	r2, r2, #5
 8011930:	440a      	add	r2, r1
 8011932:	4413      	add	r3, r2
 8011934:	781b      	ldrb	r3, [r3, #0]
 8011936:	70fb      	strb	r3, [r7, #3]
			if ( ( c_data & 0x08 ) == 0 ){
 8011938:	78fb      	ldrb	r3, [r7, #3]
 801193a:	f003 0308 	and.w	r3, r3, #8
 801193e:	2b00      	cmp	r3, #0
 8011940:	d103      	bne.n	801194a <MAP_showLog+0x82>
				printf(".");
 8011942:	202e      	movs	r0, #46	; 0x2e
 8011944:	f005 fd0a 	bl	801735c <putchar>
 8011948:	e002      	b.n	8011950 <MAP_showLog+0x88>
			}
			else{
				printf("|");
 801194a:	207c      	movs	r0, #124	; 0x7c
 801194c:	f005 fd06 	bl	801735c <putchar>
			}
			if ( ( c_data & 0x04 ) == 0 ){
 8011950:	78fb      	ldrb	r3, [r7, #3]
 8011952:	f003 0304 	and.w	r3, r3, #4
 8011956:	2b00      	cmp	r3, #0
 8011958:	d103      	bne.n	8011962 <MAP_showLog+0x9a>
				printf(" ");
 801195a:	2020      	movs	r0, #32
 801195c:	f005 fcfe 	bl	801735c <putchar>
 8011960:	e002      	b.n	8011968 <MAP_showLog+0xa0>
			}
			else{
				printf("_");
 8011962:	205f      	movs	r0, #95	; 0x5f
 8011964:	f005 fcfa 	bl	801735c <putchar>
		for( x=0; x<MAP_X_SIZE; x++){
 8011968:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801196c:	b29b      	uxth	r3, r3
 801196e:	3301      	adds	r3, #1
 8011970:	b29b      	uxth	r3, r3
 8011972:	80fb      	strh	r3, [r7, #6]
 8011974:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011978:	2b1f      	cmp	r3, #31
 801197a:	ddd3      	ble.n	8011924 <MAP_showLog+0x5c>
			}
		}
		printf("|   ");
 801197c:	4832      	ldr	r0, [pc, #200]	; (8011a48 <MAP_showLog+0x180>)
 801197e:	f005 fcdb 	bl	8017338 <iprintf>
		
		for( x=0; x<MAP_X_SIZE; x++ ){
 8011982:	2300      	movs	r3, #0
 8011984:	80fb      	strh	r3, [r7, #6]
 8011986:	e017      	b.n	80119b8 <MAP_showLog+0xf0>
			c_data = g_sysMap[y][x];
 8011988:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 801198c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011990:	492c      	ldr	r1, [pc, #176]	; (8011a44 <MAP_showLog+0x17c>)
 8011992:	0152      	lsls	r2, r2, #5
 8011994:	440a      	add	r2, r1
 8011996:	4413      	add	r3, r2
 8011998:	781b      	ldrb	r3, [r3, #0]
 801199a:	70fb      	strb	r3, [r7, #3]
			c_data = c_data >> 4;
 801199c:	78fb      	ldrb	r3, [r7, #3]
 801199e:	091b      	lsrs	r3, r3, #4
 80119a0:	70fb      	strb	r3, [r7, #3]
			printf("%x", c_data);
 80119a2:	78fb      	ldrb	r3, [r7, #3]
 80119a4:	4619      	mov	r1, r3
 80119a6:	4829      	ldr	r0, [pc, #164]	; (8011a4c <MAP_showLog+0x184>)
 80119a8:	f005 fcc6 	bl	8017338 <iprintf>
		for( x=0; x<MAP_X_SIZE; x++ ){
 80119ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80119b0:	b29b      	uxth	r3, r3
 80119b2:	3301      	adds	r3, #1
 80119b4:	b29b      	uxth	r3, r3
 80119b6:	80fb      	strh	r3, [r7, #6]
 80119b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80119bc:	2b1f      	cmp	r3, #31
 80119be:	dde3      	ble.n	8011988 <MAP_showLog+0xc0>
		}
		
		printf("\n\r");
 80119c0:	4823      	ldr	r0, [pc, #140]	; (8011a50 <MAP_showLog+0x188>)
 80119c2:	f005 fcb9 	bl	8017338 <iprintf>
	for( y=MAP_Y_SIZE-1; y>-1; y-- ){
 80119c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80119ca:	b29b      	uxth	r3, r3
 80119cc:	3b01      	subs	r3, #1
 80119ce:	b29b      	uxth	r3, r3
 80119d0:	80bb      	strh	r3, [r7, #4]
 80119d2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	da9b      	bge.n	8011912 <MAP_showLog+0x4a>
	}
	
	printf("     ");
 80119da:	481e      	ldr	r0, [pc, #120]	; (8011a54 <MAP_showLog+0x18c>)
 80119dc:	f005 fcac 	bl	8017338 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 80119e0:	2300      	movs	r3, #0
 80119e2:	80fb      	strh	r3, [r7, #6]
 80119e4:	e017      	b.n	8011a16 <MAP_showLog+0x14e>
		printf("%2d",x%10);
 80119e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80119ea:	4b1b      	ldr	r3, [pc, #108]	; (8011a58 <MAP_showLog+0x190>)
 80119ec:	fb83 1302 	smull	r1, r3, r3, r2
 80119f0:	1099      	asrs	r1, r3, #2
 80119f2:	17d3      	asrs	r3, r2, #31
 80119f4:	1ac9      	subs	r1, r1, r3
 80119f6:	460b      	mov	r3, r1
 80119f8:	009b      	lsls	r3, r3, #2
 80119fa:	440b      	add	r3, r1
 80119fc:	005b      	lsls	r3, r3, #1
 80119fe:	1ad3      	subs	r3, r2, r3
 8011a00:	b21b      	sxth	r3, r3
 8011a02:	4619      	mov	r1, r3
 8011a04:	4815      	ldr	r0, [pc, #84]	; (8011a5c <MAP_showLog+0x194>)
 8011a06:	f005 fc97 	bl	8017338 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 8011a0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011a0e:	b29b      	uxth	r3, r3
 8011a10:	3301      	adds	r3, #1
 8011a12:	b29b      	uxth	r3, r3
 8011a14:	80fb      	strh	r3, [r7, #6]
 8011a16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011a1a:	2b1f      	cmp	r3, #31
 8011a1c:	dde3      	ble.n	80119e6 <MAP_showLog+0x11e>
	}
	printf("\n\r");
 8011a1e:	480c      	ldr	r0, [pc, #48]	; (8011a50 <MAP_showLog+0x188>)
 8011a20:	f005 fc8a 	bl	8017338 <iprintf>

}
 8011a24:	bf00      	nop
 8011a26:	3708      	adds	r7, #8
 8011a28:	46bd      	mov	sp, r7
 8011a2a:	bd80      	pop	{r7, pc}
 8011a2c:	0801c5ec 	.word	0x0801c5ec
 8011a30:	0801c604 	.word	0x0801c604
 8011a34:	0801c620 	.word	0x0801c620
 8011a38:	0801c628 	.word	0x0801c628
 8011a3c:	0801c62c 	.word	0x0801c62c
 8011a40:	0801c630 	.word	0x0801c630
 8011a44:	20000854 	.word	0x20000854
 8011a48:	0801c638 	.word	0x0801c638
 8011a4c:	0801c640 	.word	0x0801c640
 8011a50:	0801c644 	.word	0x0801c644
 8011a54:	0801c648 	.word	0x0801c648
 8011a58:	66666667 	.word	0x66666667
 8011a5c:	0801c650 	.word	0x0801c650

08011a60 <MAP_clearMap>:
		printf("\n\r");
	}
}

void MAP_clearMap( void )
{
 8011a60:	b480      	push	{r7}
 8011a62:	b083      	sub	sp, #12
 8011a64:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/*  */
	for ( y = 0; y < MAP_Y_SIZE; y++){
 8011a66:	2300      	movs	r3, #0
 8011a68:	80bb      	strh	r3, [r7, #4]
 8011a6a:	e059      	b.n	8011b20 <MAP_clearMap+0xc0>
		for( x = 0; x < MAP_X_SIZE; x++){
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	80fb      	strh	r3, [r7, #6]
 8011a70:	e050      	b.n	8011b14 <MAP_clearMap+0xb4>
			uc_data = 0x00;
 8011a72:	2300      	movs	r3, #0
 8011a74:	70fb      	strb	r3, [r7, #3]
			if ( ( x == 0) && ( y == 0 ) ) uc_data = 0xfe;
 8011a76:	88fb      	ldrh	r3, [r7, #6]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d105      	bne.n	8011a88 <MAP_clearMap+0x28>
 8011a7c:	88bb      	ldrh	r3, [r7, #4]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d102      	bne.n	8011a88 <MAP_clearMap+0x28>
 8011a82:	23fe      	movs	r3, #254	; 0xfe
 8011a84:	70fb      	strb	r3, [r7, #3]
 8011a86:	e03a      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( ( x == 1 ) && ( y == 0 ) ) uc_data = 0xcc;
 8011a88:	88fb      	ldrh	r3, [r7, #6]
 8011a8a:	2b01      	cmp	r3, #1
 8011a8c:	d105      	bne.n	8011a9a <MAP_clearMap+0x3a>
 8011a8e:	88bb      	ldrh	r3, [r7, #4]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d102      	bne.n	8011a9a <MAP_clearMap+0x3a>
 8011a94:	23cc      	movs	r3, #204	; 0xcc
 8011a96:	70fb      	strb	r3, [r7, #3]
 8011a98:	e031      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == 0 ) ) uc_data = 0x66;
 8011a9a:	88fb      	ldrh	r3, [r7, #6]
 8011a9c:	2b1f      	cmp	r3, #31
 8011a9e:	d105      	bne.n	8011aac <MAP_clearMap+0x4c>
 8011aa0:	88bb      	ldrh	r3, [r7, #4]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d102      	bne.n	8011aac <MAP_clearMap+0x4c>
 8011aa6:	2366      	movs	r3, #102	; 0x66
 8011aa8:	70fb      	strb	r3, [r7, #3]
 8011aaa:	e028      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( ( x == 0 ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x99;
 8011aac:	88fb      	ldrh	r3, [r7, #6]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d105      	bne.n	8011abe <MAP_clearMap+0x5e>
 8011ab2:	88bb      	ldrh	r3, [r7, #4]
 8011ab4:	2b1f      	cmp	r3, #31
 8011ab6:	d102      	bne.n	8011abe <MAP_clearMap+0x5e>
 8011ab8:	2399      	movs	r3, #153	; 0x99
 8011aba:	70fb      	strb	r3, [r7, #3]
 8011abc:	e01f      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x33;
 8011abe:	88fb      	ldrh	r3, [r7, #6]
 8011ac0:	2b1f      	cmp	r3, #31
 8011ac2:	d105      	bne.n	8011ad0 <MAP_clearMap+0x70>
 8011ac4:	88bb      	ldrh	r3, [r7, #4]
 8011ac6:	2b1f      	cmp	r3, #31
 8011ac8:	d102      	bne.n	8011ad0 <MAP_clearMap+0x70>
 8011aca:	2333      	movs	r3, #51	; 0x33
 8011acc:	70fb      	strb	r3, [r7, #3]
 8011ace:	e016      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( x == 0 ) uc_data = 0x88;
 8011ad0:	88fb      	ldrh	r3, [r7, #6]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d102      	bne.n	8011adc <MAP_clearMap+0x7c>
 8011ad6:	2388      	movs	r3, #136	; 0x88
 8011ad8:	70fb      	strb	r3, [r7, #3]
 8011ada:	e010      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( x == (MAP_X_SIZE-1) ) uc_data = 0x22;
 8011adc:	88fb      	ldrh	r3, [r7, #6]
 8011ade:	2b1f      	cmp	r3, #31
 8011ae0:	d102      	bne.n	8011ae8 <MAP_clearMap+0x88>
 8011ae2:	2322      	movs	r3, #34	; 0x22
 8011ae4:	70fb      	strb	r3, [r7, #3]
 8011ae6:	e00a      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( y == 0 ) uc_data = 0x44;
 8011ae8:	88bb      	ldrh	r3, [r7, #4]
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d102      	bne.n	8011af4 <MAP_clearMap+0x94>
 8011aee:	2344      	movs	r3, #68	; 0x44
 8011af0:	70fb      	strb	r3, [r7, #3]
 8011af2:	e004      	b.n	8011afe <MAP_clearMap+0x9e>
			else if ( y == (MAP_Y_SIZE-1) ) uc_data = 0x11;
 8011af4:	88bb      	ldrh	r3, [r7, #4]
 8011af6:	2b1f      	cmp	r3, #31
 8011af8:	d101      	bne.n	8011afe <MAP_clearMap+0x9e>
 8011afa:	2311      	movs	r3, #17
 8011afc:	70fb      	strb	r3, [r7, #3]
			g_sysMap[y][x] = uc_data;
 8011afe:	88ba      	ldrh	r2, [r7, #4]
 8011b00:	88fb      	ldrh	r3, [r7, #6]
 8011b02:	490c      	ldr	r1, [pc, #48]	; (8011b34 <MAP_clearMap+0xd4>)
 8011b04:	0152      	lsls	r2, r2, #5
 8011b06:	440a      	add	r2, r1
 8011b08:	4413      	add	r3, r2
 8011b0a:	78fa      	ldrb	r2, [r7, #3]
 8011b0c:	701a      	strb	r2, [r3, #0]
		for( x = 0; x < MAP_X_SIZE; x++){
 8011b0e:	88fb      	ldrh	r3, [r7, #6]
 8011b10:	3301      	adds	r3, #1
 8011b12:	80fb      	strh	r3, [r7, #6]
 8011b14:	88fb      	ldrh	r3, [r7, #6]
 8011b16:	2b1f      	cmp	r3, #31
 8011b18:	d9ab      	bls.n	8011a72 <MAP_clearMap+0x12>
	for ( y = 0; y < MAP_Y_SIZE; y++){
 8011b1a:	88bb      	ldrh	r3, [r7, #4]
 8011b1c:	3301      	adds	r3, #1
 8011b1e:	80bb      	strh	r3, [r7, #4]
 8011b20:	88bb      	ldrh	r3, [r7, #4]
 8011b22:	2b1f      	cmp	r3, #31
 8011b24:	d9a2      	bls.n	8011a6c <MAP_clearMap+0xc>
		}
	}

}
 8011b26:	bf00      	nop
 8011b28:	bf00      	nop
 8011b2a:	370c      	adds	r7, #12
 8011b2c:	46bd      	mov	sp, r7
 8011b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b32:	4770      	bx	lr
 8011b34:	20000854 	.word	0x20000854

08011b38 <MAP_getWallData>:

uint8_t MAP_getWallData( void )
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b082      	sub	sp, #8
 8011b3c:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

//	LED_offAll();			// debug

	// 
	uc_wall = 0;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 8011b42:	f7fc f9e3 	bl	800df0c <DIST_isWall_FRONT>
 8011b46:	4603      	mov	r3, r0
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d003      	beq.n	8011b54 <MAP_getWallData+0x1c>
		uc_wall = uc_wall | 0x11;
 8011b4c:	79fb      	ldrb	r3, [r7, #7]
 8011b4e:	f043 0311 	orr.w	r3, r3, #17
 8011b52:	71fb      	strb	r3, [r7, #7]
//		LED_on(LED3);			// debug
//		LED_on(LED2);			// debug
	}
	if( TRUE == DIST_isWall_L_SIDE() ){
 8011b54:	f7fc fa0c 	bl	800df70 <DIST_isWall_L_SIDE>
 8011b58:	4603      	mov	r3, r0
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d003      	beq.n	8011b66 <MAP_getWallData+0x2e>
//		LED_on(LED0);			// debug
		uc_wall = uc_wall | 0x88;
 8011b5e:	79fb      	ldrb	r3, [r7, #7]
 8011b60:	f063 0377 	orn	r3, r3, #119	; 0x77
 8011b64:	71fb      	strb	r3, [r7, #7]
	}
	if( TRUE == DIST_isWall_R_SIDE() ){
 8011b66:	f7fc f9ed 	bl	800df44 <DIST_isWall_R_SIDE>
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d003      	beq.n	8011b78 <MAP_getWallData+0x40>
//		LED_on(LED1);			// debug
		uc_wall = uc_wall | 0x22;
 8011b70:	79fb      	ldrb	r3, [r7, #7]
 8011b72:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 8011b76:	71fb      	strb	r3, [r7, #7]
	}
	if(DIST_getNowVal(DIST_SEN_L_SIDE)>L_SIDE_REF){
 8011b78:	2003      	movs	r0, #3
 8011b7a:	f7fb fed5 	bl	800d928 <DIST_getNowVal>
 8011b7e:	4603      	mov	r3, r0
 8011b80:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 8011b84:	dd02      	ble.n	8011b8c <MAP_getWallData+0x54>
		near_wall = 1;
 8011b86:	4b16      	ldr	r3, [pc, #88]	; (8011be0 <MAP_getWallData+0xa8>)
 8011b88:	2201      	movs	r2, #1
 8011b8a:	701a      	strb	r2, [r3, #0]
	}
	if(DIST_getNowVal(DIST_SEN_R_SIDE)>R_SIDE_REF){
 8011b8c:	2002      	movs	r0, #2
 8011b8e:	f7fb fecb 	bl	800d928 <DIST_getNowVal>
 8011b92:	4603      	mov	r3, r0
 8011b94:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 8011b98:	dd02      	ble.n	8011ba0 <MAP_getWallData+0x68>
		near_wall = 1;
 8011b9a:	4b11      	ldr	r3, [pc, #68]	; (8011be0 <MAP_getWallData+0xa8>)
 8011b9c:	2201      	movs	r2, #1
 8011b9e:	701a      	strb	r2, [r3, #0]
	}

	// 
	if		( en_Head == EAST ){
 8011ba0:	4b10      	ldr	r3, [pc, #64]	; (8011be4 <MAP_getWallData+0xac>)
 8011ba2:	781b      	ldrb	r3, [r3, #0]
 8011ba4:	2b01      	cmp	r3, #1
 8011ba6:	d103      	bne.n	8011bb0 <MAP_getWallData+0x78>
		uc_wall = uc_wall >> 3;
 8011ba8:	79fb      	ldrb	r3, [r7, #7]
 8011baa:	08db      	lsrs	r3, r3, #3
 8011bac:	71fb      	strb	r3, [r7, #7]
 8011bae:	e00e      	b.n	8011bce <MAP_getWallData+0x96>
	}
	else if ( en_Head == SOUTH ){
 8011bb0:	4b0c      	ldr	r3, [pc, #48]	; (8011be4 <MAP_getWallData+0xac>)
 8011bb2:	781b      	ldrb	r3, [r3, #0]
 8011bb4:	2b02      	cmp	r3, #2
 8011bb6:	d103      	bne.n	8011bc0 <MAP_getWallData+0x88>
		uc_wall = uc_wall >> 2;
 8011bb8:	79fb      	ldrb	r3, [r7, #7]
 8011bba:	089b      	lsrs	r3, r3, #2
 8011bbc:	71fb      	strb	r3, [r7, #7]
 8011bbe:	e006      	b.n	8011bce <MAP_getWallData+0x96>
	}
	else if ( en_Head == WEST ){
 8011bc0:	4b08      	ldr	r3, [pc, #32]	; (8011be4 <MAP_getWallData+0xac>)
 8011bc2:	781b      	ldrb	r3, [r3, #0]
 8011bc4:	2b03      	cmp	r3, #3
 8011bc6:	d102      	bne.n	8011bce <MAP_getWallData+0x96>
		uc_wall = uc_wall >> 1;
 8011bc8:	79fb      	ldrb	r3, [r7, #7]
 8011bca:	085b      	lsrs	r3, r3, #1
 8011bcc:	71fb      	strb	r3, [r7, #7]
	}

	//	
	return ( uc_wall | 0xf0 );
 8011bce:	79fb      	ldrb	r3, [r7, #7]
 8011bd0:	f063 030f 	orn	r3, r3, #15
 8011bd4:	b2db      	uxtb	r3, r3
}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	3708      	adds	r7, #8
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	bd80      	pop	{r7, pc}
 8011bde:	bf00      	nop
 8011be0:	200002da 	.word	0x200002da
 8011be4:	2000e750 	.word	0x2000e750

08011be8 <MAP_makeMapData>:

void MAP_makeMapData( void )
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b082      	sub	sp, #8
 8011bec:	af00      	add	r7, sp, #0
	uint8_t uc_wall;

	//	
	if ( ( mx == 0 ) && ( my == 0 ) ){
 8011bee:	4b66      	ldr	r3, [pc, #408]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011bf0:	781b      	ldrb	r3, [r3, #0]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d106      	bne.n	8011c04 <MAP_makeMapData+0x1c>
 8011bf6:	4b65      	ldr	r3, [pc, #404]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011bf8:	781b      	ldrb	r3, [r3, #0]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d102      	bne.n	8011c04 <MAP_makeMapData+0x1c>
		uc_wall = 0xfe;
 8011bfe:	23fe      	movs	r3, #254	; 0xfe
 8011c00:	71fb      	strb	r3, [r7, #7]
 8011c02:	e003      	b.n	8011c0c <MAP_makeMapData+0x24>
	}
	else{
		uc_wall = MAP_getWallData();
 8011c04:	f7ff ff98 	bl	8011b38 <MAP_getWallData>
 8011c08:	4603      	mov	r3, r0
 8011c0a:	71fb      	strb	r3, [r7, #7]
	}
	g_sysMap[my][mx] = uc_wall;
 8011c0c:	4b5f      	ldr	r3, [pc, #380]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011c0e:	781b      	ldrb	r3, [r3, #0]
 8011c10:	4618      	mov	r0, r3
 8011c12:	4b5d      	ldr	r3, [pc, #372]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011c14:	781b      	ldrb	r3, [r3, #0]
 8011c16:	4619      	mov	r1, r3
 8011c18:	4a5d      	ldr	r2, [pc, #372]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011c1a:	0143      	lsls	r3, r0, #5
 8011c1c:	4413      	add	r3, r2
 8011c1e:	440b      	add	r3, r1
 8011c20:	79fa      	ldrb	r2, [r7, #7]
 8011c22:	701a      	strb	r2, [r3, #0]

	//	
	if ( mx != (MAP_X_SIZE-1) ){
 8011c24:	4b58      	ldr	r3, [pc, #352]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011c26:	781b      	ldrb	r3, [r3, #0]
 8011c28:	2b1f      	cmp	r3, #31
 8011c2a:	d026      	beq.n	8011c7a <MAP_makeMapData+0x92>
		g_sysMap[my][mx+1] = ( g_sysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 8011c2c:	4b57      	ldr	r3, [pc, #348]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011c2e:	781b      	ldrb	r3, [r3, #0]
 8011c30:	461a      	mov	r2, r3
 8011c32:	4b55      	ldr	r3, [pc, #340]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011c34:	781b      	ldrb	r3, [r3, #0]
 8011c36:	3301      	adds	r3, #1
 8011c38:	4955      	ldr	r1, [pc, #340]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011c3a:	0152      	lsls	r2, r2, #5
 8011c3c:	440a      	add	r2, r1
 8011c3e:	4413      	add	r3, r2
 8011c40:	781b      	ldrb	r3, [r3, #0]
 8011c42:	b25b      	sxtb	r3, r3
 8011c44:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8011c48:	b25b      	sxtb	r3, r3
 8011c4a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011c4e:	b25a      	sxtb	r2, r3
 8011c50:	79fb      	ldrb	r3, [r7, #7]
 8011c52:	009b      	lsls	r3, r3, #2
 8011c54:	b25b      	sxtb	r3, r3
 8011c56:	f003 0308 	and.w	r3, r3, #8
 8011c5a:	b25b      	sxtb	r3, r3
 8011c5c:	4313      	orrs	r3, r2
 8011c5e:	b259      	sxtb	r1, r3
 8011c60:	4b4a      	ldr	r3, [pc, #296]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011c62:	781b      	ldrb	r3, [r3, #0]
 8011c64:	461a      	mov	r2, r3
 8011c66:	4b48      	ldr	r3, [pc, #288]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011c68:	781b      	ldrb	r3, [r3, #0]
 8011c6a:	3301      	adds	r3, #1
 8011c6c:	b2c8      	uxtb	r0, r1
 8011c6e:	4948      	ldr	r1, [pc, #288]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011c70:	0152      	lsls	r2, r2, #5
 8011c72:	440a      	add	r2, r1
 8011c74:	4413      	add	r3, r2
 8011c76:	4602      	mov	r2, r0
 8011c78:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 8011c7a:	4b43      	ldr	r3, [pc, #268]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011c7c:	781b      	ldrb	r3, [r3, #0]
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d027      	beq.n	8011cd2 <MAP_makeMapData+0xea>
		g_sysMap[my][mx-1] = ( g_sysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 8011c82:	4b42      	ldr	r3, [pc, #264]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011c84:	781b      	ldrb	r3, [r3, #0]
 8011c86:	461a      	mov	r2, r3
 8011c88:	4b3f      	ldr	r3, [pc, #252]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011c8a:	781b      	ldrb	r3, [r3, #0]
 8011c8c:	3b01      	subs	r3, #1
 8011c8e:	4940      	ldr	r1, [pc, #256]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011c90:	0152      	lsls	r2, r2, #5
 8011c92:	440a      	add	r2, r1
 8011c94:	4413      	add	r3, r2
 8011c96:	781b      	ldrb	r3, [r3, #0]
 8011c98:	b25b      	sxtb	r3, r3
 8011c9a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8011c9e:	b25b      	sxtb	r3, r3
 8011ca0:	f043 0320 	orr.w	r3, r3, #32
 8011ca4:	b25a      	sxtb	r2, r3
 8011ca6:	79fb      	ldrb	r3, [r7, #7]
 8011ca8:	089b      	lsrs	r3, r3, #2
 8011caa:	b2db      	uxtb	r3, r3
 8011cac:	b25b      	sxtb	r3, r3
 8011cae:	f003 0302 	and.w	r3, r3, #2
 8011cb2:	b25b      	sxtb	r3, r3
 8011cb4:	4313      	orrs	r3, r2
 8011cb6:	b259      	sxtb	r1, r3
 8011cb8:	4b34      	ldr	r3, [pc, #208]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011cba:	781b      	ldrb	r3, [r3, #0]
 8011cbc:	461a      	mov	r2, r3
 8011cbe:	4b32      	ldr	r3, [pc, #200]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011cc0:	781b      	ldrb	r3, [r3, #0]
 8011cc2:	3b01      	subs	r3, #1
 8011cc4:	b2c8      	uxtb	r0, r1
 8011cc6:	4932      	ldr	r1, [pc, #200]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011cc8:	0152      	lsls	r2, r2, #5
 8011cca:	440a      	add	r2, r1
 8011ccc:	4413      	add	r3, r2
 8011cce:	4602      	mov	r2, r0
 8011cd0:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 8011cd2:	4b2e      	ldr	r3, [pc, #184]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	2b1f      	cmp	r3, #31
 8011cd8:	d026      	beq.n	8011d28 <MAP_makeMapData+0x140>
		g_sysMap[my+1][mx] = ( g_sysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 8011cda:	4b2c      	ldr	r3, [pc, #176]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011cdc:	781b      	ldrb	r3, [r3, #0]
 8011cde:	3301      	adds	r3, #1
 8011ce0:	4a29      	ldr	r2, [pc, #164]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011ce2:	7812      	ldrb	r2, [r2, #0]
 8011ce4:	4611      	mov	r1, r2
 8011ce6:	4a2a      	ldr	r2, [pc, #168]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011ce8:	015b      	lsls	r3, r3, #5
 8011cea:	4413      	add	r3, r2
 8011cec:	440b      	add	r3, r1
 8011cee:	781b      	ldrb	r3, [r3, #0]
 8011cf0:	b25b      	sxtb	r3, r3
 8011cf2:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8011cf6:	b25b      	sxtb	r3, r3
 8011cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cfc:	b25a      	sxtb	r2, r3
 8011cfe:	79fb      	ldrb	r3, [r7, #7]
 8011d00:	009b      	lsls	r3, r3, #2
 8011d02:	b25b      	sxtb	r3, r3
 8011d04:	f003 0304 	and.w	r3, r3, #4
 8011d08:	b25b      	sxtb	r3, r3
 8011d0a:	4313      	orrs	r3, r2
 8011d0c:	b259      	sxtb	r1, r3
 8011d0e:	4b1f      	ldr	r3, [pc, #124]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011d10:	781b      	ldrb	r3, [r3, #0]
 8011d12:	3301      	adds	r3, #1
 8011d14:	4a1c      	ldr	r2, [pc, #112]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011d16:	7812      	ldrb	r2, [r2, #0]
 8011d18:	4610      	mov	r0, r2
 8011d1a:	b2c9      	uxtb	r1, r1
 8011d1c:	4a1c      	ldr	r2, [pc, #112]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011d1e:	015b      	lsls	r3, r3, #5
 8011d20:	4413      	add	r3, r2
 8011d22:	4403      	add	r3, r0
 8011d24:	460a      	mov	r2, r1
 8011d26:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 8011d28:	4b18      	ldr	r3, [pc, #96]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011d2a:	781b      	ldrb	r3, [r3, #0]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d027      	beq.n	8011d80 <MAP_makeMapData+0x198>
		g_sysMap[my-1][mx] = ( g_sysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 8011d30:	4b16      	ldr	r3, [pc, #88]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011d32:	781b      	ldrb	r3, [r3, #0]
 8011d34:	3b01      	subs	r3, #1
 8011d36:	4a14      	ldr	r2, [pc, #80]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011d38:	7812      	ldrb	r2, [r2, #0]
 8011d3a:	4611      	mov	r1, r2
 8011d3c:	4a14      	ldr	r2, [pc, #80]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011d3e:	015b      	lsls	r3, r3, #5
 8011d40:	4413      	add	r3, r2
 8011d42:	440b      	add	r3, r1
 8011d44:	781b      	ldrb	r3, [r3, #0]
 8011d46:	b25b      	sxtb	r3, r3
 8011d48:	f023 0311 	bic.w	r3, r3, #17
 8011d4c:	b25b      	sxtb	r3, r3
 8011d4e:	f043 0310 	orr.w	r3, r3, #16
 8011d52:	b25a      	sxtb	r2, r3
 8011d54:	79fb      	ldrb	r3, [r7, #7]
 8011d56:	089b      	lsrs	r3, r3, #2
 8011d58:	b2db      	uxtb	r3, r3
 8011d5a:	b25b      	sxtb	r3, r3
 8011d5c:	f003 0301 	and.w	r3, r3, #1
 8011d60:	b25b      	sxtb	r3, r3
 8011d62:	4313      	orrs	r3, r2
 8011d64:	b259      	sxtb	r1, r3
 8011d66:	4b09      	ldr	r3, [pc, #36]	; (8011d8c <MAP_makeMapData+0x1a4>)
 8011d68:	781b      	ldrb	r3, [r3, #0]
 8011d6a:	3b01      	subs	r3, #1
 8011d6c:	4a06      	ldr	r2, [pc, #24]	; (8011d88 <MAP_makeMapData+0x1a0>)
 8011d6e:	7812      	ldrb	r2, [r2, #0]
 8011d70:	4610      	mov	r0, r2
 8011d72:	b2c9      	uxtb	r1, r1
 8011d74:	4a06      	ldr	r2, [pc, #24]	; (8011d90 <MAP_makeMapData+0x1a8>)
 8011d76:	015b      	lsls	r3, r3, #5
 8011d78:	4413      	add	r3, r2
 8011d7a:	4403      	add	r3, r0
 8011d7c:	460a      	mov	r2, r1
 8011d7e:	701a      	strb	r2, [r3, #0]
	}

}
 8011d80:	bf00      	nop
 8011d82:	3708      	adds	r7, #8
 8011d84:	46bd      	mov	sp, r7
 8011d86:	bd80      	pop	{r7, pc}
 8011d88:	2000e753 	.word	0x2000e753
 8011d8c:	2000e749 	.word	0x2000e749
 8011d90:	20000854 	.word	0x20000854

08011d94 <setStep>:
	}
	while( uc_level != 0 );
	
}
*/
void setStep(const int8_t x, const int8_t y, const uint16_t step) {
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b082      	sub	sp, #8
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	71fb      	strb	r3, [r7, #7]
 8011d9e:	460b      	mov	r3, r1
 8011da0:	71bb      	strb	r3, [r7, #6]
 8011da2:	4613      	mov	r3, r2
 8011da4:	80bb      	strh	r3, [r7, #4]
	/* (x, y)  */
	if (x < 0 || y < 0 || x >= MAP_X_SIZE || y >= MAP_Y_SIZE) {
 8011da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	db0b      	blt.n	8011dc6 <setStep+0x32>
 8011dae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	db07      	blt.n	8011dc6 <setStep+0x32>
 8011db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011dba:	2b1f      	cmp	r3, #31
 8011dbc:	dc03      	bgt.n	8011dc6 <setStep+0x32>
 8011dbe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8011dc2:	2b1f      	cmp	r3, #31
 8011dc4:	dd03      	ble.n	8011dce <setStep+0x3a>
		printf( "referred to out of field\r\n");
 8011dc6:	4808      	ldr	r0, [pc, #32]	; (8011de8 <setStep+0x54>)
 8011dc8:	f005 fb24 	bl	8017414 <puts>
		return;
 8011dcc:	e009      	b.n	8011de2 <setStep+0x4e>
	}
	us_cmap[y][x] = step;
 8011dce:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8011dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011dd6:	4905      	ldr	r1, [pc, #20]	; (8011dec <setStep+0x58>)
 8011dd8:	0152      	lsls	r2, r2, #5
 8011dda:	4413      	add	r3, r2
 8011ddc:	88ba      	ldrh	r2, [r7, #4]
 8011dde:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8011de2:	3708      	adds	r7, #8
 8011de4:	46bd      	mov	sp, r7
 8011de6:	bd80      	pop	{r7, pc}
 8011de8:	0801c698 	.word	0x0801c698
 8011dec:	20000c78 	.word	0x20000c78

08011df0 <MAP_makeContourMap_queue>:

void  MAP_makeContourMap_queue(//queue
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 8011df0:	b590      	push	{r4, r7, lr}
 8011df2:	b0cd      	sub	sp, #308	; 0x134
 8011df4:	af00      	add	r7, sp, #0
 8011df6:	4604      	mov	r4, r0
 8011df8:	4608      	mov	r0, r1
 8011dfa:	4611      	mov	r1, r2
 8011dfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011e00:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8011e04:	4622      	mov	r2, r4
 8011e06:	701a      	strb	r2, [r3, #0]
 8011e08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011e0c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8011e10:	4602      	mov	r2, r0
 8011e12:	701a      	strb	r2, [r3, #0]
 8011e14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011e18:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8011e1c:	460a      	mov	r2, r1
 8011e1e:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;

	en_type = en_type;		// 
 8011e20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011e24:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8011e28:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8011e2c:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8011e30:	7812      	ldrb	r2, [r2, #0]
 8011e32:	701a      	strb	r2, [r3, #0]

	queue_t queue;
	queue_t* pQueue = &queue;
 8011e34:	f107 0310 	add.w	r3, r7, #16
 8011e38:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	initQueue(pQueue);
 8011e3c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8011e40:	f7f1 f8f4 	bl	800302c <initQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8011e44:	2300      	movs	r3, #0
 8011e46:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 8011e4a:	e014      	b.n	8011e76 <MAP_makeContourMap_queue+0x86>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 8011e4c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8011e50:	095b      	lsrs	r3, r3, #5
 8011e52:	b29b      	uxth	r3, r3
 8011e54:	461a      	mov	r2, r3
 8011e56:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8011e5a:	f003 031f 	and.w	r3, r3, #31
 8011e5e:	49d7      	ldr	r1, [pc, #860]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 8011e60:	0152      	lsls	r2, r2, #5
 8011e62:	4413      	add	r3, r2
 8011e64:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8011e68:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8011e6c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8011e70:	3301      	adds	r3, #1
 8011e72:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 8011e76:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8011e7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011e7e:	d3e5      	bcc.n	8011e4c <MAP_makeContourMap_queue+0x5c>

//	std::queue<stPOSITION> q;
//	QueryPerformanceCounter(&start);

	/* 0 */
	setStep(uc_goalX, uc_goalY, 0);
 8011e80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011e84:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8011e88:	f993 0000 	ldrsb.w	r0, [r3]
 8011e8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011e90:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8011e94:	f993 3000 	ldrsb.w	r3, [r3]
 8011e98:	2200      	movs	r2, #0
 8011e9a:	4619      	mov	r1, r3
 8011e9c:	f7ff ff7a 	bl	8011d94 <setStep>
	st_pos.x = uc_goalX;
 8011ea0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011ea4:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8011ea8:	781b      	ldrb	r3, [r3, #0]
 8011eaa:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
	st_pos.y = uc_goalY;
 8011eae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011eb2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8011eb6:	781b      	ldrb	r3, [r3, #0]
 8011eb8:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	st_pos.step = 0;
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

	enqueue(pQueue,st_pos);
 8011ec2:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 8011ec6:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8011eca:	f7f1 f8df 	bl	800308c <enqueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 8011ece:	e167      	b.n	80121a0 <MAP_makeContourMap_queue+0x3b0>
		const stPOSITION focus = dequeue(pQueue);
 8011ed0:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8011ed4:	f7f1 f916 	bl	8003104 <dequeue>
 8011ed8:	4602      	mov	r2, r0
 8011eda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011ede:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8011ee2:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 8011ee4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011ee8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8011eec:	885b      	ldrh	r3, [r3, #2]
 8011eee:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
		x = focus.x;
 8011ef2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011ef6:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8011efa:	781b      	ldrb	r3, [r3, #0]
 8011efc:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
		y = focus.y;
 8011f00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011f04:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8011f08:	785b      	ldrb	r3, [r3, #1]
 8011f0a:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
		stPOSITION next = focus;
 8011f0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011f12:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8011f16:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8011f1a:	f5a2 7292 	sub.w	r2, r2, #292	; 0x124
 8011f1e:	6812      	ldr	r2, [r2, #0]
 8011f20:	601a      	str	r2, [r3, #0]
		uc_wallData = g_sysMap[y][x];
 8011f22:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8011f26:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8011f2a:	49a5      	ldr	r1, [pc, #660]	; (80121c0 <MAP_makeContourMap_queue+0x3d0>)
 8011f2c:	0152      	lsls	r2, r2, #5
 8011f2e:	440a      	add	r2, r1
 8011f30:	4413      	add	r3, r2
 8011f32:	781b      	ldrb	r3, [r3, #0]
 8011f34:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 8011f38:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 8011f3c:	f003 0301 	and.w	r3, r3, #1
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d146      	bne.n	8011fd2 <MAP_makeContourMap_queue+0x1e2>
 8011f44:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8011f48:	2b1f      	cmp	r3, #31
 8011f4a:	d042      	beq.n	8011fd2 <MAP_makeContourMap_queue+0x1e2>
			if (us_cmap[y + 1][x] > focus_step + 1) {
 8011f4c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8011f50:	1c5a      	adds	r2, r3, #1
 8011f52:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8011f56:	4999      	ldr	r1, [pc, #612]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 8011f58:	0152      	lsls	r2, r2, #5
 8011f5a:	4413      	add	r3, r2
 8011f5c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011f60:	461a      	mov	r2, r3
 8011f62:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8011f66:	3301      	adds	r3, #1
 8011f68:	429a      	cmp	r2, r3
 8011f6a:	dd32      	ble.n	8011fd2 <MAP_makeContourMap_queue+0x1e2>
				next.step = focus_step + 1;
 8011f6c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8011f70:	3301      	adds	r3, #1
 8011f72:	b29a      	uxth	r2, r3
 8011f74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011f78:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8011f7c:	805a      	strh	r2, [r3, #2]
				us_cmap[y + 1][x] = focus_step + 1;
 8011f7e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8011f82:	1c5a      	adds	r2, r3, #1
 8011f84:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8011f88:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 8011f8c:	3101      	adds	r1, #1
 8011f8e:	b288      	uxth	r0, r1
 8011f90:	498a      	ldr	r1, [pc, #552]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 8011f92:	0152      	lsls	r2, r2, #5
 8011f94:	4413      	add	r3, r2
 8011f96:	4602      	mov	r2, r0
 8011f98:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 8011f9c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8011fa0:	b2da      	uxtb	r2, r3
 8011fa2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011fa6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8011faa:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 8011fac:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8011fb0:	b2db      	uxtb	r3, r3
 8011fb2:	3301      	adds	r3, #1
 8011fb4:	b2da      	uxtb	r2, r3
 8011fb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011fba:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8011fbe:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue,next);
 8011fc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8011fc4:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8011fc8:	6819      	ldr	r1, [r3, #0]
 8011fca:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8011fce:	f7f1 f85d 	bl	800308c <enqueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 8011fd2:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 8011fd6:	f003 0302 	and.w	r3, r3, #2
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d146      	bne.n	801206c <MAP_makeContourMap_queue+0x27c>
 8011fde:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8011fe2:	2b1f      	cmp	r3, #31
 8011fe4:	d042      	beq.n	801206c <MAP_makeContourMap_queue+0x27c>
			if (us_cmap[y][x + 1] > focus_step + 1) {
 8011fe6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8011fea:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8011fee:	3301      	adds	r3, #1
 8011ff0:	4972      	ldr	r1, [pc, #456]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 8011ff2:	0152      	lsls	r2, r2, #5
 8011ff4:	4413      	add	r3, r2
 8011ff6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011ffa:	461a      	mov	r2, r3
 8011ffc:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8012000:	3301      	adds	r3, #1
 8012002:	429a      	cmp	r2, r3
 8012004:	dd32      	ble.n	801206c <MAP_makeContourMap_queue+0x27c>
				next.step = focus_step + 1;
 8012006:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 801200a:	3301      	adds	r3, #1
 801200c:	b29a      	uxth	r2, r3
 801200e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012012:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8012016:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x + 1] = focus_step + 1;
 8012018:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 801201c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8012020:	3301      	adds	r3, #1
 8012022:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 8012026:	3101      	adds	r1, #1
 8012028:	b288      	uxth	r0, r1
 801202a:	4964      	ldr	r1, [pc, #400]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 801202c:	0152      	lsls	r2, r2, #5
 801202e:	4413      	add	r3, r2
 8012030:	4602      	mov	r2, r0
 8012032:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 8012036:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 801203a:	b2db      	uxtb	r3, r3
 801203c:	3301      	adds	r3, #1
 801203e:	b2da      	uxtb	r2, r3
 8012040:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012044:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8012048:	701a      	strb	r2, [r3, #0]
				next.y = y;
 801204a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 801204e:	b2da      	uxtb	r2, r3
 8012050:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012054:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8012058:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 801205a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 801205e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8012062:	6819      	ldr	r1, [r3, #0]
 8012064:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8012068:	f7f1 f810 	bl	800308c <enqueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 801206c:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 8012070:	f003 0304 	and.w	r3, r3, #4
 8012074:	2b00      	cmp	r3, #0
 8012076:	d146      	bne.n	8012106 <MAP_makeContourMap_queue+0x316>
 8012078:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 801207c:	2b00      	cmp	r3, #0
 801207e:	d042      	beq.n	8012106 <MAP_makeContourMap_queue+0x316>
			if (us_cmap[y - 1][x] > focus_step + 1) {
 8012080:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8012084:	1e5a      	subs	r2, r3, #1
 8012086:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 801208a:	494c      	ldr	r1, [pc, #304]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 801208c:	0152      	lsls	r2, r2, #5
 801208e:	4413      	add	r3, r2
 8012090:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012094:	461a      	mov	r2, r3
 8012096:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 801209a:	3301      	adds	r3, #1
 801209c:	429a      	cmp	r2, r3
 801209e:	dd32      	ble.n	8012106 <MAP_makeContourMap_queue+0x316>
				next.step = focus_step + 1;
 80120a0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 80120a4:	3301      	adds	r3, #1
 80120a6:	b29a      	uxth	r2, r3
 80120a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80120ac:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80120b0:	805a      	strh	r2, [r3, #2]
				us_cmap[y - 1][x] = focus_step + 1;
 80120b2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80120b6:	1e5a      	subs	r2, r3, #1
 80120b8:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80120bc:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 80120c0:	3101      	adds	r1, #1
 80120c2:	b288      	uxth	r0, r1
 80120c4:	493d      	ldr	r1, [pc, #244]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 80120c6:	0152      	lsls	r2, r2, #5
 80120c8:	4413      	add	r3, r2
 80120ca:	4602      	mov	r2, r0
 80120cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 80120d0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80120d4:	b2da      	uxtb	r2, r3
 80120d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80120da:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80120de:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 80120e0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80120e4:	b2db      	uxtb	r3, r3
 80120e6:	3b01      	subs	r3, #1
 80120e8:	b2da      	uxtb	r2, r3
 80120ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80120ee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80120f2:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 80120f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80120f8:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80120fc:	6819      	ldr	r1, [r3, #0]
 80120fe:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8012102:	f7f0 ffc3 	bl	800308c <enqueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 8012106:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 801210a:	f003 0308 	and.w	r3, r3, #8
 801210e:	2b00      	cmp	r3, #0
 8012110:	d146      	bne.n	80121a0 <MAP_makeContourMap_queue+0x3b0>
 8012112:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8012116:	2b00      	cmp	r3, #0
 8012118:	d042      	beq.n	80121a0 <MAP_makeContourMap_queue+0x3b0>
			if (us_cmap[y][x - 1] > focus_step + 1) {
 801211a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 801211e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8012122:	3b01      	subs	r3, #1
 8012124:	4925      	ldr	r1, [pc, #148]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 8012126:	0152      	lsls	r2, r2, #5
 8012128:	4413      	add	r3, r2
 801212a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801212e:	461a      	mov	r2, r3
 8012130:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8012134:	3301      	adds	r3, #1
 8012136:	429a      	cmp	r2, r3
 8012138:	dd32      	ble.n	80121a0 <MAP_makeContourMap_queue+0x3b0>
				next.step = focus_step + 1;
 801213a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 801213e:	3301      	adds	r3, #1
 8012140:	b29a      	uxth	r2, r3
 8012142:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012146:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801214a:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x - 1] = focus_step + 1;
 801214c:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8012150:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8012154:	3b01      	subs	r3, #1
 8012156:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 801215a:	3101      	adds	r1, #1
 801215c:	b288      	uxth	r0, r1
 801215e:	4917      	ldr	r1, [pc, #92]	; (80121bc <MAP_makeContourMap_queue+0x3cc>)
 8012160:	0152      	lsls	r2, r2, #5
 8012162:	4413      	add	r3, r2
 8012164:	4602      	mov	r2, r0
 8012166:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 801216a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 801216e:	b2db      	uxtb	r3, r3
 8012170:	3b01      	subs	r3, #1
 8012172:	b2da      	uxtb	r2, r3
 8012174:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012178:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801217c:	701a      	strb	r2, [r3, #0]
				next.y = y;
 801217e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8012182:	b2da      	uxtb	r2, r3
 8012184:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012188:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801218c:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 801218e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012192:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8012196:	6819      	ldr	r1, [r3, #0]
 8012198:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 801219c:	f7f0 ff76 	bl	800308c <enqueue>
	while (pQueue->flag != EMPTY) {
 80121a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80121a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	f47f ae91 	bne.w	8011ed0 <MAP_makeContourMap_queue+0xe0>
			}
		}

	}

}
 80121ae:	bf00      	nop
 80121b0:	bf00      	nop
 80121b2:	f507 779a 	add.w	r7, r7, #308	; 0x134
 80121b6:	46bd      	mov	sp, r7
 80121b8:	bd90      	pop	{r4, r7, pc}
 80121ba:	bf00      	nop
 80121bc:	20000c78 	.word	0x20000c78
 80121c0:	20000854 	.word	0x20000854

080121c4 <MAP_makeContourMap_run>:

void  MAP_makeContourMap_run( //
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 80121c4:	b480      	push	{r7}
 80121c6:	b087      	sub	sp, #28
 80121c8:	af00      	add	r7, sp, #0
 80121ca:	4603      	mov	r3, r0
 80121cc:	71fb      	strb	r3, [r7, #7]
 80121ce:	460b      	mov	r3, r1
 80121d0:	71bb      	strb	r3, [r7, #6]
 80121d2:	4613      	mov	r3, r2
 80121d4:	717b      	strb	r3, [r7, #5]
	uint8_t		uc_wallData;	// 

	en_type = en_type;		// 

	/*  */
	for ( i = 0; i < MAP_SMAP_MAX_VAL; i++ ){
 80121d6:	2300      	movs	r3, #0
 80121d8:	827b      	strh	r3, [r7, #18]
 80121da:	e010      	b.n	80121fe <MAP_makeContourMap_run+0x3a>
		us_cmap[ i / MAP_Y_SIZE][ i & (MAP_X_SIZE-1) ] = MAP_SMAP_MAX_VAL - 1;
 80121dc:	8a7b      	ldrh	r3, [r7, #18]
 80121de:	095b      	lsrs	r3, r3, #5
 80121e0:	b29b      	uxth	r3, r3
 80121e2:	461a      	mov	r2, r3
 80121e4:	8a7b      	ldrh	r3, [r7, #18]
 80121e6:	f003 031f 	and.w	r3, r3, #31
 80121ea:	4997      	ldr	r1, [pc, #604]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80121ec:	0152      	lsls	r2, r2, #5
 80121ee:	4413      	add	r3, r2
 80121f0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80121f4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for ( i = 0; i < MAP_SMAP_MAX_VAL; i++ ){
 80121f8:	8a7b      	ldrh	r3, [r7, #18]
 80121fa:	3301      	adds	r3, #1
 80121fc:	827b      	strh	r3, [r7, #18]
 80121fe:	8a7b      	ldrh	r3, [r7, #18]
 8012200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012204:	d3ea      	bcc.n	80121dc <MAP_makeContourMap_run+0x18>
	}
	/* 0 */
	us_cmap[uc_goalY][uc_goalX] = 0;
 8012206:	79ba      	ldrb	r2, [r7, #6]
 8012208:	79fb      	ldrb	r3, [r7, #7]
 801220a:	498f      	ldr	r1, [pc, #572]	; (8012448 <MAP_makeContourMap_run+0x284>)
 801220c:	0152      	lsls	r2, r2, #5
 801220e:	4413      	add	r3, r2
 8012210:	2200      	movs	r2, #0
 8012212:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	if (GOAL_SIZE == 4) {
 8012216:	4b8d      	ldr	r3, [pc, #564]	; (801244c <MAP_makeContourMap_run+0x288>)
 8012218:	781b      	ldrb	r3, [r3, #0]
 801221a:	2b04      	cmp	r3, #4
 801221c:	d11c      	bne.n	8012258 <MAP_makeContourMap_run+0x94>
		us_cmap[uc_goalY + 1][uc_goalX] = 0;
 801221e:	79bb      	ldrb	r3, [r7, #6]
 8012220:	1c5a      	adds	r2, r3, #1
 8012222:	79fb      	ldrb	r3, [r7, #7]
 8012224:	4988      	ldr	r1, [pc, #544]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012226:	0152      	lsls	r2, r2, #5
 8012228:	4413      	add	r3, r2
 801222a:	2200      	movs	r2, #0
 801222c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX + 1] = 0;
 8012230:	79ba      	ldrb	r2, [r7, #6]
 8012232:	79fb      	ldrb	r3, [r7, #7]
 8012234:	3301      	adds	r3, #1
 8012236:	4984      	ldr	r1, [pc, #528]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012238:	0152      	lsls	r2, r2, #5
 801223a:	4413      	add	r3, r2
 801223c:	2200      	movs	r2, #0
 801223e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY + 1][uc_goalX + 1] = 0;
 8012242:	79bb      	ldrb	r3, [r7, #6]
 8012244:	1c5a      	adds	r2, r3, #1
 8012246:	79fb      	ldrb	r3, [r7, #7]
 8012248:	3301      	adds	r3, #1
 801224a:	497f      	ldr	r1, [pc, #508]	; (8012448 <MAP_makeContourMap_run+0x284>)
 801224c:	0152      	lsls	r2, r2, #5
 801224e:	4413      	add	r3, r2
 8012250:	2200      	movs	r2, #0
 8012252:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8012256:	e04f      	b.n	80122f8 <MAP_makeContourMap_run+0x134>
	}
	else if (GOAL_SIZE == 9){
 8012258:	4b7c      	ldr	r3, [pc, #496]	; (801244c <MAP_makeContourMap_run+0x288>)
 801225a:	781b      	ldrb	r3, [r3, #0]
 801225c:	2b09      	cmp	r3, #9
 801225e:	d14b      	bne.n	80122f8 <MAP_makeContourMap_run+0x134>
		us_cmap[uc_goalY+1][uc_goalX] = 0;
 8012260:	79bb      	ldrb	r3, [r7, #6]
 8012262:	1c5a      	adds	r2, r3, #1
 8012264:	79fb      	ldrb	r3, [r7, #7]
 8012266:	4978      	ldr	r1, [pc, #480]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012268:	0152      	lsls	r2, r2, #5
 801226a:	4413      	add	r3, r2
 801226c:	2200      	movs	r2, #0
 801226e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX+1] = 0;
 8012272:	79ba      	ldrb	r2, [r7, #6]
 8012274:	79fb      	ldrb	r3, [r7, #7]
 8012276:	3301      	adds	r3, #1
 8012278:	4973      	ldr	r1, [pc, #460]	; (8012448 <MAP_makeContourMap_run+0x284>)
 801227a:	0152      	lsls	r2, r2, #5
 801227c:	4413      	add	r3, r2
 801227e:	2200      	movs	r2, #0
 8012280:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+1][uc_goalX+1] = 0;
 8012284:	79bb      	ldrb	r3, [r7, #6]
 8012286:	1c5a      	adds	r2, r3, #1
 8012288:	79fb      	ldrb	r3, [r7, #7]
 801228a:	3301      	adds	r3, #1
 801228c:	496e      	ldr	r1, [pc, #440]	; (8012448 <MAP_makeContourMap_run+0x284>)
 801228e:	0152      	lsls	r2, r2, #5
 8012290:	4413      	add	r3, r2
 8012292:	2200      	movs	r2, #0
 8012294:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX] = 0;
 8012298:	79bb      	ldrb	r3, [r7, #6]
 801229a:	1c9a      	adds	r2, r3, #2
 801229c:	79fb      	ldrb	r3, [r7, #7]
 801229e:	496a      	ldr	r1, [pc, #424]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80122a0:	0152      	lsls	r2, r2, #5
 80122a2:	4413      	add	r3, r2
 80122a4:	2200      	movs	r2, #0
 80122a6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX+1] = 0;
 80122aa:	79bb      	ldrb	r3, [r7, #6]
 80122ac:	1c9a      	adds	r2, r3, #2
 80122ae:	79fb      	ldrb	r3, [r7, #7]
 80122b0:	3301      	adds	r3, #1
 80122b2:	4965      	ldr	r1, [pc, #404]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80122b4:	0152      	lsls	r2, r2, #5
 80122b6:	4413      	add	r3, r2
 80122b8:	2200      	movs	r2, #0
 80122ba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX+2] = 0;
 80122be:	79ba      	ldrb	r2, [r7, #6]
 80122c0:	79fb      	ldrb	r3, [r7, #7]
 80122c2:	3302      	adds	r3, #2
 80122c4:	4960      	ldr	r1, [pc, #384]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80122c6:	0152      	lsls	r2, r2, #5
 80122c8:	4413      	add	r3, r2
 80122ca:	2200      	movs	r2, #0
 80122cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+1][uc_goalX+2] = 0;
 80122d0:	79bb      	ldrb	r3, [r7, #6]
 80122d2:	1c5a      	adds	r2, r3, #1
 80122d4:	79fb      	ldrb	r3, [r7, #7]
 80122d6:	3302      	adds	r3, #2
 80122d8:	495b      	ldr	r1, [pc, #364]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80122da:	0152      	lsls	r2, r2, #5
 80122dc:	4413      	add	r3, r2
 80122de:	2200      	movs	r2, #0
 80122e0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX+2] = 0;
 80122e4:	79bb      	ldrb	r3, [r7, #6]
 80122e6:	1c9a      	adds	r2, r3, #2
 80122e8:	79fb      	ldrb	r3, [r7, #7]
 80122ea:	3302      	adds	r3, #2
 80122ec:	4956      	ldr	r1, [pc, #344]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80122ee:	0152      	lsls	r2, r2, #5
 80122f0:	4413      	add	r3, r2
 80122f2:	2200      	movs	r2, #0
 80122f4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}

	/*  */
	uc_dase = 0;
 80122f8:	2300      	movs	r3, #0
 80122fa:	823b      	strh	r3, [r7, #16]
	do{
		uc_level = 0;
 80122fc:	2300      	movs	r3, #0
 80122fe:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 8012300:	8a3b      	ldrh	r3, [r7, #16]
 8012302:	3301      	adds	r3, #1
 8012304:	81bb      	strh	r3, [r7, #12]
		for ( y = 0; y < MAP_Y_SIZE; y++ ){
 8012306:	2300      	movs	r3, #0
 8012308:	82bb      	strh	r3, [r7, #20]
 801230a:	e12d      	b.n	8012568 <MAP_makeContourMap_run+0x3a4>
			for ( x = 0; x < MAP_X_SIZE; x++ ){
 801230c:	2300      	movs	r3, #0
 801230e:	82fb      	strh	r3, [r7, #22]
 8012310:	e123      	b.n	801255a <MAP_makeContourMap_run+0x396>
				if ( us_cmap[y][x] == uc_dase ){
 8012312:	8aba      	ldrh	r2, [r7, #20]
 8012314:	8afb      	ldrh	r3, [r7, #22]
 8012316:	494c      	ldr	r1, [pc, #304]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012318:	0152      	lsls	r2, r2, #5
 801231a:	4413      	add	r3, r2
 801231c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012320:	8a3a      	ldrh	r2, [r7, #16]
 8012322:	429a      	cmp	r2, r3
 8012324:	f040 8116 	bne.w	8012554 <MAP_makeContourMap_run+0x390>
					uc_wallData = g_sysMap[y][x];
 8012328:	8aba      	ldrh	r2, [r7, #20]
 801232a:	8afb      	ldrh	r3, [r7, #22]
 801232c:	4948      	ldr	r1, [pc, #288]	; (8012450 <MAP_makeContourMap_run+0x28c>)
 801232e:	0152      	lsls	r2, r2, #5
 8012330:	440a      	add	r2, r1
 8012332:	4413      	add	r3, r2
 8012334:	781b      	ldrb	r3, [r3, #0]
 8012336:	72fb      	strb	r3, [r7, #11]
					/*  */
					if( SEARCH == en_type ){
 8012338:	797b      	ldrb	r3, [r7, #5]
 801233a:	2b00      	cmp	r3, #0
 801233c:	f040 808a 	bne.w	8012454 <MAP_makeContourMap_run+0x290>
						if ( ( ( uc_wallData & 0x01 ) == 0x00 ) && ( y != (MAP_Y_SIZE-1) ) ){
 8012340:	7afb      	ldrb	r3, [r7, #11]
 8012342:	f003 0301 	and.w	r3, r3, #1
 8012346:	2b00      	cmp	r3, #0
 8012348:	d11a      	bne.n	8012380 <MAP_makeContourMap_run+0x1bc>
 801234a:	8abb      	ldrh	r3, [r7, #20]
 801234c:	2b1f      	cmp	r3, #31
 801234e:	d017      	beq.n	8012380 <MAP_makeContourMap_run+0x1bc>
							if ( us_cmap[y+1][x] == MAP_SMAP_MAX_VAL - 1 ){
 8012350:	8abb      	ldrh	r3, [r7, #20]
 8012352:	1c5a      	adds	r2, r3, #1
 8012354:	8afb      	ldrh	r3, [r7, #22]
 8012356:	493c      	ldr	r1, [pc, #240]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012358:	0152      	lsls	r2, r2, #5
 801235a:	4413      	add	r3, r2
 801235c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012360:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8012364:	4293      	cmp	r3, r2
 8012366:	d10b      	bne.n	8012380 <MAP_makeContourMap_run+0x1bc>
								us_cmap[y+1][x] = uc_new;
 8012368:	8abb      	ldrh	r3, [r7, #20]
 801236a:	1c5a      	adds	r2, r3, #1
 801236c:	8afb      	ldrh	r3, [r7, #22]
 801236e:	4936      	ldr	r1, [pc, #216]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012370:	0152      	lsls	r2, r2, #5
 8012372:	4413      	add	r3, r2
 8012374:	89ba      	ldrh	r2, [r7, #12]
 8012376:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801237a:	89fb      	ldrh	r3, [r7, #14]
 801237c:	3301      	adds	r3, #1
 801237e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x02 ) == 0x00 ) && ( x != (MAP_X_SIZE-1) ) ){
 8012380:	7afb      	ldrb	r3, [r7, #11]
 8012382:	f003 0302 	and.w	r3, r3, #2
 8012386:	2b00      	cmp	r3, #0
 8012388:	d11a      	bne.n	80123c0 <MAP_makeContourMap_run+0x1fc>
 801238a:	8afb      	ldrh	r3, [r7, #22]
 801238c:	2b1f      	cmp	r3, #31
 801238e:	d017      	beq.n	80123c0 <MAP_makeContourMap_run+0x1fc>
							if ( us_cmap[y][x+1] == MAP_SMAP_MAX_VAL - 1 ){
 8012390:	8aba      	ldrh	r2, [r7, #20]
 8012392:	8afb      	ldrh	r3, [r7, #22]
 8012394:	3301      	adds	r3, #1
 8012396:	492c      	ldr	r1, [pc, #176]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012398:	0152      	lsls	r2, r2, #5
 801239a:	4413      	add	r3, r2
 801239c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80123a0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80123a4:	4293      	cmp	r3, r2
 80123a6:	d10b      	bne.n	80123c0 <MAP_makeContourMap_run+0x1fc>
								us_cmap[y][x+1] = uc_new;
 80123a8:	8aba      	ldrh	r2, [r7, #20]
 80123aa:	8afb      	ldrh	r3, [r7, #22]
 80123ac:	3301      	adds	r3, #1
 80123ae:	4926      	ldr	r1, [pc, #152]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80123b0:	0152      	lsls	r2, r2, #5
 80123b2:	4413      	add	r3, r2
 80123b4:	89ba      	ldrh	r2, [r7, #12]
 80123b6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80123ba:	89fb      	ldrh	r3, [r7, #14]
 80123bc:	3301      	adds	r3, #1
 80123be:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x04 ) == 0x00 ) && ( y != 0 ) ){
 80123c0:	7afb      	ldrb	r3, [r7, #11]
 80123c2:	f003 0304 	and.w	r3, r3, #4
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d11a      	bne.n	8012400 <MAP_makeContourMap_run+0x23c>
 80123ca:	8abb      	ldrh	r3, [r7, #20]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d017      	beq.n	8012400 <MAP_makeContourMap_run+0x23c>
							if ( us_cmap[y-1][x] == MAP_SMAP_MAX_VAL - 1 ){
 80123d0:	8abb      	ldrh	r3, [r7, #20]
 80123d2:	1e5a      	subs	r2, r3, #1
 80123d4:	8afb      	ldrh	r3, [r7, #22]
 80123d6:	491c      	ldr	r1, [pc, #112]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80123d8:	0152      	lsls	r2, r2, #5
 80123da:	4413      	add	r3, r2
 80123dc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80123e0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80123e4:	4293      	cmp	r3, r2
 80123e6:	d10b      	bne.n	8012400 <MAP_makeContourMap_run+0x23c>
								us_cmap[y-1][x] = uc_new;
 80123e8:	8abb      	ldrh	r3, [r7, #20]
 80123ea:	1e5a      	subs	r2, r3, #1
 80123ec:	8afb      	ldrh	r3, [r7, #22]
 80123ee:	4916      	ldr	r1, [pc, #88]	; (8012448 <MAP_makeContourMap_run+0x284>)
 80123f0:	0152      	lsls	r2, r2, #5
 80123f2:	4413      	add	r3, r2
 80123f4:	89ba      	ldrh	r2, [r7, #12]
 80123f6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80123fa:	89fb      	ldrh	r3, [r7, #14]
 80123fc:	3301      	adds	r3, #1
 80123fe:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x08 ) == 0x00 ) && ( x != 0 ) ){
 8012400:	7afb      	ldrb	r3, [r7, #11]
 8012402:	f003 0308 	and.w	r3, r3, #8
 8012406:	2b00      	cmp	r3, #0
 8012408:	f040 80a4 	bne.w	8012554 <MAP_makeContourMap_run+0x390>
 801240c:	8afb      	ldrh	r3, [r7, #22]
 801240e:	2b00      	cmp	r3, #0
 8012410:	f000 80a0 	beq.w	8012554 <MAP_makeContourMap_run+0x390>
							if ( us_cmap[y][x-1] == MAP_SMAP_MAX_VAL - 1 ){
 8012414:	8aba      	ldrh	r2, [r7, #20]
 8012416:	8afb      	ldrh	r3, [r7, #22]
 8012418:	3b01      	subs	r3, #1
 801241a:	490b      	ldr	r1, [pc, #44]	; (8012448 <MAP_makeContourMap_run+0x284>)
 801241c:	0152      	lsls	r2, r2, #5
 801241e:	4413      	add	r3, r2
 8012420:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012424:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8012428:	4293      	cmp	r3, r2
 801242a:	f040 8093 	bne.w	8012554 <MAP_makeContourMap_run+0x390>
								us_cmap[y][x-1] = uc_new;
 801242e:	8aba      	ldrh	r2, [r7, #20]
 8012430:	8afb      	ldrh	r3, [r7, #22]
 8012432:	3b01      	subs	r3, #1
 8012434:	4904      	ldr	r1, [pc, #16]	; (8012448 <MAP_makeContourMap_run+0x284>)
 8012436:	0152      	lsls	r2, r2, #5
 8012438:	4413      	add	r3, r2
 801243a:	89ba      	ldrh	r2, [r7, #12]
 801243c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 8012440:	89fb      	ldrh	r3, [r7, #14]
 8012442:	3301      	adds	r3, #1
 8012444:	81fb      	strh	r3, [r7, #14]
 8012446:	e085      	b.n	8012554 <MAP_makeContourMap_run+0x390>
 8012448:	20000c78 	.word	0x20000c78
 801244c:	2000e752 	.word	0x2000e752
 8012450:	20000854 	.word	0x20000854
							}
						}
					}
					/*  */
					else{
						if ( ( ( uc_wallData & 0x11 ) == 0x10 ) && ( y != (MAP_Y_SIZE-1) ) ){
 8012454:	7afb      	ldrb	r3, [r7, #11]
 8012456:	f003 0311 	and.w	r3, r3, #17
 801245a:	2b10      	cmp	r3, #16
 801245c:	d11a      	bne.n	8012494 <MAP_makeContourMap_run+0x2d0>
 801245e:	8abb      	ldrh	r3, [r7, #20]
 8012460:	2b1f      	cmp	r3, #31
 8012462:	d017      	beq.n	8012494 <MAP_makeContourMap_run+0x2d0>
							if ( us_cmap[y+1][x] == MAP_SMAP_MAX_VAL - 1 ){
 8012464:	8abb      	ldrh	r3, [r7, #20]
 8012466:	1c5a      	adds	r2, r3, #1
 8012468:	8afb      	ldrh	r3, [r7, #22]
 801246a:	4948      	ldr	r1, [pc, #288]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 801246c:	0152      	lsls	r2, r2, #5
 801246e:	4413      	add	r3, r2
 8012470:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012474:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8012478:	4293      	cmp	r3, r2
 801247a:	d10b      	bne.n	8012494 <MAP_makeContourMap_run+0x2d0>
								us_cmap[y+1][x] = uc_new;
 801247c:	8abb      	ldrh	r3, [r7, #20]
 801247e:	1c5a      	adds	r2, r3, #1
 8012480:	8afb      	ldrh	r3, [r7, #22]
 8012482:	4942      	ldr	r1, [pc, #264]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 8012484:	0152      	lsls	r2, r2, #5
 8012486:	4413      	add	r3, r2
 8012488:	89ba      	ldrh	r2, [r7, #12]
 801248a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801248e:	89fb      	ldrh	r3, [r7, #14]
 8012490:	3301      	adds	r3, #1
 8012492:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x22 ) == 0x20 ) && ( x != (MAP_X_SIZE-1) ) ){
 8012494:	7afb      	ldrb	r3, [r7, #11]
 8012496:	f003 0322 	and.w	r3, r3, #34	; 0x22
 801249a:	2b20      	cmp	r3, #32
 801249c:	d11a      	bne.n	80124d4 <MAP_makeContourMap_run+0x310>
 801249e:	8afb      	ldrh	r3, [r7, #22]
 80124a0:	2b1f      	cmp	r3, #31
 80124a2:	d017      	beq.n	80124d4 <MAP_makeContourMap_run+0x310>
							if ( us_cmap[y][x+1] == MAP_SMAP_MAX_VAL - 1 ){
 80124a4:	8aba      	ldrh	r2, [r7, #20]
 80124a6:	8afb      	ldrh	r3, [r7, #22]
 80124a8:	3301      	adds	r3, #1
 80124aa:	4938      	ldr	r1, [pc, #224]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 80124ac:	0152      	lsls	r2, r2, #5
 80124ae:	4413      	add	r3, r2
 80124b0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80124b4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80124b8:	4293      	cmp	r3, r2
 80124ba:	d10b      	bne.n	80124d4 <MAP_makeContourMap_run+0x310>
								us_cmap[y][x+1] = uc_new;
 80124bc:	8aba      	ldrh	r2, [r7, #20]
 80124be:	8afb      	ldrh	r3, [r7, #22]
 80124c0:	3301      	adds	r3, #1
 80124c2:	4932      	ldr	r1, [pc, #200]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 80124c4:	0152      	lsls	r2, r2, #5
 80124c6:	4413      	add	r3, r2
 80124c8:	89ba      	ldrh	r2, [r7, #12]
 80124ca:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80124ce:	89fb      	ldrh	r3, [r7, #14]
 80124d0:	3301      	adds	r3, #1
 80124d2:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x44 ) == 0x40 ) && ( y != 0 ) ){
 80124d4:	7afb      	ldrb	r3, [r7, #11]
 80124d6:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80124da:	2b40      	cmp	r3, #64	; 0x40
 80124dc:	d11a      	bne.n	8012514 <MAP_makeContourMap_run+0x350>
 80124de:	8abb      	ldrh	r3, [r7, #20]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d017      	beq.n	8012514 <MAP_makeContourMap_run+0x350>
							if ( us_cmap[y-1][x] == MAP_SMAP_MAX_VAL - 1 ){
 80124e4:	8abb      	ldrh	r3, [r7, #20]
 80124e6:	1e5a      	subs	r2, r3, #1
 80124e8:	8afb      	ldrh	r3, [r7, #22]
 80124ea:	4928      	ldr	r1, [pc, #160]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 80124ec:	0152      	lsls	r2, r2, #5
 80124ee:	4413      	add	r3, r2
 80124f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80124f4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80124f8:	4293      	cmp	r3, r2
 80124fa:	d10b      	bne.n	8012514 <MAP_makeContourMap_run+0x350>
								us_cmap[y-1][x] = uc_new;
 80124fc:	8abb      	ldrh	r3, [r7, #20]
 80124fe:	1e5a      	subs	r2, r3, #1
 8012500:	8afb      	ldrh	r3, [r7, #22]
 8012502:	4922      	ldr	r1, [pc, #136]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 8012504:	0152      	lsls	r2, r2, #5
 8012506:	4413      	add	r3, r2
 8012508:	89ba      	ldrh	r2, [r7, #12]
 801250a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801250e:	89fb      	ldrh	r3, [r7, #14]
 8012510:	3301      	adds	r3, #1
 8012512:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x88 ) == 0x80 ) && ( x != 0 ) ){
 8012514:	7afb      	ldrb	r3, [r7, #11]
 8012516:	f003 0388 	and.w	r3, r3, #136	; 0x88
 801251a:	2b80      	cmp	r3, #128	; 0x80
 801251c:	d11a      	bne.n	8012554 <MAP_makeContourMap_run+0x390>
 801251e:	8afb      	ldrh	r3, [r7, #22]
 8012520:	2b00      	cmp	r3, #0
 8012522:	d017      	beq.n	8012554 <MAP_makeContourMap_run+0x390>
							if ( us_cmap[y][x-1] == MAP_SMAP_MAX_VAL - 1 ){
 8012524:	8aba      	ldrh	r2, [r7, #20]
 8012526:	8afb      	ldrh	r3, [r7, #22]
 8012528:	3b01      	subs	r3, #1
 801252a:	4918      	ldr	r1, [pc, #96]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 801252c:	0152      	lsls	r2, r2, #5
 801252e:	4413      	add	r3, r2
 8012530:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012534:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8012538:	4293      	cmp	r3, r2
 801253a:	d10b      	bne.n	8012554 <MAP_makeContourMap_run+0x390>
								us_cmap[y][x-1] = uc_new;
 801253c:	8aba      	ldrh	r2, [r7, #20]
 801253e:	8afb      	ldrh	r3, [r7, #22]
 8012540:	3b01      	subs	r3, #1
 8012542:	4912      	ldr	r1, [pc, #72]	; (801258c <MAP_makeContourMap_run+0x3c8>)
 8012544:	0152      	lsls	r2, r2, #5
 8012546:	4413      	add	r3, r2
 8012548:	89ba      	ldrh	r2, [r7, #12]
 801254a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801254e:	89fb      	ldrh	r3, [r7, #14]
 8012550:	3301      	adds	r3, #1
 8012552:	81fb      	strh	r3, [r7, #14]
			for ( x = 0; x < MAP_X_SIZE; x++ ){
 8012554:	8afb      	ldrh	r3, [r7, #22]
 8012556:	3301      	adds	r3, #1
 8012558:	82fb      	strh	r3, [r7, #22]
 801255a:	8afb      	ldrh	r3, [r7, #22]
 801255c:	2b1f      	cmp	r3, #31
 801255e:	f67f aed8 	bls.w	8012312 <MAP_makeContourMap_run+0x14e>
		for ( y = 0; y < MAP_Y_SIZE; y++ ){
 8012562:	8abb      	ldrh	r3, [r7, #20]
 8012564:	3301      	adds	r3, #1
 8012566:	82bb      	strh	r3, [r7, #20]
 8012568:	8abb      	ldrh	r3, [r7, #20]
 801256a:	2b1f      	cmp	r3, #31
 801256c:	f67f aece 	bls.w	801230c <MAP_makeContourMap_run+0x148>
						}
					}
				}
			}
		}
		uc_dase = uc_dase + 1;
 8012570:	8a3b      	ldrh	r3, [r7, #16]
 8012572:	3301      	adds	r3, #1
 8012574:	823b      	strh	r3, [r7, #16]
	}
	while( uc_level != 0 );
 8012576:	89fb      	ldrh	r3, [r7, #14]
 8012578:	2b00      	cmp	r3, #0
 801257a:	f47f aebf 	bne.w	80122fc <MAP_makeContourMap_run+0x138>
	
}
 801257e:	bf00      	nop
 8012580:	bf00      	nop
 8012582:	371c      	adds	r7, #28
 8012584:	46bd      	mov	sp, r7
 8012586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801258a:	4770      	bx	lr
 801258c:	20000c78 	.word	0x20000c78

08012590 <MAP_calcMouseDir>:

void MAP_calcMouseDir( 
	enMAP_SEARCH_TYPE	en_calcType,	///< [in] 
	enMAP_HEAD_DIR* 	p_head			///< [out] 
){
 8012590:	b480      	push	{r7}
 8012592:	b085      	sub	sp, #20
 8012594:	af00      	add	r7, sp, #0
 8012596:	4603      	mov	r3, r0
 8012598:	6039      	str	r1, [r7, #0]
 801259a:	71fb      	strb	r3, [r7, #7]
	uint16_t		us_new;
	enMAP_HEAD_DIR	en_tmpHead;

	/*  */
	// MAP
	if( CONTOUR_SYSTEM == en_calcType ){
 801259c:	79fb      	ldrb	r3, [r7, #7]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	f040 80ee 	bne.w	8012780 <MAP_calcMouseDir+0x1f0>
		// 4
		// 
		// , , , ,
		uc_wall = g_sysMap[my][mx];
 80125a4:	4b7b      	ldr	r3, [pc, #492]	; (8012794 <MAP_calcMouseDir+0x204>)
 80125a6:	781b      	ldrb	r3, [r3, #0]
 80125a8:	4618      	mov	r0, r3
 80125aa:	4b7b      	ldr	r3, [pc, #492]	; (8012798 <MAP_calcMouseDir+0x208>)
 80125ac:	781b      	ldrb	r3, [r3, #0]
 80125ae:	4619      	mov	r1, r3
 80125b0:	4a7a      	ldr	r2, [pc, #488]	; (801279c <MAP_calcMouseDir+0x20c>)
 80125b2:	0143      	lsls	r3, r0, #5
 80125b4:	4413      	add	r3, r2
 80125b6:	440b      	add	r3, r1
 80125b8:	781b      	ldrb	r3, [r3, #0]
 80125ba:	72bb      	strb	r3, [r7, #10]
		us_base = MAP_SMAP_MAX_PRI_VAL;					// 16[]16[]4[]
 80125bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80125c0:	81fb      	strh	r3, [r7, #14]

		/* 4 */
		//	
		if ( ( uc_wall & 1 ) == 0 ){
 80125c2:	7abb      	ldrb	r3, [r7, #10]
 80125c4:	f003 0301 	and.w	r3, r3, #1
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d12f      	bne.n	801262c <MAP_calcMouseDir+0x9c>
			us_new = us_cmap[my+1][mx] * 4 + 4;
 80125cc:	4b71      	ldr	r3, [pc, #452]	; (8012794 <MAP_calcMouseDir+0x204>)
 80125ce:	781b      	ldrb	r3, [r3, #0]
 80125d0:	3301      	adds	r3, #1
 80125d2:	4a71      	ldr	r2, [pc, #452]	; (8012798 <MAP_calcMouseDir+0x208>)
 80125d4:	7812      	ldrb	r2, [r2, #0]
 80125d6:	4611      	mov	r1, r2
 80125d8:	4a71      	ldr	r2, [pc, #452]	; (80127a0 <MAP_calcMouseDir+0x210>)
 80125da:	015b      	lsls	r3, r3, #5
 80125dc:	440b      	add	r3, r1
 80125de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80125e2:	3301      	adds	r3, #1
 80125e4:	b29b      	uxth	r3, r3
 80125e6:	009b      	lsls	r3, r3, #2
 80125e8:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my+1][mx] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 80125ea:	4b6a      	ldr	r3, [pc, #424]	; (8012794 <MAP_calcMouseDir+0x204>)
 80125ec:	781b      	ldrb	r3, [r3, #0]
 80125ee:	3301      	adds	r3, #1
 80125f0:	4a69      	ldr	r2, [pc, #420]	; (8012798 <MAP_calcMouseDir+0x208>)
 80125f2:	7812      	ldrb	r2, [r2, #0]
 80125f4:	4611      	mov	r1, r2
 80125f6:	4a69      	ldr	r2, [pc, #420]	; (801279c <MAP_calcMouseDir+0x20c>)
 80125f8:	015b      	lsls	r3, r3, #5
 80125fa:	4413      	add	r3, r2
 80125fc:	440b      	add	r3, r1
 80125fe:	781b      	ldrb	r3, [r3, #0]
 8012600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012604:	2bf0      	cmp	r3, #240	; 0xf0
 8012606:	d002      	beq.n	801260e <MAP_calcMouseDir+0x7e>
 8012608:	89bb      	ldrh	r3, [r7, #12]
 801260a:	3b02      	subs	r3, #2
 801260c:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == NORTH ) us_new = us_new - 1;
 801260e:	4b65      	ldr	r3, [pc, #404]	; (80127a4 <MAP_calcMouseDir+0x214>)
 8012610:	781b      	ldrb	r3, [r3, #0]
 8012612:	2b00      	cmp	r3, #0
 8012614:	d102      	bne.n	801261c <MAP_calcMouseDir+0x8c>
 8012616:	89bb      	ldrh	r3, [r7, #12]
 8012618:	3b01      	subs	r3, #1
 801261a:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 801261c:	89ba      	ldrh	r2, [r7, #12]
 801261e:	89fb      	ldrh	r3, [r7, #14]
 8012620:	429a      	cmp	r2, r3
 8012622:	d203      	bcs.n	801262c <MAP_calcMouseDir+0x9c>
				us_base = us_new;
 8012624:	89bb      	ldrh	r3, [r7, #12]
 8012626:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = NORTH;
 8012628:	2300      	movs	r3, #0
 801262a:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	
		if ( ( uc_wall & 2 ) == 0 ){
 801262c:	7abb      	ldrb	r3, [r7, #10]
 801262e:	f003 0302 	and.w	r3, r3, #2
 8012632:	2b00      	cmp	r3, #0
 8012634:	d12f      	bne.n	8012696 <MAP_calcMouseDir+0x106>
			us_new = us_cmap[my][mx+1] * 4 + 4;
 8012636:	4b57      	ldr	r3, [pc, #348]	; (8012794 <MAP_calcMouseDir+0x204>)
 8012638:	781b      	ldrb	r3, [r3, #0]
 801263a:	461a      	mov	r2, r3
 801263c:	4b56      	ldr	r3, [pc, #344]	; (8012798 <MAP_calcMouseDir+0x208>)
 801263e:	781b      	ldrb	r3, [r3, #0]
 8012640:	3301      	adds	r3, #1
 8012642:	4957      	ldr	r1, [pc, #348]	; (80127a0 <MAP_calcMouseDir+0x210>)
 8012644:	0152      	lsls	r2, r2, #5
 8012646:	4413      	add	r3, r2
 8012648:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801264c:	3301      	adds	r3, #1
 801264e:	b29b      	uxth	r3, r3
 8012650:	009b      	lsls	r3, r3, #2
 8012652:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx+1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 8012654:	4b4f      	ldr	r3, [pc, #316]	; (8012794 <MAP_calcMouseDir+0x204>)
 8012656:	781b      	ldrb	r3, [r3, #0]
 8012658:	461a      	mov	r2, r3
 801265a:	4b4f      	ldr	r3, [pc, #316]	; (8012798 <MAP_calcMouseDir+0x208>)
 801265c:	781b      	ldrb	r3, [r3, #0]
 801265e:	3301      	adds	r3, #1
 8012660:	494e      	ldr	r1, [pc, #312]	; (801279c <MAP_calcMouseDir+0x20c>)
 8012662:	0152      	lsls	r2, r2, #5
 8012664:	440a      	add	r2, r1
 8012666:	4413      	add	r3, r2
 8012668:	781b      	ldrb	r3, [r3, #0]
 801266a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801266e:	2bf0      	cmp	r3, #240	; 0xf0
 8012670:	d002      	beq.n	8012678 <MAP_calcMouseDir+0xe8>
 8012672:	89bb      	ldrh	r3, [r7, #12]
 8012674:	3b02      	subs	r3, #2
 8012676:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == EAST) us_new = us_new - 1;
 8012678:	4b4a      	ldr	r3, [pc, #296]	; (80127a4 <MAP_calcMouseDir+0x214>)
 801267a:	781b      	ldrb	r3, [r3, #0]
 801267c:	2b01      	cmp	r3, #1
 801267e:	d102      	bne.n	8012686 <MAP_calcMouseDir+0xf6>
 8012680:	89bb      	ldrh	r3, [r7, #12]
 8012682:	3b01      	subs	r3, #1
 8012684:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 8012686:	89ba      	ldrh	r2, [r7, #12]
 8012688:	89fb      	ldrh	r3, [r7, #14]
 801268a:	429a      	cmp	r2, r3
 801268c:	d203      	bcs.n	8012696 <MAP_calcMouseDir+0x106>
				us_base = us_new;
 801268e:	89bb      	ldrh	r3, [r7, #12]
 8012690:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = EAST;
 8012692:	2301      	movs	r3, #1
 8012694:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	
		if ( ( uc_wall & 4 ) == 0 ){
 8012696:	7abb      	ldrb	r3, [r7, #10]
 8012698:	f003 0304 	and.w	r3, r3, #4
 801269c:	2b00      	cmp	r3, #0
 801269e:	d12f      	bne.n	8012700 <MAP_calcMouseDir+0x170>
			us_new = us_cmap[my-1][mx] * 4 + 4;
 80126a0:	4b3c      	ldr	r3, [pc, #240]	; (8012794 <MAP_calcMouseDir+0x204>)
 80126a2:	781b      	ldrb	r3, [r3, #0]
 80126a4:	3b01      	subs	r3, #1
 80126a6:	4a3c      	ldr	r2, [pc, #240]	; (8012798 <MAP_calcMouseDir+0x208>)
 80126a8:	7812      	ldrb	r2, [r2, #0]
 80126aa:	4611      	mov	r1, r2
 80126ac:	4a3c      	ldr	r2, [pc, #240]	; (80127a0 <MAP_calcMouseDir+0x210>)
 80126ae:	015b      	lsls	r3, r3, #5
 80126b0:	440b      	add	r3, r1
 80126b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80126b6:	3301      	adds	r3, #1
 80126b8:	b29b      	uxth	r3, r3
 80126ba:	009b      	lsls	r3, r3, #2
 80126bc:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my-1][mx] & 0xf0 ) != 0xf0) us_new = us_new - 2;
 80126be:	4b35      	ldr	r3, [pc, #212]	; (8012794 <MAP_calcMouseDir+0x204>)
 80126c0:	781b      	ldrb	r3, [r3, #0]
 80126c2:	3b01      	subs	r3, #1
 80126c4:	4a34      	ldr	r2, [pc, #208]	; (8012798 <MAP_calcMouseDir+0x208>)
 80126c6:	7812      	ldrb	r2, [r2, #0]
 80126c8:	4611      	mov	r1, r2
 80126ca:	4a34      	ldr	r2, [pc, #208]	; (801279c <MAP_calcMouseDir+0x20c>)
 80126cc:	015b      	lsls	r3, r3, #5
 80126ce:	4413      	add	r3, r2
 80126d0:	440b      	add	r3, r1
 80126d2:	781b      	ldrb	r3, [r3, #0]
 80126d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80126d8:	2bf0      	cmp	r3, #240	; 0xf0
 80126da:	d002      	beq.n	80126e2 <MAP_calcMouseDir+0x152>
 80126dc:	89bb      	ldrh	r3, [r7, #12]
 80126de:	3b02      	subs	r3, #2
 80126e0:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == SOUTH ) us_new = us_new - 1;
 80126e2:	4b30      	ldr	r3, [pc, #192]	; (80127a4 <MAP_calcMouseDir+0x214>)
 80126e4:	781b      	ldrb	r3, [r3, #0]
 80126e6:	2b02      	cmp	r3, #2
 80126e8:	d102      	bne.n	80126f0 <MAP_calcMouseDir+0x160>
 80126ea:	89bb      	ldrh	r3, [r7, #12]
 80126ec:	3b01      	subs	r3, #1
 80126ee:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 80126f0:	89ba      	ldrh	r2, [r7, #12]
 80126f2:	89fb      	ldrh	r3, [r7, #14]
 80126f4:	429a      	cmp	r2, r3
 80126f6:	d203      	bcs.n	8012700 <MAP_calcMouseDir+0x170>
				us_base = us_new;
 80126f8:	89bb      	ldrh	r3, [r7, #12]
 80126fa:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = SOUTH;
 80126fc:	2302      	movs	r3, #2
 80126fe:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	
		if ( ( uc_wall & 8 ) == 0 ){
 8012700:	7abb      	ldrb	r3, [r7, #10]
 8012702:	f003 0308 	and.w	r3, r3, #8
 8012706:	2b00      	cmp	r3, #0
 8012708:	d12f      	bne.n	801276a <MAP_calcMouseDir+0x1da>
			us_new = us_cmap[my][mx-1] * 4 + 4;
 801270a:	4b22      	ldr	r3, [pc, #136]	; (8012794 <MAP_calcMouseDir+0x204>)
 801270c:	781b      	ldrb	r3, [r3, #0]
 801270e:	461a      	mov	r2, r3
 8012710:	4b21      	ldr	r3, [pc, #132]	; (8012798 <MAP_calcMouseDir+0x208>)
 8012712:	781b      	ldrb	r3, [r3, #0]
 8012714:	3b01      	subs	r3, #1
 8012716:	4922      	ldr	r1, [pc, #136]	; (80127a0 <MAP_calcMouseDir+0x210>)
 8012718:	0152      	lsls	r2, r2, #5
 801271a:	4413      	add	r3, r2
 801271c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012720:	3301      	adds	r3, #1
 8012722:	b29b      	uxth	r3, r3
 8012724:	009b      	lsls	r3, r3, #2
 8012726:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx-1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 8012728:	4b1a      	ldr	r3, [pc, #104]	; (8012794 <MAP_calcMouseDir+0x204>)
 801272a:	781b      	ldrb	r3, [r3, #0]
 801272c:	461a      	mov	r2, r3
 801272e:	4b1a      	ldr	r3, [pc, #104]	; (8012798 <MAP_calcMouseDir+0x208>)
 8012730:	781b      	ldrb	r3, [r3, #0]
 8012732:	3b01      	subs	r3, #1
 8012734:	4919      	ldr	r1, [pc, #100]	; (801279c <MAP_calcMouseDir+0x20c>)
 8012736:	0152      	lsls	r2, r2, #5
 8012738:	440a      	add	r2, r1
 801273a:	4413      	add	r3, r2
 801273c:	781b      	ldrb	r3, [r3, #0]
 801273e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012742:	2bf0      	cmp	r3, #240	; 0xf0
 8012744:	d002      	beq.n	801274c <MAP_calcMouseDir+0x1bc>
 8012746:	89bb      	ldrh	r3, [r7, #12]
 8012748:	3b02      	subs	r3, #2
 801274a:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == WEST ) us_new = us_new - 1;
 801274c:	4b15      	ldr	r3, [pc, #84]	; (80127a4 <MAP_calcMouseDir+0x214>)
 801274e:	781b      	ldrb	r3, [r3, #0]
 8012750:	2b03      	cmp	r3, #3
 8012752:	d102      	bne.n	801275a <MAP_calcMouseDir+0x1ca>
 8012754:	89bb      	ldrh	r3, [r7, #12]
 8012756:	3b01      	subs	r3, #1
 8012758:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 801275a:	89ba      	ldrh	r2, [r7, #12]
 801275c:	89fb      	ldrh	r3, [r7, #14]
 801275e:	429a      	cmp	r2, r3
 8012760:	d203      	bcs.n	801276a <MAP_calcMouseDir+0x1da>
				us_base = us_new;
 8012762:	89bb      	ldrh	r3, [r7, #12]
 8012764:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = WEST;
 8012766:	2303      	movs	r3, #3
 8012768:	72fb      	strb	r3, [r7, #11]
			}
		}
		
		*p_head = (enMAP_HEAD_DIR)( (en_tmpHead - en_Head) & 3 );		// 
 801276a:	4b0e      	ldr	r3, [pc, #56]	; (80127a4 <MAP_calcMouseDir+0x214>)
 801276c:	781b      	ldrb	r3, [r3, #0]
 801276e:	7afa      	ldrb	r2, [r7, #11]
 8012770:	1ad3      	subs	r3, r2, r3
 8012772:	b2db      	uxtb	r3, r3
 8012774:	f003 0303 	and.w	r3, r3, #3
 8012778:	b2da      	uxtb	r2, r3
 801277a:	683b      	ldr	r3, [r7, #0]
 801277c:	701a      	strb	r2, [r3, #0]
	// 
	else{
		*p_head = (enMAP_HEAD_DIR)0;
	}

}
 801277e:	e002      	b.n	8012786 <MAP_calcMouseDir+0x1f6>
		*p_head = (enMAP_HEAD_DIR)0;
 8012780:	683b      	ldr	r3, [r7, #0]
 8012782:	2200      	movs	r2, #0
 8012784:	701a      	strb	r2, [r3, #0]
}
 8012786:	bf00      	nop
 8012788:	3714      	adds	r7, #20
 801278a:	46bd      	mov	sp, r7
 801278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012790:	4770      	bx	lr
 8012792:	bf00      	nop
 8012794:	2000e749 	.word	0x2000e749
 8012798:	2000e753 	.word	0x2000e753
 801279c:	20000854 	.word	0x20000854
 80127a0:	20000c78 	.word	0x20000c78
 80127a4:	2000e750 	.word	0x2000e750

080127a8 <MAP_refMousePos>:

void MAP_refMousePos( 
	enMAP_HEAD_DIR 			en_head			///< [in] 
){
 80127a8:	b480      	push	{r7}
 80127aa:	b083      	sub	sp, #12
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	4603      	mov	r3, r0
 80127b0:	71fb      	strb	r3, [r7, #7]
	switch( en_head ){
 80127b2:	79fb      	ldrb	r3, [r7, #7]
 80127b4:	2b03      	cmp	r3, #3
 80127b6:	d827      	bhi.n	8012808 <MAP_refMousePos+0x60>
 80127b8:	a201      	add	r2, pc, #4	; (adr r2, 80127c0 <MAP_refMousePos+0x18>)
 80127ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127be:	bf00      	nop
 80127c0:	080127d1 	.word	0x080127d1
 80127c4:	080127df 	.word	0x080127df
 80127c8:	080127ed 	.word	0x080127ed
 80127cc:	080127fb 	.word	0x080127fb
		case NORTH:
			my = my + 1;
 80127d0:	4b11      	ldr	r3, [pc, #68]	; (8012818 <MAP_refMousePos+0x70>)
 80127d2:	781b      	ldrb	r3, [r3, #0]
 80127d4:	3301      	adds	r3, #1
 80127d6:	b2da      	uxtb	r2, r3
 80127d8:	4b0f      	ldr	r3, [pc, #60]	; (8012818 <MAP_refMousePos+0x70>)
 80127da:	701a      	strb	r2, [r3, #0]
			break;
 80127dc:	e015      	b.n	801280a <MAP_refMousePos+0x62>
		case EAST:
			mx = mx + 1;
 80127de:	4b0f      	ldr	r3, [pc, #60]	; (801281c <MAP_refMousePos+0x74>)
 80127e0:	781b      	ldrb	r3, [r3, #0]
 80127e2:	3301      	adds	r3, #1
 80127e4:	b2da      	uxtb	r2, r3
 80127e6:	4b0d      	ldr	r3, [pc, #52]	; (801281c <MAP_refMousePos+0x74>)
 80127e8:	701a      	strb	r2, [r3, #0]
			break;
 80127ea:	e00e      	b.n	801280a <MAP_refMousePos+0x62>
		case SOUTH:
			my = my - 1;
 80127ec:	4b0a      	ldr	r3, [pc, #40]	; (8012818 <MAP_refMousePos+0x70>)
 80127ee:	781b      	ldrb	r3, [r3, #0]
 80127f0:	3b01      	subs	r3, #1
 80127f2:	b2da      	uxtb	r2, r3
 80127f4:	4b08      	ldr	r3, [pc, #32]	; (8012818 <MAP_refMousePos+0x70>)
 80127f6:	701a      	strb	r2, [r3, #0]
			break;
 80127f8:	e007      	b.n	801280a <MAP_refMousePos+0x62>
		case WEST:
			mx = mx - 1;
 80127fa:	4b08      	ldr	r3, [pc, #32]	; (801281c <MAP_refMousePos+0x74>)
 80127fc:	781b      	ldrb	r3, [r3, #0]
 80127fe:	3b01      	subs	r3, #1
 8012800:	b2da      	uxtb	r2, r3
 8012802:	4b06      	ldr	r3, [pc, #24]	; (801281c <MAP_refMousePos+0x74>)
 8012804:	701a      	strb	r2, [r3, #0]
			break;
 8012806:	e000      	b.n	801280a <MAP_refMousePos+0x62>
		default:
			break;
 8012808:	bf00      	nop
	}
}
 801280a:	bf00      	nop
 801280c:	370c      	adds	r7, #12
 801280e:	46bd      	mov	sp, r7
 8012810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012814:	4770      	bx	lr
 8012816:	bf00      	nop
 8012818:	2000e749 	.word	0x2000e749
 801281c:	2000e753 	.word	0x2000e753

08012820 <MAP_moveNextBlock>:

void MAP_moveNextBlock( 
	enMAP_HEAD_DIR 	en_head,		///< [in] 
	bool*			p_type			///< [in] FALSE: TURE:
){
 8012820:	b580      	push	{r7, lr}
 8012822:	b082      	sub	sp, #8
 8012824:	af00      	add	r7, sp, #0
 8012826:	4603      	mov	r3, r0
 8012828:	6039      	str	r1, [r7, #0]
 801282a:	71fb      	strb	r3, [r7, #7]
	*p_type = TRUE;
 801282c:	683b      	ldr	r3, [r7, #0]
 801282e:	2201      	movs	r2, #1
 8012830:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// 
 8012832:	4b4d      	ldr	r3, [pc, #308]	; (8012968 <MAP_moveNextBlock+0x148>)
 8012834:	f04f 0200 	mov.w	r2, #0
 8012838:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 801283a:	79fb      	ldrb	r3, [r7, #7]
 801283c:	2b03      	cmp	r3, #3
 801283e:	f200 8082 	bhi.w	8012946 <MAP_moveNextBlock+0x126>
 8012842:	a201      	add	r2, pc, #4	; (adr r2, 8012848 <MAP_moveNextBlock+0x28>)
 8012844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012848:	08012859 	.word	0x08012859
 801284c:	08012869 	.word	0x08012869
 8012850:	08012891 	.word	0x08012891
 8012854:	0801287d 	.word	0x0801287d

		/*  */
		case NORTH:
			*p_type = FALSE;
 8012858:	683b      	ldr	r3, [r7, #0]
 801285a:	2200      	movs	r2, #0
 801285c:	701a      	strb	r2, [r3, #0]
			MOT_goBlock_Const( 1 );				// 1
 801285e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012862:	f7f9 fbf9 	bl	800c058 <MOT_goBlock_Const>
			break;
 8012866:	e071      	b.n	801294c <MAP_moveNextBlock+0x12c>
		// 
		case EAST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8012868:	eddf 0a40 	vldr	s1, [pc, #256]	; 801296c <MAP_moveNextBlock+0x14c>
 801286c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8012870:	f7f9 fbce 	bl	800c010 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R90);					// 90
 8012874:	2000      	movs	r0, #0
 8012876:	f7f9 fd33 	bl	800c2e0 <MOT_turn>
			break;
 801287a:	e067      	b.n	801294c <MAP_moveNextBlock+0x12c>
		// 
		case WEST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 801287c:	eddf 0a3b 	vldr	s1, [pc, #236]	; 801296c <MAP_moveNextBlock+0x14c>
 8012880:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8012884:	f7f9 fbc4 	bl	800c010 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_L90);					// 90
 8012888:	2001      	movs	r0, #1
 801288a:	f7f9 fd29 	bl	800c2e0 <MOT_turn>
			break;
 801288e:	e05d      	b.n	801294c <MAP_moveNextBlock+0x12c>
		// 
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8012890:	eddf 0a36 	vldr	s1, [pc, #216]	; 801296c <MAP_moveNextBlock+0x14c>
 8012894:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8012898:	f7f9 fbba 	bl	800c010 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);					// 180
 801289c:	2002      	movs	r0, #2
 801289e:	f7f9 fd1f 	bl	800c2e0 <MOT_turn>
			
			/*  */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 80128a2:	4b33      	ldr	r3, [pc, #204]	; (8012970 <MAP_moveNextBlock+0x150>)
 80128a4:	781b      	ldrb	r3, [r3, #0]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d10e      	bne.n	80128c8 <MAP_moveNextBlock+0xa8>
 80128aa:	4b32      	ldr	r3, [pc, #200]	; (8012974 <MAP_moveNextBlock+0x154>)
 80128ac:	781b      	ldrb	r3, [r3, #0]
 80128ae:	4618      	mov	r0, r3
 80128b0:	4b31      	ldr	r3, [pc, #196]	; (8012978 <MAP_moveNextBlock+0x158>)
 80128b2:	781b      	ldrb	r3, [r3, #0]
 80128b4:	4619      	mov	r1, r3
 80128b6:	4a31      	ldr	r2, [pc, #196]	; (801297c <MAP_moveNextBlock+0x15c>)
 80128b8:	0143      	lsls	r3, r0, #5
 80128ba:	4413      	add	r3, r2
 80128bc:	440b      	add	r3, r1
 80128be:	781b      	ldrb	r3, [r3, #0]
 80128c0:	f003 0301 	and.w	r3, r3, #1
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d138      	bne.n	801293a <MAP_moveNextBlock+0x11a>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 80128c8:	4b29      	ldr	r3, [pc, #164]	; (8012970 <MAP_moveNextBlock+0x150>)
 80128ca:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 80128cc:	2b01      	cmp	r3, #1
 80128ce:	d10e      	bne.n	80128ee <MAP_moveNextBlock+0xce>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 80128d0:	4b28      	ldr	r3, [pc, #160]	; (8012974 <MAP_moveNextBlock+0x154>)
 80128d2:	781b      	ldrb	r3, [r3, #0]
 80128d4:	4618      	mov	r0, r3
 80128d6:	4b28      	ldr	r3, [pc, #160]	; (8012978 <MAP_moveNextBlock+0x158>)
 80128d8:	781b      	ldrb	r3, [r3, #0]
 80128da:	4619      	mov	r1, r3
 80128dc:	4a27      	ldr	r2, [pc, #156]	; (801297c <MAP_moveNextBlock+0x15c>)
 80128de:	0143      	lsls	r3, r0, #5
 80128e0:	4413      	add	r3, r2
 80128e2:	440b      	add	r3, r1
 80128e4:	781b      	ldrb	r3, [r3, #0]
 80128e6:	f003 0302 	and.w	r3, r3, #2
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d125      	bne.n	801293a <MAP_moveNextBlock+0x11a>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 80128ee:	4b20      	ldr	r3, [pc, #128]	; (8012970 <MAP_moveNextBlock+0x150>)
 80128f0:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 80128f2:	2b02      	cmp	r3, #2
 80128f4:	d10e      	bne.n	8012914 <MAP_moveNextBlock+0xf4>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 80128f6:	4b1f      	ldr	r3, [pc, #124]	; (8012974 <MAP_moveNextBlock+0x154>)
 80128f8:	781b      	ldrb	r3, [r3, #0]
 80128fa:	4618      	mov	r0, r3
 80128fc:	4b1e      	ldr	r3, [pc, #120]	; (8012978 <MAP_moveNextBlock+0x158>)
 80128fe:	781b      	ldrb	r3, [r3, #0]
 8012900:	4619      	mov	r1, r3
 8012902:	4a1e      	ldr	r2, [pc, #120]	; (801297c <MAP_moveNextBlock+0x15c>)
 8012904:	0143      	lsls	r3, r0, #5
 8012906:	4413      	add	r3, r2
 8012908:	440b      	add	r3, r1
 801290a:	781b      	ldrb	r3, [r3, #0]
 801290c:	f003 0304 	and.w	r3, r3, #4
 8012910:	2b00      	cmp	r3, #0
 8012912:	d112      	bne.n	801293a <MAP_moveNextBlock+0x11a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8012914:	4b16      	ldr	r3, [pc, #88]	; (8012970 <MAP_moveNextBlock+0x150>)
 8012916:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012918:	2b03      	cmp	r3, #3
 801291a:	d116      	bne.n	801294a <MAP_moveNextBlock+0x12a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 801291c:	4b15      	ldr	r3, [pc, #84]	; (8012974 <MAP_moveNextBlock+0x154>)
 801291e:	781b      	ldrb	r3, [r3, #0]
 8012920:	4618      	mov	r0, r3
 8012922:	4b15      	ldr	r3, [pc, #84]	; (8012978 <MAP_moveNextBlock+0x158>)
 8012924:	781b      	ldrb	r3, [r3, #0]
 8012926:	4619      	mov	r1, r3
 8012928:	4a14      	ldr	r2, [pc, #80]	; (801297c <MAP_moveNextBlock+0x15c>)
 801292a:	0143      	lsls	r3, r0, #5
 801292c:	4413      	add	r3, r2
 801292e:	440b      	add	r3, r1
 8012930:	781b      	ldrb	r3, [r3, #0]
 8012932:	f003 0308 	and.w	r3, r3, #8
 8012936:	2b00      	cmp	r3, #0
 8012938:	d007      	beq.n	801294a <MAP_moveNextBlock+0x12a>
			){
				MOT_goHitBackWall();					// 
 801293a:	f7fa f907 	bl	800cb4c <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// []
 801293e:	4b0a      	ldr	r3, [pc, #40]	; (8012968 <MAP_moveNextBlock+0x148>)
 8012940:	4a0f      	ldr	r2, [pc, #60]	; (8012980 <MAP_moveNextBlock+0x160>)
 8012942:	601a      	str	r2, [r3, #0]
			}
			break;
 8012944:	e001      	b.n	801294a <MAP_moveNextBlock+0x12a>
		default:
			break;
 8012946:	bf00      	nop
 8012948:	e000      	b.n	801294c <MAP_moveNextBlock+0x12c>
			break;
 801294a:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP			 MAP
		MAP_moveNextBlock(en_head, p_type);					// 
	}
	else{*/
		/*  */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 801294c:	4b08      	ldr	r3, [pc, #32]	; (8012970 <MAP_moveNextBlock+0x150>)
 801294e:	781a      	ldrb	r2, [r3, #0]
 8012950:	79fb      	ldrb	r3, [r7, #7]
 8012952:	4413      	add	r3, r2
 8012954:	b2db      	uxtb	r3, r3
 8012956:	f003 0303 	and.w	r3, r3, #3
 801295a:	b2da      	uxtb	r2, r3
 801295c:	4b04      	ldr	r3, [pc, #16]	; (8012970 <MAP_moveNextBlock+0x150>)
 801295e:	701a      	strb	r2, [r3, #0]
//	}
}
 8012960:	bf00      	nop
 8012962:	3708      	adds	r7, #8
 8012964:	46bd      	mov	sp, r7
 8012966:	bd80      	pop	{r7, pc}
 8012968:	2000e74c 	.word	0x2000e74c
 801296c:	00000000 	.word	0x00000000
 8012970:	2000e750 	.word	0x2000e750
 8012974:	2000e749 	.word	0x2000e749
 8012978:	2000e753 	.word	0x2000e753
 801297c:	20000854 	.word	0x20000854
 8012980:	3e6b851f 	.word	0x3e6b851f

08012984 <MAP_moveNextBlock_Sura>:

void MAP_moveNextBlock_Sura( 
	enMAP_HEAD_DIR 	en_head,		///< [in] 
	bool*			p_type,			///< [in] FALSE: TURE:
	bool			bl_resume		///< [in] FALSE: TURE:
){
 8012984:	b580      	push	{r7, lr}
 8012986:	b082      	sub	sp, #8
 8012988:	af00      	add	r7, sp, #0
 801298a:	4603      	mov	r3, r0
 801298c:	6039      	str	r1, [r7, #0]
 801298e:	71fb      	strb	r3, [r7, #7]
 8012990:	4613      	mov	r3, r2
 8012992:	71bb      	strb	r3, [r7, #6]
	*p_type = FALSE;
 8012994:	683b      	ldr	r3, [r7, #0]
 8012996:	2200      	movs	r2, #0
 8012998:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// 
 801299a:	4b7e      	ldr	r3, [pc, #504]	; (8012b94 <MAP_moveNextBlock_Sura+0x210>)
 801299c:	f04f 0200 	mov.w	r2, #0
 80129a0:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 80129a2:	79fb      	ldrb	r3, [r7, #7]
 80129a4:	2b03      	cmp	r3, #3
 80129a6:	f200 8244 	bhi.w	8012e32 <MAP_moveNextBlock_Sura+0x4ae>
 80129aa:	a201      	add	r2, pc, #4	; (adr r2, 80129b0 <MAP_moveNextBlock_Sura+0x2c>)
 80129ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129b0:	080129c1 	.word	0x080129c1
 80129b4:	080129e5 	.word	0x080129e5
 80129b8:	08012d71 	.word	0x08012d71
 80129bc:	08012bc1 	.word	0x08012bc1

		// 
		case NORTH:
			
			/*  */
			if( bl_resume == FALSE ){
 80129c0:	79bb      	ldrb	r3, [r7, #6]
 80129c2:	f083 0301 	eor.w	r3, r3, #1
 80129c6:	b2db      	uxtb	r3, r3
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d004      	beq.n	80129d6 <MAP_moveNextBlock_Sura+0x52>
		
				MOT_goBlock_Const( 1 );					// 1
 80129cc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80129d0:	f7f9 fb42 	bl	800c058 <MOT_goBlock_Const>
			/*  */
			else{
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// ()
//				uc_SlaCnt = 0;									// 
			}
			break;
 80129d4:	e22e      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// ()
 80129d6:	eddf 0a70 	vldr	s1, [pc, #448]	; 8012b98 <MAP_moveNextBlock_Sura+0x214>
 80129da:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80129de:	f7f9 fb17 	bl	800c010 <MOT_goBlock_FinSpeed>
			break;
 80129e2:	e227      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>

		// 
		case EAST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 80129e4:	4b6d      	ldr	r3, [pc, #436]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 80129e6:	781b      	ldrb	r3, [r3, #0]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d10e      	bne.n	8012a0a <MAP_moveNextBlock_Sura+0x86>
 80129ec:	4b6c      	ldr	r3, [pc, #432]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 80129ee:	781b      	ldrb	r3, [r3, #0]
 80129f0:	4618      	mov	r0, r3
 80129f2:	4b6c      	ldr	r3, [pc, #432]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 80129f4:	781b      	ldrb	r3, [r3, #0]
 80129f6:	4619      	mov	r1, r3
 80129f8:	4a6b      	ldr	r2, [pc, #428]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 80129fa:	0143      	lsls	r3, r0, #5
 80129fc:	4413      	add	r3, r2
 80129fe:	440b      	add	r3, r1
 8012a00:	781b      	ldrb	r3, [r3, #0]
 8012a02:	f003 0302 	and.w	r3, r3, #2
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d138      	bne.n	8012a7c <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012a0a:	4b64      	ldr	r3, [pc, #400]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 8012a0c:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012a0e:	2b01      	cmp	r3, #1
 8012a10:	d10e      	bne.n	8012a30 <MAP_moveNextBlock_Sura+0xac>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012a12:	4b63      	ldr	r3, [pc, #396]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 8012a14:	781b      	ldrb	r3, [r3, #0]
 8012a16:	4618      	mov	r0, r3
 8012a18:	4b62      	ldr	r3, [pc, #392]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 8012a1a:	781b      	ldrb	r3, [r3, #0]
 8012a1c:	4619      	mov	r1, r3
 8012a1e:	4a62      	ldr	r2, [pc, #392]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 8012a20:	0143      	lsls	r3, r0, #5
 8012a22:	4413      	add	r3, r2
 8012a24:	440b      	add	r3, r1
 8012a26:	781b      	ldrb	r3, [r3, #0]
 8012a28:	f003 0304 	and.w	r3, r3, #4
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d125      	bne.n	8012a7c <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012a30:	4b5a      	ldr	r3, [pc, #360]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 8012a32:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012a34:	2b02      	cmp	r3, #2
 8012a36:	d10e      	bne.n	8012a56 <MAP_moveNextBlock_Sura+0xd2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012a38:	4b59      	ldr	r3, [pc, #356]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 8012a3a:	781b      	ldrb	r3, [r3, #0]
 8012a3c:	4618      	mov	r0, r3
 8012a3e:	4b59      	ldr	r3, [pc, #356]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 8012a40:	781b      	ldrb	r3, [r3, #0]
 8012a42:	4619      	mov	r1, r3
 8012a44:	4a58      	ldr	r2, [pc, #352]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 8012a46:	0143      	lsls	r3, r0, #5
 8012a48:	4413      	add	r3, r2
 8012a4a:	440b      	add	r3, r1
 8012a4c:	781b      	ldrb	r3, [r3, #0]
 8012a4e:	f003 0308 	and.w	r3, r3, #8
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d112      	bne.n	8012a7c <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8012a56:	4b51      	ldr	r3, [pc, #324]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 8012a58:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012a5a:	2b03      	cmp	r3, #3
 8012a5c:	d112      	bne.n	8012a84 <MAP_moveNextBlock_Sura+0x100>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8012a5e:	4b50      	ldr	r3, [pc, #320]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 8012a60:	781b      	ldrb	r3, [r3, #0]
 8012a62:	4618      	mov	r0, r3
 8012a64:	4b4f      	ldr	r3, [pc, #316]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 8012a66:	781b      	ldrb	r3, [r3, #0]
 8012a68:	4619      	mov	r1, r3
 8012a6a:	4a4f      	ldr	r2, [pc, #316]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 8012a6c:	0143      	lsls	r3, r0, #5
 8012a6e:	4413      	add	r3, r2
 8012a70:	440b      	add	r3, r1
 8012a72:	781b      	ldrb	r3, [r3, #0]
 8012a74:	f003 0301 	and.w	r3, r3, #1
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d003      	beq.n	8012a84 <MAP_moveNextBlock_Sura+0x100>
				){
				uc_dist_control = 0.01;
 8012a7c:	4b4b      	ldr	r3, [pc, #300]	; (8012bac <MAP_moveNextBlock_Sura+0x228>)
 8012a7e:	2200      	movs	r2, #0
 8012a80:	701a      	strb	r2, [r3, #0]
 8012a82:	e002      	b.n	8012a8a <MAP_moveNextBlock_Sura+0x106>
				}
			else{
				uc_dist_control = 0;
 8012a84:	4b49      	ldr	r3, [pc, #292]	; (8012bac <MAP_moveNextBlock_Sura+0x228>)
 8012a86:	2200      	movs	r2, #0
 8012a88:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 8012a8a:	4b49      	ldr	r3, [pc, #292]	; (8012bb0 <MAP_moveNextBlock_Sura+0x22c>)
 8012a8c:	781a      	ldrb	r2, [r3, #0]
 8012a8e:	4b49      	ldr	r3, [pc, #292]	; (8012bb4 <MAP_moveNextBlock_Sura+0x230>)
 8012a90:	781b      	ldrb	r3, [r3, #0]
 8012a92:	429a      	cmp	r2, r3
 8012a94:	d20e      	bcs.n	8012ab4 <MAP_moveNextBlock_Sura+0x130>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8012a96:	2000      	movs	r0, #0
 8012a98:	f7f0 fab4 	bl	8003004 <PARAM_getSra>
 8012a9c:	4603      	mov	r3, r0
 8012a9e:	4619      	mov	r1, r3
 8012aa0:	2000      	movs	r0, #0
 8012aa2:	f7fa f8a5 	bl	800cbf0 <MOT_goSla>
				uc_SlaCnt++;
 8012aa6:	4b42      	ldr	r3, [pc, #264]	; (8012bb0 <MAP_moveNextBlock_Sura+0x22c>)
 8012aa8:	781b      	ldrb	r3, [r3, #0]
 8012aaa:	3301      	adds	r3, #1
 8012aac:	b2da      	uxtb	r2, r3
 8012aae:	4b40      	ldr	r3, [pc, #256]	; (8012bb0 <MAP_moveNextBlock_Sura+0x22c>)
 8012ab0:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
					uc_SlaCnt++;
				}
			}
			break;
 8012ab2:	e1bf      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012ab4:	4b39      	ldr	r3, [pc, #228]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 8012ab6:	781b      	ldrb	r3, [r3, #0]
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d10e      	bne.n	8012ada <MAP_moveNextBlock_Sura+0x156>
 8012abc:	4b38      	ldr	r3, [pc, #224]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 8012abe:	781b      	ldrb	r3, [r3, #0]
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	4b38      	ldr	r3, [pc, #224]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 8012ac4:	781b      	ldrb	r3, [r3, #0]
 8012ac6:	4619      	mov	r1, r3
 8012ac8:	4a37      	ldr	r2, [pc, #220]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 8012aca:	0143      	lsls	r3, r0, #5
 8012acc:	4413      	add	r3, r2
 8012ace:	440b      	add	r3, r1
 8012ad0:	781b      	ldrb	r3, [r3, #0]
 8012ad2:	f003 0308 	and.w	r3, r3, #8
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d138      	bne.n	8012b4c <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012ada:	4b30      	ldr	r3, [pc, #192]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 8012adc:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012ade:	2b01      	cmp	r3, #1
 8012ae0:	d10e      	bne.n	8012b00 <MAP_moveNextBlock_Sura+0x17c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012ae2:	4b2f      	ldr	r3, [pc, #188]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 8012ae4:	781b      	ldrb	r3, [r3, #0]
 8012ae6:	4618      	mov	r0, r3
 8012ae8:	4b2e      	ldr	r3, [pc, #184]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 8012aea:	781b      	ldrb	r3, [r3, #0]
 8012aec:	4619      	mov	r1, r3
 8012aee:	4a2e      	ldr	r2, [pc, #184]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 8012af0:	0143      	lsls	r3, r0, #5
 8012af2:	4413      	add	r3, r2
 8012af4:	440b      	add	r3, r1
 8012af6:	781b      	ldrb	r3, [r3, #0]
 8012af8:	f003 0301 	and.w	r3, r3, #1
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d125      	bne.n	8012b4c <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012b00:	4b26      	ldr	r3, [pc, #152]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 8012b02:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012b04:	2b02      	cmp	r3, #2
 8012b06:	d10e      	bne.n	8012b26 <MAP_moveNextBlock_Sura+0x1a2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012b08:	4b25      	ldr	r3, [pc, #148]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 8012b0a:	781b      	ldrb	r3, [r3, #0]
 8012b0c:	4618      	mov	r0, r3
 8012b0e:	4b25      	ldr	r3, [pc, #148]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 8012b10:	781b      	ldrb	r3, [r3, #0]
 8012b12:	4619      	mov	r1, r3
 8012b14:	4a24      	ldr	r2, [pc, #144]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 8012b16:	0143      	lsls	r3, r0, #5
 8012b18:	4413      	add	r3, r2
 8012b1a:	440b      	add	r3, r1
 8012b1c:	781b      	ldrb	r3, [r3, #0]
 8012b1e:	f003 0302 	and.w	r3, r3, #2
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d112      	bne.n	8012b4c <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8012b26:	4b1d      	ldr	r3, [pc, #116]	; (8012b9c <MAP_moveNextBlock_Sura+0x218>)
 8012b28:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012b2a:	2b03      	cmp	r3, #3
 8012b2c:	d123      	bne.n	8012b76 <MAP_moveNextBlock_Sura+0x1f2>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8012b2e:	4b1c      	ldr	r3, [pc, #112]	; (8012ba0 <MAP_moveNextBlock_Sura+0x21c>)
 8012b30:	781b      	ldrb	r3, [r3, #0]
 8012b32:	4618      	mov	r0, r3
 8012b34:	4b1b      	ldr	r3, [pc, #108]	; (8012ba4 <MAP_moveNextBlock_Sura+0x220>)
 8012b36:	781b      	ldrb	r3, [r3, #0]
 8012b38:	4619      	mov	r1, r3
 8012b3a:	4a1b      	ldr	r2, [pc, #108]	; (8012ba8 <MAP_moveNextBlock_Sura+0x224>)
 8012b3c:	0143      	lsls	r3, r0, #5
 8012b3e:	4413      	add	r3, r2
 8012b40:	440b      	add	r3, r1
 8012b42:	781b      	ldrb	r3, [r3, #0]
 8012b44:	f003 0304 	and.w	r3, r3, #4
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d014      	beq.n	8012b76 <MAP_moveNextBlock_Sura+0x1f2>
					MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8012b4c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8012bb8 <MAP_moveNextBlock_Sura+0x234>
 8012b50:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8012b54:	f7f9 fa5c 	bl	800c010 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_R90);						// 90
 8012b58:	2000      	movs	r0, #0
 8012b5a:	f7f9 fbc1 	bl	800c2e0 <MOT_turn>
					uc_SlaCnt = 0;
 8012b5e:	4b14      	ldr	r3, [pc, #80]	; (8012bb0 <MAP_moveNextBlock_Sura+0x22c>)
 8012b60:	2200      	movs	r2, #0
 8012b62:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// 
 8012b64:	f7f9 fff2 	bl	800cb4c <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// []
 8012b68:	4b0a      	ldr	r3, [pc, #40]	; (8012b94 <MAP_moveNextBlock_Sura+0x210>)
 8012b6a:	4a14      	ldr	r2, [pc, #80]	; (8012bbc <MAP_moveNextBlock_Sura+0x238>)
 8012b6c:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// 
 8012b6e:	683b      	ldr	r3, [r7, #0]
 8012b70:	2201      	movs	r2, #1
 8012b72:	701a      	strb	r2, [r3, #0]
			break;
 8012b74:	e15e      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8012b76:	2000      	movs	r0, #0
 8012b78:	f7f0 fa44 	bl	8003004 <PARAM_getSra>
 8012b7c:	4603      	mov	r3, r0
 8012b7e:	4619      	mov	r1, r3
 8012b80:	2000      	movs	r0, #0
 8012b82:	f7fa f835 	bl	800cbf0 <MOT_goSla>
					uc_SlaCnt++;
 8012b86:	4b0a      	ldr	r3, [pc, #40]	; (8012bb0 <MAP_moveNextBlock_Sura+0x22c>)
 8012b88:	781b      	ldrb	r3, [r3, #0]
 8012b8a:	3301      	adds	r3, #1
 8012b8c:	b2da      	uxtb	r2, r3
 8012b8e:	4b08      	ldr	r3, [pc, #32]	; (8012bb0 <MAP_moveNextBlock_Sura+0x22c>)
 8012b90:	701a      	strb	r2, [r3, #0]
			break;
 8012b92:	e14f      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>
 8012b94:	2000e74c 	.word	0x2000e74c
 8012b98:	3e99999a 	.word	0x3e99999a
 8012b9c:	2000e750 	.word	0x2000e750
 8012ba0:	2000e749 	.word	0x2000e749
 8012ba4:	2000e753 	.word	0x2000e753
 8012ba8:	20000854 	.word	0x20000854
 8012bac:	20001478 	.word	0x20001478
 8012bb0:	200002d6 	.word	0x200002d6
 8012bb4:	2000001b 	.word	0x2000001b
 8012bb8:	00000000 	.word	0x00000000
 8012bbc:	3e6b851f 	.word	0x3e6b851f

		// 
		case WEST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012bc0:	4ba3      	ldr	r3, [pc, #652]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012bc2:	781b      	ldrb	r3, [r3, #0]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d10e      	bne.n	8012be6 <MAP_moveNextBlock_Sura+0x262>
 8012bc8:	4ba2      	ldr	r3, [pc, #648]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012bca:	781b      	ldrb	r3, [r3, #0]
 8012bcc:	4618      	mov	r0, r3
 8012bce:	4ba2      	ldr	r3, [pc, #648]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012bd0:	781b      	ldrb	r3, [r3, #0]
 8012bd2:	4619      	mov	r1, r3
 8012bd4:	4aa1      	ldr	r2, [pc, #644]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012bd6:	0143      	lsls	r3, r0, #5
 8012bd8:	4413      	add	r3, r2
 8012bda:	440b      	add	r3, r1
 8012bdc:	781b      	ldrb	r3, [r3, #0]
 8012bde:	f003 0308 	and.w	r3, r3, #8
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d138      	bne.n	8012c58 <MAP_moveNextBlock_Sura+0x2d4>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012be6:	4b9a      	ldr	r3, [pc, #616]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012be8:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012bea:	2b01      	cmp	r3, #1
 8012bec:	d10e      	bne.n	8012c0c <MAP_moveNextBlock_Sura+0x288>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012bee:	4b99      	ldr	r3, [pc, #612]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012bf0:	781b      	ldrb	r3, [r3, #0]
 8012bf2:	4618      	mov	r0, r3
 8012bf4:	4b98      	ldr	r3, [pc, #608]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012bf6:	781b      	ldrb	r3, [r3, #0]
 8012bf8:	4619      	mov	r1, r3
 8012bfa:	4a98      	ldr	r2, [pc, #608]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012bfc:	0143      	lsls	r3, r0, #5
 8012bfe:	4413      	add	r3, r2
 8012c00:	440b      	add	r3, r1
 8012c02:	781b      	ldrb	r3, [r3, #0]
 8012c04:	f003 0301 	and.w	r3, r3, #1
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d125      	bne.n	8012c58 <MAP_moveNextBlock_Sura+0x2d4>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012c0c:	4b90      	ldr	r3, [pc, #576]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012c0e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012c10:	2b02      	cmp	r3, #2
 8012c12:	d10e      	bne.n	8012c32 <MAP_moveNextBlock_Sura+0x2ae>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012c14:	4b8f      	ldr	r3, [pc, #572]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012c16:	781b      	ldrb	r3, [r3, #0]
 8012c18:	4618      	mov	r0, r3
 8012c1a:	4b8f      	ldr	r3, [pc, #572]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012c1c:	781b      	ldrb	r3, [r3, #0]
 8012c1e:	4619      	mov	r1, r3
 8012c20:	4a8e      	ldr	r2, [pc, #568]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012c22:	0143      	lsls	r3, r0, #5
 8012c24:	4413      	add	r3, r2
 8012c26:	440b      	add	r3, r1
 8012c28:	781b      	ldrb	r3, [r3, #0]
 8012c2a:	f003 0302 	and.w	r3, r3, #2
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d112      	bne.n	8012c58 <MAP_moveNextBlock_Sura+0x2d4>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8012c32:	4b87      	ldr	r3, [pc, #540]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012c34:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012c36:	2b03      	cmp	r3, #3
 8012c38:	d112      	bne.n	8012c60 <MAP_moveNextBlock_Sura+0x2dc>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8012c3a:	4b86      	ldr	r3, [pc, #536]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012c3c:	781b      	ldrb	r3, [r3, #0]
 8012c3e:	4618      	mov	r0, r3
 8012c40:	4b85      	ldr	r3, [pc, #532]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012c42:	781b      	ldrb	r3, [r3, #0]
 8012c44:	4619      	mov	r1, r3
 8012c46:	4a85      	ldr	r2, [pc, #532]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012c48:	0143      	lsls	r3, r0, #5
 8012c4a:	4413      	add	r3, r2
 8012c4c:	440b      	add	r3, r1
 8012c4e:	781b      	ldrb	r3, [r3, #0]
 8012c50:	f003 0304 	and.w	r3, r3, #4
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d003      	beq.n	8012c60 <MAP_moveNextBlock_Sura+0x2dc>
				){
				uc_dist_control = 0.01;
 8012c58:	4b81      	ldr	r3, [pc, #516]	; (8012e60 <MAP_moveNextBlock_Sura+0x4dc>)
 8012c5a:	2200      	movs	r2, #0
 8012c5c:	701a      	strb	r2, [r3, #0]
 8012c5e:	e002      	b.n	8012c66 <MAP_moveNextBlock_Sura+0x2e2>
				}
			else{
				uc_dist_control = 0;
 8012c60:	4b7f      	ldr	r3, [pc, #508]	; (8012e60 <MAP_moveNextBlock_Sura+0x4dc>)
 8012c62:	2200      	movs	r2, #0
 8012c64:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 8012c66:	4b7f      	ldr	r3, [pc, #508]	; (8012e64 <MAP_moveNextBlock_Sura+0x4e0>)
 8012c68:	781a      	ldrb	r2, [r3, #0]
 8012c6a:	4b7f      	ldr	r3, [pc, #508]	; (8012e68 <MAP_moveNextBlock_Sura+0x4e4>)
 8012c6c:	781b      	ldrb	r3, [r3, #0]
 8012c6e:	429a      	cmp	r2, r3
 8012c70:	d20e      	bcs.n	8012c90 <MAP_moveNextBlock_Sura+0x30c>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8012c72:	2000      	movs	r0, #0
 8012c74:	f7f0 f9c6 	bl	8003004 <PARAM_getSra>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	4619      	mov	r1, r3
 8012c7c:	2001      	movs	r0, #1
 8012c7e:	f7f9 ffb7 	bl	800cbf0 <MOT_goSla>
				uc_SlaCnt++;
 8012c82:	4b78      	ldr	r3, [pc, #480]	; (8012e64 <MAP_moveNextBlock_Sura+0x4e0>)
 8012c84:	781b      	ldrb	r3, [r3, #0]
 8012c86:	3301      	adds	r3, #1
 8012c88:	b2da      	uxtb	r2, r3
 8012c8a:	4b76      	ldr	r3, [pc, #472]	; (8012e64 <MAP_moveNextBlock_Sura+0x4e0>)
 8012c8c:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
					uc_SlaCnt++;
				}
			}
			break;
 8012c8e:	e0d1      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012c90:	4b6f      	ldr	r3, [pc, #444]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012c92:	781b      	ldrb	r3, [r3, #0]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d10e      	bne.n	8012cb6 <MAP_moveNextBlock_Sura+0x332>
 8012c98:	4b6e      	ldr	r3, [pc, #440]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012c9a:	781b      	ldrb	r3, [r3, #0]
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	4b6e      	ldr	r3, [pc, #440]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012ca0:	781b      	ldrb	r3, [r3, #0]
 8012ca2:	4619      	mov	r1, r3
 8012ca4:	4a6d      	ldr	r2, [pc, #436]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012ca6:	0143      	lsls	r3, r0, #5
 8012ca8:	4413      	add	r3, r2
 8012caa:	440b      	add	r3, r1
 8012cac:	781b      	ldrb	r3, [r3, #0]
 8012cae:	f003 0302 	and.w	r3, r3, #2
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d138      	bne.n	8012d28 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012cb6:	4b66      	ldr	r3, [pc, #408]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012cb8:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012cba:	2b01      	cmp	r3, #1
 8012cbc:	d10e      	bne.n	8012cdc <MAP_moveNextBlock_Sura+0x358>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012cbe:	4b65      	ldr	r3, [pc, #404]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012cc0:	781b      	ldrb	r3, [r3, #0]
 8012cc2:	4618      	mov	r0, r3
 8012cc4:	4b64      	ldr	r3, [pc, #400]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012cc6:	781b      	ldrb	r3, [r3, #0]
 8012cc8:	4619      	mov	r1, r3
 8012cca:	4a64      	ldr	r2, [pc, #400]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012ccc:	0143      	lsls	r3, r0, #5
 8012cce:	4413      	add	r3, r2
 8012cd0:	440b      	add	r3, r1
 8012cd2:	781b      	ldrb	r3, [r3, #0]
 8012cd4:	f003 0304 	and.w	r3, r3, #4
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d125      	bne.n	8012d28 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012cdc:	4b5c      	ldr	r3, [pc, #368]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012cde:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012ce0:	2b02      	cmp	r3, #2
 8012ce2:	d10e      	bne.n	8012d02 <MAP_moveNextBlock_Sura+0x37e>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012ce4:	4b5b      	ldr	r3, [pc, #364]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012ce6:	781b      	ldrb	r3, [r3, #0]
 8012ce8:	4618      	mov	r0, r3
 8012cea:	4b5b      	ldr	r3, [pc, #364]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012cec:	781b      	ldrb	r3, [r3, #0]
 8012cee:	4619      	mov	r1, r3
 8012cf0:	4a5a      	ldr	r2, [pc, #360]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012cf2:	0143      	lsls	r3, r0, #5
 8012cf4:	4413      	add	r3, r2
 8012cf6:	440b      	add	r3, r1
 8012cf8:	781b      	ldrb	r3, [r3, #0]
 8012cfa:	f003 0308 	and.w	r3, r3, #8
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d112      	bne.n	8012d28 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8012d02:	4b53      	ldr	r3, [pc, #332]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012d04:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8012d06:	2b03      	cmp	r3, #3
 8012d08:	d123      	bne.n	8012d52 <MAP_moveNextBlock_Sura+0x3ce>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8012d0a:	4b52      	ldr	r3, [pc, #328]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012d0c:	781b      	ldrb	r3, [r3, #0]
 8012d0e:	4618      	mov	r0, r3
 8012d10:	4b51      	ldr	r3, [pc, #324]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012d12:	781b      	ldrb	r3, [r3, #0]
 8012d14:	4619      	mov	r1, r3
 8012d16:	4a51      	ldr	r2, [pc, #324]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012d18:	0143      	lsls	r3, r0, #5
 8012d1a:	4413      	add	r3, r2
 8012d1c:	440b      	add	r3, r1
 8012d1e:	781b      	ldrb	r3, [r3, #0]
 8012d20:	f003 0301 	and.w	r3, r3, #1
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d014      	beq.n	8012d52 <MAP_moveNextBlock_Sura+0x3ce>
					MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8012d28:	eddf 0a50 	vldr	s1, [pc, #320]	; 8012e6c <MAP_moveNextBlock_Sura+0x4e8>
 8012d2c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8012d30:	f7f9 f96e 	bl	800c010 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_L90);					// 90
 8012d34:	2001      	movs	r0, #1
 8012d36:	f7f9 fad3 	bl	800c2e0 <MOT_turn>
					uc_SlaCnt = 0;
 8012d3a:	4b4a      	ldr	r3, [pc, #296]	; (8012e64 <MAP_moveNextBlock_Sura+0x4e0>)
 8012d3c:	2200      	movs	r2, #0
 8012d3e:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// 
 8012d40:	f7f9 ff04 	bl	800cb4c <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// []
 8012d44:	4b4a      	ldr	r3, [pc, #296]	; (8012e70 <MAP_moveNextBlock_Sura+0x4ec>)
 8012d46:	4a4b      	ldr	r2, [pc, #300]	; (8012e74 <MAP_moveNextBlock_Sura+0x4f0>)
 8012d48:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// 
 8012d4a:	683b      	ldr	r3, [r7, #0]
 8012d4c:	2201      	movs	r2, #1
 8012d4e:	701a      	strb	r2, [r3, #0]
			break;
 8012d50:	e070      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8012d52:	2000      	movs	r0, #0
 8012d54:	f7f0 f956 	bl	8003004 <PARAM_getSra>
 8012d58:	4603      	mov	r3, r0
 8012d5a:	4619      	mov	r1, r3
 8012d5c:	2001      	movs	r0, #1
 8012d5e:	f7f9 ff47 	bl	800cbf0 <MOT_goSla>
					uc_SlaCnt++;
 8012d62:	4b40      	ldr	r3, [pc, #256]	; (8012e64 <MAP_moveNextBlock_Sura+0x4e0>)
 8012d64:	781b      	ldrb	r3, [r3, #0]
 8012d66:	3301      	adds	r3, #1
 8012d68:	b2da      	uxtb	r2, r3
 8012d6a:	4b3e      	ldr	r3, [pc, #248]	; (8012e64 <MAP_moveNextBlock_Sura+0x4e0>)
 8012d6c:	701a      	strb	r2, [r3, #0]
			break;
 8012d6e:	e061      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>

		// 
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8012d70:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8012e6c <MAP_moveNextBlock_Sura+0x4e8>
 8012d74:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8012d78:	f7f9 f94a 	bl	800c010 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// 180
 8012d7c:	2002      	movs	r0, #2
 8012d7e:	f7f9 faaf 	bl	800c2e0 <MOT_turn>
			uc_SlaCnt = 0;
 8012d82:	4b38      	ldr	r3, [pc, #224]	; (8012e64 <MAP_moveNextBlock_Sura+0x4e0>)
 8012d84:	2200      	movs	r2, #0
 8012d86:	701a      	strb	r2, [r3, #0]
			
			/*  */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012d88:	4b31      	ldr	r3, [pc, #196]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012d8a:	781b      	ldrb	r3, [r3, #0]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d10e      	bne.n	8012dae <MAP_moveNextBlock_Sura+0x42a>
 8012d90:	4b30      	ldr	r3, [pc, #192]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012d92:	781b      	ldrb	r3, [r3, #0]
 8012d94:	4618      	mov	r0, r3
 8012d96:	4b30      	ldr	r3, [pc, #192]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012d98:	781b      	ldrb	r3, [r3, #0]
 8012d9a:	4619      	mov	r1, r3
 8012d9c:	4a2f      	ldr	r2, [pc, #188]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012d9e:	0143      	lsls	r3, r0, #5
 8012da0:	4413      	add	r3, r2
 8012da2:	440b      	add	r3, r1
 8012da4:	781b      	ldrb	r3, [r3, #0]
 8012da6:	f003 0301 	and.w	r3, r3, #1
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d138      	bne.n	8012e20 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012dae:	4b28      	ldr	r3, [pc, #160]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012db0:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8012db2:	2b01      	cmp	r3, #1
 8012db4:	d10e      	bne.n	8012dd4 <MAP_moveNextBlock_Sura+0x450>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012db6:	4b27      	ldr	r3, [pc, #156]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012db8:	781b      	ldrb	r3, [r3, #0]
 8012dba:	4618      	mov	r0, r3
 8012dbc:	4b26      	ldr	r3, [pc, #152]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012dbe:	781b      	ldrb	r3, [r3, #0]
 8012dc0:	4619      	mov	r1, r3
 8012dc2:	4a26      	ldr	r2, [pc, #152]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012dc4:	0143      	lsls	r3, r0, #5
 8012dc6:	4413      	add	r3, r2
 8012dc8:	440b      	add	r3, r1
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	f003 0302 	and.w	r3, r3, #2
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d125      	bne.n	8012e20 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012dd4:	4b1e      	ldr	r3, [pc, #120]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012dd6:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8012dd8:	2b02      	cmp	r3, #2
 8012dda:	d10e      	bne.n	8012dfa <MAP_moveNextBlock_Sura+0x476>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012ddc:	4b1d      	ldr	r3, [pc, #116]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012dde:	781b      	ldrb	r3, [r3, #0]
 8012de0:	4618      	mov	r0, r3
 8012de2:	4b1d      	ldr	r3, [pc, #116]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012de4:	781b      	ldrb	r3, [r3, #0]
 8012de6:	4619      	mov	r1, r3
 8012de8:	4a1c      	ldr	r2, [pc, #112]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012dea:	0143      	lsls	r3, r0, #5
 8012dec:	4413      	add	r3, r2
 8012dee:	440b      	add	r3, r1
 8012df0:	781b      	ldrb	r3, [r3, #0]
 8012df2:	f003 0304 	and.w	r3, r3, #4
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d112      	bne.n	8012e20 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8012dfa:	4b15      	ldr	r3, [pc, #84]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012dfc:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8012dfe:	2b03      	cmp	r3, #3
 8012e00:	d113      	bne.n	8012e2a <MAP_moveNextBlock_Sura+0x4a6>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8012e02:	4b14      	ldr	r3, [pc, #80]	; (8012e54 <MAP_moveNextBlock_Sura+0x4d0>)
 8012e04:	781b      	ldrb	r3, [r3, #0]
 8012e06:	4618      	mov	r0, r3
 8012e08:	4b13      	ldr	r3, [pc, #76]	; (8012e58 <MAP_moveNextBlock_Sura+0x4d4>)
 8012e0a:	781b      	ldrb	r3, [r3, #0]
 8012e0c:	4619      	mov	r1, r3
 8012e0e:	4a13      	ldr	r2, [pc, #76]	; (8012e5c <MAP_moveNextBlock_Sura+0x4d8>)
 8012e10:	0143      	lsls	r3, r0, #5
 8012e12:	4413      	add	r3, r2
 8012e14:	440b      	add	r3, r1
 8012e16:	781b      	ldrb	r3, [r3, #0]
 8012e18:	f003 0308 	and.w	r3, r3, #8
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d004      	beq.n	8012e2a <MAP_moveNextBlock_Sura+0x4a6>
			){
				MOT_goHitBackWall();					// 
 8012e20:	f7f9 fe94 	bl	800cb4c <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// []
 8012e24:	4b12      	ldr	r3, [pc, #72]	; (8012e70 <MAP_moveNextBlock_Sura+0x4ec>)
 8012e26:	4a13      	ldr	r2, [pc, #76]	; (8012e74 <MAP_moveNextBlock_Sura+0x4f0>)
 8012e28:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// 
 8012e2a:	683b      	ldr	r3, [r7, #0]
 8012e2c:	2201      	movs	r2, #1
 8012e2e:	701a      	strb	r2, [r3, #0]
			break;
 8012e30:	e000      	b.n	8012e34 <MAP_moveNextBlock_Sura+0x4b0>
			
		default:
			break;
 8012e32:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP			 MAP
		MAP_moveNextBlock_Sura(en_head, p_type, TRUE );		// 
	}
	else{*/
		/*  */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 8012e34:	4b06      	ldr	r3, [pc, #24]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012e36:	781a      	ldrb	r2, [r3, #0]
 8012e38:	79fb      	ldrb	r3, [r7, #7]
 8012e3a:	4413      	add	r3, r2
 8012e3c:	b2db      	uxtb	r3, r3
 8012e3e:	f003 0303 	and.w	r3, r3, #3
 8012e42:	b2da      	uxtb	r2, r3
 8012e44:	4b02      	ldr	r3, [pc, #8]	; (8012e50 <MAP_moveNextBlock_Sura+0x4cc>)
 8012e46:	701a      	strb	r2, [r3, #0]
//	}
}
 8012e48:	bf00      	nop
 8012e4a:	3708      	adds	r7, #8
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	bd80      	pop	{r7, pc}
 8012e50:	2000e750 	.word	0x2000e750
 8012e54:	2000e749 	.word	0x2000e749
 8012e58:	2000e753 	.word	0x2000e753
 8012e5c:	20000854 	.word	0x20000854
 8012e60:	20001478 	.word	0x20001478
 8012e64:	200002d6 	.word	0x200002d6
 8012e68:	2000001b 	.word	0x2000001b
 8012e6c:	00000000 	.word	0x00000000
 8012e70:	2000e74c 	.word	0x2000e74c
 8012e74:	3e6b851f 	.word	0x3e6b851f

08012e78 <MAP_actGoal>:

void MAP_actGoal( void )
{	
 8012e78:	b580      	push	{r7, lr}
 8012e7a:	af00      	add	r7, sp, #0
	MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8012e7c:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8012ebc <MAP_actGoal+0x44>
 8012e80:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8012e84:	f7f9 f8c4 	bl	800c010 <MOT_goBlock_FinSpeed>
	LL_mDelay(500);
 8012e88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8012e8c:	f003 fae4 	bl	8016458 <LL_mDelay>
	MOT_turn(MOT_R180);										// 180
 8012e90:	2002      	movs	r0, #2
 8012e92:	f7f9 fa25 	bl	800c2e0 <MOT_turn>
	LL_mDelay(500);
 8012e96:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8012e9a:	f003 fadd 	bl	8016458 <LL_mDelay>
	
//	MAP_SaveMapData();						// 
	log_flag_off();
 8012e9e:	f7f5 ff41 	bl	8008d24 <log_flag_off>
	MAP_actGoalLED();
 8012ea2:	f000 f80f 	bl	8012ec4 <MAP_actGoalLED>
	
	en_Head = (enMAP_HEAD_DIR)( (en_Head + 2) & (MAP_HEAD_DIR_MAX-1) );			//	
 8012ea6:	4b06      	ldr	r3, [pc, #24]	; (8012ec0 <MAP_actGoal+0x48>)
 8012ea8:	781b      	ldrb	r3, [r3, #0]
 8012eaa:	3302      	adds	r3, #2
 8012eac:	b2db      	uxtb	r3, r3
 8012eae:	f003 0303 	and.w	r3, r3, #3
 8012eb2:	b2da      	uxtb	r2, r3
 8012eb4:	4b02      	ldr	r3, [pc, #8]	; (8012ec0 <MAP_actGoal+0x48>)
 8012eb6:	701a      	strb	r2, [r3, #0]

}
 8012eb8:	bf00      	nop
 8012eba:	bd80      	pop	{r7, pc}
 8012ebc:	00000000 	.word	0x00000000
 8012ec0:	2000e750 	.word	0x2000e750

08012ec4 <MAP_actGoalLED>:

void MAP_actGoalLED( void )
{
 8012ec4:	b580      	push	{r7, lr}
 8012ec6:	b082      	sub	sp, #8
 8012ec8:	af00      	add	r7, sp, #0
	int i;
	for(i = 0;i<2;i++)
 8012eca:	2300      	movs	r3, #0
 8012ecc:	607b      	str	r3, [r7, #4]
 8012ece:	e020      	b.n	8012f12 <MAP_actGoalLED+0x4e>
	{
		SetLED(0x02);
 8012ed0:	2002      	movs	r0, #2
 8012ed2:	f7ef f879 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 8012ed6:	2064      	movs	r0, #100	; 0x64
 8012ed8:	f003 fabe 	bl	8016458 <LL_mDelay>
		SetLED(0x04);
 8012edc:	2004      	movs	r0, #4
 8012ede:	f7ef f873 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 8012ee2:	2064      	movs	r0, #100	; 0x64
 8012ee4:	f003 fab8 	bl	8016458 <LL_mDelay>
		SetLED(0x08);
 8012ee8:	2008      	movs	r0, #8
 8012eea:	f7ef f86d 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 8012eee:	2064      	movs	r0, #100	; 0x64
 8012ef0:	f003 fab2 	bl	8016458 <LL_mDelay>
		SetLED(0x04);
 8012ef4:	2004      	movs	r0, #4
 8012ef6:	f7ef f867 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 8012efa:	2064      	movs	r0, #100	; 0x64
 8012efc:	f003 faac 	bl	8016458 <LL_mDelay>
		SetLED(0x02);
 8012f00:	2002      	movs	r0, #2
 8012f02:	f7ef f861 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 8012f06:	2064      	movs	r0, #100	; 0x64
 8012f08:	f003 faa6 	bl	8016458 <LL_mDelay>
	for(i = 0;i<2;i++)
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	3301      	adds	r3, #1
 8012f10:	607b      	str	r3, [r7, #4]
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	2b01      	cmp	r3, #1
 8012f16:	dddb      	ble.n	8012ed0 <MAP_actGoalLED+0xc>
	}
	LL_mDelay(100);
 8012f18:	2064      	movs	r0, #100	; 0x64
 8012f1a:	f003 fa9d 	bl	8016458 <LL_mDelay>
	map_write();
 8012f1e:	f7fe fc39 	bl	8011794 <map_write>
	SetLED(0x00);
 8012f22:	2000      	movs	r0, #0
 8012f24:	f7ef f850 	bl	8001fc8 <SetLED>
}
 8012f28:	bf00      	nop
 8012f2a:	3708      	adds	r7, #8
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	bd80      	pop	{r7, pc}

08012f30 <MAP_Goalsize>:

void MAP_Goalsize(int size)
{
 8012f30:	b480      	push	{r7}
 8012f32:	b083      	sub	sp, #12
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	6078      	str	r0, [r7, #4]
	GOAL_SIZE= size;
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	b2da      	uxtb	r2, r3
 8012f3c:	4b13      	ldr	r3, [pc, #76]	; (8012f8c <MAP_Goalsize+0x5c>)
 8012f3e:	701a      	strb	r2, [r3, #0]
	if (size == 4) {
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	2b04      	cmp	r3, #4
 8012f44:	d10c      	bne.n	8012f60 <MAP_Goalsize+0x30>
		uc_max_x = uc_max_x + 1;
 8012f46:	4b12      	ldr	r3, [pc, #72]	; (8012f90 <MAP_Goalsize+0x60>)
 8012f48:	781b      	ldrb	r3, [r3, #0]
 8012f4a:	3301      	adds	r3, #1
 8012f4c:	b2da      	uxtb	r2, r3
 8012f4e:	4b10      	ldr	r3, [pc, #64]	; (8012f90 <MAP_Goalsize+0x60>)
 8012f50:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 1;
 8012f52:	4b10      	ldr	r3, [pc, #64]	; (8012f94 <MAP_Goalsize+0x64>)
 8012f54:	781b      	ldrb	r3, [r3, #0]
 8012f56:	3301      	adds	r3, #1
 8012f58:	b2da      	uxtb	r2, r3
 8012f5a:	4b0e      	ldr	r3, [pc, #56]	; (8012f94 <MAP_Goalsize+0x64>)
 8012f5c:	701a      	strb	r2, [r3, #0]
	}
	else if (size == 9) {
		uc_max_x = uc_max_x + 2;
		uc_max_y = uc_max_y + 2;
	}
}
 8012f5e:	e00e      	b.n	8012f7e <MAP_Goalsize+0x4e>
	else if (size == 9) {
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	2b09      	cmp	r3, #9
 8012f64:	d10b      	bne.n	8012f7e <MAP_Goalsize+0x4e>
		uc_max_x = uc_max_x + 2;
 8012f66:	4b0a      	ldr	r3, [pc, #40]	; (8012f90 <MAP_Goalsize+0x60>)
 8012f68:	781b      	ldrb	r3, [r3, #0]
 8012f6a:	3302      	adds	r3, #2
 8012f6c:	b2da      	uxtb	r2, r3
 8012f6e:	4b08      	ldr	r3, [pc, #32]	; (8012f90 <MAP_Goalsize+0x60>)
 8012f70:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 2;
 8012f72:	4b08      	ldr	r3, [pc, #32]	; (8012f94 <MAP_Goalsize+0x64>)
 8012f74:	781b      	ldrb	r3, [r3, #0]
 8012f76:	3302      	adds	r3, #2
 8012f78:	b2da      	uxtb	r2, r3
 8012f7a:	4b06      	ldr	r3, [pc, #24]	; (8012f94 <MAP_Goalsize+0x64>)
 8012f7c:	701a      	strb	r2, [r3, #0]
}
 8012f7e:	bf00      	nop
 8012f80:	370c      	adds	r7, #12
 8012f82:	46bd      	mov	sp, r7
 8012f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f88:	4770      	bx	lr
 8012f8a:	bf00      	nop
 8012f8c:	2000e752 	.word	0x2000e752
 8012f90:	2000001a 	.word	0x2000001a
 8012f94:	200002d7 	.word	0x200002d7

08012f98 <MAP_makeReturnContourMap>:

void  MAP_makeReturnContourMap(uint8_t uc_staX,uint8_t uc_staY) 
{
 8012f98:	b580      	push	{r7, lr}
 8012f9a:	b0cc      	sub	sp, #304	; 0x130
 8012f9c:	af00      	add	r7, sp, #0
 8012f9e:	4602      	mov	r2, r0
 8012fa0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012fa4:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8012fa8:	701a      	strb	r2, [r3, #0]
 8012faa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8012fae:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8012fb2:	460a      	mov	r2, r1
 8012fb4:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;
	queue_t queue;
	queue_t* pQueue = &queue;
 8012fb6:	f107 0310 	add.w	r3, r7, #16
 8012fba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	initQueue(pQueue);
 8012fbe:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8012fc2:	f7f0 f833 	bl	800302c <initQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 8012fcc:	e014      	b.n	8012ff8 <MAP_makeReturnContourMap+0x60>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 8012fce:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8012fd2:	095b      	lsrs	r3, r3, #5
 8012fd4:	b29b      	uxth	r3, r3
 8012fd6:	461a      	mov	r2, r3
 8012fd8:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8012fdc:	f003 031f 	and.w	r3, r3, #31
 8012fe0:	49cd      	ldr	r1, [pc, #820]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 8012fe2:	0152      	lsls	r2, r2, #5
 8012fe4:	4413      	add	r3, r2
 8012fe6:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8012fea:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8012fee:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8012ff2:	3301      	adds	r3, #1
 8012ff4:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 8012ff8:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8012ffc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013000:	d3e5      	bcc.n	8012fce <MAP_makeReturnContourMap+0x36>
	}
	/* 0 */
//	us_cmap[0][0] = 0;
	setStep(0, 0, 0);
 8013002:	2200      	movs	r2, #0
 8013004:	2100      	movs	r1, #0
 8013006:	2000      	movs	r0, #0
 8013008:	f7fe fec4 	bl	8011d94 <setStep>
	st_pos.x = 0;
 801300c:	2300      	movs	r3, #0
 801300e:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
	st_pos.y = 0;
 8013012:	2300      	movs	r3, #0
 8013014:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	st_pos.step = 0;
 8013018:	2300      	movs	r3, #0
 801301a:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

	enqueue(pQueue,st_pos);
 801301e:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 8013022:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8013026:	f7f0 f831 	bl	800308c <enqueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 801302a:	e167      	b.n	80132fc <MAP_makeReturnContourMap+0x364>
		const stPOSITION focus = dequeue(pQueue);
 801302c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8013030:	f7f0 f868 	bl	8003104 <dequeue>
 8013034:	4602      	mov	r2, r0
 8013036:	f507 7398 	add.w	r3, r7, #304	; 0x130
 801303a:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 801303e:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 8013040:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013044:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8013048:	885b      	ldrh	r3, [r3, #2]
 801304a:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
		x = focus.x;
 801304e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013052:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8013056:	781b      	ldrb	r3, [r3, #0]
 8013058:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
		y = focus.y;
 801305c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013060:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8013064:	785b      	ldrb	r3, [r3, #1]
 8013066:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
		stPOSITION next = focus;
 801306a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 801306e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8013072:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8013076:	f5a2 7292 	sub.w	r2, r2, #292	; 0x124
 801307a:	6812      	ldr	r2, [r2, #0]
 801307c:	601a      	str	r2, [r3, #0]
		uc_wallData = g_sysMap[y][x];
 801307e:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8013082:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8013086:	49a5      	ldr	r1, [pc, #660]	; (801331c <MAP_makeReturnContourMap+0x384>)
 8013088:	0152      	lsls	r2, r2, #5
 801308a:	440a      	add	r2, r1
 801308c:	4413      	add	r3, r2
 801308e:	781b      	ldrb	r3, [r3, #0]
 8013090:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 8013094:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 8013098:	f003 0301 	and.w	r3, r3, #1
 801309c:	2b00      	cmp	r3, #0
 801309e:	d146      	bne.n	801312e <MAP_makeReturnContourMap+0x196>
 80130a0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80130a4:	2b1f      	cmp	r3, #31
 80130a6:	d042      	beq.n	801312e <MAP_makeReturnContourMap+0x196>
			if (us_cmap[y + 1][x] > focus_step + 1) {
 80130a8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80130ac:	1c5a      	adds	r2, r3, #1
 80130ae:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80130b2:	4999      	ldr	r1, [pc, #612]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 80130b4:	0152      	lsls	r2, r2, #5
 80130b6:	4413      	add	r3, r2
 80130b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80130bc:	461a      	mov	r2, r3
 80130be:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 80130c2:	3301      	adds	r3, #1
 80130c4:	429a      	cmp	r2, r3
 80130c6:	dd32      	ble.n	801312e <MAP_makeReturnContourMap+0x196>
				next.step = focus_step + 1;
 80130c8:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 80130cc:	3301      	adds	r3, #1
 80130ce:	b29a      	uxth	r2, r3
 80130d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80130d4:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80130d8:	805a      	strh	r2, [r3, #2]
				us_cmap[y + 1][x] = focus_step + 1;
 80130da:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80130de:	1c5a      	adds	r2, r3, #1
 80130e0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80130e4:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 80130e8:	3101      	adds	r1, #1
 80130ea:	b288      	uxth	r0, r1
 80130ec:	498a      	ldr	r1, [pc, #552]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 80130ee:	0152      	lsls	r2, r2, #5
 80130f0:	4413      	add	r3, r2
 80130f2:	4602      	mov	r2, r0
 80130f4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 80130f8:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80130fc:	b2da      	uxtb	r2, r3
 80130fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013102:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8013106:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 8013108:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 801310c:	b2db      	uxtb	r3, r3
 801310e:	3301      	adds	r3, #1
 8013110:	b2da      	uxtb	r2, r3
 8013112:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013116:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801311a:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue,next);
 801311c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013120:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8013124:	6819      	ldr	r1, [r3, #0]
 8013126:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 801312a:	f7ef ffaf 	bl	800308c <enqueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 801312e:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 8013132:	f003 0302 	and.w	r3, r3, #2
 8013136:	2b00      	cmp	r3, #0
 8013138:	d146      	bne.n	80131c8 <MAP_makeReturnContourMap+0x230>
 801313a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 801313e:	2b1f      	cmp	r3, #31
 8013140:	d042      	beq.n	80131c8 <MAP_makeReturnContourMap+0x230>
			if (us_cmap[y][x + 1] > focus_step + 1) {
 8013142:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8013146:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 801314a:	3301      	adds	r3, #1
 801314c:	4972      	ldr	r1, [pc, #456]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 801314e:	0152      	lsls	r2, r2, #5
 8013150:	4413      	add	r3, r2
 8013152:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8013156:	461a      	mov	r2, r3
 8013158:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 801315c:	3301      	adds	r3, #1
 801315e:	429a      	cmp	r2, r3
 8013160:	dd32      	ble.n	80131c8 <MAP_makeReturnContourMap+0x230>
				next.step = focus_step + 1;
 8013162:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8013166:	3301      	adds	r3, #1
 8013168:	b29a      	uxth	r2, r3
 801316a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 801316e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8013172:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x + 1] = focus_step + 1;
 8013174:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8013178:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 801317c:	3301      	adds	r3, #1
 801317e:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 8013182:	3101      	adds	r1, #1
 8013184:	b288      	uxth	r0, r1
 8013186:	4964      	ldr	r1, [pc, #400]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 8013188:	0152      	lsls	r2, r2, #5
 801318a:	4413      	add	r3, r2
 801318c:	4602      	mov	r2, r0
 801318e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 8013192:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8013196:	b2db      	uxtb	r3, r3
 8013198:	3301      	adds	r3, #1
 801319a:	b2da      	uxtb	r2, r3
 801319c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80131a0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80131a4:	701a      	strb	r2, [r3, #0]
				next.y = y;
 80131a6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80131aa:	b2da      	uxtb	r2, r3
 80131ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80131b0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80131b4:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 80131b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80131ba:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80131be:	6819      	ldr	r1, [r3, #0]
 80131c0:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 80131c4:	f7ef ff62 	bl	800308c <enqueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 80131c8:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 80131cc:	f003 0304 	and.w	r3, r3, #4
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d146      	bne.n	8013262 <MAP_makeReturnContourMap+0x2ca>
 80131d4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d042      	beq.n	8013262 <MAP_makeReturnContourMap+0x2ca>
			if (us_cmap[y - 1][x] > focus_step + 1) {
 80131dc:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80131e0:	1e5a      	subs	r2, r3, #1
 80131e2:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80131e6:	494c      	ldr	r1, [pc, #304]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 80131e8:	0152      	lsls	r2, r2, #5
 80131ea:	4413      	add	r3, r2
 80131ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80131f0:	461a      	mov	r2, r3
 80131f2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 80131f6:	3301      	adds	r3, #1
 80131f8:	429a      	cmp	r2, r3
 80131fa:	dd32      	ble.n	8013262 <MAP_makeReturnContourMap+0x2ca>
				next.step = focus_step + 1;
 80131fc:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8013200:	3301      	adds	r3, #1
 8013202:	b29a      	uxth	r2, r3
 8013204:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013208:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801320c:	805a      	strh	r2, [r3, #2]
				us_cmap[y - 1][x] = focus_step + 1;
 801320e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8013212:	1e5a      	subs	r2, r3, #1
 8013214:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8013218:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 801321c:	3101      	adds	r1, #1
 801321e:	b288      	uxth	r0, r1
 8013220:	493d      	ldr	r1, [pc, #244]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 8013222:	0152      	lsls	r2, r2, #5
 8013224:	4413      	add	r3, r2
 8013226:	4602      	mov	r2, r0
 8013228:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 801322c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8013230:	b2da      	uxtb	r2, r3
 8013232:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013236:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801323a:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 801323c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8013240:	b2db      	uxtb	r3, r3
 8013242:	3b01      	subs	r3, #1
 8013244:	b2da      	uxtb	r2, r3
 8013246:	f507 7398 	add.w	r3, r7, #304	; 0x130
 801324a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801324e:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 8013250:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8013254:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8013258:	6819      	ldr	r1, [r3, #0]
 801325a:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 801325e:	f7ef ff15 	bl	800308c <enqueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 8013262:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 8013266:	f003 0308 	and.w	r3, r3, #8
 801326a:	2b00      	cmp	r3, #0
 801326c:	d146      	bne.n	80132fc <MAP_makeReturnContourMap+0x364>
 801326e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8013272:	2b00      	cmp	r3, #0
 8013274:	d042      	beq.n	80132fc <MAP_makeReturnContourMap+0x364>
			if (us_cmap[y][x - 1] > focus_step + 1) {
 8013276:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 801327a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 801327e:	3b01      	subs	r3, #1
 8013280:	4925      	ldr	r1, [pc, #148]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 8013282:	0152      	lsls	r2, r2, #5
 8013284:	4413      	add	r3, r2
 8013286:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801328a:	461a      	mov	r2, r3
 801328c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8013290:	3301      	adds	r3, #1
 8013292:	429a      	cmp	r2, r3
 8013294:	dd32      	ble.n	80132fc <MAP_makeReturnContourMap+0x364>
				next.step = focus_step + 1;
 8013296:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 801329a:	3301      	adds	r3, #1
 801329c:	b29a      	uxth	r2, r3
 801329e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80132a2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80132a6:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x - 1] = focus_step + 1;
 80132a8:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 80132ac:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80132b0:	3b01      	subs	r3, #1
 80132b2:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 80132b6:	3101      	adds	r1, #1
 80132b8:	b288      	uxth	r0, r1
 80132ba:	4917      	ldr	r1, [pc, #92]	; (8013318 <MAP_makeReturnContourMap+0x380>)
 80132bc:	0152      	lsls	r2, r2, #5
 80132be:	4413      	add	r3, r2
 80132c0:	4602      	mov	r2, r0
 80132c2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 80132c6:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80132ca:	b2db      	uxtb	r3, r3
 80132cc:	3b01      	subs	r3, #1
 80132ce:	b2da      	uxtb	r2, r3
 80132d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80132d4:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80132d8:	701a      	strb	r2, [r3, #0]
				next.y = y;
 80132da:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80132de:	b2da      	uxtb	r2, r3
 80132e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80132e4:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80132e8:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 80132ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80132ee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80132f2:	6819      	ldr	r1, [r3, #0]
 80132f4:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 80132f8:	f7ef fec8 	bl	800308c <enqueue>
	while (pQueue->flag != EMPTY) {
 80132fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8013300:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8013304:	2b00      	cmp	r3, #0
 8013306:	f47f ae91 	bne.w	801302c <MAP_makeReturnContourMap+0x94>
			}
		}

	}

}
 801330a:	bf00      	nop
 801330c:	bf00      	nop
 801330e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8013312:	46bd      	mov	sp, r7
 8013314:	bd80      	pop	{r7, pc}
 8013316:	bf00      	nop
 8013318:	20000c78 	.word	0x20000c78
 801331c:	20000854 	.word	0x20000854

08013320 <MAP_KnownAcc>:

bool MAP_KnownAcc(void) {
 8013320:	b480      	push	{r7}
 8013322:	b083      	sub	sp, #12
 8013324:	af00      	add	r7, sp, #0

	bool	bl_acc = FALSE;
 8013326:	2300      	movs	r3, #0
 8013328:	71fb      	strb	r3, [r7, #7]
	switch (en_Head) {
 801332a:	4b33      	ldr	r3, [pc, #204]	; (80133f8 <MAP_KnownAcc+0xd8>)
 801332c:	781b      	ldrb	r3, [r3, #0]
 801332e:	2b03      	cmp	r3, #3
 8013330:	d852      	bhi.n	80133d8 <MAP_KnownAcc+0xb8>
 8013332:	a201      	add	r2, pc, #4	; (adr r2, 8013338 <MAP_KnownAcc+0x18>)
 8013334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013338:	08013349 	.word	0x08013349
 801333c:	0801336d 	.word	0x0801336d
 8013340:	08013391 	.word	0x08013391
 8013344:	080133b5 	.word	0x080133b5
	case NORTH:
		if ((g_sysMap[my + 1][mx] & 0xf1) == 0xf0) {
 8013348:	4b2c      	ldr	r3, [pc, #176]	; (80133fc <MAP_KnownAcc+0xdc>)
 801334a:	781b      	ldrb	r3, [r3, #0]
 801334c:	3301      	adds	r3, #1
 801334e:	4a2c      	ldr	r2, [pc, #176]	; (8013400 <MAP_KnownAcc+0xe0>)
 8013350:	7812      	ldrb	r2, [r2, #0]
 8013352:	4611      	mov	r1, r2
 8013354:	4a2b      	ldr	r2, [pc, #172]	; (8013404 <MAP_KnownAcc+0xe4>)
 8013356:	015b      	lsls	r3, r3, #5
 8013358:	4413      	add	r3, r2
 801335a:	440b      	add	r3, r1
 801335c:	781b      	ldrb	r3, [r3, #0]
 801335e:	f003 03f1 	and.w	r3, r3, #241	; 0xf1
 8013362:	2bf0      	cmp	r3, #240	; 0xf0
 8013364:	d13a      	bne.n	80133dc <MAP_KnownAcc+0xbc>
			bl_acc = TRUE;
 8013366:	2301      	movs	r3, #1
 8013368:	71fb      	strb	r3, [r7, #7]
		}

		break;
 801336a:	e037      	b.n	80133dc <MAP_KnownAcc+0xbc>

	case EAST:
		if ((g_sysMap[my][mx + 1] & 0xf2) == 0xf0) {
 801336c:	4b23      	ldr	r3, [pc, #140]	; (80133fc <MAP_KnownAcc+0xdc>)
 801336e:	781b      	ldrb	r3, [r3, #0]
 8013370:	461a      	mov	r2, r3
 8013372:	4b23      	ldr	r3, [pc, #140]	; (8013400 <MAP_KnownAcc+0xe0>)
 8013374:	781b      	ldrb	r3, [r3, #0]
 8013376:	3301      	adds	r3, #1
 8013378:	4922      	ldr	r1, [pc, #136]	; (8013404 <MAP_KnownAcc+0xe4>)
 801337a:	0152      	lsls	r2, r2, #5
 801337c:	440a      	add	r2, r1
 801337e:	4413      	add	r3, r2
 8013380:	781b      	ldrb	r3, [r3, #0]
 8013382:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8013386:	2bf0      	cmp	r3, #240	; 0xf0
 8013388:	d12a      	bne.n	80133e0 <MAP_KnownAcc+0xc0>
			bl_acc = TRUE;
 801338a:	2301      	movs	r3, #1
 801338c:	71fb      	strb	r3, [r7, #7]
		}
		break;
 801338e:	e027      	b.n	80133e0 <MAP_KnownAcc+0xc0>

	case SOUTH:
		if ((g_sysMap[my - 1][mx] & 0xf4) == 0xf0) {
 8013390:	4b1a      	ldr	r3, [pc, #104]	; (80133fc <MAP_KnownAcc+0xdc>)
 8013392:	781b      	ldrb	r3, [r3, #0]
 8013394:	3b01      	subs	r3, #1
 8013396:	4a1a      	ldr	r2, [pc, #104]	; (8013400 <MAP_KnownAcc+0xe0>)
 8013398:	7812      	ldrb	r2, [r2, #0]
 801339a:	4611      	mov	r1, r2
 801339c:	4a19      	ldr	r2, [pc, #100]	; (8013404 <MAP_KnownAcc+0xe4>)
 801339e:	015b      	lsls	r3, r3, #5
 80133a0:	4413      	add	r3, r2
 80133a2:	440b      	add	r3, r1
 80133a4:	781b      	ldrb	r3, [r3, #0]
 80133a6:	f003 03f4 	and.w	r3, r3, #244	; 0xf4
 80133aa:	2bf0      	cmp	r3, #240	; 0xf0
 80133ac:	d11a      	bne.n	80133e4 <MAP_KnownAcc+0xc4>
			bl_acc = TRUE;
 80133ae:	2301      	movs	r3, #1
 80133b0:	71fb      	strb	r3, [r7, #7]
		}
		break;
 80133b2:	e017      	b.n	80133e4 <MAP_KnownAcc+0xc4>

	case WEST:
		if ((g_sysMap[my][mx - 1] & 0xf8) == 0xf0) {
 80133b4:	4b11      	ldr	r3, [pc, #68]	; (80133fc <MAP_KnownAcc+0xdc>)
 80133b6:	781b      	ldrb	r3, [r3, #0]
 80133b8:	461a      	mov	r2, r3
 80133ba:	4b11      	ldr	r3, [pc, #68]	; (8013400 <MAP_KnownAcc+0xe0>)
 80133bc:	781b      	ldrb	r3, [r3, #0]
 80133be:	3b01      	subs	r3, #1
 80133c0:	4910      	ldr	r1, [pc, #64]	; (8013404 <MAP_KnownAcc+0xe4>)
 80133c2:	0152      	lsls	r2, r2, #5
 80133c4:	440a      	add	r2, r1
 80133c6:	4413      	add	r3, r2
 80133c8:	781b      	ldrb	r3, [r3, #0]
 80133ca:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80133ce:	2bf0      	cmp	r3, #240	; 0xf0
 80133d0:	d10a      	bne.n	80133e8 <MAP_KnownAcc+0xc8>
			bl_acc = TRUE;
 80133d2:	2301      	movs	r3, #1
 80133d4:	71fb      	strb	r3, [r7, #7]
		}
		break;
 80133d6:	e007      	b.n	80133e8 <MAP_KnownAcc+0xc8>

	default:
		break;
 80133d8:	bf00      	nop
 80133da:	e006      	b.n	80133ea <MAP_KnownAcc+0xca>
		break;
 80133dc:	bf00      	nop
 80133de:	e004      	b.n	80133ea <MAP_KnownAcc+0xca>
		break;
 80133e0:	bf00      	nop
 80133e2:	e002      	b.n	80133ea <MAP_KnownAcc+0xca>
		break;
 80133e4:	bf00      	nop
 80133e6:	e000      	b.n	80133ea <MAP_KnownAcc+0xca>
		break;
 80133e8:	bf00      	nop
	}
	return	bl_acc;
 80133ea:	79fb      	ldrb	r3, [r7, #7]
}
 80133ec:	4618      	mov	r0, r3
 80133ee:	370c      	adds	r7, #12
 80133f0:	46bd      	mov	sp, r7
 80133f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133f6:	4770      	bx	lr
 80133f8:	2000e750 	.word	0x2000e750
 80133fc:	2000e749 	.word	0x2000e749
 8013400:	2000e753 	.word	0x2000e753
 8013404:	20000854 	.word	0x20000854

08013408 <MAP_moveNextBlock_acc>:

void MAP_moveNextBlock_acc(enMAP_HEAD_DIR en_head, bool* p_type)
{
 8013408:	b580      	push	{r7, lr}
 801340a:	b082      	sub	sp, #8
 801340c:	af00      	add	r7, sp, #0
 801340e:	4603      	mov	r3, r0
 8013410:	6039      	str	r1, [r7, #0]
 8013412:	71fb      	strb	r3, [r7, #7]
	*p_type = FALSE;
 8013414:	683b      	ldr	r3, [r7, #0]
 8013416:	2200      	movs	r2, #0
 8013418:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;
 801341a:	4ba6      	ldr	r3, [pc, #664]	; (80136b4 <MAP_moveNextBlock_acc+0x2ac>)
 801341c:	f04f 0200 	mov.w	r2, #0
 8013420:	601a      	str	r2, [r3, #0]

	/*  */
	switch (en_head) {
 8013422:	79fb      	ldrb	r3, [r7, #7]
 8013424:	2b03      	cmp	r3, #3
 8013426:	f200 85b9 	bhi.w	8013f9c <MAP_moveNextBlock_acc+0xb94>
 801342a:	a201      	add	r2, pc, #4	; (adr r2, 8013430 <MAP_moveNextBlock_acc+0x28>)
 801342c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013430:	08013441 	.word	0x08013441
 8013434:	080134c1 	.word	0x080134c1
 8013438:	08013b29 	.word	0x08013b29
 801343c:	080137eb 	.word	0x080137eb

		/*  */
	case NORTH:
//		*p_type = FALSE;
//		LED = LED6;
		if (MAP_KnownAcc() == FALSE) {					// 
 8013440:	f7ff ff6e 	bl	8013320 <MAP_KnownAcc>
 8013444:	4603      	mov	r3, r0
 8013446:	f083 0301 	eor.w	r3, r3, #1
 801344a:	b2db      	uxtb	r3, r3
 801344c:	2b00      	cmp	r3, #0
 801344e:	d02c      	beq.n	80134aa <MAP_moveNextBlock_acc+0xa2>
			if (st_known.bl_Known == TRUE){
 8013450:	4b99      	ldr	r3, [pc, #612]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 8013452:	785b      	ldrb	r3, [r3, #1]
 8013454:	2b00      	cmp	r3, #0
 8013456:	d01c      	beq.n	8013492 <MAP_moveNextBlock_acc+0x8a>
				if (st_known.uc_StrCnt < 2) {
 8013458:	4b97      	ldr	r3, [pc, #604]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 801345a:	781b      	ldrb	r3, [r3, #0]
 801345c:	2b01      	cmp	r3, #1
 801345e:	d804      	bhi.n	801346a <MAP_moveNextBlock_acc+0x62>
					MOT_goBlock_Const(1);					// 1
 8013460:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013464:	f7f8 fdf8 	bl	800c058 <MOT_goBlock_Const>
 8013468:	e013      	b.n	8013492 <MAP_moveNextBlock_acc+0x8a>
				}
				else {
					MOT_setTrgtSpeed(MAP_KNOWN_ACC_SPEED);									// 	
 801346a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 801346e:	f7f9 fb47 	bl	800cb00 <MOT_setTrgtSpeed>
					MOT_goBlock_FinSpeed((float)(st_known.uc_StrCnt), SEARCH_SPEED);				// n
 8013472:	4b91      	ldr	r3, [pc, #580]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 8013474:	781b      	ldrb	r3, [r3, #0]
 8013476:	ee07 3a90 	vmov	s15, r3
 801347a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801347e:	eddf 0a8f 	vldr	s1, [pc, #572]	; 80136bc <MAP_moveNextBlock_acc+0x2b4>
 8013482:	eeb0 0a67 	vmov.f32	s0, s15
 8013486:	f7f8 fdc3 	bl	800c010 <MOT_goBlock_FinSpeed>
					MOT_setTrgtSpeed(SEARCH_SPEED);										// 
 801348a:	ed9f 0a8c 	vldr	s0, [pc, #560]	; 80136bc <MAP_moveNextBlock_acc+0x2b4>
 801348e:	f7f9 fb37 	bl	800cb00 <MOT_setTrgtSpeed>
				}
			}
			MOT_goBlock_Const(1);	////////////////////
 8013492:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013496:	f7f8 fddf 	bl	800c058 <MOT_goBlock_Const>
			st_known.uc_StrCnt = 0;
 801349a:	4b87      	ldr	r3, [pc, #540]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 801349c:	2200      	movs	r2, #0
 801349e:	701a      	strb	r2, [r3, #0]
			st_known.bl_Known = FALSE;
 80134a0:	4b85      	ldr	r3, [pc, #532]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 80134a2:	2200      	movs	r2, #0
 80134a4:	705a      	strb	r2, [r3, #1]

			st_known.uc_StrCnt++;			// 
			st_known.bl_Known = TRUE;
		}

		break;
 80134a6:	f000 bd7a 	b.w	8013f9e <MAP_moveNextBlock_acc+0xb96>
			st_known.uc_StrCnt++;			// 
 80134aa:	4b83      	ldr	r3, [pc, #524]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 80134ac:	781b      	ldrb	r3, [r3, #0]
 80134ae:	3301      	adds	r3, #1
 80134b0:	b2da      	uxtb	r2, r3
 80134b2:	4b81      	ldr	r3, [pc, #516]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 80134b4:	701a      	strb	r2, [r3, #0]
			st_known.bl_Known = TRUE;
 80134b6:	4b80      	ldr	r3, [pc, #512]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 80134b8:	2201      	movs	r2, #1
 80134ba:	705a      	strb	r2, [r3, #1]
		break;
 80134bc:	f000 bd6f 	b.w	8013f9e <MAP_moveNextBlock_acc+0xb96>

		/*  */
	case EAST:
//		LED = LED8;
		if (st_known.bl_Known == TRUE) {		// 
 80134c0:	4b7d      	ldr	r3, [pc, #500]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 80134c2:	785b      	ldrb	r3, [r3, #1]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d022      	beq.n	801350e <MAP_moveNextBlock_acc+0x106>
			if (st_known.uc_StrCnt < 2) {
 80134c8:	4b7b      	ldr	r3, [pc, #492]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 80134ca:	781b      	ldrb	r3, [r3, #0]
 80134cc:	2b01      	cmp	r3, #1
 80134ce:	d804      	bhi.n	80134da <MAP_moveNextBlock_acc+0xd2>
				MOT_goBlock_Const(1);					// 1
 80134d0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80134d4:	f7f8 fdc0 	bl	800c058 <MOT_goBlock_Const>
 80134d8:	e013      	b.n	8013502 <MAP_moveNextBlock_acc+0xfa>
			}
			else {
//				LED = LED_ALL_ON;
				MOT_setTrgtSpeed(MAP_KNOWN_ACC_SPEED);									// 	
 80134da:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80134de:	f7f9 fb0f 	bl	800cb00 <MOT_setTrgtSpeed>
				MOT_goBlock_FinSpeed((float)(st_known.uc_StrCnt), SEARCH_SPEED);				// n
 80134e2:	4b75      	ldr	r3, [pc, #468]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 80134e4:	781b      	ldrb	r3, [r3, #0]
 80134e6:	ee07 3a90 	vmov	s15, r3
 80134ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80134ee:	eddf 0a73 	vldr	s1, [pc, #460]	; 80136bc <MAP_moveNextBlock_acc+0x2b4>
 80134f2:	eeb0 0a67 	vmov.f32	s0, s15
 80134f6:	f7f8 fd8b 	bl	800c010 <MOT_goBlock_FinSpeed>
				MOT_setTrgtSpeed(SEARCH_SPEED);										// 
 80134fa:	ed9f 0a70 	vldr	s0, [pc, #448]	; 80136bc <MAP_moveNextBlock_acc+0x2b4>
 80134fe:	f7f9 faff 	bl	800cb00 <MOT_setTrgtSpeed>
//				LED = LED_ALL_OFF;
			}
			st_known.uc_StrCnt = 0;		/////////////////////////////////////////
 8013502:	4b6d      	ldr	r3, [pc, #436]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 8013504:	2200      	movs	r2, #0
 8013506:	701a      	strb	r2, [r3, #0]
			st_known.bl_Known = FALSE;
 8013508:	4b6b      	ldr	r3, [pc, #428]	; (80136b8 <MAP_moveNextBlock_acc+0x2b0>)
 801350a:	2200      	movs	r2, #0
 801350c:	705a      	strb	r2, [r3, #1]
		}
		if(wall_hit_flag == 0){}
		if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801350e:	4b6c      	ldr	r3, [pc, #432]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 8013510:	781b      	ldrb	r3, [r3, #0]
 8013512:	2b00      	cmp	r3, #0
 8013514:	d10e      	bne.n	8013534 <MAP_moveNextBlock_acc+0x12c>
 8013516:	4b6b      	ldr	r3, [pc, #428]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 8013518:	781b      	ldrb	r3, [r3, #0]
 801351a:	4618      	mov	r0, r3
 801351c:	4b6a      	ldr	r3, [pc, #424]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 801351e:	781b      	ldrb	r3, [r3, #0]
 8013520:	4619      	mov	r1, r3
 8013522:	4a6a      	ldr	r2, [pc, #424]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 8013524:	0143      	lsls	r3, r0, #5
 8013526:	4413      	add	r3, r2
 8013528:	440b      	add	r3, r1
 801352a:	781b      	ldrb	r3, [r3, #0]
 801352c:	f003 0302 	and.w	r3, r3, #2
 8013530:	2b00      	cmp	r3, #0
 8013532:	d138      	bne.n	80135a6 <MAP_moveNextBlock_acc+0x19e>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8013534:	4b62      	ldr	r3, [pc, #392]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 8013536:	781b      	ldrb	r3, [r3, #0]
		if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013538:	2b01      	cmp	r3, #1
 801353a:	d10e      	bne.n	801355a <MAP_moveNextBlock_acc+0x152>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 801353c:	4b61      	ldr	r3, [pc, #388]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 801353e:	781b      	ldrb	r3, [r3, #0]
 8013540:	4618      	mov	r0, r3
 8013542:	4b61      	ldr	r3, [pc, #388]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 8013544:	781b      	ldrb	r3, [r3, #0]
 8013546:	4619      	mov	r1, r3
 8013548:	4a60      	ldr	r2, [pc, #384]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 801354a:	0143      	lsls	r3, r0, #5
 801354c:	4413      	add	r3, r2
 801354e:	440b      	add	r3, r1
 8013550:	781b      	ldrb	r3, [r3, #0]
 8013552:	f003 0304 	and.w	r3, r3, #4
 8013556:	2b00      	cmp	r3, #0
 8013558:	d125      	bne.n	80135a6 <MAP_moveNextBlock_acc+0x19e>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 801355a:	4b59      	ldr	r3, [pc, #356]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 801355c:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 801355e:	2b02      	cmp	r3, #2
 8013560:	d10e      	bne.n	8013580 <MAP_moveNextBlock_acc+0x178>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8013562:	4b58      	ldr	r3, [pc, #352]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 8013564:	781b      	ldrb	r3, [r3, #0]
 8013566:	4618      	mov	r0, r3
 8013568:	4b57      	ldr	r3, [pc, #348]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 801356a:	781b      	ldrb	r3, [r3, #0]
 801356c:	4619      	mov	r1, r3
 801356e:	4a57      	ldr	r2, [pc, #348]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 8013570:	0143      	lsls	r3, r0, #5
 8013572:	4413      	add	r3, r2
 8013574:	440b      	add	r3, r1
 8013576:	781b      	ldrb	r3, [r3, #0]
 8013578:	f003 0308 	and.w	r3, r3, #8
 801357c:	2b00      	cmp	r3, #0
 801357e:	d112      	bne.n	80135a6 <MAP_moveNextBlock_acc+0x19e>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8013580:	4b4f      	ldr	r3, [pc, #316]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 8013582:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8013584:	2b03      	cmp	r3, #3
 8013586:	d112      	bne.n	80135ae <MAP_moveNextBlock_acc+0x1a6>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8013588:	4b4e      	ldr	r3, [pc, #312]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 801358a:	781b      	ldrb	r3, [r3, #0]
 801358c:	4618      	mov	r0, r3
 801358e:	4b4e      	ldr	r3, [pc, #312]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 8013590:	781b      	ldrb	r3, [r3, #0]
 8013592:	4619      	mov	r1, r3
 8013594:	4a4d      	ldr	r2, [pc, #308]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 8013596:	0143      	lsls	r3, r0, #5
 8013598:	4413      	add	r3, r2
 801359a:	440b      	add	r3, r1
 801359c:	781b      	ldrb	r3, [r3, #0]
 801359e:	f003 0301 	and.w	r3, r3, #1
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d003      	beq.n	80135ae <MAP_moveNextBlock_acc+0x1a6>
			){
			uc_dist_control = 0.02;
 80135a6:	4b4a      	ldr	r3, [pc, #296]	; (80136d0 <MAP_moveNextBlock_acc+0x2c8>)
 80135a8:	2200      	movs	r2, #0
 80135aa:	701a      	strb	r2, [r3, #0]
 80135ac:	e002      	b.n	80135b4 <MAP_moveNextBlock_acc+0x1ac>
			}
		else{
			uc_dist_control = 0;
 80135ae:	4b48      	ldr	r3, [pc, #288]	; (80136d0 <MAP_moveNextBlock_acc+0x2c8>)
 80135b0:	2200      	movs	r2, #0
 80135b2:	701a      	strb	r2, [r3, #0]
		}
		if( uc_SlaCnt < SLA_count ){
 80135b4:	4b47      	ldr	r3, [pc, #284]	; (80136d4 <MAP_moveNextBlock_acc+0x2cc>)
 80135b6:	781a      	ldrb	r2, [r3, #0]
 80135b8:	4b47      	ldr	r3, [pc, #284]	; (80136d8 <MAP_moveNextBlock_acc+0x2d0>)
 80135ba:	781b      	ldrb	r3, [r3, #0]
 80135bc:	429a      	cmp	r2, r3
 80135be:	d20f      	bcs.n	80135e0 <MAP_moveNextBlock_acc+0x1d8>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 80135c0:	2000      	movs	r0, #0
 80135c2:	f7ef fd1f 	bl	8003004 <PARAM_getSra>
 80135c6:	4603      	mov	r3, r0
 80135c8:	4619      	mov	r1, r3
 80135ca:	2000      	movs	r0, #0
 80135cc:	f7f9 fb10 	bl	800cbf0 <MOT_goSla>
				uc_SlaCnt++;
 80135d0:	4b40      	ldr	r3, [pc, #256]	; (80136d4 <MAP_moveNextBlock_acc+0x2cc>)
 80135d2:	781b      	ldrb	r3, [r3, #0]
 80135d4:	3301      	adds	r3, #1
 80135d6:	b2da      	uxtb	r2, r3
 80135d8:	4b3e      	ldr	r3, [pc, #248]	; (80136d4 <MAP_moveNextBlock_acc+0x2cc>)
 80135da:	701a      	strb	r2, [r3, #0]
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
						uc_SlaCnt++;
					}
				}
			}
		break;
 80135dc:	f000 bcdf 	b.w	8013f9e <MAP_moveNextBlock_acc+0xb96>
				if(wall_hit_flag == 0){
 80135e0:	4b3e      	ldr	r3, [pc, #248]	; (80136dc <MAP_moveNextBlock_acc+0x2d4>)
 80135e2:	781b      	ldrb	r3, [r3, #0]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	f040 808f 	bne.w	8013708 <MAP_moveNextBlock_acc+0x300>
					f_MoveBackDist = 0;
 80135ea:	4b32      	ldr	r3, [pc, #200]	; (80136b4 <MAP_moveNextBlock_acc+0x2ac>)
 80135ec:	f04f 0200 	mov.w	r2, #0
 80135f0:	601a      	str	r2, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80135f2:	4b33      	ldr	r3, [pc, #204]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 80135f4:	781b      	ldrb	r3, [r3, #0]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d10e      	bne.n	8013618 <MAP_moveNextBlock_acc+0x210>
 80135fa:	4b32      	ldr	r3, [pc, #200]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 80135fc:	781b      	ldrb	r3, [r3, #0]
 80135fe:	4618      	mov	r0, r3
 8013600:	4b31      	ldr	r3, [pc, #196]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 8013602:	781b      	ldrb	r3, [r3, #0]
 8013604:	4619      	mov	r1, r3
 8013606:	4a31      	ldr	r2, [pc, #196]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 8013608:	0143      	lsls	r3, r0, #5
 801360a:	4413      	add	r3, r2
 801360c:	440b      	add	r3, r1
 801360e:	781b      	ldrb	r3, [r3, #0]
 8013610:	f003 0308 	and.w	r3, r3, #8
 8013614:	2b00      	cmp	r3, #0
 8013616:	d138      	bne.n	801368a <MAP_moveNextBlock_acc+0x282>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013618:	4b29      	ldr	r3, [pc, #164]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 801361a:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 801361c:	2b01      	cmp	r3, #1
 801361e:	d10e      	bne.n	801363e <MAP_moveNextBlock_acc+0x236>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013620:	4b28      	ldr	r3, [pc, #160]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 8013622:	781b      	ldrb	r3, [r3, #0]
 8013624:	4618      	mov	r0, r3
 8013626:	4b28      	ldr	r3, [pc, #160]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 8013628:	781b      	ldrb	r3, [r3, #0]
 801362a:	4619      	mov	r1, r3
 801362c:	4a27      	ldr	r2, [pc, #156]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 801362e:	0143      	lsls	r3, r0, #5
 8013630:	4413      	add	r3, r2
 8013632:	440b      	add	r3, r1
 8013634:	781b      	ldrb	r3, [r3, #0]
 8013636:	f003 0301 	and.w	r3, r3, #1
 801363a:	2b00      	cmp	r3, #0
 801363c:	d125      	bne.n	801368a <MAP_moveNextBlock_acc+0x282>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801363e:	4b20      	ldr	r3, [pc, #128]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 8013640:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013642:	2b02      	cmp	r3, #2
 8013644:	d10e      	bne.n	8013664 <MAP_moveNextBlock_acc+0x25c>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013646:	4b1f      	ldr	r3, [pc, #124]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 8013648:	781b      	ldrb	r3, [r3, #0]
 801364a:	4618      	mov	r0, r3
 801364c:	4b1e      	ldr	r3, [pc, #120]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 801364e:	781b      	ldrb	r3, [r3, #0]
 8013650:	4619      	mov	r1, r3
 8013652:	4a1e      	ldr	r2, [pc, #120]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 8013654:	0143      	lsls	r3, r0, #5
 8013656:	4413      	add	r3, r2
 8013658:	440b      	add	r3, r1
 801365a:	781b      	ldrb	r3, [r3, #0]
 801365c:	f003 0302 	and.w	r3, r3, #2
 8013660:	2b00      	cmp	r3, #0
 8013662:	d112      	bne.n	801368a <MAP_moveNextBlock_acc+0x282>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8013664:	4b16      	ldr	r3, [pc, #88]	; (80136c0 <MAP_moveNextBlock_acc+0x2b8>)
 8013666:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013668:	2b03      	cmp	r3, #3
 801366a:	d13d      	bne.n	80136e8 <MAP_moveNextBlock_acc+0x2e0>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 801366c:	4b15      	ldr	r3, [pc, #84]	; (80136c4 <MAP_moveNextBlock_acc+0x2bc>)
 801366e:	781b      	ldrb	r3, [r3, #0]
 8013670:	4618      	mov	r0, r3
 8013672:	4b15      	ldr	r3, [pc, #84]	; (80136c8 <MAP_moveNextBlock_acc+0x2c0>)
 8013674:	781b      	ldrb	r3, [r3, #0]
 8013676:	4619      	mov	r1, r3
 8013678:	4a14      	ldr	r2, [pc, #80]	; (80136cc <MAP_moveNextBlock_acc+0x2c4>)
 801367a:	0143      	lsls	r3, r0, #5
 801367c:	4413      	add	r3, r2
 801367e:	440b      	add	r3, r1
 8013680:	781b      	ldrb	r3, [r3, #0]
 8013682:	f003 0304 	and.w	r3, r3, #4
 8013686:	2b00      	cmp	r3, #0
 8013688:	d02e      	beq.n	80136e8 <MAP_moveNextBlock_acc+0x2e0>
						MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 801368a:	eddf 0a15 	vldr	s1, [pc, #84]	; 80136e0 <MAP_moveNextBlock_acc+0x2d8>
 801368e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8013692:	f7f8 fcbd 	bl	800c010 <MOT_goBlock_FinSpeed>
						MOT_turn(MOT_R90);						// 90
 8013696:	2000      	movs	r0, #0
 8013698:	f7f8 fe22 	bl	800c2e0 <MOT_turn>
						uc_SlaCnt = 0;
 801369c:	4b0d      	ldr	r3, [pc, #52]	; (80136d4 <MAP_moveNextBlock_acc+0x2cc>)
 801369e:	2200      	movs	r2, #0
 80136a0:	701a      	strb	r2, [r3, #0]
						MOT_goHitBackWall();					// 
 80136a2:	f7f9 fa53 	bl	800cb4c <MOT_goHitBackWall>
						f_MoveBackDist = MOVE_BACK_DIST;		// []
 80136a6:	4b03      	ldr	r3, [pc, #12]	; (80136b4 <MAP_moveNextBlock_acc+0x2ac>)
 80136a8:	4a0e      	ldr	r2, [pc, #56]	; (80136e4 <MAP_moveNextBlock_acc+0x2dc>)
 80136aa:	601a      	str	r2, [r3, #0]
						*p_type = TRUE;							// 
 80136ac:	683b      	ldr	r3, [r7, #0]
 80136ae:	2201      	movs	r2, #1
 80136b0:	701a      	strb	r2, [r3, #0]
 80136b2:	e099      	b.n	80137e8 <MAP_moveNextBlock_acc+0x3e0>
 80136b4:	2000e74c 	.word	0x2000e74c
 80136b8:	200002d8 	.word	0x200002d8
 80136bc:	3e99999a 	.word	0x3e99999a
 80136c0:	2000e750 	.word	0x2000e750
 80136c4:	2000e749 	.word	0x2000e749
 80136c8:	2000e753 	.word	0x2000e753
 80136cc:	20000854 	.word	0x20000854
 80136d0:	20001478 	.word	0x20001478
 80136d4:	200002d6 	.word	0x200002d6
 80136d8:	2000001b 	.word	0x2000001b
 80136dc:	200002ad 	.word	0x200002ad
 80136e0:	00000000 	.word	0x00000000
 80136e4:	3e6b851f 	.word	0x3e6b851f
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 80136e8:	2000      	movs	r0, #0
 80136ea:	f7ef fc8b 	bl	8003004 <PARAM_getSra>
 80136ee:	4603      	mov	r3, r0
 80136f0:	4619      	mov	r1, r3
 80136f2:	2000      	movs	r0, #0
 80136f4:	f7f9 fa7c 	bl	800cbf0 <MOT_goSla>
						uc_SlaCnt++;
 80136f8:	4b83      	ldr	r3, [pc, #524]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 80136fa:	781b      	ldrb	r3, [r3, #0]
 80136fc:	3301      	adds	r3, #1
 80136fe:	b2da      	uxtb	r2, r3
 8013700:	4b81      	ldr	r3, [pc, #516]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 8013702:	701a      	strb	r2, [r3, #0]
		break;
 8013704:	f000 bc4b 	b.w	8013f9e <MAP_moveNextBlock_acc+0xb96>
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013708:	4b80      	ldr	r3, [pc, #512]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 801370a:	781b      	ldrb	r3, [r3, #0]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d10e      	bne.n	801372e <MAP_moveNextBlock_acc+0x326>
 8013710:	4b7f      	ldr	r3, [pc, #508]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 8013712:	781b      	ldrb	r3, [r3, #0]
 8013714:	4618      	mov	r0, r3
 8013716:	4b7f      	ldr	r3, [pc, #508]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 8013718:	781b      	ldrb	r3, [r3, #0]
 801371a:	4619      	mov	r1, r3
 801371c:	4a7e      	ldr	r2, [pc, #504]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 801371e:	0143      	lsls	r3, r0, #5
 8013720:	4413      	add	r3, r2
 8013722:	440b      	add	r3, r1
 8013724:	781b      	ldrb	r3, [r3, #0]
 8013726:	f003 0301 	and.w	r3, r3, #1
 801372a:	2b00      	cmp	r3, #0
 801372c:	d138      	bne.n	80137a0 <MAP_moveNextBlock_acc+0x398>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801372e:	4b77      	ldr	r3, [pc, #476]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 8013730:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013732:	2b01      	cmp	r3, #1
 8013734:	d10e      	bne.n	8013754 <MAP_moveNextBlock_acc+0x34c>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013736:	4b76      	ldr	r3, [pc, #472]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 8013738:	781b      	ldrb	r3, [r3, #0]
 801373a:	4618      	mov	r0, r3
 801373c:	4b75      	ldr	r3, [pc, #468]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 801373e:	781b      	ldrb	r3, [r3, #0]
 8013740:	4619      	mov	r1, r3
 8013742:	4a75      	ldr	r2, [pc, #468]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 8013744:	0143      	lsls	r3, r0, #5
 8013746:	4413      	add	r3, r2
 8013748:	440b      	add	r3, r1
 801374a:	781b      	ldrb	r3, [r3, #0]
 801374c:	f003 0302 	and.w	r3, r3, #2
 8013750:	2b00      	cmp	r3, #0
 8013752:	d125      	bne.n	80137a0 <MAP_moveNextBlock_acc+0x398>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8013754:	4b6d      	ldr	r3, [pc, #436]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 8013756:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013758:	2b02      	cmp	r3, #2
 801375a:	d10e      	bne.n	801377a <MAP_moveNextBlock_acc+0x372>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 801375c:	4b6c      	ldr	r3, [pc, #432]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 801375e:	781b      	ldrb	r3, [r3, #0]
 8013760:	4618      	mov	r0, r3
 8013762:	4b6c      	ldr	r3, [pc, #432]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 8013764:	781b      	ldrb	r3, [r3, #0]
 8013766:	4619      	mov	r1, r3
 8013768:	4a6b      	ldr	r2, [pc, #428]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 801376a:	0143      	lsls	r3, r0, #5
 801376c:	4413      	add	r3, r2
 801376e:	440b      	add	r3, r1
 8013770:	781b      	ldrb	r3, [r3, #0]
 8013772:	f003 0304 	and.w	r3, r3, #4
 8013776:	2b00      	cmp	r3, #0
 8013778:	d112      	bne.n	80137a0 <MAP_moveNextBlock_acc+0x398>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 801377a:	4b64      	ldr	r3, [pc, #400]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 801377c:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 801377e:	2b03      	cmp	r3, #3
 8013780:	d123      	bne.n	80137ca <MAP_moveNextBlock_acc+0x3c2>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8013782:	4b63      	ldr	r3, [pc, #396]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 8013784:	781b      	ldrb	r3, [r3, #0]
 8013786:	4618      	mov	r0, r3
 8013788:	4b62      	ldr	r3, [pc, #392]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 801378a:	781b      	ldrb	r3, [r3, #0]
 801378c:	4619      	mov	r1, r3
 801378e:	4a62      	ldr	r2, [pc, #392]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 8013790:	0143      	lsls	r3, r0, #5
 8013792:	4413      	add	r3, r2
 8013794:	440b      	add	r3, r1
 8013796:	781b      	ldrb	r3, [r3, #0]
 8013798:	f003 0308 	and.w	r3, r3, #8
 801379c:	2b00      	cmp	r3, #0
 801379e:	d014      	beq.n	80137ca <MAP_moveNextBlock_acc+0x3c2>
						MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 80137a0:	eddf 0a5e 	vldr	s1, [pc, #376]	; 801391c <MAP_moveNextBlock_acc+0x514>
 80137a4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80137a8:	f7f8 fc32 	bl	800c010 <MOT_goBlock_FinSpeed>
						LL_mDelay(100);
 80137ac:	2064      	movs	r0, #100	; 0x64
 80137ae:	f002 fe53 	bl	8016458 <LL_mDelay>
						DIST_Front_Wall_correction();
 80137b2:	f7f9 ff35 	bl	800d620 <DIST_Front_Wall_correction>
						MOT_turn(MOT_R90);						// 90
 80137b6:	2000      	movs	r0, #0
 80137b8:	f7f8 fd92 	bl	800c2e0 <MOT_turn>
						uc_SlaCnt = 0;
 80137bc:	4b52      	ldr	r3, [pc, #328]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 80137be:	2200      	movs	r2, #0
 80137c0:	701a      	strb	r2, [r3, #0]
						*p_type = TRUE;								// 
 80137c2:	683b      	ldr	r3, [r7, #0]
 80137c4:	2201      	movs	r2, #1
 80137c6:	701a      	strb	r2, [r3, #0]
 80137c8:	e00e      	b.n	80137e8 <MAP_moveNextBlock_acc+0x3e0>
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 80137ca:	2000      	movs	r0, #0
 80137cc:	f7ef fc1a 	bl	8003004 <PARAM_getSra>
 80137d0:	4603      	mov	r3, r0
 80137d2:	4619      	mov	r1, r3
 80137d4:	2000      	movs	r0, #0
 80137d6:	f7f9 fa0b 	bl	800cbf0 <MOT_goSla>
						uc_SlaCnt++;
 80137da:	4b4b      	ldr	r3, [pc, #300]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 80137dc:	781b      	ldrb	r3, [r3, #0]
 80137de:	3301      	adds	r3, #1
 80137e0:	b2da      	uxtb	r2, r3
 80137e2:	4b49      	ldr	r3, [pc, #292]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 80137e4:	701a      	strb	r2, [r3, #0]
		break;
 80137e6:	e3da      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>
 80137e8:	e3d9      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>

		/*  */
	case WEST:
		if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80137ea:	4b48      	ldr	r3, [pc, #288]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 80137ec:	781b      	ldrb	r3, [r3, #0]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d10e      	bne.n	8013810 <MAP_moveNextBlock_acc+0x408>
 80137f2:	4b47      	ldr	r3, [pc, #284]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 80137f4:	781b      	ldrb	r3, [r3, #0]
 80137f6:	4618      	mov	r0, r3
 80137f8:	4b46      	ldr	r3, [pc, #280]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 80137fa:	781b      	ldrb	r3, [r3, #0]
 80137fc:	4619      	mov	r1, r3
 80137fe:	4a46      	ldr	r2, [pc, #280]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 8013800:	0143      	lsls	r3, r0, #5
 8013802:	4413      	add	r3, r2
 8013804:	440b      	add	r3, r1
 8013806:	781b      	ldrb	r3, [r3, #0]
 8013808:	f003 0308 	and.w	r3, r3, #8
 801380c:	2b00      	cmp	r3, #0
 801380e:	d138      	bne.n	8013882 <MAP_moveNextBlock_acc+0x47a>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013810:	4b3e      	ldr	r3, [pc, #248]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 8013812:	781b      	ldrb	r3, [r3, #0]
		if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8013814:	2b01      	cmp	r3, #1
 8013816:	d10e      	bne.n	8013836 <MAP_moveNextBlock_acc+0x42e>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013818:	4b3d      	ldr	r3, [pc, #244]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 801381a:	781b      	ldrb	r3, [r3, #0]
 801381c:	4618      	mov	r0, r3
 801381e:	4b3d      	ldr	r3, [pc, #244]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 8013820:	781b      	ldrb	r3, [r3, #0]
 8013822:	4619      	mov	r1, r3
 8013824:	4a3c      	ldr	r2, [pc, #240]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 8013826:	0143      	lsls	r3, r0, #5
 8013828:	4413      	add	r3, r2
 801382a:	440b      	add	r3, r1
 801382c:	781b      	ldrb	r3, [r3, #0]
 801382e:	f003 0301 	and.w	r3, r3, #1
 8013832:	2b00      	cmp	r3, #0
 8013834:	d125      	bne.n	8013882 <MAP_moveNextBlock_acc+0x47a>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013836:	4b35      	ldr	r3, [pc, #212]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 8013838:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 801383a:	2b02      	cmp	r3, #2
 801383c:	d10e      	bne.n	801385c <MAP_moveNextBlock_acc+0x454>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801383e:	4b34      	ldr	r3, [pc, #208]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 8013840:	781b      	ldrb	r3, [r3, #0]
 8013842:	4618      	mov	r0, r3
 8013844:	4b33      	ldr	r3, [pc, #204]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 8013846:	781b      	ldrb	r3, [r3, #0]
 8013848:	4619      	mov	r1, r3
 801384a:	4a33      	ldr	r2, [pc, #204]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 801384c:	0143      	lsls	r3, r0, #5
 801384e:	4413      	add	r3, r2
 8013850:	440b      	add	r3, r1
 8013852:	781b      	ldrb	r3, [r3, #0]
 8013854:	f003 0302 	and.w	r3, r3, #2
 8013858:	2b00      	cmp	r3, #0
 801385a:	d112      	bne.n	8013882 <MAP_moveNextBlock_acc+0x47a>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 801385c:	4b2b      	ldr	r3, [pc, #172]	; (801390c <MAP_moveNextBlock_acc+0x504>)
 801385e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013860:	2b03      	cmp	r3, #3
 8013862:	d112      	bne.n	801388a <MAP_moveNextBlock_acc+0x482>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8013864:	4b2a      	ldr	r3, [pc, #168]	; (8013910 <MAP_moveNextBlock_acc+0x508>)
 8013866:	781b      	ldrb	r3, [r3, #0]
 8013868:	4618      	mov	r0, r3
 801386a:	4b2a      	ldr	r3, [pc, #168]	; (8013914 <MAP_moveNextBlock_acc+0x50c>)
 801386c:	781b      	ldrb	r3, [r3, #0]
 801386e:	4619      	mov	r1, r3
 8013870:	4a29      	ldr	r2, [pc, #164]	; (8013918 <MAP_moveNextBlock_acc+0x510>)
 8013872:	0143      	lsls	r3, r0, #5
 8013874:	4413      	add	r3, r2
 8013876:	440b      	add	r3, r1
 8013878:	781b      	ldrb	r3, [r3, #0]
 801387a:	f003 0304 	and.w	r3, r3, #4
 801387e:	2b00      	cmp	r3, #0
 8013880:	d003      	beq.n	801388a <MAP_moveNextBlock_acc+0x482>
			){
			uc_dist_control = 0.02;
 8013882:	4b27      	ldr	r3, [pc, #156]	; (8013920 <MAP_moveNextBlock_acc+0x518>)
 8013884:	2200      	movs	r2, #0
 8013886:	701a      	strb	r2, [r3, #0]
 8013888:	e002      	b.n	8013890 <MAP_moveNextBlock_acc+0x488>
			}
		else{
			uc_dist_control = 0;
 801388a:	4b25      	ldr	r3, [pc, #148]	; (8013920 <MAP_moveNextBlock_acc+0x518>)
 801388c:	2200      	movs	r2, #0
 801388e:	701a      	strb	r2, [r3, #0]
		}
		if (st_known.bl_Known == TRUE) {		// 
 8013890:	4b24      	ldr	r3, [pc, #144]	; (8013924 <MAP_moveNextBlock_acc+0x51c>)
 8013892:	785b      	ldrb	r3, [r3, #1]
 8013894:	2b00      	cmp	r3, #0
 8013896:	d022      	beq.n	80138de <MAP_moveNextBlock_acc+0x4d6>
			if (st_known.uc_StrCnt < 2) {
 8013898:	4b22      	ldr	r3, [pc, #136]	; (8013924 <MAP_moveNextBlock_acc+0x51c>)
 801389a:	781b      	ldrb	r3, [r3, #0]
 801389c:	2b01      	cmp	r3, #1
 801389e:	d804      	bhi.n	80138aa <MAP_moveNextBlock_acc+0x4a2>
				MOT_goBlock_Const(1);					// 1
 80138a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80138a4:	f7f8 fbd8 	bl	800c058 <MOT_goBlock_Const>
 80138a8:	e013      	b.n	80138d2 <MAP_moveNextBlock_acc+0x4ca>
			}
			else {
//				LED = LED_ALL_ON;
				MOT_setTrgtSpeed(MAP_KNOWN_ACC_SPEED);									// 	
 80138aa:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80138ae:	f7f9 f927 	bl	800cb00 <MOT_setTrgtSpeed>
				MOT_goBlock_FinSpeed((float)(st_known.uc_StrCnt), SEARCH_SPEED);		// n
 80138b2:	4b1c      	ldr	r3, [pc, #112]	; (8013924 <MAP_moveNextBlock_acc+0x51c>)
 80138b4:	781b      	ldrb	r3, [r3, #0]
 80138b6:	ee07 3a90 	vmov	s15, r3
 80138ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80138be:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8013928 <MAP_moveNextBlock_acc+0x520>
 80138c2:	eeb0 0a67 	vmov.f32	s0, s15
 80138c6:	f7f8 fba3 	bl	800c010 <MOT_goBlock_FinSpeed>
				MOT_setTrgtSpeed(SEARCH_SPEED);										// 
 80138ca:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8013928 <MAP_moveNextBlock_acc+0x520>
 80138ce:	f7f9 f917 	bl	800cb00 <MOT_setTrgtSpeed>
//				LED = LED_ALL_OFF;
			}
			st_known.uc_StrCnt = 0;			//////////////////////////////////////
 80138d2:	4b14      	ldr	r3, [pc, #80]	; (8013924 <MAP_moveNextBlock_acc+0x51c>)
 80138d4:	2200      	movs	r2, #0
 80138d6:	701a      	strb	r2, [r3, #0]
			st_known.bl_Known = FALSE;
 80138d8:	4b12      	ldr	r3, [pc, #72]	; (8013924 <MAP_moveNextBlock_acc+0x51c>)
 80138da:	2200      	movs	r2, #0
 80138dc:	705a      	strb	r2, [r3, #1]
		}

		if( uc_SlaCnt < SLA_count ){
 80138de:	4b0a      	ldr	r3, [pc, #40]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 80138e0:	781a      	ldrb	r2, [r3, #0]
 80138e2:	4b12      	ldr	r3, [pc, #72]	; (801392c <MAP_moveNextBlock_acc+0x524>)
 80138e4:	781b      	ldrb	r3, [r3, #0]
 80138e6:	429a      	cmp	r2, r3
 80138e8:	d222      	bcs.n	8013930 <MAP_moveNextBlock_acc+0x528>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 80138ea:	2000      	movs	r0, #0
 80138ec:	f7ef fb8a 	bl	8003004 <PARAM_getSra>
 80138f0:	4603      	mov	r3, r0
 80138f2:	4619      	mov	r1, r3
 80138f4:	2001      	movs	r0, #1
 80138f6:	f7f9 f97b 	bl	800cbf0 <MOT_goSla>
				uc_SlaCnt++;
 80138fa:	4b03      	ldr	r3, [pc, #12]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 80138fc:	781b      	ldrb	r3, [r3, #0]
 80138fe:	3301      	adds	r3, #1
 8013900:	b2da      	uxtb	r2, r3
 8013902:	4b01      	ldr	r3, [pc, #4]	; (8013908 <MAP_moveNextBlock_acc+0x500>)
 8013904:	701a      	strb	r2, [r3, #0]
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
						uc_SlaCnt++;
					}
				}
			}
		break;
 8013906:	e34a      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>
 8013908:	200002d6 	.word	0x200002d6
 801390c:	2000e750 	.word	0x2000e750
 8013910:	2000e749 	.word	0x2000e749
 8013914:	2000e753 	.word	0x2000e753
 8013918:	20000854 	.word	0x20000854
 801391c:	00000000 	.word	0x00000000
 8013920:	20001478 	.word	0x20001478
 8013924:	200002d8 	.word	0x200002d8
 8013928:	3e99999a 	.word	0x3e99999a
 801392c:	2000001b 	.word	0x2000001b
				if(wall_hit_flag == 0){
 8013930:	4b74      	ldr	r3, [pc, #464]	; (8013b04 <MAP_moveNextBlock_acc+0x6fc>)
 8013932:	781b      	ldrb	r3, [r3, #0]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d173      	bne.n	8013a20 <MAP_moveNextBlock_acc+0x618>
					f_MoveBackDist = 0;
 8013938:	4b73      	ldr	r3, [pc, #460]	; (8013b08 <MAP_moveNextBlock_acc+0x700>)
 801393a:	f04f 0200 	mov.w	r2, #0
 801393e:	601a      	str	r2, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013940:	4b72      	ldr	r3, [pc, #456]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 8013942:	781b      	ldrb	r3, [r3, #0]
 8013944:	2b00      	cmp	r3, #0
 8013946:	d10e      	bne.n	8013966 <MAP_moveNextBlock_acc+0x55e>
 8013948:	4b71      	ldr	r3, [pc, #452]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 801394a:	781b      	ldrb	r3, [r3, #0]
 801394c:	4618      	mov	r0, r3
 801394e:	4b71      	ldr	r3, [pc, #452]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 8013950:	781b      	ldrb	r3, [r3, #0]
 8013952:	4619      	mov	r1, r3
 8013954:	4a70      	ldr	r2, [pc, #448]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 8013956:	0143      	lsls	r3, r0, #5
 8013958:	4413      	add	r3, r2
 801395a:	440b      	add	r3, r1
 801395c:	781b      	ldrb	r3, [r3, #0]
 801395e:	f003 0302 	and.w	r3, r3, #2
 8013962:	2b00      	cmp	r3, #0
 8013964:	d138      	bne.n	80139d8 <MAP_moveNextBlock_acc+0x5d0>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8013966:	4b69      	ldr	r3, [pc, #420]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 8013968:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801396a:	2b01      	cmp	r3, #1
 801396c:	d10e      	bne.n	801398c <MAP_moveNextBlock_acc+0x584>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 801396e:	4b68      	ldr	r3, [pc, #416]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 8013970:	781b      	ldrb	r3, [r3, #0]
 8013972:	4618      	mov	r0, r3
 8013974:	4b67      	ldr	r3, [pc, #412]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 8013976:	781b      	ldrb	r3, [r3, #0]
 8013978:	4619      	mov	r1, r3
 801397a:	4a67      	ldr	r2, [pc, #412]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 801397c:	0143      	lsls	r3, r0, #5
 801397e:	4413      	add	r3, r2
 8013980:	440b      	add	r3, r1
 8013982:	781b      	ldrb	r3, [r3, #0]
 8013984:	f003 0304 	and.w	r3, r3, #4
 8013988:	2b00      	cmp	r3, #0
 801398a:	d125      	bne.n	80139d8 <MAP_moveNextBlock_acc+0x5d0>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 801398c:	4b5f      	ldr	r3, [pc, #380]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 801398e:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8013990:	2b02      	cmp	r3, #2
 8013992:	d10e      	bne.n	80139b2 <MAP_moveNextBlock_acc+0x5aa>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8013994:	4b5e      	ldr	r3, [pc, #376]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 8013996:	781b      	ldrb	r3, [r3, #0]
 8013998:	4618      	mov	r0, r3
 801399a:	4b5e      	ldr	r3, [pc, #376]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 801399c:	781b      	ldrb	r3, [r3, #0]
 801399e:	4619      	mov	r1, r3
 80139a0:	4a5d      	ldr	r2, [pc, #372]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 80139a2:	0143      	lsls	r3, r0, #5
 80139a4:	4413      	add	r3, r2
 80139a6:	440b      	add	r3, r1
 80139a8:	781b      	ldrb	r3, [r3, #0]
 80139aa:	f003 0308 	and.w	r3, r3, #8
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d112      	bne.n	80139d8 <MAP_moveNextBlock_acc+0x5d0>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 80139b2:	4b56      	ldr	r3, [pc, #344]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 80139b4:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80139b6:	2b03      	cmp	r3, #3
 80139b8:	d123      	bne.n	8013a02 <MAP_moveNextBlock_acc+0x5fa>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 80139ba:	4b55      	ldr	r3, [pc, #340]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 80139bc:	781b      	ldrb	r3, [r3, #0]
 80139be:	4618      	mov	r0, r3
 80139c0:	4b54      	ldr	r3, [pc, #336]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 80139c2:	781b      	ldrb	r3, [r3, #0]
 80139c4:	4619      	mov	r1, r3
 80139c6:	4a54      	ldr	r2, [pc, #336]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 80139c8:	0143      	lsls	r3, r0, #5
 80139ca:	4413      	add	r3, r2
 80139cc:	440b      	add	r3, r1
 80139ce:	781b      	ldrb	r3, [r3, #0]
 80139d0:	f003 0301 	and.w	r3, r3, #1
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d014      	beq.n	8013a02 <MAP_moveNextBlock_acc+0x5fa>
						MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 80139d8:	eddf 0a52 	vldr	s1, [pc, #328]	; 8013b24 <MAP_moveNextBlock_acc+0x71c>
 80139dc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80139e0:	f7f8 fb16 	bl	800c010 <MOT_goBlock_FinSpeed>
						MOT_turn(MOT_L90);					// 90
 80139e4:	2001      	movs	r0, #1
 80139e6:	f7f8 fc7b 	bl	800c2e0 <MOT_turn>
						uc_SlaCnt = 0;
 80139ea:	4b4c      	ldr	r3, [pc, #304]	; (8013b1c <MAP_moveNextBlock_acc+0x714>)
 80139ec:	2200      	movs	r2, #0
 80139ee:	701a      	strb	r2, [r3, #0]
						MOT_goHitBackWall();					// 
 80139f0:	f7f9 f8ac 	bl	800cb4c <MOT_goHitBackWall>
						f_MoveBackDist = MOVE_BACK_DIST;		// []
 80139f4:	4b44      	ldr	r3, [pc, #272]	; (8013b08 <MAP_moveNextBlock_acc+0x700>)
 80139f6:	4a4a      	ldr	r2, [pc, #296]	; (8013b20 <MAP_moveNextBlock_acc+0x718>)
 80139f8:	601a      	str	r2, [r3, #0]
						*p_type = TRUE;							// 
 80139fa:	683b      	ldr	r3, [r7, #0]
 80139fc:	2201      	movs	r2, #1
 80139fe:	701a      	strb	r2, [r3, #0]
 8013a00:	e07e      	b.n	8013b00 <MAP_moveNextBlock_acc+0x6f8>
						MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8013a02:	2000      	movs	r0, #0
 8013a04:	f7ef fafe 	bl	8003004 <PARAM_getSra>
 8013a08:	4603      	mov	r3, r0
 8013a0a:	4619      	mov	r1, r3
 8013a0c:	2001      	movs	r0, #1
 8013a0e:	f7f9 f8ef 	bl	800cbf0 <MOT_goSla>
						uc_SlaCnt++;
 8013a12:	4b42      	ldr	r3, [pc, #264]	; (8013b1c <MAP_moveNextBlock_acc+0x714>)
 8013a14:	781b      	ldrb	r3, [r3, #0]
 8013a16:	3301      	adds	r3, #1
 8013a18:	b2da      	uxtb	r2, r3
 8013a1a:	4b40      	ldr	r3, [pc, #256]	; (8013b1c <MAP_moveNextBlock_acc+0x714>)
 8013a1c:	701a      	strb	r2, [r3, #0]
		break;
 8013a1e:	e2be      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013a20:	4b3a      	ldr	r3, [pc, #232]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 8013a22:	781b      	ldrb	r3, [r3, #0]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d10e      	bne.n	8013a46 <MAP_moveNextBlock_acc+0x63e>
 8013a28:	4b39      	ldr	r3, [pc, #228]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 8013a2a:	781b      	ldrb	r3, [r3, #0]
 8013a2c:	4618      	mov	r0, r3
 8013a2e:	4b39      	ldr	r3, [pc, #228]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 8013a30:	781b      	ldrb	r3, [r3, #0]
 8013a32:	4619      	mov	r1, r3
 8013a34:	4a38      	ldr	r2, [pc, #224]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 8013a36:	0143      	lsls	r3, r0, #5
 8013a38:	4413      	add	r3, r2
 8013a3a:	440b      	add	r3, r1
 8013a3c:	781b      	ldrb	r3, [r3, #0]
 8013a3e:	f003 0301 	and.w	r3, r3, #1
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d138      	bne.n	8013ab8 <MAP_moveNextBlock_acc+0x6b0>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013a46:	4b31      	ldr	r3, [pc, #196]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 8013a48:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8013a4a:	2b01      	cmp	r3, #1
 8013a4c:	d10e      	bne.n	8013a6c <MAP_moveNextBlock_acc+0x664>
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013a4e:	4b30      	ldr	r3, [pc, #192]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 8013a50:	781b      	ldrb	r3, [r3, #0]
 8013a52:	4618      	mov	r0, r3
 8013a54:	4b2f      	ldr	r3, [pc, #188]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 8013a56:	781b      	ldrb	r3, [r3, #0]
 8013a58:	4619      	mov	r1, r3
 8013a5a:	4a2f      	ldr	r2, [pc, #188]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 8013a5c:	0143      	lsls	r3, r0, #5
 8013a5e:	4413      	add	r3, r2
 8013a60:	440b      	add	r3, r1
 8013a62:	781b      	ldrb	r3, [r3, #0]
 8013a64:	f003 0302 	and.w	r3, r3, #2
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d125      	bne.n	8013ab8 <MAP_moveNextBlock_acc+0x6b0>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8013a6c:	4b27      	ldr	r3, [pc, #156]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 8013a6e:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8013a70:	2b02      	cmp	r3, #2
 8013a72:	d10e      	bne.n	8013a92 <MAP_moveNextBlock_acc+0x68a>
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8013a74:	4b26      	ldr	r3, [pc, #152]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 8013a76:	781b      	ldrb	r3, [r3, #0]
 8013a78:	4618      	mov	r0, r3
 8013a7a:	4b26      	ldr	r3, [pc, #152]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 8013a7c:	781b      	ldrb	r3, [r3, #0]
 8013a7e:	4619      	mov	r1, r3
 8013a80:	4a25      	ldr	r2, [pc, #148]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 8013a82:	0143      	lsls	r3, r0, #5
 8013a84:	4413      	add	r3, r2
 8013a86:	440b      	add	r3, r1
 8013a88:	781b      	ldrb	r3, [r3, #0]
 8013a8a:	f003 0304 	and.w	r3, r3, #4
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d112      	bne.n	8013ab8 <MAP_moveNextBlock_acc+0x6b0>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8013a92:	4b1e      	ldr	r3, [pc, #120]	; (8013b0c <MAP_moveNextBlock_acc+0x704>)
 8013a94:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8013a96:	2b03      	cmp	r3, #3
 8013a98:	d123      	bne.n	8013ae2 <MAP_moveNextBlock_acc+0x6da>
						( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8013a9a:	4b1d      	ldr	r3, [pc, #116]	; (8013b10 <MAP_moveNextBlock_acc+0x708>)
 8013a9c:	781b      	ldrb	r3, [r3, #0]
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	4b1c      	ldr	r3, [pc, #112]	; (8013b14 <MAP_moveNextBlock_acc+0x70c>)
 8013aa2:	781b      	ldrb	r3, [r3, #0]
 8013aa4:	4619      	mov	r1, r3
 8013aa6:	4a1c      	ldr	r2, [pc, #112]	; (8013b18 <MAP_moveNextBlock_acc+0x710>)
 8013aa8:	0143      	lsls	r3, r0, #5
 8013aaa:	4413      	add	r3, r2
 8013aac:	440b      	add	r3, r1
 8013aae:	781b      	ldrb	r3, [r3, #0]
 8013ab0:	f003 0308 	and.w	r3, r3, #8
 8013ab4:	2b00      	cmp	r3, #0
 8013ab6:	d014      	beq.n	8013ae2 <MAP_moveNextBlock_acc+0x6da>
						MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8013ab8:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8013b24 <MAP_moveNextBlock_acc+0x71c>
 8013abc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8013ac0:	f7f8 faa6 	bl	800c010 <MOT_goBlock_FinSpeed>
						LL_mDelay(100);
 8013ac4:	2064      	movs	r0, #100	; 0x64
 8013ac6:	f002 fcc7 	bl	8016458 <LL_mDelay>
						DIST_Front_Wall_correction();
 8013aca:	f7f9 fda9 	bl	800d620 <DIST_Front_Wall_correction>
						MOT_turn(MOT_L90);						// 90
 8013ace:	2001      	movs	r0, #1
 8013ad0:	f7f8 fc06 	bl	800c2e0 <MOT_turn>
						uc_SlaCnt = 0;
 8013ad4:	4b11      	ldr	r3, [pc, #68]	; (8013b1c <MAP_moveNextBlock_acc+0x714>)
 8013ad6:	2200      	movs	r2, #0
 8013ad8:	701a      	strb	r2, [r3, #0]
						*p_type = TRUE;								// 
 8013ada:	683b      	ldr	r3, [r7, #0]
 8013adc:	2201      	movs	r2, #1
 8013ade:	701a      	strb	r2, [r3, #0]
 8013ae0:	e00e      	b.n	8013b00 <MAP_moveNextBlock_acc+0x6f8>
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8013ae2:	2000      	movs	r0, #0
 8013ae4:	f7ef fa8e 	bl	8003004 <PARAM_getSra>
 8013ae8:	4603      	mov	r3, r0
 8013aea:	4619      	mov	r1, r3
 8013aec:	2000      	movs	r0, #0
 8013aee:	f7f9 f87f 	bl	800cbf0 <MOT_goSla>
						uc_SlaCnt++;
 8013af2:	4b0a      	ldr	r3, [pc, #40]	; (8013b1c <MAP_moveNextBlock_acc+0x714>)
 8013af4:	781b      	ldrb	r3, [r3, #0]
 8013af6:	3301      	adds	r3, #1
 8013af8:	b2da      	uxtb	r2, r3
 8013afa:	4b08      	ldr	r3, [pc, #32]	; (8013b1c <MAP_moveNextBlock_acc+0x714>)
 8013afc:	701a      	strb	r2, [r3, #0]
		break;
 8013afe:	e24e      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>
 8013b00:	e24d      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>
 8013b02:	bf00      	nop
 8013b04:	200002ad 	.word	0x200002ad
 8013b08:	2000e74c 	.word	0x2000e74c
 8013b0c:	2000e750 	.word	0x2000e750
 8013b10:	2000e749 	.word	0x2000e749
 8013b14:	2000e753 	.word	0x2000e753
 8013b18:	20000854 	.word	0x20000854
 8013b1c:	200002d6 	.word	0x200002d6
 8013b20:	3e6b851f 	.word	0x3e6b851f
 8013b24:	00000000 	.word	0x00000000

		/*  */
	case SOUTH:
//		LED = LED_ALL_ON;
		MOT_goBlock_FinSpeed(0.5, 0);			// 
 8013b28:	ed5f 0a02 	vldr	s1, [pc, #-8]	; 8013b24 <MAP_moveNextBlock_acc+0x71c>
 8013b2c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8013b30:	f7f8 fa6e 	bl	800c010 <MOT_goBlock_FinSpeed>
		if(wall_hit_flag == 0){
 8013b34:	4b86      	ldr	r3, [pc, #536]	; (8013d50 <MAP_moveNextBlock_acc+0x948>)
 8013b36:	781b      	ldrb	r3, [r3, #0]
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d15a      	bne.n	8013bf2 <MAP_moveNextBlock_acc+0x7ea>
			MOT_turn(MOT_R180);									// 180
 8013b3c:	2002      	movs	r0, #2
 8013b3e:	f7f8 fbcf 	bl	800c2e0 <MOT_turn>
			uc_SlaCnt = 0;
 8013b42:	4b84      	ldr	r3, [pc, #528]	; (8013d54 <MAP_moveNextBlock_acc+0x94c>)
 8013b44:	2200      	movs	r2, #0
 8013b46:	701a      	strb	r2, [r3, #0]

			/*  */
			if (((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013b48:	4b83      	ldr	r3, [pc, #524]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013b4a:	781b      	ldrb	r3, [r3, #0]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d10e      	bne.n	8013b6e <MAP_moveNextBlock_acc+0x766>
 8013b50:	4b82      	ldr	r3, [pc, #520]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013b52:	781b      	ldrb	r3, [r3, #0]
 8013b54:	4618      	mov	r0, r3
 8013b56:	4b82      	ldr	r3, [pc, #520]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013b58:	781b      	ldrb	r3, [r3, #0]
 8013b5a:	4619      	mov	r1, r3
 8013b5c:	4a81      	ldr	r2, [pc, #516]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013b5e:	0143      	lsls	r3, r0, #5
 8013b60:	4413      	add	r3, r2
 8013b62:	440b      	add	r3, r1
 8013b64:	781b      	ldrb	r3, [r3, #0]
 8013b66:	f003 0301 	and.w	r3, r3, #1
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d138      	bne.n	8013be0 <MAP_moveNextBlock_acc+0x7d8>
				((en_Head == EAST) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013b6e:	4b7a      	ldr	r3, [pc, #488]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013b70:	781b      	ldrb	r3, [r3, #0]
			if (((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013b72:	2b01      	cmp	r3, #1
 8013b74:	d10e      	bne.n	8013b94 <MAP_moveNextBlock_acc+0x78c>
				((en_Head == EAST) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013b76:	4b79      	ldr	r3, [pc, #484]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013b78:	781b      	ldrb	r3, [r3, #0]
 8013b7a:	4618      	mov	r0, r3
 8013b7c:	4b78      	ldr	r3, [pc, #480]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013b7e:	781b      	ldrb	r3, [r3, #0]
 8013b80:	4619      	mov	r1, r3
 8013b82:	4a78      	ldr	r2, [pc, #480]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013b84:	0143      	lsls	r3, r0, #5
 8013b86:	4413      	add	r3, r2
 8013b88:	440b      	add	r3, r1
 8013b8a:	781b      	ldrb	r3, [r3, #0]
 8013b8c:	f003 0302 	and.w	r3, r3, #2
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d125      	bne.n	8013be0 <MAP_moveNextBlock_acc+0x7d8>
				((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013b94:	4b70      	ldr	r3, [pc, #448]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013b96:	781b      	ldrb	r3, [r3, #0]
				((en_Head == EAST) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013b98:	2b02      	cmp	r3, #2
 8013b9a:	d10e      	bne.n	8013bba <MAP_moveNextBlock_acc+0x7b2>
				((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013b9c:	4b6f      	ldr	r3, [pc, #444]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013b9e:	781b      	ldrb	r3, [r3, #0]
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	4b6f      	ldr	r3, [pc, #444]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013ba4:	781b      	ldrb	r3, [r3, #0]
 8013ba6:	4619      	mov	r1, r3
 8013ba8:	4a6e      	ldr	r2, [pc, #440]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013baa:	0143      	lsls	r3, r0, #5
 8013bac:	4413      	add	r3, r2
 8013bae:	440b      	add	r3, r1
 8013bb0:	781b      	ldrb	r3, [r3, #0]
 8013bb2:	f003 0304 	and.w	r3, r3, #4
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d112      	bne.n	8013be0 <MAP_moveNextBlock_acc+0x7d8>
				((en_Head == WEST) && ((g_sysMap[my][mx] & 0x08) != 0)) 			// 
 8013bba:	4b67      	ldr	r3, [pc, #412]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013bbc:	781b      	ldrb	r3, [r3, #0]
				((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013bbe:	2b03      	cmp	r3, #3
 8013bc0:	d113      	bne.n	8013bea <MAP_moveNextBlock_acc+0x7e2>
				((en_Head == WEST) && ((g_sysMap[my][mx] & 0x08) != 0)) 			// 
 8013bc2:	4b66      	ldr	r3, [pc, #408]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013bc4:	781b      	ldrb	r3, [r3, #0]
 8013bc6:	4618      	mov	r0, r3
 8013bc8:	4b65      	ldr	r3, [pc, #404]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013bca:	781b      	ldrb	r3, [r3, #0]
 8013bcc:	4619      	mov	r1, r3
 8013bce:	4a65      	ldr	r2, [pc, #404]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013bd0:	0143      	lsls	r3, r0, #5
 8013bd2:	4413      	add	r3, r2
 8013bd4:	440b      	add	r3, r1
 8013bd6:	781b      	ldrb	r3, [r3, #0]
 8013bd8:	f003 0308 	and.w	r3, r3, #8
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d004      	beq.n	8013bea <MAP_moveNextBlock_acc+0x7e2>
				) {
				MOT_goHitBackWall();					// 
 8013be0:	f7f8 ffb4 	bl	800cb4c <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;	// []
 8013be4:	4b60      	ldr	r3, [pc, #384]	; (8013d68 <MAP_moveNextBlock_acc+0x960>)
 8013be6:	4a61      	ldr	r2, [pc, #388]	; (8013d6c <MAP_moveNextBlock_acc+0x964>)
 8013be8:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// 
 8013bea:	683b      	ldr	r3, [r7, #0]
 8013bec:	2201      	movs	r2, #1
 8013bee:	701a      	strb	r2, [r3, #0]
				}
				
				*p_type = TRUE;								// 
			}
		}
		break;
 8013bf0:	e1d5      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>
			uc_SlaCnt = 0;
 8013bf2:	4b58      	ldr	r3, [pc, #352]	; (8013d54 <MAP_moveNextBlock_acc+0x94c>)
 8013bf4:	2200      	movs	r2, #0
 8013bf6:	701a      	strb	r2, [r3, #0]
			if (((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013bf8:	4b57      	ldr	r3, [pc, #348]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013bfa:	781b      	ldrb	r3, [r3, #0]
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d10e      	bne.n	8013c1e <MAP_moveNextBlock_acc+0x816>
 8013c00:	4b56      	ldr	r3, [pc, #344]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013c02:	781b      	ldrb	r3, [r3, #0]
 8013c04:	4618      	mov	r0, r3
 8013c06:	4b56      	ldr	r3, [pc, #344]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013c08:	781b      	ldrb	r3, [r3, #0]
 8013c0a:	4619      	mov	r1, r3
 8013c0c:	4a55      	ldr	r2, [pc, #340]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013c0e:	0143      	lsls	r3, r0, #5
 8013c10:	4413      	add	r3, r2
 8013c12:	440b      	add	r3, r1
 8013c14:	781b      	ldrb	r3, [r3, #0]
 8013c16:	f003 0301 	and.w	r3, r3, #1
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d13a      	bne.n	8013c94 <MAP_moveNextBlock_acc+0x88c>
				((en_Head == EAST) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013c1e:	4b4e      	ldr	r3, [pc, #312]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013c20:	781b      	ldrb	r3, [r3, #0]
			if (((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013c22:	2b01      	cmp	r3, #1
 8013c24:	d10e      	bne.n	8013c44 <MAP_moveNextBlock_acc+0x83c>
				((en_Head == EAST) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013c26:	4b4d      	ldr	r3, [pc, #308]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013c28:	781b      	ldrb	r3, [r3, #0]
 8013c2a:	4618      	mov	r0, r3
 8013c2c:	4b4c      	ldr	r3, [pc, #304]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013c2e:	781b      	ldrb	r3, [r3, #0]
 8013c30:	4619      	mov	r1, r3
 8013c32:	4a4c      	ldr	r2, [pc, #304]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013c34:	0143      	lsls	r3, r0, #5
 8013c36:	4413      	add	r3, r2
 8013c38:	440b      	add	r3, r1
 8013c3a:	781b      	ldrb	r3, [r3, #0]
 8013c3c:	f003 0302 	and.w	r3, r3, #2
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d127      	bne.n	8013c94 <MAP_moveNextBlock_acc+0x88c>
				((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013c44:	4b44      	ldr	r3, [pc, #272]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013c46:	781b      	ldrb	r3, [r3, #0]
				((en_Head == EAST) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013c48:	2b02      	cmp	r3, #2
 8013c4a:	d10e      	bne.n	8013c6a <MAP_moveNextBlock_acc+0x862>
				((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013c4c:	4b43      	ldr	r3, [pc, #268]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013c4e:	781b      	ldrb	r3, [r3, #0]
 8013c50:	4618      	mov	r0, r3
 8013c52:	4b43      	ldr	r3, [pc, #268]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013c54:	781b      	ldrb	r3, [r3, #0]
 8013c56:	4619      	mov	r1, r3
 8013c58:	4a42      	ldr	r2, [pc, #264]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013c5a:	0143      	lsls	r3, r0, #5
 8013c5c:	4413      	add	r3, r2
 8013c5e:	440b      	add	r3, r1
 8013c60:	781b      	ldrb	r3, [r3, #0]
 8013c62:	f003 0304 	and.w	r3, r3, #4
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d114      	bne.n	8013c94 <MAP_moveNextBlock_acc+0x88c>
				((en_Head == WEST) && ((g_sysMap[my][mx] & 0x08) != 0)) 			// 
 8013c6a:	4b3b      	ldr	r3, [pc, #236]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013c6c:	781b      	ldrb	r3, [r3, #0]
				((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013c6e:	2b03      	cmp	r3, #3
 8013c70:	f040 80dd 	bne.w	8013e2e <MAP_moveNextBlock_acc+0xa26>
				((en_Head == WEST) && ((g_sysMap[my][mx] & 0x08) != 0)) 			// 
 8013c74:	4b39      	ldr	r3, [pc, #228]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	4618      	mov	r0, r3
 8013c7a:	4b39      	ldr	r3, [pc, #228]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013c7c:	781b      	ldrb	r3, [r3, #0]
 8013c7e:	4619      	mov	r1, r3
 8013c80:	4a38      	ldr	r2, [pc, #224]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013c82:	0143      	lsls	r3, r0, #5
 8013c84:	4413      	add	r3, r2
 8013c86:	440b      	add	r3, r1
 8013c88:	781b      	ldrb	r3, [r3, #0]
 8013c8a:	f003 0308 	and.w	r3, r3, #8
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	f000 80cd 	beq.w	8013e2e <MAP_moveNextBlock_acc+0xa26>
					LL_mDelay(100);
 8013c94:	2064      	movs	r0, #100	; 0x64
 8013c96:	f002 fbdf 	bl	8016458 <LL_mDelay>
					DIST_Front_Wall_correction();
 8013c9a:	f7f9 fcc1 	bl	800d620 <DIST_Front_Wall_correction>
					if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013c9e:	4b2e      	ldr	r3, [pc, #184]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013ca0:	781b      	ldrb	r3, [r3, #0]
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d10e      	bne.n	8013cc4 <MAP_moveNextBlock_acc+0x8bc>
 8013ca6:	4b2d      	ldr	r3, [pc, #180]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013ca8:	781b      	ldrb	r3, [r3, #0]
 8013caa:	4618      	mov	r0, r3
 8013cac:	4b2c      	ldr	r3, [pc, #176]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013cae:	781b      	ldrb	r3, [r3, #0]
 8013cb0:	4619      	mov	r1, r3
 8013cb2:	4a2c      	ldr	r2, [pc, #176]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013cb4:	0143      	lsls	r3, r0, #5
 8013cb6:	4413      	add	r3, r2
 8013cb8:	440b      	add	r3, r1
 8013cba:	781b      	ldrb	r3, [r3, #0]
 8013cbc:	f003 0302 	and.w	r3, r3, #2
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	d138      	bne.n	8013d36 <MAP_moveNextBlock_acc+0x92e>
						((en_Head == EAST) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013cc4:	4b24      	ldr	r3, [pc, #144]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013cc6:	781b      	ldrb	r3, [r3, #0]
					if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013cc8:	2b01      	cmp	r3, #1
 8013cca:	d10e      	bne.n	8013cea <MAP_moveNextBlock_acc+0x8e2>
						((en_Head == EAST) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013ccc:	4b23      	ldr	r3, [pc, #140]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013cce:	781b      	ldrb	r3, [r3, #0]
 8013cd0:	4618      	mov	r0, r3
 8013cd2:	4b23      	ldr	r3, [pc, #140]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013cd4:	781b      	ldrb	r3, [r3, #0]
 8013cd6:	4619      	mov	r1, r3
 8013cd8:	4a22      	ldr	r2, [pc, #136]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013cda:	0143      	lsls	r3, r0, #5
 8013cdc:	4413      	add	r3, r2
 8013cde:	440b      	add	r3, r1
 8013ce0:	781b      	ldrb	r3, [r3, #0]
 8013ce2:	f003 0304 	and.w	r3, r3, #4
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d125      	bne.n	8013d36 <MAP_moveNextBlock_acc+0x92e>
						((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013cea:	4b1b      	ldr	r3, [pc, #108]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013cec:	781b      	ldrb	r3, [r3, #0]
						((en_Head == EAST) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013cee:	2b02      	cmp	r3, #2
 8013cf0:	d10e      	bne.n	8013d10 <MAP_moveNextBlock_acc+0x908>
						((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013cf2:	4b1a      	ldr	r3, [pc, #104]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013cf4:	781b      	ldrb	r3, [r3, #0]
 8013cf6:	4618      	mov	r0, r3
 8013cf8:	4b19      	ldr	r3, [pc, #100]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013cfa:	781b      	ldrb	r3, [r3, #0]
 8013cfc:	4619      	mov	r1, r3
 8013cfe:	4a19      	ldr	r2, [pc, #100]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013d00:	0143      	lsls	r3, r0, #5
 8013d02:	4413      	add	r3, r2
 8013d04:	440b      	add	r3, r1
 8013d06:	781b      	ldrb	r3, [r3, #0]
 8013d08:	f003 0308 	and.w	r3, r3, #8
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d112      	bne.n	8013d36 <MAP_moveNextBlock_acc+0x92e>
						((en_Head == WEST) && ((g_sysMap[my][mx] & 0x01) != 0)) 			// 
 8013d10:	4b11      	ldr	r3, [pc, #68]	; (8013d58 <MAP_moveNextBlock_acc+0x950>)
 8013d12:	781b      	ldrb	r3, [r3, #0]
						((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013d14:	2b03      	cmp	r3, #3
 8013d16:	d12b      	bne.n	8013d70 <MAP_moveNextBlock_acc+0x968>
						((en_Head == WEST) && ((g_sysMap[my][mx] & 0x01) != 0)) 			// 
 8013d18:	4b10      	ldr	r3, [pc, #64]	; (8013d5c <MAP_moveNextBlock_acc+0x954>)
 8013d1a:	781b      	ldrb	r3, [r3, #0]
 8013d1c:	4618      	mov	r0, r3
 8013d1e:	4b10      	ldr	r3, [pc, #64]	; (8013d60 <MAP_moveNextBlock_acc+0x958>)
 8013d20:	781b      	ldrb	r3, [r3, #0]
 8013d22:	4619      	mov	r1, r3
 8013d24:	4a0f      	ldr	r2, [pc, #60]	; (8013d64 <MAP_moveNextBlock_acc+0x95c>)
 8013d26:	0143      	lsls	r3, r0, #5
 8013d28:	4413      	add	r3, r2
 8013d2a:	440b      	add	r3, r1
 8013d2c:	781b      	ldrb	r3, [r3, #0]
 8013d2e:	f003 0301 	and.w	r3, r3, #1
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d01c      	beq.n	8013d70 <MAP_moveNextBlock_acc+0x968>
						MOT_turn(MOT_R90);									// 90
 8013d36:	2000      	movs	r0, #0
 8013d38:	f7f8 fad2 	bl	800c2e0 <MOT_turn>
						LL_mDelay(100);
 8013d3c:	2064      	movs	r0, #100	; 0x64
 8013d3e:	f002 fb8b 	bl	8016458 <LL_mDelay>
						DIST_Front_Wall_correction();
 8013d42:	f7f9 fc6d 	bl	800d620 <DIST_Front_Wall_correction>
						MOT_turn(MOT_R90);									// 90
 8013d46:	2000      	movs	r0, #0
 8013d48:	f7f8 faca 	bl	800c2e0 <MOT_turn>
 8013d4c:	e06b      	b.n	8013e26 <MAP_moveNextBlock_acc+0xa1e>
 8013d4e:	bf00      	nop
 8013d50:	200002ad 	.word	0x200002ad
 8013d54:	200002d6 	.word	0x200002d6
 8013d58:	2000e750 	.word	0x2000e750
 8013d5c:	2000e749 	.word	0x2000e749
 8013d60:	2000e753 	.word	0x2000e753
 8013d64:	20000854 	.word	0x20000854
 8013d68:	2000e74c 	.word	0x2000e74c
 8013d6c:	3e6b851f 	.word	0x3e6b851f
					}else if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013d70:	4b92      	ldr	r3, [pc, #584]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013d72:	781b      	ldrb	r3, [r3, #0]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d10e      	bne.n	8013d96 <MAP_moveNextBlock_acc+0x98e>
 8013d78:	4b91      	ldr	r3, [pc, #580]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013d7a:	781b      	ldrb	r3, [r3, #0]
 8013d7c:	4618      	mov	r0, r3
 8013d7e:	4b91      	ldr	r3, [pc, #580]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013d80:	781b      	ldrb	r3, [r3, #0]
 8013d82:	4619      	mov	r1, r3
 8013d84:	4a90      	ldr	r2, [pc, #576]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013d86:	0143      	lsls	r3, r0, #5
 8013d88:	4413      	add	r3, r2
 8013d8a:	440b      	add	r3, r1
 8013d8c:	781b      	ldrb	r3, [r3, #0]
 8013d8e:	f003 0308 	and.w	r3, r3, #8
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d138      	bne.n	8013e08 <MAP_moveNextBlock_acc+0xa00>
						((en_Head == EAST) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013d96:	4b89      	ldr	r3, [pc, #548]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013d98:	781b      	ldrb	r3, [r3, #0]
					}else if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013d9a:	2b01      	cmp	r3, #1
 8013d9c:	d10e      	bne.n	8013dbc <MAP_moveNextBlock_acc+0x9b4>
						((en_Head == EAST) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013d9e:	4b88      	ldr	r3, [pc, #544]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013da0:	781b      	ldrb	r3, [r3, #0]
 8013da2:	4618      	mov	r0, r3
 8013da4:	4b87      	ldr	r3, [pc, #540]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013da6:	781b      	ldrb	r3, [r3, #0]
 8013da8:	4619      	mov	r1, r3
 8013daa:	4a87      	ldr	r2, [pc, #540]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013dac:	0143      	lsls	r3, r0, #5
 8013dae:	4413      	add	r3, r2
 8013db0:	440b      	add	r3, r1
 8013db2:	781b      	ldrb	r3, [r3, #0]
 8013db4:	f003 0301 	and.w	r3, r3, #1
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d125      	bne.n	8013e08 <MAP_moveNextBlock_acc+0xa00>
						((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013dbc:	4b7f      	ldr	r3, [pc, #508]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013dbe:	781b      	ldrb	r3, [r3, #0]
						((en_Head == EAST) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013dc0:	2b02      	cmp	r3, #2
 8013dc2:	d10e      	bne.n	8013de2 <MAP_moveNextBlock_acc+0x9da>
						((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013dc4:	4b7e      	ldr	r3, [pc, #504]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013dc6:	781b      	ldrb	r3, [r3, #0]
 8013dc8:	4618      	mov	r0, r3
 8013dca:	4b7e      	ldr	r3, [pc, #504]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013dcc:	781b      	ldrb	r3, [r3, #0]
 8013dce:	4619      	mov	r1, r3
 8013dd0:	4a7d      	ldr	r2, [pc, #500]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013dd2:	0143      	lsls	r3, r0, #5
 8013dd4:	4413      	add	r3, r2
 8013dd6:	440b      	add	r3, r1
 8013dd8:	781b      	ldrb	r3, [r3, #0]
 8013dda:	f003 0302 	and.w	r3, r3, #2
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d112      	bne.n	8013e08 <MAP_moveNextBlock_acc+0xa00>
						((en_Head == WEST) && ((g_sysMap[my][mx] & 0x04) != 0)) 			// 
 8013de2:	4b76      	ldr	r3, [pc, #472]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013de4:	781b      	ldrb	r3, [r3, #0]
						((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013de6:	2b03      	cmp	r3, #3
 8013de8:	d11a      	bne.n	8013e20 <MAP_moveNextBlock_acc+0xa18>
						((en_Head == WEST) && ((g_sysMap[my][mx] & 0x04) != 0)) 			// 
 8013dea:	4b75      	ldr	r3, [pc, #468]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013dec:	781b      	ldrb	r3, [r3, #0]
 8013dee:	4618      	mov	r0, r3
 8013df0:	4b74      	ldr	r3, [pc, #464]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013df2:	781b      	ldrb	r3, [r3, #0]
 8013df4:	4619      	mov	r1, r3
 8013df6:	4a74      	ldr	r2, [pc, #464]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013df8:	0143      	lsls	r3, r0, #5
 8013dfa:	4413      	add	r3, r2
 8013dfc:	440b      	add	r3, r1
 8013dfe:	781b      	ldrb	r3, [r3, #0]
 8013e00:	f003 0304 	and.w	r3, r3, #4
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d00b      	beq.n	8013e20 <MAP_moveNextBlock_acc+0xa18>
						MOT_turn(MOT_L90);									// 90
 8013e08:	2001      	movs	r0, #1
 8013e0a:	f7f8 fa69 	bl	800c2e0 <MOT_turn>
						LL_mDelay(100);
 8013e0e:	2064      	movs	r0, #100	; 0x64
 8013e10:	f002 fb22 	bl	8016458 <LL_mDelay>
						DIST_Front_Wall_correction();
 8013e14:	f7f9 fc04 	bl	800d620 <DIST_Front_Wall_correction>
						MOT_turn(MOT_L90);									// 90
 8013e18:	2001      	movs	r0, #1
 8013e1a:	f7f8 fa61 	bl	800c2e0 <MOT_turn>
 8013e1e:	e002      	b.n	8013e26 <MAP_moveNextBlock_acc+0xa1e>
						MOT_turn(MOT_R180);
 8013e20:	2002      	movs	r0, #2
 8013e22:	f7f8 fa5d 	bl	800c2e0 <MOT_turn>
					*p_type = TRUE;								// 
 8013e26:	683b      	ldr	r3, [r7, #0]
 8013e28:	2201      	movs	r2, #1
 8013e2a:	701a      	strb	r2, [r3, #0]
		break;
 8013e2c:	e0b7      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>
				if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013e2e:	4b63      	ldr	r3, [pc, #396]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013e30:	781b      	ldrb	r3, [r3, #0]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d10e      	bne.n	8013e54 <MAP_moveNextBlock_acc+0xa4c>
 8013e36:	4b62      	ldr	r3, [pc, #392]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013e38:	781b      	ldrb	r3, [r3, #0]
 8013e3a:	4618      	mov	r0, r3
 8013e3c:	4b61      	ldr	r3, [pc, #388]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013e3e:	781b      	ldrb	r3, [r3, #0]
 8013e40:	4619      	mov	r1, r3
 8013e42:	4a61      	ldr	r2, [pc, #388]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013e44:	0143      	lsls	r3, r0, #5
 8013e46:	4413      	add	r3, r2
 8013e48:	440b      	add	r3, r1
 8013e4a:	781b      	ldrb	r3, [r3, #0]
 8013e4c:	f003 0302 	and.w	r3, r3, #2
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d138      	bne.n	8013ec6 <MAP_moveNextBlock_acc+0xabe>
					((en_Head == EAST) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013e54:	4b59      	ldr	r3, [pc, #356]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013e56:	781b      	ldrb	r3, [r3, #0]
				if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013e58:	2b01      	cmp	r3, #1
 8013e5a:	d10e      	bne.n	8013e7a <MAP_moveNextBlock_acc+0xa72>
					((en_Head == EAST) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013e5c:	4b58      	ldr	r3, [pc, #352]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013e5e:	781b      	ldrb	r3, [r3, #0]
 8013e60:	4618      	mov	r0, r3
 8013e62:	4b58      	ldr	r3, [pc, #352]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013e64:	781b      	ldrb	r3, [r3, #0]
 8013e66:	4619      	mov	r1, r3
 8013e68:	4a57      	ldr	r2, [pc, #348]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013e6a:	0143      	lsls	r3, r0, #5
 8013e6c:	4413      	add	r3, r2
 8013e6e:	440b      	add	r3, r1
 8013e70:	781b      	ldrb	r3, [r3, #0]
 8013e72:	f003 0304 	and.w	r3, r3, #4
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d125      	bne.n	8013ec6 <MAP_moveNextBlock_acc+0xabe>
					((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013e7a:	4b50      	ldr	r3, [pc, #320]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013e7c:	781b      	ldrb	r3, [r3, #0]
					((en_Head == EAST) && ((g_sysMap[my][mx] & 0x04) != 0)) ||		// 
 8013e7e:	2b02      	cmp	r3, #2
 8013e80:	d10e      	bne.n	8013ea0 <MAP_moveNextBlock_acc+0xa98>
					((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013e82:	4b4f      	ldr	r3, [pc, #316]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013e84:	781b      	ldrb	r3, [r3, #0]
 8013e86:	4618      	mov	r0, r3
 8013e88:	4b4e      	ldr	r3, [pc, #312]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013e8a:	781b      	ldrb	r3, [r3, #0]
 8013e8c:	4619      	mov	r1, r3
 8013e8e:	4a4e      	ldr	r2, [pc, #312]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013e90:	0143      	lsls	r3, r0, #5
 8013e92:	4413      	add	r3, r2
 8013e94:	440b      	add	r3, r1
 8013e96:	781b      	ldrb	r3, [r3, #0]
 8013e98:	f003 0308 	and.w	r3, r3, #8
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d112      	bne.n	8013ec6 <MAP_moveNextBlock_acc+0xabe>
					((en_Head == WEST) && ((g_sysMap[my][mx] & 0x01) != 0)) 			// 
 8013ea0:	4b46      	ldr	r3, [pc, #280]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013ea2:	781b      	ldrb	r3, [r3, #0]
					((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013ea4:	2b03      	cmp	r3, #3
 8013ea6:	d11a      	bne.n	8013ede <MAP_moveNextBlock_acc+0xad6>
					((en_Head == WEST) && ((g_sysMap[my][mx] & 0x01) != 0)) 			// 
 8013ea8:	4b45      	ldr	r3, [pc, #276]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013eaa:	781b      	ldrb	r3, [r3, #0]
 8013eac:	4618      	mov	r0, r3
 8013eae:	4b45      	ldr	r3, [pc, #276]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013eb0:	781b      	ldrb	r3, [r3, #0]
 8013eb2:	4619      	mov	r1, r3
 8013eb4:	4a44      	ldr	r2, [pc, #272]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013eb6:	0143      	lsls	r3, r0, #5
 8013eb8:	4413      	add	r3, r2
 8013eba:	440b      	add	r3, r1
 8013ebc:	781b      	ldrb	r3, [r3, #0]
 8013ebe:	f003 0301 	and.w	r3, r3, #1
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	d00b      	beq.n	8013ede <MAP_moveNextBlock_acc+0xad6>
					MOT_turn(MOT_R90);									// 90
 8013ec6:	2000      	movs	r0, #0
 8013ec8:	f7f8 fa0a 	bl	800c2e0 <MOT_turn>
					LL_mDelay(100);
 8013ecc:	2064      	movs	r0, #100	; 0x64
 8013ece:	f002 fac3 	bl	8016458 <LL_mDelay>
					DIST_Front_Wall_correction();
 8013ed2:	f7f9 fba5 	bl	800d620 <DIST_Front_Wall_correction>
					MOT_turn(MOT_R90);									// 90
 8013ed6:	2000      	movs	r0, #0
 8013ed8:	f7f8 fa02 	bl	800c2e0 <MOT_turn>
 8013edc:	e05a      	b.n	8013f94 <MAP_moveNextBlock_acc+0xb8c>
				}else if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013ede:	4b37      	ldr	r3, [pc, #220]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013ee0:	781b      	ldrb	r3, [r3, #0]
 8013ee2:	2b00      	cmp	r3, #0
 8013ee4:	d10e      	bne.n	8013f04 <MAP_moveNextBlock_acc+0xafc>
 8013ee6:	4b36      	ldr	r3, [pc, #216]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013ee8:	781b      	ldrb	r3, [r3, #0]
 8013eea:	4618      	mov	r0, r3
 8013eec:	4b35      	ldr	r3, [pc, #212]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013eee:	781b      	ldrb	r3, [r3, #0]
 8013ef0:	4619      	mov	r1, r3
 8013ef2:	4a35      	ldr	r2, [pc, #212]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013ef4:	0143      	lsls	r3, r0, #5
 8013ef6:	4413      	add	r3, r2
 8013ef8:	440b      	add	r3, r1
 8013efa:	781b      	ldrb	r3, [r3, #0]
 8013efc:	f003 0308 	and.w	r3, r3, #8
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d138      	bne.n	8013f76 <MAP_moveNextBlock_acc+0xb6e>
					((en_Head == EAST) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013f04:	4b2d      	ldr	r3, [pc, #180]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013f06:	781b      	ldrb	r3, [r3, #0]
				}else if(((en_Head == NORTH) && ((g_sysMap[my][mx] & 0x08) != 0)) ||		// 
 8013f08:	2b01      	cmp	r3, #1
 8013f0a:	d10e      	bne.n	8013f2a <MAP_moveNextBlock_acc+0xb22>
					((en_Head == EAST) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013f0c:	4b2c      	ldr	r3, [pc, #176]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013f0e:	781b      	ldrb	r3, [r3, #0]
 8013f10:	4618      	mov	r0, r3
 8013f12:	4b2c      	ldr	r3, [pc, #176]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013f14:	781b      	ldrb	r3, [r3, #0]
 8013f16:	4619      	mov	r1, r3
 8013f18:	4a2b      	ldr	r2, [pc, #172]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013f1a:	0143      	lsls	r3, r0, #5
 8013f1c:	4413      	add	r3, r2
 8013f1e:	440b      	add	r3, r1
 8013f20:	781b      	ldrb	r3, [r3, #0]
 8013f22:	f003 0301 	and.w	r3, r3, #1
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d125      	bne.n	8013f76 <MAP_moveNextBlock_acc+0xb6e>
					((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013f2a:	4b24      	ldr	r3, [pc, #144]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013f2c:	781b      	ldrb	r3, [r3, #0]
					((en_Head == EAST) && ((g_sysMap[my][mx] & 0x01) != 0)) ||		// 
 8013f2e:	2b02      	cmp	r3, #2
 8013f30:	d10e      	bne.n	8013f50 <MAP_moveNextBlock_acc+0xb48>
					((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013f32:	4b23      	ldr	r3, [pc, #140]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013f34:	781b      	ldrb	r3, [r3, #0]
 8013f36:	4618      	mov	r0, r3
 8013f38:	4b22      	ldr	r3, [pc, #136]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013f3a:	781b      	ldrb	r3, [r3, #0]
 8013f3c:	4619      	mov	r1, r3
 8013f3e:	4a22      	ldr	r2, [pc, #136]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013f40:	0143      	lsls	r3, r0, #5
 8013f42:	4413      	add	r3, r2
 8013f44:	440b      	add	r3, r1
 8013f46:	781b      	ldrb	r3, [r3, #0]
 8013f48:	f003 0302 	and.w	r3, r3, #2
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d112      	bne.n	8013f76 <MAP_moveNextBlock_acc+0xb6e>
					((en_Head == WEST) && ((g_sysMap[my][mx] & 0x04) != 0)) 			// 
 8013f50:	4b1a      	ldr	r3, [pc, #104]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013f52:	781b      	ldrb	r3, [r3, #0]
					((en_Head == SOUTH) && ((g_sysMap[my][mx] & 0x02) != 0)) ||		// 
 8013f54:	2b03      	cmp	r3, #3
 8013f56:	d11a      	bne.n	8013f8e <MAP_moveNextBlock_acc+0xb86>
					((en_Head == WEST) && ((g_sysMap[my][mx] & 0x04) != 0)) 			// 
 8013f58:	4b19      	ldr	r3, [pc, #100]	; (8013fc0 <MAP_moveNextBlock_acc+0xbb8>)
 8013f5a:	781b      	ldrb	r3, [r3, #0]
 8013f5c:	4618      	mov	r0, r3
 8013f5e:	4b19      	ldr	r3, [pc, #100]	; (8013fc4 <MAP_moveNextBlock_acc+0xbbc>)
 8013f60:	781b      	ldrb	r3, [r3, #0]
 8013f62:	4619      	mov	r1, r3
 8013f64:	4a18      	ldr	r2, [pc, #96]	; (8013fc8 <MAP_moveNextBlock_acc+0xbc0>)
 8013f66:	0143      	lsls	r3, r0, #5
 8013f68:	4413      	add	r3, r2
 8013f6a:	440b      	add	r3, r1
 8013f6c:	781b      	ldrb	r3, [r3, #0]
 8013f6e:	f003 0304 	and.w	r3, r3, #4
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d00b      	beq.n	8013f8e <MAP_moveNextBlock_acc+0xb86>
					MOT_turn(MOT_L90);									// 90
 8013f76:	2001      	movs	r0, #1
 8013f78:	f7f8 f9b2 	bl	800c2e0 <MOT_turn>
					LL_mDelay(100);
 8013f7c:	2064      	movs	r0, #100	; 0x64
 8013f7e:	f002 fa6b 	bl	8016458 <LL_mDelay>
					DIST_Front_Wall_correction();
 8013f82:	f7f9 fb4d 	bl	800d620 <DIST_Front_Wall_correction>
					MOT_turn(MOT_L90);									// 90
 8013f86:	2001      	movs	r0, #1
 8013f88:	f7f8 f9aa 	bl	800c2e0 <MOT_turn>
 8013f8c:	e002      	b.n	8013f94 <MAP_moveNextBlock_acc+0xb8c>
					MOT_turn(MOT_R180);
 8013f8e:	2002      	movs	r0, #2
 8013f90:	f7f8 f9a6 	bl	800c2e0 <MOT_turn>
				*p_type = TRUE;								// 
 8013f94:	683b      	ldr	r3, [r7, #0]
 8013f96:	2201      	movs	r2, #1
 8013f98:	701a      	strb	r2, [r3, #0]
		break;
 8013f9a:	e000      	b.n	8013f9e <MAP_moveNextBlock_acc+0xb96>

	default:
		break;
 8013f9c:	bf00      	nop
	}

	/*  */
//	en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
	en_Head = (enMAP_HEAD_DIR)(((uint8_t)en_Head + (uint8_t)en_head) & (MAP_HEAD_DIR_MAX - 1));
 8013f9e:	4b07      	ldr	r3, [pc, #28]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013fa0:	781a      	ldrb	r2, [r3, #0]
 8013fa2:	79fb      	ldrb	r3, [r7, #7]
 8013fa4:	4413      	add	r3, r2
 8013fa6:	b2db      	uxtb	r3, r3
 8013fa8:	f003 0303 	and.w	r3, r3, #3
 8013fac:	b2da      	uxtb	r2, r3
 8013fae:	4b03      	ldr	r3, [pc, #12]	; (8013fbc <MAP_moveNextBlock_acc+0xbb4>)
 8013fb0:	701a      	strb	r2, [r3, #0]
}
 8013fb2:	bf00      	nop
 8013fb4:	3708      	adds	r7, #8
 8013fb6:	46bd      	mov	sp, r7
 8013fb8:	bd80      	pop	{r7, pc}
 8013fba:	bf00      	nop
 8013fbc:	2000e750 	.word	0x2000e750
 8013fc0:	2000e749 	.word	0x2000e749
 8013fc4:	2000e753 	.word	0x2000e753
 8013fc8:	20000854 	.word	0x20000854

08013fcc <MAP_searchGoal>:
void MAP_searchGoal(
	uint8_t 			uc_trgX, 		///< [in] x
	uint8_t 			uc_trgY, 		///< [in] y 
	enMAP_ACT_MODE 	en_type, 		///< [in] 
	enSEARCH_MODE	en_search 		///< [in] 
){
 8013fcc:	b590      	push	{r4, r7, lr}
 8013fce:	b087      	sub	sp, #28
 8013fd0:	af02      	add	r7, sp, #8
 8013fd2:	4604      	mov	r4, r0
 8013fd4:	4608      	mov	r0, r1
 8013fd6:	4611      	mov	r1, r2
 8013fd8:	461a      	mov	r2, r3
 8013fda:	4623      	mov	r3, r4
 8013fdc:	71fb      	strb	r3, [r7, #7]
 8013fde:	4603      	mov	r3, r0
 8013fe0:	71bb      	strb	r3, [r7, #6]
 8013fe2:	460b      	mov	r3, r1
 8013fe4:	717b      	strb	r3, [r7, #5]
 8013fe6:	4613      	mov	r3, r2
 8013fe8:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 8013fea:	2300      	movs	r3, #0
 8013fec:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// FALSE: TURE:
 8013fee:	2301      	movs	r3, #1
 8013ff0:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	search_flag = TRUE;
 8013ff2:	4b95      	ldr	r3, [pc, #596]	; (8014248 <MAP_searchGoal+0x27c>)
 8013ff4:	2201      	movs	r2, #1
 8013ff6:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 8013ff8:	793b      	ldrb	r3, [r7, #4]
 8013ffa:	2b03      	cmp	r3, #3
 8013ffc:	d122      	bne.n	8014044 <MAP_searchGoal+0x78>
		uc_goalX = uc_trgX;
 8013ffe:	79fb      	ldrb	r3, [r7, #7]
 8014000:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 8014002:	79bb      	ldrb	r3, [r7, #6]
 8014004:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 8014006:	4b91      	ldr	r3, [pc, #580]	; (801424c <MAP_searchGoal+0x280>)
 8014008:	781b      	ldrb	r3, [r3, #0]
 801400a:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 801400c:	4b90      	ldr	r3, [pc, #576]	; (8014250 <MAP_searchGoal+0x284>)
 801400e:	781b      	ldrb	r3, [r3, #0]
 8014010:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 8014012:	797a      	ldrb	r2, [r7, #5]
 8014014:	79b9      	ldrb	r1, [r7, #6]
 8014016:	79fb      	ldrb	r3, [r7, #7]
 8014018:	4618      	mov	r0, r3
 801401a:	f7fd fee9 	bl	8011df0 <MAP_makeContourMap_queue>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 801401e:	4b8d      	ldr	r3, [pc, #564]	; (8014254 <MAP_searchGoal+0x288>)
 8014020:	781a      	ldrb	r2, [r3, #0]
 8014022:	7bfc      	ldrb	r4, [r7, #15]
 8014024:	7b79      	ldrb	r1, [r7, #13]
 8014026:	7bb8      	ldrb	r0, [r7, #14]
 8014028:	f107 0309 	add.w	r3, r7, #9
 801402c:	9301      	str	r3, [sp, #4]
 801402e:	7bfb      	ldrb	r3, [r7, #15]
 8014030:	9300      	str	r3, [sp, #0]
 8014032:	4623      	mov	r3, r4
 8014034:	f7fc ff16 	bl	8010e64 <MAP_searchCmdList>
		uc_trgX = Return_X;
 8014038:	4b87      	ldr	r3, [pc, #540]	; (8014258 <MAP_searchGoal+0x28c>)
 801403a:	781b      	ldrb	r3, [r3, #0]
 801403c:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 801403e:	4b87      	ldr	r3, [pc, #540]	; (801425c <MAP_searchGoal+0x290>)
 8014040:	781b      	ldrb	r3, [r3, #0]
 8014042:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// 

	MOT_setTrgtSpeed(SEARCH_SPEED);		// 
 8014044:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8014260 <MAP_searchGoal+0x294>
 8014048:	f7f8 fd5a 	bl	800cb00 <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 801404c:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8014264 <MAP_searchGoal+0x298>
 8014050:	f7f8 fd6c 	bl	800cb2c <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 8014054:	4b84      	ldr	r3, [pc, #528]	; (8014268 <MAP_searchGoal+0x29c>)
 8014056:	f04f 0200 	mov.w	r2, #0
 801405a:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 801405c:	4b83      	ldr	r3, [pc, #524]	; (801426c <MAP_searchGoal+0x2a0>)
 801405e:	2200      	movs	r2, #0
 8014060:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 8014062:	4b83      	ldr	r3, [pc, #524]	; (8014270 <MAP_searchGoal+0x2a4>)
 8014064:	781b      	ldrb	r3, [r3, #0]
 8014066:	79fa      	ldrb	r2, [r7, #7]
 8014068:	429a      	cmp	r2, r3
 801406a:	d107      	bne.n	801407c <MAP_searchGoal+0xb0>
 801406c:	4b81      	ldr	r3, [pc, #516]	; (8014274 <MAP_searchGoal+0x2a8>)
 801406e:	781b      	ldrb	r3, [r3, #0]
 8014070:	79ba      	ldrb	r2, [r7, #6]
 8014072:	429a      	cmp	r2, r3
 8014074:	d102      	bne.n	801407c <MAP_searchGoal+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 8014076:	4b7c      	ldr	r3, [pc, #496]	; (8014268 <MAP_searchGoal+0x29c>)
 8014078:	4a7f      	ldr	r2, [pc, #508]	; (8014278 <MAP_searchGoal+0x2ac>)
 801407a:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//
 801407c:	f7f4 fe46 	bl	8008d0c <log_flag_on>
	
	/*  */
	while(1){
		MAP_refMousePos( en_Head );								// 
 8014080:	4b74      	ldr	r3, [pc, #464]	; (8014254 <MAP_searchGoal+0x288>)
 8014082:	781b      	ldrb	r3, [r3, #0]
 8014084:	4618      	mov	r0, r3
 8014086:	f7fe fb8f 	bl	80127a8 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
		
		/*  */
		if( SEARCH_TURN == en_search ){
 801408a:	793b      	ldrb	r3, [r7, #4]
 801408c:	2b00      	cmp	r3, #0
 801408e:	d132      	bne.n	80140f6 <MAP_searchGoal+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 8014090:	797a      	ldrb	r2, [r7, #5]
 8014092:	79b9      	ldrb	r1, [r7, #6]
 8014094:	79fb      	ldrb	r3, [r7, #7]
 8014096:	4618      	mov	r0, r3
 8014098:	f7fd feaa 	bl	8011df0 <MAP_makeContourMap_queue>
			if( TRUE == bl_type ){
 801409c:	7abb      	ldrb	r3, [r7, #10]
 801409e:	2b00      	cmp	r3, #0
 80140a0:	d00c      	beq.n	80140bc <MAP_searchGoal+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 80140a2:	4b71      	ldr	r3, [pc, #452]	; (8014268 <MAP_searchGoal+0x29c>)
 80140a4:	edd3 7a00 	vldr	s15, [r3]
 80140a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80140ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80140b0:	eddf 0a6b 	vldr	s1, [pc, #428]	; 8014260 <MAP_searchGoal+0x294>
 80140b4:	eeb0 0a67 	vmov.f32	s0, s15
 80140b8:	f7f7 ffaa 	bl	800c010 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// 			 
 80140bc:	f7fd fd94 	bl	8011be8 <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP			 MAP
 80140c0:	f107 030b 	add.w	r3, r7, #11
 80140c4:	4619      	mov	r1, r3
 80140c6:	2000      	movs	r0, #0
 80140c8:	f7fe fa62 	bl	8012590 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 80140cc:	4b5f      	ldr	r3, [pc, #380]	; (801424c <MAP_searchGoal+0x280>)
 80140ce:	781b      	ldrb	r3, [r3, #0]
 80140d0:	79fa      	ldrb	r2, [r7, #7]
 80140d2:	429a      	cmp	r2, r3
 80140d4:	d107      	bne.n	80140e6 <MAP_searchGoal+0x11a>
 80140d6:	4b5e      	ldr	r3, [pc, #376]	; (8014250 <MAP_searchGoal+0x284>)
 80140d8:	781b      	ldrb	r3, [r3, #0]
 80140da:	79ba      	ldrb	r2, [r7, #6]
 80140dc:	429a      	cmp	r2, r3
 80140de:	d102      	bne.n	80140e6 <MAP_searchGoal+0x11a>
				MAP_actGoal();										// 
 80140e0:	f7fe feca 	bl	8012e78 <MAP_actGoal>
				break;
 80140e4:	e0a4      	b.n	8014230 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 			 
 80140e6:	7afb      	ldrb	r3, [r7, #11]
 80140e8:	f107 020a 	add.w	r2, r7, #10
 80140ec:	4611      	mov	r1, r2
 80140ee:	4618      	mov	r0, r3
 80140f0:	f7fe fb96 	bl	8012820 <MAP_moveNextBlock>
 80140f4:	e081      	b.n	80141fa <MAP_searchGoal+0x22e>
			}
		}
		/*  */
		else if( SEARCH_SURA == en_search ){
 80140f6:	793b      	ldrb	r3, [r7, #4]
 80140f8:	2b01      	cmp	r3, #1
 80140fa:	d132      	bne.n	8014162 <MAP_searchGoal+0x196>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 80140fc:	797a      	ldrb	r2, [r7, #5]
 80140fe:	79b9      	ldrb	r1, [r7, #6]
 8014100:	79fb      	ldrb	r3, [r7, #7]
 8014102:	4618      	mov	r0, r3
 8014104:	f7fd fe74 	bl	8011df0 <MAP_makeContourMap_queue>
			if( TRUE == bl_type ){
 8014108:	7abb      	ldrb	r3, [r7, #10]
 801410a:	2b00      	cmp	r3, #0
 801410c:	d00c      	beq.n	8014128 <MAP_searchGoal+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 801410e:	4b56      	ldr	r3, [pc, #344]	; (8014268 <MAP_searchGoal+0x29c>)
 8014110:	edd3 7a00 	vldr	s15, [r3]
 8014114:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8014118:	ee77 7a87 	vadd.f32	s15, s15, s14
 801411c:	eddf 0a50 	vldr	s1, [pc, #320]	; 8014260 <MAP_searchGoal+0x294>
 8014120:	eeb0 0a67 	vmov.f32	s0, s15
 8014124:	f7f7 ff74 	bl	800c010 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// 
 8014128:	f7fd fd5e 	bl	8011be8 <MAP_makeMapData>
			
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);				// MAP			 MAP
 801412c:	f107 030b 	add.w	r3, r7, #11
 8014130:	4619      	mov	r1, r3
 8014132:	2000      	movs	r0, #0
 8014134:	f7fe fa2c 	bl	8012590 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 8014138:	4b44      	ldr	r3, [pc, #272]	; (801424c <MAP_searchGoal+0x280>)
 801413a:	781b      	ldrb	r3, [r3, #0]
 801413c:	79fa      	ldrb	r2, [r7, #7]
 801413e:	429a      	cmp	r2, r3
 8014140:	d107      	bne.n	8014152 <MAP_searchGoal+0x186>
 8014142:	4b43      	ldr	r3, [pc, #268]	; (8014250 <MAP_searchGoal+0x284>)
 8014144:	781b      	ldrb	r3, [r3, #0]
 8014146:	79ba      	ldrb	r2, [r7, #6]
 8014148:	429a      	cmp	r2, r3
 801414a:	d102      	bne.n	8014152 <MAP_searchGoal+0x186>
				MAP_actGoal();										// 
 801414c:	f7fe fe94 	bl	8012e78 <MAP_actGoal>
				break;
 8014150:	e06e      	b.n	8014230 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE );	// 						 
 8014152:	7afb      	ldrb	r3, [r7, #11]
 8014154:	f107 010a 	add.w	r1, r7, #10
 8014158:	2200      	movs	r2, #0
 801415a:	4618      	mov	r0, r3
 801415c:	f7fe fc12 	bl	8012984 <MAP_moveNextBlock_Sura>
 8014160:	e04b      	b.n	80141fa <MAP_searchGoal+0x22e>
//				MAP_moveNextBlock_acc(en_head, &bl_type);
			}
		}
		/*  */
		else if (SEARCH_RETURN == en_search) {
 8014162:	793b      	ldrb	r3, [r7, #4]
 8014164:	2b03      	cmp	r3, #3
 8014166:	d148      	bne.n	80141fa <MAP_searchGoal+0x22e>
			
			if( TRUE == bl_type ){
 8014168:	7abb      	ldrb	r3, [r7, #10]
 801416a:	2b00      	cmp	r3, #0
 801416c:	d00c      	beq.n	8014188 <MAP_searchGoal+0x1bc>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 801416e:	4b3e      	ldr	r3, [pc, #248]	; (8014268 <MAP_searchGoal+0x29c>)
 8014170:	edd3 7a00 	vldr	s15, [r3]
 8014174:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8014178:	ee77 7a87 	vadd.f32	s15, s15, s14
 801417c:	eddf 0a38 	vldr	s1, [pc, #224]	; 8014260 <MAP_searchGoal+0x294>
 8014180:	eeb0 0a67 	vmov.f32	s0, s15
 8014184:	f7f7 ff44 	bl	800c010 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// 
 8014188:	f7fd fd2e 	bl	8011be8 <MAP_makeMapData>
						
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 801418c:	7b7a      	ldrb	r2, [r7, #13]
 801418e:	7bbb      	ldrb	r3, [r7, #14]
 8014190:	4611      	mov	r1, r2
 8014192:	4618      	mov	r0, r3
 8014194:	f7fe ff00 	bl	8012f98 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 8014198:	4b2e      	ldr	r3, [pc, #184]	; (8014254 <MAP_searchGoal+0x288>)
 801419a:	781a      	ldrb	r2, [r3, #0]
 801419c:	7bfc      	ldrb	r4, [r7, #15]
 801419e:	7b79      	ldrb	r1, [r7, #13]
 80141a0:	7bb8      	ldrb	r0, [r7, #14]
 80141a2:	f107 0309 	add.w	r3, r7, #9
 80141a6:	9301      	str	r3, [sp, #4]
 80141a8:	7bfb      	ldrb	r3, [r7, #15]
 80141aa:	9300      	str	r3, [sp, #0]
 80141ac:	4623      	mov	r3, r4
 80141ae:	f7fc fe59 	bl	8010e64 <MAP_searchCmdList>
			uc_trgX = Return_X;
 80141b2:	4b29      	ldr	r3, [pc, #164]	; (8014258 <MAP_searchGoal+0x28c>)
 80141b4:	781b      	ldrb	r3, [r3, #0]
 80141b6:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 80141b8:	4b28      	ldr	r3, [pc, #160]	; (801425c <MAP_searchGoal+0x290>)
 80141ba:	781b      	ldrb	r3, [r3, #0]
 80141bc:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 80141be:	797a      	ldrb	r2, [r7, #5]
 80141c0:	79b9      	ldrb	r1, [r7, #6]
 80141c2:	79fb      	ldrb	r3, [r7, #7]
 80141c4:	4618      	mov	r0, r3
 80141c6:	f7fd fe13 	bl	8011df0 <MAP_makeContourMap_queue>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 80141ca:	f107 030b 	add.w	r3, r7, #11
 80141ce:	4619      	mov	r1, r3
 80141d0:	2000      	movs	r0, #0
 80141d2:	f7fe f9dd 	bl	8012590 <MAP_calcMouseDir>
			/*  */
//			if ((us_cmap[my][mx] == 0)||((g_sysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 80141d6:	4b1d      	ldr	r3, [pc, #116]	; (801424c <MAP_searchGoal+0x280>)
 80141d8:	781b      	ldrb	r3, [r3, #0]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d106      	bne.n	80141ec <MAP_searchGoal+0x220>
 80141de:	4b1c      	ldr	r3, [pc, #112]	; (8014250 <MAP_searchGoal+0x284>)
 80141e0:	781b      	ldrb	r3, [r3, #0]
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d102      	bne.n	80141ec <MAP_searchGoal+0x220>
				MAP_actGoal();
 80141e6:	f7fe fe47 	bl	8012e78 <MAP_actGoal>
				break;
 80141ea:	e021      	b.n	8014230 <MAP_searchGoal+0x264>
			}
//			}
			else {
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE);	// 			 
 80141ec:	7afb      	ldrb	r3, [r7, #11]
 80141ee:	f107 010a 	add.w	r1, r7, #10
 80141f2:	2200      	movs	r2, #0
 80141f4:	4618      	mov	r0, r3
 80141f6:	f7fe fbc5 	bl	8012984 <MAP_moveNextBlock_Sura>
//			LED_count(uc_trgY);
		}

		
		/*  */
		if( SYS_isOutOfCtrl() == TRUE ){
 80141fa:	f7f4 f8db 	bl	80083b4 <SYS_isOutOfCtrl>
 80141fe:	4603      	mov	r3, r0
 8014200:	2b00      	cmp	r3, #0
 8014202:	f43f af3d 	beq.w	8014080 <MAP_searchGoal+0xb4>
			CTRL_stop();
 8014206:	f7f1 fabf 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 801420a:	2000      	movs	r0, #0
 801420c:	f7f4 f904 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8014210:	2001      	movs	r0, #1
 8014212:	f7f4 f901 	bl	8008418 <DCM_brakeMot>
			
			/*  */
			en_Head		= NORTH;
 8014216:	4b0f      	ldr	r3, [pc, #60]	; (8014254 <MAP_searchGoal+0x288>)
 8014218:	2200      	movs	r2, #0
 801421a:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 801421c:	4b0b      	ldr	r3, [pc, #44]	; (801424c <MAP_searchGoal+0x280>)
 801421e:	2200      	movs	r2, #0
 8014220:	701a      	strb	r2, [r3, #0]
			my			= 0;
 8014222:	4b0b      	ldr	r3, [pc, #44]	; (8014250 <MAP_searchGoal+0x284>)
 8014224:	2200      	movs	r2, #0
 8014226:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 8014228:	4b0f      	ldr	r3, [pc, #60]	; (8014268 <MAP_searchGoal+0x29c>)
 801422a:	f04f 0200 	mov.w	r2, #0
 801422e:	601a      	str	r2, [r3, #0]
			
			// DCMC
			break;
		}
	}
	search_flag = FALSE;
 8014230:	4b05      	ldr	r3, [pc, #20]	; (8014248 <MAP_searchGoal+0x27c>)
 8014232:	2200      	movs	r2, #0
 8014234:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 8014236:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801423a:	f002 f90d 	bl	8016458 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );				// 
}
 801423e:	bf00      	nop
 8014240:	3714      	adds	r7, #20
 8014242:	46bd      	mov	sp, r7
 8014244:	bd90      	pop	{r4, r7, pc}
 8014246:	bf00      	nop
 8014248:	20000850 	.word	0x20000850
 801424c:	2000e753 	.word	0x2000e753
 8014250:	2000e749 	.word	0x2000e749
 8014254:	2000e750 	.word	0x2000e750
 8014258:	2000042d 	.word	0x2000042d
 801425c:	20000839 	.word	0x20000839
 8014260:	3e99999a 	.word	0x3e99999a
 8014264:	00000000 	.word	0x00000000
 8014268:	2000e74c 	.word	0x2000e74c
 801426c:	200002d6 	.word	0x200002d6
 8014270:	2000e748 	.word	0x2000e748
 8014274:	2000e751 	.word	0x2000e751
 8014278:	3e6b851f 	.word	0x3e6b851f

0801427c <MAP_searchGoalKnown>:
void MAP_searchGoalKnown(
	uint8_t 			uc_trgX, 		///< [in] x
	uint8_t 			uc_trgY, 		///< [in] y 
	enMAP_ACT_MODE 	en_type, 		///< [in] 
	enSEARCH_MODE	en_search 		///< [in] 
){
 801427c:	b590      	push	{r4, r7, lr}
 801427e:	b087      	sub	sp, #28
 8014280:	af02      	add	r7, sp, #8
 8014282:	4604      	mov	r4, r0
 8014284:	4608      	mov	r0, r1
 8014286:	4611      	mov	r1, r2
 8014288:	461a      	mov	r2, r3
 801428a:	4623      	mov	r3, r4
 801428c:	71fb      	strb	r3, [r7, #7]
 801428e:	4603      	mov	r3, r0
 8014290:	71bb      	strb	r3, [r7, #6]
 8014292:	460b      	mov	r3, r1
 8014294:	717b      	strb	r3, [r7, #5]
 8014296:	4613      	mov	r3, r2
 8014298:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 801429a:	2300      	movs	r3, #0
 801429c:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// FALSE: TURE:
 801429e:	2301      	movs	r3, #1
 80142a0:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	search_flag = TRUE;
 80142a2:	4bb2      	ldr	r3, [pc, #712]	; (801456c <MAP_searchGoalKnown+0x2f0>)
 80142a4:	2201      	movs	r2, #1
 80142a6:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 80142a8:	793b      	ldrb	r3, [r7, #4]
 80142aa:	2b03      	cmp	r3, #3
 80142ac:	d122      	bne.n	80142f4 <MAP_searchGoalKnown+0x78>
		uc_goalX = uc_trgX;
 80142ae:	79fb      	ldrb	r3, [r7, #7]
 80142b0:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 80142b2:	79bb      	ldrb	r3, [r7, #6]
 80142b4:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 80142b6:	4bae      	ldr	r3, [pc, #696]	; (8014570 <MAP_searchGoalKnown+0x2f4>)
 80142b8:	781b      	ldrb	r3, [r3, #0]
 80142ba:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 80142bc:	4bad      	ldr	r3, [pc, #692]	; (8014574 <MAP_searchGoalKnown+0x2f8>)
 80142be:	781b      	ldrb	r3, [r3, #0]
 80142c0:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 80142c2:	797a      	ldrb	r2, [r7, #5]
 80142c4:	79b9      	ldrb	r1, [r7, #6]
 80142c6:	79fb      	ldrb	r3, [r7, #7]
 80142c8:	4618      	mov	r0, r3
 80142ca:	f7fd fd91 	bl	8011df0 <MAP_makeContourMap_queue>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 80142ce:	4baa      	ldr	r3, [pc, #680]	; (8014578 <MAP_searchGoalKnown+0x2fc>)
 80142d0:	781a      	ldrb	r2, [r3, #0]
 80142d2:	7bfc      	ldrb	r4, [r7, #15]
 80142d4:	7b79      	ldrb	r1, [r7, #13]
 80142d6:	7bb8      	ldrb	r0, [r7, #14]
 80142d8:	f107 0309 	add.w	r3, r7, #9
 80142dc:	9301      	str	r3, [sp, #4]
 80142de:	7bfb      	ldrb	r3, [r7, #15]
 80142e0:	9300      	str	r3, [sp, #0]
 80142e2:	4623      	mov	r3, r4
 80142e4:	f7fc fdbe 	bl	8010e64 <MAP_searchCmdList>
		uc_trgX = Return_X;
 80142e8:	4ba4      	ldr	r3, [pc, #656]	; (801457c <MAP_searchGoalKnown+0x300>)
 80142ea:	781b      	ldrb	r3, [r3, #0]
 80142ec:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 80142ee:	4ba4      	ldr	r3, [pc, #656]	; (8014580 <MAP_searchGoalKnown+0x304>)
 80142f0:	781b      	ldrb	r3, [r3, #0]
 80142f2:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// 

	MOT_setTrgtSpeed(SEARCH_SPEED);		// 
 80142f4:	ed9f 0aa3 	vldr	s0, [pc, #652]	; 8014584 <MAP_searchGoalKnown+0x308>
 80142f8:	f7f8 fc02 	bl	800cb00 <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 80142fc:	ed9f 0aa2 	vldr	s0, [pc, #648]	; 8014588 <MAP_searchGoalKnown+0x30c>
 8014300:	f7f8 fc14 	bl	800cb2c <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 8014304:	4ba1      	ldr	r3, [pc, #644]	; (801458c <MAP_searchGoalKnown+0x310>)
 8014306:	f04f 0200 	mov.w	r2, #0
 801430a:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 801430c:	4ba0      	ldr	r3, [pc, #640]	; (8014590 <MAP_searchGoalKnown+0x314>)
 801430e:	2200      	movs	r2, #0
 8014310:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 8014312:	4ba0      	ldr	r3, [pc, #640]	; (8014594 <MAP_searchGoalKnown+0x318>)
 8014314:	781b      	ldrb	r3, [r3, #0]
 8014316:	79fa      	ldrb	r2, [r7, #7]
 8014318:	429a      	cmp	r2, r3
 801431a:	d107      	bne.n	801432c <MAP_searchGoalKnown+0xb0>
 801431c:	4b9e      	ldr	r3, [pc, #632]	; (8014598 <MAP_searchGoalKnown+0x31c>)
 801431e:	781b      	ldrb	r3, [r3, #0]
 8014320:	79ba      	ldrb	r2, [r7, #6]
 8014322:	429a      	cmp	r2, r3
 8014324:	d102      	bne.n	801432c <MAP_searchGoalKnown+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 8014326:	4b99      	ldr	r3, [pc, #612]	; (801458c <MAP_searchGoalKnown+0x310>)
 8014328:	4a9c      	ldr	r2, [pc, #624]	; (801459c <MAP_searchGoalKnown+0x320>)
 801432a:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//
 801432c:	f7f4 fcee 	bl	8008d0c <log_flag_on>
	
	/*  */
	while(1){
		MAP_refMousePos( en_Head );								// 
 8014330:	4b91      	ldr	r3, [pc, #580]	; (8014578 <MAP_searchGoalKnown+0x2fc>)
 8014332:	781b      	ldrb	r3, [r3, #0]
 8014334:	4618      	mov	r0, r3
 8014336:	f7fe fa37 	bl	80127a8 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
		
		/*  */
		if( SEARCH_TURN == en_search ){
 801433a:	793b      	ldrb	r3, [r7, #4]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d132      	bne.n	80143a6 <MAP_searchGoalKnown+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 8014340:	797a      	ldrb	r2, [r7, #5]
 8014342:	79b9      	ldrb	r1, [r7, #6]
 8014344:	79fb      	ldrb	r3, [r7, #7]
 8014346:	4618      	mov	r0, r3
 8014348:	f7fd fd52 	bl	8011df0 <MAP_makeContourMap_queue>
			if( TRUE == bl_type ){
 801434c:	7abb      	ldrb	r3, [r7, #10]
 801434e:	2b00      	cmp	r3, #0
 8014350:	d00c      	beq.n	801436c <MAP_searchGoalKnown+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 8014352:	4b8e      	ldr	r3, [pc, #568]	; (801458c <MAP_searchGoalKnown+0x310>)
 8014354:	edd3 7a00 	vldr	s15, [r3]
 8014358:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801435c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014360:	eddf 0a88 	vldr	s1, [pc, #544]	; 8014584 <MAP_searchGoalKnown+0x308>
 8014364:	eeb0 0a67 	vmov.f32	s0, s15
 8014368:	f7f7 fe52 	bl	800c010 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// 			 
 801436c:	f7fd fc3c 	bl	8011be8 <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP			 MAP
 8014370:	f107 030b 	add.w	r3, r7, #11
 8014374:	4619      	mov	r1, r3
 8014376:	2000      	movs	r0, #0
 8014378:	f7fe f90a 	bl	8012590 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 801437c:	4b7c      	ldr	r3, [pc, #496]	; (8014570 <MAP_searchGoalKnown+0x2f4>)
 801437e:	781b      	ldrb	r3, [r3, #0]
 8014380:	79fa      	ldrb	r2, [r7, #7]
 8014382:	429a      	cmp	r2, r3
 8014384:	d107      	bne.n	8014396 <MAP_searchGoalKnown+0x11a>
 8014386:	4b7b      	ldr	r3, [pc, #492]	; (8014574 <MAP_searchGoalKnown+0x2f8>)
 8014388:	781b      	ldrb	r3, [r3, #0]
 801438a:	79ba      	ldrb	r2, [r7, #6]
 801438c:	429a      	cmp	r2, r3
 801438e:	d102      	bne.n	8014396 <MAP_searchGoalKnown+0x11a>
				MAP_actGoal();										// 
 8014390:	f7fe fd72 	bl	8012e78 <MAP_actGoal>
				break;
 8014394:	e0df      	b.n	8014556 <MAP_searchGoalKnown+0x2da>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 			 
 8014396:	7afb      	ldrb	r3, [r7, #11]
 8014398:	f107 020a 	add.w	r2, r7, #10
 801439c:	4611      	mov	r1, r2
 801439e:	4618      	mov	r0, r3
 80143a0:	f7fe fa3e 	bl	8012820 <MAP_moveNextBlock>
 80143a4:	e08f      	b.n	80144c6 <MAP_searchGoalKnown+0x24a>
			}
		}
		/*  */
		else if( SEARCH_SURA == en_search ){
 80143a6:	793b      	ldrb	r3, [r7, #4]
 80143a8:	2b01      	cmp	r3, #1
 80143aa:	d139      	bne.n	8014420 <MAP_searchGoalKnown+0x1a4>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 80143ac:	797a      	ldrb	r2, [r7, #5]
 80143ae:	79b9      	ldrb	r1, [r7, #6]
 80143b0:	79fb      	ldrb	r3, [r7, #7]
 80143b2:	4618      	mov	r0, r3
 80143b4:	f7fd fd1c 	bl	8011df0 <MAP_makeContourMap_queue>
			if( TRUE == bl_type ){
 80143b8:	7abb      	ldrb	r3, [r7, #10]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d00c      	beq.n	80143d8 <MAP_searchGoalKnown+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 80143be:	4b73      	ldr	r3, [pc, #460]	; (801458c <MAP_searchGoalKnown+0x310>)
 80143c0:	edd3 7a00 	vldr	s15, [r3]
 80143c4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80143c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80143cc:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8014584 <MAP_searchGoalKnown+0x308>
 80143d0:	eeb0 0a67 	vmov.f32	s0, s15
 80143d4:	f7f7 fe1c 	bl	800c010 <MOT_goBlock_FinSpeed>
			}
			if (st_known.bl_Known != TRUE) {
 80143d8:	4b71      	ldr	r3, [pc, #452]	; (80145a0 <MAP_searchGoalKnown+0x324>)
 80143da:	785b      	ldrb	r3, [r3, #1]
 80143dc:	f083 0301 	eor.w	r3, r3, #1
 80143e0:	b2db      	uxtb	r3, r3
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d001      	beq.n	80143ea <MAP_searchGoalKnown+0x16e>
				MAP_makeMapData();		// 
 80143e6:	f7fd fbff 	bl	8011be8 <MAP_makeMapData>
			}
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP			 MAP
 80143ea:	f107 030b 	add.w	r3, r7, #11
 80143ee:	4619      	mov	r1, r3
 80143f0:	2000      	movs	r0, #0
 80143f2:	f7fe f8cd 	bl	8012590 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 80143f6:	4b5e      	ldr	r3, [pc, #376]	; (8014570 <MAP_searchGoalKnown+0x2f4>)
 80143f8:	781b      	ldrb	r3, [r3, #0]
 80143fa:	79fa      	ldrb	r2, [r7, #7]
 80143fc:	429a      	cmp	r2, r3
 80143fe:	d107      	bne.n	8014410 <MAP_searchGoalKnown+0x194>
 8014400:	4b5c      	ldr	r3, [pc, #368]	; (8014574 <MAP_searchGoalKnown+0x2f8>)
 8014402:	781b      	ldrb	r3, [r3, #0]
 8014404:	79ba      	ldrb	r2, [r7, #6]
 8014406:	429a      	cmp	r2, r3
 8014408:	d102      	bne.n	8014410 <MAP_searchGoalKnown+0x194>
				MAP_actGoal();									// 
 801440a:	f7fe fd35 	bl	8012e78 <MAP_actGoal>
				break;
 801440e:	e0a2      	b.n	8014556 <MAP_searchGoalKnown+0x2da>
			}
			else{
//				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE );	// 			 
				MAP_moveNextBlock_acc(en_head, &bl_type);
 8014410:	7afb      	ldrb	r3, [r7, #11]
 8014412:	f107 020a 	add.w	r2, r7, #10
 8014416:	4611      	mov	r1, r2
 8014418:	4618      	mov	r0, r3
 801441a:	f7fe fff5 	bl	8013408 <MAP_moveNextBlock_acc>
 801441e:	e052      	b.n	80144c6 <MAP_searchGoalKnown+0x24a>
			}
		}
		/*  */
		else if (SEARCH_RETURN == en_search) {
 8014420:	793b      	ldrb	r3, [r7, #4]
 8014422:	2b03      	cmp	r3, #3
 8014424:	d14f      	bne.n	80144c6 <MAP_searchGoalKnown+0x24a>
			
			if( TRUE == bl_type ){
 8014426:	7abb      	ldrb	r3, [r7, #10]
 8014428:	2b00      	cmp	r3, #0
 801442a:	d00c      	beq.n	8014446 <MAP_searchGoalKnown+0x1ca>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 801442c:	4b57      	ldr	r3, [pc, #348]	; (801458c <MAP_searchGoalKnown+0x310>)
 801442e:	edd3 7a00 	vldr	s15, [r3]
 8014432:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8014436:	ee77 7a87 	vadd.f32	s15, s15, s14
 801443a:	eddf 0a52 	vldr	s1, [pc, #328]	; 8014584 <MAP_searchGoalKnown+0x308>
 801443e:	eeb0 0a67 	vmov.f32	s0, s15
 8014442:	f7f7 fde5 	bl	800c010 <MOT_goBlock_FinSpeed>
			}
			if (st_known.bl_Known != TRUE) {
 8014446:	4b56      	ldr	r3, [pc, #344]	; (80145a0 <MAP_searchGoalKnown+0x324>)
 8014448:	785b      	ldrb	r3, [r3, #1]
 801444a:	f083 0301 	eor.w	r3, r3, #1
 801444e:	b2db      	uxtb	r3, r3
 8014450:	2b00      	cmp	r3, #0
 8014452:	d001      	beq.n	8014458 <MAP_searchGoalKnown+0x1dc>
				MAP_makeMapData();		// 
 8014454:	f7fd fbc8 	bl	8011be8 <MAP_makeMapData>
			}			
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 8014458:	7b7a      	ldrb	r2, [r7, #13]
 801445a:	7bbb      	ldrb	r3, [r7, #14]
 801445c:	4611      	mov	r1, r2
 801445e:	4618      	mov	r0, r3
 8014460:	f7fe fd9a 	bl	8012f98 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 8014464:	4b44      	ldr	r3, [pc, #272]	; (8014578 <MAP_searchGoalKnown+0x2fc>)
 8014466:	781a      	ldrb	r2, [r3, #0]
 8014468:	7bfc      	ldrb	r4, [r7, #15]
 801446a:	7b79      	ldrb	r1, [r7, #13]
 801446c:	7bb8      	ldrb	r0, [r7, #14]
 801446e:	f107 0309 	add.w	r3, r7, #9
 8014472:	9301      	str	r3, [sp, #4]
 8014474:	7bfb      	ldrb	r3, [r7, #15]
 8014476:	9300      	str	r3, [sp, #0]
 8014478:	4623      	mov	r3, r4
 801447a:	f7fc fcf3 	bl	8010e64 <MAP_searchCmdList>
			uc_trgX = Return_X;
 801447e:	4b3f      	ldr	r3, [pc, #252]	; (801457c <MAP_searchGoalKnown+0x300>)
 8014480:	781b      	ldrb	r3, [r3, #0]
 8014482:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 8014484:	4b3e      	ldr	r3, [pc, #248]	; (8014580 <MAP_searchGoalKnown+0x304>)
 8014486:	781b      	ldrb	r3, [r3, #0]
 8014488:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 801448a:	797a      	ldrb	r2, [r7, #5]
 801448c:	79b9      	ldrb	r1, [r7, #6]
 801448e:	79fb      	ldrb	r3, [r7, #7]
 8014490:	4618      	mov	r0, r3
 8014492:	f7fd fcad 	bl	8011df0 <MAP_makeContourMap_queue>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 8014496:	f107 030b 	add.w	r3, r7, #11
 801449a:	4619      	mov	r1, r3
 801449c:	2000      	movs	r0, #0
 801449e:	f7fe f877 	bl	8012590 <MAP_calcMouseDir>

			/*  */
//			if ((us_cmap[my][mx] == 0)||((g_sysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 80144a2:	4b33      	ldr	r3, [pc, #204]	; (8014570 <MAP_searchGoalKnown+0x2f4>)
 80144a4:	781b      	ldrb	r3, [r3, #0]
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d106      	bne.n	80144b8 <MAP_searchGoalKnown+0x23c>
 80144aa:	4b32      	ldr	r3, [pc, #200]	; (8014574 <MAP_searchGoalKnown+0x2f8>)
 80144ac:	781b      	ldrb	r3, [r3, #0]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d102      	bne.n	80144b8 <MAP_searchGoalKnown+0x23c>
				MAP_actGoal();
 80144b2:	f7fe fce1 	bl	8012e78 <MAP_actGoal>
				break;
 80144b6:	e04e      	b.n	8014556 <MAP_searchGoalKnown+0x2da>
			}
//			}
			else {
				MAP_moveNextBlock_acc(en_head, &bl_type);
 80144b8:	7afb      	ldrb	r3, [r7, #11]
 80144ba:	f107 020a 	add.w	r2, r7, #10
 80144be:	4611      	mov	r1, r2
 80144c0:	4618      	mov	r0, r3
 80144c2:	f7fe ffa1 	bl	8013408 <MAP_moveNextBlock_acc>
			}
//			LED_count(uc_trgY);
		}
		if(Min_in>6){
 80144c6:	4b37      	ldr	r3, [pc, #220]	; (80145a4 <MAP_searchGoalKnown+0x328>)
 80144c8:	781b      	ldrb	r3, [r3, #0]
 80144ca:	b2db      	uxtb	r3, r3
 80144cc:	2b06      	cmp	r3, #6
 80144ce:	d927      	bls.n	8014520 <MAP_searchGoalKnown+0x2a4>
			MOT_goBlock_FinSpeed(0.5,0.0);
 80144d0:	eddf 0a2d 	vldr	s1, [pc, #180]	; 8014588 <MAP_searchGoalKnown+0x30c>
 80144d4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80144d8:	f7f7 fd9a 	bl	800c010 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);	
 80144dc:	2002      	movs	r0, #2
 80144de:	f7f7 feff 	bl	800c2e0 <MOT_turn>
			LL_mDelay(200);
 80144e2:	20c8      	movs	r0, #200	; 0xc8
 80144e4:	f001 ffb8 	bl	8016458 <LL_mDelay>
			MOT_turn(MOT_R180);	
 80144e8:	2002      	movs	r0, #2
 80144ea:	f7f7 fef9 	bl	800c2e0 <MOT_turn>
			LL_mDelay(200);
 80144ee:	20c8      	movs	r0, #200	; 0xc8
 80144f0:	f001 ffb2 	bl	8016458 <LL_mDelay>
			CTRL_stop();
 80144f4:	f7f1 f948 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 80144f8:	2000      	movs	r0, #0
 80144fa:	f7f3 ff8d 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 80144fe:	2001      	movs	r0, #1
 8014500:	f7f3 ff8a 	bl	8008418 <DCM_brakeMot>
			
			/*  */
			en_Head		= NORTH;
 8014504:	4b1c      	ldr	r3, [pc, #112]	; (8014578 <MAP_searchGoalKnown+0x2fc>)
 8014506:	2200      	movs	r2, #0
 8014508:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 801450a:	4b19      	ldr	r3, [pc, #100]	; (8014570 <MAP_searchGoalKnown+0x2f4>)
 801450c:	2200      	movs	r2, #0
 801450e:	701a      	strb	r2, [r3, #0]
			my			= 0;
 8014510:	4b18      	ldr	r3, [pc, #96]	; (8014574 <MAP_searchGoalKnown+0x2f8>)
 8014512:	2200      	movs	r2, #0
 8014514:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 8014516:	4b1d      	ldr	r3, [pc, #116]	; (801458c <MAP_searchGoalKnown+0x310>)
 8014518:	f04f 0200 	mov.w	r2, #0
 801451c:	601a      	str	r2, [r3, #0]
			break;
 801451e:	e01a      	b.n	8014556 <MAP_searchGoalKnown+0x2da>
		}

		
		/*  */
		if( SYS_isOutOfCtrl() == TRUE ){
 8014520:	f7f3 ff48 	bl	80083b4 <SYS_isOutOfCtrl>
 8014524:	4603      	mov	r3, r0
 8014526:	2b00      	cmp	r3, #0
 8014528:	f43f af02 	beq.w	8014330 <MAP_searchGoalKnown+0xb4>
			CTRL_stop();
 801452c:	f7f1 f92c 	bl	8005788 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8014530:	2000      	movs	r0, #0
 8014532:	f7f3 ff71 	bl	8008418 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8014536:	2001      	movs	r0, #1
 8014538:	f7f3 ff6e 	bl	8008418 <DCM_brakeMot>
			
			/*  */
			en_Head		= NORTH;
 801453c:	4b0e      	ldr	r3, [pc, #56]	; (8014578 <MAP_searchGoalKnown+0x2fc>)
 801453e:	2200      	movs	r2, #0
 8014540:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 8014542:	4b0b      	ldr	r3, [pc, #44]	; (8014570 <MAP_searchGoalKnown+0x2f4>)
 8014544:	2200      	movs	r2, #0
 8014546:	701a      	strb	r2, [r3, #0]
			my			= 0;
 8014548:	4b0a      	ldr	r3, [pc, #40]	; (8014574 <MAP_searchGoalKnown+0x2f8>)
 801454a:	2200      	movs	r2, #0
 801454c:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 801454e:	4b0f      	ldr	r3, [pc, #60]	; (801458c <MAP_searchGoalKnown+0x310>)
 8014550:	f04f 0200 	mov.w	r2, #0
 8014554:	601a      	str	r2, [r3, #0]
			
			// DCMC
			break;
		}
	}
	search_flag = FALSE;
 8014556:	4b05      	ldr	r3, [pc, #20]	; (801456c <MAP_searchGoalKnown+0x2f0>)
 8014558:	2200      	movs	r2, #0
 801455a:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 801455c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8014560:	f001 ff7a 	bl	8016458 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );			// 

}
 8014564:	bf00      	nop
 8014566:	3714      	adds	r7, #20
 8014568:	46bd      	mov	sp, r7
 801456a:	bd90      	pop	{r4, r7, pc}
 801456c:	20000850 	.word	0x20000850
 8014570:	2000e753 	.word	0x2000e753
 8014574:	2000e749 	.word	0x2000e749
 8014578:	2000e750 	.word	0x2000e750
 801457c:	2000042d 	.word	0x2000042d
 8014580:	20000839 	.word	0x20000839
 8014584:	3e99999a 	.word	0x3e99999a
 8014588:	00000000 	.word	0x00000000
 801458c:	2000e74c 	.word	0x2000e74c
 8014590:	200002d6 	.word	0x200002d6
 8014594:	2000e748 	.word	0x2000e748
 8014598:	2000e751 	.word	0x2000e751
 801459c:	3e6b851f 	.word	0x3e6b851f
 80145a0:	200002d8 	.word	0x200002d8
 80145a4:	2000042c 	.word	0x2000042c

080145a8 <MAP_clearMap_direction>:
//	SYS_setEnable( SYS_MODE );			// 

}

void MAP_clearMap_direction(void)
{
 80145a8:	b480      	push	{r7}
 80145aa:	b083      	sub	sp, #12
 80145ac:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/*  */
	for (y = 0; y < MAP_Y_SIZE; y++) {
 80145ae:	2300      	movs	r3, #0
 80145b0:	80bb      	strh	r3, [r7, #4]
 80145b2:	e015      	b.n	80145e0 <MAP_clearMap_direction+0x38>
		for (x = 0; x < MAP_X_SIZE; x++) {
 80145b4:	2300      	movs	r3, #0
 80145b6:	80fb      	strh	r3, [r7, #6]
 80145b8:	e00c      	b.n	80145d4 <MAP_clearMap_direction+0x2c>
			uc_data = 0x00;
 80145ba:	2300      	movs	r3, #0
 80145bc:	70fb      	strb	r3, [r7, #3]
			g_Map_direction[y][x] = uc_data;
 80145be:	88ba      	ldrh	r2, [r7, #4]
 80145c0:	88fb      	ldrh	r3, [r7, #6]
 80145c2:	490c      	ldr	r1, [pc, #48]	; (80145f4 <MAP_clearMap_direction+0x4c>)
 80145c4:	0152      	lsls	r2, r2, #5
 80145c6:	440a      	add	r2, r1
 80145c8:	4413      	add	r3, r2
 80145ca:	78fa      	ldrb	r2, [r7, #3]
 80145cc:	701a      	strb	r2, [r3, #0]
		for (x = 0; x < MAP_X_SIZE; x++) {
 80145ce:	88fb      	ldrh	r3, [r7, #6]
 80145d0:	3301      	adds	r3, #1
 80145d2:	80fb      	strh	r3, [r7, #6]
 80145d4:	88fb      	ldrh	r3, [r7, #6]
 80145d6:	2b1f      	cmp	r3, #31
 80145d8:	d9ef      	bls.n	80145ba <MAP_clearMap_direction+0x12>
	for (y = 0; y < MAP_Y_SIZE; y++) {
 80145da:	88bb      	ldrh	r3, [r7, #4]
 80145dc:	3301      	adds	r3, #1
 80145de:	80bb      	strh	r3, [r7, #4]
 80145e0:	88bb      	ldrh	r3, [r7, #4]
 80145e2:	2b1f      	cmp	r3, #31
 80145e4:	d9e6      	bls.n	80145b4 <MAP_clearMap_direction+0xc>
		}
	}

}
 80145e6:	bf00      	nop
 80145e8:	bf00      	nop
 80145ea:	370c      	adds	r7, #12
 80145ec:	46bd      	mov	sp, r7
 80145ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145f2:	4770      	bx	lr
 80145f4:	20000430 	.word	0x20000430

080145f8 <MAP_makeContourMap_dijkstra_modoki>:

void  MAP_makeContourMap_dijkstra_modoki(
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b086      	sub	sp, #24
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	4603      	mov	r3, r0
 8014600:	71fb      	strb	r3, [r7, #7]
 8014602:	460b      	mov	r3, r1
 8014604:	71bb      	strb	r3, [r7, #6]
 8014606:	4613      	mov	r3, r2
 8014608:	717b      	strb	r3, [r7, #5]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	en_type = en_type;		// 

	MAP_clearMap_direction();
 801460a:	f7ff ffcd 	bl	80145a8 <MAP_clearMap_direction>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 801460e:	2300      	movs	r3, #0
 8014610:	827b      	strh	r3, [r7, #18]
 8014612:	e010      	b.n	8014636 <MAP_makeContourMap_dijkstra_modoki+0x3e>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL*4 - 1;
 8014614:	8a7b      	ldrh	r3, [r7, #18]
 8014616:	095b      	lsrs	r3, r3, #5
 8014618:	b29b      	uxth	r3, r3
 801461a:	461a      	mov	r2, r3
 801461c:	8a7b      	ldrh	r3, [r7, #18]
 801461e:	f003 031f 	and.w	r3, r3, #31
 8014622:	495e      	ldr	r1, [pc, #376]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8014624:	0152      	lsls	r2, r2, #5
 8014626:	4413      	add	r3, r2
 8014628:	f640 72ff 	movw	r2, #4095	; 0xfff
 801462c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8014630:	8a7b      	ldrh	r3, [r7, #18]
 8014632:	3301      	adds	r3, #1
 8014634:	827b      	strh	r3, [r7, #18]
 8014636:	8a7b      	ldrh	r3, [r7, #18]
 8014638:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801463c:	d3ea      	bcc.n	8014614 <MAP_makeContourMap_dijkstra_modoki+0x1c>
	}
	/* 0 */
	us_cmap[uc_goalY][uc_goalX] = 0;
 801463e:	79ba      	ldrb	r2, [r7, #6]
 8014640:	79fb      	ldrb	r3, [r7, #7]
 8014642:	4956      	ldr	r1, [pc, #344]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8014644:	0152      	lsls	r2, r2, #5
 8014646:	4413      	add	r3, r2
 8014648:	2200      	movs	r2, #0
 801464a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	if (GOAL_SIZE == 4) {
 801464e:	4b54      	ldr	r3, [pc, #336]	; (80147a0 <MAP_makeContourMap_dijkstra_modoki+0x1a8>)
 8014650:	781b      	ldrb	r3, [r3, #0]
 8014652:	2b04      	cmp	r3, #4
 8014654:	d11c      	bne.n	8014690 <MAP_makeContourMap_dijkstra_modoki+0x98>
		us_cmap[uc_goalY + 1][uc_goalX] = 0;
 8014656:	79bb      	ldrb	r3, [r7, #6]
 8014658:	1c5a      	adds	r2, r3, #1
 801465a:	79fb      	ldrb	r3, [r7, #7]
 801465c:	494f      	ldr	r1, [pc, #316]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 801465e:	0152      	lsls	r2, r2, #5
 8014660:	4413      	add	r3, r2
 8014662:	2200      	movs	r2, #0
 8014664:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX + 1] = 0;
 8014668:	79ba      	ldrb	r2, [r7, #6]
 801466a:	79fb      	ldrb	r3, [r7, #7]
 801466c:	3301      	adds	r3, #1
 801466e:	494b      	ldr	r1, [pc, #300]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8014670:	0152      	lsls	r2, r2, #5
 8014672:	4413      	add	r3, r2
 8014674:	2200      	movs	r2, #0
 8014676:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY + 1][uc_goalX + 1] = 0;
 801467a:	79bb      	ldrb	r3, [r7, #6]
 801467c:	1c5a      	adds	r2, r3, #1
 801467e:	79fb      	ldrb	r3, [r7, #7]
 8014680:	3301      	adds	r3, #1
 8014682:	4946      	ldr	r1, [pc, #280]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8014684:	0152      	lsls	r2, r2, #5
 8014686:	4413      	add	r3, r2
 8014688:	2200      	movs	r2, #0
 801468a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 801468e:	e04f      	b.n	8014730 <MAP_makeContourMap_dijkstra_modoki+0x138>
	}
	else if (GOAL_SIZE == 9){
 8014690:	4b43      	ldr	r3, [pc, #268]	; (80147a0 <MAP_makeContourMap_dijkstra_modoki+0x1a8>)
 8014692:	781b      	ldrb	r3, [r3, #0]
 8014694:	2b09      	cmp	r3, #9
 8014696:	d14b      	bne.n	8014730 <MAP_makeContourMap_dijkstra_modoki+0x138>
		us_cmap[uc_goalY+1][uc_goalX] = 0;
 8014698:	79bb      	ldrb	r3, [r7, #6]
 801469a:	1c5a      	adds	r2, r3, #1
 801469c:	79fb      	ldrb	r3, [r7, #7]
 801469e:	493f      	ldr	r1, [pc, #252]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 80146a0:	0152      	lsls	r2, r2, #5
 80146a2:	4413      	add	r3, r2
 80146a4:	2200      	movs	r2, #0
 80146a6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX+1] = 0;
 80146aa:	79ba      	ldrb	r2, [r7, #6]
 80146ac:	79fb      	ldrb	r3, [r7, #7]
 80146ae:	3301      	adds	r3, #1
 80146b0:	493a      	ldr	r1, [pc, #232]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 80146b2:	0152      	lsls	r2, r2, #5
 80146b4:	4413      	add	r3, r2
 80146b6:	2200      	movs	r2, #0
 80146b8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+1][uc_goalX+1] = 0;
 80146bc:	79bb      	ldrb	r3, [r7, #6]
 80146be:	1c5a      	adds	r2, r3, #1
 80146c0:	79fb      	ldrb	r3, [r7, #7]
 80146c2:	3301      	adds	r3, #1
 80146c4:	4935      	ldr	r1, [pc, #212]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 80146c6:	0152      	lsls	r2, r2, #5
 80146c8:	4413      	add	r3, r2
 80146ca:	2200      	movs	r2, #0
 80146cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX] = 0;
 80146d0:	79bb      	ldrb	r3, [r7, #6]
 80146d2:	1c9a      	adds	r2, r3, #2
 80146d4:	79fb      	ldrb	r3, [r7, #7]
 80146d6:	4931      	ldr	r1, [pc, #196]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 80146d8:	0152      	lsls	r2, r2, #5
 80146da:	4413      	add	r3, r2
 80146dc:	2200      	movs	r2, #0
 80146de:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX+1] = 0;
 80146e2:	79bb      	ldrb	r3, [r7, #6]
 80146e4:	1c9a      	adds	r2, r3, #2
 80146e6:	79fb      	ldrb	r3, [r7, #7]
 80146e8:	3301      	adds	r3, #1
 80146ea:	492c      	ldr	r1, [pc, #176]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 80146ec:	0152      	lsls	r2, r2, #5
 80146ee:	4413      	add	r3, r2
 80146f0:	2200      	movs	r2, #0
 80146f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX+2] = 0;
 80146f6:	79ba      	ldrb	r2, [r7, #6]
 80146f8:	79fb      	ldrb	r3, [r7, #7]
 80146fa:	3302      	adds	r3, #2
 80146fc:	4927      	ldr	r1, [pc, #156]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 80146fe:	0152      	lsls	r2, r2, #5
 8014700:	4413      	add	r3, r2
 8014702:	2200      	movs	r2, #0
 8014704:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+1][uc_goalX+2] = 0;
 8014708:	79bb      	ldrb	r3, [r7, #6]
 801470a:	1c5a      	adds	r2, r3, #1
 801470c:	79fb      	ldrb	r3, [r7, #7]
 801470e:	3302      	adds	r3, #2
 8014710:	4922      	ldr	r1, [pc, #136]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8014712:	0152      	lsls	r2, r2, #5
 8014714:	4413      	add	r3, r2
 8014716:	2200      	movs	r2, #0
 8014718:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX+2] = 0;
 801471c:	79bb      	ldrb	r3, [r7, #6]
 801471e:	1c9a      	adds	r2, r3, #2
 8014720:	79fb      	ldrb	r3, [r7, #7]
 8014722:	3302      	adds	r3, #2
 8014724:	491d      	ldr	r1, [pc, #116]	; (801479c <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8014726:	0152      	lsls	r2, r2, #5
 8014728:	4413      	add	r3, r2
 801472a:	2200      	movs	r2, #0
 801472c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}

	if (mx > uc_max_x)uc_max_x = mx;
 8014730:	4b1c      	ldr	r3, [pc, #112]	; (80147a4 <MAP_makeContourMap_dijkstra_modoki+0x1ac>)
 8014732:	781a      	ldrb	r2, [r3, #0]
 8014734:	4b1c      	ldr	r3, [pc, #112]	; (80147a8 <MAP_makeContourMap_dijkstra_modoki+0x1b0>)
 8014736:	781b      	ldrb	r3, [r3, #0]
 8014738:	429a      	cmp	r2, r3
 801473a:	d903      	bls.n	8014744 <MAP_makeContourMap_dijkstra_modoki+0x14c>
 801473c:	4b19      	ldr	r3, [pc, #100]	; (80147a4 <MAP_makeContourMap_dijkstra_modoki+0x1ac>)
 801473e:	781a      	ldrb	r2, [r3, #0]
 8014740:	4b19      	ldr	r3, [pc, #100]	; (80147a8 <MAP_makeContourMap_dijkstra_modoki+0x1b0>)
 8014742:	701a      	strb	r2, [r3, #0]
	if (my > uc_max_y)uc_max_y = my;
 8014744:	4b19      	ldr	r3, [pc, #100]	; (80147ac <MAP_makeContourMap_dijkstra_modoki+0x1b4>)
 8014746:	781a      	ldrb	r2, [r3, #0]
 8014748:	4b19      	ldr	r3, [pc, #100]	; (80147b0 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 801474a:	781b      	ldrb	r3, [r3, #0]
 801474c:	429a      	cmp	r2, r3
 801474e:	d903      	bls.n	8014758 <MAP_makeContourMap_dijkstra_modoki+0x160>
 8014750:	4b16      	ldr	r3, [pc, #88]	; (80147ac <MAP_makeContourMap_dijkstra_modoki+0x1b4>)
 8014752:	781a      	ldrb	r2, [r3, #0]
 8014754:	4b16      	ldr	r3, [pc, #88]	; (80147b0 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 8014756:	701a      	strb	r2, [r3, #0]
	uc_max_x = 32;
 8014758:	4b13      	ldr	r3, [pc, #76]	; (80147a8 <MAP_makeContourMap_dijkstra_modoki+0x1b0>)
 801475a:	2220      	movs	r2, #32
 801475c:	701a      	strb	r2, [r3, #0]
	uc_max_y = 32;
 801475e:	4b14      	ldr	r3, [pc, #80]	; (80147b0 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 8014760:	2220      	movs	r2, #32
 8014762:	701a      	strb	r2, [r3, #0]

	g_Map_direction[uc_goalY][uc_goalX] = 0xff;
 8014764:	79ba      	ldrb	r2, [r7, #6]
 8014766:	79fb      	ldrb	r3, [r7, #7]
 8014768:	4912      	ldr	r1, [pc, #72]	; (80147b4 <MAP_makeContourMap_dijkstra_modoki+0x1bc>)
 801476a:	0152      	lsls	r2, r2, #5
 801476c:	440a      	add	r2, r1
 801476e:	4413      	add	r3, r2
 8014770:	22ff      	movs	r2, #255	; 0xff
 8014772:	701a      	strb	r2, [r3, #0]

	/*  */
	uc_dase = 0;
 8014774:	2300      	movs	r3, #0
 8014776:	823b      	strh	r3, [r7, #16]
	do {
		uc_level = 0;
 8014778:	2300      	movs	r3, #0
 801477a:	81bb      	strh	r3, [r7, #12]
		uc_new = uc_dase + 1;
 801477c:	8a3b      	ldrh	r3, [r7, #16]
 801477e:	3301      	adds	r3, #1
 8014780:	81fb      	strh	r3, [r7, #14]
		for (y = 0; y < MAP_Y_SIZE; y++) {
 8014782:	2300      	movs	r3, #0
 8014784:	82bb      	strh	r3, [r7, #20]
 8014786:	e1ea      	b.n	8014b5e <MAP_makeContourMap_dijkstra_modoki+0x566>
			if (uc_max_y+1 < y) break;
 8014788:	4b09      	ldr	r3, [pc, #36]	; (80147b0 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 801478a:	781b      	ldrb	r3, [r3, #0]
 801478c:	1c5a      	adds	r2, r3, #1
 801478e:	8abb      	ldrh	r3, [r7, #20]
 8014790:	429a      	cmp	r2, r3
 8014792:	f2c0 81e9 	blt.w	8014b68 <MAP_makeContourMap_dijkstra_modoki+0x570>
			for (x = 0; x < MAP_X_SIZE; x++) {
 8014796:	2300      	movs	r3, #0
 8014798:	82fb      	strh	r3, [r7, #22]
 801479a:	e1d7      	b.n	8014b4c <MAP_makeContourMap_dijkstra_modoki+0x554>
 801479c:	20000c78 	.word	0x20000c78
 80147a0:	2000e752 	.word	0x2000e752
 80147a4:	2000e753 	.word	0x2000e753
 80147a8:	2000001a 	.word	0x2000001a
 80147ac:	2000e749 	.word	0x2000e749
 80147b0:	200002d7 	.word	0x200002d7
 80147b4:	20000430 	.word	0x20000430
				if (us_cmap[y][x] == uc_dase) {
 80147b8:	8aba      	ldrh	r2, [r7, #20]
 80147ba:	8afb      	ldrh	r3, [r7, #22]
 80147bc:	49a0      	ldr	r1, [pc, #640]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 80147be:	0152      	lsls	r2, r2, #5
 80147c0:	4413      	add	r3, r2
 80147c2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80147c6:	8a3a      	ldrh	r2, [r7, #16]
 80147c8:	429a      	cmp	r2, r3
 80147ca:	f040 81b4 	bne.w	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
					uc_wallData = g_sysMap[y][x];
 80147ce:	8aba      	ldrh	r2, [r7, #20]
 80147d0:	8afb      	ldrh	r3, [r7, #22]
 80147d2:	499c      	ldr	r1, [pc, #624]	; (8014a44 <MAP_makeContourMap_dijkstra_modoki+0x44c>)
 80147d4:	0152      	lsls	r2, r2, #5
 80147d6:	440a      	add	r2, r1
 80147d8:	4413      	add	r3, r2
 80147da:	781b      	ldrb	r3, [r3, #0]
 80147dc:	72fb      	strb	r3, [r7, #11]
					if (uc_max_x+1 < x) break;
 80147de:	4b9a      	ldr	r3, [pc, #616]	; (8014a48 <MAP_makeContourMap_dijkstra_modoki+0x450>)
 80147e0:	781b      	ldrb	r3, [r3, #0]
 80147e2:	1c5a      	adds	r2, r3, #1
 80147e4:	8afb      	ldrh	r3, [r7, #22]
 80147e6:	429a      	cmp	r2, r3
 80147e8:	f2c0 81b5 	blt.w	8014b56 <MAP_makeContourMap_dijkstra_modoki+0x55e>
					/*  */
					if (SEARCH == en_type) {
 80147ec:	797b      	ldrb	r3, [r7, #5]
 80147ee:	2b00      	cmp	r3, #0
 80147f0:	f040 8084 	bne.w	80148fc <MAP_makeContourMap_dijkstra_modoki+0x304>
						if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 80147f4:	7afb      	ldrb	r3, [r7, #11]
 80147f6:	f003 0301 	and.w	r3, r3, #1
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d11a      	bne.n	8014834 <MAP_makeContourMap_dijkstra_modoki+0x23c>
 80147fe:	8abb      	ldrh	r3, [r7, #20]
 8014800:	2b1f      	cmp	r3, #31
 8014802:	d017      	beq.n	8014834 <MAP_makeContourMap_dijkstra_modoki+0x23c>
							if (us_cmap[y + 1][x] == MAP_SMAP_MAX_VAL - 1) {
 8014804:	8abb      	ldrh	r3, [r7, #20]
 8014806:	1c5a      	adds	r2, r3, #1
 8014808:	8afb      	ldrh	r3, [r7, #22]
 801480a:	498d      	ldr	r1, [pc, #564]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 801480c:	0152      	lsls	r2, r2, #5
 801480e:	4413      	add	r3, r2
 8014810:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014814:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8014818:	4293      	cmp	r3, r2
 801481a:	d10b      	bne.n	8014834 <MAP_makeContourMap_dijkstra_modoki+0x23c>
								us_cmap[y + 1][x] = uc_new;
 801481c:	8abb      	ldrh	r3, [r7, #20]
 801481e:	1c5a      	adds	r2, r3, #1
 8014820:	8afb      	ldrh	r3, [r7, #22]
 8014822:	4987      	ldr	r1, [pc, #540]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8014824:	0152      	lsls	r2, r2, #5
 8014826:	4413      	add	r3, r2
 8014828:	89fa      	ldrh	r2, [r7, #14]
 801482a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801482e:	89bb      	ldrh	r3, [r7, #12]
 8014830:	3301      	adds	r3, #1
 8014832:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 8014834:	7afb      	ldrb	r3, [r7, #11]
 8014836:	f003 0302 	and.w	r3, r3, #2
 801483a:	2b00      	cmp	r3, #0
 801483c:	d11a      	bne.n	8014874 <MAP_makeContourMap_dijkstra_modoki+0x27c>
 801483e:	8afb      	ldrh	r3, [r7, #22]
 8014840:	2b1f      	cmp	r3, #31
 8014842:	d017      	beq.n	8014874 <MAP_makeContourMap_dijkstra_modoki+0x27c>
							if (us_cmap[y][x + 1] == MAP_SMAP_MAX_VAL - 1) {
 8014844:	8aba      	ldrh	r2, [r7, #20]
 8014846:	8afb      	ldrh	r3, [r7, #22]
 8014848:	3301      	adds	r3, #1
 801484a:	497d      	ldr	r1, [pc, #500]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 801484c:	0152      	lsls	r2, r2, #5
 801484e:	4413      	add	r3, r2
 8014850:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014854:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8014858:	4293      	cmp	r3, r2
 801485a:	d10b      	bne.n	8014874 <MAP_makeContourMap_dijkstra_modoki+0x27c>
								us_cmap[y][x + 1] = uc_new;
 801485c:	8aba      	ldrh	r2, [r7, #20]
 801485e:	8afb      	ldrh	r3, [r7, #22]
 8014860:	3301      	adds	r3, #1
 8014862:	4977      	ldr	r1, [pc, #476]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8014864:	0152      	lsls	r2, r2, #5
 8014866:	4413      	add	r3, r2
 8014868:	89fa      	ldrh	r2, [r7, #14]
 801486a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801486e:	89bb      	ldrh	r3, [r7, #12]
 8014870:	3301      	adds	r3, #1
 8014872:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 8014874:	7afb      	ldrb	r3, [r7, #11]
 8014876:	f003 0304 	and.w	r3, r3, #4
 801487a:	2b00      	cmp	r3, #0
 801487c:	d11a      	bne.n	80148b4 <MAP_makeContourMap_dijkstra_modoki+0x2bc>
 801487e:	8abb      	ldrh	r3, [r7, #20]
 8014880:	2b00      	cmp	r3, #0
 8014882:	d017      	beq.n	80148b4 <MAP_makeContourMap_dijkstra_modoki+0x2bc>
							if (us_cmap[y - 1][x] == MAP_SMAP_MAX_VAL - 1) {
 8014884:	8abb      	ldrh	r3, [r7, #20]
 8014886:	1e5a      	subs	r2, r3, #1
 8014888:	8afb      	ldrh	r3, [r7, #22]
 801488a:	496d      	ldr	r1, [pc, #436]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 801488c:	0152      	lsls	r2, r2, #5
 801488e:	4413      	add	r3, r2
 8014890:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014894:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8014898:	4293      	cmp	r3, r2
 801489a:	d10b      	bne.n	80148b4 <MAP_makeContourMap_dijkstra_modoki+0x2bc>
								us_cmap[y - 1][x] = uc_new;
 801489c:	8abb      	ldrh	r3, [r7, #20]
 801489e:	1e5a      	subs	r2, r3, #1
 80148a0:	8afb      	ldrh	r3, [r7, #22]
 80148a2:	4967      	ldr	r1, [pc, #412]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 80148a4:	0152      	lsls	r2, r2, #5
 80148a6:	4413      	add	r3, r2
 80148a8:	89fa      	ldrh	r2, [r7, #14]
 80148aa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80148ae:	89bb      	ldrh	r3, [r7, #12]
 80148b0:	3301      	adds	r3, #1
 80148b2:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 80148b4:	7afb      	ldrb	r3, [r7, #11]
 80148b6:	f003 0308 	and.w	r3, r3, #8
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	f040 813b 	bne.w	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
 80148c0:	8afb      	ldrh	r3, [r7, #22]
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	f000 8137 	beq.w	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
							if (us_cmap[y][x - 1] == MAP_SMAP_MAX_VAL - 1) {
 80148c8:	8aba      	ldrh	r2, [r7, #20]
 80148ca:	8afb      	ldrh	r3, [r7, #22]
 80148cc:	3b01      	subs	r3, #1
 80148ce:	495c      	ldr	r1, [pc, #368]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 80148d0:	0152      	lsls	r2, r2, #5
 80148d2:	4413      	add	r3, r2
 80148d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80148d8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80148dc:	4293      	cmp	r3, r2
 80148de:	f040 812a 	bne.w	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
								us_cmap[y][x - 1] = uc_new;
 80148e2:	8aba      	ldrh	r2, [r7, #20]
 80148e4:	8afb      	ldrh	r3, [r7, #22]
 80148e6:	3b01      	subs	r3, #1
 80148e8:	4955      	ldr	r1, [pc, #340]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 80148ea:	0152      	lsls	r2, r2, #5
 80148ec:	4413      	add	r3, r2
 80148ee:	89fa      	ldrh	r2, [r7, #14]
 80148f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80148f4:	89bb      	ldrh	r3, [r7, #12]
 80148f6:	3301      	adds	r3, #1
 80148f8:	81bb      	strh	r3, [r7, #12]
 80148fa:	e11c      	b.n	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
							}
						}
					}
					/*  */
					else {
						if (((uc_wallData & 0x11) == 0x10) && (y != (MAP_Y_SIZE - 1))) {
 80148fc:	7afb      	ldrb	r3, [r7, #11]
 80148fe:	f003 0311 	and.w	r3, r3, #17
 8014902:	2b10      	cmp	r3, #16
 8014904:	d13f      	bne.n	8014986 <MAP_makeContourMap_dijkstra_modoki+0x38e>
 8014906:	8abb      	ldrh	r3, [r7, #20]
 8014908:	2b1f      	cmp	r3, #31
 801490a:	d03c      	beq.n	8014986 <MAP_makeContourMap_dijkstra_modoki+0x38e>
							if((g_Map_direction[y][x]&0x10) == 0x10){
 801490c:	8aba      	ldrh	r2, [r7, #20]
 801490e:	8afb      	ldrh	r3, [r7, #22]
 8014910:	494e      	ldr	r1, [pc, #312]	; (8014a4c <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8014912:	0152      	lsls	r2, r2, #5
 8014914:	440a      	add	r2, r1
 8014916:	4413      	add	r3, r2
 8014918:	781b      	ldrb	r3, [r3, #0]
 801491a:	f003 0310 	and.w	r3, r3, #16
 801491e:	2b00      	cmp	r3, #0
 8014920:	d003      	beq.n	801492a <MAP_makeContourMap_dijkstra_modoki+0x332>
								uc_new = uc_dase + 1;
 8014922:	8a3b      	ldrh	r3, [r7, #16]
 8014924:	3301      	adds	r3, #1
 8014926:	81fb      	strh	r3, [r7, #14]
 8014928:	e002      	b.n	8014930 <MAP_makeContourMap_dijkstra_modoki+0x338>
							}else{
								uc_new = uc_dase + 2;
 801492a:	8a3b      	ldrh	r3, [r7, #16]
 801492c:	3302      	adds	r3, #2
 801492e:	81fb      	strh	r3, [r7, #14]
							}
							if (us_cmap[y + 1][x] > uc_new) {
 8014930:	8abb      	ldrh	r3, [r7, #20]
 8014932:	1c5a      	adds	r2, r3, #1
 8014934:	8afb      	ldrh	r3, [r7, #22]
 8014936:	4942      	ldr	r1, [pc, #264]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8014938:	0152      	lsls	r2, r2, #5
 801493a:	4413      	add	r3, r2
 801493c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014940:	89fa      	ldrh	r2, [r7, #14]
 8014942:	429a      	cmp	r2, r3
 8014944:	d21f      	bcs.n	8014986 <MAP_makeContourMap_dijkstra_modoki+0x38e>
								us_cmap[y + 1][x] = uc_new;
 8014946:	8abb      	ldrh	r3, [r7, #20]
 8014948:	1c5a      	adds	r2, r3, #1
 801494a:	8afb      	ldrh	r3, [r7, #22]
 801494c:	493c      	ldr	r1, [pc, #240]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 801494e:	0152      	lsls	r2, r2, #5
 8014950:	4413      	add	r3, r2
 8014952:	89fa      	ldrh	r2, [r7, #14]
 8014954:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_Map_direction[y+1][x] |= 0x10;
 8014958:	8abb      	ldrh	r3, [r7, #20]
 801495a:	1c5a      	adds	r2, r3, #1
 801495c:	8afb      	ldrh	r3, [r7, #22]
 801495e:	493b      	ldr	r1, [pc, #236]	; (8014a4c <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8014960:	0152      	lsls	r2, r2, #5
 8014962:	440a      	add	r2, r1
 8014964:	4413      	add	r3, r2
 8014966:	7819      	ldrb	r1, [r3, #0]
 8014968:	8abb      	ldrh	r3, [r7, #20]
 801496a:	1c5a      	adds	r2, r3, #1
 801496c:	8afb      	ldrh	r3, [r7, #22]
 801496e:	f041 0110 	orr.w	r1, r1, #16
 8014972:	b2c8      	uxtb	r0, r1
 8014974:	4935      	ldr	r1, [pc, #212]	; (8014a4c <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8014976:	0152      	lsls	r2, r2, #5
 8014978:	440a      	add	r2, r1
 801497a:	4413      	add	r3, r2
 801497c:	4602      	mov	r2, r0
 801497e:	701a      	strb	r2, [r3, #0]
								uc_level++;
 8014980:	89bb      	ldrh	r3, [r7, #12]
 8014982:	3301      	adds	r3, #1
 8014984:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x22) == 0x20) && (x != (MAP_X_SIZE - 1))) {
 8014986:	7afb      	ldrb	r3, [r7, #11]
 8014988:	f003 0322 	and.w	r3, r3, #34	; 0x22
 801498c:	2b20      	cmp	r3, #32
 801498e:	d13f      	bne.n	8014a10 <MAP_makeContourMap_dijkstra_modoki+0x418>
 8014990:	8afb      	ldrh	r3, [r7, #22]
 8014992:	2b1f      	cmp	r3, #31
 8014994:	d03c      	beq.n	8014a10 <MAP_makeContourMap_dijkstra_modoki+0x418>
							if((g_Map_direction[y][x]&0x40) == 0x40){
 8014996:	8aba      	ldrh	r2, [r7, #20]
 8014998:	8afb      	ldrh	r3, [r7, #22]
 801499a:	492c      	ldr	r1, [pc, #176]	; (8014a4c <MAP_makeContourMap_dijkstra_modoki+0x454>)
 801499c:	0152      	lsls	r2, r2, #5
 801499e:	440a      	add	r2, r1
 80149a0:	4413      	add	r3, r2
 80149a2:	781b      	ldrb	r3, [r3, #0]
 80149a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d003      	beq.n	80149b4 <MAP_makeContourMap_dijkstra_modoki+0x3bc>
								uc_new = uc_dase + 1;
 80149ac:	8a3b      	ldrh	r3, [r7, #16]
 80149ae:	3301      	adds	r3, #1
 80149b0:	81fb      	strh	r3, [r7, #14]
 80149b2:	e002      	b.n	80149ba <MAP_makeContourMap_dijkstra_modoki+0x3c2>
							}else{
								uc_new = uc_dase + 2;
 80149b4:	8a3b      	ldrh	r3, [r7, #16]
 80149b6:	3302      	adds	r3, #2
 80149b8:	81fb      	strh	r3, [r7, #14]
							}
							if (us_cmap[y][x + 1] > uc_new) {
 80149ba:	8aba      	ldrh	r2, [r7, #20]
 80149bc:	8afb      	ldrh	r3, [r7, #22]
 80149be:	3301      	adds	r3, #1
 80149c0:	491f      	ldr	r1, [pc, #124]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 80149c2:	0152      	lsls	r2, r2, #5
 80149c4:	4413      	add	r3, r2
 80149c6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80149ca:	89fa      	ldrh	r2, [r7, #14]
 80149cc:	429a      	cmp	r2, r3
 80149ce:	d21f      	bcs.n	8014a10 <MAP_makeContourMap_dijkstra_modoki+0x418>
								us_cmap[y][x + 1] = uc_new;
 80149d0:	8aba      	ldrh	r2, [r7, #20]
 80149d2:	8afb      	ldrh	r3, [r7, #22]
 80149d4:	3301      	adds	r3, #1
 80149d6:	491a      	ldr	r1, [pc, #104]	; (8014a40 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 80149d8:	0152      	lsls	r2, r2, #5
 80149da:	4413      	add	r3, r2
 80149dc:	89fa      	ldrh	r2, [r7, #14]
 80149de:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_Map_direction[y][x+1] |= 0x40;
 80149e2:	8aba      	ldrh	r2, [r7, #20]
 80149e4:	8afb      	ldrh	r3, [r7, #22]
 80149e6:	3301      	adds	r3, #1
 80149e8:	4918      	ldr	r1, [pc, #96]	; (8014a4c <MAP_makeContourMap_dijkstra_modoki+0x454>)
 80149ea:	0152      	lsls	r2, r2, #5
 80149ec:	440a      	add	r2, r1
 80149ee:	4413      	add	r3, r2
 80149f0:	7819      	ldrb	r1, [r3, #0]
 80149f2:	8aba      	ldrh	r2, [r7, #20]
 80149f4:	8afb      	ldrh	r3, [r7, #22]
 80149f6:	3301      	adds	r3, #1
 80149f8:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80149fc:	b2c8      	uxtb	r0, r1
 80149fe:	4913      	ldr	r1, [pc, #76]	; (8014a4c <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8014a00:	0152      	lsls	r2, r2, #5
 8014a02:	440a      	add	r2, r1
 8014a04:	4413      	add	r3, r2
 8014a06:	4602      	mov	r2, r0
 8014a08:	701a      	strb	r2, [r3, #0]
								uc_level++;
 8014a0a:	89bb      	ldrh	r3, [r7, #12]
 8014a0c:	3301      	adds	r3, #1
 8014a0e:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x44) == 0x40) && (y != 0)) {
 8014a10:	7afb      	ldrb	r3, [r7, #11]
 8014a12:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8014a16:	2b40      	cmp	r3, #64	; 0x40
 8014a18:	d148      	bne.n	8014aac <MAP_makeContourMap_dijkstra_modoki+0x4b4>
 8014a1a:	8abb      	ldrh	r3, [r7, #20]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d045      	beq.n	8014aac <MAP_makeContourMap_dijkstra_modoki+0x4b4>
							if((g_Map_direction[y][x]&0x01) == 0x01){
 8014a20:	8aba      	ldrh	r2, [r7, #20]
 8014a22:	8afb      	ldrh	r3, [r7, #22]
 8014a24:	4909      	ldr	r1, [pc, #36]	; (8014a4c <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8014a26:	0152      	lsls	r2, r2, #5
 8014a28:	440a      	add	r2, r1
 8014a2a:	4413      	add	r3, r2
 8014a2c:	781b      	ldrb	r3, [r3, #0]
 8014a2e:	f003 0301 	and.w	r3, r3, #1
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d00c      	beq.n	8014a50 <MAP_makeContourMap_dijkstra_modoki+0x458>
								uc_new = uc_dase + 1;
 8014a36:	8a3b      	ldrh	r3, [r7, #16]
 8014a38:	3301      	adds	r3, #1
 8014a3a:	81fb      	strh	r3, [r7, #14]
 8014a3c:	e00b      	b.n	8014a56 <MAP_makeContourMap_dijkstra_modoki+0x45e>
 8014a3e:	bf00      	nop
 8014a40:	20000c78 	.word	0x20000c78
 8014a44:	20000854 	.word	0x20000854
 8014a48:	2000001a 	.word	0x2000001a
 8014a4c:	20000430 	.word	0x20000430
							}else{
								uc_new = uc_dase + 2;
 8014a50:	8a3b      	ldrh	r3, [r7, #16]
 8014a52:	3302      	adds	r3, #2
 8014a54:	81fb      	strh	r3, [r7, #14]
							}
							if (us_cmap[y - 1][x] > uc_new) {
 8014a56:	8abb      	ldrh	r3, [r7, #20]
 8014a58:	1e5a      	subs	r2, r3, #1
 8014a5a:	8afb      	ldrh	r3, [r7, #22]
 8014a5c:	4949      	ldr	r1, [pc, #292]	; (8014b84 <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 8014a5e:	0152      	lsls	r2, r2, #5
 8014a60:	4413      	add	r3, r2
 8014a62:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014a66:	89fa      	ldrh	r2, [r7, #14]
 8014a68:	429a      	cmp	r2, r3
 8014a6a:	d21f      	bcs.n	8014aac <MAP_makeContourMap_dijkstra_modoki+0x4b4>
								us_cmap[y - 1][x] = uc_new;
 8014a6c:	8abb      	ldrh	r3, [r7, #20]
 8014a6e:	1e5a      	subs	r2, r3, #1
 8014a70:	8afb      	ldrh	r3, [r7, #22]
 8014a72:	4944      	ldr	r1, [pc, #272]	; (8014b84 <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 8014a74:	0152      	lsls	r2, r2, #5
 8014a76:	4413      	add	r3, r2
 8014a78:	89fa      	ldrh	r2, [r7, #14]
 8014a7a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_Map_direction[y-1][x] |= 0x01;
 8014a7e:	8abb      	ldrh	r3, [r7, #20]
 8014a80:	1e5a      	subs	r2, r3, #1
 8014a82:	8afb      	ldrh	r3, [r7, #22]
 8014a84:	4940      	ldr	r1, [pc, #256]	; (8014b88 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 8014a86:	0152      	lsls	r2, r2, #5
 8014a88:	440a      	add	r2, r1
 8014a8a:	4413      	add	r3, r2
 8014a8c:	7819      	ldrb	r1, [r3, #0]
 8014a8e:	8abb      	ldrh	r3, [r7, #20]
 8014a90:	1e5a      	subs	r2, r3, #1
 8014a92:	8afb      	ldrh	r3, [r7, #22]
 8014a94:	f041 0101 	orr.w	r1, r1, #1
 8014a98:	b2c8      	uxtb	r0, r1
 8014a9a:	493b      	ldr	r1, [pc, #236]	; (8014b88 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 8014a9c:	0152      	lsls	r2, r2, #5
 8014a9e:	440a      	add	r2, r1
 8014aa0:	4413      	add	r3, r2
 8014aa2:	4602      	mov	r2, r0
 8014aa4:	701a      	strb	r2, [r3, #0]
								uc_level++;
 8014aa6:	89bb      	ldrh	r3, [r7, #12]
 8014aa8:	3301      	adds	r3, #1
 8014aaa:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x88) == 0x80) && (x != 0)) {
 8014aac:	7afb      	ldrb	r3, [r7, #11]
 8014aae:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8014ab2:	2b80      	cmp	r3, #128	; 0x80
 8014ab4:	d13f      	bne.n	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
 8014ab6:	8afb      	ldrh	r3, [r7, #22]
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d03c      	beq.n	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
							if((g_Map_direction[y][x]&0x04) == 0x04){
 8014abc:	8aba      	ldrh	r2, [r7, #20]
 8014abe:	8afb      	ldrh	r3, [r7, #22]
 8014ac0:	4931      	ldr	r1, [pc, #196]	; (8014b88 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 8014ac2:	0152      	lsls	r2, r2, #5
 8014ac4:	440a      	add	r2, r1
 8014ac6:	4413      	add	r3, r2
 8014ac8:	781b      	ldrb	r3, [r3, #0]
 8014aca:	f003 0304 	and.w	r3, r3, #4
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d003      	beq.n	8014ada <MAP_makeContourMap_dijkstra_modoki+0x4e2>
								uc_new = uc_dase + 1;
 8014ad2:	8a3b      	ldrh	r3, [r7, #16]
 8014ad4:	3301      	adds	r3, #1
 8014ad6:	81fb      	strh	r3, [r7, #14]
 8014ad8:	e002      	b.n	8014ae0 <MAP_makeContourMap_dijkstra_modoki+0x4e8>
							}else{
								uc_new = uc_dase + 2;
 8014ada:	8a3b      	ldrh	r3, [r7, #16]
 8014adc:	3302      	adds	r3, #2
 8014ade:	81fb      	strh	r3, [r7, #14]
							}
							if (us_cmap[y][x - 1] > uc_new) {
 8014ae0:	8aba      	ldrh	r2, [r7, #20]
 8014ae2:	8afb      	ldrh	r3, [r7, #22]
 8014ae4:	3b01      	subs	r3, #1
 8014ae6:	4927      	ldr	r1, [pc, #156]	; (8014b84 <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 8014ae8:	0152      	lsls	r2, r2, #5
 8014aea:	4413      	add	r3, r2
 8014aec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014af0:	89fa      	ldrh	r2, [r7, #14]
 8014af2:	429a      	cmp	r2, r3
 8014af4:	d21f      	bcs.n	8014b36 <MAP_makeContourMap_dijkstra_modoki+0x53e>
								us_cmap[y][x - 1] = uc_new;
 8014af6:	8aba      	ldrh	r2, [r7, #20]
 8014af8:	8afb      	ldrh	r3, [r7, #22]
 8014afa:	3b01      	subs	r3, #1
 8014afc:	4921      	ldr	r1, [pc, #132]	; (8014b84 <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 8014afe:	0152      	lsls	r2, r2, #5
 8014b00:	4413      	add	r3, r2
 8014b02:	89fa      	ldrh	r2, [r7, #14]
 8014b04:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_Map_direction[y][x-1] |= 0x04;
 8014b08:	8aba      	ldrh	r2, [r7, #20]
 8014b0a:	8afb      	ldrh	r3, [r7, #22]
 8014b0c:	3b01      	subs	r3, #1
 8014b0e:	491e      	ldr	r1, [pc, #120]	; (8014b88 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 8014b10:	0152      	lsls	r2, r2, #5
 8014b12:	440a      	add	r2, r1
 8014b14:	4413      	add	r3, r2
 8014b16:	7819      	ldrb	r1, [r3, #0]
 8014b18:	8aba      	ldrh	r2, [r7, #20]
 8014b1a:	8afb      	ldrh	r3, [r7, #22]
 8014b1c:	3b01      	subs	r3, #1
 8014b1e:	f041 0104 	orr.w	r1, r1, #4
 8014b22:	b2c8      	uxtb	r0, r1
 8014b24:	4918      	ldr	r1, [pc, #96]	; (8014b88 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 8014b26:	0152      	lsls	r2, r2, #5
 8014b28:	440a      	add	r2, r1
 8014b2a:	4413      	add	r3, r2
 8014b2c:	4602      	mov	r2, r0
 8014b2e:	701a      	strb	r2, [r3, #0]
								uc_level++;
 8014b30:	89bb      	ldrh	r3, [r7, #12]
 8014b32:	3301      	adds	r3, #1
 8014b34:	81bb      	strh	r3, [r7, #12]
							}
						}
					}
				}
				if(uc_dase != 4095)uc_level++;
 8014b36:	8a3b      	ldrh	r3, [r7, #16]
 8014b38:	f640 72ff 	movw	r2, #4095	; 0xfff
 8014b3c:	4293      	cmp	r3, r2
 8014b3e:	d002      	beq.n	8014b46 <MAP_makeContourMap_dijkstra_modoki+0x54e>
 8014b40:	89bb      	ldrh	r3, [r7, #12]
 8014b42:	3301      	adds	r3, #1
 8014b44:	81bb      	strh	r3, [r7, #12]
			for (x = 0; x < MAP_X_SIZE; x++) {
 8014b46:	8afb      	ldrh	r3, [r7, #22]
 8014b48:	3301      	adds	r3, #1
 8014b4a:	82fb      	strh	r3, [r7, #22]
 8014b4c:	8afb      	ldrh	r3, [r7, #22]
 8014b4e:	2b1f      	cmp	r3, #31
 8014b50:	f67f ae32 	bls.w	80147b8 <MAP_makeContourMap_dijkstra_modoki+0x1c0>
 8014b54:	e000      	b.n	8014b58 <MAP_makeContourMap_dijkstra_modoki+0x560>
					if (uc_max_x+1 < x) break;
 8014b56:	bf00      	nop
		for (y = 0; y < MAP_Y_SIZE; y++) {
 8014b58:	8abb      	ldrh	r3, [r7, #20]
 8014b5a:	3301      	adds	r3, #1
 8014b5c:	82bb      	strh	r3, [r7, #20]
 8014b5e:	8abb      	ldrh	r3, [r7, #20]
 8014b60:	2b1f      	cmp	r3, #31
 8014b62:	f67f ae11 	bls.w	8014788 <MAP_makeContourMap_dijkstra_modoki+0x190>
 8014b66:	e000      	b.n	8014b6a <MAP_makeContourMap_dijkstra_modoki+0x572>
			if (uc_max_y+1 < y) break;
 8014b68:	bf00      	nop
			}
		}
		uc_dase = uc_dase + 1;
 8014b6a:	8a3b      	ldrh	r3, [r7, #16]
 8014b6c:	3301      	adds	r3, #1
 8014b6e:	823b      	strh	r3, [r7, #16]
	} while (uc_level != 0);
 8014b70:	89bb      	ldrh	r3, [r7, #12]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	f47f ae00 	bne.w	8014778 <MAP_makeContourMap_dijkstra_modoki+0x180>

}
 8014b78:	bf00      	nop
 8014b7a:	bf00      	nop
 8014b7c:	3718      	adds	r7, #24
 8014b7e:	46bd      	mov	sp, r7
 8014b80:	bd80      	pop	{r7, pc}
 8014b82:	bf00      	nop
 8014b84:	20000c78 	.word	0x20000c78
 8014b88:	20000430 	.word	0x20000430

08014b8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8014b8c:	480d      	ldr	r0, [pc, #52]	; (8014bc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8014b8e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8014b90:	480d      	ldr	r0, [pc, #52]	; (8014bc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8014b92:	490e      	ldr	r1, [pc, #56]	; (8014bcc <LoopForever+0xa>)
  ldr r2, =_sidata
 8014b94:	4a0e      	ldr	r2, [pc, #56]	; (8014bd0 <LoopForever+0xe>)
  movs r3, #0
 8014b96:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8014b98:	e002      	b.n	8014ba0 <LoopCopyDataInit>

08014b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8014b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8014b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8014b9e:	3304      	adds	r3, #4

08014ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8014ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8014ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8014ba4:	d3f9      	bcc.n	8014b9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8014ba6:	4a0b      	ldr	r2, [pc, #44]	; (8014bd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8014ba8:	4c0b      	ldr	r4, [pc, #44]	; (8014bd8 <LoopForever+0x16>)
  movs r3, #0
 8014baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8014bac:	e001      	b.n	8014bb2 <LoopFillZerobss>

08014bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8014bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8014bb0:	3204      	adds	r2, #4

08014bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8014bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8014bb4:	d3fb      	bcc.n	8014bae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8014bb6:	f7ef fc1b 	bl	80043f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8014bba:	f002 fe39 	bl	8017830 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8014bbe:	f7ed fcf1 	bl	80025a4 <main>

08014bc2 <LoopForever>:

LoopForever:
    b LoopForever
 8014bc2:	e7fe      	b.n	8014bc2 <LoopForever>
  ldr   r0, =_estack
 8014bc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8014bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8014bcc:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8014bd0:	0801d0c8 	.word	0x0801d0c8
  ldr r2, =_sbss
 8014bd4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8014bd8:	2000e754 	.word	0x2000e754

08014bdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8014bdc:	e7fe      	b.n	8014bdc <ADC1_2_IRQHandler>

08014bde <LL_ADC_REG_SetSequencerLength>:
{
 8014bde:	b480      	push	{r7}
 8014be0:	b083      	sub	sp, #12
 8014be2:	af00      	add	r7, sp, #0
 8014be4:	6078      	str	r0, [r7, #4]
 8014be6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014bec:	f023 020f 	bic.w	r2, r3, #15
 8014bf0:	683b      	ldr	r3, [r7, #0]
 8014bf2:	431a      	orrs	r2, r3
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8014bf8:	bf00      	nop
 8014bfa:	370c      	adds	r7, #12
 8014bfc:	46bd      	mov	sp, r7
 8014bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c02:	4770      	bx	lr

08014c04 <LL_ADC_IsEnabled>:
{
 8014c04:	b480      	push	{r7}
 8014c06:	b083      	sub	sp, #12
 8014c08:	af00      	add	r7, sp, #0
 8014c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	689b      	ldr	r3, [r3, #8]
 8014c10:	f003 0301 	and.w	r3, r3, #1
 8014c14:	2b01      	cmp	r3, #1
 8014c16:	d101      	bne.n	8014c1c <LL_ADC_IsEnabled+0x18>
 8014c18:	2301      	movs	r3, #1
 8014c1a:	e000      	b.n	8014c1e <LL_ADC_IsEnabled+0x1a>
 8014c1c:	2300      	movs	r3, #0
}
 8014c1e:	4618      	mov	r0, r3
 8014c20:	370c      	adds	r7, #12
 8014c22:	46bd      	mov	sp, r7
 8014c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c28:	4770      	bx	lr
	...

08014c2c <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8014c2c:	b590      	push	{r4, r7, lr}
 8014c2e:	b085      	sub	sp, #20
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	6078      	str	r0, [r7, #4]
 8014c34:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8014c36:	2300      	movs	r3, #0
 8014c38:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8014c3a:	687b      	ldr	r3, [r7, #4]
 8014c3c:	4a27      	ldr	r2, [pc, #156]	; (8014cdc <LL_ADC_CommonInit+0xb0>)
 8014c3e:	4293      	cmp	r3, r2
 8014c40:	d10f      	bne.n	8014c62 <LL_ADC_CommonInit+0x36>
 8014c42:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8014c46:	f7ff ffdd 	bl	8014c04 <LL_ADC_IsEnabled>
 8014c4a:	4604      	mov	r4, r0
 8014c4c:	4824      	ldr	r0, [pc, #144]	; (8014ce0 <LL_ADC_CommonInit+0xb4>)
 8014c4e:	f7ff ffd9 	bl	8014c04 <LL_ADC_IsEnabled>
 8014c52:	4603      	mov	r3, r0
 8014c54:	4323      	orrs	r3, r4
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	bf0c      	ite	eq
 8014c5a:	2301      	moveq	r3, #1
 8014c5c:	2300      	movne	r3, #0
 8014c5e:	b2db      	uxtb	r3, r3
 8014c60:	e012      	b.n	8014c88 <LL_ADC_CommonInit+0x5c>
 8014c62:	4820      	ldr	r0, [pc, #128]	; (8014ce4 <LL_ADC_CommonInit+0xb8>)
 8014c64:	f7ff ffce 	bl	8014c04 <LL_ADC_IsEnabled>
 8014c68:	4604      	mov	r4, r0
 8014c6a:	481f      	ldr	r0, [pc, #124]	; (8014ce8 <LL_ADC_CommonInit+0xbc>)
 8014c6c:	f7ff ffca 	bl	8014c04 <LL_ADC_IsEnabled>
 8014c70:	4603      	mov	r3, r0
 8014c72:	431c      	orrs	r4, r3
 8014c74:	481d      	ldr	r0, [pc, #116]	; (8014cec <LL_ADC_CommonInit+0xc0>)
 8014c76:	f7ff ffc5 	bl	8014c04 <LL_ADC_IsEnabled>
 8014c7a:	4603      	mov	r3, r0
 8014c7c:	4323      	orrs	r3, r4
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	bf0c      	ite	eq
 8014c82:	2301      	moveq	r3, #1
 8014c84:	2300      	movne	r3, #0
 8014c86:	b2db      	uxtb	r3, r3
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d020      	beq.n	8014cce <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8014c8c:	683b      	ldr	r3, [r7, #0]
 8014c8e:	685b      	ldr	r3, [r3, #4]
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d012      	beq.n	8014cba <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	689a      	ldr	r2, [r3, #8]
 8014c98:	4b15      	ldr	r3, [pc, #84]	; (8014cf0 <LL_ADC_CommonInit+0xc4>)
 8014c9a:	4013      	ands	r3, r2
 8014c9c:	683a      	ldr	r2, [r7, #0]
 8014c9e:	6811      	ldr	r1, [r2, #0]
 8014ca0:	683a      	ldr	r2, [r7, #0]
 8014ca2:	6852      	ldr	r2, [r2, #4]
 8014ca4:	4311      	orrs	r1, r2
 8014ca6:	683a      	ldr	r2, [r7, #0]
 8014ca8:	6892      	ldr	r2, [r2, #8]
 8014caa:	4311      	orrs	r1, r2
 8014cac:	683a      	ldr	r2, [r7, #0]
 8014cae:	68d2      	ldr	r2, [r2, #12]
 8014cb0:	430a      	orrs	r2, r1
 8014cb2:	431a      	orrs	r2, r3
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	609a      	str	r2, [r3, #8]
 8014cb8:	e00b      	b.n	8014cd2 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	689a      	ldr	r2, [r3, #8]
 8014cbe:	4b0c      	ldr	r3, [pc, #48]	; (8014cf0 <LL_ADC_CommonInit+0xc4>)
 8014cc0:	4013      	ands	r3, r2
 8014cc2:	683a      	ldr	r2, [r7, #0]
 8014cc4:	6812      	ldr	r2, [r2, #0]
 8014cc6:	431a      	orrs	r2, r3
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	609a      	str	r2, [r3, #8]
 8014ccc:	e001      	b.n	8014cd2 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8014cce:	2301      	movs	r3, #1
 8014cd0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8014cd4:	4618      	mov	r0, r3
 8014cd6:	3714      	adds	r7, #20
 8014cd8:	46bd      	mov	sp, r7
 8014cda:	bd90      	pop	{r4, r7, pc}
 8014cdc:	50000300 	.word	0x50000300
 8014ce0:	50000100 	.word	0x50000100
 8014ce4:	50000400 	.word	0x50000400
 8014ce8:	50000500 	.word	0x50000500
 8014cec:	50000600 	.word	0x50000600
 8014cf0:	ffc030e0 	.word	0xffc030e0

08014cf4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8014cf4:	b580      	push	{r7, lr}
 8014cf6:	b084      	sub	sp, #16
 8014cf8:	af00      	add	r7, sp, #0
 8014cfa:	6078      	str	r0, [r7, #4]
 8014cfc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8014cfe:	2300      	movs	r3, #0
 8014d00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8014d02:	6878      	ldr	r0, [r7, #4]
 8014d04:	f7ff ff7e 	bl	8014c04 <LL_ADC_IsEnabled>
 8014d08:	4603      	mov	r3, r0
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d111      	bne.n	8014d32 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	68db      	ldr	r3, [r3, #12]
 8014d12:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8014d16:	f023 0318 	bic.w	r3, r3, #24
 8014d1a:	683a      	ldr	r2, [r7, #0]
 8014d1c:	6811      	ldr	r1, [r2, #0]
 8014d1e:	683a      	ldr	r2, [r7, #0]
 8014d20:	6852      	ldr	r2, [r2, #4]
 8014d22:	4311      	orrs	r1, r2
 8014d24:	683a      	ldr	r2, [r7, #0]
 8014d26:	6892      	ldr	r2, [r2, #8]
 8014d28:	430a      	orrs	r2, r1
 8014d2a:	431a      	orrs	r2, r3
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	60da      	str	r2, [r3, #12]
 8014d30:	e001      	b.n	8014d36 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8014d32:	2301      	movs	r3, #1
 8014d34:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8014d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3710      	adds	r7, #16
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd80      	pop	{r7, pc}

08014d40 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b084      	sub	sp, #16
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
 8014d48:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8014d4a:	2300      	movs	r3, #0
 8014d4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8014d4e:	6878      	ldr	r0, [r7, #4]
 8014d50:	f7ff ff58 	bl	8014c04 <LL_ADC_IsEnabled>
 8014d54:	4603      	mov	r3, r0
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d132      	bne.n	8014dc0 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8014d5a:	683b      	ldr	r3, [r7, #0]
 8014d5c:	685b      	ldr	r3, [r3, #4]
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d015      	beq.n	8014d8e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	68da      	ldr	r2, [r3, #12]
 8014d66:	4b1a      	ldr	r3, [pc, #104]	; (8014dd0 <LL_ADC_REG_Init+0x90>)
 8014d68:	4013      	ands	r3, r2
 8014d6a:	683a      	ldr	r2, [r7, #0]
 8014d6c:	6811      	ldr	r1, [r2, #0]
 8014d6e:	683a      	ldr	r2, [r7, #0]
 8014d70:	6892      	ldr	r2, [r2, #8]
 8014d72:	4311      	orrs	r1, r2
 8014d74:	683a      	ldr	r2, [r7, #0]
 8014d76:	68d2      	ldr	r2, [r2, #12]
 8014d78:	4311      	orrs	r1, r2
 8014d7a:	683a      	ldr	r2, [r7, #0]
 8014d7c:	6912      	ldr	r2, [r2, #16]
 8014d7e:	4311      	orrs	r1, r2
 8014d80:	683a      	ldr	r2, [r7, #0]
 8014d82:	6952      	ldr	r2, [r2, #20]
 8014d84:	430a      	orrs	r2, r1
 8014d86:	431a      	orrs	r2, r3
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	60da      	str	r2, [r3, #12]
 8014d8c:	e011      	b.n	8014db2 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	68da      	ldr	r2, [r3, #12]
 8014d92:	4b0f      	ldr	r3, [pc, #60]	; (8014dd0 <LL_ADC_REG_Init+0x90>)
 8014d94:	4013      	ands	r3, r2
 8014d96:	683a      	ldr	r2, [r7, #0]
 8014d98:	6811      	ldr	r1, [r2, #0]
 8014d9a:	683a      	ldr	r2, [r7, #0]
 8014d9c:	68d2      	ldr	r2, [r2, #12]
 8014d9e:	4311      	orrs	r1, r2
 8014da0:	683a      	ldr	r2, [r7, #0]
 8014da2:	6912      	ldr	r2, [r2, #16]
 8014da4:	4311      	orrs	r1, r2
 8014da6:	683a      	ldr	r2, [r7, #0]
 8014da8:	6952      	ldr	r2, [r2, #20]
 8014daa:	430a      	orrs	r2, r1
 8014dac:	431a      	orrs	r2, r3
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8014db2:	683b      	ldr	r3, [r7, #0]
 8014db4:	685b      	ldr	r3, [r3, #4]
 8014db6:	4619      	mov	r1, r3
 8014db8:	6878      	ldr	r0, [r7, #4]
 8014dba:	f7ff ff10 	bl	8014bde <LL_ADC_REG_SetSequencerLength>
 8014dbe:	e001      	b.n	8014dc4 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8014dc0:	2301      	movs	r3, #1
 8014dc2:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8014dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8014dc6:	4618      	mov	r0, r3
 8014dc8:	3710      	adds	r7, #16
 8014dca:	46bd      	mov	sp, r7
 8014dcc:	bd80      	pop	{r7, pc}
 8014dce:	bf00      	nop
 8014dd0:	fff0c01c 	.word	0xfff0c01c

08014dd4 <LL_GPIO_SetPinMode>:
{
 8014dd4:	b480      	push	{r7}
 8014dd6:	b08b      	sub	sp, #44	; 0x2c
 8014dd8:	af00      	add	r7, sp, #0
 8014dda:	60f8      	str	r0, [r7, #12]
 8014ddc:	60b9      	str	r1, [r7, #8]
 8014dde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8014de0:	68fb      	ldr	r3, [r7, #12]
 8014de2:	681a      	ldr	r2, [r3, #0]
 8014de4:	68bb      	ldr	r3, [r7, #8]
 8014de6:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014de8:	697b      	ldr	r3, [r7, #20]
 8014dea:	fa93 f3a3 	rbit	r3, r3
 8014dee:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8014df0:	693b      	ldr	r3, [r7, #16]
 8014df2:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8014df4:	69bb      	ldr	r3, [r7, #24]
 8014df6:	2b00      	cmp	r3, #0
 8014df8:	d101      	bne.n	8014dfe <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8014dfa:	2320      	movs	r3, #32
 8014dfc:	e003      	b.n	8014e06 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8014dfe:	69bb      	ldr	r3, [r7, #24]
 8014e00:	fab3 f383 	clz	r3, r3
 8014e04:	b2db      	uxtb	r3, r3
 8014e06:	005b      	lsls	r3, r3, #1
 8014e08:	2103      	movs	r1, #3
 8014e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8014e0e:	43db      	mvns	r3, r3
 8014e10:	401a      	ands	r2, r3
 8014e12:	68bb      	ldr	r3, [r7, #8]
 8014e14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014e16:	6a3b      	ldr	r3, [r7, #32]
 8014e18:	fa93 f3a3 	rbit	r3, r3
 8014e1c:	61fb      	str	r3, [r7, #28]
  return result;
 8014e1e:	69fb      	ldr	r3, [r7, #28]
 8014e20:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8014e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d101      	bne.n	8014e2c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8014e28:	2320      	movs	r3, #32
 8014e2a:	e003      	b.n	8014e34 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8014e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e2e:	fab3 f383 	clz	r3, r3
 8014e32:	b2db      	uxtb	r3, r3
 8014e34:	005b      	lsls	r3, r3, #1
 8014e36:	6879      	ldr	r1, [r7, #4]
 8014e38:	fa01 f303 	lsl.w	r3, r1, r3
 8014e3c:	431a      	orrs	r2, r3
 8014e3e:	68fb      	ldr	r3, [r7, #12]
 8014e40:	601a      	str	r2, [r3, #0]
}
 8014e42:	bf00      	nop
 8014e44:	372c      	adds	r7, #44	; 0x2c
 8014e46:	46bd      	mov	sp, r7
 8014e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e4c:	4770      	bx	lr

08014e4e <LL_GPIO_SetPinOutputType>:
{
 8014e4e:	b480      	push	{r7}
 8014e50:	b085      	sub	sp, #20
 8014e52:	af00      	add	r7, sp, #0
 8014e54:	60f8      	str	r0, [r7, #12]
 8014e56:	60b9      	str	r1, [r7, #8]
 8014e58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	685a      	ldr	r2, [r3, #4]
 8014e5e:	68bb      	ldr	r3, [r7, #8]
 8014e60:	43db      	mvns	r3, r3
 8014e62:	401a      	ands	r2, r3
 8014e64:	68bb      	ldr	r3, [r7, #8]
 8014e66:	6879      	ldr	r1, [r7, #4]
 8014e68:	fb01 f303 	mul.w	r3, r1, r3
 8014e6c:	431a      	orrs	r2, r3
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	605a      	str	r2, [r3, #4]
}
 8014e72:	bf00      	nop
 8014e74:	3714      	adds	r7, #20
 8014e76:	46bd      	mov	sp, r7
 8014e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e7c:	4770      	bx	lr

08014e7e <LL_GPIO_SetPinSpeed>:
{
 8014e7e:	b480      	push	{r7}
 8014e80:	b08b      	sub	sp, #44	; 0x2c
 8014e82:	af00      	add	r7, sp, #0
 8014e84:	60f8      	str	r0, [r7, #12]
 8014e86:	60b9      	str	r1, [r7, #8]
 8014e88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	689a      	ldr	r2, [r3, #8]
 8014e8e:	68bb      	ldr	r3, [r7, #8]
 8014e90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014e92:	697b      	ldr	r3, [r7, #20]
 8014e94:	fa93 f3a3 	rbit	r3, r3
 8014e98:	613b      	str	r3, [r7, #16]
  return result;
 8014e9a:	693b      	ldr	r3, [r7, #16]
 8014e9c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8014e9e:	69bb      	ldr	r3, [r7, #24]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d101      	bne.n	8014ea8 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8014ea4:	2320      	movs	r3, #32
 8014ea6:	e003      	b.n	8014eb0 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8014ea8:	69bb      	ldr	r3, [r7, #24]
 8014eaa:	fab3 f383 	clz	r3, r3
 8014eae:	b2db      	uxtb	r3, r3
 8014eb0:	005b      	lsls	r3, r3, #1
 8014eb2:	2103      	movs	r1, #3
 8014eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8014eb8:	43db      	mvns	r3, r3
 8014eba:	401a      	ands	r2, r3
 8014ebc:	68bb      	ldr	r3, [r7, #8]
 8014ebe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014ec0:	6a3b      	ldr	r3, [r7, #32]
 8014ec2:	fa93 f3a3 	rbit	r3, r3
 8014ec6:	61fb      	str	r3, [r7, #28]
  return result;
 8014ec8:	69fb      	ldr	r3, [r7, #28]
 8014eca:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8014ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d101      	bne.n	8014ed6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8014ed2:	2320      	movs	r3, #32
 8014ed4:	e003      	b.n	8014ede <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8014ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ed8:	fab3 f383 	clz	r3, r3
 8014edc:	b2db      	uxtb	r3, r3
 8014ede:	005b      	lsls	r3, r3, #1
 8014ee0:	6879      	ldr	r1, [r7, #4]
 8014ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8014ee6:	431a      	orrs	r2, r3
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	609a      	str	r2, [r3, #8]
}
 8014eec:	bf00      	nop
 8014eee:	372c      	adds	r7, #44	; 0x2c
 8014ef0:	46bd      	mov	sp, r7
 8014ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ef6:	4770      	bx	lr

08014ef8 <LL_GPIO_SetPinPull>:
{
 8014ef8:	b480      	push	{r7}
 8014efa:	b08b      	sub	sp, #44	; 0x2c
 8014efc:	af00      	add	r7, sp, #0
 8014efe:	60f8      	str	r0, [r7, #12]
 8014f00:	60b9      	str	r1, [r7, #8]
 8014f02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	68da      	ldr	r2, [r3, #12]
 8014f08:	68bb      	ldr	r3, [r7, #8]
 8014f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014f0c:	697b      	ldr	r3, [r7, #20]
 8014f0e:	fa93 f3a3 	rbit	r3, r3
 8014f12:	613b      	str	r3, [r7, #16]
  return result;
 8014f14:	693b      	ldr	r3, [r7, #16]
 8014f16:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8014f18:	69bb      	ldr	r3, [r7, #24]
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d101      	bne.n	8014f22 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8014f1e:	2320      	movs	r3, #32
 8014f20:	e003      	b.n	8014f2a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8014f22:	69bb      	ldr	r3, [r7, #24]
 8014f24:	fab3 f383 	clz	r3, r3
 8014f28:	b2db      	uxtb	r3, r3
 8014f2a:	005b      	lsls	r3, r3, #1
 8014f2c:	2103      	movs	r1, #3
 8014f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8014f32:	43db      	mvns	r3, r3
 8014f34:	401a      	ands	r2, r3
 8014f36:	68bb      	ldr	r3, [r7, #8]
 8014f38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014f3a:	6a3b      	ldr	r3, [r7, #32]
 8014f3c:	fa93 f3a3 	rbit	r3, r3
 8014f40:	61fb      	str	r3, [r7, #28]
  return result;
 8014f42:	69fb      	ldr	r3, [r7, #28]
 8014f44:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8014f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	d101      	bne.n	8014f50 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8014f4c:	2320      	movs	r3, #32
 8014f4e:	e003      	b.n	8014f58 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8014f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f52:	fab3 f383 	clz	r3, r3
 8014f56:	b2db      	uxtb	r3, r3
 8014f58:	005b      	lsls	r3, r3, #1
 8014f5a:	6879      	ldr	r1, [r7, #4]
 8014f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8014f60:	431a      	orrs	r2, r3
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	60da      	str	r2, [r3, #12]
}
 8014f66:	bf00      	nop
 8014f68:	372c      	adds	r7, #44	; 0x2c
 8014f6a:	46bd      	mov	sp, r7
 8014f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f70:	4770      	bx	lr

08014f72 <LL_GPIO_SetAFPin_0_7>:
{
 8014f72:	b480      	push	{r7}
 8014f74:	b08b      	sub	sp, #44	; 0x2c
 8014f76:	af00      	add	r7, sp, #0
 8014f78:	60f8      	str	r0, [r7, #12]
 8014f7a:	60b9      	str	r1, [r7, #8]
 8014f7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8014f7e:	68fb      	ldr	r3, [r7, #12]
 8014f80:	6a1a      	ldr	r2, [r3, #32]
 8014f82:	68bb      	ldr	r3, [r7, #8]
 8014f84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014f86:	697b      	ldr	r3, [r7, #20]
 8014f88:	fa93 f3a3 	rbit	r3, r3
 8014f8c:	613b      	str	r3, [r7, #16]
  return result;
 8014f8e:	693b      	ldr	r3, [r7, #16]
 8014f90:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8014f92:	69bb      	ldr	r3, [r7, #24]
 8014f94:	2b00      	cmp	r3, #0
 8014f96:	d101      	bne.n	8014f9c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8014f98:	2320      	movs	r3, #32
 8014f9a:	e003      	b.n	8014fa4 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8014f9c:	69bb      	ldr	r3, [r7, #24]
 8014f9e:	fab3 f383 	clz	r3, r3
 8014fa2:	b2db      	uxtb	r3, r3
 8014fa4:	009b      	lsls	r3, r3, #2
 8014fa6:	210f      	movs	r1, #15
 8014fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8014fac:	43db      	mvns	r3, r3
 8014fae:	401a      	ands	r2, r3
 8014fb0:	68bb      	ldr	r3, [r7, #8]
 8014fb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014fb4:	6a3b      	ldr	r3, [r7, #32]
 8014fb6:	fa93 f3a3 	rbit	r3, r3
 8014fba:	61fb      	str	r3, [r7, #28]
  return result;
 8014fbc:	69fb      	ldr	r3, [r7, #28]
 8014fbe:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8014fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d101      	bne.n	8014fca <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8014fc6:	2320      	movs	r3, #32
 8014fc8:	e003      	b.n	8014fd2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8014fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fcc:	fab3 f383 	clz	r3, r3
 8014fd0:	b2db      	uxtb	r3, r3
 8014fd2:	009b      	lsls	r3, r3, #2
 8014fd4:	6879      	ldr	r1, [r7, #4]
 8014fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8014fda:	431a      	orrs	r2, r3
 8014fdc:	68fb      	ldr	r3, [r7, #12]
 8014fde:	621a      	str	r2, [r3, #32]
}
 8014fe0:	bf00      	nop
 8014fe2:	372c      	adds	r7, #44	; 0x2c
 8014fe4:	46bd      	mov	sp, r7
 8014fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fea:	4770      	bx	lr

08014fec <LL_GPIO_SetAFPin_8_15>:
{
 8014fec:	b480      	push	{r7}
 8014fee:	b08b      	sub	sp, #44	; 0x2c
 8014ff0:	af00      	add	r7, sp, #0
 8014ff2:	60f8      	str	r0, [r7, #12]
 8014ff4:	60b9      	str	r1, [r7, #8]
 8014ff6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8014ff8:	68fb      	ldr	r3, [r7, #12]
 8014ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014ffc:	68bb      	ldr	r3, [r7, #8]
 8014ffe:	0a1b      	lsrs	r3, r3, #8
 8015000:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8015002:	697b      	ldr	r3, [r7, #20]
 8015004:	fa93 f3a3 	rbit	r3, r3
 8015008:	613b      	str	r3, [r7, #16]
  return result;
 801500a:	693b      	ldr	r3, [r7, #16]
 801500c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801500e:	69bb      	ldr	r3, [r7, #24]
 8015010:	2b00      	cmp	r3, #0
 8015012:	d101      	bne.n	8015018 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8015014:	2320      	movs	r3, #32
 8015016:	e003      	b.n	8015020 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8015018:	69bb      	ldr	r3, [r7, #24]
 801501a:	fab3 f383 	clz	r3, r3
 801501e:	b2db      	uxtb	r3, r3
 8015020:	009b      	lsls	r3, r3, #2
 8015022:	210f      	movs	r1, #15
 8015024:	fa01 f303 	lsl.w	r3, r1, r3
 8015028:	43db      	mvns	r3, r3
 801502a:	401a      	ands	r2, r3
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	0a1b      	lsrs	r3, r3, #8
 8015030:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8015032:	6a3b      	ldr	r3, [r7, #32]
 8015034:	fa93 f3a3 	rbit	r3, r3
 8015038:	61fb      	str	r3, [r7, #28]
  return result;
 801503a:	69fb      	ldr	r3, [r7, #28]
 801503c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 801503e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015040:	2b00      	cmp	r3, #0
 8015042:	d101      	bne.n	8015048 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8015044:	2320      	movs	r3, #32
 8015046:	e003      	b.n	8015050 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8015048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801504a:	fab3 f383 	clz	r3, r3
 801504e:	b2db      	uxtb	r3, r3
 8015050:	009b      	lsls	r3, r3, #2
 8015052:	6879      	ldr	r1, [r7, #4]
 8015054:	fa01 f303 	lsl.w	r3, r1, r3
 8015058:	431a      	orrs	r2, r3
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	625a      	str	r2, [r3, #36]	; 0x24
}
 801505e:	bf00      	nop
 8015060:	372c      	adds	r7, #44	; 0x2c
 8015062:	46bd      	mov	sp, r7
 8015064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015068:	4770      	bx	lr

0801506a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 801506a:	b580      	push	{r7, lr}
 801506c:	b088      	sub	sp, #32
 801506e:	af00      	add	r7, sp, #0
 8015070:	6078      	str	r0, [r7, #4]
 8015072:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8015074:	683b      	ldr	r3, [r7, #0]
 8015076:	681b      	ldr	r3, [r3, #0]
 8015078:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801507a:	693b      	ldr	r3, [r7, #16]
 801507c:	fa93 f3a3 	rbit	r3, r3
 8015080:	60fb      	str	r3, [r7, #12]
  return result;
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8015086:	697b      	ldr	r3, [r7, #20]
 8015088:	2b00      	cmp	r3, #0
 801508a:	d101      	bne.n	8015090 <LL_GPIO_Init+0x26>
    return 32U;
 801508c:	2320      	movs	r3, #32
 801508e:	e003      	b.n	8015098 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8015090:	697b      	ldr	r3, [r7, #20]
 8015092:	fab3 f383 	clz	r3, r3
 8015096:	b2db      	uxtb	r3, r3
 8015098:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801509a:	e048      	b.n	801512e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 801509c:	683b      	ldr	r3, [r7, #0]
 801509e:	681a      	ldr	r2, [r3, #0]
 80150a0:	2101      	movs	r1, #1
 80150a2:	69fb      	ldr	r3, [r7, #28]
 80150a4:	fa01 f303 	lsl.w	r3, r1, r3
 80150a8:	4013      	ands	r3, r2
 80150aa:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80150ac:	69bb      	ldr	r3, [r7, #24]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d03a      	beq.n	8015128 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80150b2:	683b      	ldr	r3, [r7, #0]
 80150b4:	685b      	ldr	r3, [r3, #4]
 80150b6:	2b01      	cmp	r3, #1
 80150b8:	d003      	beq.n	80150c2 <LL_GPIO_Init+0x58>
 80150ba:	683b      	ldr	r3, [r7, #0]
 80150bc:	685b      	ldr	r3, [r3, #4]
 80150be:	2b02      	cmp	r3, #2
 80150c0:	d10e      	bne.n	80150e0 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80150c2:	683b      	ldr	r3, [r7, #0]
 80150c4:	689b      	ldr	r3, [r3, #8]
 80150c6:	461a      	mov	r2, r3
 80150c8:	69b9      	ldr	r1, [r7, #24]
 80150ca:	6878      	ldr	r0, [r7, #4]
 80150cc:	f7ff fed7 	bl	8014e7e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80150d0:	683b      	ldr	r3, [r7, #0]
 80150d2:	6819      	ldr	r1, [r3, #0]
 80150d4:	683b      	ldr	r3, [r7, #0]
 80150d6:	68db      	ldr	r3, [r3, #12]
 80150d8:	461a      	mov	r2, r3
 80150da:	6878      	ldr	r0, [r7, #4]
 80150dc:	f7ff feb7 	bl	8014e4e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80150e0:	683b      	ldr	r3, [r7, #0]
 80150e2:	691b      	ldr	r3, [r3, #16]
 80150e4:	461a      	mov	r2, r3
 80150e6:	69b9      	ldr	r1, [r7, #24]
 80150e8:	6878      	ldr	r0, [r7, #4]
 80150ea:	f7ff ff05 	bl	8014ef8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80150ee:	683b      	ldr	r3, [r7, #0]
 80150f0:	685b      	ldr	r3, [r3, #4]
 80150f2:	2b02      	cmp	r3, #2
 80150f4:	d111      	bne.n	801511a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80150f6:	69bb      	ldr	r3, [r7, #24]
 80150f8:	2bff      	cmp	r3, #255	; 0xff
 80150fa:	d807      	bhi.n	801510c <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80150fc:	683b      	ldr	r3, [r7, #0]
 80150fe:	695b      	ldr	r3, [r3, #20]
 8015100:	461a      	mov	r2, r3
 8015102:	69b9      	ldr	r1, [r7, #24]
 8015104:	6878      	ldr	r0, [r7, #4]
 8015106:	f7ff ff34 	bl	8014f72 <LL_GPIO_SetAFPin_0_7>
 801510a:	e006      	b.n	801511a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801510c:	683b      	ldr	r3, [r7, #0]
 801510e:	695b      	ldr	r3, [r3, #20]
 8015110:	461a      	mov	r2, r3
 8015112:	69b9      	ldr	r1, [r7, #24]
 8015114:	6878      	ldr	r0, [r7, #4]
 8015116:	f7ff ff69 	bl	8014fec <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 801511a:	683b      	ldr	r3, [r7, #0]
 801511c:	685b      	ldr	r3, [r3, #4]
 801511e:	461a      	mov	r2, r3
 8015120:	69b9      	ldr	r1, [r7, #24]
 8015122:	6878      	ldr	r0, [r7, #4]
 8015124:	f7ff fe56 	bl	8014dd4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8015128:	69fb      	ldr	r3, [r7, #28]
 801512a:	3301      	adds	r3, #1
 801512c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801512e:	683b      	ldr	r3, [r7, #0]
 8015130:	681a      	ldr	r2, [r3, #0]
 8015132:	69fb      	ldr	r3, [r7, #28]
 8015134:	fa22 f303 	lsr.w	r3, r2, r3
 8015138:	2b00      	cmp	r3, #0
 801513a:	d1af      	bne.n	801509c <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 801513c:	2300      	movs	r3, #0
}
 801513e:	4618      	mov	r0, r3
 8015140:	3720      	adds	r7, #32
 8015142:	46bd      	mov	sp, r7
 8015144:	bd80      	pop	{r7, pc}
	...

08015148 <LL_RCC_HSI_IsReady>:
{
 8015148:	b480      	push	{r7}
 801514a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 801514c:	4b07      	ldr	r3, [pc, #28]	; (801516c <LL_RCC_HSI_IsReady+0x24>)
 801514e:	681b      	ldr	r3, [r3, #0]
 8015150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015158:	d101      	bne.n	801515e <LL_RCC_HSI_IsReady+0x16>
 801515a:	2301      	movs	r3, #1
 801515c:	e000      	b.n	8015160 <LL_RCC_HSI_IsReady+0x18>
 801515e:	2300      	movs	r3, #0
}
 8015160:	4618      	mov	r0, r3
 8015162:	46bd      	mov	sp, r7
 8015164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015168:	4770      	bx	lr
 801516a:	bf00      	nop
 801516c:	40021000 	.word	0x40021000

08015170 <LL_RCC_LSE_IsReady>:
{
 8015170:	b480      	push	{r7}
 8015172:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8015174:	4b07      	ldr	r3, [pc, #28]	; (8015194 <LL_RCC_LSE_IsReady+0x24>)
 8015176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801517a:	f003 0302 	and.w	r3, r3, #2
 801517e:	2b02      	cmp	r3, #2
 8015180:	d101      	bne.n	8015186 <LL_RCC_LSE_IsReady+0x16>
 8015182:	2301      	movs	r3, #1
 8015184:	e000      	b.n	8015188 <LL_RCC_LSE_IsReady+0x18>
 8015186:	2300      	movs	r3, #0
}
 8015188:	4618      	mov	r0, r3
 801518a:	46bd      	mov	sp, r7
 801518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015190:	4770      	bx	lr
 8015192:	bf00      	nop
 8015194:	40021000 	.word	0x40021000

08015198 <LL_RCC_GetSysClkSource>:
{
 8015198:	b480      	push	{r7}
 801519a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 801519c:	4b04      	ldr	r3, [pc, #16]	; (80151b0 <LL_RCC_GetSysClkSource+0x18>)
 801519e:	689b      	ldr	r3, [r3, #8]
 80151a0:	f003 030c 	and.w	r3, r3, #12
}
 80151a4:	4618      	mov	r0, r3
 80151a6:	46bd      	mov	sp, r7
 80151a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151ac:	4770      	bx	lr
 80151ae:	bf00      	nop
 80151b0:	40021000 	.word	0x40021000

080151b4 <LL_RCC_GetAHBPrescaler>:
{
 80151b4:	b480      	push	{r7}
 80151b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80151b8:	4b04      	ldr	r3, [pc, #16]	; (80151cc <LL_RCC_GetAHBPrescaler+0x18>)
 80151ba:	689b      	ldr	r3, [r3, #8]
 80151bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80151c0:	4618      	mov	r0, r3
 80151c2:	46bd      	mov	sp, r7
 80151c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151c8:	4770      	bx	lr
 80151ca:	bf00      	nop
 80151cc:	40021000 	.word	0x40021000

080151d0 <LL_RCC_GetAPB1Prescaler>:
{
 80151d0:	b480      	push	{r7}
 80151d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80151d4:	4b04      	ldr	r3, [pc, #16]	; (80151e8 <LL_RCC_GetAPB1Prescaler+0x18>)
 80151d6:	689b      	ldr	r3, [r3, #8]
 80151d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80151dc:	4618      	mov	r0, r3
 80151de:	46bd      	mov	sp, r7
 80151e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151e4:	4770      	bx	lr
 80151e6:	bf00      	nop
 80151e8:	40021000 	.word	0x40021000

080151ec <LL_RCC_GetAPB2Prescaler>:
{
 80151ec:	b480      	push	{r7}
 80151ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80151f0:	4b04      	ldr	r3, [pc, #16]	; (8015204 <LL_RCC_GetAPB2Prescaler+0x18>)
 80151f2:	689b      	ldr	r3, [r3, #8]
 80151f4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80151f8:	4618      	mov	r0, r3
 80151fa:	46bd      	mov	sp, r7
 80151fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015200:	4770      	bx	lr
 8015202:	bf00      	nop
 8015204:	40021000 	.word	0x40021000

08015208 <LL_RCC_GetUSARTClockSource>:
{
 8015208:	b480      	push	{r7}
 801520a:	b083      	sub	sp, #12
 801520c:	af00      	add	r7, sp, #0
 801520e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8015210:	4b06      	ldr	r3, [pc, #24]	; (801522c <LL_RCC_GetUSARTClockSource+0x24>)
 8015212:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	401a      	ands	r2, r3
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	041b      	lsls	r3, r3, #16
 801521e:	4313      	orrs	r3, r2
}
 8015220:	4618      	mov	r0, r3
 8015222:	370c      	adds	r7, #12
 8015224:	46bd      	mov	sp, r7
 8015226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801522a:	4770      	bx	lr
 801522c:	40021000 	.word	0x40021000

08015230 <LL_RCC_GetUARTClockSource>:
{
 8015230:	b480      	push	{r7}
 8015232:	b083      	sub	sp, #12
 8015234:	af00      	add	r7, sp, #0
 8015236:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8015238:	4b06      	ldr	r3, [pc, #24]	; (8015254 <LL_RCC_GetUARTClockSource+0x24>)
 801523a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	401a      	ands	r2, r3
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	041b      	lsls	r3, r3, #16
 8015246:	4313      	orrs	r3, r2
}
 8015248:	4618      	mov	r0, r3
 801524a:	370c      	adds	r7, #12
 801524c:	46bd      	mov	sp, r7
 801524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015252:	4770      	bx	lr
 8015254:	40021000 	.word	0x40021000

08015258 <LL_RCC_PLL_GetMainSource>:
{
 8015258:	b480      	push	{r7}
 801525a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 801525c:	4b04      	ldr	r3, [pc, #16]	; (8015270 <LL_RCC_PLL_GetMainSource+0x18>)
 801525e:	68db      	ldr	r3, [r3, #12]
 8015260:	f003 0303 	and.w	r3, r3, #3
}
 8015264:	4618      	mov	r0, r3
 8015266:	46bd      	mov	sp, r7
 8015268:	f85d 7b04 	ldr.w	r7, [sp], #4
 801526c:	4770      	bx	lr
 801526e:	bf00      	nop
 8015270:	40021000 	.word	0x40021000

08015274 <LL_RCC_PLL_GetN>:
{
 8015274:	b480      	push	{r7}
 8015276:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8015278:	4b04      	ldr	r3, [pc, #16]	; (801528c <LL_RCC_PLL_GetN+0x18>)
 801527a:	68db      	ldr	r3, [r3, #12]
 801527c:	0a1b      	lsrs	r3, r3, #8
 801527e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8015282:	4618      	mov	r0, r3
 8015284:	46bd      	mov	sp, r7
 8015286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801528a:	4770      	bx	lr
 801528c:	40021000 	.word	0x40021000

08015290 <LL_RCC_PLL_GetR>:
{
 8015290:	b480      	push	{r7}
 8015292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8015294:	4b04      	ldr	r3, [pc, #16]	; (80152a8 <LL_RCC_PLL_GetR+0x18>)
 8015296:	68db      	ldr	r3, [r3, #12]
 8015298:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 801529c:	4618      	mov	r0, r3
 801529e:	46bd      	mov	sp, r7
 80152a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152a4:	4770      	bx	lr
 80152a6:	bf00      	nop
 80152a8:	40021000 	.word	0x40021000

080152ac <LL_RCC_PLL_GetDivider>:
{
 80152ac:	b480      	push	{r7}
 80152ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80152b0:	4b04      	ldr	r3, [pc, #16]	; (80152c4 <LL_RCC_PLL_GetDivider+0x18>)
 80152b2:	68db      	ldr	r3, [r3, #12]
 80152b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80152b8:	4618      	mov	r0, r3
 80152ba:	46bd      	mov	sp, r7
 80152bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152c0:	4770      	bx	lr
 80152c2:	bf00      	nop
 80152c4:	40021000 	.word	0x40021000

080152c8 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80152c8:	b580      	push	{r7, lr}
 80152ca:	b084      	sub	sp, #16
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80152d0:	2300      	movs	r3, #0
 80152d2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	2b03      	cmp	r3, #3
 80152d8:	d132      	bne.n	8015340 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80152da:	6878      	ldr	r0, [r7, #4]
 80152dc:	f7ff ff94 	bl	8015208 <LL_RCC_GetUSARTClockSource>
 80152e0:	4603      	mov	r3, r0
 80152e2:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80152e6:	d016      	beq.n	8015316 <LL_RCC_GetUSARTClockFreq+0x4e>
 80152e8:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80152ec:	d81c      	bhi.n	8015328 <LL_RCC_GetUSARTClockFreq+0x60>
 80152ee:	4a51      	ldr	r2, [pc, #324]	; (8015434 <LL_RCC_GetUSARTClockFreq+0x16c>)
 80152f0:	4293      	cmp	r3, r2
 80152f2:	d003      	beq.n	80152fc <LL_RCC_GetUSARTClockFreq+0x34>
 80152f4:	4a50      	ldr	r2, [pc, #320]	; (8015438 <LL_RCC_GetUSARTClockFreq+0x170>)
 80152f6:	4293      	cmp	r3, r2
 80152f8:	d004      	beq.n	8015304 <LL_RCC_GetUSARTClockFreq+0x3c>
 80152fa:	e015      	b.n	8015328 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80152fc:	f000 f92e 	bl	801555c <RCC_GetSystemClockFreq>
 8015300:	60f8      	str	r0, [r7, #12]
        break;
 8015302:	e092      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8015304:	f7ff ff20 	bl	8015148 <LL_RCC_HSI_IsReady>
 8015308:	4603      	mov	r3, r0
 801530a:	2b00      	cmp	r3, #0
 801530c:	f000 8082 	beq.w	8015414 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8015310:	4b4a      	ldr	r3, [pc, #296]	; (801543c <LL_RCC_GetUSARTClockFreq+0x174>)
 8015312:	60fb      	str	r3, [r7, #12]
        }
        break;
 8015314:	e07e      	b.n	8015414 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8015316:	f7ff ff2b 	bl	8015170 <LL_RCC_LSE_IsReady>
 801531a:	4603      	mov	r3, r0
 801531c:	2b00      	cmp	r3, #0
 801531e:	d07b      	beq.n	8015418 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8015320:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015324:	60fb      	str	r3, [r7, #12]
        }
        break;
 8015326:	e077      	b.n	8015418 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8015328:	f000 f918 	bl	801555c <RCC_GetSystemClockFreq>
 801532c:	4603      	mov	r3, r0
 801532e:	4618      	mov	r0, r3
 8015330:	f000 f93a 	bl	80155a8 <RCC_GetHCLKClockFreq>
 8015334:	4603      	mov	r3, r0
 8015336:	4618      	mov	r0, r3
 8015338:	f000 f964 	bl	8015604 <RCC_GetPCLK2ClockFreq>
 801533c:	60f8      	str	r0, [r7, #12]
        break;
 801533e:	e074      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	2b0c      	cmp	r3, #12
 8015344:	d131      	bne.n	80153aa <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8015346:	6878      	ldr	r0, [r7, #4]
 8015348:	f7ff ff5e 	bl	8015208 <LL_RCC_GetUSARTClockSource>
 801534c:	4603      	mov	r3, r0
 801534e:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8015352:	d015      	beq.n	8015380 <LL_RCC_GetUSARTClockFreq+0xb8>
 8015354:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8015358:	d81b      	bhi.n	8015392 <LL_RCC_GetUSARTClockFreq+0xca>
 801535a:	4a39      	ldr	r2, [pc, #228]	; (8015440 <LL_RCC_GetUSARTClockFreq+0x178>)
 801535c:	4293      	cmp	r3, r2
 801535e:	d003      	beq.n	8015368 <LL_RCC_GetUSARTClockFreq+0xa0>
 8015360:	4a38      	ldr	r2, [pc, #224]	; (8015444 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8015362:	4293      	cmp	r3, r2
 8015364:	d004      	beq.n	8015370 <LL_RCC_GetUSARTClockFreq+0xa8>
 8015366:	e014      	b.n	8015392 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8015368:	f000 f8f8 	bl	801555c <RCC_GetSystemClockFreq>
 801536c:	60f8      	str	r0, [r7, #12]
        break;
 801536e:	e05c      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8015370:	f7ff feea 	bl	8015148 <LL_RCC_HSI_IsReady>
 8015374:	4603      	mov	r3, r0
 8015376:	2b00      	cmp	r3, #0
 8015378:	d050      	beq.n	801541c <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 801537a:	4b30      	ldr	r3, [pc, #192]	; (801543c <LL_RCC_GetUSARTClockFreq+0x174>)
 801537c:	60fb      	str	r3, [r7, #12]
        }
        break;
 801537e:	e04d      	b.n	801541c <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8015380:	f7ff fef6 	bl	8015170 <LL_RCC_LSE_IsReady>
 8015384:	4603      	mov	r3, r0
 8015386:	2b00      	cmp	r3, #0
 8015388:	d04a      	beq.n	8015420 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 801538a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801538e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8015390:	e046      	b.n	8015420 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8015392:	f000 f8e3 	bl	801555c <RCC_GetSystemClockFreq>
 8015396:	4603      	mov	r3, r0
 8015398:	4618      	mov	r0, r3
 801539a:	f000 f905 	bl	80155a8 <RCC_GetHCLKClockFreq>
 801539e:	4603      	mov	r3, r0
 80153a0:	4618      	mov	r0, r3
 80153a2:	f000 f919 	bl	80155d8 <RCC_GetPCLK1ClockFreq>
 80153a6:	60f8      	str	r0, [r7, #12]
        break;
 80153a8:	e03f      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	2b30      	cmp	r3, #48	; 0x30
 80153ae:	d13c      	bne.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80153b0:	6878      	ldr	r0, [r7, #4]
 80153b2:	f7ff ff29 	bl	8015208 <LL_RCC_GetUSARTClockSource>
 80153b6:	4603      	mov	r3, r0
 80153b8:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80153bc:	d015      	beq.n	80153ea <LL_RCC_GetUSARTClockFreq+0x122>
 80153be:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80153c2:	d81b      	bhi.n	80153fc <LL_RCC_GetUSARTClockFreq+0x134>
 80153c4:	4a20      	ldr	r2, [pc, #128]	; (8015448 <LL_RCC_GetUSARTClockFreq+0x180>)
 80153c6:	4293      	cmp	r3, r2
 80153c8:	d003      	beq.n	80153d2 <LL_RCC_GetUSARTClockFreq+0x10a>
 80153ca:	4a20      	ldr	r2, [pc, #128]	; (801544c <LL_RCC_GetUSARTClockFreq+0x184>)
 80153cc:	4293      	cmp	r3, r2
 80153ce:	d004      	beq.n	80153da <LL_RCC_GetUSARTClockFreq+0x112>
 80153d0:	e014      	b.n	80153fc <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80153d2:	f000 f8c3 	bl	801555c <RCC_GetSystemClockFreq>
 80153d6:	60f8      	str	r0, [r7, #12]
          break;
 80153d8:	e027      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80153da:	f7ff feb5 	bl	8015148 <LL_RCC_HSI_IsReady>
 80153de:	4603      	mov	r3, r0
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d01f      	beq.n	8015424 <LL_RCC_GetUSARTClockFreq+0x15c>
          {
            usart_frequency = HSI_VALUE;
 80153e4:	4b15      	ldr	r3, [pc, #84]	; (801543c <LL_RCC_GetUSARTClockFreq+0x174>)
 80153e6:	60fb      	str	r3, [r7, #12]
          }
          break;
 80153e8:	e01c      	b.n	8015424 <LL_RCC_GetUSARTClockFreq+0x15c>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 80153ea:	f7ff fec1 	bl	8015170 <LL_RCC_LSE_IsReady>
 80153ee:	4603      	mov	r3, r0
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	d019      	beq.n	8015428 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = LSE_VALUE;
 80153f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80153f8:	60fb      	str	r3, [r7, #12]
          }
          break;
 80153fa:	e015      	b.n	8015428 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80153fc:	f000 f8ae 	bl	801555c <RCC_GetSystemClockFreq>
 8015400:	4603      	mov	r3, r0
 8015402:	4618      	mov	r0, r3
 8015404:	f000 f8d0 	bl	80155a8 <RCC_GetHCLKClockFreq>
 8015408:	4603      	mov	r3, r0
 801540a:	4618      	mov	r0, r3
 801540c:	f000 f8e4 	bl	80155d8 <RCC_GetPCLK1ClockFreq>
 8015410:	60f8      	str	r0, [r7, #12]
          break;
 8015412:	e00a      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8015414:	bf00      	nop
 8015416:	e008      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8015418:	bf00      	nop
 801541a:	e006      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 801541c:	bf00      	nop
 801541e:	e004      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8015420:	bf00      	nop
 8015422:	e002      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 8015424:	bf00      	nop
 8015426:	e000      	b.n	801542a <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 8015428:	bf00      	nop
      }
    }
  }
  return usart_frequency;
 801542a:	68fb      	ldr	r3, [r7, #12]
}
 801542c:	4618      	mov	r0, r3
 801542e:	3710      	adds	r7, #16
 8015430:	46bd      	mov	sp, r7
 8015432:	bd80      	pop	{r7, pc}
 8015434:	00030001 	.word	0x00030001
 8015438:	00030002 	.word	0x00030002
 801543c:	00f42400 	.word	0x00f42400
 8015440:	000c0004 	.word	0x000c0004
 8015444:	000c0008 	.word	0x000c0008
 8015448:	00300010 	.word	0x00300010
 801544c:	00300020 	.word	0x00300020

08015450 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8015450:	b580      	push	{r7, lr}
 8015452:	b084      	sub	sp, #16
 8015454:	af00      	add	r7, sp, #0
 8015456:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8015458:	2300      	movs	r3, #0
 801545a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	2bc0      	cmp	r3, #192	; 0xc0
 8015460:	d134      	bne.n	80154cc <LL_RCC_GetUARTClockFreq+0x7c>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8015462:	6878      	ldr	r0, [r7, #4]
 8015464:	f7ff fee4 	bl	8015230 <LL_RCC_GetUARTClockSource>
 8015468:	4603      	mov	r3, r0
 801546a:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 801546e:	d015      	beq.n	801549c <LL_RCC_GetUARTClockFreq+0x4c>
 8015470:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8015474:	d81b      	bhi.n	80154ae <LL_RCC_GetUARTClockFreq+0x5e>
 8015476:	4a34      	ldr	r2, [pc, #208]	; (8015548 <LL_RCC_GetUARTClockFreq+0xf8>)
 8015478:	4293      	cmp	r3, r2
 801547a:	d003      	beq.n	8015484 <LL_RCC_GetUARTClockFreq+0x34>
 801547c:	4a33      	ldr	r2, [pc, #204]	; (801554c <LL_RCC_GetUARTClockFreq+0xfc>)
 801547e:	4293      	cmp	r3, r2
 8015480:	d004      	beq.n	801548c <LL_RCC_GetUARTClockFreq+0x3c>
 8015482:	e014      	b.n	80154ae <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8015484:	f000 f86a 	bl	801555c <RCC_GetSystemClockFreq>
 8015488:	60f8      	str	r0, [r7, #12]
        break;
 801548a:	e01f      	b.n	80154cc <LL_RCC_GetUARTClockFreq+0x7c>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 801548c:	f7ff fe5c 	bl	8015148 <LL_RCC_HSI_IsReady>
 8015490:	4603      	mov	r3, r0
 8015492:	2b00      	cmp	r3, #0
 8015494:	d017      	beq.n	80154c6 <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = HSI_VALUE;
 8015496:	4b2e      	ldr	r3, [pc, #184]	; (8015550 <LL_RCC_GetUARTClockFreq+0x100>)
 8015498:	60fb      	str	r3, [r7, #12]
        }
        break;
 801549a:	e014      	b.n	80154c6 <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 801549c:	f7ff fe68 	bl	8015170 <LL_RCC_LSE_IsReady>
 80154a0:	4603      	mov	r3, r0
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d011      	beq.n	80154ca <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = LSE_VALUE;
 80154a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80154aa:	60fb      	str	r3, [r7, #12]
        }
        break;
 80154ac:	e00d      	b.n	80154ca <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80154ae:	f000 f855 	bl	801555c <RCC_GetSystemClockFreq>
 80154b2:	4603      	mov	r3, r0
 80154b4:	4618      	mov	r0, r3
 80154b6:	f000 f877 	bl	80155a8 <RCC_GetHCLKClockFreq>
 80154ba:	4603      	mov	r3, r0
 80154bc:	4618      	mov	r0, r3
 80154be:	f000 f88b 	bl	80155d8 <RCC_GetPCLK1ClockFreq>
 80154c2:	60f8      	str	r0, [r7, #12]
        break;
 80154c4:	e002      	b.n	80154cc <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 80154c6:	bf00      	nop
 80154c8:	e000      	b.n	80154cc <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 80154ca:	bf00      	nop
    }
  }

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80154d2:	d134      	bne.n	801553e <LL_RCC_GetUARTClockFreq+0xee>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80154d4:	6878      	ldr	r0, [r7, #4]
 80154d6:	f7ff feab 	bl	8015230 <LL_RCC_GetUARTClockSource>
 80154da:	4603      	mov	r3, r0
 80154dc:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80154e0:	d015      	beq.n	801550e <LL_RCC_GetUARTClockFreq+0xbe>
 80154e2:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80154e6:	d81b      	bhi.n	8015520 <LL_RCC_GetUARTClockFreq+0xd0>
 80154e8:	4a1a      	ldr	r2, [pc, #104]	; (8015554 <LL_RCC_GetUARTClockFreq+0x104>)
 80154ea:	4293      	cmp	r3, r2
 80154ec:	d003      	beq.n	80154f6 <LL_RCC_GetUARTClockFreq+0xa6>
 80154ee:	4a1a      	ldr	r2, [pc, #104]	; (8015558 <LL_RCC_GetUARTClockFreq+0x108>)
 80154f0:	4293      	cmp	r3, r2
 80154f2:	d004      	beq.n	80154fe <LL_RCC_GetUARTClockFreq+0xae>
 80154f4:	e014      	b.n	8015520 <LL_RCC_GetUARTClockFreq+0xd0>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80154f6:	f000 f831 	bl	801555c <RCC_GetSystemClockFreq>
 80154fa:	60f8      	str	r0, [r7, #12]
        break;
 80154fc:	e01f      	b.n	801553e <LL_RCC_GetUARTClockFreq+0xee>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80154fe:	f7ff fe23 	bl	8015148 <LL_RCC_HSI_IsReady>
 8015502:	4603      	mov	r3, r0
 8015504:	2b00      	cmp	r3, #0
 8015506:	d017      	beq.n	8015538 <LL_RCC_GetUARTClockFreq+0xe8>
        {
          uart_frequency = HSI_VALUE;
 8015508:	4b11      	ldr	r3, [pc, #68]	; (8015550 <LL_RCC_GetUARTClockFreq+0x100>)
 801550a:	60fb      	str	r3, [r7, #12]
        }
        break;
 801550c:	e014      	b.n	8015538 <LL_RCC_GetUARTClockFreq+0xe8>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 801550e:	f7ff fe2f 	bl	8015170 <LL_RCC_LSE_IsReady>
 8015512:	4603      	mov	r3, r0
 8015514:	2b00      	cmp	r3, #0
 8015516:	d011      	beq.n	801553c <LL_RCC_GetUARTClockFreq+0xec>
        {
          uart_frequency = LSE_VALUE;
 8015518:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801551c:	60fb      	str	r3, [r7, #12]
        }
        break;
 801551e:	e00d      	b.n	801553c <LL_RCC_GetUARTClockFreq+0xec>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8015520:	f000 f81c 	bl	801555c <RCC_GetSystemClockFreq>
 8015524:	4603      	mov	r3, r0
 8015526:	4618      	mov	r0, r3
 8015528:	f000 f83e 	bl	80155a8 <RCC_GetHCLKClockFreq>
 801552c:	4603      	mov	r3, r0
 801552e:	4618      	mov	r0, r3
 8015530:	f000 f852 	bl	80155d8 <RCC_GetPCLK1ClockFreq>
 8015534:	60f8      	str	r0, [r7, #12]
        break;
 8015536:	e002      	b.n	801553e <LL_RCC_GetUARTClockFreq+0xee>
        break;
 8015538:	bf00      	nop
 801553a:	e000      	b.n	801553e <LL_RCC_GetUARTClockFreq+0xee>
        break;
 801553c:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 801553e:	68fb      	ldr	r3, [r7, #12]
}
 8015540:	4618      	mov	r0, r3
 8015542:	3710      	adds	r7, #16
 8015544:	46bd      	mov	sp, r7
 8015546:	bd80      	pop	{r7, pc}
 8015548:	00c00040 	.word	0x00c00040
 801554c:	00c00080 	.word	0x00c00080
 8015550:	00f42400 	.word	0x00f42400
 8015554:	03000100 	.word	0x03000100
 8015558:	03000200 	.word	0x03000200

0801555c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 801555c:	b580      	push	{r7, lr}
 801555e:	b082      	sub	sp, #8
 8015560:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8015562:	f7ff fe19 	bl	8015198 <LL_RCC_GetSysClkSource>
 8015566:	4603      	mov	r3, r0
 8015568:	2b0c      	cmp	r3, #12
 801556a:	d00c      	beq.n	8015586 <RCC_GetSystemClockFreq+0x2a>
 801556c:	2b0c      	cmp	r3, #12
 801556e:	d80e      	bhi.n	801558e <RCC_GetSystemClockFreq+0x32>
 8015570:	2b04      	cmp	r3, #4
 8015572:	d002      	beq.n	801557a <RCC_GetSystemClockFreq+0x1e>
 8015574:	2b08      	cmp	r3, #8
 8015576:	d003      	beq.n	8015580 <RCC_GetSystemClockFreq+0x24>
 8015578:	e009      	b.n	801558e <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 801557a:	4b09      	ldr	r3, [pc, #36]	; (80155a0 <RCC_GetSystemClockFreq+0x44>)
 801557c:	607b      	str	r3, [r7, #4]
      break;
 801557e:	e009      	b.n	8015594 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8015580:	4b08      	ldr	r3, [pc, #32]	; (80155a4 <RCC_GetSystemClockFreq+0x48>)
 8015582:	607b      	str	r3, [r7, #4]
      break;
 8015584:	e006      	b.n	8015594 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8015586:	f000 f853 	bl	8015630 <RCC_PLL_GetFreqDomain_SYS>
 801558a:	6078      	str	r0, [r7, #4]
      break;
 801558c:	e002      	b.n	8015594 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 801558e:	4b04      	ldr	r3, [pc, #16]	; (80155a0 <RCC_GetSystemClockFreq+0x44>)
 8015590:	607b      	str	r3, [r7, #4]
      break;
 8015592:	bf00      	nop
  }

  return frequency;
 8015594:	687b      	ldr	r3, [r7, #4]
}
 8015596:	4618      	mov	r0, r3
 8015598:	3708      	adds	r7, #8
 801559a:	46bd      	mov	sp, r7
 801559c:	bd80      	pop	{r7, pc}
 801559e:	bf00      	nop
 80155a0:	00f42400 	.word	0x00f42400
 80155a4:	007a1200 	.word	0x007a1200

080155a8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80155a8:	b580      	push	{r7, lr}
 80155aa:	b082      	sub	sp, #8
 80155ac:	af00      	add	r7, sp, #0
 80155ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80155b0:	f7ff fe00 	bl	80151b4 <LL_RCC_GetAHBPrescaler>
 80155b4:	4603      	mov	r3, r0
 80155b6:	091b      	lsrs	r3, r3, #4
 80155b8:	f003 030f 	and.w	r3, r3, #15
 80155bc:	4a05      	ldr	r2, [pc, #20]	; (80155d4 <RCC_GetHCLKClockFreq+0x2c>)
 80155be:	5cd3      	ldrb	r3, [r2, r3]
 80155c0:	f003 031f 	and.w	r3, r3, #31
 80155c4:	687a      	ldr	r2, [r7, #4]
 80155c6:	fa22 f303 	lsr.w	r3, r2, r3
}
 80155ca:	4618      	mov	r0, r3
 80155cc:	3708      	adds	r7, #8
 80155ce:	46bd      	mov	sp, r7
 80155d0:	bd80      	pop	{r7, pc}
 80155d2:	bf00      	nop
 80155d4:	0801c7ac 	.word	0x0801c7ac

080155d8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80155d8:	b580      	push	{r7, lr}
 80155da:	b082      	sub	sp, #8
 80155dc:	af00      	add	r7, sp, #0
 80155de:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80155e0:	f7ff fdf6 	bl	80151d0 <LL_RCC_GetAPB1Prescaler>
 80155e4:	4603      	mov	r3, r0
 80155e6:	0a1b      	lsrs	r3, r3, #8
 80155e8:	4a05      	ldr	r2, [pc, #20]	; (8015600 <RCC_GetPCLK1ClockFreq+0x28>)
 80155ea:	5cd3      	ldrb	r3, [r2, r3]
 80155ec:	f003 031f 	and.w	r3, r3, #31
 80155f0:	687a      	ldr	r2, [r7, #4]
 80155f2:	fa22 f303 	lsr.w	r3, r2, r3
}
 80155f6:	4618      	mov	r0, r3
 80155f8:	3708      	adds	r7, #8
 80155fa:	46bd      	mov	sp, r7
 80155fc:	bd80      	pop	{r7, pc}
 80155fe:	bf00      	nop
 8015600:	0801c7bc 	.word	0x0801c7bc

08015604 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8015604:	b580      	push	{r7, lr}
 8015606:	b082      	sub	sp, #8
 8015608:	af00      	add	r7, sp, #0
 801560a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 801560c:	f7ff fdee 	bl	80151ec <LL_RCC_GetAPB2Prescaler>
 8015610:	4603      	mov	r3, r0
 8015612:	0adb      	lsrs	r3, r3, #11
 8015614:	4a05      	ldr	r2, [pc, #20]	; (801562c <RCC_GetPCLK2ClockFreq+0x28>)
 8015616:	5cd3      	ldrb	r3, [r2, r3]
 8015618:	f003 031f 	and.w	r3, r3, #31
 801561c:	687a      	ldr	r2, [r7, #4]
 801561e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8015622:	4618      	mov	r0, r3
 8015624:	3708      	adds	r7, #8
 8015626:	46bd      	mov	sp, r7
 8015628:	bd80      	pop	{r7, pc}
 801562a:	bf00      	nop
 801562c:	0801c7bc 	.word	0x0801c7bc

08015630 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8015630:	b590      	push	{r4, r7, lr}
 8015632:	b083      	sub	sp, #12
 8015634:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8015636:	f7ff fe0f 	bl	8015258 <LL_RCC_PLL_GetMainSource>
 801563a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 801563c:	683b      	ldr	r3, [r7, #0]
 801563e:	2b02      	cmp	r3, #2
 8015640:	d003      	beq.n	801564a <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8015642:	683b      	ldr	r3, [r7, #0]
 8015644:	2b03      	cmp	r3, #3
 8015646:	d003      	beq.n	8015650 <RCC_PLL_GetFreqDomain_SYS+0x20>
 8015648:	e005      	b.n	8015656 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 801564a:	4b11      	ldr	r3, [pc, #68]	; (8015690 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 801564c:	607b      	str	r3, [r7, #4]
      break;
 801564e:	e005      	b.n	801565c <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8015650:	4b10      	ldr	r3, [pc, #64]	; (8015694 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8015652:	607b      	str	r3, [r7, #4]
      break;
 8015654:	e002      	b.n	801565c <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8015656:	4b0e      	ldr	r3, [pc, #56]	; (8015690 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8015658:	607b      	str	r3, [r7, #4]
      break;
 801565a:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 801565c:	f7ff fe0a 	bl	8015274 <LL_RCC_PLL_GetN>
 8015660:	4602      	mov	r2, r0
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	fb03 f402 	mul.w	r4, r3, r2
 8015668:	f7ff fe20 	bl	80152ac <LL_RCC_PLL_GetDivider>
 801566c:	4603      	mov	r3, r0
 801566e:	091b      	lsrs	r3, r3, #4
 8015670:	3301      	adds	r3, #1
 8015672:	fbb4 f4f3 	udiv	r4, r4, r3
 8015676:	f7ff fe0b 	bl	8015290 <LL_RCC_PLL_GetR>
 801567a:	4603      	mov	r3, r0
 801567c:	0e5b      	lsrs	r3, r3, #25
 801567e:	3301      	adds	r3, #1
 8015680:	005b      	lsls	r3, r3, #1
 8015682:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8015686:	4618      	mov	r0, r3
 8015688:	370c      	adds	r7, #12
 801568a:	46bd      	mov	sp, r7
 801568c:	bd90      	pop	{r4, r7, pc}
 801568e:	bf00      	nop
 8015690:	00f42400 	.word	0x00f42400
 8015694:	007a1200 	.word	0x007a1200

08015698 <LL_SPI_IsEnabled>:
{
 8015698:	b480      	push	{r7}
 801569a:	b083      	sub	sp, #12
 801569c:	af00      	add	r7, sp, #0
 801569e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	681b      	ldr	r3, [r3, #0]
 80156a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80156a8:	2b40      	cmp	r3, #64	; 0x40
 80156aa:	d101      	bne.n	80156b0 <LL_SPI_IsEnabled+0x18>
 80156ac:	2301      	movs	r3, #1
 80156ae:	e000      	b.n	80156b2 <LL_SPI_IsEnabled+0x1a>
 80156b0:	2300      	movs	r3, #0
}
 80156b2:	4618      	mov	r0, r3
 80156b4:	370c      	adds	r7, #12
 80156b6:	46bd      	mov	sp, r7
 80156b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156bc:	4770      	bx	lr

080156be <LL_SPI_SetCRCPolynomial>:
{
 80156be:	b480      	push	{r7}
 80156c0:	b083      	sub	sp, #12
 80156c2:	af00      	add	r7, sp, #0
 80156c4:	6078      	str	r0, [r7, #4]
 80156c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80156c8:	683b      	ldr	r3, [r7, #0]
 80156ca:	b29b      	uxth	r3, r3
 80156cc:	461a      	mov	r2, r3
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	611a      	str	r2, [r3, #16]
}
 80156d2:	bf00      	nop
 80156d4:	370c      	adds	r7, #12
 80156d6:	46bd      	mov	sp, r7
 80156d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156dc:	4770      	bx	lr

080156de <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80156de:	b580      	push	{r7, lr}
 80156e0:	b084      	sub	sp, #16
 80156e2:	af00      	add	r7, sp, #0
 80156e4:	6078      	str	r0, [r7, #4]
 80156e6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80156e8:	2301      	movs	r3, #1
 80156ea:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80156ec:	6878      	ldr	r0, [r7, #4]
 80156ee:	f7ff ffd3 	bl	8015698 <LL_SPI_IsEnabled>
 80156f2:	4603      	mov	r3, r0
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d13b      	bne.n	8015770 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	681b      	ldr	r3, [r3, #0]
 80156fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8015700:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8015704:	683a      	ldr	r2, [r7, #0]
 8015706:	6811      	ldr	r1, [r2, #0]
 8015708:	683a      	ldr	r2, [r7, #0]
 801570a:	6852      	ldr	r2, [r2, #4]
 801570c:	4311      	orrs	r1, r2
 801570e:	683a      	ldr	r2, [r7, #0]
 8015710:	68d2      	ldr	r2, [r2, #12]
 8015712:	4311      	orrs	r1, r2
 8015714:	683a      	ldr	r2, [r7, #0]
 8015716:	6912      	ldr	r2, [r2, #16]
 8015718:	4311      	orrs	r1, r2
 801571a:	683a      	ldr	r2, [r7, #0]
 801571c:	6952      	ldr	r2, [r2, #20]
 801571e:	4311      	orrs	r1, r2
 8015720:	683a      	ldr	r2, [r7, #0]
 8015722:	6992      	ldr	r2, [r2, #24]
 8015724:	4311      	orrs	r1, r2
 8015726:	683a      	ldr	r2, [r7, #0]
 8015728:	69d2      	ldr	r2, [r2, #28]
 801572a:	4311      	orrs	r1, r2
 801572c:	683a      	ldr	r2, [r7, #0]
 801572e:	6a12      	ldr	r2, [r2, #32]
 8015730:	430a      	orrs	r2, r1
 8015732:	431a      	orrs	r2, r3
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	685b      	ldr	r3, [r3, #4]
 801573c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8015740:	f023 0304 	bic.w	r3, r3, #4
 8015744:	683a      	ldr	r2, [r7, #0]
 8015746:	6891      	ldr	r1, [r2, #8]
 8015748:	683a      	ldr	r2, [r7, #0]
 801574a:	6952      	ldr	r2, [r2, #20]
 801574c:	0c12      	lsrs	r2, r2, #16
 801574e:	430a      	orrs	r2, r1
 8015750:	431a      	orrs	r2, r3
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8015756:	683b      	ldr	r3, [r7, #0]
 8015758:	6a1b      	ldr	r3, [r3, #32]
 801575a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801575e:	d105      	bne.n	801576c <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8015760:	683b      	ldr	r3, [r7, #0]
 8015762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015764:	4619      	mov	r1, r3
 8015766:	6878      	ldr	r0, [r7, #4]
 8015768:	f7ff ffa9 	bl	80156be <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 801576c:	2300      	movs	r3, #0
 801576e:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	69db      	ldr	r3, [r3, #28]
 8015774:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 801577c:	7bfb      	ldrb	r3, [r7, #15]
}
 801577e:	4618      	mov	r0, r3
 8015780:	3710      	adds	r7, #16
 8015782:	46bd      	mov	sp, r7
 8015784:	bd80      	pop	{r7, pc}

08015786 <LL_TIM_SetPrescaler>:
{
 8015786:	b480      	push	{r7}
 8015788:	b083      	sub	sp, #12
 801578a:	af00      	add	r7, sp, #0
 801578c:	6078      	str	r0, [r7, #4]
 801578e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	683a      	ldr	r2, [r7, #0]
 8015794:	629a      	str	r2, [r3, #40]	; 0x28
}
 8015796:	bf00      	nop
 8015798:	370c      	adds	r7, #12
 801579a:	46bd      	mov	sp, r7
 801579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157a0:	4770      	bx	lr

080157a2 <LL_TIM_SetAutoReload>:
{
 80157a2:	b480      	push	{r7}
 80157a4:	b083      	sub	sp, #12
 80157a6:	af00      	add	r7, sp, #0
 80157a8:	6078      	str	r0, [r7, #4]
 80157aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80157ac:	687b      	ldr	r3, [r7, #4]
 80157ae:	683a      	ldr	r2, [r7, #0]
 80157b0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80157b2:	bf00      	nop
 80157b4:	370c      	adds	r7, #12
 80157b6:	46bd      	mov	sp, r7
 80157b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157bc:	4770      	bx	lr

080157be <LL_TIM_SetRepetitionCounter>:
{
 80157be:	b480      	push	{r7}
 80157c0:	b083      	sub	sp, #12
 80157c2:	af00      	add	r7, sp, #0
 80157c4:	6078      	str	r0, [r7, #4]
 80157c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	683a      	ldr	r2, [r7, #0]
 80157cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80157ce:	bf00      	nop
 80157d0:	370c      	adds	r7, #12
 80157d2:	46bd      	mov	sp, r7
 80157d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d8:	4770      	bx	lr

080157da <LL_TIM_OC_SetCompareCH1>:
{
 80157da:	b480      	push	{r7}
 80157dc:	b083      	sub	sp, #12
 80157de:	af00      	add	r7, sp, #0
 80157e0:	6078      	str	r0, [r7, #4]
 80157e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	683a      	ldr	r2, [r7, #0]
 80157e8:	635a      	str	r2, [r3, #52]	; 0x34
}
 80157ea:	bf00      	nop
 80157ec:	370c      	adds	r7, #12
 80157ee:	46bd      	mov	sp, r7
 80157f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157f4:	4770      	bx	lr

080157f6 <LL_TIM_OC_SetCompareCH2>:
{
 80157f6:	b480      	push	{r7}
 80157f8:	b083      	sub	sp, #12
 80157fa:	af00      	add	r7, sp, #0
 80157fc:	6078      	str	r0, [r7, #4]
 80157fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	683a      	ldr	r2, [r7, #0]
 8015804:	639a      	str	r2, [r3, #56]	; 0x38
}
 8015806:	bf00      	nop
 8015808:	370c      	adds	r7, #12
 801580a:	46bd      	mov	sp, r7
 801580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015810:	4770      	bx	lr

08015812 <LL_TIM_OC_SetCompareCH3>:
{
 8015812:	b480      	push	{r7}
 8015814:	b083      	sub	sp, #12
 8015816:	af00      	add	r7, sp, #0
 8015818:	6078      	str	r0, [r7, #4]
 801581a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	683a      	ldr	r2, [r7, #0]
 8015820:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8015822:	bf00      	nop
 8015824:	370c      	adds	r7, #12
 8015826:	46bd      	mov	sp, r7
 8015828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801582c:	4770      	bx	lr

0801582e <LL_TIM_OC_SetCompareCH4>:
{
 801582e:	b480      	push	{r7}
 8015830:	b083      	sub	sp, #12
 8015832:	af00      	add	r7, sp, #0
 8015834:	6078      	str	r0, [r7, #4]
 8015836:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	683a      	ldr	r2, [r7, #0]
 801583c:	641a      	str	r2, [r3, #64]	; 0x40
}
 801583e:	bf00      	nop
 8015840:	370c      	adds	r7, #12
 8015842:	46bd      	mov	sp, r7
 8015844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015848:	4770      	bx	lr

0801584a <LL_TIM_OC_SetCompareCH5>:
{
 801584a:	b480      	push	{r7}
 801584c:	b083      	sub	sp, #12
 801584e:	af00      	add	r7, sp, #0
 8015850:	6078      	str	r0, [r7, #4]
 8015852:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	683a      	ldr	r2, [r7, #0]
 801585c:	649a      	str	r2, [r3, #72]	; 0x48
}
 801585e:	bf00      	nop
 8015860:	370c      	adds	r7, #12
 8015862:	46bd      	mov	sp, r7
 8015864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015868:	4770      	bx	lr

0801586a <LL_TIM_OC_SetCompareCH6>:
{
 801586a:	b480      	push	{r7}
 801586c:	b083      	sub	sp, #12
 801586e:	af00      	add	r7, sp, #0
 8015870:	6078      	str	r0, [r7, #4]
 8015872:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	683a      	ldr	r2, [r7, #0]
 8015878:	64da      	str	r2, [r3, #76]	; 0x4c
}
 801587a:	bf00      	nop
 801587c:	370c      	adds	r7, #12
 801587e:	46bd      	mov	sp, r7
 8015880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015884:	4770      	bx	lr

08015886 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8015886:	b480      	push	{r7}
 8015888:	b083      	sub	sp, #12
 801588a:	af00      	add	r7, sp, #0
 801588c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	695b      	ldr	r3, [r3, #20]
 8015892:	f043 0201 	orr.w	r2, r3, #1
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	615a      	str	r2, [r3, #20]
}
 801589a:	bf00      	nop
 801589c:	370c      	adds	r7, #12
 801589e:	46bd      	mov	sp, r7
 80158a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158a4:	4770      	bx	lr
	...

080158a8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80158a8:	b580      	push	{r7, lr}
 80158aa:	b084      	sub	sp, #16
 80158ac:	af00      	add	r7, sp, #0
 80158ae:	6078      	str	r0, [r7, #4]
 80158b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	4a43      	ldr	r2, [pc, #268]	; (80159c8 <LL_TIM_Init+0x120>)
 80158bc:	4293      	cmp	r3, r2
 80158be:	d017      	beq.n	80158f0 <LL_TIM_Init+0x48>
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80158c6:	d013      	beq.n	80158f0 <LL_TIM_Init+0x48>
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	4a40      	ldr	r2, [pc, #256]	; (80159cc <LL_TIM_Init+0x124>)
 80158cc:	4293      	cmp	r3, r2
 80158ce:	d00f      	beq.n	80158f0 <LL_TIM_Init+0x48>
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	4a3f      	ldr	r2, [pc, #252]	; (80159d0 <LL_TIM_Init+0x128>)
 80158d4:	4293      	cmp	r3, r2
 80158d6:	d00b      	beq.n	80158f0 <LL_TIM_Init+0x48>
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	4a3e      	ldr	r2, [pc, #248]	; (80159d4 <LL_TIM_Init+0x12c>)
 80158dc:	4293      	cmp	r3, r2
 80158de:	d007      	beq.n	80158f0 <LL_TIM_Init+0x48>
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	4a3d      	ldr	r2, [pc, #244]	; (80159d8 <LL_TIM_Init+0x130>)
 80158e4:	4293      	cmp	r3, r2
 80158e6:	d003      	beq.n	80158f0 <LL_TIM_Init+0x48>
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	4a3c      	ldr	r2, [pc, #240]	; (80159dc <LL_TIM_Init+0x134>)
 80158ec:	4293      	cmp	r3, r2
 80158ee:	d106      	bne.n	80158fe <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80158f0:	68fb      	ldr	r3, [r7, #12]
 80158f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80158f6:	683b      	ldr	r3, [r7, #0]
 80158f8:	685b      	ldr	r3, [r3, #4]
 80158fa:	4313      	orrs	r3, r2
 80158fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80158fe:	687b      	ldr	r3, [r7, #4]
 8015900:	4a31      	ldr	r2, [pc, #196]	; (80159c8 <LL_TIM_Init+0x120>)
 8015902:	4293      	cmp	r3, r2
 8015904:	d023      	beq.n	801594e <LL_TIM_Init+0xa6>
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801590c:	d01f      	beq.n	801594e <LL_TIM_Init+0xa6>
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	4a2e      	ldr	r2, [pc, #184]	; (80159cc <LL_TIM_Init+0x124>)
 8015912:	4293      	cmp	r3, r2
 8015914:	d01b      	beq.n	801594e <LL_TIM_Init+0xa6>
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	4a2d      	ldr	r2, [pc, #180]	; (80159d0 <LL_TIM_Init+0x128>)
 801591a:	4293      	cmp	r3, r2
 801591c:	d017      	beq.n	801594e <LL_TIM_Init+0xa6>
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	4a2c      	ldr	r2, [pc, #176]	; (80159d4 <LL_TIM_Init+0x12c>)
 8015922:	4293      	cmp	r3, r2
 8015924:	d013      	beq.n	801594e <LL_TIM_Init+0xa6>
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	4a2b      	ldr	r2, [pc, #172]	; (80159d8 <LL_TIM_Init+0x130>)
 801592a:	4293      	cmp	r3, r2
 801592c:	d00f      	beq.n	801594e <LL_TIM_Init+0xa6>
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	4a2b      	ldr	r2, [pc, #172]	; (80159e0 <LL_TIM_Init+0x138>)
 8015932:	4293      	cmp	r3, r2
 8015934:	d00b      	beq.n	801594e <LL_TIM_Init+0xa6>
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	4a2a      	ldr	r2, [pc, #168]	; (80159e4 <LL_TIM_Init+0x13c>)
 801593a:	4293      	cmp	r3, r2
 801593c:	d007      	beq.n	801594e <LL_TIM_Init+0xa6>
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	4a29      	ldr	r2, [pc, #164]	; (80159e8 <LL_TIM_Init+0x140>)
 8015942:	4293      	cmp	r3, r2
 8015944:	d003      	beq.n	801594e <LL_TIM_Init+0xa6>
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	4a24      	ldr	r2, [pc, #144]	; (80159dc <LL_TIM_Init+0x134>)
 801594a:	4293      	cmp	r3, r2
 801594c:	d106      	bne.n	801595c <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 801594e:	68fb      	ldr	r3, [r7, #12]
 8015950:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8015954:	683b      	ldr	r3, [r7, #0]
 8015956:	68db      	ldr	r3, [r3, #12]
 8015958:	4313      	orrs	r3, r2
 801595a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	68fa      	ldr	r2, [r7, #12]
 8015960:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8015962:	683b      	ldr	r3, [r7, #0]
 8015964:	689b      	ldr	r3, [r3, #8]
 8015966:	4619      	mov	r1, r3
 8015968:	6878      	ldr	r0, [r7, #4]
 801596a:	f7ff ff1a 	bl	80157a2 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 801596e:	683b      	ldr	r3, [r7, #0]
 8015970:	881b      	ldrh	r3, [r3, #0]
 8015972:	4619      	mov	r1, r3
 8015974:	6878      	ldr	r0, [r7, #4]
 8015976:	f7ff ff06 	bl	8015786 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	4a12      	ldr	r2, [pc, #72]	; (80159c8 <LL_TIM_Init+0x120>)
 801597e:	4293      	cmp	r3, r2
 8015980:	d013      	beq.n	80159aa <LL_TIM_Init+0x102>
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	4a14      	ldr	r2, [pc, #80]	; (80159d8 <LL_TIM_Init+0x130>)
 8015986:	4293      	cmp	r3, r2
 8015988:	d00f      	beq.n	80159aa <LL_TIM_Init+0x102>
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	4a14      	ldr	r2, [pc, #80]	; (80159e0 <LL_TIM_Init+0x138>)
 801598e:	4293      	cmp	r3, r2
 8015990:	d00b      	beq.n	80159aa <LL_TIM_Init+0x102>
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	4a13      	ldr	r2, [pc, #76]	; (80159e4 <LL_TIM_Init+0x13c>)
 8015996:	4293      	cmp	r3, r2
 8015998:	d007      	beq.n	80159aa <LL_TIM_Init+0x102>
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	4a12      	ldr	r2, [pc, #72]	; (80159e8 <LL_TIM_Init+0x140>)
 801599e:	4293      	cmp	r3, r2
 80159a0:	d003      	beq.n	80159aa <LL_TIM_Init+0x102>
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	4a0d      	ldr	r2, [pc, #52]	; (80159dc <LL_TIM_Init+0x134>)
 80159a6:	4293      	cmp	r3, r2
 80159a8:	d105      	bne.n	80159b6 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80159aa:	683b      	ldr	r3, [r7, #0]
 80159ac:	691b      	ldr	r3, [r3, #16]
 80159ae:	4619      	mov	r1, r3
 80159b0:	6878      	ldr	r0, [r7, #4]
 80159b2:	f7ff ff04 	bl	80157be <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80159b6:	6878      	ldr	r0, [r7, #4]
 80159b8:	f7ff ff65 	bl	8015886 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80159bc:	2300      	movs	r3, #0
}
 80159be:	4618      	mov	r0, r3
 80159c0:	3710      	adds	r7, #16
 80159c2:	46bd      	mov	sp, r7
 80159c4:	bd80      	pop	{r7, pc}
 80159c6:	bf00      	nop
 80159c8:	40012c00 	.word	0x40012c00
 80159cc:	40000400 	.word	0x40000400
 80159d0:	40000800 	.word	0x40000800
 80159d4:	40000c00 	.word	0x40000c00
 80159d8:	40013400 	.word	0x40013400
 80159dc:	40015000 	.word	0x40015000
 80159e0:	40014000 	.word	0x40014000
 80159e4:	40014400 	.word	0x40014400
 80159e8:	40014800 	.word	0x40014800

080159ec <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80159ec:	b580      	push	{r7, lr}
 80159ee:	b086      	sub	sp, #24
 80159f0:	af00      	add	r7, sp, #0
 80159f2:	60f8      	str	r0, [r7, #12]
 80159f4:	60b9      	str	r1, [r7, #8]
 80159f6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80159f8:	2301      	movs	r3, #1
 80159fa:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80159fc:	68bb      	ldr	r3, [r7, #8]
 80159fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015a02:	d045      	beq.n	8015a90 <LL_TIM_OC_Init+0xa4>
 8015a04:	68bb      	ldr	r3, [r7, #8]
 8015a06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015a0a:	d848      	bhi.n	8015a9e <LL_TIM_OC_Init+0xb2>
 8015a0c:	68bb      	ldr	r3, [r7, #8]
 8015a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015a12:	d036      	beq.n	8015a82 <LL_TIM_OC_Init+0x96>
 8015a14:	68bb      	ldr	r3, [r7, #8]
 8015a16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015a1a:	d840      	bhi.n	8015a9e <LL_TIM_OC_Init+0xb2>
 8015a1c:	68bb      	ldr	r3, [r7, #8]
 8015a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015a22:	d027      	beq.n	8015a74 <LL_TIM_OC_Init+0x88>
 8015a24:	68bb      	ldr	r3, [r7, #8]
 8015a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015a2a:	d838      	bhi.n	8015a9e <LL_TIM_OC_Init+0xb2>
 8015a2c:	68bb      	ldr	r3, [r7, #8]
 8015a2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015a32:	d018      	beq.n	8015a66 <LL_TIM_OC_Init+0x7a>
 8015a34:	68bb      	ldr	r3, [r7, #8]
 8015a36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015a3a:	d830      	bhi.n	8015a9e <LL_TIM_OC_Init+0xb2>
 8015a3c:	68bb      	ldr	r3, [r7, #8]
 8015a3e:	2b01      	cmp	r3, #1
 8015a40:	d003      	beq.n	8015a4a <LL_TIM_OC_Init+0x5e>
 8015a42:	68bb      	ldr	r3, [r7, #8]
 8015a44:	2b10      	cmp	r3, #16
 8015a46:	d007      	beq.n	8015a58 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8015a48:	e029      	b.n	8015a9e <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8015a4a:	6879      	ldr	r1, [r7, #4]
 8015a4c:	68f8      	ldr	r0, [r7, #12]
 8015a4e:	f000 f8bf 	bl	8015bd0 <OC1Config>
 8015a52:	4603      	mov	r3, r0
 8015a54:	75fb      	strb	r3, [r7, #23]
      break;
 8015a56:	e023      	b.n	8015aa0 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8015a58:	6879      	ldr	r1, [r7, #4]
 8015a5a:	68f8      	ldr	r0, [r7, #12]
 8015a5c:	f000 f93e 	bl	8015cdc <OC2Config>
 8015a60:	4603      	mov	r3, r0
 8015a62:	75fb      	strb	r3, [r7, #23]
      break;
 8015a64:	e01c      	b.n	8015aa0 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8015a66:	6879      	ldr	r1, [r7, #4]
 8015a68:	68f8      	ldr	r0, [r7, #12]
 8015a6a:	f000 f9c1 	bl	8015df0 <OC3Config>
 8015a6e:	4603      	mov	r3, r0
 8015a70:	75fb      	strb	r3, [r7, #23]
      break;
 8015a72:	e015      	b.n	8015aa0 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8015a74:	6879      	ldr	r1, [r7, #4]
 8015a76:	68f8      	ldr	r0, [r7, #12]
 8015a78:	f000 fa44 	bl	8015f04 <OC4Config>
 8015a7c:	4603      	mov	r3, r0
 8015a7e:	75fb      	strb	r3, [r7, #23]
      break;
 8015a80:	e00e      	b.n	8015aa0 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8015a82:	6879      	ldr	r1, [r7, #4]
 8015a84:	68f8      	ldr	r0, [r7, #12]
 8015a86:	f000 fac7 	bl	8016018 <OC5Config>
 8015a8a:	4603      	mov	r3, r0
 8015a8c:	75fb      	strb	r3, [r7, #23]
      break;
 8015a8e:	e007      	b.n	8015aa0 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8015a90:	6879      	ldr	r1, [r7, #4]
 8015a92:	68f8      	ldr	r0, [r7, #12]
 8015a94:	f000 fb2a 	bl	80160ec <OC6Config>
 8015a98:	4603      	mov	r3, r0
 8015a9a:	75fb      	strb	r3, [r7, #23]
      break;
 8015a9c:	e000      	b.n	8015aa0 <LL_TIM_OC_Init+0xb4>
      break;
 8015a9e:	bf00      	nop
  }

  return result;
 8015aa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8015aa2:	4618      	mov	r0, r3
 8015aa4:	3718      	adds	r7, #24
 8015aa6:	46bd      	mov	sp, r7
 8015aa8:	bd80      	pop	{r7, pc}
	...

08015aac <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8015aac:	b480      	push	{r7}
 8015aae:	b085      	sub	sp, #20
 8015ab0:	af00      	add	r7, sp, #0
 8015ab2:	6078      	str	r0, [r7, #4]
 8015ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8015ab6:	2300      	movs	r3, #0
 8015ab8:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8015aba:	68fb      	ldr	r3, [r7, #12]
 8015abc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8015ac0:	683a      	ldr	r2, [r7, #0]
 8015ac2:	7b12      	ldrb	r2, [r2, #12]
 8015ac4:	4313      	orrs	r3, r2
 8015ac6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8015ac8:	68fb      	ldr	r3, [r7, #12]
 8015aca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8015ace:	683b      	ldr	r3, [r7, #0]
 8015ad0:	689b      	ldr	r3, [r3, #8]
 8015ad2:	4313      	orrs	r3, r2
 8015ad4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8015ad6:	68fb      	ldr	r3, [r7, #12]
 8015ad8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8015adc:	683b      	ldr	r3, [r7, #0]
 8015ade:	685b      	ldr	r3, [r3, #4]
 8015ae0:	4313      	orrs	r3, r2
 8015ae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8015ae4:	68fb      	ldr	r3, [r7, #12]
 8015ae6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8015aea:	683b      	ldr	r3, [r7, #0]
 8015aec:	681b      	ldr	r3, [r3, #0]
 8015aee:	4313      	orrs	r3, r2
 8015af0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8015af2:	68fb      	ldr	r3, [r7, #12]
 8015af4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015af8:	683a      	ldr	r2, [r7, #0]
 8015afa:	89d2      	ldrh	r2, [r2, #14]
 8015afc:	4313      	orrs	r3, r2
 8015afe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8015b06:	683b      	ldr	r3, [r7, #0]
 8015b08:	691b      	ldr	r3, [r3, #16]
 8015b0a:	4313      	orrs	r3, r2
 8015b0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8015b0e:	68fb      	ldr	r3, [r7, #12]
 8015b10:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8015b14:	683b      	ldr	r3, [r7, #0]
 8015b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b18:	4313      	orrs	r3, r2
 8015b1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 8015b1c:	68fb      	ldr	r3, [r7, #12]
 8015b1e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8015b22:	683b      	ldr	r3, [r7, #0]
 8015b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b26:	4313      	orrs	r3, r2
 8015b28:	60fb      	str	r3, [r7, #12]
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	4a25      	ldr	r2, [pc, #148]	; (8015bc4 <LL_TIM_BDTR_Init+0x118>)
 8015b2e:	4293      	cmp	r3, r2
 8015b30:	d007      	beq.n	8015b42 <LL_TIM_BDTR_Init+0x96>
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	4a24      	ldr	r2, [pc, #144]	; (8015bc8 <LL_TIM_BDTR_Init+0x11c>)
 8015b36:	4293      	cmp	r3, r2
 8015b38:	d003      	beq.n	8015b42 <LL_TIM_BDTR_Init+0x96>
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	4a23      	ldr	r2, [pc, #140]	; (8015bcc <LL_TIM_BDTR_Init+0x120>)
 8015b3e:	4293      	cmp	r3, r2
 8015b40:	d10d      	bne.n	8015b5e <LL_TIM_BDTR_Init+0xb2>
  {
    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 8015b42:	68fb      	ldr	r3, [r7, #12]
 8015b44:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8015b48:	683b      	ldr	r3, [r7, #0]
 8015b4a:	695b      	ldr	r3, [r3, #20]
 8015b4c:	4313      	orrs	r3, r2
 8015b4e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 8015b50:	68fb      	ldr	r3, [r7, #12]
 8015b52:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8015b56:	683b      	ldr	r3, [r7, #0]
 8015b58:	699b      	ldr	r3, [r3, #24]
 8015b5a:	4313      	orrs	r3, r2
 8015b5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	4a18      	ldr	r2, [pc, #96]	; (8015bc4 <LL_TIM_BDTR_Init+0x118>)
 8015b62:	4293      	cmp	r3, r2
 8015b64:	d007      	beq.n	8015b76 <LL_TIM_BDTR_Init+0xca>
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	4a17      	ldr	r2, [pc, #92]	; (8015bc8 <LL_TIM_BDTR_Init+0x11c>)
 8015b6a:	4293      	cmp	r3, r2
 8015b6c:	d003      	beq.n	8015b76 <LL_TIM_BDTR_Init+0xca>
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	4a16      	ldr	r2, [pc, #88]	; (8015bcc <LL_TIM_BDTR_Init+0x120>)
 8015b72:	4293      	cmp	r3, r2
 8015b74:	d11b      	bne.n	8015bae <LL_TIM_BDTR_Init+0x102>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 8015b76:	68fb      	ldr	r3, [r7, #12]
 8015b78:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8015b7c:	683b      	ldr	r3, [r7, #0]
 8015b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015b80:	4313      	orrs	r3, r2
 8015b82:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 8015b84:	68fb      	ldr	r3, [r7, #12]
 8015b86:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8015b8a:	683b      	ldr	r3, [r7, #0]
 8015b8c:	69db      	ldr	r3, [r3, #28]
 8015b8e:	4313      	orrs	r3, r2
 8015b90:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 8015b92:	68fb      	ldr	r3, [r7, #12]
 8015b94:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8015b98:	683b      	ldr	r3, [r7, #0]
 8015b9a:	6a1b      	ldr	r3, [r3, #32]
 8015b9c:	4313      	orrs	r3, r2
 8015b9e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 8015ba0:	68fb      	ldr	r3, [r7, #12]
 8015ba2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8015ba6:	683b      	ldr	r3, [r7, #0]
 8015ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015baa:	4313      	orrs	r3, r2
 8015bac:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	68fa      	ldr	r2, [r7, #12]
 8015bb2:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 8015bb4:	2300      	movs	r3, #0
}
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	3714      	adds	r7, #20
 8015bba:	46bd      	mov	sp, r7
 8015bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bc0:	4770      	bx	lr
 8015bc2:	bf00      	nop
 8015bc4:	40012c00 	.word	0x40012c00
 8015bc8:	40013400 	.word	0x40013400
 8015bcc:	40015000 	.word	0x40015000

08015bd0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8015bd0:	b580      	push	{r7, lr}
 8015bd2:	b086      	sub	sp, #24
 8015bd4:	af00      	add	r7, sp, #0
 8015bd6:	6078      	str	r0, [r7, #4]
 8015bd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	6a1b      	ldr	r3, [r3, #32]
 8015bde:	f023 0201 	bic.w	r2, r3, #1
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	6a1b      	ldr	r3, [r3, #32]
 8015bea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	685b      	ldr	r3, [r3, #4]
 8015bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8015bf2:	687b      	ldr	r3, [r7, #4]
 8015bf4:	699b      	ldr	r3, [r3, #24]
 8015bf6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	f023 0303 	bic.w	r3, r3, #3
 8015bfe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8015c00:	68fb      	ldr	r3, [r7, #12]
 8015c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8015c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8015c0a:	683a      	ldr	r2, [r7, #0]
 8015c0c:	6812      	ldr	r2, [r2, #0]
 8015c0e:	4313      	orrs	r3, r2
 8015c10:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8015c12:	697b      	ldr	r3, [r7, #20]
 8015c14:	f023 0202 	bic.w	r2, r3, #2
 8015c18:	683b      	ldr	r3, [r7, #0]
 8015c1a:	691b      	ldr	r3, [r3, #16]
 8015c1c:	4313      	orrs	r3, r2
 8015c1e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8015c20:	697b      	ldr	r3, [r7, #20]
 8015c22:	f023 0201 	bic.w	r2, r3, #1
 8015c26:	683b      	ldr	r3, [r7, #0]
 8015c28:	685b      	ldr	r3, [r3, #4]
 8015c2a:	4313      	orrs	r3, r2
 8015c2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	4a24      	ldr	r2, [pc, #144]	; (8015cc4 <OC1Config+0xf4>)
 8015c32:	4293      	cmp	r3, r2
 8015c34:	d013      	beq.n	8015c5e <OC1Config+0x8e>
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	4a23      	ldr	r2, [pc, #140]	; (8015cc8 <OC1Config+0xf8>)
 8015c3a:	4293      	cmp	r3, r2
 8015c3c:	d00f      	beq.n	8015c5e <OC1Config+0x8e>
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	4a22      	ldr	r2, [pc, #136]	; (8015ccc <OC1Config+0xfc>)
 8015c42:	4293      	cmp	r3, r2
 8015c44:	d00b      	beq.n	8015c5e <OC1Config+0x8e>
 8015c46:	687b      	ldr	r3, [r7, #4]
 8015c48:	4a21      	ldr	r2, [pc, #132]	; (8015cd0 <OC1Config+0x100>)
 8015c4a:	4293      	cmp	r3, r2
 8015c4c:	d007      	beq.n	8015c5e <OC1Config+0x8e>
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	4a20      	ldr	r2, [pc, #128]	; (8015cd4 <OC1Config+0x104>)
 8015c52:	4293      	cmp	r3, r2
 8015c54:	d003      	beq.n	8015c5e <OC1Config+0x8e>
 8015c56:	687b      	ldr	r3, [r7, #4]
 8015c58:	4a1f      	ldr	r2, [pc, #124]	; (8015cd8 <OC1Config+0x108>)
 8015c5a:	4293      	cmp	r3, r2
 8015c5c:	d11e      	bne.n	8015c9c <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8015c5e:	697b      	ldr	r3, [r7, #20]
 8015c60:	f023 0208 	bic.w	r2, r3, #8
 8015c64:	683b      	ldr	r3, [r7, #0]
 8015c66:	695b      	ldr	r3, [r3, #20]
 8015c68:	009b      	lsls	r3, r3, #2
 8015c6a:	4313      	orrs	r3, r2
 8015c6c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8015c6e:	697b      	ldr	r3, [r7, #20]
 8015c70:	f023 0204 	bic.w	r2, r3, #4
 8015c74:	683b      	ldr	r3, [r7, #0]
 8015c76:	689b      	ldr	r3, [r3, #8]
 8015c78:	009b      	lsls	r3, r3, #2
 8015c7a:	4313      	orrs	r3, r2
 8015c7c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8015c7e:	693b      	ldr	r3, [r7, #16]
 8015c80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8015c84:	683b      	ldr	r3, [r7, #0]
 8015c86:	699b      	ldr	r3, [r3, #24]
 8015c88:	4313      	orrs	r3, r2
 8015c8a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8015c8c:	693b      	ldr	r3, [r7, #16]
 8015c8e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8015c92:	683b      	ldr	r3, [r7, #0]
 8015c94:	69db      	ldr	r3, [r3, #28]
 8015c96:	005b      	lsls	r3, r3, #1
 8015c98:	4313      	orrs	r3, r2
 8015c9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	693a      	ldr	r2, [r7, #16]
 8015ca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8015ca2:	687b      	ldr	r3, [r7, #4]
 8015ca4:	68fa      	ldr	r2, [r7, #12]
 8015ca6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8015ca8:	683b      	ldr	r3, [r7, #0]
 8015caa:	68db      	ldr	r3, [r3, #12]
 8015cac:	4619      	mov	r1, r3
 8015cae:	6878      	ldr	r0, [r7, #4]
 8015cb0:	f7ff fd93 	bl	80157da <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	697a      	ldr	r2, [r7, #20]
 8015cb8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8015cba:	2300      	movs	r3, #0
}
 8015cbc:	4618      	mov	r0, r3
 8015cbe:	3718      	adds	r7, #24
 8015cc0:	46bd      	mov	sp, r7
 8015cc2:	bd80      	pop	{r7, pc}
 8015cc4:	40012c00 	.word	0x40012c00
 8015cc8:	40013400 	.word	0x40013400
 8015ccc:	40014000 	.word	0x40014000
 8015cd0:	40014400 	.word	0x40014400
 8015cd4:	40014800 	.word	0x40014800
 8015cd8:	40015000 	.word	0x40015000

08015cdc <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8015cdc:	b580      	push	{r7, lr}
 8015cde:	b086      	sub	sp, #24
 8015ce0:	af00      	add	r7, sp, #0
 8015ce2:	6078      	str	r0, [r7, #4]
 8015ce4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	6a1b      	ldr	r3, [r3, #32]
 8015cea:	f023 0210 	bic.w	r2, r3, #16
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	6a1b      	ldr	r3, [r3, #32]
 8015cf6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	685b      	ldr	r3, [r3, #4]
 8015cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	699b      	ldr	r3, [r3, #24]
 8015d02:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8015d04:	68fb      	ldr	r3, [r7, #12]
 8015d06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8015d0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8015d0c:	68fb      	ldr	r3, [r7, #12]
 8015d0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8015d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8015d16:	683a      	ldr	r2, [r7, #0]
 8015d18:	6812      	ldr	r2, [r2, #0]
 8015d1a:	0212      	lsls	r2, r2, #8
 8015d1c:	4313      	orrs	r3, r2
 8015d1e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8015d20:	697b      	ldr	r3, [r7, #20]
 8015d22:	f023 0220 	bic.w	r2, r3, #32
 8015d26:	683b      	ldr	r3, [r7, #0]
 8015d28:	691b      	ldr	r3, [r3, #16]
 8015d2a:	011b      	lsls	r3, r3, #4
 8015d2c:	4313      	orrs	r3, r2
 8015d2e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8015d30:	697b      	ldr	r3, [r7, #20]
 8015d32:	f023 0210 	bic.w	r2, r3, #16
 8015d36:	683b      	ldr	r3, [r7, #0]
 8015d38:	685b      	ldr	r3, [r3, #4]
 8015d3a:	011b      	lsls	r3, r3, #4
 8015d3c:	4313      	orrs	r3, r2
 8015d3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	4a25      	ldr	r2, [pc, #148]	; (8015dd8 <OC2Config+0xfc>)
 8015d44:	4293      	cmp	r3, r2
 8015d46:	d013      	beq.n	8015d70 <OC2Config+0x94>
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	4a24      	ldr	r2, [pc, #144]	; (8015ddc <OC2Config+0x100>)
 8015d4c:	4293      	cmp	r3, r2
 8015d4e:	d00f      	beq.n	8015d70 <OC2Config+0x94>
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	4a23      	ldr	r2, [pc, #140]	; (8015de0 <OC2Config+0x104>)
 8015d54:	4293      	cmp	r3, r2
 8015d56:	d00b      	beq.n	8015d70 <OC2Config+0x94>
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	4a22      	ldr	r2, [pc, #136]	; (8015de4 <OC2Config+0x108>)
 8015d5c:	4293      	cmp	r3, r2
 8015d5e:	d007      	beq.n	8015d70 <OC2Config+0x94>
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	4a21      	ldr	r2, [pc, #132]	; (8015de8 <OC2Config+0x10c>)
 8015d64:	4293      	cmp	r3, r2
 8015d66:	d003      	beq.n	8015d70 <OC2Config+0x94>
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	4a20      	ldr	r2, [pc, #128]	; (8015dec <OC2Config+0x110>)
 8015d6c:	4293      	cmp	r3, r2
 8015d6e:	d11f      	bne.n	8015db0 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8015d70:	697b      	ldr	r3, [r7, #20]
 8015d72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8015d76:	683b      	ldr	r3, [r7, #0]
 8015d78:	695b      	ldr	r3, [r3, #20]
 8015d7a:	019b      	lsls	r3, r3, #6
 8015d7c:	4313      	orrs	r3, r2
 8015d7e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8015d80:	697b      	ldr	r3, [r7, #20]
 8015d82:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8015d86:	683b      	ldr	r3, [r7, #0]
 8015d88:	689b      	ldr	r3, [r3, #8]
 8015d8a:	019b      	lsls	r3, r3, #6
 8015d8c:	4313      	orrs	r3, r2
 8015d8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8015d90:	693b      	ldr	r3, [r7, #16]
 8015d92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8015d96:	683b      	ldr	r3, [r7, #0]
 8015d98:	699b      	ldr	r3, [r3, #24]
 8015d9a:	009b      	lsls	r3, r3, #2
 8015d9c:	4313      	orrs	r3, r2
 8015d9e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8015da0:	693b      	ldr	r3, [r7, #16]
 8015da2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8015da6:	683b      	ldr	r3, [r7, #0]
 8015da8:	69db      	ldr	r3, [r3, #28]
 8015daa:	00db      	lsls	r3, r3, #3
 8015dac:	4313      	orrs	r3, r2
 8015dae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	693a      	ldr	r2, [r7, #16]
 8015db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	68fa      	ldr	r2, [r7, #12]
 8015dba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8015dbc:	683b      	ldr	r3, [r7, #0]
 8015dbe:	68db      	ldr	r3, [r3, #12]
 8015dc0:	4619      	mov	r1, r3
 8015dc2:	6878      	ldr	r0, [r7, #4]
 8015dc4:	f7ff fd17 	bl	80157f6 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	697a      	ldr	r2, [r7, #20]
 8015dcc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8015dce:	2300      	movs	r3, #0
}
 8015dd0:	4618      	mov	r0, r3
 8015dd2:	3718      	adds	r7, #24
 8015dd4:	46bd      	mov	sp, r7
 8015dd6:	bd80      	pop	{r7, pc}
 8015dd8:	40012c00 	.word	0x40012c00
 8015ddc:	40013400 	.word	0x40013400
 8015de0:	40014000 	.word	0x40014000
 8015de4:	40014400 	.word	0x40014400
 8015de8:	40014800 	.word	0x40014800
 8015dec:	40015000 	.word	0x40015000

08015df0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8015df0:	b580      	push	{r7, lr}
 8015df2:	b086      	sub	sp, #24
 8015df4:	af00      	add	r7, sp, #0
 8015df6:	6078      	str	r0, [r7, #4]
 8015df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	6a1b      	ldr	r3, [r3, #32]
 8015dfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	6a1b      	ldr	r3, [r3, #32]
 8015e0a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	685b      	ldr	r3, [r3, #4]
 8015e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	69db      	ldr	r3, [r3, #28]
 8015e16:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8015e18:	68fb      	ldr	r3, [r7, #12]
 8015e1a:	f023 0303 	bic.w	r3, r3, #3
 8015e1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8015e20:	68fb      	ldr	r3, [r7, #12]
 8015e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8015e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8015e2a:	683a      	ldr	r2, [r7, #0]
 8015e2c:	6812      	ldr	r2, [r2, #0]
 8015e2e:	4313      	orrs	r3, r2
 8015e30:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8015e32:	697b      	ldr	r3, [r7, #20]
 8015e34:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8015e38:	683b      	ldr	r3, [r7, #0]
 8015e3a:	691b      	ldr	r3, [r3, #16]
 8015e3c:	021b      	lsls	r3, r3, #8
 8015e3e:	4313      	orrs	r3, r2
 8015e40:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8015e42:	697b      	ldr	r3, [r7, #20]
 8015e44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8015e48:	683b      	ldr	r3, [r7, #0]
 8015e4a:	685b      	ldr	r3, [r3, #4]
 8015e4c:	021b      	lsls	r3, r3, #8
 8015e4e:	4313      	orrs	r3, r2
 8015e50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	4a25      	ldr	r2, [pc, #148]	; (8015eec <OC3Config+0xfc>)
 8015e56:	4293      	cmp	r3, r2
 8015e58:	d013      	beq.n	8015e82 <OC3Config+0x92>
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	4a24      	ldr	r2, [pc, #144]	; (8015ef0 <OC3Config+0x100>)
 8015e5e:	4293      	cmp	r3, r2
 8015e60:	d00f      	beq.n	8015e82 <OC3Config+0x92>
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	4a23      	ldr	r2, [pc, #140]	; (8015ef4 <OC3Config+0x104>)
 8015e66:	4293      	cmp	r3, r2
 8015e68:	d00b      	beq.n	8015e82 <OC3Config+0x92>
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	4a22      	ldr	r2, [pc, #136]	; (8015ef8 <OC3Config+0x108>)
 8015e6e:	4293      	cmp	r3, r2
 8015e70:	d007      	beq.n	8015e82 <OC3Config+0x92>
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	4a21      	ldr	r2, [pc, #132]	; (8015efc <OC3Config+0x10c>)
 8015e76:	4293      	cmp	r3, r2
 8015e78:	d003      	beq.n	8015e82 <OC3Config+0x92>
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	4a20      	ldr	r2, [pc, #128]	; (8015f00 <OC3Config+0x110>)
 8015e7e:	4293      	cmp	r3, r2
 8015e80:	d11f      	bne.n	8015ec2 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8015e82:	697b      	ldr	r3, [r7, #20]
 8015e84:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8015e88:	683b      	ldr	r3, [r7, #0]
 8015e8a:	695b      	ldr	r3, [r3, #20]
 8015e8c:	029b      	lsls	r3, r3, #10
 8015e8e:	4313      	orrs	r3, r2
 8015e90:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8015e92:	697b      	ldr	r3, [r7, #20]
 8015e94:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8015e98:	683b      	ldr	r3, [r7, #0]
 8015e9a:	689b      	ldr	r3, [r3, #8]
 8015e9c:	029b      	lsls	r3, r3, #10
 8015e9e:	4313      	orrs	r3, r2
 8015ea0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8015ea2:	693b      	ldr	r3, [r7, #16]
 8015ea4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8015ea8:	683b      	ldr	r3, [r7, #0]
 8015eaa:	699b      	ldr	r3, [r3, #24]
 8015eac:	011b      	lsls	r3, r3, #4
 8015eae:	4313      	orrs	r3, r2
 8015eb0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8015eb2:	693b      	ldr	r3, [r7, #16]
 8015eb4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8015eb8:	683b      	ldr	r3, [r7, #0]
 8015eba:	69db      	ldr	r3, [r3, #28]
 8015ebc:	015b      	lsls	r3, r3, #5
 8015ebe:	4313      	orrs	r3, r2
 8015ec0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	693a      	ldr	r2, [r7, #16]
 8015ec6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	68fa      	ldr	r2, [r7, #12]
 8015ecc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8015ece:	683b      	ldr	r3, [r7, #0]
 8015ed0:	68db      	ldr	r3, [r3, #12]
 8015ed2:	4619      	mov	r1, r3
 8015ed4:	6878      	ldr	r0, [r7, #4]
 8015ed6:	f7ff fc9c 	bl	8015812 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	697a      	ldr	r2, [r7, #20]
 8015ede:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8015ee0:	2300      	movs	r3, #0
}
 8015ee2:	4618      	mov	r0, r3
 8015ee4:	3718      	adds	r7, #24
 8015ee6:	46bd      	mov	sp, r7
 8015ee8:	bd80      	pop	{r7, pc}
 8015eea:	bf00      	nop
 8015eec:	40012c00 	.word	0x40012c00
 8015ef0:	40013400 	.word	0x40013400
 8015ef4:	40014000 	.word	0x40014000
 8015ef8:	40014400 	.word	0x40014400
 8015efc:	40014800 	.word	0x40014800
 8015f00:	40015000 	.word	0x40015000

08015f04 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8015f04:	b580      	push	{r7, lr}
 8015f06:	b086      	sub	sp, #24
 8015f08:	af00      	add	r7, sp, #0
 8015f0a:	6078      	str	r0, [r7, #4]
 8015f0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	6a1b      	ldr	r3, [r3, #32]
 8015f12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8015f1a:	687b      	ldr	r3, [r7, #4]
 8015f1c:	6a1b      	ldr	r3, [r3, #32]
 8015f1e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	685b      	ldr	r3, [r3, #4]
 8015f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	69db      	ldr	r3, [r3, #28]
 8015f2a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8015f2c:	68fb      	ldr	r3, [r7, #12]
 8015f2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8015f32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8015f34:	68fb      	ldr	r3, [r7, #12]
 8015f36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8015f3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8015f3e:	683a      	ldr	r2, [r7, #0]
 8015f40:	6812      	ldr	r2, [r2, #0]
 8015f42:	0212      	lsls	r2, r2, #8
 8015f44:	4313      	orrs	r3, r2
 8015f46:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8015f48:	697b      	ldr	r3, [r7, #20]
 8015f4a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8015f4e:	683b      	ldr	r3, [r7, #0]
 8015f50:	691b      	ldr	r3, [r3, #16]
 8015f52:	031b      	lsls	r3, r3, #12
 8015f54:	4313      	orrs	r3, r2
 8015f56:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8015f58:	697b      	ldr	r3, [r7, #20]
 8015f5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8015f5e:	683b      	ldr	r3, [r7, #0]
 8015f60:	685b      	ldr	r3, [r3, #4]
 8015f62:	031b      	lsls	r3, r3, #12
 8015f64:	4313      	orrs	r3, r2
 8015f66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	4a25      	ldr	r2, [pc, #148]	; (8016000 <OC4Config+0xfc>)
 8015f6c:	4293      	cmp	r3, r2
 8015f6e:	d013      	beq.n	8015f98 <OC4Config+0x94>
 8015f70:	687b      	ldr	r3, [r7, #4]
 8015f72:	4a24      	ldr	r2, [pc, #144]	; (8016004 <OC4Config+0x100>)
 8015f74:	4293      	cmp	r3, r2
 8015f76:	d00f      	beq.n	8015f98 <OC4Config+0x94>
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	4a23      	ldr	r2, [pc, #140]	; (8016008 <OC4Config+0x104>)
 8015f7c:	4293      	cmp	r3, r2
 8015f7e:	d00b      	beq.n	8015f98 <OC4Config+0x94>
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	4a22      	ldr	r2, [pc, #136]	; (801600c <OC4Config+0x108>)
 8015f84:	4293      	cmp	r3, r2
 8015f86:	d007      	beq.n	8015f98 <OC4Config+0x94>
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	4a21      	ldr	r2, [pc, #132]	; (8016010 <OC4Config+0x10c>)
 8015f8c:	4293      	cmp	r3, r2
 8015f8e:	d003      	beq.n	8015f98 <OC4Config+0x94>
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	4a20      	ldr	r2, [pc, #128]	; (8016014 <OC4Config+0x110>)
 8015f94:	4293      	cmp	r3, r2
 8015f96:	d11f      	bne.n	8015fd8 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8015f98:	697b      	ldr	r3, [r7, #20]
 8015f9a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8015f9e:	683b      	ldr	r3, [r7, #0]
 8015fa0:	695b      	ldr	r3, [r3, #20]
 8015fa2:	039b      	lsls	r3, r3, #14
 8015fa4:	4313      	orrs	r3, r2
 8015fa6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8015fa8:	697b      	ldr	r3, [r7, #20]
 8015faa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8015fae:	683b      	ldr	r3, [r7, #0]
 8015fb0:	689b      	ldr	r3, [r3, #8]
 8015fb2:	039b      	lsls	r3, r3, #14
 8015fb4:	4313      	orrs	r3, r2
 8015fb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8015fb8:	693b      	ldr	r3, [r7, #16]
 8015fba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8015fbe:	683b      	ldr	r3, [r7, #0]
 8015fc0:	699b      	ldr	r3, [r3, #24]
 8015fc2:	019b      	lsls	r3, r3, #6
 8015fc4:	4313      	orrs	r3, r2
 8015fc6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8015fc8:	693b      	ldr	r3, [r7, #16]
 8015fca:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8015fce:	683b      	ldr	r3, [r7, #0]
 8015fd0:	69db      	ldr	r3, [r3, #28]
 8015fd2:	01db      	lsls	r3, r3, #7
 8015fd4:	4313      	orrs	r3, r2
 8015fd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	693a      	ldr	r2, [r7, #16]
 8015fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	68fa      	ldr	r2, [r7, #12]
 8015fe2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8015fe4:	683b      	ldr	r3, [r7, #0]
 8015fe6:	68db      	ldr	r3, [r3, #12]
 8015fe8:	4619      	mov	r1, r3
 8015fea:	6878      	ldr	r0, [r7, #4]
 8015fec:	f7ff fc1f 	bl	801582e <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	697a      	ldr	r2, [r7, #20]
 8015ff4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8015ff6:	2300      	movs	r3, #0
}
 8015ff8:	4618      	mov	r0, r3
 8015ffa:	3718      	adds	r7, #24
 8015ffc:	46bd      	mov	sp, r7
 8015ffe:	bd80      	pop	{r7, pc}
 8016000:	40012c00 	.word	0x40012c00
 8016004:	40013400 	.word	0x40013400
 8016008:	40014000 	.word	0x40014000
 801600c:	40014400 	.word	0x40014400
 8016010:	40014800 	.word	0x40014800
 8016014:	40015000 	.word	0x40015000

08016018 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8016018:	b580      	push	{r7, lr}
 801601a:	b084      	sub	sp, #16
 801601c:	af00      	add	r7, sp, #0
 801601e:	6078      	str	r0, [r7, #4]
 8016020:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	6a1b      	ldr	r3, [r3, #32]
 8016026:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	6a1b      	ldr	r3, [r3, #32]
 8016032:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016038:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 801603a:	68bb      	ldr	r3, [r7, #8]
 801603c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8016040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8016044:	683a      	ldr	r2, [r7, #0]
 8016046:	6812      	ldr	r2, [r2, #0]
 8016048:	4313      	orrs	r3, r2
 801604a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8016052:	683b      	ldr	r3, [r7, #0]
 8016054:	691b      	ldr	r3, [r3, #16]
 8016056:	041b      	lsls	r3, r3, #16
 8016058:	4313      	orrs	r3, r2
 801605a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8016062:	683b      	ldr	r3, [r7, #0]
 8016064:	685b      	ldr	r3, [r3, #4]
 8016066:	041b      	lsls	r3, r3, #16
 8016068:	4313      	orrs	r3, r2
 801606a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	4a19      	ldr	r2, [pc, #100]	; (80160d4 <OC5Config+0xbc>)
 8016070:	4293      	cmp	r3, r2
 8016072:	d013      	beq.n	801609c <OC5Config+0x84>
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	4a18      	ldr	r2, [pc, #96]	; (80160d8 <OC5Config+0xc0>)
 8016078:	4293      	cmp	r3, r2
 801607a:	d00f      	beq.n	801609c <OC5Config+0x84>
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	4a17      	ldr	r2, [pc, #92]	; (80160dc <OC5Config+0xc4>)
 8016080:	4293      	cmp	r3, r2
 8016082:	d00b      	beq.n	801609c <OC5Config+0x84>
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	4a16      	ldr	r2, [pc, #88]	; (80160e0 <OC5Config+0xc8>)
 8016088:	4293      	cmp	r3, r2
 801608a:	d007      	beq.n	801609c <OC5Config+0x84>
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	4a15      	ldr	r2, [pc, #84]	; (80160e4 <OC5Config+0xcc>)
 8016090:	4293      	cmp	r3, r2
 8016092:	d003      	beq.n	801609c <OC5Config+0x84>
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	4a14      	ldr	r2, [pc, #80]	; (80160e8 <OC5Config+0xd0>)
 8016098:	4293      	cmp	r3, r2
 801609a:	d109      	bne.n	80160b0 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	685b      	ldr	r3, [r3, #4]
 80160a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80160a4:	683b      	ldr	r3, [r7, #0]
 80160a6:	699b      	ldr	r3, [r3, #24]
 80160a8:	021b      	lsls	r3, r3, #8
 80160aa:	431a      	orrs	r2, r3
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	68ba      	ldr	r2, [r7, #8]
 80160b4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80160b6:	683b      	ldr	r3, [r7, #0]
 80160b8:	68db      	ldr	r3, [r3, #12]
 80160ba:	4619      	mov	r1, r3
 80160bc:	6878      	ldr	r0, [r7, #4]
 80160be:	f7ff fbc4 	bl	801584a <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	68fa      	ldr	r2, [r7, #12]
 80160c6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80160c8:	2300      	movs	r3, #0
}
 80160ca:	4618      	mov	r0, r3
 80160cc:	3710      	adds	r7, #16
 80160ce:	46bd      	mov	sp, r7
 80160d0:	bd80      	pop	{r7, pc}
 80160d2:	bf00      	nop
 80160d4:	40012c00 	.word	0x40012c00
 80160d8:	40013400 	.word	0x40013400
 80160dc:	40014000 	.word	0x40014000
 80160e0:	40014400 	.word	0x40014400
 80160e4:	40014800 	.word	0x40014800
 80160e8:	40015000 	.word	0x40015000

080160ec <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80160ec:	b580      	push	{r7, lr}
 80160ee:	b084      	sub	sp, #16
 80160f0:	af00      	add	r7, sp, #0
 80160f2:	6078      	str	r0, [r7, #4]
 80160f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	6a1b      	ldr	r3, [r3, #32]
 80160fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8016102:	687b      	ldr	r3, [r7, #4]
 8016104:	6a1b      	ldr	r3, [r3, #32]
 8016106:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801610c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 801610e:	68bb      	ldr	r3, [r7, #8]
 8016110:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8016114:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8016118:	683a      	ldr	r2, [r7, #0]
 801611a:	6812      	ldr	r2, [r2, #0]
 801611c:	0212      	lsls	r2, r2, #8
 801611e:	4313      	orrs	r3, r2
 8016120:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8016122:	68fb      	ldr	r3, [r7, #12]
 8016124:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8016128:	683b      	ldr	r3, [r7, #0]
 801612a:	691b      	ldr	r3, [r3, #16]
 801612c:	051b      	lsls	r3, r3, #20
 801612e:	4313      	orrs	r3, r2
 8016130:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8016138:	683b      	ldr	r3, [r7, #0]
 801613a:	685b      	ldr	r3, [r3, #4]
 801613c:	051b      	lsls	r3, r3, #20
 801613e:	4313      	orrs	r3, r2
 8016140:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	4a18      	ldr	r2, [pc, #96]	; (80161a8 <OC6Config+0xbc>)
 8016146:	4293      	cmp	r3, r2
 8016148:	d013      	beq.n	8016172 <OC6Config+0x86>
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	4a17      	ldr	r2, [pc, #92]	; (80161ac <OC6Config+0xc0>)
 801614e:	4293      	cmp	r3, r2
 8016150:	d00f      	beq.n	8016172 <OC6Config+0x86>
 8016152:	687b      	ldr	r3, [r7, #4]
 8016154:	4a16      	ldr	r2, [pc, #88]	; (80161b0 <OC6Config+0xc4>)
 8016156:	4293      	cmp	r3, r2
 8016158:	d00b      	beq.n	8016172 <OC6Config+0x86>
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	4a15      	ldr	r2, [pc, #84]	; (80161b4 <OC6Config+0xc8>)
 801615e:	4293      	cmp	r3, r2
 8016160:	d007      	beq.n	8016172 <OC6Config+0x86>
 8016162:	687b      	ldr	r3, [r7, #4]
 8016164:	4a14      	ldr	r2, [pc, #80]	; (80161b8 <OC6Config+0xcc>)
 8016166:	4293      	cmp	r3, r2
 8016168:	d003      	beq.n	8016172 <OC6Config+0x86>
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	4a13      	ldr	r2, [pc, #76]	; (80161bc <OC6Config+0xd0>)
 801616e:	4293      	cmp	r3, r2
 8016170:	d109      	bne.n	8016186 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	685b      	ldr	r3, [r3, #4]
 8016176:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 801617a:	683b      	ldr	r3, [r7, #0]
 801617c:	699b      	ldr	r3, [r3, #24]
 801617e:	029b      	lsls	r3, r3, #10
 8016180:	431a      	orrs	r2, r3
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	68ba      	ldr	r2, [r7, #8]
 801618a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 801618c:	683b      	ldr	r3, [r7, #0]
 801618e:	68db      	ldr	r3, [r3, #12]
 8016190:	4619      	mov	r1, r3
 8016192:	6878      	ldr	r0, [r7, #4]
 8016194:	f7ff fb69 	bl	801586a <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	68fa      	ldr	r2, [r7, #12]
 801619c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801619e:	2300      	movs	r3, #0
}
 80161a0:	4618      	mov	r0, r3
 80161a2:	3710      	adds	r7, #16
 80161a4:	46bd      	mov	sp, r7
 80161a6:	bd80      	pop	{r7, pc}
 80161a8:	40012c00 	.word	0x40012c00
 80161ac:	40013400 	.word	0x40013400
 80161b0:	40014000 	.word	0x40014000
 80161b4:	40014400 	.word	0x40014400
 80161b8:	40014800 	.word	0x40014800
 80161bc:	40015000 	.word	0x40015000

080161c0 <LL_USART_IsEnabled>:
{
 80161c0:	b480      	push	{r7}
 80161c2:	b083      	sub	sp, #12
 80161c4:	af00      	add	r7, sp, #0
 80161c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	681b      	ldr	r3, [r3, #0]
 80161cc:	f003 0301 	and.w	r3, r3, #1
 80161d0:	2b01      	cmp	r3, #1
 80161d2:	d101      	bne.n	80161d8 <LL_USART_IsEnabled+0x18>
 80161d4:	2301      	movs	r3, #1
 80161d6:	e000      	b.n	80161da <LL_USART_IsEnabled+0x1a>
 80161d8:	2300      	movs	r3, #0
}
 80161da:	4618      	mov	r0, r3
 80161dc:	370c      	adds	r7, #12
 80161de:	46bd      	mov	sp, r7
 80161e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e4:	4770      	bx	lr

080161e6 <LL_USART_SetPrescaler>:
{
 80161e6:	b480      	push	{r7}
 80161e8:	b083      	sub	sp, #12
 80161ea:	af00      	add	r7, sp, #0
 80161ec:	6078      	str	r0, [r7, #4]
 80161ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80161f4:	f023 030f 	bic.w	r3, r3, #15
 80161f8:	683a      	ldr	r2, [r7, #0]
 80161fa:	b292      	uxth	r2, r2
 80161fc:	431a      	orrs	r2, r3
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8016202:	bf00      	nop
 8016204:	370c      	adds	r7, #12
 8016206:	46bd      	mov	sp, r7
 8016208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801620c:	4770      	bx	lr

0801620e <LL_USART_SetStopBitsLength>:
{
 801620e:	b480      	push	{r7}
 8016210:	b083      	sub	sp, #12
 8016212:	af00      	add	r7, sp, #0
 8016214:	6078      	str	r0, [r7, #4]
 8016216:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	685b      	ldr	r3, [r3, #4]
 801621c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8016220:	683b      	ldr	r3, [r7, #0]
 8016222:	431a      	orrs	r2, r3
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	605a      	str	r2, [r3, #4]
}
 8016228:	bf00      	nop
 801622a:	370c      	adds	r7, #12
 801622c:	46bd      	mov	sp, r7
 801622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016232:	4770      	bx	lr

08016234 <LL_USART_SetHWFlowCtrl>:
{
 8016234:	b480      	push	{r7}
 8016236:	b083      	sub	sp, #12
 8016238:	af00      	add	r7, sp, #0
 801623a:	6078      	str	r0, [r7, #4]
 801623c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	689b      	ldr	r3, [r3, #8]
 8016242:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8016246:	683b      	ldr	r3, [r7, #0]
 8016248:	431a      	orrs	r2, r3
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	609a      	str	r2, [r3, #8]
}
 801624e:	bf00      	nop
 8016250:	370c      	adds	r7, #12
 8016252:	46bd      	mov	sp, r7
 8016254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016258:	4770      	bx	lr
	...

0801625c <LL_USART_SetBaudRate>:
{
 801625c:	b480      	push	{r7}
 801625e:	b087      	sub	sp, #28
 8016260:	af00      	add	r7, sp, #0
 8016262:	60f8      	str	r0, [r7, #12]
 8016264:	60b9      	str	r1, [r7, #8]
 8016266:	607a      	str	r2, [r7, #4]
 8016268:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	2b0b      	cmp	r3, #11
 801626e:	d83c      	bhi.n	80162ea <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8016270:	6a3b      	ldr	r3, [r7, #32]
 8016272:	2b00      	cmp	r3, #0
 8016274:	d039      	beq.n	80162ea <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8016276:	683b      	ldr	r3, [r7, #0]
 8016278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801627c:	d122      	bne.n	80162c4 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	b2db      	uxtb	r3, r3
 8016282:	461a      	mov	r2, r3
 8016284:	4b1c      	ldr	r3, [pc, #112]	; (80162f8 <LL_USART_SetBaudRate+0x9c>)
 8016286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801628a:	68ba      	ldr	r2, [r7, #8]
 801628c:	fbb2 f3f3 	udiv	r3, r2, r3
 8016290:	005a      	lsls	r2, r3, #1
 8016292:	6a3b      	ldr	r3, [r7, #32]
 8016294:	085b      	lsrs	r3, r3, #1
 8016296:	441a      	add	r2, r3
 8016298:	6a3b      	ldr	r3, [r7, #32]
 801629a:	fbb2 f3f3 	udiv	r3, r2, r3
 801629e:	b29b      	uxth	r3, r3
 80162a0:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80162a2:	697a      	ldr	r2, [r7, #20]
 80162a4:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80162a8:	4013      	ands	r3, r2
 80162aa:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80162ac:	697b      	ldr	r3, [r7, #20]
 80162ae:	085b      	lsrs	r3, r3, #1
 80162b0:	b29b      	uxth	r3, r3
 80162b2:	f003 0307 	and.w	r3, r3, #7
 80162b6:	693a      	ldr	r2, [r7, #16]
 80162b8:	4313      	orrs	r3, r2
 80162ba:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80162bc:	68fb      	ldr	r3, [r7, #12]
 80162be:	693a      	ldr	r2, [r7, #16]
 80162c0:	60da      	str	r2, [r3, #12]
}
 80162c2:	e012      	b.n	80162ea <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	b2db      	uxtb	r3, r3
 80162c8:	461a      	mov	r2, r3
 80162ca:	4b0b      	ldr	r3, [pc, #44]	; (80162f8 <LL_USART_SetBaudRate+0x9c>)
 80162cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80162d0:	68ba      	ldr	r2, [r7, #8]
 80162d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80162d6:	6a3b      	ldr	r3, [r7, #32]
 80162d8:	085b      	lsrs	r3, r3, #1
 80162da:	441a      	add	r2, r3
 80162dc:	6a3b      	ldr	r3, [r7, #32]
 80162de:	fbb2 f3f3 	udiv	r3, r2, r3
 80162e2:	b29b      	uxth	r3, r3
 80162e4:	461a      	mov	r2, r3
 80162e6:	68fb      	ldr	r3, [r7, #12]
 80162e8:	60da      	str	r2, [r3, #12]
}
 80162ea:	bf00      	nop
 80162ec:	371c      	adds	r7, #28
 80162ee:	46bd      	mov	sp, r7
 80162f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f4:	4770      	bx	lr
 80162f6:	bf00      	nop
 80162f8:	0801ca8c 	.word	0x0801ca8c

080162fc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80162fc:	b580      	push	{r7, lr}
 80162fe:	b086      	sub	sp, #24
 8016300:	af02      	add	r7, sp, #8
 8016302:	6078      	str	r0, [r7, #4]
 8016304:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8016306:	2301      	movs	r3, #1
 8016308:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 801630a:	2300      	movs	r3, #0
 801630c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 801630e:	6878      	ldr	r0, [r7, #4]
 8016310:	f7ff ff56 	bl	80161c0 <LL_USART_IsEnabled>
 8016314:	4603      	mov	r3, r0
 8016316:	2b00      	cmp	r3, #0
 8016318:	d165      	bne.n	80163e6 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	681a      	ldr	r2, [r3, #0]
 801631e:	4b34      	ldr	r3, [pc, #208]	; (80163f0 <LL_USART_Init+0xf4>)
 8016320:	4013      	ands	r3, r2
 8016322:	683a      	ldr	r2, [r7, #0]
 8016324:	6891      	ldr	r1, [r2, #8]
 8016326:	683a      	ldr	r2, [r7, #0]
 8016328:	6912      	ldr	r2, [r2, #16]
 801632a:	4311      	orrs	r1, r2
 801632c:	683a      	ldr	r2, [r7, #0]
 801632e:	6952      	ldr	r2, [r2, #20]
 8016330:	4311      	orrs	r1, r2
 8016332:	683a      	ldr	r2, [r7, #0]
 8016334:	69d2      	ldr	r2, [r2, #28]
 8016336:	430a      	orrs	r2, r1
 8016338:	431a      	orrs	r2, r3
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 801633e:	683b      	ldr	r3, [r7, #0]
 8016340:	68db      	ldr	r3, [r3, #12]
 8016342:	4619      	mov	r1, r3
 8016344:	6878      	ldr	r0, [r7, #4]
 8016346:	f7ff ff62 	bl	801620e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 801634a:	683b      	ldr	r3, [r7, #0]
 801634c:	699b      	ldr	r3, [r3, #24]
 801634e:	4619      	mov	r1, r3
 8016350:	6878      	ldr	r0, [r7, #4]
 8016352:	f7ff ff6f 	bl	8016234 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	4a26      	ldr	r2, [pc, #152]	; (80163f4 <LL_USART_Init+0xf8>)
 801635a:	4293      	cmp	r3, r2
 801635c:	d104      	bne.n	8016368 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 801635e:	2003      	movs	r0, #3
 8016360:	f7fe ffb2 	bl	80152c8 <LL_RCC_GetUSARTClockFreq>
 8016364:	60b8      	str	r0, [r7, #8]
 8016366:	e023      	b.n	80163b0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	4a23      	ldr	r2, [pc, #140]	; (80163f8 <LL_USART_Init+0xfc>)
 801636c:	4293      	cmp	r3, r2
 801636e:	d104      	bne.n	801637a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8016370:	200c      	movs	r0, #12
 8016372:	f7fe ffa9 	bl	80152c8 <LL_RCC_GetUSARTClockFreq>
 8016376:	60b8      	str	r0, [r7, #8]
 8016378:	e01a      	b.n	80163b0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	4a1f      	ldr	r2, [pc, #124]	; (80163fc <LL_USART_Init+0x100>)
 801637e:	4293      	cmp	r3, r2
 8016380:	d104      	bne.n	801638c <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8016382:	2030      	movs	r0, #48	; 0x30
 8016384:	f7fe ffa0 	bl	80152c8 <LL_RCC_GetUSARTClockFreq>
 8016388:	60b8      	str	r0, [r7, #8]
 801638a:	e011      	b.n	80163b0 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	4a1c      	ldr	r2, [pc, #112]	; (8016400 <LL_USART_Init+0x104>)
 8016390:	4293      	cmp	r3, r2
 8016392:	d104      	bne.n	801639e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8016394:	20c0      	movs	r0, #192	; 0xc0
 8016396:	f7ff f85b 	bl	8015450 <LL_RCC_GetUARTClockFreq>
 801639a:	60b8      	str	r0, [r7, #8]
 801639c:	e008      	b.n	80163b0 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	4a18      	ldr	r2, [pc, #96]	; (8016404 <LL_USART_Init+0x108>)
 80163a2:	4293      	cmp	r3, r2
 80163a4:	d104      	bne.n	80163b0 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80163a6:	f44f 7040 	mov.w	r0, #768	; 0x300
 80163aa:	f7ff f851 	bl	8015450 <LL_RCC_GetUARTClockFreq>
 80163ae:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80163b0:	68bb      	ldr	r3, [r7, #8]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d011      	beq.n	80163da <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 80163b6:	683b      	ldr	r3, [r7, #0]
 80163b8:	685b      	ldr	r3, [r3, #4]
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d00d      	beq.n	80163da <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 80163be:	2300      	movs	r3, #0
 80163c0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80163c2:	683b      	ldr	r3, [r7, #0]
 80163c4:	681a      	ldr	r2, [r3, #0]
 80163c6:	683b      	ldr	r3, [r7, #0]
 80163c8:	69d9      	ldr	r1, [r3, #28]
 80163ca:	683b      	ldr	r3, [r7, #0]
 80163cc:	685b      	ldr	r3, [r3, #4]
 80163ce:	9300      	str	r3, [sp, #0]
 80163d0:	460b      	mov	r3, r1
 80163d2:	68b9      	ldr	r1, [r7, #8]
 80163d4:	6878      	ldr	r0, [r7, #4]
 80163d6:	f7ff ff41 	bl	801625c <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80163da:	683b      	ldr	r3, [r7, #0]
 80163dc:	681b      	ldr	r3, [r3, #0]
 80163de:	4619      	mov	r1, r3
 80163e0:	6878      	ldr	r0, [r7, #4]
 80163e2:	f7ff ff00 	bl	80161e6 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80163e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80163e8:	4618      	mov	r0, r3
 80163ea:	3710      	adds	r7, #16
 80163ec:	46bd      	mov	sp, r7
 80163ee:	bd80      	pop	{r7, pc}
 80163f0:	efff69f3 	.word	0xefff69f3
 80163f4:	40013800 	.word	0x40013800
 80163f8:	40004400 	.word	0x40004400
 80163fc:	40004800 	.word	0x40004800
 8016400:	40004c00 	.word	0x40004c00
 8016404:	40005000 	.word	0x40005000

08016408 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8016408:	b480      	push	{r7}
 801640a:	b083      	sub	sp, #12
 801640c:	af00      	add	r7, sp, #0
 801640e:	6078      	str	r0, [r7, #4]
 8016410:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8016412:	687a      	ldr	r2, [r7, #4]
 8016414:	683b      	ldr	r3, [r7, #0]
 8016416:	fbb2 f3f3 	udiv	r3, r2, r3
 801641a:	4a07      	ldr	r2, [pc, #28]	; (8016438 <LL_InitTick+0x30>)
 801641c:	3b01      	subs	r3, #1
 801641e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8016420:	4b05      	ldr	r3, [pc, #20]	; (8016438 <LL_InitTick+0x30>)
 8016422:	2200      	movs	r2, #0
 8016424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8016426:	4b04      	ldr	r3, [pc, #16]	; (8016438 <LL_InitTick+0x30>)
 8016428:	2205      	movs	r2, #5
 801642a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 801642c:	bf00      	nop
 801642e:	370c      	adds	r7, #12
 8016430:	46bd      	mov	sp, r7
 8016432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016436:	4770      	bx	lr
 8016438:	e000e010 	.word	0xe000e010

0801643c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 801643c:	b580      	push	{r7, lr}
 801643e:	b082      	sub	sp, #8
 8016440:	af00      	add	r7, sp, #0
 8016442:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8016444:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016448:	6878      	ldr	r0, [r7, #4]
 801644a:	f7ff ffdd 	bl	8016408 <LL_InitTick>
}
 801644e:	bf00      	nop
 8016450:	3708      	adds	r7, #8
 8016452:	46bd      	mov	sp, r7
 8016454:	bd80      	pop	{r7, pc}
	...

08016458 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8016458:	b480      	push	{r7}
 801645a:	b085      	sub	sp, #20
 801645c:	af00      	add	r7, sp, #0
 801645e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8016460:	4b10      	ldr	r3, [pc, #64]	; (80164a4 <LL_mDelay+0x4c>)
 8016462:	681b      	ldr	r3, [r3, #0]
 8016464:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8016466:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016472:	d00c      	beq.n	801648e <LL_mDelay+0x36>
  {
    tmpDelay++;
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	3301      	adds	r3, #1
 8016478:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 801647a:	e008      	b.n	801648e <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 801647c:	4b09      	ldr	r3, [pc, #36]	; (80164a4 <LL_mDelay+0x4c>)
 801647e:	681b      	ldr	r3, [r3, #0]
 8016480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8016484:	2b00      	cmp	r3, #0
 8016486:	d002      	beq.n	801648e <LL_mDelay+0x36>
    {
      tmpDelay--;
 8016488:	68fb      	ldr	r3, [r7, #12]
 801648a:	3b01      	subs	r3, #1
 801648c:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 801648e:	68fb      	ldr	r3, [r7, #12]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d1f3      	bne.n	801647c <LL_mDelay+0x24>
    }
  }
}
 8016494:	bf00      	nop
 8016496:	bf00      	nop
 8016498:	3714      	adds	r7, #20
 801649a:	46bd      	mov	sp, r7
 801649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164a0:	4770      	bx	lr
 80164a2:	bf00      	nop
 80164a4:	e000e010 	.word	0xe000e010

080164a8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80164a8:	b480      	push	{r7}
 80164aa:	b083      	sub	sp, #12
 80164ac:	af00      	add	r7, sp, #0
 80164ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80164b0:	4a04      	ldr	r2, [pc, #16]	; (80164c4 <LL_SetSystemCoreClock+0x1c>)
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	6013      	str	r3, [r2, #0]
}
 80164b6:	bf00      	nop
 80164b8:	370c      	adds	r7, #12
 80164ba:	46bd      	mov	sp, r7
 80164bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164c0:	4770      	bx	lr
 80164c2:	bf00      	nop
 80164c4:	20000004 	.word	0x20000004

080164c8 <__cvt>:
 80164c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80164cc:	ec55 4b10 	vmov	r4, r5, d0
 80164d0:	2d00      	cmp	r5, #0
 80164d2:	460e      	mov	r6, r1
 80164d4:	4619      	mov	r1, r3
 80164d6:	462b      	mov	r3, r5
 80164d8:	bfbb      	ittet	lt
 80164da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80164de:	461d      	movlt	r5, r3
 80164e0:	2300      	movge	r3, #0
 80164e2:	232d      	movlt	r3, #45	; 0x2d
 80164e4:	700b      	strb	r3, [r1, #0]
 80164e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80164e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80164ec:	4691      	mov	r9, r2
 80164ee:	f023 0820 	bic.w	r8, r3, #32
 80164f2:	bfbc      	itt	lt
 80164f4:	4622      	movlt	r2, r4
 80164f6:	4614      	movlt	r4, r2
 80164f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80164fc:	d005      	beq.n	801650a <__cvt+0x42>
 80164fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8016502:	d100      	bne.n	8016506 <__cvt+0x3e>
 8016504:	3601      	adds	r6, #1
 8016506:	2102      	movs	r1, #2
 8016508:	e000      	b.n	801650c <__cvt+0x44>
 801650a:	2103      	movs	r1, #3
 801650c:	ab03      	add	r3, sp, #12
 801650e:	9301      	str	r3, [sp, #4]
 8016510:	ab02      	add	r3, sp, #8
 8016512:	9300      	str	r3, [sp, #0]
 8016514:	ec45 4b10 	vmov	d0, r4, r5
 8016518:	4653      	mov	r3, sl
 801651a:	4632      	mov	r2, r6
 801651c:	f001 fa4c 	bl	80179b8 <_dtoa_r>
 8016520:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8016524:	4607      	mov	r7, r0
 8016526:	d102      	bne.n	801652e <__cvt+0x66>
 8016528:	f019 0f01 	tst.w	r9, #1
 801652c:	d022      	beq.n	8016574 <__cvt+0xac>
 801652e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016532:	eb07 0906 	add.w	r9, r7, r6
 8016536:	d110      	bne.n	801655a <__cvt+0x92>
 8016538:	783b      	ldrb	r3, [r7, #0]
 801653a:	2b30      	cmp	r3, #48	; 0x30
 801653c:	d10a      	bne.n	8016554 <__cvt+0x8c>
 801653e:	2200      	movs	r2, #0
 8016540:	2300      	movs	r3, #0
 8016542:	4620      	mov	r0, r4
 8016544:	4629      	mov	r1, r5
 8016546:	f7ea fae7 	bl	8000b18 <__aeabi_dcmpeq>
 801654a:	b918      	cbnz	r0, 8016554 <__cvt+0x8c>
 801654c:	f1c6 0601 	rsb	r6, r6, #1
 8016550:	f8ca 6000 	str.w	r6, [sl]
 8016554:	f8da 3000 	ldr.w	r3, [sl]
 8016558:	4499      	add	r9, r3
 801655a:	2200      	movs	r2, #0
 801655c:	2300      	movs	r3, #0
 801655e:	4620      	mov	r0, r4
 8016560:	4629      	mov	r1, r5
 8016562:	f7ea fad9 	bl	8000b18 <__aeabi_dcmpeq>
 8016566:	b108      	cbz	r0, 801656c <__cvt+0xa4>
 8016568:	f8cd 900c 	str.w	r9, [sp, #12]
 801656c:	2230      	movs	r2, #48	; 0x30
 801656e:	9b03      	ldr	r3, [sp, #12]
 8016570:	454b      	cmp	r3, r9
 8016572:	d307      	bcc.n	8016584 <__cvt+0xbc>
 8016574:	9b03      	ldr	r3, [sp, #12]
 8016576:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016578:	1bdb      	subs	r3, r3, r7
 801657a:	4638      	mov	r0, r7
 801657c:	6013      	str	r3, [r2, #0]
 801657e:	b004      	add	sp, #16
 8016580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016584:	1c59      	adds	r1, r3, #1
 8016586:	9103      	str	r1, [sp, #12]
 8016588:	701a      	strb	r2, [r3, #0]
 801658a:	e7f0      	b.n	801656e <__cvt+0xa6>

0801658c <__exponent>:
 801658c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801658e:	4603      	mov	r3, r0
 8016590:	2900      	cmp	r1, #0
 8016592:	bfb8      	it	lt
 8016594:	4249      	neglt	r1, r1
 8016596:	f803 2b02 	strb.w	r2, [r3], #2
 801659a:	bfb4      	ite	lt
 801659c:	222d      	movlt	r2, #45	; 0x2d
 801659e:	222b      	movge	r2, #43	; 0x2b
 80165a0:	2909      	cmp	r1, #9
 80165a2:	7042      	strb	r2, [r0, #1]
 80165a4:	dd2a      	ble.n	80165fc <__exponent+0x70>
 80165a6:	f10d 0207 	add.w	r2, sp, #7
 80165aa:	4617      	mov	r7, r2
 80165ac:	260a      	movs	r6, #10
 80165ae:	4694      	mov	ip, r2
 80165b0:	fb91 f5f6 	sdiv	r5, r1, r6
 80165b4:	fb06 1415 	mls	r4, r6, r5, r1
 80165b8:	3430      	adds	r4, #48	; 0x30
 80165ba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80165be:	460c      	mov	r4, r1
 80165c0:	2c63      	cmp	r4, #99	; 0x63
 80165c2:	f102 32ff 	add.w	r2, r2, #4294967295
 80165c6:	4629      	mov	r1, r5
 80165c8:	dcf1      	bgt.n	80165ae <__exponent+0x22>
 80165ca:	3130      	adds	r1, #48	; 0x30
 80165cc:	f1ac 0402 	sub.w	r4, ip, #2
 80165d0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80165d4:	1c41      	adds	r1, r0, #1
 80165d6:	4622      	mov	r2, r4
 80165d8:	42ba      	cmp	r2, r7
 80165da:	d30a      	bcc.n	80165f2 <__exponent+0x66>
 80165dc:	f10d 0209 	add.w	r2, sp, #9
 80165e0:	eba2 020c 	sub.w	r2, r2, ip
 80165e4:	42bc      	cmp	r4, r7
 80165e6:	bf88      	it	hi
 80165e8:	2200      	movhi	r2, #0
 80165ea:	4413      	add	r3, r2
 80165ec:	1a18      	subs	r0, r3, r0
 80165ee:	b003      	add	sp, #12
 80165f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80165f2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80165f6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80165fa:	e7ed      	b.n	80165d8 <__exponent+0x4c>
 80165fc:	2330      	movs	r3, #48	; 0x30
 80165fe:	3130      	adds	r1, #48	; 0x30
 8016600:	7083      	strb	r3, [r0, #2]
 8016602:	70c1      	strb	r1, [r0, #3]
 8016604:	1d03      	adds	r3, r0, #4
 8016606:	e7f1      	b.n	80165ec <__exponent+0x60>

08016608 <_printf_float>:
 8016608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801660c:	ed2d 8b02 	vpush	{d8}
 8016610:	b08d      	sub	sp, #52	; 0x34
 8016612:	460c      	mov	r4, r1
 8016614:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8016618:	4616      	mov	r6, r2
 801661a:	461f      	mov	r7, r3
 801661c:	4605      	mov	r5, r0
 801661e:	f001 f8b7 	bl	8017790 <_localeconv_r>
 8016622:	f8d0 a000 	ldr.w	sl, [r0]
 8016626:	4650      	mov	r0, sl
 8016628:	f7e9 fe4a 	bl	80002c0 <strlen>
 801662c:	2300      	movs	r3, #0
 801662e:	930a      	str	r3, [sp, #40]	; 0x28
 8016630:	6823      	ldr	r3, [r4, #0]
 8016632:	9305      	str	r3, [sp, #20]
 8016634:	f8d8 3000 	ldr.w	r3, [r8]
 8016638:	f894 b018 	ldrb.w	fp, [r4, #24]
 801663c:	3307      	adds	r3, #7
 801663e:	f023 0307 	bic.w	r3, r3, #7
 8016642:	f103 0208 	add.w	r2, r3, #8
 8016646:	f8c8 2000 	str.w	r2, [r8]
 801664a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801664e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016652:	9307      	str	r3, [sp, #28]
 8016654:	f8cd 8018 	str.w	r8, [sp, #24]
 8016658:	ee08 0a10 	vmov	s16, r0
 801665c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8016660:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016664:	4b9e      	ldr	r3, [pc, #632]	; (80168e0 <_printf_float+0x2d8>)
 8016666:	f04f 32ff 	mov.w	r2, #4294967295
 801666a:	f7ea fa87 	bl	8000b7c <__aeabi_dcmpun>
 801666e:	bb88      	cbnz	r0, 80166d4 <_printf_float+0xcc>
 8016670:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016674:	4b9a      	ldr	r3, [pc, #616]	; (80168e0 <_printf_float+0x2d8>)
 8016676:	f04f 32ff 	mov.w	r2, #4294967295
 801667a:	f7ea fa61 	bl	8000b40 <__aeabi_dcmple>
 801667e:	bb48      	cbnz	r0, 80166d4 <_printf_float+0xcc>
 8016680:	2200      	movs	r2, #0
 8016682:	2300      	movs	r3, #0
 8016684:	4640      	mov	r0, r8
 8016686:	4649      	mov	r1, r9
 8016688:	f7ea fa50 	bl	8000b2c <__aeabi_dcmplt>
 801668c:	b110      	cbz	r0, 8016694 <_printf_float+0x8c>
 801668e:	232d      	movs	r3, #45	; 0x2d
 8016690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016694:	4a93      	ldr	r2, [pc, #588]	; (80168e4 <_printf_float+0x2dc>)
 8016696:	4b94      	ldr	r3, [pc, #592]	; (80168e8 <_printf_float+0x2e0>)
 8016698:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801669c:	bf94      	ite	ls
 801669e:	4690      	movls	r8, r2
 80166a0:	4698      	movhi	r8, r3
 80166a2:	2303      	movs	r3, #3
 80166a4:	6123      	str	r3, [r4, #16]
 80166a6:	9b05      	ldr	r3, [sp, #20]
 80166a8:	f023 0304 	bic.w	r3, r3, #4
 80166ac:	6023      	str	r3, [r4, #0]
 80166ae:	f04f 0900 	mov.w	r9, #0
 80166b2:	9700      	str	r7, [sp, #0]
 80166b4:	4633      	mov	r3, r6
 80166b6:	aa0b      	add	r2, sp, #44	; 0x2c
 80166b8:	4621      	mov	r1, r4
 80166ba:	4628      	mov	r0, r5
 80166bc:	f000 f9da 	bl	8016a74 <_printf_common>
 80166c0:	3001      	adds	r0, #1
 80166c2:	f040 8090 	bne.w	80167e6 <_printf_float+0x1de>
 80166c6:	f04f 30ff 	mov.w	r0, #4294967295
 80166ca:	b00d      	add	sp, #52	; 0x34
 80166cc:	ecbd 8b02 	vpop	{d8}
 80166d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80166d4:	4642      	mov	r2, r8
 80166d6:	464b      	mov	r3, r9
 80166d8:	4640      	mov	r0, r8
 80166da:	4649      	mov	r1, r9
 80166dc:	f7ea fa4e 	bl	8000b7c <__aeabi_dcmpun>
 80166e0:	b140      	cbz	r0, 80166f4 <_printf_float+0xec>
 80166e2:	464b      	mov	r3, r9
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	bfbc      	itt	lt
 80166e8:	232d      	movlt	r3, #45	; 0x2d
 80166ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80166ee:	4a7f      	ldr	r2, [pc, #508]	; (80168ec <_printf_float+0x2e4>)
 80166f0:	4b7f      	ldr	r3, [pc, #508]	; (80168f0 <_printf_float+0x2e8>)
 80166f2:	e7d1      	b.n	8016698 <_printf_float+0x90>
 80166f4:	6863      	ldr	r3, [r4, #4]
 80166f6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80166fa:	9206      	str	r2, [sp, #24]
 80166fc:	1c5a      	adds	r2, r3, #1
 80166fe:	d13f      	bne.n	8016780 <_printf_float+0x178>
 8016700:	2306      	movs	r3, #6
 8016702:	6063      	str	r3, [r4, #4]
 8016704:	9b05      	ldr	r3, [sp, #20]
 8016706:	6861      	ldr	r1, [r4, #4]
 8016708:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801670c:	2300      	movs	r3, #0
 801670e:	9303      	str	r3, [sp, #12]
 8016710:	ab0a      	add	r3, sp, #40	; 0x28
 8016712:	e9cd b301 	strd	fp, r3, [sp, #4]
 8016716:	ab09      	add	r3, sp, #36	; 0x24
 8016718:	ec49 8b10 	vmov	d0, r8, r9
 801671c:	9300      	str	r3, [sp, #0]
 801671e:	6022      	str	r2, [r4, #0]
 8016720:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8016724:	4628      	mov	r0, r5
 8016726:	f7ff fecf 	bl	80164c8 <__cvt>
 801672a:	9b06      	ldr	r3, [sp, #24]
 801672c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801672e:	2b47      	cmp	r3, #71	; 0x47
 8016730:	4680      	mov	r8, r0
 8016732:	d108      	bne.n	8016746 <_printf_float+0x13e>
 8016734:	1cc8      	adds	r0, r1, #3
 8016736:	db02      	blt.n	801673e <_printf_float+0x136>
 8016738:	6863      	ldr	r3, [r4, #4]
 801673a:	4299      	cmp	r1, r3
 801673c:	dd41      	ble.n	80167c2 <_printf_float+0x1ba>
 801673e:	f1ab 0302 	sub.w	r3, fp, #2
 8016742:	fa5f fb83 	uxtb.w	fp, r3
 8016746:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801674a:	d820      	bhi.n	801678e <_printf_float+0x186>
 801674c:	3901      	subs	r1, #1
 801674e:	465a      	mov	r2, fp
 8016750:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016754:	9109      	str	r1, [sp, #36]	; 0x24
 8016756:	f7ff ff19 	bl	801658c <__exponent>
 801675a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801675c:	1813      	adds	r3, r2, r0
 801675e:	2a01      	cmp	r2, #1
 8016760:	4681      	mov	r9, r0
 8016762:	6123      	str	r3, [r4, #16]
 8016764:	dc02      	bgt.n	801676c <_printf_float+0x164>
 8016766:	6822      	ldr	r2, [r4, #0]
 8016768:	07d2      	lsls	r2, r2, #31
 801676a:	d501      	bpl.n	8016770 <_printf_float+0x168>
 801676c:	3301      	adds	r3, #1
 801676e:	6123      	str	r3, [r4, #16]
 8016770:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8016774:	2b00      	cmp	r3, #0
 8016776:	d09c      	beq.n	80166b2 <_printf_float+0xaa>
 8016778:	232d      	movs	r3, #45	; 0x2d
 801677a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801677e:	e798      	b.n	80166b2 <_printf_float+0xaa>
 8016780:	9a06      	ldr	r2, [sp, #24]
 8016782:	2a47      	cmp	r2, #71	; 0x47
 8016784:	d1be      	bne.n	8016704 <_printf_float+0xfc>
 8016786:	2b00      	cmp	r3, #0
 8016788:	d1bc      	bne.n	8016704 <_printf_float+0xfc>
 801678a:	2301      	movs	r3, #1
 801678c:	e7b9      	b.n	8016702 <_printf_float+0xfa>
 801678e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8016792:	d118      	bne.n	80167c6 <_printf_float+0x1be>
 8016794:	2900      	cmp	r1, #0
 8016796:	6863      	ldr	r3, [r4, #4]
 8016798:	dd0b      	ble.n	80167b2 <_printf_float+0x1aa>
 801679a:	6121      	str	r1, [r4, #16]
 801679c:	b913      	cbnz	r3, 80167a4 <_printf_float+0x19c>
 801679e:	6822      	ldr	r2, [r4, #0]
 80167a0:	07d0      	lsls	r0, r2, #31
 80167a2:	d502      	bpl.n	80167aa <_printf_float+0x1a2>
 80167a4:	3301      	adds	r3, #1
 80167a6:	440b      	add	r3, r1
 80167a8:	6123      	str	r3, [r4, #16]
 80167aa:	65a1      	str	r1, [r4, #88]	; 0x58
 80167ac:	f04f 0900 	mov.w	r9, #0
 80167b0:	e7de      	b.n	8016770 <_printf_float+0x168>
 80167b2:	b913      	cbnz	r3, 80167ba <_printf_float+0x1b2>
 80167b4:	6822      	ldr	r2, [r4, #0]
 80167b6:	07d2      	lsls	r2, r2, #31
 80167b8:	d501      	bpl.n	80167be <_printf_float+0x1b6>
 80167ba:	3302      	adds	r3, #2
 80167bc:	e7f4      	b.n	80167a8 <_printf_float+0x1a0>
 80167be:	2301      	movs	r3, #1
 80167c0:	e7f2      	b.n	80167a8 <_printf_float+0x1a0>
 80167c2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80167c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80167c8:	4299      	cmp	r1, r3
 80167ca:	db05      	blt.n	80167d8 <_printf_float+0x1d0>
 80167cc:	6823      	ldr	r3, [r4, #0]
 80167ce:	6121      	str	r1, [r4, #16]
 80167d0:	07d8      	lsls	r0, r3, #31
 80167d2:	d5ea      	bpl.n	80167aa <_printf_float+0x1a2>
 80167d4:	1c4b      	adds	r3, r1, #1
 80167d6:	e7e7      	b.n	80167a8 <_printf_float+0x1a0>
 80167d8:	2900      	cmp	r1, #0
 80167da:	bfd4      	ite	le
 80167dc:	f1c1 0202 	rsble	r2, r1, #2
 80167e0:	2201      	movgt	r2, #1
 80167e2:	4413      	add	r3, r2
 80167e4:	e7e0      	b.n	80167a8 <_printf_float+0x1a0>
 80167e6:	6823      	ldr	r3, [r4, #0]
 80167e8:	055a      	lsls	r2, r3, #21
 80167ea:	d407      	bmi.n	80167fc <_printf_float+0x1f4>
 80167ec:	6923      	ldr	r3, [r4, #16]
 80167ee:	4642      	mov	r2, r8
 80167f0:	4631      	mov	r1, r6
 80167f2:	4628      	mov	r0, r5
 80167f4:	47b8      	blx	r7
 80167f6:	3001      	adds	r0, #1
 80167f8:	d12c      	bne.n	8016854 <_printf_float+0x24c>
 80167fa:	e764      	b.n	80166c6 <_printf_float+0xbe>
 80167fc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8016800:	f240 80e0 	bls.w	80169c4 <_printf_float+0x3bc>
 8016804:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016808:	2200      	movs	r2, #0
 801680a:	2300      	movs	r3, #0
 801680c:	f7ea f984 	bl	8000b18 <__aeabi_dcmpeq>
 8016810:	2800      	cmp	r0, #0
 8016812:	d034      	beq.n	801687e <_printf_float+0x276>
 8016814:	4a37      	ldr	r2, [pc, #220]	; (80168f4 <_printf_float+0x2ec>)
 8016816:	2301      	movs	r3, #1
 8016818:	4631      	mov	r1, r6
 801681a:	4628      	mov	r0, r5
 801681c:	47b8      	blx	r7
 801681e:	3001      	adds	r0, #1
 8016820:	f43f af51 	beq.w	80166c6 <_printf_float+0xbe>
 8016824:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016828:	429a      	cmp	r2, r3
 801682a:	db02      	blt.n	8016832 <_printf_float+0x22a>
 801682c:	6823      	ldr	r3, [r4, #0]
 801682e:	07d8      	lsls	r0, r3, #31
 8016830:	d510      	bpl.n	8016854 <_printf_float+0x24c>
 8016832:	ee18 3a10 	vmov	r3, s16
 8016836:	4652      	mov	r2, sl
 8016838:	4631      	mov	r1, r6
 801683a:	4628      	mov	r0, r5
 801683c:	47b8      	blx	r7
 801683e:	3001      	adds	r0, #1
 8016840:	f43f af41 	beq.w	80166c6 <_printf_float+0xbe>
 8016844:	f04f 0800 	mov.w	r8, #0
 8016848:	f104 091a 	add.w	r9, r4, #26
 801684c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801684e:	3b01      	subs	r3, #1
 8016850:	4543      	cmp	r3, r8
 8016852:	dc09      	bgt.n	8016868 <_printf_float+0x260>
 8016854:	6823      	ldr	r3, [r4, #0]
 8016856:	079b      	lsls	r3, r3, #30
 8016858:	f100 8107 	bmi.w	8016a6a <_printf_float+0x462>
 801685c:	68e0      	ldr	r0, [r4, #12]
 801685e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016860:	4298      	cmp	r0, r3
 8016862:	bfb8      	it	lt
 8016864:	4618      	movlt	r0, r3
 8016866:	e730      	b.n	80166ca <_printf_float+0xc2>
 8016868:	2301      	movs	r3, #1
 801686a:	464a      	mov	r2, r9
 801686c:	4631      	mov	r1, r6
 801686e:	4628      	mov	r0, r5
 8016870:	47b8      	blx	r7
 8016872:	3001      	adds	r0, #1
 8016874:	f43f af27 	beq.w	80166c6 <_printf_float+0xbe>
 8016878:	f108 0801 	add.w	r8, r8, #1
 801687c:	e7e6      	b.n	801684c <_printf_float+0x244>
 801687e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016880:	2b00      	cmp	r3, #0
 8016882:	dc39      	bgt.n	80168f8 <_printf_float+0x2f0>
 8016884:	4a1b      	ldr	r2, [pc, #108]	; (80168f4 <_printf_float+0x2ec>)
 8016886:	2301      	movs	r3, #1
 8016888:	4631      	mov	r1, r6
 801688a:	4628      	mov	r0, r5
 801688c:	47b8      	blx	r7
 801688e:	3001      	adds	r0, #1
 8016890:	f43f af19 	beq.w	80166c6 <_printf_float+0xbe>
 8016894:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8016898:	4313      	orrs	r3, r2
 801689a:	d102      	bne.n	80168a2 <_printf_float+0x29a>
 801689c:	6823      	ldr	r3, [r4, #0]
 801689e:	07d9      	lsls	r1, r3, #31
 80168a0:	d5d8      	bpl.n	8016854 <_printf_float+0x24c>
 80168a2:	ee18 3a10 	vmov	r3, s16
 80168a6:	4652      	mov	r2, sl
 80168a8:	4631      	mov	r1, r6
 80168aa:	4628      	mov	r0, r5
 80168ac:	47b8      	blx	r7
 80168ae:	3001      	adds	r0, #1
 80168b0:	f43f af09 	beq.w	80166c6 <_printf_float+0xbe>
 80168b4:	f04f 0900 	mov.w	r9, #0
 80168b8:	f104 0a1a 	add.w	sl, r4, #26
 80168bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80168be:	425b      	negs	r3, r3
 80168c0:	454b      	cmp	r3, r9
 80168c2:	dc01      	bgt.n	80168c8 <_printf_float+0x2c0>
 80168c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80168c6:	e792      	b.n	80167ee <_printf_float+0x1e6>
 80168c8:	2301      	movs	r3, #1
 80168ca:	4652      	mov	r2, sl
 80168cc:	4631      	mov	r1, r6
 80168ce:	4628      	mov	r0, r5
 80168d0:	47b8      	blx	r7
 80168d2:	3001      	adds	r0, #1
 80168d4:	f43f aef7 	beq.w	80166c6 <_printf_float+0xbe>
 80168d8:	f109 0901 	add.w	r9, r9, #1
 80168dc:	e7ee      	b.n	80168bc <_printf_float+0x2b4>
 80168de:	bf00      	nop
 80168e0:	7fefffff 	.word	0x7fefffff
 80168e4:	0801cabc 	.word	0x0801cabc
 80168e8:	0801cac0 	.word	0x0801cac0
 80168ec:	0801cac4 	.word	0x0801cac4
 80168f0:	0801cac8 	.word	0x0801cac8
 80168f4:	0801cacc 	.word	0x0801cacc
 80168f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80168fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80168fc:	429a      	cmp	r2, r3
 80168fe:	bfa8      	it	ge
 8016900:	461a      	movge	r2, r3
 8016902:	2a00      	cmp	r2, #0
 8016904:	4691      	mov	r9, r2
 8016906:	dc37      	bgt.n	8016978 <_printf_float+0x370>
 8016908:	f04f 0b00 	mov.w	fp, #0
 801690c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016910:	f104 021a 	add.w	r2, r4, #26
 8016914:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016916:	9305      	str	r3, [sp, #20]
 8016918:	eba3 0309 	sub.w	r3, r3, r9
 801691c:	455b      	cmp	r3, fp
 801691e:	dc33      	bgt.n	8016988 <_printf_float+0x380>
 8016920:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016924:	429a      	cmp	r2, r3
 8016926:	db3b      	blt.n	80169a0 <_printf_float+0x398>
 8016928:	6823      	ldr	r3, [r4, #0]
 801692a:	07da      	lsls	r2, r3, #31
 801692c:	d438      	bmi.n	80169a0 <_printf_float+0x398>
 801692e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8016932:	eba2 0903 	sub.w	r9, r2, r3
 8016936:	9b05      	ldr	r3, [sp, #20]
 8016938:	1ad2      	subs	r2, r2, r3
 801693a:	4591      	cmp	r9, r2
 801693c:	bfa8      	it	ge
 801693e:	4691      	movge	r9, r2
 8016940:	f1b9 0f00 	cmp.w	r9, #0
 8016944:	dc35      	bgt.n	80169b2 <_printf_float+0x3aa>
 8016946:	f04f 0800 	mov.w	r8, #0
 801694a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801694e:	f104 0a1a 	add.w	sl, r4, #26
 8016952:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016956:	1a9b      	subs	r3, r3, r2
 8016958:	eba3 0309 	sub.w	r3, r3, r9
 801695c:	4543      	cmp	r3, r8
 801695e:	f77f af79 	ble.w	8016854 <_printf_float+0x24c>
 8016962:	2301      	movs	r3, #1
 8016964:	4652      	mov	r2, sl
 8016966:	4631      	mov	r1, r6
 8016968:	4628      	mov	r0, r5
 801696a:	47b8      	blx	r7
 801696c:	3001      	adds	r0, #1
 801696e:	f43f aeaa 	beq.w	80166c6 <_printf_float+0xbe>
 8016972:	f108 0801 	add.w	r8, r8, #1
 8016976:	e7ec      	b.n	8016952 <_printf_float+0x34a>
 8016978:	4613      	mov	r3, r2
 801697a:	4631      	mov	r1, r6
 801697c:	4642      	mov	r2, r8
 801697e:	4628      	mov	r0, r5
 8016980:	47b8      	blx	r7
 8016982:	3001      	adds	r0, #1
 8016984:	d1c0      	bne.n	8016908 <_printf_float+0x300>
 8016986:	e69e      	b.n	80166c6 <_printf_float+0xbe>
 8016988:	2301      	movs	r3, #1
 801698a:	4631      	mov	r1, r6
 801698c:	4628      	mov	r0, r5
 801698e:	9205      	str	r2, [sp, #20]
 8016990:	47b8      	blx	r7
 8016992:	3001      	adds	r0, #1
 8016994:	f43f ae97 	beq.w	80166c6 <_printf_float+0xbe>
 8016998:	9a05      	ldr	r2, [sp, #20]
 801699a:	f10b 0b01 	add.w	fp, fp, #1
 801699e:	e7b9      	b.n	8016914 <_printf_float+0x30c>
 80169a0:	ee18 3a10 	vmov	r3, s16
 80169a4:	4652      	mov	r2, sl
 80169a6:	4631      	mov	r1, r6
 80169a8:	4628      	mov	r0, r5
 80169aa:	47b8      	blx	r7
 80169ac:	3001      	adds	r0, #1
 80169ae:	d1be      	bne.n	801692e <_printf_float+0x326>
 80169b0:	e689      	b.n	80166c6 <_printf_float+0xbe>
 80169b2:	9a05      	ldr	r2, [sp, #20]
 80169b4:	464b      	mov	r3, r9
 80169b6:	4442      	add	r2, r8
 80169b8:	4631      	mov	r1, r6
 80169ba:	4628      	mov	r0, r5
 80169bc:	47b8      	blx	r7
 80169be:	3001      	adds	r0, #1
 80169c0:	d1c1      	bne.n	8016946 <_printf_float+0x33e>
 80169c2:	e680      	b.n	80166c6 <_printf_float+0xbe>
 80169c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80169c6:	2a01      	cmp	r2, #1
 80169c8:	dc01      	bgt.n	80169ce <_printf_float+0x3c6>
 80169ca:	07db      	lsls	r3, r3, #31
 80169cc:	d53a      	bpl.n	8016a44 <_printf_float+0x43c>
 80169ce:	2301      	movs	r3, #1
 80169d0:	4642      	mov	r2, r8
 80169d2:	4631      	mov	r1, r6
 80169d4:	4628      	mov	r0, r5
 80169d6:	47b8      	blx	r7
 80169d8:	3001      	adds	r0, #1
 80169da:	f43f ae74 	beq.w	80166c6 <_printf_float+0xbe>
 80169de:	ee18 3a10 	vmov	r3, s16
 80169e2:	4652      	mov	r2, sl
 80169e4:	4631      	mov	r1, r6
 80169e6:	4628      	mov	r0, r5
 80169e8:	47b8      	blx	r7
 80169ea:	3001      	adds	r0, #1
 80169ec:	f43f ae6b 	beq.w	80166c6 <_printf_float+0xbe>
 80169f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80169f4:	2200      	movs	r2, #0
 80169f6:	2300      	movs	r3, #0
 80169f8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80169fc:	f7ea f88c 	bl	8000b18 <__aeabi_dcmpeq>
 8016a00:	b9d8      	cbnz	r0, 8016a3a <_printf_float+0x432>
 8016a02:	f10a 33ff 	add.w	r3, sl, #4294967295
 8016a06:	f108 0201 	add.w	r2, r8, #1
 8016a0a:	4631      	mov	r1, r6
 8016a0c:	4628      	mov	r0, r5
 8016a0e:	47b8      	blx	r7
 8016a10:	3001      	adds	r0, #1
 8016a12:	d10e      	bne.n	8016a32 <_printf_float+0x42a>
 8016a14:	e657      	b.n	80166c6 <_printf_float+0xbe>
 8016a16:	2301      	movs	r3, #1
 8016a18:	4652      	mov	r2, sl
 8016a1a:	4631      	mov	r1, r6
 8016a1c:	4628      	mov	r0, r5
 8016a1e:	47b8      	blx	r7
 8016a20:	3001      	adds	r0, #1
 8016a22:	f43f ae50 	beq.w	80166c6 <_printf_float+0xbe>
 8016a26:	f108 0801 	add.w	r8, r8, #1
 8016a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016a2c:	3b01      	subs	r3, #1
 8016a2e:	4543      	cmp	r3, r8
 8016a30:	dcf1      	bgt.n	8016a16 <_printf_float+0x40e>
 8016a32:	464b      	mov	r3, r9
 8016a34:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8016a38:	e6da      	b.n	80167f0 <_printf_float+0x1e8>
 8016a3a:	f04f 0800 	mov.w	r8, #0
 8016a3e:	f104 0a1a 	add.w	sl, r4, #26
 8016a42:	e7f2      	b.n	8016a2a <_printf_float+0x422>
 8016a44:	2301      	movs	r3, #1
 8016a46:	4642      	mov	r2, r8
 8016a48:	e7df      	b.n	8016a0a <_printf_float+0x402>
 8016a4a:	2301      	movs	r3, #1
 8016a4c:	464a      	mov	r2, r9
 8016a4e:	4631      	mov	r1, r6
 8016a50:	4628      	mov	r0, r5
 8016a52:	47b8      	blx	r7
 8016a54:	3001      	adds	r0, #1
 8016a56:	f43f ae36 	beq.w	80166c6 <_printf_float+0xbe>
 8016a5a:	f108 0801 	add.w	r8, r8, #1
 8016a5e:	68e3      	ldr	r3, [r4, #12]
 8016a60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016a62:	1a5b      	subs	r3, r3, r1
 8016a64:	4543      	cmp	r3, r8
 8016a66:	dcf0      	bgt.n	8016a4a <_printf_float+0x442>
 8016a68:	e6f8      	b.n	801685c <_printf_float+0x254>
 8016a6a:	f04f 0800 	mov.w	r8, #0
 8016a6e:	f104 0919 	add.w	r9, r4, #25
 8016a72:	e7f4      	b.n	8016a5e <_printf_float+0x456>

08016a74 <_printf_common>:
 8016a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016a78:	4616      	mov	r6, r2
 8016a7a:	4699      	mov	r9, r3
 8016a7c:	688a      	ldr	r2, [r1, #8]
 8016a7e:	690b      	ldr	r3, [r1, #16]
 8016a80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8016a84:	4293      	cmp	r3, r2
 8016a86:	bfb8      	it	lt
 8016a88:	4613      	movlt	r3, r2
 8016a8a:	6033      	str	r3, [r6, #0]
 8016a8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8016a90:	4607      	mov	r7, r0
 8016a92:	460c      	mov	r4, r1
 8016a94:	b10a      	cbz	r2, 8016a9a <_printf_common+0x26>
 8016a96:	3301      	adds	r3, #1
 8016a98:	6033      	str	r3, [r6, #0]
 8016a9a:	6823      	ldr	r3, [r4, #0]
 8016a9c:	0699      	lsls	r1, r3, #26
 8016a9e:	bf42      	ittt	mi
 8016aa0:	6833      	ldrmi	r3, [r6, #0]
 8016aa2:	3302      	addmi	r3, #2
 8016aa4:	6033      	strmi	r3, [r6, #0]
 8016aa6:	6825      	ldr	r5, [r4, #0]
 8016aa8:	f015 0506 	ands.w	r5, r5, #6
 8016aac:	d106      	bne.n	8016abc <_printf_common+0x48>
 8016aae:	f104 0a19 	add.w	sl, r4, #25
 8016ab2:	68e3      	ldr	r3, [r4, #12]
 8016ab4:	6832      	ldr	r2, [r6, #0]
 8016ab6:	1a9b      	subs	r3, r3, r2
 8016ab8:	42ab      	cmp	r3, r5
 8016aba:	dc26      	bgt.n	8016b0a <_printf_common+0x96>
 8016abc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8016ac0:	1e13      	subs	r3, r2, #0
 8016ac2:	6822      	ldr	r2, [r4, #0]
 8016ac4:	bf18      	it	ne
 8016ac6:	2301      	movne	r3, #1
 8016ac8:	0692      	lsls	r2, r2, #26
 8016aca:	d42b      	bmi.n	8016b24 <_printf_common+0xb0>
 8016acc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016ad0:	4649      	mov	r1, r9
 8016ad2:	4638      	mov	r0, r7
 8016ad4:	47c0      	blx	r8
 8016ad6:	3001      	adds	r0, #1
 8016ad8:	d01e      	beq.n	8016b18 <_printf_common+0xa4>
 8016ada:	6823      	ldr	r3, [r4, #0]
 8016adc:	6922      	ldr	r2, [r4, #16]
 8016ade:	f003 0306 	and.w	r3, r3, #6
 8016ae2:	2b04      	cmp	r3, #4
 8016ae4:	bf02      	ittt	eq
 8016ae6:	68e5      	ldreq	r5, [r4, #12]
 8016ae8:	6833      	ldreq	r3, [r6, #0]
 8016aea:	1aed      	subeq	r5, r5, r3
 8016aec:	68a3      	ldr	r3, [r4, #8]
 8016aee:	bf0c      	ite	eq
 8016af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016af4:	2500      	movne	r5, #0
 8016af6:	4293      	cmp	r3, r2
 8016af8:	bfc4      	itt	gt
 8016afa:	1a9b      	subgt	r3, r3, r2
 8016afc:	18ed      	addgt	r5, r5, r3
 8016afe:	2600      	movs	r6, #0
 8016b00:	341a      	adds	r4, #26
 8016b02:	42b5      	cmp	r5, r6
 8016b04:	d11a      	bne.n	8016b3c <_printf_common+0xc8>
 8016b06:	2000      	movs	r0, #0
 8016b08:	e008      	b.n	8016b1c <_printf_common+0xa8>
 8016b0a:	2301      	movs	r3, #1
 8016b0c:	4652      	mov	r2, sl
 8016b0e:	4649      	mov	r1, r9
 8016b10:	4638      	mov	r0, r7
 8016b12:	47c0      	blx	r8
 8016b14:	3001      	adds	r0, #1
 8016b16:	d103      	bne.n	8016b20 <_printf_common+0xac>
 8016b18:	f04f 30ff 	mov.w	r0, #4294967295
 8016b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b20:	3501      	adds	r5, #1
 8016b22:	e7c6      	b.n	8016ab2 <_printf_common+0x3e>
 8016b24:	18e1      	adds	r1, r4, r3
 8016b26:	1c5a      	adds	r2, r3, #1
 8016b28:	2030      	movs	r0, #48	; 0x30
 8016b2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8016b2e:	4422      	add	r2, r4
 8016b30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8016b34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8016b38:	3302      	adds	r3, #2
 8016b3a:	e7c7      	b.n	8016acc <_printf_common+0x58>
 8016b3c:	2301      	movs	r3, #1
 8016b3e:	4622      	mov	r2, r4
 8016b40:	4649      	mov	r1, r9
 8016b42:	4638      	mov	r0, r7
 8016b44:	47c0      	blx	r8
 8016b46:	3001      	adds	r0, #1
 8016b48:	d0e6      	beq.n	8016b18 <_printf_common+0xa4>
 8016b4a:	3601      	adds	r6, #1
 8016b4c:	e7d9      	b.n	8016b02 <_printf_common+0x8e>
	...

08016b50 <_printf_i>:
 8016b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016b54:	7e0f      	ldrb	r7, [r1, #24]
 8016b56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8016b58:	2f78      	cmp	r7, #120	; 0x78
 8016b5a:	4691      	mov	r9, r2
 8016b5c:	4680      	mov	r8, r0
 8016b5e:	460c      	mov	r4, r1
 8016b60:	469a      	mov	sl, r3
 8016b62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8016b66:	d807      	bhi.n	8016b78 <_printf_i+0x28>
 8016b68:	2f62      	cmp	r7, #98	; 0x62
 8016b6a:	d80a      	bhi.n	8016b82 <_printf_i+0x32>
 8016b6c:	2f00      	cmp	r7, #0
 8016b6e:	f000 80d4 	beq.w	8016d1a <_printf_i+0x1ca>
 8016b72:	2f58      	cmp	r7, #88	; 0x58
 8016b74:	f000 80c0 	beq.w	8016cf8 <_printf_i+0x1a8>
 8016b78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016b7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8016b80:	e03a      	b.n	8016bf8 <_printf_i+0xa8>
 8016b82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8016b86:	2b15      	cmp	r3, #21
 8016b88:	d8f6      	bhi.n	8016b78 <_printf_i+0x28>
 8016b8a:	a101      	add	r1, pc, #4	; (adr r1, 8016b90 <_printf_i+0x40>)
 8016b8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016b90:	08016be9 	.word	0x08016be9
 8016b94:	08016bfd 	.word	0x08016bfd
 8016b98:	08016b79 	.word	0x08016b79
 8016b9c:	08016b79 	.word	0x08016b79
 8016ba0:	08016b79 	.word	0x08016b79
 8016ba4:	08016b79 	.word	0x08016b79
 8016ba8:	08016bfd 	.word	0x08016bfd
 8016bac:	08016b79 	.word	0x08016b79
 8016bb0:	08016b79 	.word	0x08016b79
 8016bb4:	08016b79 	.word	0x08016b79
 8016bb8:	08016b79 	.word	0x08016b79
 8016bbc:	08016d01 	.word	0x08016d01
 8016bc0:	08016c29 	.word	0x08016c29
 8016bc4:	08016cbb 	.word	0x08016cbb
 8016bc8:	08016b79 	.word	0x08016b79
 8016bcc:	08016b79 	.word	0x08016b79
 8016bd0:	08016d23 	.word	0x08016d23
 8016bd4:	08016b79 	.word	0x08016b79
 8016bd8:	08016c29 	.word	0x08016c29
 8016bdc:	08016b79 	.word	0x08016b79
 8016be0:	08016b79 	.word	0x08016b79
 8016be4:	08016cc3 	.word	0x08016cc3
 8016be8:	682b      	ldr	r3, [r5, #0]
 8016bea:	1d1a      	adds	r2, r3, #4
 8016bec:	681b      	ldr	r3, [r3, #0]
 8016bee:	602a      	str	r2, [r5, #0]
 8016bf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016bf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016bf8:	2301      	movs	r3, #1
 8016bfa:	e09f      	b.n	8016d3c <_printf_i+0x1ec>
 8016bfc:	6820      	ldr	r0, [r4, #0]
 8016bfe:	682b      	ldr	r3, [r5, #0]
 8016c00:	0607      	lsls	r7, r0, #24
 8016c02:	f103 0104 	add.w	r1, r3, #4
 8016c06:	6029      	str	r1, [r5, #0]
 8016c08:	d501      	bpl.n	8016c0e <_printf_i+0xbe>
 8016c0a:	681e      	ldr	r6, [r3, #0]
 8016c0c:	e003      	b.n	8016c16 <_printf_i+0xc6>
 8016c0e:	0646      	lsls	r6, r0, #25
 8016c10:	d5fb      	bpl.n	8016c0a <_printf_i+0xba>
 8016c12:	f9b3 6000 	ldrsh.w	r6, [r3]
 8016c16:	2e00      	cmp	r6, #0
 8016c18:	da03      	bge.n	8016c22 <_printf_i+0xd2>
 8016c1a:	232d      	movs	r3, #45	; 0x2d
 8016c1c:	4276      	negs	r6, r6
 8016c1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016c22:	485a      	ldr	r0, [pc, #360]	; (8016d8c <_printf_i+0x23c>)
 8016c24:	230a      	movs	r3, #10
 8016c26:	e012      	b.n	8016c4e <_printf_i+0xfe>
 8016c28:	682b      	ldr	r3, [r5, #0]
 8016c2a:	6820      	ldr	r0, [r4, #0]
 8016c2c:	1d19      	adds	r1, r3, #4
 8016c2e:	6029      	str	r1, [r5, #0]
 8016c30:	0605      	lsls	r5, r0, #24
 8016c32:	d501      	bpl.n	8016c38 <_printf_i+0xe8>
 8016c34:	681e      	ldr	r6, [r3, #0]
 8016c36:	e002      	b.n	8016c3e <_printf_i+0xee>
 8016c38:	0641      	lsls	r1, r0, #25
 8016c3a:	d5fb      	bpl.n	8016c34 <_printf_i+0xe4>
 8016c3c:	881e      	ldrh	r6, [r3, #0]
 8016c3e:	4853      	ldr	r0, [pc, #332]	; (8016d8c <_printf_i+0x23c>)
 8016c40:	2f6f      	cmp	r7, #111	; 0x6f
 8016c42:	bf0c      	ite	eq
 8016c44:	2308      	moveq	r3, #8
 8016c46:	230a      	movne	r3, #10
 8016c48:	2100      	movs	r1, #0
 8016c4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8016c4e:	6865      	ldr	r5, [r4, #4]
 8016c50:	60a5      	str	r5, [r4, #8]
 8016c52:	2d00      	cmp	r5, #0
 8016c54:	bfa2      	ittt	ge
 8016c56:	6821      	ldrge	r1, [r4, #0]
 8016c58:	f021 0104 	bicge.w	r1, r1, #4
 8016c5c:	6021      	strge	r1, [r4, #0]
 8016c5e:	b90e      	cbnz	r6, 8016c64 <_printf_i+0x114>
 8016c60:	2d00      	cmp	r5, #0
 8016c62:	d04b      	beq.n	8016cfc <_printf_i+0x1ac>
 8016c64:	4615      	mov	r5, r2
 8016c66:	fbb6 f1f3 	udiv	r1, r6, r3
 8016c6a:	fb03 6711 	mls	r7, r3, r1, r6
 8016c6e:	5dc7      	ldrb	r7, [r0, r7]
 8016c70:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8016c74:	4637      	mov	r7, r6
 8016c76:	42bb      	cmp	r3, r7
 8016c78:	460e      	mov	r6, r1
 8016c7a:	d9f4      	bls.n	8016c66 <_printf_i+0x116>
 8016c7c:	2b08      	cmp	r3, #8
 8016c7e:	d10b      	bne.n	8016c98 <_printf_i+0x148>
 8016c80:	6823      	ldr	r3, [r4, #0]
 8016c82:	07de      	lsls	r6, r3, #31
 8016c84:	d508      	bpl.n	8016c98 <_printf_i+0x148>
 8016c86:	6923      	ldr	r3, [r4, #16]
 8016c88:	6861      	ldr	r1, [r4, #4]
 8016c8a:	4299      	cmp	r1, r3
 8016c8c:	bfde      	ittt	le
 8016c8e:	2330      	movle	r3, #48	; 0x30
 8016c90:	f805 3c01 	strble.w	r3, [r5, #-1]
 8016c94:	f105 35ff 	addle.w	r5, r5, #4294967295
 8016c98:	1b52      	subs	r2, r2, r5
 8016c9a:	6122      	str	r2, [r4, #16]
 8016c9c:	f8cd a000 	str.w	sl, [sp]
 8016ca0:	464b      	mov	r3, r9
 8016ca2:	aa03      	add	r2, sp, #12
 8016ca4:	4621      	mov	r1, r4
 8016ca6:	4640      	mov	r0, r8
 8016ca8:	f7ff fee4 	bl	8016a74 <_printf_common>
 8016cac:	3001      	adds	r0, #1
 8016cae:	d14a      	bne.n	8016d46 <_printf_i+0x1f6>
 8016cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8016cb4:	b004      	add	sp, #16
 8016cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016cba:	6823      	ldr	r3, [r4, #0]
 8016cbc:	f043 0320 	orr.w	r3, r3, #32
 8016cc0:	6023      	str	r3, [r4, #0]
 8016cc2:	4833      	ldr	r0, [pc, #204]	; (8016d90 <_printf_i+0x240>)
 8016cc4:	2778      	movs	r7, #120	; 0x78
 8016cc6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8016cca:	6823      	ldr	r3, [r4, #0]
 8016ccc:	6829      	ldr	r1, [r5, #0]
 8016cce:	061f      	lsls	r7, r3, #24
 8016cd0:	f851 6b04 	ldr.w	r6, [r1], #4
 8016cd4:	d402      	bmi.n	8016cdc <_printf_i+0x18c>
 8016cd6:	065f      	lsls	r7, r3, #25
 8016cd8:	bf48      	it	mi
 8016cda:	b2b6      	uxthmi	r6, r6
 8016cdc:	07df      	lsls	r7, r3, #31
 8016cde:	bf48      	it	mi
 8016ce0:	f043 0320 	orrmi.w	r3, r3, #32
 8016ce4:	6029      	str	r1, [r5, #0]
 8016ce6:	bf48      	it	mi
 8016ce8:	6023      	strmi	r3, [r4, #0]
 8016cea:	b91e      	cbnz	r6, 8016cf4 <_printf_i+0x1a4>
 8016cec:	6823      	ldr	r3, [r4, #0]
 8016cee:	f023 0320 	bic.w	r3, r3, #32
 8016cf2:	6023      	str	r3, [r4, #0]
 8016cf4:	2310      	movs	r3, #16
 8016cf6:	e7a7      	b.n	8016c48 <_printf_i+0xf8>
 8016cf8:	4824      	ldr	r0, [pc, #144]	; (8016d8c <_printf_i+0x23c>)
 8016cfa:	e7e4      	b.n	8016cc6 <_printf_i+0x176>
 8016cfc:	4615      	mov	r5, r2
 8016cfe:	e7bd      	b.n	8016c7c <_printf_i+0x12c>
 8016d00:	682b      	ldr	r3, [r5, #0]
 8016d02:	6826      	ldr	r6, [r4, #0]
 8016d04:	6961      	ldr	r1, [r4, #20]
 8016d06:	1d18      	adds	r0, r3, #4
 8016d08:	6028      	str	r0, [r5, #0]
 8016d0a:	0635      	lsls	r5, r6, #24
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	d501      	bpl.n	8016d14 <_printf_i+0x1c4>
 8016d10:	6019      	str	r1, [r3, #0]
 8016d12:	e002      	b.n	8016d1a <_printf_i+0x1ca>
 8016d14:	0670      	lsls	r0, r6, #25
 8016d16:	d5fb      	bpl.n	8016d10 <_printf_i+0x1c0>
 8016d18:	8019      	strh	r1, [r3, #0]
 8016d1a:	2300      	movs	r3, #0
 8016d1c:	6123      	str	r3, [r4, #16]
 8016d1e:	4615      	mov	r5, r2
 8016d20:	e7bc      	b.n	8016c9c <_printf_i+0x14c>
 8016d22:	682b      	ldr	r3, [r5, #0]
 8016d24:	1d1a      	adds	r2, r3, #4
 8016d26:	602a      	str	r2, [r5, #0]
 8016d28:	681d      	ldr	r5, [r3, #0]
 8016d2a:	6862      	ldr	r2, [r4, #4]
 8016d2c:	2100      	movs	r1, #0
 8016d2e:	4628      	mov	r0, r5
 8016d30:	f7e9 fa76 	bl	8000220 <memchr>
 8016d34:	b108      	cbz	r0, 8016d3a <_printf_i+0x1ea>
 8016d36:	1b40      	subs	r0, r0, r5
 8016d38:	6060      	str	r0, [r4, #4]
 8016d3a:	6863      	ldr	r3, [r4, #4]
 8016d3c:	6123      	str	r3, [r4, #16]
 8016d3e:	2300      	movs	r3, #0
 8016d40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016d44:	e7aa      	b.n	8016c9c <_printf_i+0x14c>
 8016d46:	6923      	ldr	r3, [r4, #16]
 8016d48:	462a      	mov	r2, r5
 8016d4a:	4649      	mov	r1, r9
 8016d4c:	4640      	mov	r0, r8
 8016d4e:	47d0      	blx	sl
 8016d50:	3001      	adds	r0, #1
 8016d52:	d0ad      	beq.n	8016cb0 <_printf_i+0x160>
 8016d54:	6823      	ldr	r3, [r4, #0]
 8016d56:	079b      	lsls	r3, r3, #30
 8016d58:	d413      	bmi.n	8016d82 <_printf_i+0x232>
 8016d5a:	68e0      	ldr	r0, [r4, #12]
 8016d5c:	9b03      	ldr	r3, [sp, #12]
 8016d5e:	4298      	cmp	r0, r3
 8016d60:	bfb8      	it	lt
 8016d62:	4618      	movlt	r0, r3
 8016d64:	e7a6      	b.n	8016cb4 <_printf_i+0x164>
 8016d66:	2301      	movs	r3, #1
 8016d68:	4632      	mov	r2, r6
 8016d6a:	4649      	mov	r1, r9
 8016d6c:	4640      	mov	r0, r8
 8016d6e:	47d0      	blx	sl
 8016d70:	3001      	adds	r0, #1
 8016d72:	d09d      	beq.n	8016cb0 <_printf_i+0x160>
 8016d74:	3501      	adds	r5, #1
 8016d76:	68e3      	ldr	r3, [r4, #12]
 8016d78:	9903      	ldr	r1, [sp, #12]
 8016d7a:	1a5b      	subs	r3, r3, r1
 8016d7c:	42ab      	cmp	r3, r5
 8016d7e:	dcf2      	bgt.n	8016d66 <_printf_i+0x216>
 8016d80:	e7eb      	b.n	8016d5a <_printf_i+0x20a>
 8016d82:	2500      	movs	r5, #0
 8016d84:	f104 0619 	add.w	r6, r4, #25
 8016d88:	e7f5      	b.n	8016d76 <_printf_i+0x226>
 8016d8a:	bf00      	nop
 8016d8c:	0801cace 	.word	0x0801cace
 8016d90:	0801cadf 	.word	0x0801cadf

08016d94 <_scanf_float>:
 8016d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d98:	b087      	sub	sp, #28
 8016d9a:	4617      	mov	r7, r2
 8016d9c:	9303      	str	r3, [sp, #12]
 8016d9e:	688b      	ldr	r3, [r1, #8]
 8016da0:	1e5a      	subs	r2, r3, #1
 8016da2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8016da6:	bf83      	ittte	hi
 8016da8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016dac:	195b      	addhi	r3, r3, r5
 8016dae:	9302      	strhi	r3, [sp, #8]
 8016db0:	2300      	movls	r3, #0
 8016db2:	bf86      	itte	hi
 8016db4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016db8:	608b      	strhi	r3, [r1, #8]
 8016dba:	9302      	strls	r3, [sp, #8]
 8016dbc:	680b      	ldr	r3, [r1, #0]
 8016dbe:	468b      	mov	fp, r1
 8016dc0:	2500      	movs	r5, #0
 8016dc2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8016dc6:	f84b 3b1c 	str.w	r3, [fp], #28
 8016dca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8016dce:	4680      	mov	r8, r0
 8016dd0:	460c      	mov	r4, r1
 8016dd2:	465e      	mov	r6, fp
 8016dd4:	46aa      	mov	sl, r5
 8016dd6:	46a9      	mov	r9, r5
 8016dd8:	9501      	str	r5, [sp, #4]
 8016dda:	68a2      	ldr	r2, [r4, #8]
 8016ddc:	b152      	cbz	r2, 8016df4 <_scanf_float+0x60>
 8016dde:	683b      	ldr	r3, [r7, #0]
 8016de0:	781b      	ldrb	r3, [r3, #0]
 8016de2:	2b4e      	cmp	r3, #78	; 0x4e
 8016de4:	d864      	bhi.n	8016eb0 <_scanf_float+0x11c>
 8016de6:	2b40      	cmp	r3, #64	; 0x40
 8016de8:	d83c      	bhi.n	8016e64 <_scanf_float+0xd0>
 8016dea:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8016dee:	b2c8      	uxtb	r0, r1
 8016df0:	280e      	cmp	r0, #14
 8016df2:	d93a      	bls.n	8016e6a <_scanf_float+0xd6>
 8016df4:	f1b9 0f00 	cmp.w	r9, #0
 8016df8:	d003      	beq.n	8016e02 <_scanf_float+0x6e>
 8016dfa:	6823      	ldr	r3, [r4, #0]
 8016dfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016e00:	6023      	str	r3, [r4, #0]
 8016e02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016e06:	f1ba 0f01 	cmp.w	sl, #1
 8016e0a:	f200 8113 	bhi.w	8017034 <_scanf_float+0x2a0>
 8016e0e:	455e      	cmp	r6, fp
 8016e10:	f200 8105 	bhi.w	801701e <_scanf_float+0x28a>
 8016e14:	2501      	movs	r5, #1
 8016e16:	4628      	mov	r0, r5
 8016e18:	b007      	add	sp, #28
 8016e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e1e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8016e22:	2a0d      	cmp	r2, #13
 8016e24:	d8e6      	bhi.n	8016df4 <_scanf_float+0x60>
 8016e26:	a101      	add	r1, pc, #4	; (adr r1, 8016e2c <_scanf_float+0x98>)
 8016e28:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016e2c:	08016f6b 	.word	0x08016f6b
 8016e30:	08016df5 	.word	0x08016df5
 8016e34:	08016df5 	.word	0x08016df5
 8016e38:	08016df5 	.word	0x08016df5
 8016e3c:	08016fcb 	.word	0x08016fcb
 8016e40:	08016fa3 	.word	0x08016fa3
 8016e44:	08016df5 	.word	0x08016df5
 8016e48:	08016df5 	.word	0x08016df5
 8016e4c:	08016f79 	.word	0x08016f79
 8016e50:	08016df5 	.word	0x08016df5
 8016e54:	08016df5 	.word	0x08016df5
 8016e58:	08016df5 	.word	0x08016df5
 8016e5c:	08016df5 	.word	0x08016df5
 8016e60:	08016f31 	.word	0x08016f31
 8016e64:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8016e68:	e7db      	b.n	8016e22 <_scanf_float+0x8e>
 8016e6a:	290e      	cmp	r1, #14
 8016e6c:	d8c2      	bhi.n	8016df4 <_scanf_float+0x60>
 8016e6e:	a001      	add	r0, pc, #4	; (adr r0, 8016e74 <_scanf_float+0xe0>)
 8016e70:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8016e74:	08016f23 	.word	0x08016f23
 8016e78:	08016df5 	.word	0x08016df5
 8016e7c:	08016f23 	.word	0x08016f23
 8016e80:	08016fb7 	.word	0x08016fb7
 8016e84:	08016df5 	.word	0x08016df5
 8016e88:	08016ed1 	.word	0x08016ed1
 8016e8c:	08016f0d 	.word	0x08016f0d
 8016e90:	08016f0d 	.word	0x08016f0d
 8016e94:	08016f0d 	.word	0x08016f0d
 8016e98:	08016f0d 	.word	0x08016f0d
 8016e9c:	08016f0d 	.word	0x08016f0d
 8016ea0:	08016f0d 	.word	0x08016f0d
 8016ea4:	08016f0d 	.word	0x08016f0d
 8016ea8:	08016f0d 	.word	0x08016f0d
 8016eac:	08016f0d 	.word	0x08016f0d
 8016eb0:	2b6e      	cmp	r3, #110	; 0x6e
 8016eb2:	d809      	bhi.n	8016ec8 <_scanf_float+0x134>
 8016eb4:	2b60      	cmp	r3, #96	; 0x60
 8016eb6:	d8b2      	bhi.n	8016e1e <_scanf_float+0x8a>
 8016eb8:	2b54      	cmp	r3, #84	; 0x54
 8016eba:	d077      	beq.n	8016fac <_scanf_float+0x218>
 8016ebc:	2b59      	cmp	r3, #89	; 0x59
 8016ebe:	d199      	bne.n	8016df4 <_scanf_float+0x60>
 8016ec0:	2d07      	cmp	r5, #7
 8016ec2:	d197      	bne.n	8016df4 <_scanf_float+0x60>
 8016ec4:	2508      	movs	r5, #8
 8016ec6:	e029      	b.n	8016f1c <_scanf_float+0x188>
 8016ec8:	2b74      	cmp	r3, #116	; 0x74
 8016eca:	d06f      	beq.n	8016fac <_scanf_float+0x218>
 8016ecc:	2b79      	cmp	r3, #121	; 0x79
 8016ece:	e7f6      	b.n	8016ebe <_scanf_float+0x12a>
 8016ed0:	6821      	ldr	r1, [r4, #0]
 8016ed2:	05c8      	lsls	r0, r1, #23
 8016ed4:	d51a      	bpl.n	8016f0c <_scanf_float+0x178>
 8016ed6:	9b02      	ldr	r3, [sp, #8]
 8016ed8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016edc:	6021      	str	r1, [r4, #0]
 8016ede:	f109 0901 	add.w	r9, r9, #1
 8016ee2:	b11b      	cbz	r3, 8016eec <_scanf_float+0x158>
 8016ee4:	3b01      	subs	r3, #1
 8016ee6:	3201      	adds	r2, #1
 8016ee8:	9302      	str	r3, [sp, #8]
 8016eea:	60a2      	str	r2, [r4, #8]
 8016eec:	68a3      	ldr	r3, [r4, #8]
 8016eee:	3b01      	subs	r3, #1
 8016ef0:	60a3      	str	r3, [r4, #8]
 8016ef2:	6923      	ldr	r3, [r4, #16]
 8016ef4:	3301      	adds	r3, #1
 8016ef6:	6123      	str	r3, [r4, #16]
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	3b01      	subs	r3, #1
 8016efc:	2b00      	cmp	r3, #0
 8016efe:	607b      	str	r3, [r7, #4]
 8016f00:	f340 8084 	ble.w	801700c <_scanf_float+0x278>
 8016f04:	683b      	ldr	r3, [r7, #0]
 8016f06:	3301      	adds	r3, #1
 8016f08:	603b      	str	r3, [r7, #0]
 8016f0a:	e766      	b.n	8016dda <_scanf_float+0x46>
 8016f0c:	eb1a 0f05 	cmn.w	sl, r5
 8016f10:	f47f af70 	bne.w	8016df4 <_scanf_float+0x60>
 8016f14:	6822      	ldr	r2, [r4, #0]
 8016f16:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8016f1a:	6022      	str	r2, [r4, #0]
 8016f1c:	f806 3b01 	strb.w	r3, [r6], #1
 8016f20:	e7e4      	b.n	8016eec <_scanf_float+0x158>
 8016f22:	6822      	ldr	r2, [r4, #0]
 8016f24:	0610      	lsls	r0, r2, #24
 8016f26:	f57f af65 	bpl.w	8016df4 <_scanf_float+0x60>
 8016f2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8016f2e:	e7f4      	b.n	8016f1a <_scanf_float+0x186>
 8016f30:	f1ba 0f00 	cmp.w	sl, #0
 8016f34:	d10e      	bne.n	8016f54 <_scanf_float+0x1c0>
 8016f36:	f1b9 0f00 	cmp.w	r9, #0
 8016f3a:	d10e      	bne.n	8016f5a <_scanf_float+0x1c6>
 8016f3c:	6822      	ldr	r2, [r4, #0]
 8016f3e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016f42:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016f46:	d108      	bne.n	8016f5a <_scanf_float+0x1c6>
 8016f48:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016f4c:	6022      	str	r2, [r4, #0]
 8016f4e:	f04f 0a01 	mov.w	sl, #1
 8016f52:	e7e3      	b.n	8016f1c <_scanf_float+0x188>
 8016f54:	f1ba 0f02 	cmp.w	sl, #2
 8016f58:	d055      	beq.n	8017006 <_scanf_float+0x272>
 8016f5a:	2d01      	cmp	r5, #1
 8016f5c:	d002      	beq.n	8016f64 <_scanf_float+0x1d0>
 8016f5e:	2d04      	cmp	r5, #4
 8016f60:	f47f af48 	bne.w	8016df4 <_scanf_float+0x60>
 8016f64:	3501      	adds	r5, #1
 8016f66:	b2ed      	uxtb	r5, r5
 8016f68:	e7d8      	b.n	8016f1c <_scanf_float+0x188>
 8016f6a:	f1ba 0f01 	cmp.w	sl, #1
 8016f6e:	f47f af41 	bne.w	8016df4 <_scanf_float+0x60>
 8016f72:	f04f 0a02 	mov.w	sl, #2
 8016f76:	e7d1      	b.n	8016f1c <_scanf_float+0x188>
 8016f78:	b97d      	cbnz	r5, 8016f9a <_scanf_float+0x206>
 8016f7a:	f1b9 0f00 	cmp.w	r9, #0
 8016f7e:	f47f af3c 	bne.w	8016dfa <_scanf_float+0x66>
 8016f82:	6822      	ldr	r2, [r4, #0]
 8016f84:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016f88:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016f8c:	f47f af39 	bne.w	8016e02 <_scanf_float+0x6e>
 8016f90:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016f94:	6022      	str	r2, [r4, #0]
 8016f96:	2501      	movs	r5, #1
 8016f98:	e7c0      	b.n	8016f1c <_scanf_float+0x188>
 8016f9a:	2d03      	cmp	r5, #3
 8016f9c:	d0e2      	beq.n	8016f64 <_scanf_float+0x1d0>
 8016f9e:	2d05      	cmp	r5, #5
 8016fa0:	e7de      	b.n	8016f60 <_scanf_float+0x1cc>
 8016fa2:	2d02      	cmp	r5, #2
 8016fa4:	f47f af26 	bne.w	8016df4 <_scanf_float+0x60>
 8016fa8:	2503      	movs	r5, #3
 8016faa:	e7b7      	b.n	8016f1c <_scanf_float+0x188>
 8016fac:	2d06      	cmp	r5, #6
 8016fae:	f47f af21 	bne.w	8016df4 <_scanf_float+0x60>
 8016fb2:	2507      	movs	r5, #7
 8016fb4:	e7b2      	b.n	8016f1c <_scanf_float+0x188>
 8016fb6:	6822      	ldr	r2, [r4, #0]
 8016fb8:	0591      	lsls	r1, r2, #22
 8016fba:	f57f af1b 	bpl.w	8016df4 <_scanf_float+0x60>
 8016fbe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016fc2:	6022      	str	r2, [r4, #0]
 8016fc4:	f8cd 9004 	str.w	r9, [sp, #4]
 8016fc8:	e7a8      	b.n	8016f1c <_scanf_float+0x188>
 8016fca:	6822      	ldr	r2, [r4, #0]
 8016fcc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016fd0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016fd4:	d006      	beq.n	8016fe4 <_scanf_float+0x250>
 8016fd6:	0550      	lsls	r0, r2, #21
 8016fd8:	f57f af0c 	bpl.w	8016df4 <_scanf_float+0x60>
 8016fdc:	f1b9 0f00 	cmp.w	r9, #0
 8016fe0:	f43f af0f 	beq.w	8016e02 <_scanf_float+0x6e>
 8016fe4:	0591      	lsls	r1, r2, #22
 8016fe6:	bf58      	it	pl
 8016fe8:	9901      	ldrpl	r1, [sp, #4]
 8016fea:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016fee:	bf58      	it	pl
 8016ff0:	eba9 0101 	subpl.w	r1, r9, r1
 8016ff4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8016ff8:	bf58      	it	pl
 8016ffa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016ffe:	6022      	str	r2, [r4, #0]
 8017000:	f04f 0900 	mov.w	r9, #0
 8017004:	e78a      	b.n	8016f1c <_scanf_float+0x188>
 8017006:	f04f 0a03 	mov.w	sl, #3
 801700a:	e787      	b.n	8016f1c <_scanf_float+0x188>
 801700c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017010:	4639      	mov	r1, r7
 8017012:	4640      	mov	r0, r8
 8017014:	4798      	blx	r3
 8017016:	2800      	cmp	r0, #0
 8017018:	f43f aedf 	beq.w	8016dda <_scanf_float+0x46>
 801701c:	e6ea      	b.n	8016df4 <_scanf_float+0x60>
 801701e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017022:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8017026:	463a      	mov	r2, r7
 8017028:	4640      	mov	r0, r8
 801702a:	4798      	blx	r3
 801702c:	6923      	ldr	r3, [r4, #16]
 801702e:	3b01      	subs	r3, #1
 8017030:	6123      	str	r3, [r4, #16]
 8017032:	e6ec      	b.n	8016e0e <_scanf_float+0x7a>
 8017034:	1e6b      	subs	r3, r5, #1
 8017036:	2b06      	cmp	r3, #6
 8017038:	d825      	bhi.n	8017086 <_scanf_float+0x2f2>
 801703a:	2d02      	cmp	r5, #2
 801703c:	d836      	bhi.n	80170ac <_scanf_float+0x318>
 801703e:	455e      	cmp	r6, fp
 8017040:	f67f aee8 	bls.w	8016e14 <_scanf_float+0x80>
 8017044:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017048:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801704c:	463a      	mov	r2, r7
 801704e:	4640      	mov	r0, r8
 8017050:	4798      	blx	r3
 8017052:	6923      	ldr	r3, [r4, #16]
 8017054:	3b01      	subs	r3, #1
 8017056:	6123      	str	r3, [r4, #16]
 8017058:	e7f1      	b.n	801703e <_scanf_float+0x2aa>
 801705a:	9802      	ldr	r0, [sp, #8]
 801705c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017060:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8017064:	9002      	str	r0, [sp, #8]
 8017066:	463a      	mov	r2, r7
 8017068:	4640      	mov	r0, r8
 801706a:	4798      	blx	r3
 801706c:	6923      	ldr	r3, [r4, #16]
 801706e:	3b01      	subs	r3, #1
 8017070:	6123      	str	r3, [r4, #16]
 8017072:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017076:	fa5f fa8a 	uxtb.w	sl, sl
 801707a:	f1ba 0f02 	cmp.w	sl, #2
 801707e:	d1ec      	bne.n	801705a <_scanf_float+0x2c6>
 8017080:	3d03      	subs	r5, #3
 8017082:	b2ed      	uxtb	r5, r5
 8017084:	1b76      	subs	r6, r6, r5
 8017086:	6823      	ldr	r3, [r4, #0]
 8017088:	05da      	lsls	r2, r3, #23
 801708a:	d52f      	bpl.n	80170ec <_scanf_float+0x358>
 801708c:	055b      	lsls	r3, r3, #21
 801708e:	d510      	bpl.n	80170b2 <_scanf_float+0x31e>
 8017090:	455e      	cmp	r6, fp
 8017092:	f67f aebf 	bls.w	8016e14 <_scanf_float+0x80>
 8017096:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801709a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801709e:	463a      	mov	r2, r7
 80170a0:	4640      	mov	r0, r8
 80170a2:	4798      	blx	r3
 80170a4:	6923      	ldr	r3, [r4, #16]
 80170a6:	3b01      	subs	r3, #1
 80170a8:	6123      	str	r3, [r4, #16]
 80170aa:	e7f1      	b.n	8017090 <_scanf_float+0x2fc>
 80170ac:	46aa      	mov	sl, r5
 80170ae:	9602      	str	r6, [sp, #8]
 80170b0:	e7df      	b.n	8017072 <_scanf_float+0x2de>
 80170b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80170b6:	6923      	ldr	r3, [r4, #16]
 80170b8:	2965      	cmp	r1, #101	; 0x65
 80170ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80170be:	f106 35ff 	add.w	r5, r6, #4294967295
 80170c2:	6123      	str	r3, [r4, #16]
 80170c4:	d00c      	beq.n	80170e0 <_scanf_float+0x34c>
 80170c6:	2945      	cmp	r1, #69	; 0x45
 80170c8:	d00a      	beq.n	80170e0 <_scanf_float+0x34c>
 80170ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80170ce:	463a      	mov	r2, r7
 80170d0:	4640      	mov	r0, r8
 80170d2:	4798      	blx	r3
 80170d4:	6923      	ldr	r3, [r4, #16]
 80170d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80170da:	3b01      	subs	r3, #1
 80170dc:	1eb5      	subs	r5, r6, #2
 80170de:	6123      	str	r3, [r4, #16]
 80170e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80170e4:	463a      	mov	r2, r7
 80170e6:	4640      	mov	r0, r8
 80170e8:	4798      	blx	r3
 80170ea:	462e      	mov	r6, r5
 80170ec:	6825      	ldr	r5, [r4, #0]
 80170ee:	f015 0510 	ands.w	r5, r5, #16
 80170f2:	d158      	bne.n	80171a6 <_scanf_float+0x412>
 80170f4:	7035      	strb	r5, [r6, #0]
 80170f6:	6823      	ldr	r3, [r4, #0]
 80170f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80170fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8017100:	d11c      	bne.n	801713c <_scanf_float+0x3a8>
 8017102:	9b01      	ldr	r3, [sp, #4]
 8017104:	454b      	cmp	r3, r9
 8017106:	eba3 0209 	sub.w	r2, r3, r9
 801710a:	d124      	bne.n	8017156 <_scanf_float+0x3c2>
 801710c:	2200      	movs	r2, #0
 801710e:	4659      	mov	r1, fp
 8017110:	4640      	mov	r0, r8
 8017112:	f002 fdfd 	bl	8019d10 <_strtod_r>
 8017116:	9b03      	ldr	r3, [sp, #12]
 8017118:	6821      	ldr	r1, [r4, #0]
 801711a:	681b      	ldr	r3, [r3, #0]
 801711c:	f011 0f02 	tst.w	r1, #2
 8017120:	ec57 6b10 	vmov	r6, r7, d0
 8017124:	f103 0204 	add.w	r2, r3, #4
 8017128:	d020      	beq.n	801716c <_scanf_float+0x3d8>
 801712a:	9903      	ldr	r1, [sp, #12]
 801712c:	600a      	str	r2, [r1, #0]
 801712e:	681b      	ldr	r3, [r3, #0]
 8017130:	e9c3 6700 	strd	r6, r7, [r3]
 8017134:	68e3      	ldr	r3, [r4, #12]
 8017136:	3301      	adds	r3, #1
 8017138:	60e3      	str	r3, [r4, #12]
 801713a:	e66c      	b.n	8016e16 <_scanf_float+0x82>
 801713c:	9b04      	ldr	r3, [sp, #16]
 801713e:	2b00      	cmp	r3, #0
 8017140:	d0e4      	beq.n	801710c <_scanf_float+0x378>
 8017142:	9905      	ldr	r1, [sp, #20]
 8017144:	230a      	movs	r3, #10
 8017146:	462a      	mov	r2, r5
 8017148:	3101      	adds	r1, #1
 801714a:	4640      	mov	r0, r8
 801714c:	f002 fe68 	bl	8019e20 <_strtol_r>
 8017150:	9b04      	ldr	r3, [sp, #16]
 8017152:	9e05      	ldr	r6, [sp, #20]
 8017154:	1ac2      	subs	r2, r0, r3
 8017156:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801715a:	429e      	cmp	r6, r3
 801715c:	bf28      	it	cs
 801715e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8017162:	4912      	ldr	r1, [pc, #72]	; (80171ac <_scanf_float+0x418>)
 8017164:	4630      	mov	r0, r6
 8017166:	f000 fa13 	bl	8017590 <siprintf>
 801716a:	e7cf      	b.n	801710c <_scanf_float+0x378>
 801716c:	f011 0f04 	tst.w	r1, #4
 8017170:	9903      	ldr	r1, [sp, #12]
 8017172:	600a      	str	r2, [r1, #0]
 8017174:	d1db      	bne.n	801712e <_scanf_float+0x39a>
 8017176:	f8d3 8000 	ldr.w	r8, [r3]
 801717a:	ee10 2a10 	vmov	r2, s0
 801717e:	ee10 0a10 	vmov	r0, s0
 8017182:	463b      	mov	r3, r7
 8017184:	4639      	mov	r1, r7
 8017186:	f7e9 fcf9 	bl	8000b7c <__aeabi_dcmpun>
 801718a:	b128      	cbz	r0, 8017198 <_scanf_float+0x404>
 801718c:	4808      	ldr	r0, [pc, #32]	; (80171b0 <_scanf_float+0x41c>)
 801718e:	f000 fb85 	bl	801789c <nanf>
 8017192:	ed88 0a00 	vstr	s0, [r8]
 8017196:	e7cd      	b.n	8017134 <_scanf_float+0x3a0>
 8017198:	4630      	mov	r0, r6
 801719a:	4639      	mov	r1, r7
 801719c:	f7e9 fd4c 	bl	8000c38 <__aeabi_d2f>
 80171a0:	f8c8 0000 	str.w	r0, [r8]
 80171a4:	e7c6      	b.n	8017134 <_scanf_float+0x3a0>
 80171a6:	2500      	movs	r5, #0
 80171a8:	e635      	b.n	8016e16 <_scanf_float+0x82>
 80171aa:	bf00      	nop
 80171ac:	0801caf0 	.word	0x0801caf0
 80171b0:	0801ce85 	.word	0x0801ce85

080171b4 <std>:
 80171b4:	2300      	movs	r3, #0
 80171b6:	b510      	push	{r4, lr}
 80171b8:	4604      	mov	r4, r0
 80171ba:	e9c0 3300 	strd	r3, r3, [r0]
 80171be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80171c2:	6083      	str	r3, [r0, #8]
 80171c4:	8181      	strh	r1, [r0, #12]
 80171c6:	6643      	str	r3, [r0, #100]	; 0x64
 80171c8:	81c2      	strh	r2, [r0, #14]
 80171ca:	6183      	str	r3, [r0, #24]
 80171cc:	4619      	mov	r1, r3
 80171ce:	2208      	movs	r2, #8
 80171d0:	305c      	adds	r0, #92	; 0x5c
 80171d2:	f000 fad5 	bl	8017780 <memset>
 80171d6:	4b0d      	ldr	r3, [pc, #52]	; (801720c <std+0x58>)
 80171d8:	6263      	str	r3, [r4, #36]	; 0x24
 80171da:	4b0d      	ldr	r3, [pc, #52]	; (8017210 <std+0x5c>)
 80171dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80171de:	4b0d      	ldr	r3, [pc, #52]	; (8017214 <std+0x60>)
 80171e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80171e2:	4b0d      	ldr	r3, [pc, #52]	; (8017218 <std+0x64>)
 80171e4:	6323      	str	r3, [r4, #48]	; 0x30
 80171e6:	4b0d      	ldr	r3, [pc, #52]	; (801721c <std+0x68>)
 80171e8:	6224      	str	r4, [r4, #32]
 80171ea:	429c      	cmp	r4, r3
 80171ec:	d006      	beq.n	80171fc <std+0x48>
 80171ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80171f2:	4294      	cmp	r4, r2
 80171f4:	d002      	beq.n	80171fc <std+0x48>
 80171f6:	33d0      	adds	r3, #208	; 0xd0
 80171f8:	429c      	cmp	r4, r3
 80171fa:	d105      	bne.n	8017208 <std+0x54>
 80171fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8017200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017204:	f000 bb38 	b.w	8017878 <__retarget_lock_init_recursive>
 8017208:	bd10      	pop	{r4, pc}
 801720a:	bf00      	nop
 801720c:	080175d1 	.word	0x080175d1
 8017210:	080175f3 	.word	0x080175f3
 8017214:	0801762b 	.word	0x0801762b
 8017218:	0801764f 	.word	0x0801764f
 801721c:	200002dc 	.word	0x200002dc

08017220 <stdio_exit_handler>:
 8017220:	4a02      	ldr	r2, [pc, #8]	; (801722c <stdio_exit_handler+0xc>)
 8017222:	4903      	ldr	r1, [pc, #12]	; (8017230 <stdio_exit_handler+0x10>)
 8017224:	4803      	ldr	r0, [pc, #12]	; (8017234 <stdio_exit_handler+0x14>)
 8017226:	f000 b869 	b.w	80172fc <_fwalk_sglue>
 801722a:	bf00      	nop
 801722c:	2000001c 	.word	0x2000001c
 8017230:	0801a469 	.word	0x0801a469
 8017234:	20000028 	.word	0x20000028

08017238 <cleanup_stdio>:
 8017238:	6841      	ldr	r1, [r0, #4]
 801723a:	4b0c      	ldr	r3, [pc, #48]	; (801726c <cleanup_stdio+0x34>)
 801723c:	4299      	cmp	r1, r3
 801723e:	b510      	push	{r4, lr}
 8017240:	4604      	mov	r4, r0
 8017242:	d001      	beq.n	8017248 <cleanup_stdio+0x10>
 8017244:	f003 f910 	bl	801a468 <_fflush_r>
 8017248:	68a1      	ldr	r1, [r4, #8]
 801724a:	4b09      	ldr	r3, [pc, #36]	; (8017270 <cleanup_stdio+0x38>)
 801724c:	4299      	cmp	r1, r3
 801724e:	d002      	beq.n	8017256 <cleanup_stdio+0x1e>
 8017250:	4620      	mov	r0, r4
 8017252:	f003 f909 	bl	801a468 <_fflush_r>
 8017256:	68e1      	ldr	r1, [r4, #12]
 8017258:	4b06      	ldr	r3, [pc, #24]	; (8017274 <cleanup_stdio+0x3c>)
 801725a:	4299      	cmp	r1, r3
 801725c:	d004      	beq.n	8017268 <cleanup_stdio+0x30>
 801725e:	4620      	mov	r0, r4
 8017260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017264:	f003 b900 	b.w	801a468 <_fflush_r>
 8017268:	bd10      	pop	{r4, pc}
 801726a:	bf00      	nop
 801726c:	200002dc 	.word	0x200002dc
 8017270:	20000344 	.word	0x20000344
 8017274:	200003ac 	.word	0x200003ac

08017278 <global_stdio_init.part.0>:
 8017278:	b510      	push	{r4, lr}
 801727a:	4b0b      	ldr	r3, [pc, #44]	; (80172a8 <global_stdio_init.part.0+0x30>)
 801727c:	4c0b      	ldr	r4, [pc, #44]	; (80172ac <global_stdio_init.part.0+0x34>)
 801727e:	4a0c      	ldr	r2, [pc, #48]	; (80172b0 <global_stdio_init.part.0+0x38>)
 8017280:	601a      	str	r2, [r3, #0]
 8017282:	4620      	mov	r0, r4
 8017284:	2200      	movs	r2, #0
 8017286:	2104      	movs	r1, #4
 8017288:	f7ff ff94 	bl	80171b4 <std>
 801728c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8017290:	2201      	movs	r2, #1
 8017292:	2109      	movs	r1, #9
 8017294:	f7ff ff8e 	bl	80171b4 <std>
 8017298:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801729c:	2202      	movs	r2, #2
 801729e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80172a2:	2112      	movs	r1, #18
 80172a4:	f7ff bf86 	b.w	80171b4 <std>
 80172a8:	20000414 	.word	0x20000414
 80172ac:	200002dc 	.word	0x200002dc
 80172b0:	08017221 	.word	0x08017221

080172b4 <__sfp_lock_acquire>:
 80172b4:	4801      	ldr	r0, [pc, #4]	; (80172bc <__sfp_lock_acquire+0x8>)
 80172b6:	f000 bae0 	b.w	801787a <__retarget_lock_acquire_recursive>
 80172ba:	bf00      	nop
 80172bc:	2000041d 	.word	0x2000041d

080172c0 <__sfp_lock_release>:
 80172c0:	4801      	ldr	r0, [pc, #4]	; (80172c8 <__sfp_lock_release+0x8>)
 80172c2:	f000 badb 	b.w	801787c <__retarget_lock_release_recursive>
 80172c6:	bf00      	nop
 80172c8:	2000041d 	.word	0x2000041d

080172cc <__sinit>:
 80172cc:	b510      	push	{r4, lr}
 80172ce:	4604      	mov	r4, r0
 80172d0:	f7ff fff0 	bl	80172b4 <__sfp_lock_acquire>
 80172d4:	6a23      	ldr	r3, [r4, #32]
 80172d6:	b11b      	cbz	r3, 80172e0 <__sinit+0x14>
 80172d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80172dc:	f7ff bff0 	b.w	80172c0 <__sfp_lock_release>
 80172e0:	4b04      	ldr	r3, [pc, #16]	; (80172f4 <__sinit+0x28>)
 80172e2:	6223      	str	r3, [r4, #32]
 80172e4:	4b04      	ldr	r3, [pc, #16]	; (80172f8 <__sinit+0x2c>)
 80172e6:	681b      	ldr	r3, [r3, #0]
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d1f5      	bne.n	80172d8 <__sinit+0xc>
 80172ec:	f7ff ffc4 	bl	8017278 <global_stdio_init.part.0>
 80172f0:	e7f2      	b.n	80172d8 <__sinit+0xc>
 80172f2:	bf00      	nop
 80172f4:	08017239 	.word	0x08017239
 80172f8:	20000414 	.word	0x20000414

080172fc <_fwalk_sglue>:
 80172fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017300:	4607      	mov	r7, r0
 8017302:	4688      	mov	r8, r1
 8017304:	4614      	mov	r4, r2
 8017306:	2600      	movs	r6, #0
 8017308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801730c:	f1b9 0901 	subs.w	r9, r9, #1
 8017310:	d505      	bpl.n	801731e <_fwalk_sglue+0x22>
 8017312:	6824      	ldr	r4, [r4, #0]
 8017314:	2c00      	cmp	r4, #0
 8017316:	d1f7      	bne.n	8017308 <_fwalk_sglue+0xc>
 8017318:	4630      	mov	r0, r6
 801731a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801731e:	89ab      	ldrh	r3, [r5, #12]
 8017320:	2b01      	cmp	r3, #1
 8017322:	d907      	bls.n	8017334 <_fwalk_sglue+0x38>
 8017324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017328:	3301      	adds	r3, #1
 801732a:	d003      	beq.n	8017334 <_fwalk_sglue+0x38>
 801732c:	4629      	mov	r1, r5
 801732e:	4638      	mov	r0, r7
 8017330:	47c0      	blx	r8
 8017332:	4306      	orrs	r6, r0
 8017334:	3568      	adds	r5, #104	; 0x68
 8017336:	e7e9      	b.n	801730c <_fwalk_sglue+0x10>

08017338 <iprintf>:
 8017338:	b40f      	push	{r0, r1, r2, r3}
 801733a:	b507      	push	{r0, r1, r2, lr}
 801733c:	4906      	ldr	r1, [pc, #24]	; (8017358 <iprintf+0x20>)
 801733e:	ab04      	add	r3, sp, #16
 8017340:	6808      	ldr	r0, [r1, #0]
 8017342:	f853 2b04 	ldr.w	r2, [r3], #4
 8017346:	6881      	ldr	r1, [r0, #8]
 8017348:	9301      	str	r3, [sp, #4]
 801734a:	f002 feed 	bl	801a128 <_vfiprintf_r>
 801734e:	b003      	add	sp, #12
 8017350:	f85d eb04 	ldr.w	lr, [sp], #4
 8017354:	b004      	add	sp, #16
 8017356:	4770      	bx	lr
 8017358:	20000074 	.word	0x20000074

0801735c <putchar>:
 801735c:	4b02      	ldr	r3, [pc, #8]	; (8017368 <putchar+0xc>)
 801735e:	4601      	mov	r1, r0
 8017360:	6818      	ldr	r0, [r3, #0]
 8017362:	6882      	ldr	r2, [r0, #8]
 8017364:	f003 b90a 	b.w	801a57c <_putc_r>
 8017368:	20000074 	.word	0x20000074

0801736c <_puts_r>:
 801736c:	6a03      	ldr	r3, [r0, #32]
 801736e:	b570      	push	{r4, r5, r6, lr}
 8017370:	6884      	ldr	r4, [r0, #8]
 8017372:	4605      	mov	r5, r0
 8017374:	460e      	mov	r6, r1
 8017376:	b90b      	cbnz	r3, 801737c <_puts_r+0x10>
 8017378:	f7ff ffa8 	bl	80172cc <__sinit>
 801737c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801737e:	07db      	lsls	r3, r3, #31
 8017380:	d405      	bmi.n	801738e <_puts_r+0x22>
 8017382:	89a3      	ldrh	r3, [r4, #12]
 8017384:	0598      	lsls	r0, r3, #22
 8017386:	d402      	bmi.n	801738e <_puts_r+0x22>
 8017388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801738a:	f000 fa76 	bl	801787a <__retarget_lock_acquire_recursive>
 801738e:	89a3      	ldrh	r3, [r4, #12]
 8017390:	0719      	lsls	r1, r3, #28
 8017392:	d513      	bpl.n	80173bc <_puts_r+0x50>
 8017394:	6923      	ldr	r3, [r4, #16]
 8017396:	b18b      	cbz	r3, 80173bc <_puts_r+0x50>
 8017398:	3e01      	subs	r6, #1
 801739a:	68a3      	ldr	r3, [r4, #8]
 801739c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80173a0:	3b01      	subs	r3, #1
 80173a2:	60a3      	str	r3, [r4, #8]
 80173a4:	b9e9      	cbnz	r1, 80173e2 <_puts_r+0x76>
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	da2e      	bge.n	8017408 <_puts_r+0x9c>
 80173aa:	4622      	mov	r2, r4
 80173ac:	210a      	movs	r1, #10
 80173ae:	4628      	mov	r0, r5
 80173b0:	f000 f951 	bl	8017656 <__swbuf_r>
 80173b4:	3001      	adds	r0, #1
 80173b6:	d007      	beq.n	80173c8 <_puts_r+0x5c>
 80173b8:	250a      	movs	r5, #10
 80173ba:	e007      	b.n	80173cc <_puts_r+0x60>
 80173bc:	4621      	mov	r1, r4
 80173be:	4628      	mov	r0, r5
 80173c0:	f000 f986 	bl	80176d0 <__swsetup_r>
 80173c4:	2800      	cmp	r0, #0
 80173c6:	d0e7      	beq.n	8017398 <_puts_r+0x2c>
 80173c8:	f04f 35ff 	mov.w	r5, #4294967295
 80173cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80173ce:	07da      	lsls	r2, r3, #31
 80173d0:	d405      	bmi.n	80173de <_puts_r+0x72>
 80173d2:	89a3      	ldrh	r3, [r4, #12]
 80173d4:	059b      	lsls	r3, r3, #22
 80173d6:	d402      	bmi.n	80173de <_puts_r+0x72>
 80173d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80173da:	f000 fa4f 	bl	801787c <__retarget_lock_release_recursive>
 80173de:	4628      	mov	r0, r5
 80173e0:	bd70      	pop	{r4, r5, r6, pc}
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	da04      	bge.n	80173f0 <_puts_r+0x84>
 80173e6:	69a2      	ldr	r2, [r4, #24]
 80173e8:	429a      	cmp	r2, r3
 80173ea:	dc06      	bgt.n	80173fa <_puts_r+0x8e>
 80173ec:	290a      	cmp	r1, #10
 80173ee:	d004      	beq.n	80173fa <_puts_r+0x8e>
 80173f0:	6823      	ldr	r3, [r4, #0]
 80173f2:	1c5a      	adds	r2, r3, #1
 80173f4:	6022      	str	r2, [r4, #0]
 80173f6:	7019      	strb	r1, [r3, #0]
 80173f8:	e7cf      	b.n	801739a <_puts_r+0x2e>
 80173fa:	4622      	mov	r2, r4
 80173fc:	4628      	mov	r0, r5
 80173fe:	f000 f92a 	bl	8017656 <__swbuf_r>
 8017402:	3001      	adds	r0, #1
 8017404:	d1c9      	bne.n	801739a <_puts_r+0x2e>
 8017406:	e7df      	b.n	80173c8 <_puts_r+0x5c>
 8017408:	6823      	ldr	r3, [r4, #0]
 801740a:	250a      	movs	r5, #10
 801740c:	1c5a      	adds	r2, r3, #1
 801740e:	6022      	str	r2, [r4, #0]
 8017410:	701d      	strb	r5, [r3, #0]
 8017412:	e7db      	b.n	80173cc <_puts_r+0x60>

08017414 <puts>:
 8017414:	4b02      	ldr	r3, [pc, #8]	; (8017420 <puts+0xc>)
 8017416:	4601      	mov	r1, r0
 8017418:	6818      	ldr	r0, [r3, #0]
 801741a:	f7ff bfa7 	b.w	801736c <_puts_r>
 801741e:	bf00      	nop
 8017420:	20000074 	.word	0x20000074

08017424 <setbuf>:
 8017424:	fab1 f281 	clz	r2, r1
 8017428:	0952      	lsrs	r2, r2, #5
 801742a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801742e:	0052      	lsls	r2, r2, #1
 8017430:	f000 b800 	b.w	8017434 <setvbuf>

08017434 <setvbuf>:
 8017434:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017438:	461d      	mov	r5, r3
 801743a:	4b54      	ldr	r3, [pc, #336]	; (801758c <setvbuf+0x158>)
 801743c:	681f      	ldr	r7, [r3, #0]
 801743e:	4604      	mov	r4, r0
 8017440:	460e      	mov	r6, r1
 8017442:	4690      	mov	r8, r2
 8017444:	b127      	cbz	r7, 8017450 <setvbuf+0x1c>
 8017446:	6a3b      	ldr	r3, [r7, #32]
 8017448:	b913      	cbnz	r3, 8017450 <setvbuf+0x1c>
 801744a:	4638      	mov	r0, r7
 801744c:	f7ff ff3e 	bl	80172cc <__sinit>
 8017450:	f1b8 0f02 	cmp.w	r8, #2
 8017454:	d006      	beq.n	8017464 <setvbuf+0x30>
 8017456:	f1b8 0f01 	cmp.w	r8, #1
 801745a:	f200 8094 	bhi.w	8017586 <setvbuf+0x152>
 801745e:	2d00      	cmp	r5, #0
 8017460:	f2c0 8091 	blt.w	8017586 <setvbuf+0x152>
 8017464:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017466:	07da      	lsls	r2, r3, #31
 8017468:	d405      	bmi.n	8017476 <setvbuf+0x42>
 801746a:	89a3      	ldrh	r3, [r4, #12]
 801746c:	059b      	lsls	r3, r3, #22
 801746e:	d402      	bmi.n	8017476 <setvbuf+0x42>
 8017470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017472:	f000 fa02 	bl	801787a <__retarget_lock_acquire_recursive>
 8017476:	4621      	mov	r1, r4
 8017478:	4638      	mov	r0, r7
 801747a:	f002 fff5 	bl	801a468 <_fflush_r>
 801747e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017480:	b141      	cbz	r1, 8017494 <setvbuf+0x60>
 8017482:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017486:	4299      	cmp	r1, r3
 8017488:	d002      	beq.n	8017490 <setvbuf+0x5c>
 801748a:	4638      	mov	r0, r7
 801748c:	f001 f886 	bl	801859c <_free_r>
 8017490:	2300      	movs	r3, #0
 8017492:	6363      	str	r3, [r4, #52]	; 0x34
 8017494:	2300      	movs	r3, #0
 8017496:	61a3      	str	r3, [r4, #24]
 8017498:	6063      	str	r3, [r4, #4]
 801749a:	89a3      	ldrh	r3, [r4, #12]
 801749c:	0618      	lsls	r0, r3, #24
 801749e:	d503      	bpl.n	80174a8 <setvbuf+0x74>
 80174a0:	6921      	ldr	r1, [r4, #16]
 80174a2:	4638      	mov	r0, r7
 80174a4:	f001 f87a 	bl	801859c <_free_r>
 80174a8:	89a3      	ldrh	r3, [r4, #12]
 80174aa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80174ae:	f023 0303 	bic.w	r3, r3, #3
 80174b2:	f1b8 0f02 	cmp.w	r8, #2
 80174b6:	81a3      	strh	r3, [r4, #12]
 80174b8:	d05f      	beq.n	801757a <setvbuf+0x146>
 80174ba:	ab01      	add	r3, sp, #4
 80174bc:	466a      	mov	r2, sp
 80174be:	4621      	mov	r1, r4
 80174c0:	4638      	mov	r0, r7
 80174c2:	f002 fff9 	bl	801a4b8 <__swhatbuf_r>
 80174c6:	89a3      	ldrh	r3, [r4, #12]
 80174c8:	4318      	orrs	r0, r3
 80174ca:	81a0      	strh	r0, [r4, #12]
 80174cc:	bb2d      	cbnz	r5, 801751a <setvbuf+0xe6>
 80174ce:	9d00      	ldr	r5, [sp, #0]
 80174d0:	4628      	mov	r0, r5
 80174d2:	f001 f8af 	bl	8018634 <malloc>
 80174d6:	4606      	mov	r6, r0
 80174d8:	2800      	cmp	r0, #0
 80174da:	d150      	bne.n	801757e <setvbuf+0x14a>
 80174dc:	f8dd 9000 	ldr.w	r9, [sp]
 80174e0:	45a9      	cmp	r9, r5
 80174e2:	d13e      	bne.n	8017562 <setvbuf+0x12e>
 80174e4:	f04f 35ff 	mov.w	r5, #4294967295
 80174e8:	2200      	movs	r2, #0
 80174ea:	60a2      	str	r2, [r4, #8]
 80174ec:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80174f0:	6022      	str	r2, [r4, #0]
 80174f2:	6122      	str	r2, [r4, #16]
 80174f4:	2201      	movs	r2, #1
 80174f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80174fa:	6162      	str	r2, [r4, #20]
 80174fc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80174fe:	f043 0302 	orr.w	r3, r3, #2
 8017502:	07d1      	lsls	r1, r2, #31
 8017504:	81a3      	strh	r3, [r4, #12]
 8017506:	d404      	bmi.n	8017512 <setvbuf+0xde>
 8017508:	059b      	lsls	r3, r3, #22
 801750a:	d402      	bmi.n	8017512 <setvbuf+0xde>
 801750c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801750e:	f000 f9b5 	bl	801787c <__retarget_lock_release_recursive>
 8017512:	4628      	mov	r0, r5
 8017514:	b003      	add	sp, #12
 8017516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801751a:	2e00      	cmp	r6, #0
 801751c:	d0d8      	beq.n	80174d0 <setvbuf+0x9c>
 801751e:	6a3b      	ldr	r3, [r7, #32]
 8017520:	b913      	cbnz	r3, 8017528 <setvbuf+0xf4>
 8017522:	4638      	mov	r0, r7
 8017524:	f7ff fed2 	bl	80172cc <__sinit>
 8017528:	f1b8 0f01 	cmp.w	r8, #1
 801752c:	bf08      	it	eq
 801752e:	89a3      	ldrheq	r3, [r4, #12]
 8017530:	6026      	str	r6, [r4, #0]
 8017532:	bf04      	itt	eq
 8017534:	f043 0301 	orreq.w	r3, r3, #1
 8017538:	81a3      	strheq	r3, [r4, #12]
 801753a:	89a3      	ldrh	r3, [r4, #12]
 801753c:	f013 0208 	ands.w	r2, r3, #8
 8017540:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8017544:	d01d      	beq.n	8017582 <setvbuf+0x14e>
 8017546:	07da      	lsls	r2, r3, #31
 8017548:	bf41      	itttt	mi
 801754a:	2200      	movmi	r2, #0
 801754c:	426d      	negmi	r5, r5
 801754e:	60a2      	strmi	r2, [r4, #8]
 8017550:	61a5      	strmi	r5, [r4, #24]
 8017552:	bf58      	it	pl
 8017554:	60a5      	strpl	r5, [r4, #8]
 8017556:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8017558:	f015 0501 	ands.w	r5, r5, #1
 801755c:	d0d4      	beq.n	8017508 <setvbuf+0xd4>
 801755e:	2500      	movs	r5, #0
 8017560:	e7d7      	b.n	8017512 <setvbuf+0xde>
 8017562:	4648      	mov	r0, r9
 8017564:	f001 f866 	bl	8018634 <malloc>
 8017568:	4606      	mov	r6, r0
 801756a:	2800      	cmp	r0, #0
 801756c:	d0ba      	beq.n	80174e4 <setvbuf+0xb0>
 801756e:	89a3      	ldrh	r3, [r4, #12]
 8017570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017574:	81a3      	strh	r3, [r4, #12]
 8017576:	464d      	mov	r5, r9
 8017578:	e7d1      	b.n	801751e <setvbuf+0xea>
 801757a:	2500      	movs	r5, #0
 801757c:	e7b4      	b.n	80174e8 <setvbuf+0xb4>
 801757e:	46a9      	mov	r9, r5
 8017580:	e7f5      	b.n	801756e <setvbuf+0x13a>
 8017582:	60a2      	str	r2, [r4, #8]
 8017584:	e7e7      	b.n	8017556 <setvbuf+0x122>
 8017586:	f04f 35ff 	mov.w	r5, #4294967295
 801758a:	e7c2      	b.n	8017512 <setvbuf+0xde>
 801758c:	20000074 	.word	0x20000074

08017590 <siprintf>:
 8017590:	b40e      	push	{r1, r2, r3}
 8017592:	b500      	push	{lr}
 8017594:	b09c      	sub	sp, #112	; 0x70
 8017596:	ab1d      	add	r3, sp, #116	; 0x74
 8017598:	9002      	str	r0, [sp, #8]
 801759a:	9006      	str	r0, [sp, #24]
 801759c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80175a0:	4809      	ldr	r0, [pc, #36]	; (80175c8 <siprintf+0x38>)
 80175a2:	9107      	str	r1, [sp, #28]
 80175a4:	9104      	str	r1, [sp, #16]
 80175a6:	4909      	ldr	r1, [pc, #36]	; (80175cc <siprintf+0x3c>)
 80175a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80175ac:	9105      	str	r1, [sp, #20]
 80175ae:	6800      	ldr	r0, [r0, #0]
 80175b0:	9301      	str	r3, [sp, #4]
 80175b2:	a902      	add	r1, sp, #8
 80175b4:	f002 fc90 	bl	8019ed8 <_svfiprintf_r>
 80175b8:	9b02      	ldr	r3, [sp, #8]
 80175ba:	2200      	movs	r2, #0
 80175bc:	701a      	strb	r2, [r3, #0]
 80175be:	b01c      	add	sp, #112	; 0x70
 80175c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80175c4:	b003      	add	sp, #12
 80175c6:	4770      	bx	lr
 80175c8:	20000074 	.word	0x20000074
 80175cc:	ffff0208 	.word	0xffff0208

080175d0 <__sread>:
 80175d0:	b510      	push	{r4, lr}
 80175d2:	460c      	mov	r4, r1
 80175d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80175d8:	f000 f900 	bl	80177dc <_read_r>
 80175dc:	2800      	cmp	r0, #0
 80175de:	bfab      	itete	ge
 80175e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80175e2:	89a3      	ldrhlt	r3, [r4, #12]
 80175e4:	181b      	addge	r3, r3, r0
 80175e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80175ea:	bfac      	ite	ge
 80175ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80175ee:	81a3      	strhlt	r3, [r4, #12]
 80175f0:	bd10      	pop	{r4, pc}

080175f2 <__swrite>:
 80175f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80175f6:	461f      	mov	r7, r3
 80175f8:	898b      	ldrh	r3, [r1, #12]
 80175fa:	05db      	lsls	r3, r3, #23
 80175fc:	4605      	mov	r5, r0
 80175fe:	460c      	mov	r4, r1
 8017600:	4616      	mov	r6, r2
 8017602:	d505      	bpl.n	8017610 <__swrite+0x1e>
 8017604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017608:	2302      	movs	r3, #2
 801760a:	2200      	movs	r2, #0
 801760c:	f000 f8d4 	bl	80177b8 <_lseek_r>
 8017610:	89a3      	ldrh	r3, [r4, #12]
 8017612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017616:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801761a:	81a3      	strh	r3, [r4, #12]
 801761c:	4632      	mov	r2, r6
 801761e:	463b      	mov	r3, r7
 8017620:	4628      	mov	r0, r5
 8017622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017626:	f000 b8eb 	b.w	8017800 <_write_r>

0801762a <__sseek>:
 801762a:	b510      	push	{r4, lr}
 801762c:	460c      	mov	r4, r1
 801762e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017632:	f000 f8c1 	bl	80177b8 <_lseek_r>
 8017636:	1c43      	adds	r3, r0, #1
 8017638:	89a3      	ldrh	r3, [r4, #12]
 801763a:	bf15      	itete	ne
 801763c:	6560      	strne	r0, [r4, #84]	; 0x54
 801763e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017642:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017646:	81a3      	strheq	r3, [r4, #12]
 8017648:	bf18      	it	ne
 801764a:	81a3      	strhne	r3, [r4, #12]
 801764c:	bd10      	pop	{r4, pc}

0801764e <__sclose>:
 801764e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017652:	f000 b8a1 	b.w	8017798 <_close_r>

08017656 <__swbuf_r>:
 8017656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017658:	460e      	mov	r6, r1
 801765a:	4614      	mov	r4, r2
 801765c:	4605      	mov	r5, r0
 801765e:	b118      	cbz	r0, 8017668 <__swbuf_r+0x12>
 8017660:	6a03      	ldr	r3, [r0, #32]
 8017662:	b90b      	cbnz	r3, 8017668 <__swbuf_r+0x12>
 8017664:	f7ff fe32 	bl	80172cc <__sinit>
 8017668:	69a3      	ldr	r3, [r4, #24]
 801766a:	60a3      	str	r3, [r4, #8]
 801766c:	89a3      	ldrh	r3, [r4, #12]
 801766e:	071a      	lsls	r2, r3, #28
 8017670:	d525      	bpl.n	80176be <__swbuf_r+0x68>
 8017672:	6923      	ldr	r3, [r4, #16]
 8017674:	b31b      	cbz	r3, 80176be <__swbuf_r+0x68>
 8017676:	6823      	ldr	r3, [r4, #0]
 8017678:	6922      	ldr	r2, [r4, #16]
 801767a:	1a98      	subs	r0, r3, r2
 801767c:	6963      	ldr	r3, [r4, #20]
 801767e:	b2f6      	uxtb	r6, r6
 8017680:	4283      	cmp	r3, r0
 8017682:	4637      	mov	r7, r6
 8017684:	dc04      	bgt.n	8017690 <__swbuf_r+0x3a>
 8017686:	4621      	mov	r1, r4
 8017688:	4628      	mov	r0, r5
 801768a:	f002 feed 	bl	801a468 <_fflush_r>
 801768e:	b9e0      	cbnz	r0, 80176ca <__swbuf_r+0x74>
 8017690:	68a3      	ldr	r3, [r4, #8]
 8017692:	3b01      	subs	r3, #1
 8017694:	60a3      	str	r3, [r4, #8]
 8017696:	6823      	ldr	r3, [r4, #0]
 8017698:	1c5a      	adds	r2, r3, #1
 801769a:	6022      	str	r2, [r4, #0]
 801769c:	701e      	strb	r6, [r3, #0]
 801769e:	6962      	ldr	r2, [r4, #20]
 80176a0:	1c43      	adds	r3, r0, #1
 80176a2:	429a      	cmp	r2, r3
 80176a4:	d004      	beq.n	80176b0 <__swbuf_r+0x5a>
 80176a6:	89a3      	ldrh	r3, [r4, #12]
 80176a8:	07db      	lsls	r3, r3, #31
 80176aa:	d506      	bpl.n	80176ba <__swbuf_r+0x64>
 80176ac:	2e0a      	cmp	r6, #10
 80176ae:	d104      	bne.n	80176ba <__swbuf_r+0x64>
 80176b0:	4621      	mov	r1, r4
 80176b2:	4628      	mov	r0, r5
 80176b4:	f002 fed8 	bl	801a468 <_fflush_r>
 80176b8:	b938      	cbnz	r0, 80176ca <__swbuf_r+0x74>
 80176ba:	4638      	mov	r0, r7
 80176bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80176be:	4621      	mov	r1, r4
 80176c0:	4628      	mov	r0, r5
 80176c2:	f000 f805 	bl	80176d0 <__swsetup_r>
 80176c6:	2800      	cmp	r0, #0
 80176c8:	d0d5      	beq.n	8017676 <__swbuf_r+0x20>
 80176ca:	f04f 37ff 	mov.w	r7, #4294967295
 80176ce:	e7f4      	b.n	80176ba <__swbuf_r+0x64>

080176d0 <__swsetup_r>:
 80176d0:	b538      	push	{r3, r4, r5, lr}
 80176d2:	4b2a      	ldr	r3, [pc, #168]	; (801777c <__swsetup_r+0xac>)
 80176d4:	4605      	mov	r5, r0
 80176d6:	6818      	ldr	r0, [r3, #0]
 80176d8:	460c      	mov	r4, r1
 80176da:	b118      	cbz	r0, 80176e4 <__swsetup_r+0x14>
 80176dc:	6a03      	ldr	r3, [r0, #32]
 80176de:	b90b      	cbnz	r3, 80176e4 <__swsetup_r+0x14>
 80176e0:	f7ff fdf4 	bl	80172cc <__sinit>
 80176e4:	89a3      	ldrh	r3, [r4, #12]
 80176e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80176ea:	0718      	lsls	r0, r3, #28
 80176ec:	d422      	bmi.n	8017734 <__swsetup_r+0x64>
 80176ee:	06d9      	lsls	r1, r3, #27
 80176f0:	d407      	bmi.n	8017702 <__swsetup_r+0x32>
 80176f2:	2309      	movs	r3, #9
 80176f4:	602b      	str	r3, [r5, #0]
 80176f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80176fa:	81a3      	strh	r3, [r4, #12]
 80176fc:	f04f 30ff 	mov.w	r0, #4294967295
 8017700:	e034      	b.n	801776c <__swsetup_r+0x9c>
 8017702:	0758      	lsls	r0, r3, #29
 8017704:	d512      	bpl.n	801772c <__swsetup_r+0x5c>
 8017706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017708:	b141      	cbz	r1, 801771c <__swsetup_r+0x4c>
 801770a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801770e:	4299      	cmp	r1, r3
 8017710:	d002      	beq.n	8017718 <__swsetup_r+0x48>
 8017712:	4628      	mov	r0, r5
 8017714:	f000 ff42 	bl	801859c <_free_r>
 8017718:	2300      	movs	r3, #0
 801771a:	6363      	str	r3, [r4, #52]	; 0x34
 801771c:	89a3      	ldrh	r3, [r4, #12]
 801771e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017722:	81a3      	strh	r3, [r4, #12]
 8017724:	2300      	movs	r3, #0
 8017726:	6063      	str	r3, [r4, #4]
 8017728:	6923      	ldr	r3, [r4, #16]
 801772a:	6023      	str	r3, [r4, #0]
 801772c:	89a3      	ldrh	r3, [r4, #12]
 801772e:	f043 0308 	orr.w	r3, r3, #8
 8017732:	81a3      	strh	r3, [r4, #12]
 8017734:	6923      	ldr	r3, [r4, #16]
 8017736:	b94b      	cbnz	r3, 801774c <__swsetup_r+0x7c>
 8017738:	89a3      	ldrh	r3, [r4, #12]
 801773a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801773e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017742:	d003      	beq.n	801774c <__swsetup_r+0x7c>
 8017744:	4621      	mov	r1, r4
 8017746:	4628      	mov	r0, r5
 8017748:	f002 fedc 	bl	801a504 <__smakebuf_r>
 801774c:	89a0      	ldrh	r0, [r4, #12]
 801774e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017752:	f010 0301 	ands.w	r3, r0, #1
 8017756:	d00a      	beq.n	801776e <__swsetup_r+0x9e>
 8017758:	2300      	movs	r3, #0
 801775a:	60a3      	str	r3, [r4, #8]
 801775c:	6963      	ldr	r3, [r4, #20]
 801775e:	425b      	negs	r3, r3
 8017760:	61a3      	str	r3, [r4, #24]
 8017762:	6923      	ldr	r3, [r4, #16]
 8017764:	b943      	cbnz	r3, 8017778 <__swsetup_r+0xa8>
 8017766:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801776a:	d1c4      	bne.n	80176f6 <__swsetup_r+0x26>
 801776c:	bd38      	pop	{r3, r4, r5, pc}
 801776e:	0781      	lsls	r1, r0, #30
 8017770:	bf58      	it	pl
 8017772:	6963      	ldrpl	r3, [r4, #20]
 8017774:	60a3      	str	r3, [r4, #8]
 8017776:	e7f4      	b.n	8017762 <__swsetup_r+0x92>
 8017778:	2000      	movs	r0, #0
 801777a:	e7f7      	b.n	801776c <__swsetup_r+0x9c>
 801777c:	20000074 	.word	0x20000074

08017780 <memset>:
 8017780:	4402      	add	r2, r0
 8017782:	4603      	mov	r3, r0
 8017784:	4293      	cmp	r3, r2
 8017786:	d100      	bne.n	801778a <memset+0xa>
 8017788:	4770      	bx	lr
 801778a:	f803 1b01 	strb.w	r1, [r3], #1
 801778e:	e7f9      	b.n	8017784 <memset+0x4>

08017790 <_localeconv_r>:
 8017790:	4800      	ldr	r0, [pc, #0]	; (8017794 <_localeconv_r+0x4>)
 8017792:	4770      	bx	lr
 8017794:	20000168 	.word	0x20000168

08017798 <_close_r>:
 8017798:	b538      	push	{r3, r4, r5, lr}
 801779a:	4d06      	ldr	r5, [pc, #24]	; (80177b4 <_close_r+0x1c>)
 801779c:	2300      	movs	r3, #0
 801779e:	4604      	mov	r4, r0
 80177a0:	4608      	mov	r0, r1
 80177a2:	602b      	str	r3, [r5, #0]
 80177a4:	f7ec fdb9 	bl	800431a <_close>
 80177a8:	1c43      	adds	r3, r0, #1
 80177aa:	d102      	bne.n	80177b2 <_close_r+0x1a>
 80177ac:	682b      	ldr	r3, [r5, #0]
 80177ae:	b103      	cbz	r3, 80177b2 <_close_r+0x1a>
 80177b0:	6023      	str	r3, [r4, #0]
 80177b2:	bd38      	pop	{r3, r4, r5, pc}
 80177b4:	20000418 	.word	0x20000418

080177b8 <_lseek_r>:
 80177b8:	b538      	push	{r3, r4, r5, lr}
 80177ba:	4d07      	ldr	r5, [pc, #28]	; (80177d8 <_lseek_r+0x20>)
 80177bc:	4604      	mov	r4, r0
 80177be:	4608      	mov	r0, r1
 80177c0:	4611      	mov	r1, r2
 80177c2:	2200      	movs	r2, #0
 80177c4:	602a      	str	r2, [r5, #0]
 80177c6:	461a      	mov	r2, r3
 80177c8:	f7ec fdce 	bl	8004368 <_lseek>
 80177cc:	1c43      	adds	r3, r0, #1
 80177ce:	d102      	bne.n	80177d6 <_lseek_r+0x1e>
 80177d0:	682b      	ldr	r3, [r5, #0]
 80177d2:	b103      	cbz	r3, 80177d6 <_lseek_r+0x1e>
 80177d4:	6023      	str	r3, [r4, #0]
 80177d6:	bd38      	pop	{r3, r4, r5, pc}
 80177d8:	20000418 	.word	0x20000418

080177dc <_read_r>:
 80177dc:	b538      	push	{r3, r4, r5, lr}
 80177de:	4d07      	ldr	r5, [pc, #28]	; (80177fc <_read_r+0x20>)
 80177e0:	4604      	mov	r4, r0
 80177e2:	4608      	mov	r0, r1
 80177e4:	4611      	mov	r1, r2
 80177e6:	2200      	movs	r2, #0
 80177e8:	602a      	str	r2, [r5, #0]
 80177ea:	461a      	mov	r2, r3
 80177ec:	f7ec fd5c 	bl	80042a8 <_read>
 80177f0:	1c43      	adds	r3, r0, #1
 80177f2:	d102      	bne.n	80177fa <_read_r+0x1e>
 80177f4:	682b      	ldr	r3, [r5, #0]
 80177f6:	b103      	cbz	r3, 80177fa <_read_r+0x1e>
 80177f8:	6023      	str	r3, [r4, #0]
 80177fa:	bd38      	pop	{r3, r4, r5, pc}
 80177fc:	20000418 	.word	0x20000418

08017800 <_write_r>:
 8017800:	b538      	push	{r3, r4, r5, lr}
 8017802:	4d07      	ldr	r5, [pc, #28]	; (8017820 <_write_r+0x20>)
 8017804:	4604      	mov	r4, r0
 8017806:	4608      	mov	r0, r1
 8017808:	4611      	mov	r1, r2
 801780a:	2200      	movs	r2, #0
 801780c:	602a      	str	r2, [r5, #0]
 801780e:	461a      	mov	r2, r3
 8017810:	f7ec fd67 	bl	80042e2 <_write>
 8017814:	1c43      	adds	r3, r0, #1
 8017816:	d102      	bne.n	801781e <_write_r+0x1e>
 8017818:	682b      	ldr	r3, [r5, #0]
 801781a:	b103      	cbz	r3, 801781e <_write_r+0x1e>
 801781c:	6023      	str	r3, [r4, #0]
 801781e:	bd38      	pop	{r3, r4, r5, pc}
 8017820:	20000418 	.word	0x20000418

08017824 <__errno>:
 8017824:	4b01      	ldr	r3, [pc, #4]	; (801782c <__errno+0x8>)
 8017826:	6818      	ldr	r0, [r3, #0]
 8017828:	4770      	bx	lr
 801782a:	bf00      	nop
 801782c:	20000074 	.word	0x20000074

08017830 <__libc_init_array>:
 8017830:	b570      	push	{r4, r5, r6, lr}
 8017832:	4d0d      	ldr	r5, [pc, #52]	; (8017868 <__libc_init_array+0x38>)
 8017834:	4c0d      	ldr	r4, [pc, #52]	; (801786c <__libc_init_array+0x3c>)
 8017836:	1b64      	subs	r4, r4, r5
 8017838:	10a4      	asrs	r4, r4, #2
 801783a:	2600      	movs	r6, #0
 801783c:	42a6      	cmp	r6, r4
 801783e:	d109      	bne.n	8017854 <__libc_init_array+0x24>
 8017840:	4d0b      	ldr	r5, [pc, #44]	; (8017870 <__libc_init_array+0x40>)
 8017842:	4c0c      	ldr	r4, [pc, #48]	; (8017874 <__libc_init_array+0x44>)
 8017844:	f004 fd10 	bl	801c268 <_init>
 8017848:	1b64      	subs	r4, r4, r5
 801784a:	10a4      	asrs	r4, r4, #2
 801784c:	2600      	movs	r6, #0
 801784e:	42a6      	cmp	r6, r4
 8017850:	d105      	bne.n	801785e <__libc_init_array+0x2e>
 8017852:	bd70      	pop	{r4, r5, r6, pc}
 8017854:	f855 3b04 	ldr.w	r3, [r5], #4
 8017858:	4798      	blx	r3
 801785a:	3601      	adds	r6, #1
 801785c:	e7ee      	b.n	801783c <__libc_init_array+0xc>
 801785e:	f855 3b04 	ldr.w	r3, [r5], #4
 8017862:	4798      	blx	r3
 8017864:	3601      	adds	r6, #1
 8017866:	e7f2      	b.n	801784e <__libc_init_array+0x1e>
 8017868:	0801d0c0 	.word	0x0801d0c0
 801786c:	0801d0c0 	.word	0x0801d0c0
 8017870:	0801d0c0 	.word	0x0801d0c0
 8017874:	0801d0c4 	.word	0x0801d0c4

08017878 <__retarget_lock_init_recursive>:
 8017878:	4770      	bx	lr

0801787a <__retarget_lock_acquire_recursive>:
 801787a:	4770      	bx	lr

0801787c <__retarget_lock_release_recursive>:
 801787c:	4770      	bx	lr

0801787e <memcpy>:
 801787e:	440a      	add	r2, r1
 8017880:	4291      	cmp	r1, r2
 8017882:	f100 33ff 	add.w	r3, r0, #4294967295
 8017886:	d100      	bne.n	801788a <memcpy+0xc>
 8017888:	4770      	bx	lr
 801788a:	b510      	push	{r4, lr}
 801788c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017890:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017894:	4291      	cmp	r1, r2
 8017896:	d1f9      	bne.n	801788c <memcpy+0xe>
 8017898:	bd10      	pop	{r4, pc}
	...

0801789c <nanf>:
 801789c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80178a4 <nanf+0x8>
 80178a0:	4770      	bx	lr
 80178a2:	bf00      	nop
 80178a4:	7fc00000 	.word	0x7fc00000

080178a8 <quorem>:
 80178a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178ac:	6903      	ldr	r3, [r0, #16]
 80178ae:	690c      	ldr	r4, [r1, #16]
 80178b0:	42a3      	cmp	r3, r4
 80178b2:	4607      	mov	r7, r0
 80178b4:	db7e      	blt.n	80179b4 <quorem+0x10c>
 80178b6:	3c01      	subs	r4, #1
 80178b8:	f101 0814 	add.w	r8, r1, #20
 80178bc:	f100 0514 	add.w	r5, r0, #20
 80178c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80178c4:	9301      	str	r3, [sp, #4]
 80178c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80178ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80178ce:	3301      	adds	r3, #1
 80178d0:	429a      	cmp	r2, r3
 80178d2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80178d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80178da:	fbb2 f6f3 	udiv	r6, r2, r3
 80178de:	d331      	bcc.n	8017944 <quorem+0x9c>
 80178e0:	f04f 0e00 	mov.w	lr, #0
 80178e4:	4640      	mov	r0, r8
 80178e6:	46ac      	mov	ip, r5
 80178e8:	46f2      	mov	sl, lr
 80178ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80178ee:	b293      	uxth	r3, r2
 80178f0:	fb06 e303 	mla	r3, r6, r3, lr
 80178f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80178f8:	0c1a      	lsrs	r2, r3, #16
 80178fa:	b29b      	uxth	r3, r3
 80178fc:	ebaa 0303 	sub.w	r3, sl, r3
 8017900:	f8dc a000 	ldr.w	sl, [ip]
 8017904:	fa13 f38a 	uxtah	r3, r3, sl
 8017908:	fb06 220e 	mla	r2, r6, lr, r2
 801790c:	9300      	str	r3, [sp, #0]
 801790e:	9b00      	ldr	r3, [sp, #0]
 8017910:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017914:	b292      	uxth	r2, r2
 8017916:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801791a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801791e:	f8bd 3000 	ldrh.w	r3, [sp]
 8017922:	4581      	cmp	r9, r0
 8017924:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017928:	f84c 3b04 	str.w	r3, [ip], #4
 801792c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8017930:	d2db      	bcs.n	80178ea <quorem+0x42>
 8017932:	f855 300b 	ldr.w	r3, [r5, fp]
 8017936:	b92b      	cbnz	r3, 8017944 <quorem+0x9c>
 8017938:	9b01      	ldr	r3, [sp, #4]
 801793a:	3b04      	subs	r3, #4
 801793c:	429d      	cmp	r5, r3
 801793e:	461a      	mov	r2, r3
 8017940:	d32c      	bcc.n	801799c <quorem+0xf4>
 8017942:	613c      	str	r4, [r7, #16]
 8017944:	4638      	mov	r0, r7
 8017946:	f001 f9ef 	bl	8018d28 <__mcmp>
 801794a:	2800      	cmp	r0, #0
 801794c:	db22      	blt.n	8017994 <quorem+0xec>
 801794e:	3601      	adds	r6, #1
 8017950:	4629      	mov	r1, r5
 8017952:	2000      	movs	r0, #0
 8017954:	f858 2b04 	ldr.w	r2, [r8], #4
 8017958:	f8d1 c000 	ldr.w	ip, [r1]
 801795c:	b293      	uxth	r3, r2
 801795e:	1ac3      	subs	r3, r0, r3
 8017960:	0c12      	lsrs	r2, r2, #16
 8017962:	fa13 f38c 	uxtah	r3, r3, ip
 8017966:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801796a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801796e:	b29b      	uxth	r3, r3
 8017970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017974:	45c1      	cmp	r9, r8
 8017976:	f841 3b04 	str.w	r3, [r1], #4
 801797a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801797e:	d2e9      	bcs.n	8017954 <quorem+0xac>
 8017980:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017984:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017988:	b922      	cbnz	r2, 8017994 <quorem+0xec>
 801798a:	3b04      	subs	r3, #4
 801798c:	429d      	cmp	r5, r3
 801798e:	461a      	mov	r2, r3
 8017990:	d30a      	bcc.n	80179a8 <quorem+0x100>
 8017992:	613c      	str	r4, [r7, #16]
 8017994:	4630      	mov	r0, r6
 8017996:	b003      	add	sp, #12
 8017998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801799c:	6812      	ldr	r2, [r2, #0]
 801799e:	3b04      	subs	r3, #4
 80179a0:	2a00      	cmp	r2, #0
 80179a2:	d1ce      	bne.n	8017942 <quorem+0x9a>
 80179a4:	3c01      	subs	r4, #1
 80179a6:	e7c9      	b.n	801793c <quorem+0x94>
 80179a8:	6812      	ldr	r2, [r2, #0]
 80179aa:	3b04      	subs	r3, #4
 80179ac:	2a00      	cmp	r2, #0
 80179ae:	d1f0      	bne.n	8017992 <quorem+0xea>
 80179b0:	3c01      	subs	r4, #1
 80179b2:	e7eb      	b.n	801798c <quorem+0xe4>
 80179b4:	2000      	movs	r0, #0
 80179b6:	e7ee      	b.n	8017996 <quorem+0xee>

080179b8 <_dtoa_r>:
 80179b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179bc:	ed2d 8b04 	vpush	{d8-d9}
 80179c0:	69c5      	ldr	r5, [r0, #28]
 80179c2:	b093      	sub	sp, #76	; 0x4c
 80179c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80179c8:	ec57 6b10 	vmov	r6, r7, d0
 80179cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80179d0:	9107      	str	r1, [sp, #28]
 80179d2:	4604      	mov	r4, r0
 80179d4:	920a      	str	r2, [sp, #40]	; 0x28
 80179d6:	930d      	str	r3, [sp, #52]	; 0x34
 80179d8:	b975      	cbnz	r5, 80179f8 <_dtoa_r+0x40>
 80179da:	2010      	movs	r0, #16
 80179dc:	f000 fe2a 	bl	8018634 <malloc>
 80179e0:	4602      	mov	r2, r0
 80179e2:	61e0      	str	r0, [r4, #28]
 80179e4:	b920      	cbnz	r0, 80179f0 <_dtoa_r+0x38>
 80179e6:	4bae      	ldr	r3, [pc, #696]	; (8017ca0 <_dtoa_r+0x2e8>)
 80179e8:	21ef      	movs	r1, #239	; 0xef
 80179ea:	48ae      	ldr	r0, [pc, #696]	; (8017ca4 <_dtoa_r+0x2ec>)
 80179ec:	f002 fe60 	bl	801a6b0 <__assert_func>
 80179f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80179f4:	6005      	str	r5, [r0, #0]
 80179f6:	60c5      	str	r5, [r0, #12]
 80179f8:	69e3      	ldr	r3, [r4, #28]
 80179fa:	6819      	ldr	r1, [r3, #0]
 80179fc:	b151      	cbz	r1, 8017a14 <_dtoa_r+0x5c>
 80179fe:	685a      	ldr	r2, [r3, #4]
 8017a00:	604a      	str	r2, [r1, #4]
 8017a02:	2301      	movs	r3, #1
 8017a04:	4093      	lsls	r3, r2
 8017a06:	608b      	str	r3, [r1, #8]
 8017a08:	4620      	mov	r0, r4
 8017a0a:	f000 ff07 	bl	801881c <_Bfree>
 8017a0e:	69e3      	ldr	r3, [r4, #28]
 8017a10:	2200      	movs	r2, #0
 8017a12:	601a      	str	r2, [r3, #0]
 8017a14:	1e3b      	subs	r3, r7, #0
 8017a16:	bfbb      	ittet	lt
 8017a18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017a1c:	9303      	strlt	r3, [sp, #12]
 8017a1e:	2300      	movge	r3, #0
 8017a20:	2201      	movlt	r2, #1
 8017a22:	bfac      	ite	ge
 8017a24:	f8c8 3000 	strge.w	r3, [r8]
 8017a28:	f8c8 2000 	strlt.w	r2, [r8]
 8017a2c:	4b9e      	ldr	r3, [pc, #632]	; (8017ca8 <_dtoa_r+0x2f0>)
 8017a2e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8017a32:	ea33 0308 	bics.w	r3, r3, r8
 8017a36:	d11b      	bne.n	8017a70 <_dtoa_r+0xb8>
 8017a38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017a3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8017a3e:	6013      	str	r3, [r2, #0]
 8017a40:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8017a44:	4333      	orrs	r3, r6
 8017a46:	f000 8593 	beq.w	8018570 <_dtoa_r+0xbb8>
 8017a4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017a4c:	b963      	cbnz	r3, 8017a68 <_dtoa_r+0xb0>
 8017a4e:	4b97      	ldr	r3, [pc, #604]	; (8017cac <_dtoa_r+0x2f4>)
 8017a50:	e027      	b.n	8017aa2 <_dtoa_r+0xea>
 8017a52:	4b97      	ldr	r3, [pc, #604]	; (8017cb0 <_dtoa_r+0x2f8>)
 8017a54:	9300      	str	r3, [sp, #0]
 8017a56:	3308      	adds	r3, #8
 8017a58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017a5a:	6013      	str	r3, [r2, #0]
 8017a5c:	9800      	ldr	r0, [sp, #0]
 8017a5e:	b013      	add	sp, #76	; 0x4c
 8017a60:	ecbd 8b04 	vpop	{d8-d9}
 8017a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a68:	4b90      	ldr	r3, [pc, #576]	; (8017cac <_dtoa_r+0x2f4>)
 8017a6a:	9300      	str	r3, [sp, #0]
 8017a6c:	3303      	adds	r3, #3
 8017a6e:	e7f3      	b.n	8017a58 <_dtoa_r+0xa0>
 8017a70:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017a74:	2200      	movs	r2, #0
 8017a76:	ec51 0b17 	vmov	r0, r1, d7
 8017a7a:	eeb0 8a47 	vmov.f32	s16, s14
 8017a7e:	eef0 8a67 	vmov.f32	s17, s15
 8017a82:	2300      	movs	r3, #0
 8017a84:	f7e9 f848 	bl	8000b18 <__aeabi_dcmpeq>
 8017a88:	4681      	mov	r9, r0
 8017a8a:	b160      	cbz	r0, 8017aa6 <_dtoa_r+0xee>
 8017a8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017a8e:	2301      	movs	r3, #1
 8017a90:	6013      	str	r3, [r2, #0]
 8017a92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017a94:	2b00      	cmp	r3, #0
 8017a96:	f000 8568 	beq.w	801856a <_dtoa_r+0xbb2>
 8017a9a:	4b86      	ldr	r3, [pc, #536]	; (8017cb4 <_dtoa_r+0x2fc>)
 8017a9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017a9e:	6013      	str	r3, [r2, #0]
 8017aa0:	3b01      	subs	r3, #1
 8017aa2:	9300      	str	r3, [sp, #0]
 8017aa4:	e7da      	b.n	8017a5c <_dtoa_r+0xa4>
 8017aa6:	aa10      	add	r2, sp, #64	; 0x40
 8017aa8:	a911      	add	r1, sp, #68	; 0x44
 8017aaa:	4620      	mov	r0, r4
 8017aac:	eeb0 0a48 	vmov.f32	s0, s16
 8017ab0:	eef0 0a68 	vmov.f32	s1, s17
 8017ab4:	f001 fa4e 	bl	8018f54 <__d2b>
 8017ab8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8017abc:	4682      	mov	sl, r0
 8017abe:	2d00      	cmp	r5, #0
 8017ac0:	d07f      	beq.n	8017bc2 <_dtoa_r+0x20a>
 8017ac2:	ee18 3a90 	vmov	r3, s17
 8017ac6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017aca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8017ace:	ec51 0b18 	vmov	r0, r1, d8
 8017ad2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8017ad6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017ada:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8017ade:	4619      	mov	r1, r3
 8017ae0:	2200      	movs	r2, #0
 8017ae2:	4b75      	ldr	r3, [pc, #468]	; (8017cb8 <_dtoa_r+0x300>)
 8017ae4:	f7e8 fbf8 	bl	80002d8 <__aeabi_dsub>
 8017ae8:	a367      	add	r3, pc, #412	; (adr r3, 8017c88 <_dtoa_r+0x2d0>)
 8017aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017aee:	f7e8 fdab 	bl	8000648 <__aeabi_dmul>
 8017af2:	a367      	add	r3, pc, #412	; (adr r3, 8017c90 <_dtoa_r+0x2d8>)
 8017af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017af8:	f7e8 fbf0 	bl	80002dc <__adddf3>
 8017afc:	4606      	mov	r6, r0
 8017afe:	4628      	mov	r0, r5
 8017b00:	460f      	mov	r7, r1
 8017b02:	f7e8 fd37 	bl	8000574 <__aeabi_i2d>
 8017b06:	a364      	add	r3, pc, #400	; (adr r3, 8017c98 <_dtoa_r+0x2e0>)
 8017b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b0c:	f7e8 fd9c 	bl	8000648 <__aeabi_dmul>
 8017b10:	4602      	mov	r2, r0
 8017b12:	460b      	mov	r3, r1
 8017b14:	4630      	mov	r0, r6
 8017b16:	4639      	mov	r1, r7
 8017b18:	f7e8 fbe0 	bl	80002dc <__adddf3>
 8017b1c:	4606      	mov	r6, r0
 8017b1e:	460f      	mov	r7, r1
 8017b20:	f7e9 f842 	bl	8000ba8 <__aeabi_d2iz>
 8017b24:	2200      	movs	r2, #0
 8017b26:	4683      	mov	fp, r0
 8017b28:	2300      	movs	r3, #0
 8017b2a:	4630      	mov	r0, r6
 8017b2c:	4639      	mov	r1, r7
 8017b2e:	f7e8 fffd 	bl	8000b2c <__aeabi_dcmplt>
 8017b32:	b148      	cbz	r0, 8017b48 <_dtoa_r+0x190>
 8017b34:	4658      	mov	r0, fp
 8017b36:	f7e8 fd1d 	bl	8000574 <__aeabi_i2d>
 8017b3a:	4632      	mov	r2, r6
 8017b3c:	463b      	mov	r3, r7
 8017b3e:	f7e8 ffeb 	bl	8000b18 <__aeabi_dcmpeq>
 8017b42:	b908      	cbnz	r0, 8017b48 <_dtoa_r+0x190>
 8017b44:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017b48:	f1bb 0f16 	cmp.w	fp, #22
 8017b4c:	d857      	bhi.n	8017bfe <_dtoa_r+0x246>
 8017b4e:	4b5b      	ldr	r3, [pc, #364]	; (8017cbc <_dtoa_r+0x304>)
 8017b50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8017b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b58:	ec51 0b18 	vmov	r0, r1, d8
 8017b5c:	f7e8 ffe6 	bl	8000b2c <__aeabi_dcmplt>
 8017b60:	2800      	cmp	r0, #0
 8017b62:	d04e      	beq.n	8017c02 <_dtoa_r+0x24a>
 8017b64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017b68:	2300      	movs	r3, #0
 8017b6a:	930c      	str	r3, [sp, #48]	; 0x30
 8017b6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017b6e:	1b5b      	subs	r3, r3, r5
 8017b70:	1e5a      	subs	r2, r3, #1
 8017b72:	bf45      	ittet	mi
 8017b74:	f1c3 0301 	rsbmi	r3, r3, #1
 8017b78:	9305      	strmi	r3, [sp, #20]
 8017b7a:	2300      	movpl	r3, #0
 8017b7c:	2300      	movmi	r3, #0
 8017b7e:	9206      	str	r2, [sp, #24]
 8017b80:	bf54      	ite	pl
 8017b82:	9305      	strpl	r3, [sp, #20]
 8017b84:	9306      	strmi	r3, [sp, #24]
 8017b86:	f1bb 0f00 	cmp.w	fp, #0
 8017b8a:	db3c      	blt.n	8017c06 <_dtoa_r+0x24e>
 8017b8c:	9b06      	ldr	r3, [sp, #24]
 8017b8e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8017b92:	445b      	add	r3, fp
 8017b94:	9306      	str	r3, [sp, #24]
 8017b96:	2300      	movs	r3, #0
 8017b98:	9308      	str	r3, [sp, #32]
 8017b9a:	9b07      	ldr	r3, [sp, #28]
 8017b9c:	2b09      	cmp	r3, #9
 8017b9e:	d868      	bhi.n	8017c72 <_dtoa_r+0x2ba>
 8017ba0:	2b05      	cmp	r3, #5
 8017ba2:	bfc4      	itt	gt
 8017ba4:	3b04      	subgt	r3, #4
 8017ba6:	9307      	strgt	r3, [sp, #28]
 8017ba8:	9b07      	ldr	r3, [sp, #28]
 8017baa:	f1a3 0302 	sub.w	r3, r3, #2
 8017bae:	bfcc      	ite	gt
 8017bb0:	2500      	movgt	r5, #0
 8017bb2:	2501      	movle	r5, #1
 8017bb4:	2b03      	cmp	r3, #3
 8017bb6:	f200 8085 	bhi.w	8017cc4 <_dtoa_r+0x30c>
 8017bba:	e8df f003 	tbb	[pc, r3]
 8017bbe:	3b2e      	.short	0x3b2e
 8017bc0:	5839      	.short	0x5839
 8017bc2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8017bc6:	441d      	add	r5, r3
 8017bc8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8017bcc:	2b20      	cmp	r3, #32
 8017bce:	bfc1      	itttt	gt
 8017bd0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8017bd4:	fa08 f803 	lslgt.w	r8, r8, r3
 8017bd8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8017bdc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8017be0:	bfd6      	itet	le
 8017be2:	f1c3 0320 	rsble	r3, r3, #32
 8017be6:	ea48 0003 	orrgt.w	r0, r8, r3
 8017bea:	fa06 f003 	lslle.w	r0, r6, r3
 8017bee:	f7e8 fcb1 	bl	8000554 <__aeabi_ui2d>
 8017bf2:	2201      	movs	r2, #1
 8017bf4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8017bf8:	3d01      	subs	r5, #1
 8017bfa:	920e      	str	r2, [sp, #56]	; 0x38
 8017bfc:	e76f      	b.n	8017ade <_dtoa_r+0x126>
 8017bfe:	2301      	movs	r3, #1
 8017c00:	e7b3      	b.n	8017b6a <_dtoa_r+0x1b2>
 8017c02:	900c      	str	r0, [sp, #48]	; 0x30
 8017c04:	e7b2      	b.n	8017b6c <_dtoa_r+0x1b4>
 8017c06:	9b05      	ldr	r3, [sp, #20]
 8017c08:	eba3 030b 	sub.w	r3, r3, fp
 8017c0c:	9305      	str	r3, [sp, #20]
 8017c0e:	f1cb 0300 	rsb	r3, fp, #0
 8017c12:	9308      	str	r3, [sp, #32]
 8017c14:	2300      	movs	r3, #0
 8017c16:	930b      	str	r3, [sp, #44]	; 0x2c
 8017c18:	e7bf      	b.n	8017b9a <_dtoa_r+0x1e2>
 8017c1a:	2300      	movs	r3, #0
 8017c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8017c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	dc52      	bgt.n	8017cca <_dtoa_r+0x312>
 8017c24:	2301      	movs	r3, #1
 8017c26:	9301      	str	r3, [sp, #4]
 8017c28:	9304      	str	r3, [sp, #16]
 8017c2a:	461a      	mov	r2, r3
 8017c2c:	920a      	str	r2, [sp, #40]	; 0x28
 8017c2e:	e00b      	b.n	8017c48 <_dtoa_r+0x290>
 8017c30:	2301      	movs	r3, #1
 8017c32:	e7f3      	b.n	8017c1c <_dtoa_r+0x264>
 8017c34:	2300      	movs	r3, #0
 8017c36:	9309      	str	r3, [sp, #36]	; 0x24
 8017c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c3a:	445b      	add	r3, fp
 8017c3c:	9301      	str	r3, [sp, #4]
 8017c3e:	3301      	adds	r3, #1
 8017c40:	2b01      	cmp	r3, #1
 8017c42:	9304      	str	r3, [sp, #16]
 8017c44:	bfb8      	it	lt
 8017c46:	2301      	movlt	r3, #1
 8017c48:	69e0      	ldr	r0, [r4, #28]
 8017c4a:	2100      	movs	r1, #0
 8017c4c:	2204      	movs	r2, #4
 8017c4e:	f102 0614 	add.w	r6, r2, #20
 8017c52:	429e      	cmp	r6, r3
 8017c54:	d93d      	bls.n	8017cd2 <_dtoa_r+0x31a>
 8017c56:	6041      	str	r1, [r0, #4]
 8017c58:	4620      	mov	r0, r4
 8017c5a:	f000 fd9f 	bl	801879c <_Balloc>
 8017c5e:	9000      	str	r0, [sp, #0]
 8017c60:	2800      	cmp	r0, #0
 8017c62:	d139      	bne.n	8017cd8 <_dtoa_r+0x320>
 8017c64:	4b16      	ldr	r3, [pc, #88]	; (8017cc0 <_dtoa_r+0x308>)
 8017c66:	4602      	mov	r2, r0
 8017c68:	f240 11af 	movw	r1, #431	; 0x1af
 8017c6c:	e6bd      	b.n	80179ea <_dtoa_r+0x32>
 8017c6e:	2301      	movs	r3, #1
 8017c70:	e7e1      	b.n	8017c36 <_dtoa_r+0x27e>
 8017c72:	2501      	movs	r5, #1
 8017c74:	2300      	movs	r3, #0
 8017c76:	9307      	str	r3, [sp, #28]
 8017c78:	9509      	str	r5, [sp, #36]	; 0x24
 8017c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8017c7e:	9301      	str	r3, [sp, #4]
 8017c80:	9304      	str	r3, [sp, #16]
 8017c82:	2200      	movs	r2, #0
 8017c84:	2312      	movs	r3, #18
 8017c86:	e7d1      	b.n	8017c2c <_dtoa_r+0x274>
 8017c88:	636f4361 	.word	0x636f4361
 8017c8c:	3fd287a7 	.word	0x3fd287a7
 8017c90:	8b60c8b3 	.word	0x8b60c8b3
 8017c94:	3fc68a28 	.word	0x3fc68a28
 8017c98:	509f79fb 	.word	0x509f79fb
 8017c9c:	3fd34413 	.word	0x3fd34413
 8017ca0:	0801cb02 	.word	0x0801cb02
 8017ca4:	0801cb19 	.word	0x0801cb19
 8017ca8:	7ff00000 	.word	0x7ff00000
 8017cac:	0801cafe 	.word	0x0801cafe
 8017cb0:	0801caf5 	.word	0x0801caf5
 8017cb4:	0801cacd 	.word	0x0801cacd
 8017cb8:	3ff80000 	.word	0x3ff80000
 8017cbc:	0801cc08 	.word	0x0801cc08
 8017cc0:	0801cb71 	.word	0x0801cb71
 8017cc4:	2301      	movs	r3, #1
 8017cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8017cc8:	e7d7      	b.n	8017c7a <_dtoa_r+0x2c2>
 8017cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ccc:	9301      	str	r3, [sp, #4]
 8017cce:	9304      	str	r3, [sp, #16]
 8017cd0:	e7ba      	b.n	8017c48 <_dtoa_r+0x290>
 8017cd2:	3101      	adds	r1, #1
 8017cd4:	0052      	lsls	r2, r2, #1
 8017cd6:	e7ba      	b.n	8017c4e <_dtoa_r+0x296>
 8017cd8:	69e3      	ldr	r3, [r4, #28]
 8017cda:	9a00      	ldr	r2, [sp, #0]
 8017cdc:	601a      	str	r2, [r3, #0]
 8017cde:	9b04      	ldr	r3, [sp, #16]
 8017ce0:	2b0e      	cmp	r3, #14
 8017ce2:	f200 80a8 	bhi.w	8017e36 <_dtoa_r+0x47e>
 8017ce6:	2d00      	cmp	r5, #0
 8017ce8:	f000 80a5 	beq.w	8017e36 <_dtoa_r+0x47e>
 8017cec:	f1bb 0f00 	cmp.w	fp, #0
 8017cf0:	dd38      	ble.n	8017d64 <_dtoa_r+0x3ac>
 8017cf2:	4bc0      	ldr	r3, [pc, #768]	; (8017ff4 <_dtoa_r+0x63c>)
 8017cf4:	f00b 020f 	and.w	r2, fp, #15
 8017cf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017cfc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8017d00:	e9d3 6700 	ldrd	r6, r7, [r3]
 8017d04:	ea4f 182b 	mov.w	r8, fp, asr #4
 8017d08:	d019      	beq.n	8017d3e <_dtoa_r+0x386>
 8017d0a:	4bbb      	ldr	r3, [pc, #748]	; (8017ff8 <_dtoa_r+0x640>)
 8017d0c:	ec51 0b18 	vmov	r0, r1, d8
 8017d10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017d14:	f7e8 fdc2 	bl	800089c <__aeabi_ddiv>
 8017d18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017d1c:	f008 080f 	and.w	r8, r8, #15
 8017d20:	2503      	movs	r5, #3
 8017d22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8017ff8 <_dtoa_r+0x640>
 8017d26:	f1b8 0f00 	cmp.w	r8, #0
 8017d2a:	d10a      	bne.n	8017d42 <_dtoa_r+0x38a>
 8017d2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017d30:	4632      	mov	r2, r6
 8017d32:	463b      	mov	r3, r7
 8017d34:	f7e8 fdb2 	bl	800089c <__aeabi_ddiv>
 8017d38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017d3c:	e02b      	b.n	8017d96 <_dtoa_r+0x3de>
 8017d3e:	2502      	movs	r5, #2
 8017d40:	e7ef      	b.n	8017d22 <_dtoa_r+0x36a>
 8017d42:	f018 0f01 	tst.w	r8, #1
 8017d46:	d008      	beq.n	8017d5a <_dtoa_r+0x3a2>
 8017d48:	4630      	mov	r0, r6
 8017d4a:	4639      	mov	r1, r7
 8017d4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8017d50:	f7e8 fc7a 	bl	8000648 <__aeabi_dmul>
 8017d54:	3501      	adds	r5, #1
 8017d56:	4606      	mov	r6, r0
 8017d58:	460f      	mov	r7, r1
 8017d5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017d5e:	f109 0908 	add.w	r9, r9, #8
 8017d62:	e7e0      	b.n	8017d26 <_dtoa_r+0x36e>
 8017d64:	f000 809f 	beq.w	8017ea6 <_dtoa_r+0x4ee>
 8017d68:	f1cb 0600 	rsb	r6, fp, #0
 8017d6c:	4ba1      	ldr	r3, [pc, #644]	; (8017ff4 <_dtoa_r+0x63c>)
 8017d6e:	4fa2      	ldr	r7, [pc, #648]	; (8017ff8 <_dtoa_r+0x640>)
 8017d70:	f006 020f 	and.w	r2, r6, #15
 8017d74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d7c:	ec51 0b18 	vmov	r0, r1, d8
 8017d80:	f7e8 fc62 	bl	8000648 <__aeabi_dmul>
 8017d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017d88:	1136      	asrs	r6, r6, #4
 8017d8a:	2300      	movs	r3, #0
 8017d8c:	2502      	movs	r5, #2
 8017d8e:	2e00      	cmp	r6, #0
 8017d90:	d17e      	bne.n	8017e90 <_dtoa_r+0x4d8>
 8017d92:	2b00      	cmp	r3, #0
 8017d94:	d1d0      	bne.n	8017d38 <_dtoa_r+0x380>
 8017d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017d98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	f000 8084 	beq.w	8017eaa <_dtoa_r+0x4f2>
 8017da2:	4b96      	ldr	r3, [pc, #600]	; (8017ffc <_dtoa_r+0x644>)
 8017da4:	2200      	movs	r2, #0
 8017da6:	4640      	mov	r0, r8
 8017da8:	4649      	mov	r1, r9
 8017daa:	f7e8 febf 	bl	8000b2c <__aeabi_dcmplt>
 8017dae:	2800      	cmp	r0, #0
 8017db0:	d07b      	beq.n	8017eaa <_dtoa_r+0x4f2>
 8017db2:	9b04      	ldr	r3, [sp, #16]
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d078      	beq.n	8017eaa <_dtoa_r+0x4f2>
 8017db8:	9b01      	ldr	r3, [sp, #4]
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	dd39      	ble.n	8017e32 <_dtoa_r+0x47a>
 8017dbe:	4b90      	ldr	r3, [pc, #576]	; (8018000 <_dtoa_r+0x648>)
 8017dc0:	2200      	movs	r2, #0
 8017dc2:	4640      	mov	r0, r8
 8017dc4:	4649      	mov	r1, r9
 8017dc6:	f7e8 fc3f 	bl	8000648 <__aeabi_dmul>
 8017dca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017dce:	9e01      	ldr	r6, [sp, #4]
 8017dd0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8017dd4:	3501      	adds	r5, #1
 8017dd6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8017dda:	4628      	mov	r0, r5
 8017ddc:	f7e8 fbca 	bl	8000574 <__aeabi_i2d>
 8017de0:	4642      	mov	r2, r8
 8017de2:	464b      	mov	r3, r9
 8017de4:	f7e8 fc30 	bl	8000648 <__aeabi_dmul>
 8017de8:	4b86      	ldr	r3, [pc, #536]	; (8018004 <_dtoa_r+0x64c>)
 8017dea:	2200      	movs	r2, #0
 8017dec:	f7e8 fa76 	bl	80002dc <__adddf3>
 8017df0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8017df4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017df8:	9303      	str	r3, [sp, #12]
 8017dfa:	2e00      	cmp	r6, #0
 8017dfc:	d158      	bne.n	8017eb0 <_dtoa_r+0x4f8>
 8017dfe:	4b82      	ldr	r3, [pc, #520]	; (8018008 <_dtoa_r+0x650>)
 8017e00:	2200      	movs	r2, #0
 8017e02:	4640      	mov	r0, r8
 8017e04:	4649      	mov	r1, r9
 8017e06:	f7e8 fa67 	bl	80002d8 <__aeabi_dsub>
 8017e0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017e0e:	4680      	mov	r8, r0
 8017e10:	4689      	mov	r9, r1
 8017e12:	f7e8 fea9 	bl	8000b68 <__aeabi_dcmpgt>
 8017e16:	2800      	cmp	r0, #0
 8017e18:	f040 8296 	bne.w	8018348 <_dtoa_r+0x990>
 8017e1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8017e20:	4640      	mov	r0, r8
 8017e22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017e26:	4649      	mov	r1, r9
 8017e28:	f7e8 fe80 	bl	8000b2c <__aeabi_dcmplt>
 8017e2c:	2800      	cmp	r0, #0
 8017e2e:	f040 8289 	bne.w	8018344 <_dtoa_r+0x98c>
 8017e32:	ed8d 8b02 	vstr	d8, [sp, #8]
 8017e36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	f2c0 814e 	blt.w	80180da <_dtoa_r+0x722>
 8017e3e:	f1bb 0f0e 	cmp.w	fp, #14
 8017e42:	f300 814a 	bgt.w	80180da <_dtoa_r+0x722>
 8017e46:	4b6b      	ldr	r3, [pc, #428]	; (8017ff4 <_dtoa_r+0x63c>)
 8017e48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8017e4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	f280 80dc 	bge.w	8018010 <_dtoa_r+0x658>
 8017e58:	9b04      	ldr	r3, [sp, #16]
 8017e5a:	2b00      	cmp	r3, #0
 8017e5c:	f300 80d8 	bgt.w	8018010 <_dtoa_r+0x658>
 8017e60:	f040 826f 	bne.w	8018342 <_dtoa_r+0x98a>
 8017e64:	4b68      	ldr	r3, [pc, #416]	; (8018008 <_dtoa_r+0x650>)
 8017e66:	2200      	movs	r2, #0
 8017e68:	4640      	mov	r0, r8
 8017e6a:	4649      	mov	r1, r9
 8017e6c:	f7e8 fbec 	bl	8000648 <__aeabi_dmul>
 8017e70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017e74:	f7e8 fe6e 	bl	8000b54 <__aeabi_dcmpge>
 8017e78:	9e04      	ldr	r6, [sp, #16]
 8017e7a:	4637      	mov	r7, r6
 8017e7c:	2800      	cmp	r0, #0
 8017e7e:	f040 8245 	bne.w	801830c <_dtoa_r+0x954>
 8017e82:	9d00      	ldr	r5, [sp, #0]
 8017e84:	2331      	movs	r3, #49	; 0x31
 8017e86:	f805 3b01 	strb.w	r3, [r5], #1
 8017e8a:	f10b 0b01 	add.w	fp, fp, #1
 8017e8e:	e241      	b.n	8018314 <_dtoa_r+0x95c>
 8017e90:	07f2      	lsls	r2, r6, #31
 8017e92:	d505      	bpl.n	8017ea0 <_dtoa_r+0x4e8>
 8017e94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017e98:	f7e8 fbd6 	bl	8000648 <__aeabi_dmul>
 8017e9c:	3501      	adds	r5, #1
 8017e9e:	2301      	movs	r3, #1
 8017ea0:	1076      	asrs	r6, r6, #1
 8017ea2:	3708      	adds	r7, #8
 8017ea4:	e773      	b.n	8017d8e <_dtoa_r+0x3d6>
 8017ea6:	2502      	movs	r5, #2
 8017ea8:	e775      	b.n	8017d96 <_dtoa_r+0x3de>
 8017eaa:	9e04      	ldr	r6, [sp, #16]
 8017eac:	465f      	mov	r7, fp
 8017eae:	e792      	b.n	8017dd6 <_dtoa_r+0x41e>
 8017eb0:	9900      	ldr	r1, [sp, #0]
 8017eb2:	4b50      	ldr	r3, [pc, #320]	; (8017ff4 <_dtoa_r+0x63c>)
 8017eb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017eb8:	4431      	add	r1, r6
 8017eba:	9102      	str	r1, [sp, #8]
 8017ebc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017ebe:	eeb0 9a47 	vmov.f32	s18, s14
 8017ec2:	eef0 9a67 	vmov.f32	s19, s15
 8017ec6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8017eca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017ece:	2900      	cmp	r1, #0
 8017ed0:	d044      	beq.n	8017f5c <_dtoa_r+0x5a4>
 8017ed2:	494e      	ldr	r1, [pc, #312]	; (801800c <_dtoa_r+0x654>)
 8017ed4:	2000      	movs	r0, #0
 8017ed6:	f7e8 fce1 	bl	800089c <__aeabi_ddiv>
 8017eda:	ec53 2b19 	vmov	r2, r3, d9
 8017ede:	f7e8 f9fb 	bl	80002d8 <__aeabi_dsub>
 8017ee2:	9d00      	ldr	r5, [sp, #0]
 8017ee4:	ec41 0b19 	vmov	d9, r0, r1
 8017ee8:	4649      	mov	r1, r9
 8017eea:	4640      	mov	r0, r8
 8017eec:	f7e8 fe5c 	bl	8000ba8 <__aeabi_d2iz>
 8017ef0:	4606      	mov	r6, r0
 8017ef2:	f7e8 fb3f 	bl	8000574 <__aeabi_i2d>
 8017ef6:	4602      	mov	r2, r0
 8017ef8:	460b      	mov	r3, r1
 8017efa:	4640      	mov	r0, r8
 8017efc:	4649      	mov	r1, r9
 8017efe:	f7e8 f9eb 	bl	80002d8 <__aeabi_dsub>
 8017f02:	3630      	adds	r6, #48	; 0x30
 8017f04:	f805 6b01 	strb.w	r6, [r5], #1
 8017f08:	ec53 2b19 	vmov	r2, r3, d9
 8017f0c:	4680      	mov	r8, r0
 8017f0e:	4689      	mov	r9, r1
 8017f10:	f7e8 fe0c 	bl	8000b2c <__aeabi_dcmplt>
 8017f14:	2800      	cmp	r0, #0
 8017f16:	d164      	bne.n	8017fe2 <_dtoa_r+0x62a>
 8017f18:	4642      	mov	r2, r8
 8017f1a:	464b      	mov	r3, r9
 8017f1c:	4937      	ldr	r1, [pc, #220]	; (8017ffc <_dtoa_r+0x644>)
 8017f1e:	2000      	movs	r0, #0
 8017f20:	f7e8 f9da 	bl	80002d8 <__aeabi_dsub>
 8017f24:	ec53 2b19 	vmov	r2, r3, d9
 8017f28:	f7e8 fe00 	bl	8000b2c <__aeabi_dcmplt>
 8017f2c:	2800      	cmp	r0, #0
 8017f2e:	f040 80b6 	bne.w	801809e <_dtoa_r+0x6e6>
 8017f32:	9b02      	ldr	r3, [sp, #8]
 8017f34:	429d      	cmp	r5, r3
 8017f36:	f43f af7c 	beq.w	8017e32 <_dtoa_r+0x47a>
 8017f3a:	4b31      	ldr	r3, [pc, #196]	; (8018000 <_dtoa_r+0x648>)
 8017f3c:	ec51 0b19 	vmov	r0, r1, d9
 8017f40:	2200      	movs	r2, #0
 8017f42:	f7e8 fb81 	bl	8000648 <__aeabi_dmul>
 8017f46:	4b2e      	ldr	r3, [pc, #184]	; (8018000 <_dtoa_r+0x648>)
 8017f48:	ec41 0b19 	vmov	d9, r0, r1
 8017f4c:	2200      	movs	r2, #0
 8017f4e:	4640      	mov	r0, r8
 8017f50:	4649      	mov	r1, r9
 8017f52:	f7e8 fb79 	bl	8000648 <__aeabi_dmul>
 8017f56:	4680      	mov	r8, r0
 8017f58:	4689      	mov	r9, r1
 8017f5a:	e7c5      	b.n	8017ee8 <_dtoa_r+0x530>
 8017f5c:	ec51 0b17 	vmov	r0, r1, d7
 8017f60:	f7e8 fb72 	bl	8000648 <__aeabi_dmul>
 8017f64:	9b02      	ldr	r3, [sp, #8]
 8017f66:	9d00      	ldr	r5, [sp, #0]
 8017f68:	930f      	str	r3, [sp, #60]	; 0x3c
 8017f6a:	ec41 0b19 	vmov	d9, r0, r1
 8017f6e:	4649      	mov	r1, r9
 8017f70:	4640      	mov	r0, r8
 8017f72:	f7e8 fe19 	bl	8000ba8 <__aeabi_d2iz>
 8017f76:	4606      	mov	r6, r0
 8017f78:	f7e8 fafc 	bl	8000574 <__aeabi_i2d>
 8017f7c:	3630      	adds	r6, #48	; 0x30
 8017f7e:	4602      	mov	r2, r0
 8017f80:	460b      	mov	r3, r1
 8017f82:	4640      	mov	r0, r8
 8017f84:	4649      	mov	r1, r9
 8017f86:	f7e8 f9a7 	bl	80002d8 <__aeabi_dsub>
 8017f8a:	f805 6b01 	strb.w	r6, [r5], #1
 8017f8e:	9b02      	ldr	r3, [sp, #8]
 8017f90:	429d      	cmp	r5, r3
 8017f92:	4680      	mov	r8, r0
 8017f94:	4689      	mov	r9, r1
 8017f96:	f04f 0200 	mov.w	r2, #0
 8017f9a:	d124      	bne.n	8017fe6 <_dtoa_r+0x62e>
 8017f9c:	4b1b      	ldr	r3, [pc, #108]	; (801800c <_dtoa_r+0x654>)
 8017f9e:	ec51 0b19 	vmov	r0, r1, d9
 8017fa2:	f7e8 f99b 	bl	80002dc <__adddf3>
 8017fa6:	4602      	mov	r2, r0
 8017fa8:	460b      	mov	r3, r1
 8017faa:	4640      	mov	r0, r8
 8017fac:	4649      	mov	r1, r9
 8017fae:	f7e8 fddb 	bl	8000b68 <__aeabi_dcmpgt>
 8017fb2:	2800      	cmp	r0, #0
 8017fb4:	d173      	bne.n	801809e <_dtoa_r+0x6e6>
 8017fb6:	ec53 2b19 	vmov	r2, r3, d9
 8017fba:	4914      	ldr	r1, [pc, #80]	; (801800c <_dtoa_r+0x654>)
 8017fbc:	2000      	movs	r0, #0
 8017fbe:	f7e8 f98b 	bl	80002d8 <__aeabi_dsub>
 8017fc2:	4602      	mov	r2, r0
 8017fc4:	460b      	mov	r3, r1
 8017fc6:	4640      	mov	r0, r8
 8017fc8:	4649      	mov	r1, r9
 8017fca:	f7e8 fdaf 	bl	8000b2c <__aeabi_dcmplt>
 8017fce:	2800      	cmp	r0, #0
 8017fd0:	f43f af2f 	beq.w	8017e32 <_dtoa_r+0x47a>
 8017fd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8017fd6:	1e6b      	subs	r3, r5, #1
 8017fd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8017fda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017fde:	2b30      	cmp	r3, #48	; 0x30
 8017fe0:	d0f8      	beq.n	8017fd4 <_dtoa_r+0x61c>
 8017fe2:	46bb      	mov	fp, r7
 8017fe4:	e04a      	b.n	801807c <_dtoa_r+0x6c4>
 8017fe6:	4b06      	ldr	r3, [pc, #24]	; (8018000 <_dtoa_r+0x648>)
 8017fe8:	f7e8 fb2e 	bl	8000648 <__aeabi_dmul>
 8017fec:	4680      	mov	r8, r0
 8017fee:	4689      	mov	r9, r1
 8017ff0:	e7bd      	b.n	8017f6e <_dtoa_r+0x5b6>
 8017ff2:	bf00      	nop
 8017ff4:	0801cc08 	.word	0x0801cc08
 8017ff8:	0801cbe0 	.word	0x0801cbe0
 8017ffc:	3ff00000 	.word	0x3ff00000
 8018000:	40240000 	.word	0x40240000
 8018004:	401c0000 	.word	0x401c0000
 8018008:	40140000 	.word	0x40140000
 801800c:	3fe00000 	.word	0x3fe00000
 8018010:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8018014:	9d00      	ldr	r5, [sp, #0]
 8018016:	4642      	mov	r2, r8
 8018018:	464b      	mov	r3, r9
 801801a:	4630      	mov	r0, r6
 801801c:	4639      	mov	r1, r7
 801801e:	f7e8 fc3d 	bl	800089c <__aeabi_ddiv>
 8018022:	f7e8 fdc1 	bl	8000ba8 <__aeabi_d2iz>
 8018026:	9001      	str	r0, [sp, #4]
 8018028:	f7e8 faa4 	bl	8000574 <__aeabi_i2d>
 801802c:	4642      	mov	r2, r8
 801802e:	464b      	mov	r3, r9
 8018030:	f7e8 fb0a 	bl	8000648 <__aeabi_dmul>
 8018034:	4602      	mov	r2, r0
 8018036:	460b      	mov	r3, r1
 8018038:	4630      	mov	r0, r6
 801803a:	4639      	mov	r1, r7
 801803c:	f7e8 f94c 	bl	80002d8 <__aeabi_dsub>
 8018040:	9e01      	ldr	r6, [sp, #4]
 8018042:	9f04      	ldr	r7, [sp, #16]
 8018044:	3630      	adds	r6, #48	; 0x30
 8018046:	f805 6b01 	strb.w	r6, [r5], #1
 801804a:	9e00      	ldr	r6, [sp, #0]
 801804c:	1bae      	subs	r6, r5, r6
 801804e:	42b7      	cmp	r7, r6
 8018050:	4602      	mov	r2, r0
 8018052:	460b      	mov	r3, r1
 8018054:	d134      	bne.n	80180c0 <_dtoa_r+0x708>
 8018056:	f7e8 f941 	bl	80002dc <__adddf3>
 801805a:	4642      	mov	r2, r8
 801805c:	464b      	mov	r3, r9
 801805e:	4606      	mov	r6, r0
 8018060:	460f      	mov	r7, r1
 8018062:	f7e8 fd81 	bl	8000b68 <__aeabi_dcmpgt>
 8018066:	b9c8      	cbnz	r0, 801809c <_dtoa_r+0x6e4>
 8018068:	4642      	mov	r2, r8
 801806a:	464b      	mov	r3, r9
 801806c:	4630      	mov	r0, r6
 801806e:	4639      	mov	r1, r7
 8018070:	f7e8 fd52 	bl	8000b18 <__aeabi_dcmpeq>
 8018074:	b110      	cbz	r0, 801807c <_dtoa_r+0x6c4>
 8018076:	9b01      	ldr	r3, [sp, #4]
 8018078:	07db      	lsls	r3, r3, #31
 801807a:	d40f      	bmi.n	801809c <_dtoa_r+0x6e4>
 801807c:	4651      	mov	r1, sl
 801807e:	4620      	mov	r0, r4
 8018080:	f000 fbcc 	bl	801881c <_Bfree>
 8018084:	2300      	movs	r3, #0
 8018086:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8018088:	702b      	strb	r3, [r5, #0]
 801808a:	f10b 0301 	add.w	r3, fp, #1
 801808e:	6013      	str	r3, [r2, #0]
 8018090:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018092:	2b00      	cmp	r3, #0
 8018094:	f43f ace2 	beq.w	8017a5c <_dtoa_r+0xa4>
 8018098:	601d      	str	r5, [r3, #0]
 801809a:	e4df      	b.n	8017a5c <_dtoa_r+0xa4>
 801809c:	465f      	mov	r7, fp
 801809e:	462b      	mov	r3, r5
 80180a0:	461d      	mov	r5, r3
 80180a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80180a6:	2a39      	cmp	r2, #57	; 0x39
 80180a8:	d106      	bne.n	80180b8 <_dtoa_r+0x700>
 80180aa:	9a00      	ldr	r2, [sp, #0]
 80180ac:	429a      	cmp	r2, r3
 80180ae:	d1f7      	bne.n	80180a0 <_dtoa_r+0x6e8>
 80180b0:	9900      	ldr	r1, [sp, #0]
 80180b2:	2230      	movs	r2, #48	; 0x30
 80180b4:	3701      	adds	r7, #1
 80180b6:	700a      	strb	r2, [r1, #0]
 80180b8:	781a      	ldrb	r2, [r3, #0]
 80180ba:	3201      	adds	r2, #1
 80180bc:	701a      	strb	r2, [r3, #0]
 80180be:	e790      	b.n	8017fe2 <_dtoa_r+0x62a>
 80180c0:	4ba3      	ldr	r3, [pc, #652]	; (8018350 <_dtoa_r+0x998>)
 80180c2:	2200      	movs	r2, #0
 80180c4:	f7e8 fac0 	bl	8000648 <__aeabi_dmul>
 80180c8:	2200      	movs	r2, #0
 80180ca:	2300      	movs	r3, #0
 80180cc:	4606      	mov	r6, r0
 80180ce:	460f      	mov	r7, r1
 80180d0:	f7e8 fd22 	bl	8000b18 <__aeabi_dcmpeq>
 80180d4:	2800      	cmp	r0, #0
 80180d6:	d09e      	beq.n	8018016 <_dtoa_r+0x65e>
 80180d8:	e7d0      	b.n	801807c <_dtoa_r+0x6c4>
 80180da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80180dc:	2a00      	cmp	r2, #0
 80180de:	f000 80ca 	beq.w	8018276 <_dtoa_r+0x8be>
 80180e2:	9a07      	ldr	r2, [sp, #28]
 80180e4:	2a01      	cmp	r2, #1
 80180e6:	f300 80ad 	bgt.w	8018244 <_dtoa_r+0x88c>
 80180ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80180ec:	2a00      	cmp	r2, #0
 80180ee:	f000 80a5 	beq.w	801823c <_dtoa_r+0x884>
 80180f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80180f6:	9e08      	ldr	r6, [sp, #32]
 80180f8:	9d05      	ldr	r5, [sp, #20]
 80180fa:	9a05      	ldr	r2, [sp, #20]
 80180fc:	441a      	add	r2, r3
 80180fe:	9205      	str	r2, [sp, #20]
 8018100:	9a06      	ldr	r2, [sp, #24]
 8018102:	2101      	movs	r1, #1
 8018104:	441a      	add	r2, r3
 8018106:	4620      	mov	r0, r4
 8018108:	9206      	str	r2, [sp, #24]
 801810a:	f000 fc87 	bl	8018a1c <__i2b>
 801810e:	4607      	mov	r7, r0
 8018110:	b165      	cbz	r5, 801812c <_dtoa_r+0x774>
 8018112:	9b06      	ldr	r3, [sp, #24]
 8018114:	2b00      	cmp	r3, #0
 8018116:	dd09      	ble.n	801812c <_dtoa_r+0x774>
 8018118:	42ab      	cmp	r3, r5
 801811a:	9a05      	ldr	r2, [sp, #20]
 801811c:	bfa8      	it	ge
 801811e:	462b      	movge	r3, r5
 8018120:	1ad2      	subs	r2, r2, r3
 8018122:	9205      	str	r2, [sp, #20]
 8018124:	9a06      	ldr	r2, [sp, #24]
 8018126:	1aed      	subs	r5, r5, r3
 8018128:	1ad3      	subs	r3, r2, r3
 801812a:	9306      	str	r3, [sp, #24]
 801812c:	9b08      	ldr	r3, [sp, #32]
 801812e:	b1f3      	cbz	r3, 801816e <_dtoa_r+0x7b6>
 8018130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018132:	2b00      	cmp	r3, #0
 8018134:	f000 80a3 	beq.w	801827e <_dtoa_r+0x8c6>
 8018138:	2e00      	cmp	r6, #0
 801813a:	dd10      	ble.n	801815e <_dtoa_r+0x7a6>
 801813c:	4639      	mov	r1, r7
 801813e:	4632      	mov	r2, r6
 8018140:	4620      	mov	r0, r4
 8018142:	f000 fd2b 	bl	8018b9c <__pow5mult>
 8018146:	4652      	mov	r2, sl
 8018148:	4601      	mov	r1, r0
 801814a:	4607      	mov	r7, r0
 801814c:	4620      	mov	r0, r4
 801814e:	f000 fc7b 	bl	8018a48 <__multiply>
 8018152:	4651      	mov	r1, sl
 8018154:	4680      	mov	r8, r0
 8018156:	4620      	mov	r0, r4
 8018158:	f000 fb60 	bl	801881c <_Bfree>
 801815c:	46c2      	mov	sl, r8
 801815e:	9b08      	ldr	r3, [sp, #32]
 8018160:	1b9a      	subs	r2, r3, r6
 8018162:	d004      	beq.n	801816e <_dtoa_r+0x7b6>
 8018164:	4651      	mov	r1, sl
 8018166:	4620      	mov	r0, r4
 8018168:	f000 fd18 	bl	8018b9c <__pow5mult>
 801816c:	4682      	mov	sl, r0
 801816e:	2101      	movs	r1, #1
 8018170:	4620      	mov	r0, r4
 8018172:	f000 fc53 	bl	8018a1c <__i2b>
 8018176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018178:	2b00      	cmp	r3, #0
 801817a:	4606      	mov	r6, r0
 801817c:	f340 8081 	ble.w	8018282 <_dtoa_r+0x8ca>
 8018180:	461a      	mov	r2, r3
 8018182:	4601      	mov	r1, r0
 8018184:	4620      	mov	r0, r4
 8018186:	f000 fd09 	bl	8018b9c <__pow5mult>
 801818a:	9b07      	ldr	r3, [sp, #28]
 801818c:	2b01      	cmp	r3, #1
 801818e:	4606      	mov	r6, r0
 8018190:	dd7a      	ble.n	8018288 <_dtoa_r+0x8d0>
 8018192:	f04f 0800 	mov.w	r8, #0
 8018196:	6933      	ldr	r3, [r6, #16]
 8018198:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801819c:	6918      	ldr	r0, [r3, #16]
 801819e:	f000 fbef 	bl	8018980 <__hi0bits>
 80181a2:	f1c0 0020 	rsb	r0, r0, #32
 80181a6:	9b06      	ldr	r3, [sp, #24]
 80181a8:	4418      	add	r0, r3
 80181aa:	f010 001f 	ands.w	r0, r0, #31
 80181ae:	f000 8094 	beq.w	80182da <_dtoa_r+0x922>
 80181b2:	f1c0 0320 	rsb	r3, r0, #32
 80181b6:	2b04      	cmp	r3, #4
 80181b8:	f340 8085 	ble.w	80182c6 <_dtoa_r+0x90e>
 80181bc:	9b05      	ldr	r3, [sp, #20]
 80181be:	f1c0 001c 	rsb	r0, r0, #28
 80181c2:	4403      	add	r3, r0
 80181c4:	9305      	str	r3, [sp, #20]
 80181c6:	9b06      	ldr	r3, [sp, #24]
 80181c8:	4403      	add	r3, r0
 80181ca:	4405      	add	r5, r0
 80181cc:	9306      	str	r3, [sp, #24]
 80181ce:	9b05      	ldr	r3, [sp, #20]
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	dd05      	ble.n	80181e0 <_dtoa_r+0x828>
 80181d4:	4651      	mov	r1, sl
 80181d6:	461a      	mov	r2, r3
 80181d8:	4620      	mov	r0, r4
 80181da:	f000 fd39 	bl	8018c50 <__lshift>
 80181de:	4682      	mov	sl, r0
 80181e0:	9b06      	ldr	r3, [sp, #24]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	dd05      	ble.n	80181f2 <_dtoa_r+0x83a>
 80181e6:	4631      	mov	r1, r6
 80181e8:	461a      	mov	r2, r3
 80181ea:	4620      	mov	r0, r4
 80181ec:	f000 fd30 	bl	8018c50 <__lshift>
 80181f0:	4606      	mov	r6, r0
 80181f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	d072      	beq.n	80182de <_dtoa_r+0x926>
 80181f8:	4631      	mov	r1, r6
 80181fa:	4650      	mov	r0, sl
 80181fc:	f000 fd94 	bl	8018d28 <__mcmp>
 8018200:	2800      	cmp	r0, #0
 8018202:	da6c      	bge.n	80182de <_dtoa_r+0x926>
 8018204:	2300      	movs	r3, #0
 8018206:	4651      	mov	r1, sl
 8018208:	220a      	movs	r2, #10
 801820a:	4620      	mov	r0, r4
 801820c:	f000 fb28 	bl	8018860 <__multadd>
 8018210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018212:	f10b 3bff 	add.w	fp, fp, #4294967295
 8018216:	4682      	mov	sl, r0
 8018218:	2b00      	cmp	r3, #0
 801821a:	f000 81b0 	beq.w	801857e <_dtoa_r+0xbc6>
 801821e:	2300      	movs	r3, #0
 8018220:	4639      	mov	r1, r7
 8018222:	220a      	movs	r2, #10
 8018224:	4620      	mov	r0, r4
 8018226:	f000 fb1b 	bl	8018860 <__multadd>
 801822a:	9b01      	ldr	r3, [sp, #4]
 801822c:	2b00      	cmp	r3, #0
 801822e:	4607      	mov	r7, r0
 8018230:	f300 8096 	bgt.w	8018360 <_dtoa_r+0x9a8>
 8018234:	9b07      	ldr	r3, [sp, #28]
 8018236:	2b02      	cmp	r3, #2
 8018238:	dc59      	bgt.n	80182ee <_dtoa_r+0x936>
 801823a:	e091      	b.n	8018360 <_dtoa_r+0x9a8>
 801823c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801823e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8018242:	e758      	b.n	80180f6 <_dtoa_r+0x73e>
 8018244:	9b04      	ldr	r3, [sp, #16]
 8018246:	1e5e      	subs	r6, r3, #1
 8018248:	9b08      	ldr	r3, [sp, #32]
 801824a:	42b3      	cmp	r3, r6
 801824c:	bfbf      	itttt	lt
 801824e:	9b08      	ldrlt	r3, [sp, #32]
 8018250:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8018252:	9608      	strlt	r6, [sp, #32]
 8018254:	1af3      	sublt	r3, r6, r3
 8018256:	bfb4      	ite	lt
 8018258:	18d2      	addlt	r2, r2, r3
 801825a:	1b9e      	subge	r6, r3, r6
 801825c:	9b04      	ldr	r3, [sp, #16]
 801825e:	bfbc      	itt	lt
 8018260:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8018262:	2600      	movlt	r6, #0
 8018264:	2b00      	cmp	r3, #0
 8018266:	bfb7      	itett	lt
 8018268:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801826c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8018270:	1a9d      	sublt	r5, r3, r2
 8018272:	2300      	movlt	r3, #0
 8018274:	e741      	b.n	80180fa <_dtoa_r+0x742>
 8018276:	9e08      	ldr	r6, [sp, #32]
 8018278:	9d05      	ldr	r5, [sp, #20]
 801827a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801827c:	e748      	b.n	8018110 <_dtoa_r+0x758>
 801827e:	9a08      	ldr	r2, [sp, #32]
 8018280:	e770      	b.n	8018164 <_dtoa_r+0x7ac>
 8018282:	9b07      	ldr	r3, [sp, #28]
 8018284:	2b01      	cmp	r3, #1
 8018286:	dc19      	bgt.n	80182bc <_dtoa_r+0x904>
 8018288:	9b02      	ldr	r3, [sp, #8]
 801828a:	b9bb      	cbnz	r3, 80182bc <_dtoa_r+0x904>
 801828c:	9b03      	ldr	r3, [sp, #12]
 801828e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018292:	b99b      	cbnz	r3, 80182bc <_dtoa_r+0x904>
 8018294:	9b03      	ldr	r3, [sp, #12]
 8018296:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801829a:	0d1b      	lsrs	r3, r3, #20
 801829c:	051b      	lsls	r3, r3, #20
 801829e:	b183      	cbz	r3, 80182c2 <_dtoa_r+0x90a>
 80182a0:	9b05      	ldr	r3, [sp, #20]
 80182a2:	3301      	adds	r3, #1
 80182a4:	9305      	str	r3, [sp, #20]
 80182a6:	9b06      	ldr	r3, [sp, #24]
 80182a8:	3301      	adds	r3, #1
 80182aa:	9306      	str	r3, [sp, #24]
 80182ac:	f04f 0801 	mov.w	r8, #1
 80182b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80182b2:	2b00      	cmp	r3, #0
 80182b4:	f47f af6f 	bne.w	8018196 <_dtoa_r+0x7de>
 80182b8:	2001      	movs	r0, #1
 80182ba:	e774      	b.n	80181a6 <_dtoa_r+0x7ee>
 80182bc:	f04f 0800 	mov.w	r8, #0
 80182c0:	e7f6      	b.n	80182b0 <_dtoa_r+0x8f8>
 80182c2:	4698      	mov	r8, r3
 80182c4:	e7f4      	b.n	80182b0 <_dtoa_r+0x8f8>
 80182c6:	d082      	beq.n	80181ce <_dtoa_r+0x816>
 80182c8:	9a05      	ldr	r2, [sp, #20]
 80182ca:	331c      	adds	r3, #28
 80182cc:	441a      	add	r2, r3
 80182ce:	9205      	str	r2, [sp, #20]
 80182d0:	9a06      	ldr	r2, [sp, #24]
 80182d2:	441a      	add	r2, r3
 80182d4:	441d      	add	r5, r3
 80182d6:	9206      	str	r2, [sp, #24]
 80182d8:	e779      	b.n	80181ce <_dtoa_r+0x816>
 80182da:	4603      	mov	r3, r0
 80182dc:	e7f4      	b.n	80182c8 <_dtoa_r+0x910>
 80182de:	9b04      	ldr	r3, [sp, #16]
 80182e0:	2b00      	cmp	r3, #0
 80182e2:	dc37      	bgt.n	8018354 <_dtoa_r+0x99c>
 80182e4:	9b07      	ldr	r3, [sp, #28]
 80182e6:	2b02      	cmp	r3, #2
 80182e8:	dd34      	ble.n	8018354 <_dtoa_r+0x99c>
 80182ea:	9b04      	ldr	r3, [sp, #16]
 80182ec:	9301      	str	r3, [sp, #4]
 80182ee:	9b01      	ldr	r3, [sp, #4]
 80182f0:	b963      	cbnz	r3, 801830c <_dtoa_r+0x954>
 80182f2:	4631      	mov	r1, r6
 80182f4:	2205      	movs	r2, #5
 80182f6:	4620      	mov	r0, r4
 80182f8:	f000 fab2 	bl	8018860 <__multadd>
 80182fc:	4601      	mov	r1, r0
 80182fe:	4606      	mov	r6, r0
 8018300:	4650      	mov	r0, sl
 8018302:	f000 fd11 	bl	8018d28 <__mcmp>
 8018306:	2800      	cmp	r0, #0
 8018308:	f73f adbb 	bgt.w	8017e82 <_dtoa_r+0x4ca>
 801830c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801830e:	9d00      	ldr	r5, [sp, #0]
 8018310:	ea6f 0b03 	mvn.w	fp, r3
 8018314:	f04f 0800 	mov.w	r8, #0
 8018318:	4631      	mov	r1, r6
 801831a:	4620      	mov	r0, r4
 801831c:	f000 fa7e 	bl	801881c <_Bfree>
 8018320:	2f00      	cmp	r7, #0
 8018322:	f43f aeab 	beq.w	801807c <_dtoa_r+0x6c4>
 8018326:	f1b8 0f00 	cmp.w	r8, #0
 801832a:	d005      	beq.n	8018338 <_dtoa_r+0x980>
 801832c:	45b8      	cmp	r8, r7
 801832e:	d003      	beq.n	8018338 <_dtoa_r+0x980>
 8018330:	4641      	mov	r1, r8
 8018332:	4620      	mov	r0, r4
 8018334:	f000 fa72 	bl	801881c <_Bfree>
 8018338:	4639      	mov	r1, r7
 801833a:	4620      	mov	r0, r4
 801833c:	f000 fa6e 	bl	801881c <_Bfree>
 8018340:	e69c      	b.n	801807c <_dtoa_r+0x6c4>
 8018342:	2600      	movs	r6, #0
 8018344:	4637      	mov	r7, r6
 8018346:	e7e1      	b.n	801830c <_dtoa_r+0x954>
 8018348:	46bb      	mov	fp, r7
 801834a:	4637      	mov	r7, r6
 801834c:	e599      	b.n	8017e82 <_dtoa_r+0x4ca>
 801834e:	bf00      	nop
 8018350:	40240000 	.word	0x40240000
 8018354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018356:	2b00      	cmp	r3, #0
 8018358:	f000 80c8 	beq.w	80184ec <_dtoa_r+0xb34>
 801835c:	9b04      	ldr	r3, [sp, #16]
 801835e:	9301      	str	r3, [sp, #4]
 8018360:	2d00      	cmp	r5, #0
 8018362:	dd05      	ble.n	8018370 <_dtoa_r+0x9b8>
 8018364:	4639      	mov	r1, r7
 8018366:	462a      	mov	r2, r5
 8018368:	4620      	mov	r0, r4
 801836a:	f000 fc71 	bl	8018c50 <__lshift>
 801836e:	4607      	mov	r7, r0
 8018370:	f1b8 0f00 	cmp.w	r8, #0
 8018374:	d05b      	beq.n	801842e <_dtoa_r+0xa76>
 8018376:	6879      	ldr	r1, [r7, #4]
 8018378:	4620      	mov	r0, r4
 801837a:	f000 fa0f 	bl	801879c <_Balloc>
 801837e:	4605      	mov	r5, r0
 8018380:	b928      	cbnz	r0, 801838e <_dtoa_r+0x9d6>
 8018382:	4b83      	ldr	r3, [pc, #524]	; (8018590 <_dtoa_r+0xbd8>)
 8018384:	4602      	mov	r2, r0
 8018386:	f240 21ef 	movw	r1, #751	; 0x2ef
 801838a:	f7ff bb2e 	b.w	80179ea <_dtoa_r+0x32>
 801838e:	693a      	ldr	r2, [r7, #16]
 8018390:	3202      	adds	r2, #2
 8018392:	0092      	lsls	r2, r2, #2
 8018394:	f107 010c 	add.w	r1, r7, #12
 8018398:	300c      	adds	r0, #12
 801839a:	f7ff fa70 	bl	801787e <memcpy>
 801839e:	2201      	movs	r2, #1
 80183a0:	4629      	mov	r1, r5
 80183a2:	4620      	mov	r0, r4
 80183a4:	f000 fc54 	bl	8018c50 <__lshift>
 80183a8:	9b00      	ldr	r3, [sp, #0]
 80183aa:	3301      	adds	r3, #1
 80183ac:	9304      	str	r3, [sp, #16]
 80183ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80183b2:	4413      	add	r3, r2
 80183b4:	9308      	str	r3, [sp, #32]
 80183b6:	9b02      	ldr	r3, [sp, #8]
 80183b8:	f003 0301 	and.w	r3, r3, #1
 80183bc:	46b8      	mov	r8, r7
 80183be:	9306      	str	r3, [sp, #24]
 80183c0:	4607      	mov	r7, r0
 80183c2:	9b04      	ldr	r3, [sp, #16]
 80183c4:	4631      	mov	r1, r6
 80183c6:	3b01      	subs	r3, #1
 80183c8:	4650      	mov	r0, sl
 80183ca:	9301      	str	r3, [sp, #4]
 80183cc:	f7ff fa6c 	bl	80178a8 <quorem>
 80183d0:	4641      	mov	r1, r8
 80183d2:	9002      	str	r0, [sp, #8]
 80183d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80183d8:	4650      	mov	r0, sl
 80183da:	f000 fca5 	bl	8018d28 <__mcmp>
 80183de:	463a      	mov	r2, r7
 80183e0:	9005      	str	r0, [sp, #20]
 80183e2:	4631      	mov	r1, r6
 80183e4:	4620      	mov	r0, r4
 80183e6:	f000 fcbb 	bl	8018d60 <__mdiff>
 80183ea:	68c2      	ldr	r2, [r0, #12]
 80183ec:	4605      	mov	r5, r0
 80183ee:	bb02      	cbnz	r2, 8018432 <_dtoa_r+0xa7a>
 80183f0:	4601      	mov	r1, r0
 80183f2:	4650      	mov	r0, sl
 80183f4:	f000 fc98 	bl	8018d28 <__mcmp>
 80183f8:	4602      	mov	r2, r0
 80183fa:	4629      	mov	r1, r5
 80183fc:	4620      	mov	r0, r4
 80183fe:	9209      	str	r2, [sp, #36]	; 0x24
 8018400:	f000 fa0c 	bl	801881c <_Bfree>
 8018404:	9b07      	ldr	r3, [sp, #28]
 8018406:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018408:	9d04      	ldr	r5, [sp, #16]
 801840a:	ea43 0102 	orr.w	r1, r3, r2
 801840e:	9b06      	ldr	r3, [sp, #24]
 8018410:	4319      	orrs	r1, r3
 8018412:	d110      	bne.n	8018436 <_dtoa_r+0xa7e>
 8018414:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8018418:	d029      	beq.n	801846e <_dtoa_r+0xab6>
 801841a:	9b05      	ldr	r3, [sp, #20]
 801841c:	2b00      	cmp	r3, #0
 801841e:	dd02      	ble.n	8018426 <_dtoa_r+0xa6e>
 8018420:	9b02      	ldr	r3, [sp, #8]
 8018422:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8018426:	9b01      	ldr	r3, [sp, #4]
 8018428:	f883 9000 	strb.w	r9, [r3]
 801842c:	e774      	b.n	8018318 <_dtoa_r+0x960>
 801842e:	4638      	mov	r0, r7
 8018430:	e7ba      	b.n	80183a8 <_dtoa_r+0x9f0>
 8018432:	2201      	movs	r2, #1
 8018434:	e7e1      	b.n	80183fa <_dtoa_r+0xa42>
 8018436:	9b05      	ldr	r3, [sp, #20]
 8018438:	2b00      	cmp	r3, #0
 801843a:	db04      	blt.n	8018446 <_dtoa_r+0xa8e>
 801843c:	9907      	ldr	r1, [sp, #28]
 801843e:	430b      	orrs	r3, r1
 8018440:	9906      	ldr	r1, [sp, #24]
 8018442:	430b      	orrs	r3, r1
 8018444:	d120      	bne.n	8018488 <_dtoa_r+0xad0>
 8018446:	2a00      	cmp	r2, #0
 8018448:	dded      	ble.n	8018426 <_dtoa_r+0xa6e>
 801844a:	4651      	mov	r1, sl
 801844c:	2201      	movs	r2, #1
 801844e:	4620      	mov	r0, r4
 8018450:	f000 fbfe 	bl	8018c50 <__lshift>
 8018454:	4631      	mov	r1, r6
 8018456:	4682      	mov	sl, r0
 8018458:	f000 fc66 	bl	8018d28 <__mcmp>
 801845c:	2800      	cmp	r0, #0
 801845e:	dc03      	bgt.n	8018468 <_dtoa_r+0xab0>
 8018460:	d1e1      	bne.n	8018426 <_dtoa_r+0xa6e>
 8018462:	f019 0f01 	tst.w	r9, #1
 8018466:	d0de      	beq.n	8018426 <_dtoa_r+0xa6e>
 8018468:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801846c:	d1d8      	bne.n	8018420 <_dtoa_r+0xa68>
 801846e:	9a01      	ldr	r2, [sp, #4]
 8018470:	2339      	movs	r3, #57	; 0x39
 8018472:	7013      	strb	r3, [r2, #0]
 8018474:	462b      	mov	r3, r5
 8018476:	461d      	mov	r5, r3
 8018478:	3b01      	subs	r3, #1
 801847a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801847e:	2a39      	cmp	r2, #57	; 0x39
 8018480:	d06c      	beq.n	801855c <_dtoa_r+0xba4>
 8018482:	3201      	adds	r2, #1
 8018484:	701a      	strb	r2, [r3, #0]
 8018486:	e747      	b.n	8018318 <_dtoa_r+0x960>
 8018488:	2a00      	cmp	r2, #0
 801848a:	dd07      	ble.n	801849c <_dtoa_r+0xae4>
 801848c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8018490:	d0ed      	beq.n	801846e <_dtoa_r+0xab6>
 8018492:	9a01      	ldr	r2, [sp, #4]
 8018494:	f109 0301 	add.w	r3, r9, #1
 8018498:	7013      	strb	r3, [r2, #0]
 801849a:	e73d      	b.n	8018318 <_dtoa_r+0x960>
 801849c:	9b04      	ldr	r3, [sp, #16]
 801849e:	9a08      	ldr	r2, [sp, #32]
 80184a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80184a4:	4293      	cmp	r3, r2
 80184a6:	d043      	beq.n	8018530 <_dtoa_r+0xb78>
 80184a8:	4651      	mov	r1, sl
 80184aa:	2300      	movs	r3, #0
 80184ac:	220a      	movs	r2, #10
 80184ae:	4620      	mov	r0, r4
 80184b0:	f000 f9d6 	bl	8018860 <__multadd>
 80184b4:	45b8      	cmp	r8, r7
 80184b6:	4682      	mov	sl, r0
 80184b8:	f04f 0300 	mov.w	r3, #0
 80184bc:	f04f 020a 	mov.w	r2, #10
 80184c0:	4641      	mov	r1, r8
 80184c2:	4620      	mov	r0, r4
 80184c4:	d107      	bne.n	80184d6 <_dtoa_r+0xb1e>
 80184c6:	f000 f9cb 	bl	8018860 <__multadd>
 80184ca:	4680      	mov	r8, r0
 80184cc:	4607      	mov	r7, r0
 80184ce:	9b04      	ldr	r3, [sp, #16]
 80184d0:	3301      	adds	r3, #1
 80184d2:	9304      	str	r3, [sp, #16]
 80184d4:	e775      	b.n	80183c2 <_dtoa_r+0xa0a>
 80184d6:	f000 f9c3 	bl	8018860 <__multadd>
 80184da:	4639      	mov	r1, r7
 80184dc:	4680      	mov	r8, r0
 80184de:	2300      	movs	r3, #0
 80184e0:	220a      	movs	r2, #10
 80184e2:	4620      	mov	r0, r4
 80184e4:	f000 f9bc 	bl	8018860 <__multadd>
 80184e8:	4607      	mov	r7, r0
 80184ea:	e7f0      	b.n	80184ce <_dtoa_r+0xb16>
 80184ec:	9b04      	ldr	r3, [sp, #16]
 80184ee:	9301      	str	r3, [sp, #4]
 80184f0:	9d00      	ldr	r5, [sp, #0]
 80184f2:	4631      	mov	r1, r6
 80184f4:	4650      	mov	r0, sl
 80184f6:	f7ff f9d7 	bl	80178a8 <quorem>
 80184fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80184fe:	9b00      	ldr	r3, [sp, #0]
 8018500:	f805 9b01 	strb.w	r9, [r5], #1
 8018504:	1aea      	subs	r2, r5, r3
 8018506:	9b01      	ldr	r3, [sp, #4]
 8018508:	4293      	cmp	r3, r2
 801850a:	dd07      	ble.n	801851c <_dtoa_r+0xb64>
 801850c:	4651      	mov	r1, sl
 801850e:	2300      	movs	r3, #0
 8018510:	220a      	movs	r2, #10
 8018512:	4620      	mov	r0, r4
 8018514:	f000 f9a4 	bl	8018860 <__multadd>
 8018518:	4682      	mov	sl, r0
 801851a:	e7ea      	b.n	80184f2 <_dtoa_r+0xb3a>
 801851c:	9b01      	ldr	r3, [sp, #4]
 801851e:	2b00      	cmp	r3, #0
 8018520:	bfc8      	it	gt
 8018522:	461d      	movgt	r5, r3
 8018524:	9b00      	ldr	r3, [sp, #0]
 8018526:	bfd8      	it	le
 8018528:	2501      	movle	r5, #1
 801852a:	441d      	add	r5, r3
 801852c:	f04f 0800 	mov.w	r8, #0
 8018530:	4651      	mov	r1, sl
 8018532:	2201      	movs	r2, #1
 8018534:	4620      	mov	r0, r4
 8018536:	f000 fb8b 	bl	8018c50 <__lshift>
 801853a:	4631      	mov	r1, r6
 801853c:	4682      	mov	sl, r0
 801853e:	f000 fbf3 	bl	8018d28 <__mcmp>
 8018542:	2800      	cmp	r0, #0
 8018544:	dc96      	bgt.n	8018474 <_dtoa_r+0xabc>
 8018546:	d102      	bne.n	801854e <_dtoa_r+0xb96>
 8018548:	f019 0f01 	tst.w	r9, #1
 801854c:	d192      	bne.n	8018474 <_dtoa_r+0xabc>
 801854e:	462b      	mov	r3, r5
 8018550:	461d      	mov	r5, r3
 8018552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018556:	2a30      	cmp	r2, #48	; 0x30
 8018558:	d0fa      	beq.n	8018550 <_dtoa_r+0xb98>
 801855a:	e6dd      	b.n	8018318 <_dtoa_r+0x960>
 801855c:	9a00      	ldr	r2, [sp, #0]
 801855e:	429a      	cmp	r2, r3
 8018560:	d189      	bne.n	8018476 <_dtoa_r+0xabe>
 8018562:	f10b 0b01 	add.w	fp, fp, #1
 8018566:	2331      	movs	r3, #49	; 0x31
 8018568:	e796      	b.n	8018498 <_dtoa_r+0xae0>
 801856a:	4b0a      	ldr	r3, [pc, #40]	; (8018594 <_dtoa_r+0xbdc>)
 801856c:	f7ff ba99 	b.w	8017aa2 <_dtoa_r+0xea>
 8018570:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018572:	2b00      	cmp	r3, #0
 8018574:	f47f aa6d 	bne.w	8017a52 <_dtoa_r+0x9a>
 8018578:	4b07      	ldr	r3, [pc, #28]	; (8018598 <_dtoa_r+0xbe0>)
 801857a:	f7ff ba92 	b.w	8017aa2 <_dtoa_r+0xea>
 801857e:	9b01      	ldr	r3, [sp, #4]
 8018580:	2b00      	cmp	r3, #0
 8018582:	dcb5      	bgt.n	80184f0 <_dtoa_r+0xb38>
 8018584:	9b07      	ldr	r3, [sp, #28]
 8018586:	2b02      	cmp	r3, #2
 8018588:	f73f aeb1 	bgt.w	80182ee <_dtoa_r+0x936>
 801858c:	e7b0      	b.n	80184f0 <_dtoa_r+0xb38>
 801858e:	bf00      	nop
 8018590:	0801cb71 	.word	0x0801cb71
 8018594:	0801cacc 	.word	0x0801cacc
 8018598:	0801caf5 	.word	0x0801caf5

0801859c <_free_r>:
 801859c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801859e:	2900      	cmp	r1, #0
 80185a0:	d044      	beq.n	801862c <_free_r+0x90>
 80185a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80185a6:	9001      	str	r0, [sp, #4]
 80185a8:	2b00      	cmp	r3, #0
 80185aa:	f1a1 0404 	sub.w	r4, r1, #4
 80185ae:	bfb8      	it	lt
 80185b0:	18e4      	addlt	r4, r4, r3
 80185b2:	f000 f8e7 	bl	8018784 <__malloc_lock>
 80185b6:	4a1e      	ldr	r2, [pc, #120]	; (8018630 <_free_r+0x94>)
 80185b8:	9801      	ldr	r0, [sp, #4]
 80185ba:	6813      	ldr	r3, [r2, #0]
 80185bc:	b933      	cbnz	r3, 80185cc <_free_r+0x30>
 80185be:	6063      	str	r3, [r4, #4]
 80185c0:	6014      	str	r4, [r2, #0]
 80185c2:	b003      	add	sp, #12
 80185c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80185c8:	f000 b8e2 	b.w	8018790 <__malloc_unlock>
 80185cc:	42a3      	cmp	r3, r4
 80185ce:	d908      	bls.n	80185e2 <_free_r+0x46>
 80185d0:	6825      	ldr	r5, [r4, #0]
 80185d2:	1961      	adds	r1, r4, r5
 80185d4:	428b      	cmp	r3, r1
 80185d6:	bf01      	itttt	eq
 80185d8:	6819      	ldreq	r1, [r3, #0]
 80185da:	685b      	ldreq	r3, [r3, #4]
 80185dc:	1949      	addeq	r1, r1, r5
 80185de:	6021      	streq	r1, [r4, #0]
 80185e0:	e7ed      	b.n	80185be <_free_r+0x22>
 80185e2:	461a      	mov	r2, r3
 80185e4:	685b      	ldr	r3, [r3, #4]
 80185e6:	b10b      	cbz	r3, 80185ec <_free_r+0x50>
 80185e8:	42a3      	cmp	r3, r4
 80185ea:	d9fa      	bls.n	80185e2 <_free_r+0x46>
 80185ec:	6811      	ldr	r1, [r2, #0]
 80185ee:	1855      	adds	r5, r2, r1
 80185f0:	42a5      	cmp	r5, r4
 80185f2:	d10b      	bne.n	801860c <_free_r+0x70>
 80185f4:	6824      	ldr	r4, [r4, #0]
 80185f6:	4421      	add	r1, r4
 80185f8:	1854      	adds	r4, r2, r1
 80185fa:	42a3      	cmp	r3, r4
 80185fc:	6011      	str	r1, [r2, #0]
 80185fe:	d1e0      	bne.n	80185c2 <_free_r+0x26>
 8018600:	681c      	ldr	r4, [r3, #0]
 8018602:	685b      	ldr	r3, [r3, #4]
 8018604:	6053      	str	r3, [r2, #4]
 8018606:	440c      	add	r4, r1
 8018608:	6014      	str	r4, [r2, #0]
 801860a:	e7da      	b.n	80185c2 <_free_r+0x26>
 801860c:	d902      	bls.n	8018614 <_free_r+0x78>
 801860e:	230c      	movs	r3, #12
 8018610:	6003      	str	r3, [r0, #0]
 8018612:	e7d6      	b.n	80185c2 <_free_r+0x26>
 8018614:	6825      	ldr	r5, [r4, #0]
 8018616:	1961      	adds	r1, r4, r5
 8018618:	428b      	cmp	r3, r1
 801861a:	bf04      	itt	eq
 801861c:	6819      	ldreq	r1, [r3, #0]
 801861e:	685b      	ldreq	r3, [r3, #4]
 8018620:	6063      	str	r3, [r4, #4]
 8018622:	bf04      	itt	eq
 8018624:	1949      	addeq	r1, r1, r5
 8018626:	6021      	streq	r1, [r4, #0]
 8018628:	6054      	str	r4, [r2, #4]
 801862a:	e7ca      	b.n	80185c2 <_free_r+0x26>
 801862c:	b003      	add	sp, #12
 801862e:	bd30      	pop	{r4, r5, pc}
 8018630:	20000420 	.word	0x20000420

08018634 <malloc>:
 8018634:	4b02      	ldr	r3, [pc, #8]	; (8018640 <malloc+0xc>)
 8018636:	4601      	mov	r1, r0
 8018638:	6818      	ldr	r0, [r3, #0]
 801863a:	f000 b823 	b.w	8018684 <_malloc_r>
 801863e:	bf00      	nop
 8018640:	20000074 	.word	0x20000074

08018644 <sbrk_aligned>:
 8018644:	b570      	push	{r4, r5, r6, lr}
 8018646:	4e0e      	ldr	r6, [pc, #56]	; (8018680 <sbrk_aligned+0x3c>)
 8018648:	460c      	mov	r4, r1
 801864a:	6831      	ldr	r1, [r6, #0]
 801864c:	4605      	mov	r5, r0
 801864e:	b911      	cbnz	r1, 8018656 <sbrk_aligned+0x12>
 8018650:	f002 f816 	bl	801a680 <_sbrk_r>
 8018654:	6030      	str	r0, [r6, #0]
 8018656:	4621      	mov	r1, r4
 8018658:	4628      	mov	r0, r5
 801865a:	f002 f811 	bl	801a680 <_sbrk_r>
 801865e:	1c43      	adds	r3, r0, #1
 8018660:	d00a      	beq.n	8018678 <sbrk_aligned+0x34>
 8018662:	1cc4      	adds	r4, r0, #3
 8018664:	f024 0403 	bic.w	r4, r4, #3
 8018668:	42a0      	cmp	r0, r4
 801866a:	d007      	beq.n	801867c <sbrk_aligned+0x38>
 801866c:	1a21      	subs	r1, r4, r0
 801866e:	4628      	mov	r0, r5
 8018670:	f002 f806 	bl	801a680 <_sbrk_r>
 8018674:	3001      	adds	r0, #1
 8018676:	d101      	bne.n	801867c <sbrk_aligned+0x38>
 8018678:	f04f 34ff 	mov.w	r4, #4294967295
 801867c:	4620      	mov	r0, r4
 801867e:	bd70      	pop	{r4, r5, r6, pc}
 8018680:	20000424 	.word	0x20000424

08018684 <_malloc_r>:
 8018684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018688:	1ccd      	adds	r5, r1, #3
 801868a:	f025 0503 	bic.w	r5, r5, #3
 801868e:	3508      	adds	r5, #8
 8018690:	2d0c      	cmp	r5, #12
 8018692:	bf38      	it	cc
 8018694:	250c      	movcc	r5, #12
 8018696:	2d00      	cmp	r5, #0
 8018698:	4607      	mov	r7, r0
 801869a:	db01      	blt.n	80186a0 <_malloc_r+0x1c>
 801869c:	42a9      	cmp	r1, r5
 801869e:	d905      	bls.n	80186ac <_malloc_r+0x28>
 80186a0:	230c      	movs	r3, #12
 80186a2:	603b      	str	r3, [r7, #0]
 80186a4:	2600      	movs	r6, #0
 80186a6:	4630      	mov	r0, r6
 80186a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80186ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8018780 <_malloc_r+0xfc>
 80186b0:	f000 f868 	bl	8018784 <__malloc_lock>
 80186b4:	f8d8 3000 	ldr.w	r3, [r8]
 80186b8:	461c      	mov	r4, r3
 80186ba:	bb5c      	cbnz	r4, 8018714 <_malloc_r+0x90>
 80186bc:	4629      	mov	r1, r5
 80186be:	4638      	mov	r0, r7
 80186c0:	f7ff ffc0 	bl	8018644 <sbrk_aligned>
 80186c4:	1c43      	adds	r3, r0, #1
 80186c6:	4604      	mov	r4, r0
 80186c8:	d155      	bne.n	8018776 <_malloc_r+0xf2>
 80186ca:	f8d8 4000 	ldr.w	r4, [r8]
 80186ce:	4626      	mov	r6, r4
 80186d0:	2e00      	cmp	r6, #0
 80186d2:	d145      	bne.n	8018760 <_malloc_r+0xdc>
 80186d4:	2c00      	cmp	r4, #0
 80186d6:	d048      	beq.n	801876a <_malloc_r+0xe6>
 80186d8:	6823      	ldr	r3, [r4, #0]
 80186da:	4631      	mov	r1, r6
 80186dc:	4638      	mov	r0, r7
 80186de:	eb04 0903 	add.w	r9, r4, r3
 80186e2:	f001 ffcd 	bl	801a680 <_sbrk_r>
 80186e6:	4581      	cmp	r9, r0
 80186e8:	d13f      	bne.n	801876a <_malloc_r+0xe6>
 80186ea:	6821      	ldr	r1, [r4, #0]
 80186ec:	1a6d      	subs	r5, r5, r1
 80186ee:	4629      	mov	r1, r5
 80186f0:	4638      	mov	r0, r7
 80186f2:	f7ff ffa7 	bl	8018644 <sbrk_aligned>
 80186f6:	3001      	adds	r0, #1
 80186f8:	d037      	beq.n	801876a <_malloc_r+0xe6>
 80186fa:	6823      	ldr	r3, [r4, #0]
 80186fc:	442b      	add	r3, r5
 80186fe:	6023      	str	r3, [r4, #0]
 8018700:	f8d8 3000 	ldr.w	r3, [r8]
 8018704:	2b00      	cmp	r3, #0
 8018706:	d038      	beq.n	801877a <_malloc_r+0xf6>
 8018708:	685a      	ldr	r2, [r3, #4]
 801870a:	42a2      	cmp	r2, r4
 801870c:	d12b      	bne.n	8018766 <_malloc_r+0xe2>
 801870e:	2200      	movs	r2, #0
 8018710:	605a      	str	r2, [r3, #4]
 8018712:	e00f      	b.n	8018734 <_malloc_r+0xb0>
 8018714:	6822      	ldr	r2, [r4, #0]
 8018716:	1b52      	subs	r2, r2, r5
 8018718:	d41f      	bmi.n	801875a <_malloc_r+0xd6>
 801871a:	2a0b      	cmp	r2, #11
 801871c:	d917      	bls.n	801874e <_malloc_r+0xca>
 801871e:	1961      	adds	r1, r4, r5
 8018720:	42a3      	cmp	r3, r4
 8018722:	6025      	str	r5, [r4, #0]
 8018724:	bf18      	it	ne
 8018726:	6059      	strne	r1, [r3, #4]
 8018728:	6863      	ldr	r3, [r4, #4]
 801872a:	bf08      	it	eq
 801872c:	f8c8 1000 	streq.w	r1, [r8]
 8018730:	5162      	str	r2, [r4, r5]
 8018732:	604b      	str	r3, [r1, #4]
 8018734:	4638      	mov	r0, r7
 8018736:	f104 060b 	add.w	r6, r4, #11
 801873a:	f000 f829 	bl	8018790 <__malloc_unlock>
 801873e:	f026 0607 	bic.w	r6, r6, #7
 8018742:	1d23      	adds	r3, r4, #4
 8018744:	1af2      	subs	r2, r6, r3
 8018746:	d0ae      	beq.n	80186a6 <_malloc_r+0x22>
 8018748:	1b9b      	subs	r3, r3, r6
 801874a:	50a3      	str	r3, [r4, r2]
 801874c:	e7ab      	b.n	80186a6 <_malloc_r+0x22>
 801874e:	42a3      	cmp	r3, r4
 8018750:	6862      	ldr	r2, [r4, #4]
 8018752:	d1dd      	bne.n	8018710 <_malloc_r+0x8c>
 8018754:	f8c8 2000 	str.w	r2, [r8]
 8018758:	e7ec      	b.n	8018734 <_malloc_r+0xb0>
 801875a:	4623      	mov	r3, r4
 801875c:	6864      	ldr	r4, [r4, #4]
 801875e:	e7ac      	b.n	80186ba <_malloc_r+0x36>
 8018760:	4634      	mov	r4, r6
 8018762:	6876      	ldr	r6, [r6, #4]
 8018764:	e7b4      	b.n	80186d0 <_malloc_r+0x4c>
 8018766:	4613      	mov	r3, r2
 8018768:	e7cc      	b.n	8018704 <_malloc_r+0x80>
 801876a:	230c      	movs	r3, #12
 801876c:	603b      	str	r3, [r7, #0]
 801876e:	4638      	mov	r0, r7
 8018770:	f000 f80e 	bl	8018790 <__malloc_unlock>
 8018774:	e797      	b.n	80186a6 <_malloc_r+0x22>
 8018776:	6025      	str	r5, [r4, #0]
 8018778:	e7dc      	b.n	8018734 <_malloc_r+0xb0>
 801877a:	605b      	str	r3, [r3, #4]
 801877c:	deff      	udf	#255	; 0xff
 801877e:	bf00      	nop
 8018780:	20000420 	.word	0x20000420

08018784 <__malloc_lock>:
 8018784:	4801      	ldr	r0, [pc, #4]	; (801878c <__malloc_lock+0x8>)
 8018786:	f7ff b878 	b.w	801787a <__retarget_lock_acquire_recursive>
 801878a:	bf00      	nop
 801878c:	2000041c 	.word	0x2000041c

08018790 <__malloc_unlock>:
 8018790:	4801      	ldr	r0, [pc, #4]	; (8018798 <__malloc_unlock+0x8>)
 8018792:	f7ff b873 	b.w	801787c <__retarget_lock_release_recursive>
 8018796:	bf00      	nop
 8018798:	2000041c 	.word	0x2000041c

0801879c <_Balloc>:
 801879c:	b570      	push	{r4, r5, r6, lr}
 801879e:	69c6      	ldr	r6, [r0, #28]
 80187a0:	4604      	mov	r4, r0
 80187a2:	460d      	mov	r5, r1
 80187a4:	b976      	cbnz	r6, 80187c4 <_Balloc+0x28>
 80187a6:	2010      	movs	r0, #16
 80187a8:	f7ff ff44 	bl	8018634 <malloc>
 80187ac:	4602      	mov	r2, r0
 80187ae:	61e0      	str	r0, [r4, #28]
 80187b0:	b920      	cbnz	r0, 80187bc <_Balloc+0x20>
 80187b2:	4b18      	ldr	r3, [pc, #96]	; (8018814 <_Balloc+0x78>)
 80187b4:	4818      	ldr	r0, [pc, #96]	; (8018818 <_Balloc+0x7c>)
 80187b6:	216b      	movs	r1, #107	; 0x6b
 80187b8:	f001 ff7a 	bl	801a6b0 <__assert_func>
 80187bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80187c0:	6006      	str	r6, [r0, #0]
 80187c2:	60c6      	str	r6, [r0, #12]
 80187c4:	69e6      	ldr	r6, [r4, #28]
 80187c6:	68f3      	ldr	r3, [r6, #12]
 80187c8:	b183      	cbz	r3, 80187ec <_Balloc+0x50>
 80187ca:	69e3      	ldr	r3, [r4, #28]
 80187cc:	68db      	ldr	r3, [r3, #12]
 80187ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80187d2:	b9b8      	cbnz	r0, 8018804 <_Balloc+0x68>
 80187d4:	2101      	movs	r1, #1
 80187d6:	fa01 f605 	lsl.w	r6, r1, r5
 80187da:	1d72      	adds	r2, r6, #5
 80187dc:	0092      	lsls	r2, r2, #2
 80187de:	4620      	mov	r0, r4
 80187e0:	f001 ff84 	bl	801a6ec <_calloc_r>
 80187e4:	b160      	cbz	r0, 8018800 <_Balloc+0x64>
 80187e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80187ea:	e00e      	b.n	801880a <_Balloc+0x6e>
 80187ec:	2221      	movs	r2, #33	; 0x21
 80187ee:	2104      	movs	r1, #4
 80187f0:	4620      	mov	r0, r4
 80187f2:	f001 ff7b 	bl	801a6ec <_calloc_r>
 80187f6:	69e3      	ldr	r3, [r4, #28]
 80187f8:	60f0      	str	r0, [r6, #12]
 80187fa:	68db      	ldr	r3, [r3, #12]
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d1e4      	bne.n	80187ca <_Balloc+0x2e>
 8018800:	2000      	movs	r0, #0
 8018802:	bd70      	pop	{r4, r5, r6, pc}
 8018804:	6802      	ldr	r2, [r0, #0]
 8018806:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801880a:	2300      	movs	r3, #0
 801880c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018810:	e7f7      	b.n	8018802 <_Balloc+0x66>
 8018812:	bf00      	nop
 8018814:	0801cb02 	.word	0x0801cb02
 8018818:	0801cb82 	.word	0x0801cb82

0801881c <_Bfree>:
 801881c:	b570      	push	{r4, r5, r6, lr}
 801881e:	69c6      	ldr	r6, [r0, #28]
 8018820:	4605      	mov	r5, r0
 8018822:	460c      	mov	r4, r1
 8018824:	b976      	cbnz	r6, 8018844 <_Bfree+0x28>
 8018826:	2010      	movs	r0, #16
 8018828:	f7ff ff04 	bl	8018634 <malloc>
 801882c:	4602      	mov	r2, r0
 801882e:	61e8      	str	r0, [r5, #28]
 8018830:	b920      	cbnz	r0, 801883c <_Bfree+0x20>
 8018832:	4b09      	ldr	r3, [pc, #36]	; (8018858 <_Bfree+0x3c>)
 8018834:	4809      	ldr	r0, [pc, #36]	; (801885c <_Bfree+0x40>)
 8018836:	218f      	movs	r1, #143	; 0x8f
 8018838:	f001 ff3a 	bl	801a6b0 <__assert_func>
 801883c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018840:	6006      	str	r6, [r0, #0]
 8018842:	60c6      	str	r6, [r0, #12]
 8018844:	b13c      	cbz	r4, 8018856 <_Bfree+0x3a>
 8018846:	69eb      	ldr	r3, [r5, #28]
 8018848:	6862      	ldr	r2, [r4, #4]
 801884a:	68db      	ldr	r3, [r3, #12]
 801884c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018850:	6021      	str	r1, [r4, #0]
 8018852:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8018856:	bd70      	pop	{r4, r5, r6, pc}
 8018858:	0801cb02 	.word	0x0801cb02
 801885c:	0801cb82 	.word	0x0801cb82

08018860 <__multadd>:
 8018860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018864:	690d      	ldr	r5, [r1, #16]
 8018866:	4607      	mov	r7, r0
 8018868:	460c      	mov	r4, r1
 801886a:	461e      	mov	r6, r3
 801886c:	f101 0c14 	add.w	ip, r1, #20
 8018870:	2000      	movs	r0, #0
 8018872:	f8dc 3000 	ldr.w	r3, [ip]
 8018876:	b299      	uxth	r1, r3
 8018878:	fb02 6101 	mla	r1, r2, r1, r6
 801887c:	0c1e      	lsrs	r6, r3, #16
 801887e:	0c0b      	lsrs	r3, r1, #16
 8018880:	fb02 3306 	mla	r3, r2, r6, r3
 8018884:	b289      	uxth	r1, r1
 8018886:	3001      	adds	r0, #1
 8018888:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801888c:	4285      	cmp	r5, r0
 801888e:	f84c 1b04 	str.w	r1, [ip], #4
 8018892:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8018896:	dcec      	bgt.n	8018872 <__multadd+0x12>
 8018898:	b30e      	cbz	r6, 80188de <__multadd+0x7e>
 801889a:	68a3      	ldr	r3, [r4, #8]
 801889c:	42ab      	cmp	r3, r5
 801889e:	dc19      	bgt.n	80188d4 <__multadd+0x74>
 80188a0:	6861      	ldr	r1, [r4, #4]
 80188a2:	4638      	mov	r0, r7
 80188a4:	3101      	adds	r1, #1
 80188a6:	f7ff ff79 	bl	801879c <_Balloc>
 80188aa:	4680      	mov	r8, r0
 80188ac:	b928      	cbnz	r0, 80188ba <__multadd+0x5a>
 80188ae:	4602      	mov	r2, r0
 80188b0:	4b0c      	ldr	r3, [pc, #48]	; (80188e4 <__multadd+0x84>)
 80188b2:	480d      	ldr	r0, [pc, #52]	; (80188e8 <__multadd+0x88>)
 80188b4:	21ba      	movs	r1, #186	; 0xba
 80188b6:	f001 fefb 	bl	801a6b0 <__assert_func>
 80188ba:	6922      	ldr	r2, [r4, #16]
 80188bc:	3202      	adds	r2, #2
 80188be:	f104 010c 	add.w	r1, r4, #12
 80188c2:	0092      	lsls	r2, r2, #2
 80188c4:	300c      	adds	r0, #12
 80188c6:	f7fe ffda 	bl	801787e <memcpy>
 80188ca:	4621      	mov	r1, r4
 80188cc:	4638      	mov	r0, r7
 80188ce:	f7ff ffa5 	bl	801881c <_Bfree>
 80188d2:	4644      	mov	r4, r8
 80188d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80188d8:	3501      	adds	r5, #1
 80188da:	615e      	str	r6, [r3, #20]
 80188dc:	6125      	str	r5, [r4, #16]
 80188de:	4620      	mov	r0, r4
 80188e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80188e4:	0801cb71 	.word	0x0801cb71
 80188e8:	0801cb82 	.word	0x0801cb82

080188ec <__s2b>:
 80188ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80188f0:	460c      	mov	r4, r1
 80188f2:	4615      	mov	r5, r2
 80188f4:	461f      	mov	r7, r3
 80188f6:	2209      	movs	r2, #9
 80188f8:	3308      	adds	r3, #8
 80188fa:	4606      	mov	r6, r0
 80188fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8018900:	2100      	movs	r1, #0
 8018902:	2201      	movs	r2, #1
 8018904:	429a      	cmp	r2, r3
 8018906:	db09      	blt.n	801891c <__s2b+0x30>
 8018908:	4630      	mov	r0, r6
 801890a:	f7ff ff47 	bl	801879c <_Balloc>
 801890e:	b940      	cbnz	r0, 8018922 <__s2b+0x36>
 8018910:	4602      	mov	r2, r0
 8018912:	4b19      	ldr	r3, [pc, #100]	; (8018978 <__s2b+0x8c>)
 8018914:	4819      	ldr	r0, [pc, #100]	; (801897c <__s2b+0x90>)
 8018916:	21d3      	movs	r1, #211	; 0xd3
 8018918:	f001 feca 	bl	801a6b0 <__assert_func>
 801891c:	0052      	lsls	r2, r2, #1
 801891e:	3101      	adds	r1, #1
 8018920:	e7f0      	b.n	8018904 <__s2b+0x18>
 8018922:	9b08      	ldr	r3, [sp, #32]
 8018924:	6143      	str	r3, [r0, #20]
 8018926:	2d09      	cmp	r5, #9
 8018928:	f04f 0301 	mov.w	r3, #1
 801892c:	6103      	str	r3, [r0, #16]
 801892e:	dd16      	ble.n	801895e <__s2b+0x72>
 8018930:	f104 0909 	add.w	r9, r4, #9
 8018934:	46c8      	mov	r8, r9
 8018936:	442c      	add	r4, r5
 8018938:	f818 3b01 	ldrb.w	r3, [r8], #1
 801893c:	4601      	mov	r1, r0
 801893e:	3b30      	subs	r3, #48	; 0x30
 8018940:	220a      	movs	r2, #10
 8018942:	4630      	mov	r0, r6
 8018944:	f7ff ff8c 	bl	8018860 <__multadd>
 8018948:	45a0      	cmp	r8, r4
 801894a:	d1f5      	bne.n	8018938 <__s2b+0x4c>
 801894c:	f1a5 0408 	sub.w	r4, r5, #8
 8018950:	444c      	add	r4, r9
 8018952:	1b2d      	subs	r5, r5, r4
 8018954:	1963      	adds	r3, r4, r5
 8018956:	42bb      	cmp	r3, r7
 8018958:	db04      	blt.n	8018964 <__s2b+0x78>
 801895a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801895e:	340a      	adds	r4, #10
 8018960:	2509      	movs	r5, #9
 8018962:	e7f6      	b.n	8018952 <__s2b+0x66>
 8018964:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018968:	4601      	mov	r1, r0
 801896a:	3b30      	subs	r3, #48	; 0x30
 801896c:	220a      	movs	r2, #10
 801896e:	4630      	mov	r0, r6
 8018970:	f7ff ff76 	bl	8018860 <__multadd>
 8018974:	e7ee      	b.n	8018954 <__s2b+0x68>
 8018976:	bf00      	nop
 8018978:	0801cb71 	.word	0x0801cb71
 801897c:	0801cb82 	.word	0x0801cb82

08018980 <__hi0bits>:
 8018980:	0c03      	lsrs	r3, r0, #16
 8018982:	041b      	lsls	r3, r3, #16
 8018984:	b9d3      	cbnz	r3, 80189bc <__hi0bits+0x3c>
 8018986:	0400      	lsls	r0, r0, #16
 8018988:	2310      	movs	r3, #16
 801898a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801898e:	bf04      	itt	eq
 8018990:	0200      	lsleq	r0, r0, #8
 8018992:	3308      	addeq	r3, #8
 8018994:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8018998:	bf04      	itt	eq
 801899a:	0100      	lsleq	r0, r0, #4
 801899c:	3304      	addeq	r3, #4
 801899e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80189a2:	bf04      	itt	eq
 80189a4:	0080      	lsleq	r0, r0, #2
 80189a6:	3302      	addeq	r3, #2
 80189a8:	2800      	cmp	r0, #0
 80189aa:	db05      	blt.n	80189b8 <__hi0bits+0x38>
 80189ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80189b0:	f103 0301 	add.w	r3, r3, #1
 80189b4:	bf08      	it	eq
 80189b6:	2320      	moveq	r3, #32
 80189b8:	4618      	mov	r0, r3
 80189ba:	4770      	bx	lr
 80189bc:	2300      	movs	r3, #0
 80189be:	e7e4      	b.n	801898a <__hi0bits+0xa>

080189c0 <__lo0bits>:
 80189c0:	6803      	ldr	r3, [r0, #0]
 80189c2:	f013 0207 	ands.w	r2, r3, #7
 80189c6:	d00c      	beq.n	80189e2 <__lo0bits+0x22>
 80189c8:	07d9      	lsls	r1, r3, #31
 80189ca:	d422      	bmi.n	8018a12 <__lo0bits+0x52>
 80189cc:	079a      	lsls	r2, r3, #30
 80189ce:	bf49      	itett	mi
 80189d0:	085b      	lsrmi	r3, r3, #1
 80189d2:	089b      	lsrpl	r3, r3, #2
 80189d4:	6003      	strmi	r3, [r0, #0]
 80189d6:	2201      	movmi	r2, #1
 80189d8:	bf5c      	itt	pl
 80189da:	6003      	strpl	r3, [r0, #0]
 80189dc:	2202      	movpl	r2, #2
 80189de:	4610      	mov	r0, r2
 80189e0:	4770      	bx	lr
 80189e2:	b299      	uxth	r1, r3
 80189e4:	b909      	cbnz	r1, 80189ea <__lo0bits+0x2a>
 80189e6:	0c1b      	lsrs	r3, r3, #16
 80189e8:	2210      	movs	r2, #16
 80189ea:	b2d9      	uxtb	r1, r3
 80189ec:	b909      	cbnz	r1, 80189f2 <__lo0bits+0x32>
 80189ee:	3208      	adds	r2, #8
 80189f0:	0a1b      	lsrs	r3, r3, #8
 80189f2:	0719      	lsls	r1, r3, #28
 80189f4:	bf04      	itt	eq
 80189f6:	091b      	lsreq	r3, r3, #4
 80189f8:	3204      	addeq	r2, #4
 80189fa:	0799      	lsls	r1, r3, #30
 80189fc:	bf04      	itt	eq
 80189fe:	089b      	lsreq	r3, r3, #2
 8018a00:	3202      	addeq	r2, #2
 8018a02:	07d9      	lsls	r1, r3, #31
 8018a04:	d403      	bmi.n	8018a0e <__lo0bits+0x4e>
 8018a06:	085b      	lsrs	r3, r3, #1
 8018a08:	f102 0201 	add.w	r2, r2, #1
 8018a0c:	d003      	beq.n	8018a16 <__lo0bits+0x56>
 8018a0e:	6003      	str	r3, [r0, #0]
 8018a10:	e7e5      	b.n	80189de <__lo0bits+0x1e>
 8018a12:	2200      	movs	r2, #0
 8018a14:	e7e3      	b.n	80189de <__lo0bits+0x1e>
 8018a16:	2220      	movs	r2, #32
 8018a18:	e7e1      	b.n	80189de <__lo0bits+0x1e>
	...

08018a1c <__i2b>:
 8018a1c:	b510      	push	{r4, lr}
 8018a1e:	460c      	mov	r4, r1
 8018a20:	2101      	movs	r1, #1
 8018a22:	f7ff febb 	bl	801879c <_Balloc>
 8018a26:	4602      	mov	r2, r0
 8018a28:	b928      	cbnz	r0, 8018a36 <__i2b+0x1a>
 8018a2a:	4b05      	ldr	r3, [pc, #20]	; (8018a40 <__i2b+0x24>)
 8018a2c:	4805      	ldr	r0, [pc, #20]	; (8018a44 <__i2b+0x28>)
 8018a2e:	f240 1145 	movw	r1, #325	; 0x145
 8018a32:	f001 fe3d 	bl	801a6b0 <__assert_func>
 8018a36:	2301      	movs	r3, #1
 8018a38:	6144      	str	r4, [r0, #20]
 8018a3a:	6103      	str	r3, [r0, #16]
 8018a3c:	bd10      	pop	{r4, pc}
 8018a3e:	bf00      	nop
 8018a40:	0801cb71 	.word	0x0801cb71
 8018a44:	0801cb82 	.word	0x0801cb82

08018a48 <__multiply>:
 8018a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a4c:	4691      	mov	r9, r2
 8018a4e:	690a      	ldr	r2, [r1, #16]
 8018a50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018a54:	429a      	cmp	r2, r3
 8018a56:	bfb8      	it	lt
 8018a58:	460b      	movlt	r3, r1
 8018a5a:	460c      	mov	r4, r1
 8018a5c:	bfbc      	itt	lt
 8018a5e:	464c      	movlt	r4, r9
 8018a60:	4699      	movlt	r9, r3
 8018a62:	6927      	ldr	r7, [r4, #16]
 8018a64:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8018a68:	68a3      	ldr	r3, [r4, #8]
 8018a6a:	6861      	ldr	r1, [r4, #4]
 8018a6c:	eb07 060a 	add.w	r6, r7, sl
 8018a70:	42b3      	cmp	r3, r6
 8018a72:	b085      	sub	sp, #20
 8018a74:	bfb8      	it	lt
 8018a76:	3101      	addlt	r1, #1
 8018a78:	f7ff fe90 	bl	801879c <_Balloc>
 8018a7c:	b930      	cbnz	r0, 8018a8c <__multiply+0x44>
 8018a7e:	4602      	mov	r2, r0
 8018a80:	4b44      	ldr	r3, [pc, #272]	; (8018b94 <__multiply+0x14c>)
 8018a82:	4845      	ldr	r0, [pc, #276]	; (8018b98 <__multiply+0x150>)
 8018a84:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8018a88:	f001 fe12 	bl	801a6b0 <__assert_func>
 8018a8c:	f100 0514 	add.w	r5, r0, #20
 8018a90:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8018a94:	462b      	mov	r3, r5
 8018a96:	2200      	movs	r2, #0
 8018a98:	4543      	cmp	r3, r8
 8018a9a:	d321      	bcc.n	8018ae0 <__multiply+0x98>
 8018a9c:	f104 0314 	add.w	r3, r4, #20
 8018aa0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8018aa4:	f109 0314 	add.w	r3, r9, #20
 8018aa8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8018aac:	9202      	str	r2, [sp, #8]
 8018aae:	1b3a      	subs	r2, r7, r4
 8018ab0:	3a15      	subs	r2, #21
 8018ab2:	f022 0203 	bic.w	r2, r2, #3
 8018ab6:	3204      	adds	r2, #4
 8018ab8:	f104 0115 	add.w	r1, r4, #21
 8018abc:	428f      	cmp	r7, r1
 8018abe:	bf38      	it	cc
 8018ac0:	2204      	movcc	r2, #4
 8018ac2:	9201      	str	r2, [sp, #4]
 8018ac4:	9a02      	ldr	r2, [sp, #8]
 8018ac6:	9303      	str	r3, [sp, #12]
 8018ac8:	429a      	cmp	r2, r3
 8018aca:	d80c      	bhi.n	8018ae6 <__multiply+0x9e>
 8018acc:	2e00      	cmp	r6, #0
 8018ace:	dd03      	ble.n	8018ad8 <__multiply+0x90>
 8018ad0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8018ad4:	2b00      	cmp	r3, #0
 8018ad6:	d05b      	beq.n	8018b90 <__multiply+0x148>
 8018ad8:	6106      	str	r6, [r0, #16]
 8018ada:	b005      	add	sp, #20
 8018adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ae0:	f843 2b04 	str.w	r2, [r3], #4
 8018ae4:	e7d8      	b.n	8018a98 <__multiply+0x50>
 8018ae6:	f8b3 a000 	ldrh.w	sl, [r3]
 8018aea:	f1ba 0f00 	cmp.w	sl, #0
 8018aee:	d024      	beq.n	8018b3a <__multiply+0xf2>
 8018af0:	f104 0e14 	add.w	lr, r4, #20
 8018af4:	46a9      	mov	r9, r5
 8018af6:	f04f 0c00 	mov.w	ip, #0
 8018afa:	f85e 2b04 	ldr.w	r2, [lr], #4
 8018afe:	f8d9 1000 	ldr.w	r1, [r9]
 8018b02:	fa1f fb82 	uxth.w	fp, r2
 8018b06:	b289      	uxth	r1, r1
 8018b08:	fb0a 110b 	mla	r1, sl, fp, r1
 8018b0c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8018b10:	f8d9 2000 	ldr.w	r2, [r9]
 8018b14:	4461      	add	r1, ip
 8018b16:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8018b1a:	fb0a c20b 	mla	r2, sl, fp, ip
 8018b1e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018b22:	b289      	uxth	r1, r1
 8018b24:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018b28:	4577      	cmp	r7, lr
 8018b2a:	f849 1b04 	str.w	r1, [r9], #4
 8018b2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8018b32:	d8e2      	bhi.n	8018afa <__multiply+0xb2>
 8018b34:	9a01      	ldr	r2, [sp, #4]
 8018b36:	f845 c002 	str.w	ip, [r5, r2]
 8018b3a:	9a03      	ldr	r2, [sp, #12]
 8018b3c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8018b40:	3304      	adds	r3, #4
 8018b42:	f1b9 0f00 	cmp.w	r9, #0
 8018b46:	d021      	beq.n	8018b8c <__multiply+0x144>
 8018b48:	6829      	ldr	r1, [r5, #0]
 8018b4a:	f104 0c14 	add.w	ip, r4, #20
 8018b4e:	46ae      	mov	lr, r5
 8018b50:	f04f 0a00 	mov.w	sl, #0
 8018b54:	f8bc b000 	ldrh.w	fp, [ip]
 8018b58:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8018b5c:	fb09 220b 	mla	r2, r9, fp, r2
 8018b60:	4452      	add	r2, sl
 8018b62:	b289      	uxth	r1, r1
 8018b64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018b68:	f84e 1b04 	str.w	r1, [lr], #4
 8018b6c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018b70:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8018b74:	f8be 1000 	ldrh.w	r1, [lr]
 8018b78:	fb09 110a 	mla	r1, r9, sl, r1
 8018b7c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8018b80:	4567      	cmp	r7, ip
 8018b82:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8018b86:	d8e5      	bhi.n	8018b54 <__multiply+0x10c>
 8018b88:	9a01      	ldr	r2, [sp, #4]
 8018b8a:	50a9      	str	r1, [r5, r2]
 8018b8c:	3504      	adds	r5, #4
 8018b8e:	e799      	b.n	8018ac4 <__multiply+0x7c>
 8018b90:	3e01      	subs	r6, #1
 8018b92:	e79b      	b.n	8018acc <__multiply+0x84>
 8018b94:	0801cb71 	.word	0x0801cb71
 8018b98:	0801cb82 	.word	0x0801cb82

08018b9c <__pow5mult>:
 8018b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ba0:	4615      	mov	r5, r2
 8018ba2:	f012 0203 	ands.w	r2, r2, #3
 8018ba6:	4606      	mov	r6, r0
 8018ba8:	460f      	mov	r7, r1
 8018baa:	d007      	beq.n	8018bbc <__pow5mult+0x20>
 8018bac:	4c25      	ldr	r4, [pc, #148]	; (8018c44 <__pow5mult+0xa8>)
 8018bae:	3a01      	subs	r2, #1
 8018bb0:	2300      	movs	r3, #0
 8018bb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018bb6:	f7ff fe53 	bl	8018860 <__multadd>
 8018bba:	4607      	mov	r7, r0
 8018bbc:	10ad      	asrs	r5, r5, #2
 8018bbe:	d03d      	beq.n	8018c3c <__pow5mult+0xa0>
 8018bc0:	69f4      	ldr	r4, [r6, #28]
 8018bc2:	b97c      	cbnz	r4, 8018be4 <__pow5mult+0x48>
 8018bc4:	2010      	movs	r0, #16
 8018bc6:	f7ff fd35 	bl	8018634 <malloc>
 8018bca:	4602      	mov	r2, r0
 8018bcc:	61f0      	str	r0, [r6, #28]
 8018bce:	b928      	cbnz	r0, 8018bdc <__pow5mult+0x40>
 8018bd0:	4b1d      	ldr	r3, [pc, #116]	; (8018c48 <__pow5mult+0xac>)
 8018bd2:	481e      	ldr	r0, [pc, #120]	; (8018c4c <__pow5mult+0xb0>)
 8018bd4:	f240 11b3 	movw	r1, #435	; 0x1b3
 8018bd8:	f001 fd6a 	bl	801a6b0 <__assert_func>
 8018bdc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018be0:	6004      	str	r4, [r0, #0]
 8018be2:	60c4      	str	r4, [r0, #12]
 8018be4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8018be8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018bec:	b94c      	cbnz	r4, 8018c02 <__pow5mult+0x66>
 8018bee:	f240 2171 	movw	r1, #625	; 0x271
 8018bf2:	4630      	mov	r0, r6
 8018bf4:	f7ff ff12 	bl	8018a1c <__i2b>
 8018bf8:	2300      	movs	r3, #0
 8018bfa:	f8c8 0008 	str.w	r0, [r8, #8]
 8018bfe:	4604      	mov	r4, r0
 8018c00:	6003      	str	r3, [r0, #0]
 8018c02:	f04f 0900 	mov.w	r9, #0
 8018c06:	07eb      	lsls	r3, r5, #31
 8018c08:	d50a      	bpl.n	8018c20 <__pow5mult+0x84>
 8018c0a:	4639      	mov	r1, r7
 8018c0c:	4622      	mov	r2, r4
 8018c0e:	4630      	mov	r0, r6
 8018c10:	f7ff ff1a 	bl	8018a48 <__multiply>
 8018c14:	4639      	mov	r1, r7
 8018c16:	4680      	mov	r8, r0
 8018c18:	4630      	mov	r0, r6
 8018c1a:	f7ff fdff 	bl	801881c <_Bfree>
 8018c1e:	4647      	mov	r7, r8
 8018c20:	106d      	asrs	r5, r5, #1
 8018c22:	d00b      	beq.n	8018c3c <__pow5mult+0xa0>
 8018c24:	6820      	ldr	r0, [r4, #0]
 8018c26:	b938      	cbnz	r0, 8018c38 <__pow5mult+0x9c>
 8018c28:	4622      	mov	r2, r4
 8018c2a:	4621      	mov	r1, r4
 8018c2c:	4630      	mov	r0, r6
 8018c2e:	f7ff ff0b 	bl	8018a48 <__multiply>
 8018c32:	6020      	str	r0, [r4, #0]
 8018c34:	f8c0 9000 	str.w	r9, [r0]
 8018c38:	4604      	mov	r4, r0
 8018c3a:	e7e4      	b.n	8018c06 <__pow5mult+0x6a>
 8018c3c:	4638      	mov	r0, r7
 8018c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018c42:	bf00      	nop
 8018c44:	0801ccd0 	.word	0x0801ccd0
 8018c48:	0801cb02 	.word	0x0801cb02
 8018c4c:	0801cb82 	.word	0x0801cb82

08018c50 <__lshift>:
 8018c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c54:	460c      	mov	r4, r1
 8018c56:	6849      	ldr	r1, [r1, #4]
 8018c58:	6923      	ldr	r3, [r4, #16]
 8018c5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018c5e:	68a3      	ldr	r3, [r4, #8]
 8018c60:	4607      	mov	r7, r0
 8018c62:	4691      	mov	r9, r2
 8018c64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018c68:	f108 0601 	add.w	r6, r8, #1
 8018c6c:	42b3      	cmp	r3, r6
 8018c6e:	db0b      	blt.n	8018c88 <__lshift+0x38>
 8018c70:	4638      	mov	r0, r7
 8018c72:	f7ff fd93 	bl	801879c <_Balloc>
 8018c76:	4605      	mov	r5, r0
 8018c78:	b948      	cbnz	r0, 8018c8e <__lshift+0x3e>
 8018c7a:	4602      	mov	r2, r0
 8018c7c:	4b28      	ldr	r3, [pc, #160]	; (8018d20 <__lshift+0xd0>)
 8018c7e:	4829      	ldr	r0, [pc, #164]	; (8018d24 <__lshift+0xd4>)
 8018c80:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8018c84:	f001 fd14 	bl	801a6b0 <__assert_func>
 8018c88:	3101      	adds	r1, #1
 8018c8a:	005b      	lsls	r3, r3, #1
 8018c8c:	e7ee      	b.n	8018c6c <__lshift+0x1c>
 8018c8e:	2300      	movs	r3, #0
 8018c90:	f100 0114 	add.w	r1, r0, #20
 8018c94:	f100 0210 	add.w	r2, r0, #16
 8018c98:	4618      	mov	r0, r3
 8018c9a:	4553      	cmp	r3, sl
 8018c9c:	db33      	blt.n	8018d06 <__lshift+0xb6>
 8018c9e:	6920      	ldr	r0, [r4, #16]
 8018ca0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018ca4:	f104 0314 	add.w	r3, r4, #20
 8018ca8:	f019 091f 	ands.w	r9, r9, #31
 8018cac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018cb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018cb4:	d02b      	beq.n	8018d0e <__lshift+0xbe>
 8018cb6:	f1c9 0e20 	rsb	lr, r9, #32
 8018cba:	468a      	mov	sl, r1
 8018cbc:	2200      	movs	r2, #0
 8018cbe:	6818      	ldr	r0, [r3, #0]
 8018cc0:	fa00 f009 	lsl.w	r0, r0, r9
 8018cc4:	4310      	orrs	r0, r2
 8018cc6:	f84a 0b04 	str.w	r0, [sl], #4
 8018cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8018cce:	459c      	cmp	ip, r3
 8018cd0:	fa22 f20e 	lsr.w	r2, r2, lr
 8018cd4:	d8f3      	bhi.n	8018cbe <__lshift+0x6e>
 8018cd6:	ebac 0304 	sub.w	r3, ip, r4
 8018cda:	3b15      	subs	r3, #21
 8018cdc:	f023 0303 	bic.w	r3, r3, #3
 8018ce0:	3304      	adds	r3, #4
 8018ce2:	f104 0015 	add.w	r0, r4, #21
 8018ce6:	4584      	cmp	ip, r0
 8018ce8:	bf38      	it	cc
 8018cea:	2304      	movcc	r3, #4
 8018cec:	50ca      	str	r2, [r1, r3]
 8018cee:	b10a      	cbz	r2, 8018cf4 <__lshift+0xa4>
 8018cf0:	f108 0602 	add.w	r6, r8, #2
 8018cf4:	3e01      	subs	r6, #1
 8018cf6:	4638      	mov	r0, r7
 8018cf8:	612e      	str	r6, [r5, #16]
 8018cfa:	4621      	mov	r1, r4
 8018cfc:	f7ff fd8e 	bl	801881c <_Bfree>
 8018d00:	4628      	mov	r0, r5
 8018d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d06:	f842 0f04 	str.w	r0, [r2, #4]!
 8018d0a:	3301      	adds	r3, #1
 8018d0c:	e7c5      	b.n	8018c9a <__lshift+0x4a>
 8018d0e:	3904      	subs	r1, #4
 8018d10:	f853 2b04 	ldr.w	r2, [r3], #4
 8018d14:	f841 2f04 	str.w	r2, [r1, #4]!
 8018d18:	459c      	cmp	ip, r3
 8018d1a:	d8f9      	bhi.n	8018d10 <__lshift+0xc0>
 8018d1c:	e7ea      	b.n	8018cf4 <__lshift+0xa4>
 8018d1e:	bf00      	nop
 8018d20:	0801cb71 	.word	0x0801cb71
 8018d24:	0801cb82 	.word	0x0801cb82

08018d28 <__mcmp>:
 8018d28:	b530      	push	{r4, r5, lr}
 8018d2a:	6902      	ldr	r2, [r0, #16]
 8018d2c:	690c      	ldr	r4, [r1, #16]
 8018d2e:	1b12      	subs	r2, r2, r4
 8018d30:	d10e      	bne.n	8018d50 <__mcmp+0x28>
 8018d32:	f100 0314 	add.w	r3, r0, #20
 8018d36:	3114      	adds	r1, #20
 8018d38:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8018d3c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8018d40:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8018d44:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8018d48:	42a5      	cmp	r5, r4
 8018d4a:	d003      	beq.n	8018d54 <__mcmp+0x2c>
 8018d4c:	d305      	bcc.n	8018d5a <__mcmp+0x32>
 8018d4e:	2201      	movs	r2, #1
 8018d50:	4610      	mov	r0, r2
 8018d52:	bd30      	pop	{r4, r5, pc}
 8018d54:	4283      	cmp	r3, r0
 8018d56:	d3f3      	bcc.n	8018d40 <__mcmp+0x18>
 8018d58:	e7fa      	b.n	8018d50 <__mcmp+0x28>
 8018d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8018d5e:	e7f7      	b.n	8018d50 <__mcmp+0x28>

08018d60 <__mdiff>:
 8018d60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d64:	460c      	mov	r4, r1
 8018d66:	4606      	mov	r6, r0
 8018d68:	4611      	mov	r1, r2
 8018d6a:	4620      	mov	r0, r4
 8018d6c:	4690      	mov	r8, r2
 8018d6e:	f7ff ffdb 	bl	8018d28 <__mcmp>
 8018d72:	1e05      	subs	r5, r0, #0
 8018d74:	d110      	bne.n	8018d98 <__mdiff+0x38>
 8018d76:	4629      	mov	r1, r5
 8018d78:	4630      	mov	r0, r6
 8018d7a:	f7ff fd0f 	bl	801879c <_Balloc>
 8018d7e:	b930      	cbnz	r0, 8018d8e <__mdiff+0x2e>
 8018d80:	4b3a      	ldr	r3, [pc, #232]	; (8018e6c <__mdiff+0x10c>)
 8018d82:	4602      	mov	r2, r0
 8018d84:	f240 2137 	movw	r1, #567	; 0x237
 8018d88:	4839      	ldr	r0, [pc, #228]	; (8018e70 <__mdiff+0x110>)
 8018d8a:	f001 fc91 	bl	801a6b0 <__assert_func>
 8018d8e:	2301      	movs	r3, #1
 8018d90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018d94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d98:	bfa4      	itt	ge
 8018d9a:	4643      	movge	r3, r8
 8018d9c:	46a0      	movge	r8, r4
 8018d9e:	4630      	mov	r0, r6
 8018da0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018da4:	bfa6      	itte	ge
 8018da6:	461c      	movge	r4, r3
 8018da8:	2500      	movge	r5, #0
 8018daa:	2501      	movlt	r5, #1
 8018dac:	f7ff fcf6 	bl	801879c <_Balloc>
 8018db0:	b920      	cbnz	r0, 8018dbc <__mdiff+0x5c>
 8018db2:	4b2e      	ldr	r3, [pc, #184]	; (8018e6c <__mdiff+0x10c>)
 8018db4:	4602      	mov	r2, r0
 8018db6:	f240 2145 	movw	r1, #581	; 0x245
 8018dba:	e7e5      	b.n	8018d88 <__mdiff+0x28>
 8018dbc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018dc0:	6926      	ldr	r6, [r4, #16]
 8018dc2:	60c5      	str	r5, [r0, #12]
 8018dc4:	f104 0914 	add.w	r9, r4, #20
 8018dc8:	f108 0514 	add.w	r5, r8, #20
 8018dcc:	f100 0e14 	add.w	lr, r0, #20
 8018dd0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8018dd4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8018dd8:	f108 0210 	add.w	r2, r8, #16
 8018ddc:	46f2      	mov	sl, lr
 8018dde:	2100      	movs	r1, #0
 8018de0:	f859 3b04 	ldr.w	r3, [r9], #4
 8018de4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8018de8:	fa11 f88b 	uxtah	r8, r1, fp
 8018dec:	b299      	uxth	r1, r3
 8018dee:	0c1b      	lsrs	r3, r3, #16
 8018df0:	eba8 0801 	sub.w	r8, r8, r1
 8018df4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8018df8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018dfc:	fa1f f888 	uxth.w	r8, r8
 8018e00:	1419      	asrs	r1, r3, #16
 8018e02:	454e      	cmp	r6, r9
 8018e04:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8018e08:	f84a 3b04 	str.w	r3, [sl], #4
 8018e0c:	d8e8      	bhi.n	8018de0 <__mdiff+0x80>
 8018e0e:	1b33      	subs	r3, r6, r4
 8018e10:	3b15      	subs	r3, #21
 8018e12:	f023 0303 	bic.w	r3, r3, #3
 8018e16:	3304      	adds	r3, #4
 8018e18:	3415      	adds	r4, #21
 8018e1a:	42a6      	cmp	r6, r4
 8018e1c:	bf38      	it	cc
 8018e1e:	2304      	movcc	r3, #4
 8018e20:	441d      	add	r5, r3
 8018e22:	4473      	add	r3, lr
 8018e24:	469e      	mov	lr, r3
 8018e26:	462e      	mov	r6, r5
 8018e28:	4566      	cmp	r6, ip
 8018e2a:	d30e      	bcc.n	8018e4a <__mdiff+0xea>
 8018e2c:	f10c 0203 	add.w	r2, ip, #3
 8018e30:	1b52      	subs	r2, r2, r5
 8018e32:	f022 0203 	bic.w	r2, r2, #3
 8018e36:	3d03      	subs	r5, #3
 8018e38:	45ac      	cmp	ip, r5
 8018e3a:	bf38      	it	cc
 8018e3c:	2200      	movcc	r2, #0
 8018e3e:	4413      	add	r3, r2
 8018e40:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8018e44:	b17a      	cbz	r2, 8018e66 <__mdiff+0x106>
 8018e46:	6107      	str	r7, [r0, #16]
 8018e48:	e7a4      	b.n	8018d94 <__mdiff+0x34>
 8018e4a:	f856 8b04 	ldr.w	r8, [r6], #4
 8018e4e:	fa11 f288 	uxtah	r2, r1, r8
 8018e52:	1414      	asrs	r4, r2, #16
 8018e54:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8018e58:	b292      	uxth	r2, r2
 8018e5a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8018e5e:	f84e 2b04 	str.w	r2, [lr], #4
 8018e62:	1421      	asrs	r1, r4, #16
 8018e64:	e7e0      	b.n	8018e28 <__mdiff+0xc8>
 8018e66:	3f01      	subs	r7, #1
 8018e68:	e7ea      	b.n	8018e40 <__mdiff+0xe0>
 8018e6a:	bf00      	nop
 8018e6c:	0801cb71 	.word	0x0801cb71
 8018e70:	0801cb82 	.word	0x0801cb82

08018e74 <__ulp>:
 8018e74:	b082      	sub	sp, #8
 8018e76:	ed8d 0b00 	vstr	d0, [sp]
 8018e7a:	9a01      	ldr	r2, [sp, #4]
 8018e7c:	4b0f      	ldr	r3, [pc, #60]	; (8018ebc <__ulp+0x48>)
 8018e7e:	4013      	ands	r3, r2
 8018e80:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8018e84:	2b00      	cmp	r3, #0
 8018e86:	dc08      	bgt.n	8018e9a <__ulp+0x26>
 8018e88:	425b      	negs	r3, r3
 8018e8a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8018e8e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8018e92:	da04      	bge.n	8018e9e <__ulp+0x2a>
 8018e94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8018e98:	4113      	asrs	r3, r2
 8018e9a:	2200      	movs	r2, #0
 8018e9c:	e008      	b.n	8018eb0 <__ulp+0x3c>
 8018e9e:	f1a2 0314 	sub.w	r3, r2, #20
 8018ea2:	2b1e      	cmp	r3, #30
 8018ea4:	bfda      	itte	le
 8018ea6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8018eaa:	40da      	lsrle	r2, r3
 8018eac:	2201      	movgt	r2, #1
 8018eae:	2300      	movs	r3, #0
 8018eb0:	4619      	mov	r1, r3
 8018eb2:	4610      	mov	r0, r2
 8018eb4:	ec41 0b10 	vmov	d0, r0, r1
 8018eb8:	b002      	add	sp, #8
 8018eba:	4770      	bx	lr
 8018ebc:	7ff00000 	.word	0x7ff00000

08018ec0 <__b2d>:
 8018ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ec4:	6906      	ldr	r6, [r0, #16]
 8018ec6:	f100 0814 	add.w	r8, r0, #20
 8018eca:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8018ece:	1f37      	subs	r7, r6, #4
 8018ed0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8018ed4:	4610      	mov	r0, r2
 8018ed6:	f7ff fd53 	bl	8018980 <__hi0bits>
 8018eda:	f1c0 0320 	rsb	r3, r0, #32
 8018ede:	280a      	cmp	r0, #10
 8018ee0:	600b      	str	r3, [r1, #0]
 8018ee2:	491b      	ldr	r1, [pc, #108]	; (8018f50 <__b2d+0x90>)
 8018ee4:	dc15      	bgt.n	8018f12 <__b2d+0x52>
 8018ee6:	f1c0 0c0b 	rsb	ip, r0, #11
 8018eea:	fa22 f30c 	lsr.w	r3, r2, ip
 8018eee:	45b8      	cmp	r8, r7
 8018ef0:	ea43 0501 	orr.w	r5, r3, r1
 8018ef4:	bf34      	ite	cc
 8018ef6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018efa:	2300      	movcs	r3, #0
 8018efc:	3015      	adds	r0, #21
 8018efe:	fa02 f000 	lsl.w	r0, r2, r0
 8018f02:	fa23 f30c 	lsr.w	r3, r3, ip
 8018f06:	4303      	orrs	r3, r0
 8018f08:	461c      	mov	r4, r3
 8018f0a:	ec45 4b10 	vmov	d0, r4, r5
 8018f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018f12:	45b8      	cmp	r8, r7
 8018f14:	bf3a      	itte	cc
 8018f16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018f1a:	f1a6 0708 	subcc.w	r7, r6, #8
 8018f1e:	2300      	movcs	r3, #0
 8018f20:	380b      	subs	r0, #11
 8018f22:	d012      	beq.n	8018f4a <__b2d+0x8a>
 8018f24:	f1c0 0120 	rsb	r1, r0, #32
 8018f28:	fa23 f401 	lsr.w	r4, r3, r1
 8018f2c:	4082      	lsls	r2, r0
 8018f2e:	4322      	orrs	r2, r4
 8018f30:	4547      	cmp	r7, r8
 8018f32:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8018f36:	bf8c      	ite	hi
 8018f38:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8018f3c:	2200      	movls	r2, #0
 8018f3e:	4083      	lsls	r3, r0
 8018f40:	40ca      	lsrs	r2, r1
 8018f42:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8018f46:	4313      	orrs	r3, r2
 8018f48:	e7de      	b.n	8018f08 <__b2d+0x48>
 8018f4a:	ea42 0501 	orr.w	r5, r2, r1
 8018f4e:	e7db      	b.n	8018f08 <__b2d+0x48>
 8018f50:	3ff00000 	.word	0x3ff00000

08018f54 <__d2b>:
 8018f54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018f58:	460f      	mov	r7, r1
 8018f5a:	2101      	movs	r1, #1
 8018f5c:	ec59 8b10 	vmov	r8, r9, d0
 8018f60:	4616      	mov	r6, r2
 8018f62:	f7ff fc1b 	bl	801879c <_Balloc>
 8018f66:	4604      	mov	r4, r0
 8018f68:	b930      	cbnz	r0, 8018f78 <__d2b+0x24>
 8018f6a:	4602      	mov	r2, r0
 8018f6c:	4b24      	ldr	r3, [pc, #144]	; (8019000 <__d2b+0xac>)
 8018f6e:	4825      	ldr	r0, [pc, #148]	; (8019004 <__d2b+0xb0>)
 8018f70:	f240 310f 	movw	r1, #783	; 0x30f
 8018f74:	f001 fb9c 	bl	801a6b0 <__assert_func>
 8018f78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8018f7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018f80:	bb2d      	cbnz	r5, 8018fce <__d2b+0x7a>
 8018f82:	9301      	str	r3, [sp, #4]
 8018f84:	f1b8 0300 	subs.w	r3, r8, #0
 8018f88:	d026      	beq.n	8018fd8 <__d2b+0x84>
 8018f8a:	4668      	mov	r0, sp
 8018f8c:	9300      	str	r3, [sp, #0]
 8018f8e:	f7ff fd17 	bl	80189c0 <__lo0bits>
 8018f92:	e9dd 1200 	ldrd	r1, r2, [sp]
 8018f96:	b1e8      	cbz	r0, 8018fd4 <__d2b+0x80>
 8018f98:	f1c0 0320 	rsb	r3, r0, #32
 8018f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8018fa0:	430b      	orrs	r3, r1
 8018fa2:	40c2      	lsrs	r2, r0
 8018fa4:	6163      	str	r3, [r4, #20]
 8018fa6:	9201      	str	r2, [sp, #4]
 8018fa8:	9b01      	ldr	r3, [sp, #4]
 8018faa:	61a3      	str	r3, [r4, #24]
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	bf14      	ite	ne
 8018fb0:	2202      	movne	r2, #2
 8018fb2:	2201      	moveq	r2, #1
 8018fb4:	6122      	str	r2, [r4, #16]
 8018fb6:	b1bd      	cbz	r5, 8018fe8 <__d2b+0x94>
 8018fb8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8018fbc:	4405      	add	r5, r0
 8018fbe:	603d      	str	r5, [r7, #0]
 8018fc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018fc4:	6030      	str	r0, [r6, #0]
 8018fc6:	4620      	mov	r0, r4
 8018fc8:	b003      	add	sp, #12
 8018fca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018fce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018fd2:	e7d6      	b.n	8018f82 <__d2b+0x2e>
 8018fd4:	6161      	str	r1, [r4, #20]
 8018fd6:	e7e7      	b.n	8018fa8 <__d2b+0x54>
 8018fd8:	a801      	add	r0, sp, #4
 8018fda:	f7ff fcf1 	bl	80189c0 <__lo0bits>
 8018fde:	9b01      	ldr	r3, [sp, #4]
 8018fe0:	6163      	str	r3, [r4, #20]
 8018fe2:	3020      	adds	r0, #32
 8018fe4:	2201      	movs	r2, #1
 8018fe6:	e7e5      	b.n	8018fb4 <__d2b+0x60>
 8018fe8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018fec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018ff0:	6038      	str	r0, [r7, #0]
 8018ff2:	6918      	ldr	r0, [r3, #16]
 8018ff4:	f7ff fcc4 	bl	8018980 <__hi0bits>
 8018ff8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018ffc:	e7e2      	b.n	8018fc4 <__d2b+0x70>
 8018ffe:	bf00      	nop
 8019000:	0801cb71 	.word	0x0801cb71
 8019004:	0801cb82 	.word	0x0801cb82

08019008 <__ratio>:
 8019008:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801900c:	4688      	mov	r8, r1
 801900e:	4669      	mov	r1, sp
 8019010:	4681      	mov	r9, r0
 8019012:	f7ff ff55 	bl	8018ec0 <__b2d>
 8019016:	a901      	add	r1, sp, #4
 8019018:	4640      	mov	r0, r8
 801901a:	ec55 4b10 	vmov	r4, r5, d0
 801901e:	f7ff ff4f 	bl	8018ec0 <__b2d>
 8019022:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8019026:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801902a:	eba3 0c02 	sub.w	ip, r3, r2
 801902e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8019032:	1a9b      	subs	r3, r3, r2
 8019034:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8019038:	ec51 0b10 	vmov	r0, r1, d0
 801903c:	2b00      	cmp	r3, #0
 801903e:	bfd6      	itet	le
 8019040:	460a      	movle	r2, r1
 8019042:	462a      	movgt	r2, r5
 8019044:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8019048:	468b      	mov	fp, r1
 801904a:	462f      	mov	r7, r5
 801904c:	bfd4      	ite	le
 801904e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8019052:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8019056:	4620      	mov	r0, r4
 8019058:	ee10 2a10 	vmov	r2, s0
 801905c:	465b      	mov	r3, fp
 801905e:	4639      	mov	r1, r7
 8019060:	f7e7 fc1c 	bl	800089c <__aeabi_ddiv>
 8019064:	ec41 0b10 	vmov	d0, r0, r1
 8019068:	b003      	add	sp, #12
 801906a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801906e <__copybits>:
 801906e:	3901      	subs	r1, #1
 8019070:	b570      	push	{r4, r5, r6, lr}
 8019072:	1149      	asrs	r1, r1, #5
 8019074:	6914      	ldr	r4, [r2, #16]
 8019076:	3101      	adds	r1, #1
 8019078:	f102 0314 	add.w	r3, r2, #20
 801907c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8019080:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8019084:	1f05      	subs	r5, r0, #4
 8019086:	42a3      	cmp	r3, r4
 8019088:	d30c      	bcc.n	80190a4 <__copybits+0x36>
 801908a:	1aa3      	subs	r3, r4, r2
 801908c:	3b11      	subs	r3, #17
 801908e:	f023 0303 	bic.w	r3, r3, #3
 8019092:	3211      	adds	r2, #17
 8019094:	42a2      	cmp	r2, r4
 8019096:	bf88      	it	hi
 8019098:	2300      	movhi	r3, #0
 801909a:	4418      	add	r0, r3
 801909c:	2300      	movs	r3, #0
 801909e:	4288      	cmp	r0, r1
 80190a0:	d305      	bcc.n	80190ae <__copybits+0x40>
 80190a2:	bd70      	pop	{r4, r5, r6, pc}
 80190a4:	f853 6b04 	ldr.w	r6, [r3], #4
 80190a8:	f845 6f04 	str.w	r6, [r5, #4]!
 80190ac:	e7eb      	b.n	8019086 <__copybits+0x18>
 80190ae:	f840 3b04 	str.w	r3, [r0], #4
 80190b2:	e7f4      	b.n	801909e <__copybits+0x30>

080190b4 <__any_on>:
 80190b4:	f100 0214 	add.w	r2, r0, #20
 80190b8:	6900      	ldr	r0, [r0, #16]
 80190ba:	114b      	asrs	r3, r1, #5
 80190bc:	4298      	cmp	r0, r3
 80190be:	b510      	push	{r4, lr}
 80190c0:	db11      	blt.n	80190e6 <__any_on+0x32>
 80190c2:	dd0a      	ble.n	80190da <__any_on+0x26>
 80190c4:	f011 011f 	ands.w	r1, r1, #31
 80190c8:	d007      	beq.n	80190da <__any_on+0x26>
 80190ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80190ce:	fa24 f001 	lsr.w	r0, r4, r1
 80190d2:	fa00 f101 	lsl.w	r1, r0, r1
 80190d6:	428c      	cmp	r4, r1
 80190d8:	d10b      	bne.n	80190f2 <__any_on+0x3e>
 80190da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80190de:	4293      	cmp	r3, r2
 80190e0:	d803      	bhi.n	80190ea <__any_on+0x36>
 80190e2:	2000      	movs	r0, #0
 80190e4:	bd10      	pop	{r4, pc}
 80190e6:	4603      	mov	r3, r0
 80190e8:	e7f7      	b.n	80190da <__any_on+0x26>
 80190ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80190ee:	2900      	cmp	r1, #0
 80190f0:	d0f5      	beq.n	80190de <__any_on+0x2a>
 80190f2:	2001      	movs	r0, #1
 80190f4:	e7f6      	b.n	80190e4 <__any_on+0x30>

080190f6 <sulp>:
 80190f6:	b570      	push	{r4, r5, r6, lr}
 80190f8:	4604      	mov	r4, r0
 80190fa:	460d      	mov	r5, r1
 80190fc:	ec45 4b10 	vmov	d0, r4, r5
 8019100:	4616      	mov	r6, r2
 8019102:	f7ff feb7 	bl	8018e74 <__ulp>
 8019106:	ec51 0b10 	vmov	r0, r1, d0
 801910a:	b17e      	cbz	r6, 801912c <sulp+0x36>
 801910c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8019110:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8019114:	2b00      	cmp	r3, #0
 8019116:	dd09      	ble.n	801912c <sulp+0x36>
 8019118:	051b      	lsls	r3, r3, #20
 801911a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801911e:	2400      	movs	r4, #0
 8019120:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8019124:	4622      	mov	r2, r4
 8019126:	462b      	mov	r3, r5
 8019128:	f7e7 fa8e 	bl	8000648 <__aeabi_dmul>
 801912c:	bd70      	pop	{r4, r5, r6, pc}
	...

08019130 <_strtod_l>:
 8019130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019134:	ed2d 8b02 	vpush	{d8}
 8019138:	b09b      	sub	sp, #108	; 0x6c
 801913a:	4604      	mov	r4, r0
 801913c:	9213      	str	r2, [sp, #76]	; 0x4c
 801913e:	2200      	movs	r2, #0
 8019140:	9216      	str	r2, [sp, #88]	; 0x58
 8019142:	460d      	mov	r5, r1
 8019144:	f04f 0800 	mov.w	r8, #0
 8019148:	f04f 0900 	mov.w	r9, #0
 801914c:	460a      	mov	r2, r1
 801914e:	9215      	str	r2, [sp, #84]	; 0x54
 8019150:	7811      	ldrb	r1, [r2, #0]
 8019152:	292b      	cmp	r1, #43	; 0x2b
 8019154:	d04c      	beq.n	80191f0 <_strtod_l+0xc0>
 8019156:	d83a      	bhi.n	80191ce <_strtod_l+0x9e>
 8019158:	290d      	cmp	r1, #13
 801915a:	d834      	bhi.n	80191c6 <_strtod_l+0x96>
 801915c:	2908      	cmp	r1, #8
 801915e:	d834      	bhi.n	80191ca <_strtod_l+0x9a>
 8019160:	2900      	cmp	r1, #0
 8019162:	d03d      	beq.n	80191e0 <_strtod_l+0xb0>
 8019164:	2200      	movs	r2, #0
 8019166:	920a      	str	r2, [sp, #40]	; 0x28
 8019168:	9e15      	ldr	r6, [sp, #84]	; 0x54
 801916a:	7832      	ldrb	r2, [r6, #0]
 801916c:	2a30      	cmp	r2, #48	; 0x30
 801916e:	f040 80b4 	bne.w	80192da <_strtod_l+0x1aa>
 8019172:	7872      	ldrb	r2, [r6, #1]
 8019174:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8019178:	2a58      	cmp	r2, #88	; 0x58
 801917a:	d170      	bne.n	801925e <_strtod_l+0x12e>
 801917c:	9302      	str	r3, [sp, #8]
 801917e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019180:	9301      	str	r3, [sp, #4]
 8019182:	ab16      	add	r3, sp, #88	; 0x58
 8019184:	9300      	str	r3, [sp, #0]
 8019186:	4a8e      	ldr	r2, [pc, #568]	; (80193c0 <_strtod_l+0x290>)
 8019188:	ab17      	add	r3, sp, #92	; 0x5c
 801918a:	a915      	add	r1, sp, #84	; 0x54
 801918c:	4620      	mov	r0, r4
 801918e:	f001 fb2b 	bl	801a7e8 <__gethex>
 8019192:	f010 070f 	ands.w	r7, r0, #15
 8019196:	4605      	mov	r5, r0
 8019198:	d005      	beq.n	80191a6 <_strtod_l+0x76>
 801919a:	2f06      	cmp	r7, #6
 801919c:	d12a      	bne.n	80191f4 <_strtod_l+0xc4>
 801919e:	3601      	adds	r6, #1
 80191a0:	2300      	movs	r3, #0
 80191a2:	9615      	str	r6, [sp, #84]	; 0x54
 80191a4:	930a      	str	r3, [sp, #40]	; 0x28
 80191a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	f040 857f 	bne.w	8019cac <_strtod_l+0xb7c>
 80191ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80191b0:	b1db      	cbz	r3, 80191ea <_strtod_l+0xba>
 80191b2:	4642      	mov	r2, r8
 80191b4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80191b8:	ec43 2b10 	vmov	d0, r2, r3
 80191bc:	b01b      	add	sp, #108	; 0x6c
 80191be:	ecbd 8b02 	vpop	{d8}
 80191c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80191c6:	2920      	cmp	r1, #32
 80191c8:	d1cc      	bne.n	8019164 <_strtod_l+0x34>
 80191ca:	3201      	adds	r2, #1
 80191cc:	e7bf      	b.n	801914e <_strtod_l+0x1e>
 80191ce:	292d      	cmp	r1, #45	; 0x2d
 80191d0:	d1c8      	bne.n	8019164 <_strtod_l+0x34>
 80191d2:	2101      	movs	r1, #1
 80191d4:	910a      	str	r1, [sp, #40]	; 0x28
 80191d6:	1c51      	adds	r1, r2, #1
 80191d8:	9115      	str	r1, [sp, #84]	; 0x54
 80191da:	7852      	ldrb	r2, [r2, #1]
 80191dc:	2a00      	cmp	r2, #0
 80191de:	d1c3      	bne.n	8019168 <_strtod_l+0x38>
 80191e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80191e2:	9515      	str	r5, [sp, #84]	; 0x54
 80191e4:	2b00      	cmp	r3, #0
 80191e6:	f040 855f 	bne.w	8019ca8 <_strtod_l+0xb78>
 80191ea:	4642      	mov	r2, r8
 80191ec:	464b      	mov	r3, r9
 80191ee:	e7e3      	b.n	80191b8 <_strtod_l+0x88>
 80191f0:	2100      	movs	r1, #0
 80191f2:	e7ef      	b.n	80191d4 <_strtod_l+0xa4>
 80191f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80191f6:	b13a      	cbz	r2, 8019208 <_strtod_l+0xd8>
 80191f8:	2135      	movs	r1, #53	; 0x35
 80191fa:	a818      	add	r0, sp, #96	; 0x60
 80191fc:	f7ff ff37 	bl	801906e <__copybits>
 8019200:	9916      	ldr	r1, [sp, #88]	; 0x58
 8019202:	4620      	mov	r0, r4
 8019204:	f7ff fb0a 	bl	801881c <_Bfree>
 8019208:	3f01      	subs	r7, #1
 801920a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801920c:	2f04      	cmp	r7, #4
 801920e:	d806      	bhi.n	801921e <_strtod_l+0xee>
 8019210:	e8df f007 	tbb	[pc, r7]
 8019214:	201d0314 	.word	0x201d0314
 8019218:	14          	.byte	0x14
 8019219:	00          	.byte	0x00
 801921a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 801921e:	05e9      	lsls	r1, r5, #23
 8019220:	bf48      	it	mi
 8019222:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8019226:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801922a:	0d1b      	lsrs	r3, r3, #20
 801922c:	051b      	lsls	r3, r3, #20
 801922e:	2b00      	cmp	r3, #0
 8019230:	d1b9      	bne.n	80191a6 <_strtod_l+0x76>
 8019232:	f7fe faf7 	bl	8017824 <__errno>
 8019236:	2322      	movs	r3, #34	; 0x22
 8019238:	6003      	str	r3, [r0, #0]
 801923a:	e7b4      	b.n	80191a6 <_strtod_l+0x76>
 801923c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8019240:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8019244:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8019248:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801924c:	e7e7      	b.n	801921e <_strtod_l+0xee>
 801924e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80193c8 <_strtod_l+0x298>
 8019252:	e7e4      	b.n	801921e <_strtod_l+0xee>
 8019254:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8019258:	f04f 38ff 	mov.w	r8, #4294967295
 801925c:	e7df      	b.n	801921e <_strtod_l+0xee>
 801925e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019260:	1c5a      	adds	r2, r3, #1
 8019262:	9215      	str	r2, [sp, #84]	; 0x54
 8019264:	785b      	ldrb	r3, [r3, #1]
 8019266:	2b30      	cmp	r3, #48	; 0x30
 8019268:	d0f9      	beq.n	801925e <_strtod_l+0x12e>
 801926a:	2b00      	cmp	r3, #0
 801926c:	d09b      	beq.n	80191a6 <_strtod_l+0x76>
 801926e:	2301      	movs	r3, #1
 8019270:	f04f 0a00 	mov.w	sl, #0
 8019274:	9304      	str	r3, [sp, #16]
 8019276:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019278:	930b      	str	r3, [sp, #44]	; 0x2c
 801927a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801927e:	46d3      	mov	fp, sl
 8019280:	220a      	movs	r2, #10
 8019282:	9815      	ldr	r0, [sp, #84]	; 0x54
 8019284:	7806      	ldrb	r6, [r0, #0]
 8019286:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801928a:	b2d9      	uxtb	r1, r3
 801928c:	2909      	cmp	r1, #9
 801928e:	d926      	bls.n	80192de <_strtod_l+0x1ae>
 8019290:	494c      	ldr	r1, [pc, #304]	; (80193c4 <_strtod_l+0x294>)
 8019292:	2201      	movs	r2, #1
 8019294:	f001 f9c0 	bl	801a618 <strncmp>
 8019298:	2800      	cmp	r0, #0
 801929a:	d030      	beq.n	80192fe <_strtod_l+0x1ce>
 801929c:	2000      	movs	r0, #0
 801929e:	4632      	mov	r2, r6
 80192a0:	9005      	str	r0, [sp, #20]
 80192a2:	465e      	mov	r6, fp
 80192a4:	4603      	mov	r3, r0
 80192a6:	2a65      	cmp	r2, #101	; 0x65
 80192a8:	d001      	beq.n	80192ae <_strtod_l+0x17e>
 80192aa:	2a45      	cmp	r2, #69	; 0x45
 80192ac:	d113      	bne.n	80192d6 <_strtod_l+0x1a6>
 80192ae:	b91e      	cbnz	r6, 80192b8 <_strtod_l+0x188>
 80192b0:	9a04      	ldr	r2, [sp, #16]
 80192b2:	4302      	orrs	r2, r0
 80192b4:	d094      	beq.n	80191e0 <_strtod_l+0xb0>
 80192b6:	2600      	movs	r6, #0
 80192b8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80192ba:	1c6a      	adds	r2, r5, #1
 80192bc:	9215      	str	r2, [sp, #84]	; 0x54
 80192be:	786a      	ldrb	r2, [r5, #1]
 80192c0:	2a2b      	cmp	r2, #43	; 0x2b
 80192c2:	d074      	beq.n	80193ae <_strtod_l+0x27e>
 80192c4:	2a2d      	cmp	r2, #45	; 0x2d
 80192c6:	d078      	beq.n	80193ba <_strtod_l+0x28a>
 80192c8:	f04f 0c00 	mov.w	ip, #0
 80192cc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80192d0:	2909      	cmp	r1, #9
 80192d2:	d97f      	bls.n	80193d4 <_strtod_l+0x2a4>
 80192d4:	9515      	str	r5, [sp, #84]	; 0x54
 80192d6:	2700      	movs	r7, #0
 80192d8:	e09e      	b.n	8019418 <_strtod_l+0x2e8>
 80192da:	2300      	movs	r3, #0
 80192dc:	e7c8      	b.n	8019270 <_strtod_l+0x140>
 80192de:	f1bb 0f08 	cmp.w	fp, #8
 80192e2:	bfd8      	it	le
 80192e4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80192e6:	f100 0001 	add.w	r0, r0, #1
 80192ea:	bfda      	itte	le
 80192ec:	fb02 3301 	mlale	r3, r2, r1, r3
 80192f0:	9309      	strle	r3, [sp, #36]	; 0x24
 80192f2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80192f6:	f10b 0b01 	add.w	fp, fp, #1
 80192fa:	9015      	str	r0, [sp, #84]	; 0x54
 80192fc:	e7c1      	b.n	8019282 <_strtod_l+0x152>
 80192fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019300:	1c5a      	adds	r2, r3, #1
 8019302:	9215      	str	r2, [sp, #84]	; 0x54
 8019304:	785a      	ldrb	r2, [r3, #1]
 8019306:	f1bb 0f00 	cmp.w	fp, #0
 801930a:	d037      	beq.n	801937c <_strtod_l+0x24c>
 801930c:	9005      	str	r0, [sp, #20]
 801930e:	465e      	mov	r6, fp
 8019310:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8019314:	2b09      	cmp	r3, #9
 8019316:	d912      	bls.n	801933e <_strtod_l+0x20e>
 8019318:	2301      	movs	r3, #1
 801931a:	e7c4      	b.n	80192a6 <_strtod_l+0x176>
 801931c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801931e:	1c5a      	adds	r2, r3, #1
 8019320:	9215      	str	r2, [sp, #84]	; 0x54
 8019322:	785a      	ldrb	r2, [r3, #1]
 8019324:	3001      	adds	r0, #1
 8019326:	2a30      	cmp	r2, #48	; 0x30
 8019328:	d0f8      	beq.n	801931c <_strtod_l+0x1ec>
 801932a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801932e:	2b08      	cmp	r3, #8
 8019330:	f200 84c1 	bhi.w	8019cb6 <_strtod_l+0xb86>
 8019334:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019336:	9005      	str	r0, [sp, #20]
 8019338:	2000      	movs	r0, #0
 801933a:	930b      	str	r3, [sp, #44]	; 0x2c
 801933c:	4606      	mov	r6, r0
 801933e:	3a30      	subs	r2, #48	; 0x30
 8019340:	f100 0301 	add.w	r3, r0, #1
 8019344:	d014      	beq.n	8019370 <_strtod_l+0x240>
 8019346:	9905      	ldr	r1, [sp, #20]
 8019348:	4419      	add	r1, r3
 801934a:	9105      	str	r1, [sp, #20]
 801934c:	4633      	mov	r3, r6
 801934e:	eb00 0c06 	add.w	ip, r0, r6
 8019352:	210a      	movs	r1, #10
 8019354:	4563      	cmp	r3, ip
 8019356:	d113      	bne.n	8019380 <_strtod_l+0x250>
 8019358:	1833      	adds	r3, r6, r0
 801935a:	2b08      	cmp	r3, #8
 801935c:	f106 0601 	add.w	r6, r6, #1
 8019360:	4406      	add	r6, r0
 8019362:	dc1a      	bgt.n	801939a <_strtod_l+0x26a>
 8019364:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019366:	230a      	movs	r3, #10
 8019368:	fb03 2301 	mla	r3, r3, r1, r2
 801936c:	9309      	str	r3, [sp, #36]	; 0x24
 801936e:	2300      	movs	r3, #0
 8019370:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8019372:	1c51      	adds	r1, r2, #1
 8019374:	9115      	str	r1, [sp, #84]	; 0x54
 8019376:	7852      	ldrb	r2, [r2, #1]
 8019378:	4618      	mov	r0, r3
 801937a:	e7c9      	b.n	8019310 <_strtod_l+0x1e0>
 801937c:	4658      	mov	r0, fp
 801937e:	e7d2      	b.n	8019326 <_strtod_l+0x1f6>
 8019380:	2b08      	cmp	r3, #8
 8019382:	f103 0301 	add.w	r3, r3, #1
 8019386:	dc03      	bgt.n	8019390 <_strtod_l+0x260>
 8019388:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801938a:	434f      	muls	r7, r1
 801938c:	9709      	str	r7, [sp, #36]	; 0x24
 801938e:	e7e1      	b.n	8019354 <_strtod_l+0x224>
 8019390:	2b10      	cmp	r3, #16
 8019392:	bfd8      	it	le
 8019394:	fb01 fa0a 	mulle.w	sl, r1, sl
 8019398:	e7dc      	b.n	8019354 <_strtod_l+0x224>
 801939a:	2e10      	cmp	r6, #16
 801939c:	bfdc      	itt	le
 801939e:	230a      	movle	r3, #10
 80193a0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80193a4:	e7e3      	b.n	801936e <_strtod_l+0x23e>
 80193a6:	2300      	movs	r3, #0
 80193a8:	9305      	str	r3, [sp, #20]
 80193aa:	2301      	movs	r3, #1
 80193ac:	e780      	b.n	80192b0 <_strtod_l+0x180>
 80193ae:	f04f 0c00 	mov.w	ip, #0
 80193b2:	1caa      	adds	r2, r5, #2
 80193b4:	9215      	str	r2, [sp, #84]	; 0x54
 80193b6:	78aa      	ldrb	r2, [r5, #2]
 80193b8:	e788      	b.n	80192cc <_strtod_l+0x19c>
 80193ba:	f04f 0c01 	mov.w	ip, #1
 80193be:	e7f8      	b.n	80193b2 <_strtod_l+0x282>
 80193c0:	0801cce0 	.word	0x0801cce0
 80193c4:	0801ccdc 	.word	0x0801ccdc
 80193c8:	7ff00000 	.word	0x7ff00000
 80193cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80193ce:	1c51      	adds	r1, r2, #1
 80193d0:	9115      	str	r1, [sp, #84]	; 0x54
 80193d2:	7852      	ldrb	r2, [r2, #1]
 80193d4:	2a30      	cmp	r2, #48	; 0x30
 80193d6:	d0f9      	beq.n	80193cc <_strtod_l+0x29c>
 80193d8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80193dc:	2908      	cmp	r1, #8
 80193de:	f63f af7a 	bhi.w	80192d6 <_strtod_l+0x1a6>
 80193e2:	3a30      	subs	r2, #48	; 0x30
 80193e4:	9208      	str	r2, [sp, #32]
 80193e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80193e8:	920c      	str	r2, [sp, #48]	; 0x30
 80193ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80193ec:	1c57      	adds	r7, r2, #1
 80193ee:	9715      	str	r7, [sp, #84]	; 0x54
 80193f0:	7852      	ldrb	r2, [r2, #1]
 80193f2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80193f6:	f1be 0f09 	cmp.w	lr, #9
 80193fa:	d938      	bls.n	801946e <_strtod_l+0x33e>
 80193fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80193fe:	1a7f      	subs	r7, r7, r1
 8019400:	2f08      	cmp	r7, #8
 8019402:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8019406:	dc03      	bgt.n	8019410 <_strtod_l+0x2e0>
 8019408:	9908      	ldr	r1, [sp, #32]
 801940a:	428f      	cmp	r7, r1
 801940c:	bfa8      	it	ge
 801940e:	460f      	movge	r7, r1
 8019410:	f1bc 0f00 	cmp.w	ip, #0
 8019414:	d000      	beq.n	8019418 <_strtod_l+0x2e8>
 8019416:	427f      	negs	r7, r7
 8019418:	2e00      	cmp	r6, #0
 801941a:	d14f      	bne.n	80194bc <_strtod_l+0x38c>
 801941c:	9904      	ldr	r1, [sp, #16]
 801941e:	4301      	orrs	r1, r0
 8019420:	f47f aec1 	bne.w	80191a6 <_strtod_l+0x76>
 8019424:	2b00      	cmp	r3, #0
 8019426:	f47f aedb 	bne.w	80191e0 <_strtod_l+0xb0>
 801942a:	2a69      	cmp	r2, #105	; 0x69
 801942c:	d029      	beq.n	8019482 <_strtod_l+0x352>
 801942e:	dc26      	bgt.n	801947e <_strtod_l+0x34e>
 8019430:	2a49      	cmp	r2, #73	; 0x49
 8019432:	d026      	beq.n	8019482 <_strtod_l+0x352>
 8019434:	2a4e      	cmp	r2, #78	; 0x4e
 8019436:	f47f aed3 	bne.w	80191e0 <_strtod_l+0xb0>
 801943a:	499b      	ldr	r1, [pc, #620]	; (80196a8 <_strtod_l+0x578>)
 801943c:	a815      	add	r0, sp, #84	; 0x54
 801943e:	f001 fc13 	bl	801ac68 <__match>
 8019442:	2800      	cmp	r0, #0
 8019444:	f43f aecc 	beq.w	80191e0 <_strtod_l+0xb0>
 8019448:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801944a:	781b      	ldrb	r3, [r3, #0]
 801944c:	2b28      	cmp	r3, #40	; 0x28
 801944e:	d12f      	bne.n	80194b0 <_strtod_l+0x380>
 8019450:	4996      	ldr	r1, [pc, #600]	; (80196ac <_strtod_l+0x57c>)
 8019452:	aa18      	add	r2, sp, #96	; 0x60
 8019454:	a815      	add	r0, sp, #84	; 0x54
 8019456:	f001 fc1b 	bl	801ac90 <__hexnan>
 801945a:	2805      	cmp	r0, #5
 801945c:	d128      	bne.n	80194b0 <_strtod_l+0x380>
 801945e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8019460:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8019464:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8019468:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801946c:	e69b      	b.n	80191a6 <_strtod_l+0x76>
 801946e:	9f08      	ldr	r7, [sp, #32]
 8019470:	210a      	movs	r1, #10
 8019472:	fb01 2107 	mla	r1, r1, r7, r2
 8019476:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801947a:	9208      	str	r2, [sp, #32]
 801947c:	e7b5      	b.n	80193ea <_strtod_l+0x2ba>
 801947e:	2a6e      	cmp	r2, #110	; 0x6e
 8019480:	e7d9      	b.n	8019436 <_strtod_l+0x306>
 8019482:	498b      	ldr	r1, [pc, #556]	; (80196b0 <_strtod_l+0x580>)
 8019484:	a815      	add	r0, sp, #84	; 0x54
 8019486:	f001 fbef 	bl	801ac68 <__match>
 801948a:	2800      	cmp	r0, #0
 801948c:	f43f aea8 	beq.w	80191e0 <_strtod_l+0xb0>
 8019490:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019492:	4988      	ldr	r1, [pc, #544]	; (80196b4 <_strtod_l+0x584>)
 8019494:	3b01      	subs	r3, #1
 8019496:	a815      	add	r0, sp, #84	; 0x54
 8019498:	9315      	str	r3, [sp, #84]	; 0x54
 801949a:	f001 fbe5 	bl	801ac68 <__match>
 801949e:	b910      	cbnz	r0, 80194a6 <_strtod_l+0x376>
 80194a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80194a2:	3301      	adds	r3, #1
 80194a4:	9315      	str	r3, [sp, #84]	; 0x54
 80194a6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80196c4 <_strtod_l+0x594>
 80194aa:	f04f 0800 	mov.w	r8, #0
 80194ae:	e67a      	b.n	80191a6 <_strtod_l+0x76>
 80194b0:	4881      	ldr	r0, [pc, #516]	; (80196b8 <_strtod_l+0x588>)
 80194b2:	f001 f8f5 	bl	801a6a0 <nan>
 80194b6:	ec59 8b10 	vmov	r8, r9, d0
 80194ba:	e674      	b.n	80191a6 <_strtod_l+0x76>
 80194bc:	9b05      	ldr	r3, [sp, #20]
 80194be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80194c0:	1afb      	subs	r3, r7, r3
 80194c2:	f1bb 0f00 	cmp.w	fp, #0
 80194c6:	bf08      	it	eq
 80194c8:	46b3      	moveq	fp, r6
 80194ca:	2e10      	cmp	r6, #16
 80194cc:	9308      	str	r3, [sp, #32]
 80194ce:	4635      	mov	r5, r6
 80194d0:	bfa8      	it	ge
 80194d2:	2510      	movge	r5, #16
 80194d4:	f7e7 f83e 	bl	8000554 <__aeabi_ui2d>
 80194d8:	2e09      	cmp	r6, #9
 80194da:	4680      	mov	r8, r0
 80194dc:	4689      	mov	r9, r1
 80194de:	dd13      	ble.n	8019508 <_strtod_l+0x3d8>
 80194e0:	4b76      	ldr	r3, [pc, #472]	; (80196bc <_strtod_l+0x58c>)
 80194e2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80194e6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80194ea:	f7e7 f8ad 	bl	8000648 <__aeabi_dmul>
 80194ee:	4680      	mov	r8, r0
 80194f0:	4650      	mov	r0, sl
 80194f2:	4689      	mov	r9, r1
 80194f4:	f7e7 f82e 	bl	8000554 <__aeabi_ui2d>
 80194f8:	4602      	mov	r2, r0
 80194fa:	460b      	mov	r3, r1
 80194fc:	4640      	mov	r0, r8
 80194fe:	4649      	mov	r1, r9
 8019500:	f7e6 feec 	bl	80002dc <__adddf3>
 8019504:	4680      	mov	r8, r0
 8019506:	4689      	mov	r9, r1
 8019508:	2e0f      	cmp	r6, #15
 801950a:	dc38      	bgt.n	801957e <_strtod_l+0x44e>
 801950c:	9b08      	ldr	r3, [sp, #32]
 801950e:	2b00      	cmp	r3, #0
 8019510:	f43f ae49 	beq.w	80191a6 <_strtod_l+0x76>
 8019514:	dd24      	ble.n	8019560 <_strtod_l+0x430>
 8019516:	2b16      	cmp	r3, #22
 8019518:	dc0b      	bgt.n	8019532 <_strtod_l+0x402>
 801951a:	4968      	ldr	r1, [pc, #416]	; (80196bc <_strtod_l+0x58c>)
 801951c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8019520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019524:	4642      	mov	r2, r8
 8019526:	464b      	mov	r3, r9
 8019528:	f7e7 f88e 	bl	8000648 <__aeabi_dmul>
 801952c:	4680      	mov	r8, r0
 801952e:	4689      	mov	r9, r1
 8019530:	e639      	b.n	80191a6 <_strtod_l+0x76>
 8019532:	9a08      	ldr	r2, [sp, #32]
 8019534:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8019538:	4293      	cmp	r3, r2
 801953a:	db20      	blt.n	801957e <_strtod_l+0x44e>
 801953c:	4c5f      	ldr	r4, [pc, #380]	; (80196bc <_strtod_l+0x58c>)
 801953e:	f1c6 060f 	rsb	r6, r6, #15
 8019542:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8019546:	4642      	mov	r2, r8
 8019548:	464b      	mov	r3, r9
 801954a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801954e:	f7e7 f87b 	bl	8000648 <__aeabi_dmul>
 8019552:	9b08      	ldr	r3, [sp, #32]
 8019554:	1b9e      	subs	r6, r3, r6
 8019556:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 801955a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801955e:	e7e3      	b.n	8019528 <_strtod_l+0x3f8>
 8019560:	9b08      	ldr	r3, [sp, #32]
 8019562:	3316      	adds	r3, #22
 8019564:	db0b      	blt.n	801957e <_strtod_l+0x44e>
 8019566:	9b05      	ldr	r3, [sp, #20]
 8019568:	1bdf      	subs	r7, r3, r7
 801956a:	4b54      	ldr	r3, [pc, #336]	; (80196bc <_strtod_l+0x58c>)
 801956c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8019570:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019574:	4640      	mov	r0, r8
 8019576:	4649      	mov	r1, r9
 8019578:	f7e7 f990 	bl	800089c <__aeabi_ddiv>
 801957c:	e7d6      	b.n	801952c <_strtod_l+0x3fc>
 801957e:	9b08      	ldr	r3, [sp, #32]
 8019580:	1b75      	subs	r5, r6, r5
 8019582:	441d      	add	r5, r3
 8019584:	2d00      	cmp	r5, #0
 8019586:	dd70      	ble.n	801966a <_strtod_l+0x53a>
 8019588:	f015 030f 	ands.w	r3, r5, #15
 801958c:	d00a      	beq.n	80195a4 <_strtod_l+0x474>
 801958e:	494b      	ldr	r1, [pc, #300]	; (80196bc <_strtod_l+0x58c>)
 8019590:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8019594:	4642      	mov	r2, r8
 8019596:	464b      	mov	r3, r9
 8019598:	e9d1 0100 	ldrd	r0, r1, [r1]
 801959c:	f7e7 f854 	bl	8000648 <__aeabi_dmul>
 80195a0:	4680      	mov	r8, r0
 80195a2:	4689      	mov	r9, r1
 80195a4:	f035 050f 	bics.w	r5, r5, #15
 80195a8:	d04d      	beq.n	8019646 <_strtod_l+0x516>
 80195aa:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80195ae:	dd22      	ble.n	80195f6 <_strtod_l+0x4c6>
 80195b0:	2500      	movs	r5, #0
 80195b2:	46ab      	mov	fp, r5
 80195b4:	9509      	str	r5, [sp, #36]	; 0x24
 80195b6:	9505      	str	r5, [sp, #20]
 80195b8:	2322      	movs	r3, #34	; 0x22
 80195ba:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80196c4 <_strtod_l+0x594>
 80195be:	6023      	str	r3, [r4, #0]
 80195c0:	f04f 0800 	mov.w	r8, #0
 80195c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80195c6:	2b00      	cmp	r3, #0
 80195c8:	f43f aded 	beq.w	80191a6 <_strtod_l+0x76>
 80195cc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80195ce:	4620      	mov	r0, r4
 80195d0:	f7ff f924 	bl	801881c <_Bfree>
 80195d4:	9905      	ldr	r1, [sp, #20]
 80195d6:	4620      	mov	r0, r4
 80195d8:	f7ff f920 	bl	801881c <_Bfree>
 80195dc:	4659      	mov	r1, fp
 80195de:	4620      	mov	r0, r4
 80195e0:	f7ff f91c 	bl	801881c <_Bfree>
 80195e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80195e6:	4620      	mov	r0, r4
 80195e8:	f7ff f918 	bl	801881c <_Bfree>
 80195ec:	4629      	mov	r1, r5
 80195ee:	4620      	mov	r0, r4
 80195f0:	f7ff f914 	bl	801881c <_Bfree>
 80195f4:	e5d7      	b.n	80191a6 <_strtod_l+0x76>
 80195f6:	4b32      	ldr	r3, [pc, #200]	; (80196c0 <_strtod_l+0x590>)
 80195f8:	9304      	str	r3, [sp, #16]
 80195fa:	2300      	movs	r3, #0
 80195fc:	112d      	asrs	r5, r5, #4
 80195fe:	4640      	mov	r0, r8
 8019600:	4649      	mov	r1, r9
 8019602:	469a      	mov	sl, r3
 8019604:	2d01      	cmp	r5, #1
 8019606:	dc21      	bgt.n	801964c <_strtod_l+0x51c>
 8019608:	b10b      	cbz	r3, 801960e <_strtod_l+0x4de>
 801960a:	4680      	mov	r8, r0
 801960c:	4689      	mov	r9, r1
 801960e:	492c      	ldr	r1, [pc, #176]	; (80196c0 <_strtod_l+0x590>)
 8019610:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8019614:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8019618:	4642      	mov	r2, r8
 801961a:	464b      	mov	r3, r9
 801961c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019620:	f7e7 f812 	bl	8000648 <__aeabi_dmul>
 8019624:	4b27      	ldr	r3, [pc, #156]	; (80196c4 <_strtod_l+0x594>)
 8019626:	460a      	mov	r2, r1
 8019628:	400b      	ands	r3, r1
 801962a:	4927      	ldr	r1, [pc, #156]	; (80196c8 <_strtod_l+0x598>)
 801962c:	428b      	cmp	r3, r1
 801962e:	4680      	mov	r8, r0
 8019630:	d8be      	bhi.n	80195b0 <_strtod_l+0x480>
 8019632:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8019636:	428b      	cmp	r3, r1
 8019638:	bf86      	itte	hi
 801963a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80196cc <_strtod_l+0x59c>
 801963e:	f04f 38ff 	movhi.w	r8, #4294967295
 8019642:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8019646:	2300      	movs	r3, #0
 8019648:	9304      	str	r3, [sp, #16]
 801964a:	e07b      	b.n	8019744 <_strtod_l+0x614>
 801964c:	07ea      	lsls	r2, r5, #31
 801964e:	d505      	bpl.n	801965c <_strtod_l+0x52c>
 8019650:	9b04      	ldr	r3, [sp, #16]
 8019652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019656:	f7e6 fff7 	bl	8000648 <__aeabi_dmul>
 801965a:	2301      	movs	r3, #1
 801965c:	9a04      	ldr	r2, [sp, #16]
 801965e:	3208      	adds	r2, #8
 8019660:	f10a 0a01 	add.w	sl, sl, #1
 8019664:	106d      	asrs	r5, r5, #1
 8019666:	9204      	str	r2, [sp, #16]
 8019668:	e7cc      	b.n	8019604 <_strtod_l+0x4d4>
 801966a:	d0ec      	beq.n	8019646 <_strtod_l+0x516>
 801966c:	426d      	negs	r5, r5
 801966e:	f015 020f 	ands.w	r2, r5, #15
 8019672:	d00a      	beq.n	801968a <_strtod_l+0x55a>
 8019674:	4b11      	ldr	r3, [pc, #68]	; (80196bc <_strtod_l+0x58c>)
 8019676:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801967a:	4640      	mov	r0, r8
 801967c:	4649      	mov	r1, r9
 801967e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019682:	f7e7 f90b 	bl	800089c <__aeabi_ddiv>
 8019686:	4680      	mov	r8, r0
 8019688:	4689      	mov	r9, r1
 801968a:	112d      	asrs	r5, r5, #4
 801968c:	d0db      	beq.n	8019646 <_strtod_l+0x516>
 801968e:	2d1f      	cmp	r5, #31
 8019690:	dd1e      	ble.n	80196d0 <_strtod_l+0x5a0>
 8019692:	2500      	movs	r5, #0
 8019694:	46ab      	mov	fp, r5
 8019696:	9509      	str	r5, [sp, #36]	; 0x24
 8019698:	9505      	str	r5, [sp, #20]
 801969a:	2322      	movs	r3, #34	; 0x22
 801969c:	f04f 0800 	mov.w	r8, #0
 80196a0:	f04f 0900 	mov.w	r9, #0
 80196a4:	6023      	str	r3, [r4, #0]
 80196a6:	e78d      	b.n	80195c4 <_strtod_l+0x494>
 80196a8:	0801cac9 	.word	0x0801cac9
 80196ac:	0801ccf4 	.word	0x0801ccf4
 80196b0:	0801cac1 	.word	0x0801cac1
 80196b4:	0801caf8 	.word	0x0801caf8
 80196b8:	0801ce85 	.word	0x0801ce85
 80196bc:	0801cc08 	.word	0x0801cc08
 80196c0:	0801cbe0 	.word	0x0801cbe0
 80196c4:	7ff00000 	.word	0x7ff00000
 80196c8:	7ca00000 	.word	0x7ca00000
 80196cc:	7fefffff 	.word	0x7fefffff
 80196d0:	f015 0310 	ands.w	r3, r5, #16
 80196d4:	bf18      	it	ne
 80196d6:	236a      	movne	r3, #106	; 0x6a
 80196d8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8019a7c <_strtod_l+0x94c>
 80196dc:	9304      	str	r3, [sp, #16]
 80196de:	4640      	mov	r0, r8
 80196e0:	4649      	mov	r1, r9
 80196e2:	2300      	movs	r3, #0
 80196e4:	07ea      	lsls	r2, r5, #31
 80196e6:	d504      	bpl.n	80196f2 <_strtod_l+0x5c2>
 80196e8:	e9da 2300 	ldrd	r2, r3, [sl]
 80196ec:	f7e6 ffac 	bl	8000648 <__aeabi_dmul>
 80196f0:	2301      	movs	r3, #1
 80196f2:	106d      	asrs	r5, r5, #1
 80196f4:	f10a 0a08 	add.w	sl, sl, #8
 80196f8:	d1f4      	bne.n	80196e4 <_strtod_l+0x5b4>
 80196fa:	b10b      	cbz	r3, 8019700 <_strtod_l+0x5d0>
 80196fc:	4680      	mov	r8, r0
 80196fe:	4689      	mov	r9, r1
 8019700:	9b04      	ldr	r3, [sp, #16]
 8019702:	b1bb      	cbz	r3, 8019734 <_strtod_l+0x604>
 8019704:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8019708:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801970c:	2b00      	cmp	r3, #0
 801970e:	4649      	mov	r1, r9
 8019710:	dd10      	ble.n	8019734 <_strtod_l+0x604>
 8019712:	2b1f      	cmp	r3, #31
 8019714:	f340 811e 	ble.w	8019954 <_strtod_l+0x824>
 8019718:	2b34      	cmp	r3, #52	; 0x34
 801971a:	bfde      	ittt	le
 801971c:	f04f 33ff 	movle.w	r3, #4294967295
 8019720:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8019724:	4093      	lslle	r3, r2
 8019726:	f04f 0800 	mov.w	r8, #0
 801972a:	bfcc      	ite	gt
 801972c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8019730:	ea03 0901 	andle.w	r9, r3, r1
 8019734:	2200      	movs	r2, #0
 8019736:	2300      	movs	r3, #0
 8019738:	4640      	mov	r0, r8
 801973a:	4649      	mov	r1, r9
 801973c:	f7e7 f9ec 	bl	8000b18 <__aeabi_dcmpeq>
 8019740:	2800      	cmp	r0, #0
 8019742:	d1a6      	bne.n	8019692 <_strtod_l+0x562>
 8019744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019746:	9300      	str	r3, [sp, #0]
 8019748:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801974a:	4633      	mov	r3, r6
 801974c:	465a      	mov	r2, fp
 801974e:	4620      	mov	r0, r4
 8019750:	f7ff f8cc 	bl	80188ec <__s2b>
 8019754:	9009      	str	r0, [sp, #36]	; 0x24
 8019756:	2800      	cmp	r0, #0
 8019758:	f43f af2a 	beq.w	80195b0 <_strtod_l+0x480>
 801975c:	9a08      	ldr	r2, [sp, #32]
 801975e:	9b05      	ldr	r3, [sp, #20]
 8019760:	2a00      	cmp	r2, #0
 8019762:	eba3 0307 	sub.w	r3, r3, r7
 8019766:	bfa8      	it	ge
 8019768:	2300      	movge	r3, #0
 801976a:	930c      	str	r3, [sp, #48]	; 0x30
 801976c:	2500      	movs	r5, #0
 801976e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8019772:	9312      	str	r3, [sp, #72]	; 0x48
 8019774:	46ab      	mov	fp, r5
 8019776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019778:	4620      	mov	r0, r4
 801977a:	6859      	ldr	r1, [r3, #4]
 801977c:	f7ff f80e 	bl	801879c <_Balloc>
 8019780:	9005      	str	r0, [sp, #20]
 8019782:	2800      	cmp	r0, #0
 8019784:	f43f af18 	beq.w	80195b8 <_strtod_l+0x488>
 8019788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801978a:	691a      	ldr	r2, [r3, #16]
 801978c:	3202      	adds	r2, #2
 801978e:	f103 010c 	add.w	r1, r3, #12
 8019792:	0092      	lsls	r2, r2, #2
 8019794:	300c      	adds	r0, #12
 8019796:	f7fe f872 	bl	801787e <memcpy>
 801979a:	ec49 8b10 	vmov	d0, r8, r9
 801979e:	aa18      	add	r2, sp, #96	; 0x60
 80197a0:	a917      	add	r1, sp, #92	; 0x5c
 80197a2:	4620      	mov	r0, r4
 80197a4:	f7ff fbd6 	bl	8018f54 <__d2b>
 80197a8:	ec49 8b18 	vmov	d8, r8, r9
 80197ac:	9016      	str	r0, [sp, #88]	; 0x58
 80197ae:	2800      	cmp	r0, #0
 80197b0:	f43f af02 	beq.w	80195b8 <_strtod_l+0x488>
 80197b4:	2101      	movs	r1, #1
 80197b6:	4620      	mov	r0, r4
 80197b8:	f7ff f930 	bl	8018a1c <__i2b>
 80197bc:	4683      	mov	fp, r0
 80197be:	2800      	cmp	r0, #0
 80197c0:	f43f aefa 	beq.w	80195b8 <_strtod_l+0x488>
 80197c4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80197c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80197c8:	2e00      	cmp	r6, #0
 80197ca:	bfab      	itete	ge
 80197cc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80197ce:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80197d0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80197d2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80197d6:	bfac      	ite	ge
 80197d8:	eb06 0a03 	addge.w	sl, r6, r3
 80197dc:	1b9f      	sublt	r7, r3, r6
 80197de:	9b04      	ldr	r3, [sp, #16]
 80197e0:	1af6      	subs	r6, r6, r3
 80197e2:	4416      	add	r6, r2
 80197e4:	4ba0      	ldr	r3, [pc, #640]	; (8019a68 <_strtod_l+0x938>)
 80197e6:	3e01      	subs	r6, #1
 80197e8:	429e      	cmp	r6, r3
 80197ea:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80197ee:	f280 80c4 	bge.w	801997a <_strtod_l+0x84a>
 80197f2:	1b9b      	subs	r3, r3, r6
 80197f4:	2b1f      	cmp	r3, #31
 80197f6:	eba2 0203 	sub.w	r2, r2, r3
 80197fa:	f04f 0101 	mov.w	r1, #1
 80197fe:	f300 80b0 	bgt.w	8019962 <_strtod_l+0x832>
 8019802:	fa01 f303 	lsl.w	r3, r1, r3
 8019806:	930e      	str	r3, [sp, #56]	; 0x38
 8019808:	2300      	movs	r3, #0
 801980a:	930d      	str	r3, [sp, #52]	; 0x34
 801980c:	eb0a 0602 	add.w	r6, sl, r2
 8019810:	9b04      	ldr	r3, [sp, #16]
 8019812:	45b2      	cmp	sl, r6
 8019814:	4417      	add	r7, r2
 8019816:	441f      	add	r7, r3
 8019818:	4653      	mov	r3, sl
 801981a:	bfa8      	it	ge
 801981c:	4633      	movge	r3, r6
 801981e:	42bb      	cmp	r3, r7
 8019820:	bfa8      	it	ge
 8019822:	463b      	movge	r3, r7
 8019824:	2b00      	cmp	r3, #0
 8019826:	bfc2      	ittt	gt
 8019828:	1af6      	subgt	r6, r6, r3
 801982a:	1aff      	subgt	r7, r7, r3
 801982c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8019830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019832:	2b00      	cmp	r3, #0
 8019834:	dd17      	ble.n	8019866 <_strtod_l+0x736>
 8019836:	4659      	mov	r1, fp
 8019838:	461a      	mov	r2, r3
 801983a:	4620      	mov	r0, r4
 801983c:	f7ff f9ae 	bl	8018b9c <__pow5mult>
 8019840:	4683      	mov	fp, r0
 8019842:	2800      	cmp	r0, #0
 8019844:	f43f aeb8 	beq.w	80195b8 <_strtod_l+0x488>
 8019848:	4601      	mov	r1, r0
 801984a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801984c:	4620      	mov	r0, r4
 801984e:	f7ff f8fb 	bl	8018a48 <__multiply>
 8019852:	900b      	str	r0, [sp, #44]	; 0x2c
 8019854:	2800      	cmp	r0, #0
 8019856:	f43f aeaf 	beq.w	80195b8 <_strtod_l+0x488>
 801985a:	9916      	ldr	r1, [sp, #88]	; 0x58
 801985c:	4620      	mov	r0, r4
 801985e:	f7fe ffdd 	bl	801881c <_Bfree>
 8019862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019864:	9316      	str	r3, [sp, #88]	; 0x58
 8019866:	2e00      	cmp	r6, #0
 8019868:	f300 808c 	bgt.w	8019984 <_strtod_l+0x854>
 801986c:	9b08      	ldr	r3, [sp, #32]
 801986e:	2b00      	cmp	r3, #0
 8019870:	dd08      	ble.n	8019884 <_strtod_l+0x754>
 8019872:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8019874:	9905      	ldr	r1, [sp, #20]
 8019876:	4620      	mov	r0, r4
 8019878:	f7ff f990 	bl	8018b9c <__pow5mult>
 801987c:	9005      	str	r0, [sp, #20]
 801987e:	2800      	cmp	r0, #0
 8019880:	f43f ae9a 	beq.w	80195b8 <_strtod_l+0x488>
 8019884:	2f00      	cmp	r7, #0
 8019886:	dd08      	ble.n	801989a <_strtod_l+0x76a>
 8019888:	9905      	ldr	r1, [sp, #20]
 801988a:	463a      	mov	r2, r7
 801988c:	4620      	mov	r0, r4
 801988e:	f7ff f9df 	bl	8018c50 <__lshift>
 8019892:	9005      	str	r0, [sp, #20]
 8019894:	2800      	cmp	r0, #0
 8019896:	f43f ae8f 	beq.w	80195b8 <_strtod_l+0x488>
 801989a:	f1ba 0f00 	cmp.w	sl, #0
 801989e:	dd08      	ble.n	80198b2 <_strtod_l+0x782>
 80198a0:	4659      	mov	r1, fp
 80198a2:	4652      	mov	r2, sl
 80198a4:	4620      	mov	r0, r4
 80198a6:	f7ff f9d3 	bl	8018c50 <__lshift>
 80198aa:	4683      	mov	fp, r0
 80198ac:	2800      	cmp	r0, #0
 80198ae:	f43f ae83 	beq.w	80195b8 <_strtod_l+0x488>
 80198b2:	9a05      	ldr	r2, [sp, #20]
 80198b4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80198b6:	4620      	mov	r0, r4
 80198b8:	f7ff fa52 	bl	8018d60 <__mdiff>
 80198bc:	4605      	mov	r5, r0
 80198be:	2800      	cmp	r0, #0
 80198c0:	f43f ae7a 	beq.w	80195b8 <_strtod_l+0x488>
 80198c4:	68c3      	ldr	r3, [r0, #12]
 80198c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80198c8:	2300      	movs	r3, #0
 80198ca:	60c3      	str	r3, [r0, #12]
 80198cc:	4659      	mov	r1, fp
 80198ce:	f7ff fa2b 	bl	8018d28 <__mcmp>
 80198d2:	2800      	cmp	r0, #0
 80198d4:	da60      	bge.n	8019998 <_strtod_l+0x868>
 80198d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80198d8:	ea53 0308 	orrs.w	r3, r3, r8
 80198dc:	f040 8084 	bne.w	80199e8 <_strtod_l+0x8b8>
 80198e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80198e4:	2b00      	cmp	r3, #0
 80198e6:	d17f      	bne.n	80199e8 <_strtod_l+0x8b8>
 80198e8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80198ec:	0d1b      	lsrs	r3, r3, #20
 80198ee:	051b      	lsls	r3, r3, #20
 80198f0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80198f4:	d978      	bls.n	80199e8 <_strtod_l+0x8b8>
 80198f6:	696b      	ldr	r3, [r5, #20]
 80198f8:	b913      	cbnz	r3, 8019900 <_strtod_l+0x7d0>
 80198fa:	692b      	ldr	r3, [r5, #16]
 80198fc:	2b01      	cmp	r3, #1
 80198fe:	dd73      	ble.n	80199e8 <_strtod_l+0x8b8>
 8019900:	4629      	mov	r1, r5
 8019902:	2201      	movs	r2, #1
 8019904:	4620      	mov	r0, r4
 8019906:	f7ff f9a3 	bl	8018c50 <__lshift>
 801990a:	4659      	mov	r1, fp
 801990c:	4605      	mov	r5, r0
 801990e:	f7ff fa0b 	bl	8018d28 <__mcmp>
 8019912:	2800      	cmp	r0, #0
 8019914:	dd68      	ble.n	80199e8 <_strtod_l+0x8b8>
 8019916:	9904      	ldr	r1, [sp, #16]
 8019918:	4a54      	ldr	r2, [pc, #336]	; (8019a6c <_strtod_l+0x93c>)
 801991a:	464b      	mov	r3, r9
 801991c:	2900      	cmp	r1, #0
 801991e:	f000 8084 	beq.w	8019a2a <_strtod_l+0x8fa>
 8019922:	ea02 0109 	and.w	r1, r2, r9
 8019926:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801992a:	dc7e      	bgt.n	8019a2a <_strtod_l+0x8fa>
 801992c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8019930:	f77f aeb3 	ble.w	801969a <_strtod_l+0x56a>
 8019934:	4b4e      	ldr	r3, [pc, #312]	; (8019a70 <_strtod_l+0x940>)
 8019936:	4640      	mov	r0, r8
 8019938:	4649      	mov	r1, r9
 801993a:	2200      	movs	r2, #0
 801993c:	f7e6 fe84 	bl	8000648 <__aeabi_dmul>
 8019940:	4b4a      	ldr	r3, [pc, #296]	; (8019a6c <_strtod_l+0x93c>)
 8019942:	400b      	ands	r3, r1
 8019944:	4680      	mov	r8, r0
 8019946:	4689      	mov	r9, r1
 8019948:	2b00      	cmp	r3, #0
 801994a:	f47f ae3f 	bne.w	80195cc <_strtod_l+0x49c>
 801994e:	2322      	movs	r3, #34	; 0x22
 8019950:	6023      	str	r3, [r4, #0]
 8019952:	e63b      	b.n	80195cc <_strtod_l+0x49c>
 8019954:	f04f 32ff 	mov.w	r2, #4294967295
 8019958:	fa02 f303 	lsl.w	r3, r2, r3
 801995c:	ea03 0808 	and.w	r8, r3, r8
 8019960:	e6e8      	b.n	8019734 <_strtod_l+0x604>
 8019962:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8019966:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801996a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801996e:	36e2      	adds	r6, #226	; 0xe2
 8019970:	fa01 f306 	lsl.w	r3, r1, r6
 8019974:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8019978:	e748      	b.n	801980c <_strtod_l+0x6dc>
 801997a:	2100      	movs	r1, #0
 801997c:	2301      	movs	r3, #1
 801997e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8019982:	e743      	b.n	801980c <_strtod_l+0x6dc>
 8019984:	9916      	ldr	r1, [sp, #88]	; 0x58
 8019986:	4632      	mov	r2, r6
 8019988:	4620      	mov	r0, r4
 801998a:	f7ff f961 	bl	8018c50 <__lshift>
 801998e:	9016      	str	r0, [sp, #88]	; 0x58
 8019990:	2800      	cmp	r0, #0
 8019992:	f47f af6b 	bne.w	801986c <_strtod_l+0x73c>
 8019996:	e60f      	b.n	80195b8 <_strtod_l+0x488>
 8019998:	46ca      	mov	sl, r9
 801999a:	d171      	bne.n	8019a80 <_strtod_l+0x950>
 801999c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801999e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80199a2:	b352      	cbz	r2, 80199fa <_strtod_l+0x8ca>
 80199a4:	4a33      	ldr	r2, [pc, #204]	; (8019a74 <_strtod_l+0x944>)
 80199a6:	4293      	cmp	r3, r2
 80199a8:	d12a      	bne.n	8019a00 <_strtod_l+0x8d0>
 80199aa:	9b04      	ldr	r3, [sp, #16]
 80199ac:	4641      	mov	r1, r8
 80199ae:	b1fb      	cbz	r3, 80199f0 <_strtod_l+0x8c0>
 80199b0:	4b2e      	ldr	r3, [pc, #184]	; (8019a6c <_strtod_l+0x93c>)
 80199b2:	ea09 0303 	and.w	r3, r9, r3
 80199b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80199ba:	f04f 32ff 	mov.w	r2, #4294967295
 80199be:	d81a      	bhi.n	80199f6 <_strtod_l+0x8c6>
 80199c0:	0d1b      	lsrs	r3, r3, #20
 80199c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80199c6:	fa02 f303 	lsl.w	r3, r2, r3
 80199ca:	4299      	cmp	r1, r3
 80199cc:	d118      	bne.n	8019a00 <_strtod_l+0x8d0>
 80199ce:	4b2a      	ldr	r3, [pc, #168]	; (8019a78 <_strtod_l+0x948>)
 80199d0:	459a      	cmp	sl, r3
 80199d2:	d102      	bne.n	80199da <_strtod_l+0x8aa>
 80199d4:	3101      	adds	r1, #1
 80199d6:	f43f adef 	beq.w	80195b8 <_strtod_l+0x488>
 80199da:	4b24      	ldr	r3, [pc, #144]	; (8019a6c <_strtod_l+0x93c>)
 80199dc:	ea0a 0303 	and.w	r3, sl, r3
 80199e0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80199e4:	f04f 0800 	mov.w	r8, #0
 80199e8:	9b04      	ldr	r3, [sp, #16]
 80199ea:	2b00      	cmp	r3, #0
 80199ec:	d1a2      	bne.n	8019934 <_strtod_l+0x804>
 80199ee:	e5ed      	b.n	80195cc <_strtod_l+0x49c>
 80199f0:	f04f 33ff 	mov.w	r3, #4294967295
 80199f4:	e7e9      	b.n	80199ca <_strtod_l+0x89a>
 80199f6:	4613      	mov	r3, r2
 80199f8:	e7e7      	b.n	80199ca <_strtod_l+0x89a>
 80199fa:	ea53 0308 	orrs.w	r3, r3, r8
 80199fe:	d08a      	beq.n	8019916 <_strtod_l+0x7e6>
 8019a00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019a02:	b1e3      	cbz	r3, 8019a3e <_strtod_l+0x90e>
 8019a04:	ea13 0f0a 	tst.w	r3, sl
 8019a08:	d0ee      	beq.n	80199e8 <_strtod_l+0x8b8>
 8019a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019a0c:	9a04      	ldr	r2, [sp, #16]
 8019a0e:	4640      	mov	r0, r8
 8019a10:	4649      	mov	r1, r9
 8019a12:	b1c3      	cbz	r3, 8019a46 <_strtod_l+0x916>
 8019a14:	f7ff fb6f 	bl	80190f6 <sulp>
 8019a18:	4602      	mov	r2, r0
 8019a1a:	460b      	mov	r3, r1
 8019a1c:	ec51 0b18 	vmov	r0, r1, d8
 8019a20:	f7e6 fc5c 	bl	80002dc <__adddf3>
 8019a24:	4680      	mov	r8, r0
 8019a26:	4689      	mov	r9, r1
 8019a28:	e7de      	b.n	80199e8 <_strtod_l+0x8b8>
 8019a2a:	4013      	ands	r3, r2
 8019a2c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8019a30:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8019a34:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8019a38:	f04f 38ff 	mov.w	r8, #4294967295
 8019a3c:	e7d4      	b.n	80199e8 <_strtod_l+0x8b8>
 8019a3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019a40:	ea13 0f08 	tst.w	r3, r8
 8019a44:	e7e0      	b.n	8019a08 <_strtod_l+0x8d8>
 8019a46:	f7ff fb56 	bl	80190f6 <sulp>
 8019a4a:	4602      	mov	r2, r0
 8019a4c:	460b      	mov	r3, r1
 8019a4e:	ec51 0b18 	vmov	r0, r1, d8
 8019a52:	f7e6 fc41 	bl	80002d8 <__aeabi_dsub>
 8019a56:	2200      	movs	r2, #0
 8019a58:	2300      	movs	r3, #0
 8019a5a:	4680      	mov	r8, r0
 8019a5c:	4689      	mov	r9, r1
 8019a5e:	f7e7 f85b 	bl	8000b18 <__aeabi_dcmpeq>
 8019a62:	2800      	cmp	r0, #0
 8019a64:	d0c0      	beq.n	80199e8 <_strtod_l+0x8b8>
 8019a66:	e618      	b.n	801969a <_strtod_l+0x56a>
 8019a68:	fffffc02 	.word	0xfffffc02
 8019a6c:	7ff00000 	.word	0x7ff00000
 8019a70:	39500000 	.word	0x39500000
 8019a74:	000fffff 	.word	0x000fffff
 8019a78:	7fefffff 	.word	0x7fefffff
 8019a7c:	0801cd08 	.word	0x0801cd08
 8019a80:	4659      	mov	r1, fp
 8019a82:	4628      	mov	r0, r5
 8019a84:	f7ff fac0 	bl	8019008 <__ratio>
 8019a88:	ec57 6b10 	vmov	r6, r7, d0
 8019a8c:	ee10 0a10 	vmov	r0, s0
 8019a90:	2200      	movs	r2, #0
 8019a92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8019a96:	4639      	mov	r1, r7
 8019a98:	f7e7 f852 	bl	8000b40 <__aeabi_dcmple>
 8019a9c:	2800      	cmp	r0, #0
 8019a9e:	d071      	beq.n	8019b84 <_strtod_l+0xa54>
 8019aa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019aa2:	2b00      	cmp	r3, #0
 8019aa4:	d17c      	bne.n	8019ba0 <_strtod_l+0xa70>
 8019aa6:	f1b8 0f00 	cmp.w	r8, #0
 8019aaa:	d15a      	bne.n	8019b62 <_strtod_l+0xa32>
 8019aac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019ab0:	2b00      	cmp	r3, #0
 8019ab2:	d15d      	bne.n	8019b70 <_strtod_l+0xa40>
 8019ab4:	4b90      	ldr	r3, [pc, #576]	; (8019cf8 <_strtod_l+0xbc8>)
 8019ab6:	2200      	movs	r2, #0
 8019ab8:	4630      	mov	r0, r6
 8019aba:	4639      	mov	r1, r7
 8019abc:	f7e7 f836 	bl	8000b2c <__aeabi_dcmplt>
 8019ac0:	2800      	cmp	r0, #0
 8019ac2:	d15c      	bne.n	8019b7e <_strtod_l+0xa4e>
 8019ac4:	4630      	mov	r0, r6
 8019ac6:	4639      	mov	r1, r7
 8019ac8:	4b8c      	ldr	r3, [pc, #560]	; (8019cfc <_strtod_l+0xbcc>)
 8019aca:	2200      	movs	r2, #0
 8019acc:	f7e6 fdbc 	bl	8000648 <__aeabi_dmul>
 8019ad0:	4606      	mov	r6, r0
 8019ad2:	460f      	mov	r7, r1
 8019ad4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8019ad8:	9606      	str	r6, [sp, #24]
 8019ada:	9307      	str	r3, [sp, #28]
 8019adc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019ae0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8019ae4:	4b86      	ldr	r3, [pc, #536]	; (8019d00 <_strtod_l+0xbd0>)
 8019ae6:	ea0a 0303 	and.w	r3, sl, r3
 8019aea:	930d      	str	r3, [sp, #52]	; 0x34
 8019aec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019aee:	4b85      	ldr	r3, [pc, #532]	; (8019d04 <_strtod_l+0xbd4>)
 8019af0:	429a      	cmp	r2, r3
 8019af2:	f040 8090 	bne.w	8019c16 <_strtod_l+0xae6>
 8019af6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8019afa:	ec49 8b10 	vmov	d0, r8, r9
 8019afe:	f7ff f9b9 	bl	8018e74 <__ulp>
 8019b02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019b06:	ec51 0b10 	vmov	r0, r1, d0
 8019b0a:	f7e6 fd9d 	bl	8000648 <__aeabi_dmul>
 8019b0e:	4642      	mov	r2, r8
 8019b10:	464b      	mov	r3, r9
 8019b12:	f7e6 fbe3 	bl	80002dc <__adddf3>
 8019b16:	460b      	mov	r3, r1
 8019b18:	4979      	ldr	r1, [pc, #484]	; (8019d00 <_strtod_l+0xbd0>)
 8019b1a:	4a7b      	ldr	r2, [pc, #492]	; (8019d08 <_strtod_l+0xbd8>)
 8019b1c:	4019      	ands	r1, r3
 8019b1e:	4291      	cmp	r1, r2
 8019b20:	4680      	mov	r8, r0
 8019b22:	d944      	bls.n	8019bae <_strtod_l+0xa7e>
 8019b24:	ee18 2a90 	vmov	r2, s17
 8019b28:	4b78      	ldr	r3, [pc, #480]	; (8019d0c <_strtod_l+0xbdc>)
 8019b2a:	429a      	cmp	r2, r3
 8019b2c:	d104      	bne.n	8019b38 <_strtod_l+0xa08>
 8019b2e:	ee18 3a10 	vmov	r3, s16
 8019b32:	3301      	adds	r3, #1
 8019b34:	f43f ad40 	beq.w	80195b8 <_strtod_l+0x488>
 8019b38:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8019d0c <_strtod_l+0xbdc>
 8019b3c:	f04f 38ff 	mov.w	r8, #4294967295
 8019b40:	9916      	ldr	r1, [sp, #88]	; 0x58
 8019b42:	4620      	mov	r0, r4
 8019b44:	f7fe fe6a 	bl	801881c <_Bfree>
 8019b48:	9905      	ldr	r1, [sp, #20]
 8019b4a:	4620      	mov	r0, r4
 8019b4c:	f7fe fe66 	bl	801881c <_Bfree>
 8019b50:	4659      	mov	r1, fp
 8019b52:	4620      	mov	r0, r4
 8019b54:	f7fe fe62 	bl	801881c <_Bfree>
 8019b58:	4629      	mov	r1, r5
 8019b5a:	4620      	mov	r0, r4
 8019b5c:	f7fe fe5e 	bl	801881c <_Bfree>
 8019b60:	e609      	b.n	8019776 <_strtod_l+0x646>
 8019b62:	f1b8 0f01 	cmp.w	r8, #1
 8019b66:	d103      	bne.n	8019b70 <_strtod_l+0xa40>
 8019b68:	f1b9 0f00 	cmp.w	r9, #0
 8019b6c:	f43f ad95 	beq.w	801969a <_strtod_l+0x56a>
 8019b70:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8019cc8 <_strtod_l+0xb98>
 8019b74:	4f60      	ldr	r7, [pc, #384]	; (8019cf8 <_strtod_l+0xbc8>)
 8019b76:	ed8d 7b06 	vstr	d7, [sp, #24]
 8019b7a:	2600      	movs	r6, #0
 8019b7c:	e7ae      	b.n	8019adc <_strtod_l+0x9ac>
 8019b7e:	4f5f      	ldr	r7, [pc, #380]	; (8019cfc <_strtod_l+0xbcc>)
 8019b80:	2600      	movs	r6, #0
 8019b82:	e7a7      	b.n	8019ad4 <_strtod_l+0x9a4>
 8019b84:	4b5d      	ldr	r3, [pc, #372]	; (8019cfc <_strtod_l+0xbcc>)
 8019b86:	4630      	mov	r0, r6
 8019b88:	4639      	mov	r1, r7
 8019b8a:	2200      	movs	r2, #0
 8019b8c:	f7e6 fd5c 	bl	8000648 <__aeabi_dmul>
 8019b90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019b92:	4606      	mov	r6, r0
 8019b94:	460f      	mov	r7, r1
 8019b96:	2b00      	cmp	r3, #0
 8019b98:	d09c      	beq.n	8019ad4 <_strtod_l+0x9a4>
 8019b9a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8019b9e:	e79d      	b.n	8019adc <_strtod_l+0x9ac>
 8019ba0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8019cd0 <_strtod_l+0xba0>
 8019ba4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8019ba8:	ec57 6b17 	vmov	r6, r7, d7
 8019bac:	e796      	b.n	8019adc <_strtod_l+0x9ac>
 8019bae:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8019bb2:	9b04      	ldr	r3, [sp, #16]
 8019bb4:	46ca      	mov	sl, r9
 8019bb6:	2b00      	cmp	r3, #0
 8019bb8:	d1c2      	bne.n	8019b40 <_strtod_l+0xa10>
 8019bba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8019bbe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019bc0:	0d1b      	lsrs	r3, r3, #20
 8019bc2:	051b      	lsls	r3, r3, #20
 8019bc4:	429a      	cmp	r2, r3
 8019bc6:	d1bb      	bne.n	8019b40 <_strtod_l+0xa10>
 8019bc8:	4630      	mov	r0, r6
 8019bca:	4639      	mov	r1, r7
 8019bcc:	f7e7 f884 	bl	8000cd8 <__aeabi_d2lz>
 8019bd0:	f7e6 fd0c 	bl	80005ec <__aeabi_l2d>
 8019bd4:	4602      	mov	r2, r0
 8019bd6:	460b      	mov	r3, r1
 8019bd8:	4630      	mov	r0, r6
 8019bda:	4639      	mov	r1, r7
 8019bdc:	f7e6 fb7c 	bl	80002d8 <__aeabi_dsub>
 8019be0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8019be2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019be6:	ea43 0308 	orr.w	r3, r3, r8
 8019bea:	4313      	orrs	r3, r2
 8019bec:	4606      	mov	r6, r0
 8019bee:	460f      	mov	r7, r1
 8019bf0:	d054      	beq.n	8019c9c <_strtod_l+0xb6c>
 8019bf2:	a339      	add	r3, pc, #228	; (adr r3, 8019cd8 <_strtod_l+0xba8>)
 8019bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bf8:	f7e6 ff98 	bl	8000b2c <__aeabi_dcmplt>
 8019bfc:	2800      	cmp	r0, #0
 8019bfe:	f47f ace5 	bne.w	80195cc <_strtod_l+0x49c>
 8019c02:	a337      	add	r3, pc, #220	; (adr r3, 8019ce0 <_strtod_l+0xbb0>)
 8019c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c08:	4630      	mov	r0, r6
 8019c0a:	4639      	mov	r1, r7
 8019c0c:	f7e6 ffac 	bl	8000b68 <__aeabi_dcmpgt>
 8019c10:	2800      	cmp	r0, #0
 8019c12:	d095      	beq.n	8019b40 <_strtod_l+0xa10>
 8019c14:	e4da      	b.n	80195cc <_strtod_l+0x49c>
 8019c16:	9b04      	ldr	r3, [sp, #16]
 8019c18:	b333      	cbz	r3, 8019c68 <_strtod_l+0xb38>
 8019c1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019c1c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8019c20:	d822      	bhi.n	8019c68 <_strtod_l+0xb38>
 8019c22:	a331      	add	r3, pc, #196	; (adr r3, 8019ce8 <_strtod_l+0xbb8>)
 8019c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c28:	4630      	mov	r0, r6
 8019c2a:	4639      	mov	r1, r7
 8019c2c:	f7e6 ff88 	bl	8000b40 <__aeabi_dcmple>
 8019c30:	b1a0      	cbz	r0, 8019c5c <_strtod_l+0xb2c>
 8019c32:	4639      	mov	r1, r7
 8019c34:	4630      	mov	r0, r6
 8019c36:	f7e6 ffdf 	bl	8000bf8 <__aeabi_d2uiz>
 8019c3a:	2801      	cmp	r0, #1
 8019c3c:	bf38      	it	cc
 8019c3e:	2001      	movcc	r0, #1
 8019c40:	f7e6 fc88 	bl	8000554 <__aeabi_ui2d>
 8019c44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019c46:	4606      	mov	r6, r0
 8019c48:	460f      	mov	r7, r1
 8019c4a:	bb23      	cbnz	r3, 8019c96 <_strtod_l+0xb66>
 8019c4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019c50:	9010      	str	r0, [sp, #64]	; 0x40
 8019c52:	9311      	str	r3, [sp, #68]	; 0x44
 8019c54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8019c58:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8019c5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019c5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019c60:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8019c64:	1a9b      	subs	r3, r3, r2
 8019c66:	930f      	str	r3, [sp, #60]	; 0x3c
 8019c68:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8019c6c:	eeb0 0a48 	vmov.f32	s0, s16
 8019c70:	eef0 0a68 	vmov.f32	s1, s17
 8019c74:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8019c78:	f7ff f8fc 	bl	8018e74 <__ulp>
 8019c7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8019c80:	ec53 2b10 	vmov	r2, r3, d0
 8019c84:	f7e6 fce0 	bl	8000648 <__aeabi_dmul>
 8019c88:	ec53 2b18 	vmov	r2, r3, d8
 8019c8c:	f7e6 fb26 	bl	80002dc <__adddf3>
 8019c90:	4680      	mov	r8, r0
 8019c92:	4689      	mov	r9, r1
 8019c94:	e78d      	b.n	8019bb2 <_strtod_l+0xa82>
 8019c96:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8019c9a:	e7db      	b.n	8019c54 <_strtod_l+0xb24>
 8019c9c:	a314      	add	r3, pc, #80	; (adr r3, 8019cf0 <_strtod_l+0xbc0>)
 8019c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ca2:	f7e6 ff43 	bl	8000b2c <__aeabi_dcmplt>
 8019ca6:	e7b3      	b.n	8019c10 <_strtod_l+0xae0>
 8019ca8:	2300      	movs	r3, #0
 8019caa:	930a      	str	r3, [sp, #40]	; 0x28
 8019cac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8019cae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019cb0:	6013      	str	r3, [r2, #0]
 8019cb2:	f7ff ba7c 	b.w	80191ae <_strtod_l+0x7e>
 8019cb6:	2a65      	cmp	r2, #101	; 0x65
 8019cb8:	f43f ab75 	beq.w	80193a6 <_strtod_l+0x276>
 8019cbc:	2a45      	cmp	r2, #69	; 0x45
 8019cbe:	f43f ab72 	beq.w	80193a6 <_strtod_l+0x276>
 8019cc2:	2301      	movs	r3, #1
 8019cc4:	f7ff bbaa 	b.w	801941c <_strtod_l+0x2ec>
 8019cc8:	00000000 	.word	0x00000000
 8019ccc:	bff00000 	.word	0xbff00000
 8019cd0:	00000000 	.word	0x00000000
 8019cd4:	3ff00000 	.word	0x3ff00000
 8019cd8:	94a03595 	.word	0x94a03595
 8019cdc:	3fdfffff 	.word	0x3fdfffff
 8019ce0:	35afe535 	.word	0x35afe535
 8019ce4:	3fe00000 	.word	0x3fe00000
 8019ce8:	ffc00000 	.word	0xffc00000
 8019cec:	41dfffff 	.word	0x41dfffff
 8019cf0:	94a03595 	.word	0x94a03595
 8019cf4:	3fcfffff 	.word	0x3fcfffff
 8019cf8:	3ff00000 	.word	0x3ff00000
 8019cfc:	3fe00000 	.word	0x3fe00000
 8019d00:	7ff00000 	.word	0x7ff00000
 8019d04:	7fe00000 	.word	0x7fe00000
 8019d08:	7c9fffff 	.word	0x7c9fffff
 8019d0c:	7fefffff 	.word	0x7fefffff

08019d10 <_strtod_r>:
 8019d10:	4b01      	ldr	r3, [pc, #4]	; (8019d18 <_strtod_r+0x8>)
 8019d12:	f7ff ba0d 	b.w	8019130 <_strtod_l>
 8019d16:	bf00      	nop
 8019d18:	20000078 	.word	0x20000078

08019d1c <_strtol_l.constprop.0>:
 8019d1c:	2b01      	cmp	r3, #1
 8019d1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019d22:	d001      	beq.n	8019d28 <_strtol_l.constprop.0+0xc>
 8019d24:	2b24      	cmp	r3, #36	; 0x24
 8019d26:	d906      	bls.n	8019d36 <_strtol_l.constprop.0+0x1a>
 8019d28:	f7fd fd7c 	bl	8017824 <__errno>
 8019d2c:	2316      	movs	r3, #22
 8019d2e:	6003      	str	r3, [r0, #0]
 8019d30:	2000      	movs	r0, #0
 8019d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d36:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8019e1c <_strtol_l.constprop.0+0x100>
 8019d3a:	460d      	mov	r5, r1
 8019d3c:	462e      	mov	r6, r5
 8019d3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019d42:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8019d46:	f017 0708 	ands.w	r7, r7, #8
 8019d4a:	d1f7      	bne.n	8019d3c <_strtol_l.constprop.0+0x20>
 8019d4c:	2c2d      	cmp	r4, #45	; 0x2d
 8019d4e:	d132      	bne.n	8019db6 <_strtol_l.constprop.0+0x9a>
 8019d50:	782c      	ldrb	r4, [r5, #0]
 8019d52:	2701      	movs	r7, #1
 8019d54:	1cb5      	adds	r5, r6, #2
 8019d56:	2b00      	cmp	r3, #0
 8019d58:	d05b      	beq.n	8019e12 <_strtol_l.constprop.0+0xf6>
 8019d5a:	2b10      	cmp	r3, #16
 8019d5c:	d109      	bne.n	8019d72 <_strtol_l.constprop.0+0x56>
 8019d5e:	2c30      	cmp	r4, #48	; 0x30
 8019d60:	d107      	bne.n	8019d72 <_strtol_l.constprop.0+0x56>
 8019d62:	782c      	ldrb	r4, [r5, #0]
 8019d64:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8019d68:	2c58      	cmp	r4, #88	; 0x58
 8019d6a:	d14d      	bne.n	8019e08 <_strtol_l.constprop.0+0xec>
 8019d6c:	786c      	ldrb	r4, [r5, #1]
 8019d6e:	2310      	movs	r3, #16
 8019d70:	3502      	adds	r5, #2
 8019d72:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8019d76:	f108 38ff 	add.w	r8, r8, #4294967295
 8019d7a:	f04f 0e00 	mov.w	lr, #0
 8019d7e:	fbb8 f9f3 	udiv	r9, r8, r3
 8019d82:	4676      	mov	r6, lr
 8019d84:	fb03 8a19 	mls	sl, r3, r9, r8
 8019d88:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8019d8c:	f1bc 0f09 	cmp.w	ip, #9
 8019d90:	d816      	bhi.n	8019dc0 <_strtol_l.constprop.0+0xa4>
 8019d92:	4664      	mov	r4, ip
 8019d94:	42a3      	cmp	r3, r4
 8019d96:	dd24      	ble.n	8019de2 <_strtol_l.constprop.0+0xc6>
 8019d98:	f1be 3fff 	cmp.w	lr, #4294967295
 8019d9c:	d008      	beq.n	8019db0 <_strtol_l.constprop.0+0x94>
 8019d9e:	45b1      	cmp	r9, r6
 8019da0:	d31c      	bcc.n	8019ddc <_strtol_l.constprop.0+0xc0>
 8019da2:	d101      	bne.n	8019da8 <_strtol_l.constprop.0+0x8c>
 8019da4:	45a2      	cmp	sl, r4
 8019da6:	db19      	blt.n	8019ddc <_strtol_l.constprop.0+0xc0>
 8019da8:	fb06 4603 	mla	r6, r6, r3, r4
 8019dac:	f04f 0e01 	mov.w	lr, #1
 8019db0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019db4:	e7e8      	b.n	8019d88 <_strtol_l.constprop.0+0x6c>
 8019db6:	2c2b      	cmp	r4, #43	; 0x2b
 8019db8:	bf04      	itt	eq
 8019dba:	782c      	ldrbeq	r4, [r5, #0]
 8019dbc:	1cb5      	addeq	r5, r6, #2
 8019dbe:	e7ca      	b.n	8019d56 <_strtol_l.constprop.0+0x3a>
 8019dc0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8019dc4:	f1bc 0f19 	cmp.w	ip, #25
 8019dc8:	d801      	bhi.n	8019dce <_strtol_l.constprop.0+0xb2>
 8019dca:	3c37      	subs	r4, #55	; 0x37
 8019dcc:	e7e2      	b.n	8019d94 <_strtol_l.constprop.0+0x78>
 8019dce:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8019dd2:	f1bc 0f19 	cmp.w	ip, #25
 8019dd6:	d804      	bhi.n	8019de2 <_strtol_l.constprop.0+0xc6>
 8019dd8:	3c57      	subs	r4, #87	; 0x57
 8019dda:	e7db      	b.n	8019d94 <_strtol_l.constprop.0+0x78>
 8019ddc:	f04f 3eff 	mov.w	lr, #4294967295
 8019de0:	e7e6      	b.n	8019db0 <_strtol_l.constprop.0+0x94>
 8019de2:	f1be 3fff 	cmp.w	lr, #4294967295
 8019de6:	d105      	bne.n	8019df4 <_strtol_l.constprop.0+0xd8>
 8019de8:	2322      	movs	r3, #34	; 0x22
 8019dea:	6003      	str	r3, [r0, #0]
 8019dec:	4646      	mov	r6, r8
 8019dee:	b942      	cbnz	r2, 8019e02 <_strtol_l.constprop.0+0xe6>
 8019df0:	4630      	mov	r0, r6
 8019df2:	e79e      	b.n	8019d32 <_strtol_l.constprop.0+0x16>
 8019df4:	b107      	cbz	r7, 8019df8 <_strtol_l.constprop.0+0xdc>
 8019df6:	4276      	negs	r6, r6
 8019df8:	2a00      	cmp	r2, #0
 8019dfa:	d0f9      	beq.n	8019df0 <_strtol_l.constprop.0+0xd4>
 8019dfc:	f1be 0f00 	cmp.w	lr, #0
 8019e00:	d000      	beq.n	8019e04 <_strtol_l.constprop.0+0xe8>
 8019e02:	1e69      	subs	r1, r5, #1
 8019e04:	6011      	str	r1, [r2, #0]
 8019e06:	e7f3      	b.n	8019df0 <_strtol_l.constprop.0+0xd4>
 8019e08:	2430      	movs	r4, #48	; 0x30
 8019e0a:	2b00      	cmp	r3, #0
 8019e0c:	d1b1      	bne.n	8019d72 <_strtol_l.constprop.0+0x56>
 8019e0e:	2308      	movs	r3, #8
 8019e10:	e7af      	b.n	8019d72 <_strtol_l.constprop.0+0x56>
 8019e12:	2c30      	cmp	r4, #48	; 0x30
 8019e14:	d0a5      	beq.n	8019d62 <_strtol_l.constprop.0+0x46>
 8019e16:	230a      	movs	r3, #10
 8019e18:	e7ab      	b.n	8019d72 <_strtol_l.constprop.0+0x56>
 8019e1a:	bf00      	nop
 8019e1c:	0801cd31 	.word	0x0801cd31

08019e20 <_strtol_r>:
 8019e20:	f7ff bf7c 	b.w	8019d1c <_strtol_l.constprop.0>

08019e24 <__ssputs_r>:
 8019e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e28:	688e      	ldr	r6, [r1, #8]
 8019e2a:	461f      	mov	r7, r3
 8019e2c:	42be      	cmp	r6, r7
 8019e2e:	680b      	ldr	r3, [r1, #0]
 8019e30:	4682      	mov	sl, r0
 8019e32:	460c      	mov	r4, r1
 8019e34:	4690      	mov	r8, r2
 8019e36:	d82c      	bhi.n	8019e92 <__ssputs_r+0x6e>
 8019e38:	898a      	ldrh	r2, [r1, #12]
 8019e3a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8019e3e:	d026      	beq.n	8019e8e <__ssputs_r+0x6a>
 8019e40:	6965      	ldr	r5, [r4, #20]
 8019e42:	6909      	ldr	r1, [r1, #16]
 8019e44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019e48:	eba3 0901 	sub.w	r9, r3, r1
 8019e4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019e50:	1c7b      	adds	r3, r7, #1
 8019e52:	444b      	add	r3, r9
 8019e54:	106d      	asrs	r5, r5, #1
 8019e56:	429d      	cmp	r5, r3
 8019e58:	bf38      	it	cc
 8019e5a:	461d      	movcc	r5, r3
 8019e5c:	0553      	lsls	r3, r2, #21
 8019e5e:	d527      	bpl.n	8019eb0 <__ssputs_r+0x8c>
 8019e60:	4629      	mov	r1, r5
 8019e62:	f7fe fc0f 	bl	8018684 <_malloc_r>
 8019e66:	4606      	mov	r6, r0
 8019e68:	b360      	cbz	r0, 8019ec4 <__ssputs_r+0xa0>
 8019e6a:	6921      	ldr	r1, [r4, #16]
 8019e6c:	464a      	mov	r2, r9
 8019e6e:	f7fd fd06 	bl	801787e <memcpy>
 8019e72:	89a3      	ldrh	r3, [r4, #12]
 8019e74:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019e7c:	81a3      	strh	r3, [r4, #12]
 8019e7e:	6126      	str	r6, [r4, #16]
 8019e80:	6165      	str	r5, [r4, #20]
 8019e82:	444e      	add	r6, r9
 8019e84:	eba5 0509 	sub.w	r5, r5, r9
 8019e88:	6026      	str	r6, [r4, #0]
 8019e8a:	60a5      	str	r5, [r4, #8]
 8019e8c:	463e      	mov	r6, r7
 8019e8e:	42be      	cmp	r6, r7
 8019e90:	d900      	bls.n	8019e94 <__ssputs_r+0x70>
 8019e92:	463e      	mov	r6, r7
 8019e94:	6820      	ldr	r0, [r4, #0]
 8019e96:	4632      	mov	r2, r6
 8019e98:	4641      	mov	r1, r8
 8019e9a:	f000 fba3 	bl	801a5e4 <memmove>
 8019e9e:	68a3      	ldr	r3, [r4, #8]
 8019ea0:	1b9b      	subs	r3, r3, r6
 8019ea2:	60a3      	str	r3, [r4, #8]
 8019ea4:	6823      	ldr	r3, [r4, #0]
 8019ea6:	4433      	add	r3, r6
 8019ea8:	6023      	str	r3, [r4, #0]
 8019eaa:	2000      	movs	r0, #0
 8019eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019eb0:	462a      	mov	r2, r5
 8019eb2:	f000 ff9a 	bl	801adea <_realloc_r>
 8019eb6:	4606      	mov	r6, r0
 8019eb8:	2800      	cmp	r0, #0
 8019eba:	d1e0      	bne.n	8019e7e <__ssputs_r+0x5a>
 8019ebc:	6921      	ldr	r1, [r4, #16]
 8019ebe:	4650      	mov	r0, sl
 8019ec0:	f7fe fb6c 	bl	801859c <_free_r>
 8019ec4:	230c      	movs	r3, #12
 8019ec6:	f8ca 3000 	str.w	r3, [sl]
 8019eca:	89a3      	ldrh	r3, [r4, #12]
 8019ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019ed0:	81a3      	strh	r3, [r4, #12]
 8019ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8019ed6:	e7e9      	b.n	8019eac <__ssputs_r+0x88>

08019ed8 <_svfiprintf_r>:
 8019ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019edc:	4698      	mov	r8, r3
 8019ede:	898b      	ldrh	r3, [r1, #12]
 8019ee0:	061b      	lsls	r3, r3, #24
 8019ee2:	b09d      	sub	sp, #116	; 0x74
 8019ee4:	4607      	mov	r7, r0
 8019ee6:	460d      	mov	r5, r1
 8019ee8:	4614      	mov	r4, r2
 8019eea:	d50e      	bpl.n	8019f0a <_svfiprintf_r+0x32>
 8019eec:	690b      	ldr	r3, [r1, #16]
 8019eee:	b963      	cbnz	r3, 8019f0a <_svfiprintf_r+0x32>
 8019ef0:	2140      	movs	r1, #64	; 0x40
 8019ef2:	f7fe fbc7 	bl	8018684 <_malloc_r>
 8019ef6:	6028      	str	r0, [r5, #0]
 8019ef8:	6128      	str	r0, [r5, #16]
 8019efa:	b920      	cbnz	r0, 8019f06 <_svfiprintf_r+0x2e>
 8019efc:	230c      	movs	r3, #12
 8019efe:	603b      	str	r3, [r7, #0]
 8019f00:	f04f 30ff 	mov.w	r0, #4294967295
 8019f04:	e0d0      	b.n	801a0a8 <_svfiprintf_r+0x1d0>
 8019f06:	2340      	movs	r3, #64	; 0x40
 8019f08:	616b      	str	r3, [r5, #20]
 8019f0a:	2300      	movs	r3, #0
 8019f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8019f0e:	2320      	movs	r3, #32
 8019f10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019f14:	f8cd 800c 	str.w	r8, [sp, #12]
 8019f18:	2330      	movs	r3, #48	; 0x30
 8019f1a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801a0c0 <_svfiprintf_r+0x1e8>
 8019f1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019f22:	f04f 0901 	mov.w	r9, #1
 8019f26:	4623      	mov	r3, r4
 8019f28:	469a      	mov	sl, r3
 8019f2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019f2e:	b10a      	cbz	r2, 8019f34 <_svfiprintf_r+0x5c>
 8019f30:	2a25      	cmp	r2, #37	; 0x25
 8019f32:	d1f9      	bne.n	8019f28 <_svfiprintf_r+0x50>
 8019f34:	ebba 0b04 	subs.w	fp, sl, r4
 8019f38:	d00b      	beq.n	8019f52 <_svfiprintf_r+0x7a>
 8019f3a:	465b      	mov	r3, fp
 8019f3c:	4622      	mov	r2, r4
 8019f3e:	4629      	mov	r1, r5
 8019f40:	4638      	mov	r0, r7
 8019f42:	f7ff ff6f 	bl	8019e24 <__ssputs_r>
 8019f46:	3001      	adds	r0, #1
 8019f48:	f000 80a9 	beq.w	801a09e <_svfiprintf_r+0x1c6>
 8019f4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019f4e:	445a      	add	r2, fp
 8019f50:	9209      	str	r2, [sp, #36]	; 0x24
 8019f52:	f89a 3000 	ldrb.w	r3, [sl]
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	f000 80a1 	beq.w	801a09e <_svfiprintf_r+0x1c6>
 8019f5c:	2300      	movs	r3, #0
 8019f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8019f62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019f66:	f10a 0a01 	add.w	sl, sl, #1
 8019f6a:	9304      	str	r3, [sp, #16]
 8019f6c:	9307      	str	r3, [sp, #28]
 8019f6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019f72:	931a      	str	r3, [sp, #104]	; 0x68
 8019f74:	4654      	mov	r4, sl
 8019f76:	2205      	movs	r2, #5
 8019f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f7c:	4850      	ldr	r0, [pc, #320]	; (801a0c0 <_svfiprintf_r+0x1e8>)
 8019f7e:	f7e6 f94f 	bl	8000220 <memchr>
 8019f82:	9a04      	ldr	r2, [sp, #16]
 8019f84:	b9d8      	cbnz	r0, 8019fbe <_svfiprintf_r+0xe6>
 8019f86:	06d0      	lsls	r0, r2, #27
 8019f88:	bf44      	itt	mi
 8019f8a:	2320      	movmi	r3, #32
 8019f8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019f90:	0711      	lsls	r1, r2, #28
 8019f92:	bf44      	itt	mi
 8019f94:	232b      	movmi	r3, #43	; 0x2b
 8019f96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019f9a:	f89a 3000 	ldrb.w	r3, [sl]
 8019f9e:	2b2a      	cmp	r3, #42	; 0x2a
 8019fa0:	d015      	beq.n	8019fce <_svfiprintf_r+0xf6>
 8019fa2:	9a07      	ldr	r2, [sp, #28]
 8019fa4:	4654      	mov	r4, sl
 8019fa6:	2000      	movs	r0, #0
 8019fa8:	f04f 0c0a 	mov.w	ip, #10
 8019fac:	4621      	mov	r1, r4
 8019fae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019fb2:	3b30      	subs	r3, #48	; 0x30
 8019fb4:	2b09      	cmp	r3, #9
 8019fb6:	d94d      	bls.n	801a054 <_svfiprintf_r+0x17c>
 8019fb8:	b1b0      	cbz	r0, 8019fe8 <_svfiprintf_r+0x110>
 8019fba:	9207      	str	r2, [sp, #28]
 8019fbc:	e014      	b.n	8019fe8 <_svfiprintf_r+0x110>
 8019fbe:	eba0 0308 	sub.w	r3, r0, r8
 8019fc2:	fa09 f303 	lsl.w	r3, r9, r3
 8019fc6:	4313      	orrs	r3, r2
 8019fc8:	9304      	str	r3, [sp, #16]
 8019fca:	46a2      	mov	sl, r4
 8019fcc:	e7d2      	b.n	8019f74 <_svfiprintf_r+0x9c>
 8019fce:	9b03      	ldr	r3, [sp, #12]
 8019fd0:	1d19      	adds	r1, r3, #4
 8019fd2:	681b      	ldr	r3, [r3, #0]
 8019fd4:	9103      	str	r1, [sp, #12]
 8019fd6:	2b00      	cmp	r3, #0
 8019fd8:	bfbb      	ittet	lt
 8019fda:	425b      	neglt	r3, r3
 8019fdc:	f042 0202 	orrlt.w	r2, r2, #2
 8019fe0:	9307      	strge	r3, [sp, #28]
 8019fe2:	9307      	strlt	r3, [sp, #28]
 8019fe4:	bfb8      	it	lt
 8019fe6:	9204      	strlt	r2, [sp, #16]
 8019fe8:	7823      	ldrb	r3, [r4, #0]
 8019fea:	2b2e      	cmp	r3, #46	; 0x2e
 8019fec:	d10c      	bne.n	801a008 <_svfiprintf_r+0x130>
 8019fee:	7863      	ldrb	r3, [r4, #1]
 8019ff0:	2b2a      	cmp	r3, #42	; 0x2a
 8019ff2:	d134      	bne.n	801a05e <_svfiprintf_r+0x186>
 8019ff4:	9b03      	ldr	r3, [sp, #12]
 8019ff6:	1d1a      	adds	r2, r3, #4
 8019ff8:	681b      	ldr	r3, [r3, #0]
 8019ffa:	9203      	str	r2, [sp, #12]
 8019ffc:	2b00      	cmp	r3, #0
 8019ffe:	bfb8      	it	lt
 801a000:	f04f 33ff 	movlt.w	r3, #4294967295
 801a004:	3402      	adds	r4, #2
 801a006:	9305      	str	r3, [sp, #20]
 801a008:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801a0d0 <_svfiprintf_r+0x1f8>
 801a00c:	7821      	ldrb	r1, [r4, #0]
 801a00e:	2203      	movs	r2, #3
 801a010:	4650      	mov	r0, sl
 801a012:	f7e6 f905 	bl	8000220 <memchr>
 801a016:	b138      	cbz	r0, 801a028 <_svfiprintf_r+0x150>
 801a018:	9b04      	ldr	r3, [sp, #16]
 801a01a:	eba0 000a 	sub.w	r0, r0, sl
 801a01e:	2240      	movs	r2, #64	; 0x40
 801a020:	4082      	lsls	r2, r0
 801a022:	4313      	orrs	r3, r2
 801a024:	3401      	adds	r4, #1
 801a026:	9304      	str	r3, [sp, #16]
 801a028:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a02c:	4825      	ldr	r0, [pc, #148]	; (801a0c4 <_svfiprintf_r+0x1ec>)
 801a02e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a032:	2206      	movs	r2, #6
 801a034:	f7e6 f8f4 	bl	8000220 <memchr>
 801a038:	2800      	cmp	r0, #0
 801a03a:	d038      	beq.n	801a0ae <_svfiprintf_r+0x1d6>
 801a03c:	4b22      	ldr	r3, [pc, #136]	; (801a0c8 <_svfiprintf_r+0x1f0>)
 801a03e:	bb1b      	cbnz	r3, 801a088 <_svfiprintf_r+0x1b0>
 801a040:	9b03      	ldr	r3, [sp, #12]
 801a042:	3307      	adds	r3, #7
 801a044:	f023 0307 	bic.w	r3, r3, #7
 801a048:	3308      	adds	r3, #8
 801a04a:	9303      	str	r3, [sp, #12]
 801a04c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a04e:	4433      	add	r3, r6
 801a050:	9309      	str	r3, [sp, #36]	; 0x24
 801a052:	e768      	b.n	8019f26 <_svfiprintf_r+0x4e>
 801a054:	fb0c 3202 	mla	r2, ip, r2, r3
 801a058:	460c      	mov	r4, r1
 801a05a:	2001      	movs	r0, #1
 801a05c:	e7a6      	b.n	8019fac <_svfiprintf_r+0xd4>
 801a05e:	2300      	movs	r3, #0
 801a060:	3401      	adds	r4, #1
 801a062:	9305      	str	r3, [sp, #20]
 801a064:	4619      	mov	r1, r3
 801a066:	f04f 0c0a 	mov.w	ip, #10
 801a06a:	4620      	mov	r0, r4
 801a06c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a070:	3a30      	subs	r2, #48	; 0x30
 801a072:	2a09      	cmp	r2, #9
 801a074:	d903      	bls.n	801a07e <_svfiprintf_r+0x1a6>
 801a076:	2b00      	cmp	r3, #0
 801a078:	d0c6      	beq.n	801a008 <_svfiprintf_r+0x130>
 801a07a:	9105      	str	r1, [sp, #20]
 801a07c:	e7c4      	b.n	801a008 <_svfiprintf_r+0x130>
 801a07e:	fb0c 2101 	mla	r1, ip, r1, r2
 801a082:	4604      	mov	r4, r0
 801a084:	2301      	movs	r3, #1
 801a086:	e7f0      	b.n	801a06a <_svfiprintf_r+0x192>
 801a088:	ab03      	add	r3, sp, #12
 801a08a:	9300      	str	r3, [sp, #0]
 801a08c:	462a      	mov	r2, r5
 801a08e:	4b0f      	ldr	r3, [pc, #60]	; (801a0cc <_svfiprintf_r+0x1f4>)
 801a090:	a904      	add	r1, sp, #16
 801a092:	4638      	mov	r0, r7
 801a094:	f7fc fab8 	bl	8016608 <_printf_float>
 801a098:	1c42      	adds	r2, r0, #1
 801a09a:	4606      	mov	r6, r0
 801a09c:	d1d6      	bne.n	801a04c <_svfiprintf_r+0x174>
 801a09e:	89ab      	ldrh	r3, [r5, #12]
 801a0a0:	065b      	lsls	r3, r3, #25
 801a0a2:	f53f af2d 	bmi.w	8019f00 <_svfiprintf_r+0x28>
 801a0a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a0a8:	b01d      	add	sp, #116	; 0x74
 801a0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a0ae:	ab03      	add	r3, sp, #12
 801a0b0:	9300      	str	r3, [sp, #0]
 801a0b2:	462a      	mov	r2, r5
 801a0b4:	4b05      	ldr	r3, [pc, #20]	; (801a0cc <_svfiprintf_r+0x1f4>)
 801a0b6:	a904      	add	r1, sp, #16
 801a0b8:	4638      	mov	r0, r7
 801a0ba:	f7fc fd49 	bl	8016b50 <_printf_i>
 801a0be:	e7eb      	b.n	801a098 <_svfiprintf_r+0x1c0>
 801a0c0:	0801ce31 	.word	0x0801ce31
 801a0c4:	0801ce3b 	.word	0x0801ce3b
 801a0c8:	08016609 	.word	0x08016609
 801a0cc:	08019e25 	.word	0x08019e25
 801a0d0:	0801ce37 	.word	0x0801ce37

0801a0d4 <__sfputc_r>:
 801a0d4:	6893      	ldr	r3, [r2, #8]
 801a0d6:	3b01      	subs	r3, #1
 801a0d8:	2b00      	cmp	r3, #0
 801a0da:	b410      	push	{r4}
 801a0dc:	6093      	str	r3, [r2, #8]
 801a0de:	da08      	bge.n	801a0f2 <__sfputc_r+0x1e>
 801a0e0:	6994      	ldr	r4, [r2, #24]
 801a0e2:	42a3      	cmp	r3, r4
 801a0e4:	db01      	blt.n	801a0ea <__sfputc_r+0x16>
 801a0e6:	290a      	cmp	r1, #10
 801a0e8:	d103      	bne.n	801a0f2 <__sfputc_r+0x1e>
 801a0ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a0ee:	f7fd bab2 	b.w	8017656 <__swbuf_r>
 801a0f2:	6813      	ldr	r3, [r2, #0]
 801a0f4:	1c58      	adds	r0, r3, #1
 801a0f6:	6010      	str	r0, [r2, #0]
 801a0f8:	7019      	strb	r1, [r3, #0]
 801a0fa:	4608      	mov	r0, r1
 801a0fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a100:	4770      	bx	lr

0801a102 <__sfputs_r>:
 801a102:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a104:	4606      	mov	r6, r0
 801a106:	460f      	mov	r7, r1
 801a108:	4614      	mov	r4, r2
 801a10a:	18d5      	adds	r5, r2, r3
 801a10c:	42ac      	cmp	r4, r5
 801a10e:	d101      	bne.n	801a114 <__sfputs_r+0x12>
 801a110:	2000      	movs	r0, #0
 801a112:	e007      	b.n	801a124 <__sfputs_r+0x22>
 801a114:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a118:	463a      	mov	r2, r7
 801a11a:	4630      	mov	r0, r6
 801a11c:	f7ff ffda 	bl	801a0d4 <__sfputc_r>
 801a120:	1c43      	adds	r3, r0, #1
 801a122:	d1f3      	bne.n	801a10c <__sfputs_r+0xa>
 801a124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a128 <_vfiprintf_r>:
 801a128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a12c:	460d      	mov	r5, r1
 801a12e:	b09d      	sub	sp, #116	; 0x74
 801a130:	4614      	mov	r4, r2
 801a132:	4698      	mov	r8, r3
 801a134:	4606      	mov	r6, r0
 801a136:	b118      	cbz	r0, 801a140 <_vfiprintf_r+0x18>
 801a138:	6a03      	ldr	r3, [r0, #32]
 801a13a:	b90b      	cbnz	r3, 801a140 <_vfiprintf_r+0x18>
 801a13c:	f7fd f8c6 	bl	80172cc <__sinit>
 801a140:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a142:	07d9      	lsls	r1, r3, #31
 801a144:	d405      	bmi.n	801a152 <_vfiprintf_r+0x2a>
 801a146:	89ab      	ldrh	r3, [r5, #12]
 801a148:	059a      	lsls	r2, r3, #22
 801a14a:	d402      	bmi.n	801a152 <_vfiprintf_r+0x2a>
 801a14c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a14e:	f7fd fb94 	bl	801787a <__retarget_lock_acquire_recursive>
 801a152:	89ab      	ldrh	r3, [r5, #12]
 801a154:	071b      	lsls	r3, r3, #28
 801a156:	d501      	bpl.n	801a15c <_vfiprintf_r+0x34>
 801a158:	692b      	ldr	r3, [r5, #16]
 801a15a:	b99b      	cbnz	r3, 801a184 <_vfiprintf_r+0x5c>
 801a15c:	4629      	mov	r1, r5
 801a15e:	4630      	mov	r0, r6
 801a160:	f7fd fab6 	bl	80176d0 <__swsetup_r>
 801a164:	b170      	cbz	r0, 801a184 <_vfiprintf_r+0x5c>
 801a166:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a168:	07dc      	lsls	r4, r3, #31
 801a16a:	d504      	bpl.n	801a176 <_vfiprintf_r+0x4e>
 801a16c:	f04f 30ff 	mov.w	r0, #4294967295
 801a170:	b01d      	add	sp, #116	; 0x74
 801a172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a176:	89ab      	ldrh	r3, [r5, #12]
 801a178:	0598      	lsls	r0, r3, #22
 801a17a:	d4f7      	bmi.n	801a16c <_vfiprintf_r+0x44>
 801a17c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a17e:	f7fd fb7d 	bl	801787c <__retarget_lock_release_recursive>
 801a182:	e7f3      	b.n	801a16c <_vfiprintf_r+0x44>
 801a184:	2300      	movs	r3, #0
 801a186:	9309      	str	r3, [sp, #36]	; 0x24
 801a188:	2320      	movs	r3, #32
 801a18a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a18e:	f8cd 800c 	str.w	r8, [sp, #12]
 801a192:	2330      	movs	r3, #48	; 0x30
 801a194:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801a348 <_vfiprintf_r+0x220>
 801a198:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a19c:	f04f 0901 	mov.w	r9, #1
 801a1a0:	4623      	mov	r3, r4
 801a1a2:	469a      	mov	sl, r3
 801a1a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a1a8:	b10a      	cbz	r2, 801a1ae <_vfiprintf_r+0x86>
 801a1aa:	2a25      	cmp	r2, #37	; 0x25
 801a1ac:	d1f9      	bne.n	801a1a2 <_vfiprintf_r+0x7a>
 801a1ae:	ebba 0b04 	subs.w	fp, sl, r4
 801a1b2:	d00b      	beq.n	801a1cc <_vfiprintf_r+0xa4>
 801a1b4:	465b      	mov	r3, fp
 801a1b6:	4622      	mov	r2, r4
 801a1b8:	4629      	mov	r1, r5
 801a1ba:	4630      	mov	r0, r6
 801a1bc:	f7ff ffa1 	bl	801a102 <__sfputs_r>
 801a1c0:	3001      	adds	r0, #1
 801a1c2:	f000 80a9 	beq.w	801a318 <_vfiprintf_r+0x1f0>
 801a1c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a1c8:	445a      	add	r2, fp
 801a1ca:	9209      	str	r2, [sp, #36]	; 0x24
 801a1cc:	f89a 3000 	ldrb.w	r3, [sl]
 801a1d0:	2b00      	cmp	r3, #0
 801a1d2:	f000 80a1 	beq.w	801a318 <_vfiprintf_r+0x1f0>
 801a1d6:	2300      	movs	r3, #0
 801a1d8:	f04f 32ff 	mov.w	r2, #4294967295
 801a1dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a1e0:	f10a 0a01 	add.w	sl, sl, #1
 801a1e4:	9304      	str	r3, [sp, #16]
 801a1e6:	9307      	str	r3, [sp, #28]
 801a1e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a1ec:	931a      	str	r3, [sp, #104]	; 0x68
 801a1ee:	4654      	mov	r4, sl
 801a1f0:	2205      	movs	r2, #5
 801a1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a1f6:	4854      	ldr	r0, [pc, #336]	; (801a348 <_vfiprintf_r+0x220>)
 801a1f8:	f7e6 f812 	bl	8000220 <memchr>
 801a1fc:	9a04      	ldr	r2, [sp, #16]
 801a1fe:	b9d8      	cbnz	r0, 801a238 <_vfiprintf_r+0x110>
 801a200:	06d1      	lsls	r1, r2, #27
 801a202:	bf44      	itt	mi
 801a204:	2320      	movmi	r3, #32
 801a206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a20a:	0713      	lsls	r3, r2, #28
 801a20c:	bf44      	itt	mi
 801a20e:	232b      	movmi	r3, #43	; 0x2b
 801a210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a214:	f89a 3000 	ldrb.w	r3, [sl]
 801a218:	2b2a      	cmp	r3, #42	; 0x2a
 801a21a:	d015      	beq.n	801a248 <_vfiprintf_r+0x120>
 801a21c:	9a07      	ldr	r2, [sp, #28]
 801a21e:	4654      	mov	r4, sl
 801a220:	2000      	movs	r0, #0
 801a222:	f04f 0c0a 	mov.w	ip, #10
 801a226:	4621      	mov	r1, r4
 801a228:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a22c:	3b30      	subs	r3, #48	; 0x30
 801a22e:	2b09      	cmp	r3, #9
 801a230:	d94d      	bls.n	801a2ce <_vfiprintf_r+0x1a6>
 801a232:	b1b0      	cbz	r0, 801a262 <_vfiprintf_r+0x13a>
 801a234:	9207      	str	r2, [sp, #28]
 801a236:	e014      	b.n	801a262 <_vfiprintf_r+0x13a>
 801a238:	eba0 0308 	sub.w	r3, r0, r8
 801a23c:	fa09 f303 	lsl.w	r3, r9, r3
 801a240:	4313      	orrs	r3, r2
 801a242:	9304      	str	r3, [sp, #16]
 801a244:	46a2      	mov	sl, r4
 801a246:	e7d2      	b.n	801a1ee <_vfiprintf_r+0xc6>
 801a248:	9b03      	ldr	r3, [sp, #12]
 801a24a:	1d19      	adds	r1, r3, #4
 801a24c:	681b      	ldr	r3, [r3, #0]
 801a24e:	9103      	str	r1, [sp, #12]
 801a250:	2b00      	cmp	r3, #0
 801a252:	bfbb      	ittet	lt
 801a254:	425b      	neglt	r3, r3
 801a256:	f042 0202 	orrlt.w	r2, r2, #2
 801a25a:	9307      	strge	r3, [sp, #28]
 801a25c:	9307      	strlt	r3, [sp, #28]
 801a25e:	bfb8      	it	lt
 801a260:	9204      	strlt	r2, [sp, #16]
 801a262:	7823      	ldrb	r3, [r4, #0]
 801a264:	2b2e      	cmp	r3, #46	; 0x2e
 801a266:	d10c      	bne.n	801a282 <_vfiprintf_r+0x15a>
 801a268:	7863      	ldrb	r3, [r4, #1]
 801a26a:	2b2a      	cmp	r3, #42	; 0x2a
 801a26c:	d134      	bne.n	801a2d8 <_vfiprintf_r+0x1b0>
 801a26e:	9b03      	ldr	r3, [sp, #12]
 801a270:	1d1a      	adds	r2, r3, #4
 801a272:	681b      	ldr	r3, [r3, #0]
 801a274:	9203      	str	r2, [sp, #12]
 801a276:	2b00      	cmp	r3, #0
 801a278:	bfb8      	it	lt
 801a27a:	f04f 33ff 	movlt.w	r3, #4294967295
 801a27e:	3402      	adds	r4, #2
 801a280:	9305      	str	r3, [sp, #20]
 801a282:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801a358 <_vfiprintf_r+0x230>
 801a286:	7821      	ldrb	r1, [r4, #0]
 801a288:	2203      	movs	r2, #3
 801a28a:	4650      	mov	r0, sl
 801a28c:	f7e5 ffc8 	bl	8000220 <memchr>
 801a290:	b138      	cbz	r0, 801a2a2 <_vfiprintf_r+0x17a>
 801a292:	9b04      	ldr	r3, [sp, #16]
 801a294:	eba0 000a 	sub.w	r0, r0, sl
 801a298:	2240      	movs	r2, #64	; 0x40
 801a29a:	4082      	lsls	r2, r0
 801a29c:	4313      	orrs	r3, r2
 801a29e:	3401      	adds	r4, #1
 801a2a0:	9304      	str	r3, [sp, #16]
 801a2a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a2a6:	4829      	ldr	r0, [pc, #164]	; (801a34c <_vfiprintf_r+0x224>)
 801a2a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a2ac:	2206      	movs	r2, #6
 801a2ae:	f7e5 ffb7 	bl	8000220 <memchr>
 801a2b2:	2800      	cmp	r0, #0
 801a2b4:	d03f      	beq.n	801a336 <_vfiprintf_r+0x20e>
 801a2b6:	4b26      	ldr	r3, [pc, #152]	; (801a350 <_vfiprintf_r+0x228>)
 801a2b8:	bb1b      	cbnz	r3, 801a302 <_vfiprintf_r+0x1da>
 801a2ba:	9b03      	ldr	r3, [sp, #12]
 801a2bc:	3307      	adds	r3, #7
 801a2be:	f023 0307 	bic.w	r3, r3, #7
 801a2c2:	3308      	adds	r3, #8
 801a2c4:	9303      	str	r3, [sp, #12]
 801a2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a2c8:	443b      	add	r3, r7
 801a2ca:	9309      	str	r3, [sp, #36]	; 0x24
 801a2cc:	e768      	b.n	801a1a0 <_vfiprintf_r+0x78>
 801a2ce:	fb0c 3202 	mla	r2, ip, r2, r3
 801a2d2:	460c      	mov	r4, r1
 801a2d4:	2001      	movs	r0, #1
 801a2d6:	e7a6      	b.n	801a226 <_vfiprintf_r+0xfe>
 801a2d8:	2300      	movs	r3, #0
 801a2da:	3401      	adds	r4, #1
 801a2dc:	9305      	str	r3, [sp, #20]
 801a2de:	4619      	mov	r1, r3
 801a2e0:	f04f 0c0a 	mov.w	ip, #10
 801a2e4:	4620      	mov	r0, r4
 801a2e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a2ea:	3a30      	subs	r2, #48	; 0x30
 801a2ec:	2a09      	cmp	r2, #9
 801a2ee:	d903      	bls.n	801a2f8 <_vfiprintf_r+0x1d0>
 801a2f0:	2b00      	cmp	r3, #0
 801a2f2:	d0c6      	beq.n	801a282 <_vfiprintf_r+0x15a>
 801a2f4:	9105      	str	r1, [sp, #20]
 801a2f6:	e7c4      	b.n	801a282 <_vfiprintf_r+0x15a>
 801a2f8:	fb0c 2101 	mla	r1, ip, r1, r2
 801a2fc:	4604      	mov	r4, r0
 801a2fe:	2301      	movs	r3, #1
 801a300:	e7f0      	b.n	801a2e4 <_vfiprintf_r+0x1bc>
 801a302:	ab03      	add	r3, sp, #12
 801a304:	9300      	str	r3, [sp, #0]
 801a306:	462a      	mov	r2, r5
 801a308:	4b12      	ldr	r3, [pc, #72]	; (801a354 <_vfiprintf_r+0x22c>)
 801a30a:	a904      	add	r1, sp, #16
 801a30c:	4630      	mov	r0, r6
 801a30e:	f7fc f97b 	bl	8016608 <_printf_float>
 801a312:	4607      	mov	r7, r0
 801a314:	1c78      	adds	r0, r7, #1
 801a316:	d1d6      	bne.n	801a2c6 <_vfiprintf_r+0x19e>
 801a318:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a31a:	07d9      	lsls	r1, r3, #31
 801a31c:	d405      	bmi.n	801a32a <_vfiprintf_r+0x202>
 801a31e:	89ab      	ldrh	r3, [r5, #12]
 801a320:	059a      	lsls	r2, r3, #22
 801a322:	d402      	bmi.n	801a32a <_vfiprintf_r+0x202>
 801a324:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a326:	f7fd faa9 	bl	801787c <__retarget_lock_release_recursive>
 801a32a:	89ab      	ldrh	r3, [r5, #12]
 801a32c:	065b      	lsls	r3, r3, #25
 801a32e:	f53f af1d 	bmi.w	801a16c <_vfiprintf_r+0x44>
 801a332:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a334:	e71c      	b.n	801a170 <_vfiprintf_r+0x48>
 801a336:	ab03      	add	r3, sp, #12
 801a338:	9300      	str	r3, [sp, #0]
 801a33a:	462a      	mov	r2, r5
 801a33c:	4b05      	ldr	r3, [pc, #20]	; (801a354 <_vfiprintf_r+0x22c>)
 801a33e:	a904      	add	r1, sp, #16
 801a340:	4630      	mov	r0, r6
 801a342:	f7fc fc05 	bl	8016b50 <_printf_i>
 801a346:	e7e4      	b.n	801a312 <_vfiprintf_r+0x1ea>
 801a348:	0801ce31 	.word	0x0801ce31
 801a34c:	0801ce3b 	.word	0x0801ce3b
 801a350:	08016609 	.word	0x08016609
 801a354:	0801a103 	.word	0x0801a103
 801a358:	0801ce37 	.word	0x0801ce37

0801a35c <__sflush_r>:
 801a35c:	898a      	ldrh	r2, [r1, #12]
 801a35e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a362:	4605      	mov	r5, r0
 801a364:	0710      	lsls	r0, r2, #28
 801a366:	460c      	mov	r4, r1
 801a368:	d458      	bmi.n	801a41c <__sflush_r+0xc0>
 801a36a:	684b      	ldr	r3, [r1, #4]
 801a36c:	2b00      	cmp	r3, #0
 801a36e:	dc05      	bgt.n	801a37c <__sflush_r+0x20>
 801a370:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a372:	2b00      	cmp	r3, #0
 801a374:	dc02      	bgt.n	801a37c <__sflush_r+0x20>
 801a376:	2000      	movs	r0, #0
 801a378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a37c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a37e:	2e00      	cmp	r6, #0
 801a380:	d0f9      	beq.n	801a376 <__sflush_r+0x1a>
 801a382:	2300      	movs	r3, #0
 801a384:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a388:	682f      	ldr	r7, [r5, #0]
 801a38a:	6a21      	ldr	r1, [r4, #32]
 801a38c:	602b      	str	r3, [r5, #0]
 801a38e:	d032      	beq.n	801a3f6 <__sflush_r+0x9a>
 801a390:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a392:	89a3      	ldrh	r3, [r4, #12]
 801a394:	075a      	lsls	r2, r3, #29
 801a396:	d505      	bpl.n	801a3a4 <__sflush_r+0x48>
 801a398:	6863      	ldr	r3, [r4, #4]
 801a39a:	1ac0      	subs	r0, r0, r3
 801a39c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a39e:	b10b      	cbz	r3, 801a3a4 <__sflush_r+0x48>
 801a3a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a3a2:	1ac0      	subs	r0, r0, r3
 801a3a4:	2300      	movs	r3, #0
 801a3a6:	4602      	mov	r2, r0
 801a3a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a3aa:	6a21      	ldr	r1, [r4, #32]
 801a3ac:	4628      	mov	r0, r5
 801a3ae:	47b0      	blx	r6
 801a3b0:	1c43      	adds	r3, r0, #1
 801a3b2:	89a3      	ldrh	r3, [r4, #12]
 801a3b4:	d106      	bne.n	801a3c4 <__sflush_r+0x68>
 801a3b6:	6829      	ldr	r1, [r5, #0]
 801a3b8:	291d      	cmp	r1, #29
 801a3ba:	d82b      	bhi.n	801a414 <__sflush_r+0xb8>
 801a3bc:	4a29      	ldr	r2, [pc, #164]	; (801a464 <__sflush_r+0x108>)
 801a3be:	410a      	asrs	r2, r1
 801a3c0:	07d6      	lsls	r6, r2, #31
 801a3c2:	d427      	bmi.n	801a414 <__sflush_r+0xb8>
 801a3c4:	2200      	movs	r2, #0
 801a3c6:	6062      	str	r2, [r4, #4]
 801a3c8:	04d9      	lsls	r1, r3, #19
 801a3ca:	6922      	ldr	r2, [r4, #16]
 801a3cc:	6022      	str	r2, [r4, #0]
 801a3ce:	d504      	bpl.n	801a3da <__sflush_r+0x7e>
 801a3d0:	1c42      	adds	r2, r0, #1
 801a3d2:	d101      	bne.n	801a3d8 <__sflush_r+0x7c>
 801a3d4:	682b      	ldr	r3, [r5, #0]
 801a3d6:	b903      	cbnz	r3, 801a3da <__sflush_r+0x7e>
 801a3d8:	6560      	str	r0, [r4, #84]	; 0x54
 801a3da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a3dc:	602f      	str	r7, [r5, #0]
 801a3de:	2900      	cmp	r1, #0
 801a3e0:	d0c9      	beq.n	801a376 <__sflush_r+0x1a>
 801a3e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a3e6:	4299      	cmp	r1, r3
 801a3e8:	d002      	beq.n	801a3f0 <__sflush_r+0x94>
 801a3ea:	4628      	mov	r0, r5
 801a3ec:	f7fe f8d6 	bl	801859c <_free_r>
 801a3f0:	2000      	movs	r0, #0
 801a3f2:	6360      	str	r0, [r4, #52]	; 0x34
 801a3f4:	e7c0      	b.n	801a378 <__sflush_r+0x1c>
 801a3f6:	2301      	movs	r3, #1
 801a3f8:	4628      	mov	r0, r5
 801a3fa:	47b0      	blx	r6
 801a3fc:	1c41      	adds	r1, r0, #1
 801a3fe:	d1c8      	bne.n	801a392 <__sflush_r+0x36>
 801a400:	682b      	ldr	r3, [r5, #0]
 801a402:	2b00      	cmp	r3, #0
 801a404:	d0c5      	beq.n	801a392 <__sflush_r+0x36>
 801a406:	2b1d      	cmp	r3, #29
 801a408:	d001      	beq.n	801a40e <__sflush_r+0xb2>
 801a40a:	2b16      	cmp	r3, #22
 801a40c:	d101      	bne.n	801a412 <__sflush_r+0xb6>
 801a40e:	602f      	str	r7, [r5, #0]
 801a410:	e7b1      	b.n	801a376 <__sflush_r+0x1a>
 801a412:	89a3      	ldrh	r3, [r4, #12]
 801a414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a418:	81a3      	strh	r3, [r4, #12]
 801a41a:	e7ad      	b.n	801a378 <__sflush_r+0x1c>
 801a41c:	690f      	ldr	r7, [r1, #16]
 801a41e:	2f00      	cmp	r7, #0
 801a420:	d0a9      	beq.n	801a376 <__sflush_r+0x1a>
 801a422:	0793      	lsls	r3, r2, #30
 801a424:	680e      	ldr	r6, [r1, #0]
 801a426:	bf08      	it	eq
 801a428:	694b      	ldreq	r3, [r1, #20]
 801a42a:	600f      	str	r7, [r1, #0]
 801a42c:	bf18      	it	ne
 801a42e:	2300      	movne	r3, #0
 801a430:	eba6 0807 	sub.w	r8, r6, r7
 801a434:	608b      	str	r3, [r1, #8]
 801a436:	f1b8 0f00 	cmp.w	r8, #0
 801a43a:	dd9c      	ble.n	801a376 <__sflush_r+0x1a>
 801a43c:	6a21      	ldr	r1, [r4, #32]
 801a43e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a440:	4643      	mov	r3, r8
 801a442:	463a      	mov	r2, r7
 801a444:	4628      	mov	r0, r5
 801a446:	47b0      	blx	r6
 801a448:	2800      	cmp	r0, #0
 801a44a:	dc06      	bgt.n	801a45a <__sflush_r+0xfe>
 801a44c:	89a3      	ldrh	r3, [r4, #12]
 801a44e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a452:	81a3      	strh	r3, [r4, #12]
 801a454:	f04f 30ff 	mov.w	r0, #4294967295
 801a458:	e78e      	b.n	801a378 <__sflush_r+0x1c>
 801a45a:	4407      	add	r7, r0
 801a45c:	eba8 0800 	sub.w	r8, r8, r0
 801a460:	e7e9      	b.n	801a436 <__sflush_r+0xda>
 801a462:	bf00      	nop
 801a464:	dfbffffe 	.word	0xdfbffffe

0801a468 <_fflush_r>:
 801a468:	b538      	push	{r3, r4, r5, lr}
 801a46a:	690b      	ldr	r3, [r1, #16]
 801a46c:	4605      	mov	r5, r0
 801a46e:	460c      	mov	r4, r1
 801a470:	b913      	cbnz	r3, 801a478 <_fflush_r+0x10>
 801a472:	2500      	movs	r5, #0
 801a474:	4628      	mov	r0, r5
 801a476:	bd38      	pop	{r3, r4, r5, pc}
 801a478:	b118      	cbz	r0, 801a482 <_fflush_r+0x1a>
 801a47a:	6a03      	ldr	r3, [r0, #32]
 801a47c:	b90b      	cbnz	r3, 801a482 <_fflush_r+0x1a>
 801a47e:	f7fc ff25 	bl	80172cc <__sinit>
 801a482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a486:	2b00      	cmp	r3, #0
 801a488:	d0f3      	beq.n	801a472 <_fflush_r+0xa>
 801a48a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a48c:	07d0      	lsls	r0, r2, #31
 801a48e:	d404      	bmi.n	801a49a <_fflush_r+0x32>
 801a490:	0599      	lsls	r1, r3, #22
 801a492:	d402      	bmi.n	801a49a <_fflush_r+0x32>
 801a494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a496:	f7fd f9f0 	bl	801787a <__retarget_lock_acquire_recursive>
 801a49a:	4628      	mov	r0, r5
 801a49c:	4621      	mov	r1, r4
 801a49e:	f7ff ff5d 	bl	801a35c <__sflush_r>
 801a4a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a4a4:	07da      	lsls	r2, r3, #31
 801a4a6:	4605      	mov	r5, r0
 801a4a8:	d4e4      	bmi.n	801a474 <_fflush_r+0xc>
 801a4aa:	89a3      	ldrh	r3, [r4, #12]
 801a4ac:	059b      	lsls	r3, r3, #22
 801a4ae:	d4e1      	bmi.n	801a474 <_fflush_r+0xc>
 801a4b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a4b2:	f7fd f9e3 	bl	801787c <__retarget_lock_release_recursive>
 801a4b6:	e7dd      	b.n	801a474 <_fflush_r+0xc>

0801a4b8 <__swhatbuf_r>:
 801a4b8:	b570      	push	{r4, r5, r6, lr}
 801a4ba:	460c      	mov	r4, r1
 801a4bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a4c0:	2900      	cmp	r1, #0
 801a4c2:	b096      	sub	sp, #88	; 0x58
 801a4c4:	4615      	mov	r5, r2
 801a4c6:	461e      	mov	r6, r3
 801a4c8:	da0d      	bge.n	801a4e6 <__swhatbuf_r+0x2e>
 801a4ca:	89a3      	ldrh	r3, [r4, #12]
 801a4cc:	f013 0f80 	tst.w	r3, #128	; 0x80
 801a4d0:	f04f 0100 	mov.w	r1, #0
 801a4d4:	bf0c      	ite	eq
 801a4d6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801a4da:	2340      	movne	r3, #64	; 0x40
 801a4dc:	2000      	movs	r0, #0
 801a4de:	6031      	str	r1, [r6, #0]
 801a4e0:	602b      	str	r3, [r5, #0]
 801a4e2:	b016      	add	sp, #88	; 0x58
 801a4e4:	bd70      	pop	{r4, r5, r6, pc}
 801a4e6:	466a      	mov	r2, sp
 801a4e8:	f000 f8a8 	bl	801a63c <_fstat_r>
 801a4ec:	2800      	cmp	r0, #0
 801a4ee:	dbec      	blt.n	801a4ca <__swhatbuf_r+0x12>
 801a4f0:	9901      	ldr	r1, [sp, #4]
 801a4f2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801a4f6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801a4fa:	4259      	negs	r1, r3
 801a4fc:	4159      	adcs	r1, r3
 801a4fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a502:	e7eb      	b.n	801a4dc <__swhatbuf_r+0x24>

0801a504 <__smakebuf_r>:
 801a504:	898b      	ldrh	r3, [r1, #12]
 801a506:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a508:	079d      	lsls	r5, r3, #30
 801a50a:	4606      	mov	r6, r0
 801a50c:	460c      	mov	r4, r1
 801a50e:	d507      	bpl.n	801a520 <__smakebuf_r+0x1c>
 801a510:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a514:	6023      	str	r3, [r4, #0]
 801a516:	6123      	str	r3, [r4, #16]
 801a518:	2301      	movs	r3, #1
 801a51a:	6163      	str	r3, [r4, #20]
 801a51c:	b002      	add	sp, #8
 801a51e:	bd70      	pop	{r4, r5, r6, pc}
 801a520:	ab01      	add	r3, sp, #4
 801a522:	466a      	mov	r2, sp
 801a524:	f7ff ffc8 	bl	801a4b8 <__swhatbuf_r>
 801a528:	9900      	ldr	r1, [sp, #0]
 801a52a:	4605      	mov	r5, r0
 801a52c:	4630      	mov	r0, r6
 801a52e:	f7fe f8a9 	bl	8018684 <_malloc_r>
 801a532:	b948      	cbnz	r0, 801a548 <__smakebuf_r+0x44>
 801a534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a538:	059a      	lsls	r2, r3, #22
 801a53a:	d4ef      	bmi.n	801a51c <__smakebuf_r+0x18>
 801a53c:	f023 0303 	bic.w	r3, r3, #3
 801a540:	f043 0302 	orr.w	r3, r3, #2
 801a544:	81a3      	strh	r3, [r4, #12]
 801a546:	e7e3      	b.n	801a510 <__smakebuf_r+0xc>
 801a548:	89a3      	ldrh	r3, [r4, #12]
 801a54a:	6020      	str	r0, [r4, #0]
 801a54c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a550:	81a3      	strh	r3, [r4, #12]
 801a552:	9b00      	ldr	r3, [sp, #0]
 801a554:	6163      	str	r3, [r4, #20]
 801a556:	9b01      	ldr	r3, [sp, #4]
 801a558:	6120      	str	r0, [r4, #16]
 801a55a:	b15b      	cbz	r3, 801a574 <__smakebuf_r+0x70>
 801a55c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a560:	4630      	mov	r0, r6
 801a562:	f000 f87d 	bl	801a660 <_isatty_r>
 801a566:	b128      	cbz	r0, 801a574 <__smakebuf_r+0x70>
 801a568:	89a3      	ldrh	r3, [r4, #12]
 801a56a:	f023 0303 	bic.w	r3, r3, #3
 801a56e:	f043 0301 	orr.w	r3, r3, #1
 801a572:	81a3      	strh	r3, [r4, #12]
 801a574:	89a3      	ldrh	r3, [r4, #12]
 801a576:	431d      	orrs	r5, r3
 801a578:	81a5      	strh	r5, [r4, #12]
 801a57a:	e7cf      	b.n	801a51c <__smakebuf_r+0x18>

0801a57c <_putc_r>:
 801a57c:	b570      	push	{r4, r5, r6, lr}
 801a57e:	460d      	mov	r5, r1
 801a580:	4614      	mov	r4, r2
 801a582:	4606      	mov	r6, r0
 801a584:	b118      	cbz	r0, 801a58e <_putc_r+0x12>
 801a586:	6a03      	ldr	r3, [r0, #32]
 801a588:	b90b      	cbnz	r3, 801a58e <_putc_r+0x12>
 801a58a:	f7fc fe9f 	bl	80172cc <__sinit>
 801a58e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a590:	07d8      	lsls	r0, r3, #31
 801a592:	d405      	bmi.n	801a5a0 <_putc_r+0x24>
 801a594:	89a3      	ldrh	r3, [r4, #12]
 801a596:	0599      	lsls	r1, r3, #22
 801a598:	d402      	bmi.n	801a5a0 <_putc_r+0x24>
 801a59a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a59c:	f7fd f96d 	bl	801787a <__retarget_lock_acquire_recursive>
 801a5a0:	68a3      	ldr	r3, [r4, #8]
 801a5a2:	3b01      	subs	r3, #1
 801a5a4:	2b00      	cmp	r3, #0
 801a5a6:	60a3      	str	r3, [r4, #8]
 801a5a8:	da05      	bge.n	801a5b6 <_putc_r+0x3a>
 801a5aa:	69a2      	ldr	r2, [r4, #24]
 801a5ac:	4293      	cmp	r3, r2
 801a5ae:	db12      	blt.n	801a5d6 <_putc_r+0x5a>
 801a5b0:	b2eb      	uxtb	r3, r5
 801a5b2:	2b0a      	cmp	r3, #10
 801a5b4:	d00f      	beq.n	801a5d6 <_putc_r+0x5a>
 801a5b6:	6823      	ldr	r3, [r4, #0]
 801a5b8:	1c5a      	adds	r2, r3, #1
 801a5ba:	6022      	str	r2, [r4, #0]
 801a5bc:	701d      	strb	r5, [r3, #0]
 801a5be:	b2ed      	uxtb	r5, r5
 801a5c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a5c2:	07da      	lsls	r2, r3, #31
 801a5c4:	d405      	bmi.n	801a5d2 <_putc_r+0x56>
 801a5c6:	89a3      	ldrh	r3, [r4, #12]
 801a5c8:	059b      	lsls	r3, r3, #22
 801a5ca:	d402      	bmi.n	801a5d2 <_putc_r+0x56>
 801a5cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a5ce:	f7fd f955 	bl	801787c <__retarget_lock_release_recursive>
 801a5d2:	4628      	mov	r0, r5
 801a5d4:	bd70      	pop	{r4, r5, r6, pc}
 801a5d6:	4629      	mov	r1, r5
 801a5d8:	4622      	mov	r2, r4
 801a5da:	4630      	mov	r0, r6
 801a5dc:	f7fd f83b 	bl	8017656 <__swbuf_r>
 801a5e0:	4605      	mov	r5, r0
 801a5e2:	e7ed      	b.n	801a5c0 <_putc_r+0x44>

0801a5e4 <memmove>:
 801a5e4:	4288      	cmp	r0, r1
 801a5e6:	b510      	push	{r4, lr}
 801a5e8:	eb01 0402 	add.w	r4, r1, r2
 801a5ec:	d902      	bls.n	801a5f4 <memmove+0x10>
 801a5ee:	4284      	cmp	r4, r0
 801a5f0:	4623      	mov	r3, r4
 801a5f2:	d807      	bhi.n	801a604 <memmove+0x20>
 801a5f4:	1e43      	subs	r3, r0, #1
 801a5f6:	42a1      	cmp	r1, r4
 801a5f8:	d008      	beq.n	801a60c <memmove+0x28>
 801a5fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a5fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a602:	e7f8      	b.n	801a5f6 <memmove+0x12>
 801a604:	4402      	add	r2, r0
 801a606:	4601      	mov	r1, r0
 801a608:	428a      	cmp	r2, r1
 801a60a:	d100      	bne.n	801a60e <memmove+0x2a>
 801a60c:	bd10      	pop	{r4, pc}
 801a60e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a612:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a616:	e7f7      	b.n	801a608 <memmove+0x24>

0801a618 <strncmp>:
 801a618:	b510      	push	{r4, lr}
 801a61a:	b16a      	cbz	r2, 801a638 <strncmp+0x20>
 801a61c:	3901      	subs	r1, #1
 801a61e:	1884      	adds	r4, r0, r2
 801a620:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a624:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801a628:	429a      	cmp	r2, r3
 801a62a:	d103      	bne.n	801a634 <strncmp+0x1c>
 801a62c:	42a0      	cmp	r0, r4
 801a62e:	d001      	beq.n	801a634 <strncmp+0x1c>
 801a630:	2a00      	cmp	r2, #0
 801a632:	d1f5      	bne.n	801a620 <strncmp+0x8>
 801a634:	1ad0      	subs	r0, r2, r3
 801a636:	bd10      	pop	{r4, pc}
 801a638:	4610      	mov	r0, r2
 801a63a:	e7fc      	b.n	801a636 <strncmp+0x1e>

0801a63c <_fstat_r>:
 801a63c:	b538      	push	{r3, r4, r5, lr}
 801a63e:	4d07      	ldr	r5, [pc, #28]	; (801a65c <_fstat_r+0x20>)
 801a640:	2300      	movs	r3, #0
 801a642:	4604      	mov	r4, r0
 801a644:	4608      	mov	r0, r1
 801a646:	4611      	mov	r1, r2
 801a648:	602b      	str	r3, [r5, #0]
 801a64a:	f7e9 fe72 	bl	8004332 <_fstat>
 801a64e:	1c43      	adds	r3, r0, #1
 801a650:	d102      	bne.n	801a658 <_fstat_r+0x1c>
 801a652:	682b      	ldr	r3, [r5, #0]
 801a654:	b103      	cbz	r3, 801a658 <_fstat_r+0x1c>
 801a656:	6023      	str	r3, [r4, #0]
 801a658:	bd38      	pop	{r3, r4, r5, pc}
 801a65a:	bf00      	nop
 801a65c:	20000418 	.word	0x20000418

0801a660 <_isatty_r>:
 801a660:	b538      	push	{r3, r4, r5, lr}
 801a662:	4d06      	ldr	r5, [pc, #24]	; (801a67c <_isatty_r+0x1c>)
 801a664:	2300      	movs	r3, #0
 801a666:	4604      	mov	r4, r0
 801a668:	4608      	mov	r0, r1
 801a66a:	602b      	str	r3, [r5, #0]
 801a66c:	f7e9 fe71 	bl	8004352 <_isatty>
 801a670:	1c43      	adds	r3, r0, #1
 801a672:	d102      	bne.n	801a67a <_isatty_r+0x1a>
 801a674:	682b      	ldr	r3, [r5, #0]
 801a676:	b103      	cbz	r3, 801a67a <_isatty_r+0x1a>
 801a678:	6023      	str	r3, [r4, #0]
 801a67a:	bd38      	pop	{r3, r4, r5, pc}
 801a67c:	20000418 	.word	0x20000418

0801a680 <_sbrk_r>:
 801a680:	b538      	push	{r3, r4, r5, lr}
 801a682:	4d06      	ldr	r5, [pc, #24]	; (801a69c <_sbrk_r+0x1c>)
 801a684:	2300      	movs	r3, #0
 801a686:	4604      	mov	r4, r0
 801a688:	4608      	mov	r0, r1
 801a68a:	602b      	str	r3, [r5, #0]
 801a68c:	f7e9 fe7a 	bl	8004384 <_sbrk>
 801a690:	1c43      	adds	r3, r0, #1
 801a692:	d102      	bne.n	801a69a <_sbrk_r+0x1a>
 801a694:	682b      	ldr	r3, [r5, #0]
 801a696:	b103      	cbz	r3, 801a69a <_sbrk_r+0x1a>
 801a698:	6023      	str	r3, [r4, #0]
 801a69a:	bd38      	pop	{r3, r4, r5, pc}
 801a69c:	20000418 	.word	0x20000418

0801a6a0 <nan>:
 801a6a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801a6a8 <nan+0x8>
 801a6a4:	4770      	bx	lr
 801a6a6:	bf00      	nop
 801a6a8:	00000000 	.word	0x00000000
 801a6ac:	7ff80000 	.word	0x7ff80000

0801a6b0 <__assert_func>:
 801a6b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a6b2:	4614      	mov	r4, r2
 801a6b4:	461a      	mov	r2, r3
 801a6b6:	4b09      	ldr	r3, [pc, #36]	; (801a6dc <__assert_func+0x2c>)
 801a6b8:	681b      	ldr	r3, [r3, #0]
 801a6ba:	4605      	mov	r5, r0
 801a6bc:	68d8      	ldr	r0, [r3, #12]
 801a6be:	b14c      	cbz	r4, 801a6d4 <__assert_func+0x24>
 801a6c0:	4b07      	ldr	r3, [pc, #28]	; (801a6e0 <__assert_func+0x30>)
 801a6c2:	9100      	str	r1, [sp, #0]
 801a6c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a6c8:	4906      	ldr	r1, [pc, #24]	; (801a6e4 <__assert_func+0x34>)
 801a6ca:	462b      	mov	r3, r5
 801a6cc:	f000 fbca 	bl	801ae64 <fiprintf>
 801a6d0:	f000 fbda 	bl	801ae88 <abort>
 801a6d4:	4b04      	ldr	r3, [pc, #16]	; (801a6e8 <__assert_func+0x38>)
 801a6d6:	461c      	mov	r4, r3
 801a6d8:	e7f3      	b.n	801a6c2 <__assert_func+0x12>
 801a6da:	bf00      	nop
 801a6dc:	20000074 	.word	0x20000074
 801a6e0:	0801ce4a 	.word	0x0801ce4a
 801a6e4:	0801ce57 	.word	0x0801ce57
 801a6e8:	0801ce85 	.word	0x0801ce85

0801a6ec <_calloc_r>:
 801a6ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a6ee:	fba1 2402 	umull	r2, r4, r1, r2
 801a6f2:	b94c      	cbnz	r4, 801a708 <_calloc_r+0x1c>
 801a6f4:	4611      	mov	r1, r2
 801a6f6:	9201      	str	r2, [sp, #4]
 801a6f8:	f7fd ffc4 	bl	8018684 <_malloc_r>
 801a6fc:	9a01      	ldr	r2, [sp, #4]
 801a6fe:	4605      	mov	r5, r0
 801a700:	b930      	cbnz	r0, 801a710 <_calloc_r+0x24>
 801a702:	4628      	mov	r0, r5
 801a704:	b003      	add	sp, #12
 801a706:	bd30      	pop	{r4, r5, pc}
 801a708:	220c      	movs	r2, #12
 801a70a:	6002      	str	r2, [r0, #0]
 801a70c:	2500      	movs	r5, #0
 801a70e:	e7f8      	b.n	801a702 <_calloc_r+0x16>
 801a710:	4621      	mov	r1, r4
 801a712:	f7fd f835 	bl	8017780 <memset>
 801a716:	e7f4      	b.n	801a702 <_calloc_r+0x16>

0801a718 <rshift>:
 801a718:	6903      	ldr	r3, [r0, #16]
 801a71a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801a71e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a722:	ea4f 1261 	mov.w	r2, r1, asr #5
 801a726:	f100 0414 	add.w	r4, r0, #20
 801a72a:	dd45      	ble.n	801a7b8 <rshift+0xa0>
 801a72c:	f011 011f 	ands.w	r1, r1, #31
 801a730:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801a734:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801a738:	d10c      	bne.n	801a754 <rshift+0x3c>
 801a73a:	f100 0710 	add.w	r7, r0, #16
 801a73e:	4629      	mov	r1, r5
 801a740:	42b1      	cmp	r1, r6
 801a742:	d334      	bcc.n	801a7ae <rshift+0x96>
 801a744:	1a9b      	subs	r3, r3, r2
 801a746:	009b      	lsls	r3, r3, #2
 801a748:	1eea      	subs	r2, r5, #3
 801a74a:	4296      	cmp	r6, r2
 801a74c:	bf38      	it	cc
 801a74e:	2300      	movcc	r3, #0
 801a750:	4423      	add	r3, r4
 801a752:	e015      	b.n	801a780 <rshift+0x68>
 801a754:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801a758:	f1c1 0820 	rsb	r8, r1, #32
 801a75c:	40cf      	lsrs	r7, r1
 801a75e:	f105 0e04 	add.w	lr, r5, #4
 801a762:	46a1      	mov	r9, r4
 801a764:	4576      	cmp	r6, lr
 801a766:	46f4      	mov	ip, lr
 801a768:	d815      	bhi.n	801a796 <rshift+0x7e>
 801a76a:	1a9a      	subs	r2, r3, r2
 801a76c:	0092      	lsls	r2, r2, #2
 801a76e:	3a04      	subs	r2, #4
 801a770:	3501      	adds	r5, #1
 801a772:	42ae      	cmp	r6, r5
 801a774:	bf38      	it	cc
 801a776:	2200      	movcc	r2, #0
 801a778:	18a3      	adds	r3, r4, r2
 801a77a:	50a7      	str	r7, [r4, r2]
 801a77c:	b107      	cbz	r7, 801a780 <rshift+0x68>
 801a77e:	3304      	adds	r3, #4
 801a780:	1b1a      	subs	r2, r3, r4
 801a782:	42a3      	cmp	r3, r4
 801a784:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a788:	bf08      	it	eq
 801a78a:	2300      	moveq	r3, #0
 801a78c:	6102      	str	r2, [r0, #16]
 801a78e:	bf08      	it	eq
 801a790:	6143      	streq	r3, [r0, #20]
 801a792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a796:	f8dc c000 	ldr.w	ip, [ip]
 801a79a:	fa0c fc08 	lsl.w	ip, ip, r8
 801a79e:	ea4c 0707 	orr.w	r7, ip, r7
 801a7a2:	f849 7b04 	str.w	r7, [r9], #4
 801a7a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a7aa:	40cf      	lsrs	r7, r1
 801a7ac:	e7da      	b.n	801a764 <rshift+0x4c>
 801a7ae:	f851 cb04 	ldr.w	ip, [r1], #4
 801a7b2:	f847 cf04 	str.w	ip, [r7, #4]!
 801a7b6:	e7c3      	b.n	801a740 <rshift+0x28>
 801a7b8:	4623      	mov	r3, r4
 801a7ba:	e7e1      	b.n	801a780 <rshift+0x68>

0801a7bc <__hexdig_fun>:
 801a7bc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801a7c0:	2b09      	cmp	r3, #9
 801a7c2:	d802      	bhi.n	801a7ca <__hexdig_fun+0xe>
 801a7c4:	3820      	subs	r0, #32
 801a7c6:	b2c0      	uxtb	r0, r0
 801a7c8:	4770      	bx	lr
 801a7ca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801a7ce:	2b05      	cmp	r3, #5
 801a7d0:	d801      	bhi.n	801a7d6 <__hexdig_fun+0x1a>
 801a7d2:	3847      	subs	r0, #71	; 0x47
 801a7d4:	e7f7      	b.n	801a7c6 <__hexdig_fun+0xa>
 801a7d6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801a7da:	2b05      	cmp	r3, #5
 801a7dc:	d801      	bhi.n	801a7e2 <__hexdig_fun+0x26>
 801a7de:	3827      	subs	r0, #39	; 0x27
 801a7e0:	e7f1      	b.n	801a7c6 <__hexdig_fun+0xa>
 801a7e2:	2000      	movs	r0, #0
 801a7e4:	4770      	bx	lr
	...

0801a7e8 <__gethex>:
 801a7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a7ec:	4617      	mov	r7, r2
 801a7ee:	680a      	ldr	r2, [r1, #0]
 801a7f0:	b085      	sub	sp, #20
 801a7f2:	f102 0b02 	add.w	fp, r2, #2
 801a7f6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801a7fa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801a7fe:	4681      	mov	r9, r0
 801a800:	468a      	mov	sl, r1
 801a802:	9302      	str	r3, [sp, #8]
 801a804:	32fe      	adds	r2, #254	; 0xfe
 801a806:	eb02 030b 	add.w	r3, r2, fp
 801a80a:	46d8      	mov	r8, fp
 801a80c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801a810:	9301      	str	r3, [sp, #4]
 801a812:	2830      	cmp	r0, #48	; 0x30
 801a814:	d0f7      	beq.n	801a806 <__gethex+0x1e>
 801a816:	f7ff ffd1 	bl	801a7bc <__hexdig_fun>
 801a81a:	4604      	mov	r4, r0
 801a81c:	2800      	cmp	r0, #0
 801a81e:	d138      	bne.n	801a892 <__gethex+0xaa>
 801a820:	49a7      	ldr	r1, [pc, #668]	; (801aac0 <__gethex+0x2d8>)
 801a822:	2201      	movs	r2, #1
 801a824:	4640      	mov	r0, r8
 801a826:	f7ff fef7 	bl	801a618 <strncmp>
 801a82a:	4606      	mov	r6, r0
 801a82c:	2800      	cmp	r0, #0
 801a82e:	d169      	bne.n	801a904 <__gethex+0x11c>
 801a830:	f898 0001 	ldrb.w	r0, [r8, #1]
 801a834:	465d      	mov	r5, fp
 801a836:	f7ff ffc1 	bl	801a7bc <__hexdig_fun>
 801a83a:	2800      	cmp	r0, #0
 801a83c:	d064      	beq.n	801a908 <__gethex+0x120>
 801a83e:	465a      	mov	r2, fp
 801a840:	7810      	ldrb	r0, [r2, #0]
 801a842:	2830      	cmp	r0, #48	; 0x30
 801a844:	4690      	mov	r8, r2
 801a846:	f102 0201 	add.w	r2, r2, #1
 801a84a:	d0f9      	beq.n	801a840 <__gethex+0x58>
 801a84c:	f7ff ffb6 	bl	801a7bc <__hexdig_fun>
 801a850:	2301      	movs	r3, #1
 801a852:	fab0 f480 	clz	r4, r0
 801a856:	0964      	lsrs	r4, r4, #5
 801a858:	465e      	mov	r6, fp
 801a85a:	9301      	str	r3, [sp, #4]
 801a85c:	4642      	mov	r2, r8
 801a85e:	4615      	mov	r5, r2
 801a860:	3201      	adds	r2, #1
 801a862:	7828      	ldrb	r0, [r5, #0]
 801a864:	f7ff ffaa 	bl	801a7bc <__hexdig_fun>
 801a868:	2800      	cmp	r0, #0
 801a86a:	d1f8      	bne.n	801a85e <__gethex+0x76>
 801a86c:	4994      	ldr	r1, [pc, #592]	; (801aac0 <__gethex+0x2d8>)
 801a86e:	2201      	movs	r2, #1
 801a870:	4628      	mov	r0, r5
 801a872:	f7ff fed1 	bl	801a618 <strncmp>
 801a876:	b978      	cbnz	r0, 801a898 <__gethex+0xb0>
 801a878:	b946      	cbnz	r6, 801a88c <__gethex+0xa4>
 801a87a:	1c6e      	adds	r6, r5, #1
 801a87c:	4632      	mov	r2, r6
 801a87e:	4615      	mov	r5, r2
 801a880:	3201      	adds	r2, #1
 801a882:	7828      	ldrb	r0, [r5, #0]
 801a884:	f7ff ff9a 	bl	801a7bc <__hexdig_fun>
 801a888:	2800      	cmp	r0, #0
 801a88a:	d1f8      	bne.n	801a87e <__gethex+0x96>
 801a88c:	1b73      	subs	r3, r6, r5
 801a88e:	009e      	lsls	r6, r3, #2
 801a890:	e004      	b.n	801a89c <__gethex+0xb4>
 801a892:	2400      	movs	r4, #0
 801a894:	4626      	mov	r6, r4
 801a896:	e7e1      	b.n	801a85c <__gethex+0x74>
 801a898:	2e00      	cmp	r6, #0
 801a89a:	d1f7      	bne.n	801a88c <__gethex+0xa4>
 801a89c:	782b      	ldrb	r3, [r5, #0]
 801a89e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a8a2:	2b50      	cmp	r3, #80	; 0x50
 801a8a4:	d13d      	bne.n	801a922 <__gethex+0x13a>
 801a8a6:	786b      	ldrb	r3, [r5, #1]
 801a8a8:	2b2b      	cmp	r3, #43	; 0x2b
 801a8aa:	d02f      	beq.n	801a90c <__gethex+0x124>
 801a8ac:	2b2d      	cmp	r3, #45	; 0x2d
 801a8ae:	d031      	beq.n	801a914 <__gethex+0x12c>
 801a8b0:	1c69      	adds	r1, r5, #1
 801a8b2:	f04f 0b00 	mov.w	fp, #0
 801a8b6:	7808      	ldrb	r0, [r1, #0]
 801a8b8:	f7ff ff80 	bl	801a7bc <__hexdig_fun>
 801a8bc:	1e42      	subs	r2, r0, #1
 801a8be:	b2d2      	uxtb	r2, r2
 801a8c0:	2a18      	cmp	r2, #24
 801a8c2:	d82e      	bhi.n	801a922 <__gethex+0x13a>
 801a8c4:	f1a0 0210 	sub.w	r2, r0, #16
 801a8c8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a8cc:	f7ff ff76 	bl	801a7bc <__hexdig_fun>
 801a8d0:	f100 3cff 	add.w	ip, r0, #4294967295
 801a8d4:	fa5f fc8c 	uxtb.w	ip, ip
 801a8d8:	f1bc 0f18 	cmp.w	ip, #24
 801a8dc:	d91d      	bls.n	801a91a <__gethex+0x132>
 801a8de:	f1bb 0f00 	cmp.w	fp, #0
 801a8e2:	d000      	beq.n	801a8e6 <__gethex+0xfe>
 801a8e4:	4252      	negs	r2, r2
 801a8e6:	4416      	add	r6, r2
 801a8e8:	f8ca 1000 	str.w	r1, [sl]
 801a8ec:	b1dc      	cbz	r4, 801a926 <__gethex+0x13e>
 801a8ee:	9b01      	ldr	r3, [sp, #4]
 801a8f0:	2b00      	cmp	r3, #0
 801a8f2:	bf14      	ite	ne
 801a8f4:	f04f 0800 	movne.w	r8, #0
 801a8f8:	f04f 0806 	moveq.w	r8, #6
 801a8fc:	4640      	mov	r0, r8
 801a8fe:	b005      	add	sp, #20
 801a900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a904:	4645      	mov	r5, r8
 801a906:	4626      	mov	r6, r4
 801a908:	2401      	movs	r4, #1
 801a90a:	e7c7      	b.n	801a89c <__gethex+0xb4>
 801a90c:	f04f 0b00 	mov.w	fp, #0
 801a910:	1ca9      	adds	r1, r5, #2
 801a912:	e7d0      	b.n	801a8b6 <__gethex+0xce>
 801a914:	f04f 0b01 	mov.w	fp, #1
 801a918:	e7fa      	b.n	801a910 <__gethex+0x128>
 801a91a:	230a      	movs	r3, #10
 801a91c:	fb03 0002 	mla	r0, r3, r2, r0
 801a920:	e7d0      	b.n	801a8c4 <__gethex+0xdc>
 801a922:	4629      	mov	r1, r5
 801a924:	e7e0      	b.n	801a8e8 <__gethex+0x100>
 801a926:	eba5 0308 	sub.w	r3, r5, r8
 801a92a:	3b01      	subs	r3, #1
 801a92c:	4621      	mov	r1, r4
 801a92e:	2b07      	cmp	r3, #7
 801a930:	dc0a      	bgt.n	801a948 <__gethex+0x160>
 801a932:	4648      	mov	r0, r9
 801a934:	f7fd ff32 	bl	801879c <_Balloc>
 801a938:	4604      	mov	r4, r0
 801a93a:	b940      	cbnz	r0, 801a94e <__gethex+0x166>
 801a93c:	4b61      	ldr	r3, [pc, #388]	; (801aac4 <__gethex+0x2dc>)
 801a93e:	4602      	mov	r2, r0
 801a940:	21e4      	movs	r1, #228	; 0xe4
 801a942:	4861      	ldr	r0, [pc, #388]	; (801aac8 <__gethex+0x2e0>)
 801a944:	f7ff feb4 	bl	801a6b0 <__assert_func>
 801a948:	3101      	adds	r1, #1
 801a94a:	105b      	asrs	r3, r3, #1
 801a94c:	e7ef      	b.n	801a92e <__gethex+0x146>
 801a94e:	f100 0a14 	add.w	sl, r0, #20
 801a952:	2300      	movs	r3, #0
 801a954:	495a      	ldr	r1, [pc, #360]	; (801aac0 <__gethex+0x2d8>)
 801a956:	f8cd a004 	str.w	sl, [sp, #4]
 801a95a:	469b      	mov	fp, r3
 801a95c:	45a8      	cmp	r8, r5
 801a95e:	d342      	bcc.n	801a9e6 <__gethex+0x1fe>
 801a960:	9801      	ldr	r0, [sp, #4]
 801a962:	f840 bb04 	str.w	fp, [r0], #4
 801a966:	eba0 000a 	sub.w	r0, r0, sl
 801a96a:	1080      	asrs	r0, r0, #2
 801a96c:	6120      	str	r0, [r4, #16]
 801a96e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801a972:	4658      	mov	r0, fp
 801a974:	f7fe f804 	bl	8018980 <__hi0bits>
 801a978:	683d      	ldr	r5, [r7, #0]
 801a97a:	eba8 0000 	sub.w	r0, r8, r0
 801a97e:	42a8      	cmp	r0, r5
 801a980:	dd59      	ble.n	801aa36 <__gethex+0x24e>
 801a982:	eba0 0805 	sub.w	r8, r0, r5
 801a986:	4641      	mov	r1, r8
 801a988:	4620      	mov	r0, r4
 801a98a:	f7fe fb93 	bl	80190b4 <__any_on>
 801a98e:	4683      	mov	fp, r0
 801a990:	b1b8      	cbz	r0, 801a9c2 <__gethex+0x1da>
 801a992:	f108 33ff 	add.w	r3, r8, #4294967295
 801a996:	1159      	asrs	r1, r3, #5
 801a998:	f003 021f 	and.w	r2, r3, #31
 801a99c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801a9a0:	f04f 0b01 	mov.w	fp, #1
 801a9a4:	fa0b f202 	lsl.w	r2, fp, r2
 801a9a8:	420a      	tst	r2, r1
 801a9aa:	d00a      	beq.n	801a9c2 <__gethex+0x1da>
 801a9ac:	455b      	cmp	r3, fp
 801a9ae:	dd06      	ble.n	801a9be <__gethex+0x1d6>
 801a9b0:	f1a8 0102 	sub.w	r1, r8, #2
 801a9b4:	4620      	mov	r0, r4
 801a9b6:	f7fe fb7d 	bl	80190b4 <__any_on>
 801a9ba:	2800      	cmp	r0, #0
 801a9bc:	d138      	bne.n	801aa30 <__gethex+0x248>
 801a9be:	f04f 0b02 	mov.w	fp, #2
 801a9c2:	4641      	mov	r1, r8
 801a9c4:	4620      	mov	r0, r4
 801a9c6:	f7ff fea7 	bl	801a718 <rshift>
 801a9ca:	4446      	add	r6, r8
 801a9cc:	68bb      	ldr	r3, [r7, #8]
 801a9ce:	42b3      	cmp	r3, r6
 801a9d0:	da41      	bge.n	801aa56 <__gethex+0x26e>
 801a9d2:	4621      	mov	r1, r4
 801a9d4:	4648      	mov	r0, r9
 801a9d6:	f7fd ff21 	bl	801881c <_Bfree>
 801a9da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a9dc:	2300      	movs	r3, #0
 801a9de:	6013      	str	r3, [r2, #0]
 801a9e0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801a9e4:	e78a      	b.n	801a8fc <__gethex+0x114>
 801a9e6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801a9ea:	2a2e      	cmp	r2, #46	; 0x2e
 801a9ec:	d014      	beq.n	801aa18 <__gethex+0x230>
 801a9ee:	2b20      	cmp	r3, #32
 801a9f0:	d106      	bne.n	801aa00 <__gethex+0x218>
 801a9f2:	9b01      	ldr	r3, [sp, #4]
 801a9f4:	f843 bb04 	str.w	fp, [r3], #4
 801a9f8:	f04f 0b00 	mov.w	fp, #0
 801a9fc:	9301      	str	r3, [sp, #4]
 801a9fe:	465b      	mov	r3, fp
 801aa00:	7828      	ldrb	r0, [r5, #0]
 801aa02:	9303      	str	r3, [sp, #12]
 801aa04:	f7ff feda 	bl	801a7bc <__hexdig_fun>
 801aa08:	9b03      	ldr	r3, [sp, #12]
 801aa0a:	f000 000f 	and.w	r0, r0, #15
 801aa0e:	4098      	lsls	r0, r3
 801aa10:	ea4b 0b00 	orr.w	fp, fp, r0
 801aa14:	3304      	adds	r3, #4
 801aa16:	e7a1      	b.n	801a95c <__gethex+0x174>
 801aa18:	45a8      	cmp	r8, r5
 801aa1a:	d8e8      	bhi.n	801a9ee <__gethex+0x206>
 801aa1c:	2201      	movs	r2, #1
 801aa1e:	4628      	mov	r0, r5
 801aa20:	9303      	str	r3, [sp, #12]
 801aa22:	f7ff fdf9 	bl	801a618 <strncmp>
 801aa26:	4926      	ldr	r1, [pc, #152]	; (801aac0 <__gethex+0x2d8>)
 801aa28:	9b03      	ldr	r3, [sp, #12]
 801aa2a:	2800      	cmp	r0, #0
 801aa2c:	d1df      	bne.n	801a9ee <__gethex+0x206>
 801aa2e:	e795      	b.n	801a95c <__gethex+0x174>
 801aa30:	f04f 0b03 	mov.w	fp, #3
 801aa34:	e7c5      	b.n	801a9c2 <__gethex+0x1da>
 801aa36:	da0b      	bge.n	801aa50 <__gethex+0x268>
 801aa38:	eba5 0800 	sub.w	r8, r5, r0
 801aa3c:	4621      	mov	r1, r4
 801aa3e:	4642      	mov	r2, r8
 801aa40:	4648      	mov	r0, r9
 801aa42:	f7fe f905 	bl	8018c50 <__lshift>
 801aa46:	eba6 0608 	sub.w	r6, r6, r8
 801aa4a:	4604      	mov	r4, r0
 801aa4c:	f100 0a14 	add.w	sl, r0, #20
 801aa50:	f04f 0b00 	mov.w	fp, #0
 801aa54:	e7ba      	b.n	801a9cc <__gethex+0x1e4>
 801aa56:	687b      	ldr	r3, [r7, #4]
 801aa58:	42b3      	cmp	r3, r6
 801aa5a:	dd73      	ble.n	801ab44 <__gethex+0x35c>
 801aa5c:	1b9e      	subs	r6, r3, r6
 801aa5e:	42b5      	cmp	r5, r6
 801aa60:	dc34      	bgt.n	801aacc <__gethex+0x2e4>
 801aa62:	68fb      	ldr	r3, [r7, #12]
 801aa64:	2b02      	cmp	r3, #2
 801aa66:	d023      	beq.n	801aab0 <__gethex+0x2c8>
 801aa68:	2b03      	cmp	r3, #3
 801aa6a:	d025      	beq.n	801aab8 <__gethex+0x2d0>
 801aa6c:	2b01      	cmp	r3, #1
 801aa6e:	d115      	bne.n	801aa9c <__gethex+0x2b4>
 801aa70:	42b5      	cmp	r5, r6
 801aa72:	d113      	bne.n	801aa9c <__gethex+0x2b4>
 801aa74:	2d01      	cmp	r5, #1
 801aa76:	d10b      	bne.n	801aa90 <__gethex+0x2a8>
 801aa78:	9a02      	ldr	r2, [sp, #8]
 801aa7a:	687b      	ldr	r3, [r7, #4]
 801aa7c:	6013      	str	r3, [r2, #0]
 801aa7e:	2301      	movs	r3, #1
 801aa80:	6123      	str	r3, [r4, #16]
 801aa82:	f8ca 3000 	str.w	r3, [sl]
 801aa86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801aa88:	f04f 0862 	mov.w	r8, #98	; 0x62
 801aa8c:	601c      	str	r4, [r3, #0]
 801aa8e:	e735      	b.n	801a8fc <__gethex+0x114>
 801aa90:	1e69      	subs	r1, r5, #1
 801aa92:	4620      	mov	r0, r4
 801aa94:	f7fe fb0e 	bl	80190b4 <__any_on>
 801aa98:	2800      	cmp	r0, #0
 801aa9a:	d1ed      	bne.n	801aa78 <__gethex+0x290>
 801aa9c:	4621      	mov	r1, r4
 801aa9e:	4648      	mov	r0, r9
 801aaa0:	f7fd febc 	bl	801881c <_Bfree>
 801aaa4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801aaa6:	2300      	movs	r3, #0
 801aaa8:	6013      	str	r3, [r2, #0]
 801aaaa:	f04f 0850 	mov.w	r8, #80	; 0x50
 801aaae:	e725      	b.n	801a8fc <__gethex+0x114>
 801aab0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801aab2:	2b00      	cmp	r3, #0
 801aab4:	d1f2      	bne.n	801aa9c <__gethex+0x2b4>
 801aab6:	e7df      	b.n	801aa78 <__gethex+0x290>
 801aab8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	d1dc      	bne.n	801aa78 <__gethex+0x290>
 801aabe:	e7ed      	b.n	801aa9c <__gethex+0x2b4>
 801aac0:	0801ccdc 	.word	0x0801ccdc
 801aac4:	0801cb71 	.word	0x0801cb71
 801aac8:	0801ce86 	.word	0x0801ce86
 801aacc:	f106 38ff 	add.w	r8, r6, #4294967295
 801aad0:	f1bb 0f00 	cmp.w	fp, #0
 801aad4:	d133      	bne.n	801ab3e <__gethex+0x356>
 801aad6:	f1b8 0f00 	cmp.w	r8, #0
 801aada:	d004      	beq.n	801aae6 <__gethex+0x2fe>
 801aadc:	4641      	mov	r1, r8
 801aade:	4620      	mov	r0, r4
 801aae0:	f7fe fae8 	bl	80190b4 <__any_on>
 801aae4:	4683      	mov	fp, r0
 801aae6:	ea4f 1268 	mov.w	r2, r8, asr #5
 801aaea:	2301      	movs	r3, #1
 801aaec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801aaf0:	f008 081f 	and.w	r8, r8, #31
 801aaf4:	fa03 f308 	lsl.w	r3, r3, r8
 801aaf8:	4213      	tst	r3, r2
 801aafa:	4631      	mov	r1, r6
 801aafc:	4620      	mov	r0, r4
 801aafe:	bf18      	it	ne
 801ab00:	f04b 0b02 	orrne.w	fp, fp, #2
 801ab04:	1bad      	subs	r5, r5, r6
 801ab06:	f7ff fe07 	bl	801a718 <rshift>
 801ab0a:	687e      	ldr	r6, [r7, #4]
 801ab0c:	f04f 0802 	mov.w	r8, #2
 801ab10:	f1bb 0f00 	cmp.w	fp, #0
 801ab14:	d04a      	beq.n	801abac <__gethex+0x3c4>
 801ab16:	68fb      	ldr	r3, [r7, #12]
 801ab18:	2b02      	cmp	r3, #2
 801ab1a:	d016      	beq.n	801ab4a <__gethex+0x362>
 801ab1c:	2b03      	cmp	r3, #3
 801ab1e:	d018      	beq.n	801ab52 <__gethex+0x36a>
 801ab20:	2b01      	cmp	r3, #1
 801ab22:	d109      	bne.n	801ab38 <__gethex+0x350>
 801ab24:	f01b 0f02 	tst.w	fp, #2
 801ab28:	d006      	beq.n	801ab38 <__gethex+0x350>
 801ab2a:	f8da 3000 	ldr.w	r3, [sl]
 801ab2e:	ea4b 0b03 	orr.w	fp, fp, r3
 801ab32:	f01b 0f01 	tst.w	fp, #1
 801ab36:	d10f      	bne.n	801ab58 <__gethex+0x370>
 801ab38:	f048 0810 	orr.w	r8, r8, #16
 801ab3c:	e036      	b.n	801abac <__gethex+0x3c4>
 801ab3e:	f04f 0b01 	mov.w	fp, #1
 801ab42:	e7d0      	b.n	801aae6 <__gethex+0x2fe>
 801ab44:	f04f 0801 	mov.w	r8, #1
 801ab48:	e7e2      	b.n	801ab10 <__gethex+0x328>
 801ab4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ab4c:	f1c3 0301 	rsb	r3, r3, #1
 801ab50:	930f      	str	r3, [sp, #60]	; 0x3c
 801ab52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ab54:	2b00      	cmp	r3, #0
 801ab56:	d0ef      	beq.n	801ab38 <__gethex+0x350>
 801ab58:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801ab5c:	f104 0214 	add.w	r2, r4, #20
 801ab60:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801ab64:	9301      	str	r3, [sp, #4]
 801ab66:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801ab6a:	2300      	movs	r3, #0
 801ab6c:	4694      	mov	ip, r2
 801ab6e:	f852 1b04 	ldr.w	r1, [r2], #4
 801ab72:	f1b1 3fff 	cmp.w	r1, #4294967295
 801ab76:	d01e      	beq.n	801abb6 <__gethex+0x3ce>
 801ab78:	3101      	adds	r1, #1
 801ab7a:	f8cc 1000 	str.w	r1, [ip]
 801ab7e:	f1b8 0f02 	cmp.w	r8, #2
 801ab82:	f104 0214 	add.w	r2, r4, #20
 801ab86:	d13d      	bne.n	801ac04 <__gethex+0x41c>
 801ab88:	683b      	ldr	r3, [r7, #0]
 801ab8a:	3b01      	subs	r3, #1
 801ab8c:	42ab      	cmp	r3, r5
 801ab8e:	d10b      	bne.n	801aba8 <__gethex+0x3c0>
 801ab90:	1169      	asrs	r1, r5, #5
 801ab92:	2301      	movs	r3, #1
 801ab94:	f005 051f 	and.w	r5, r5, #31
 801ab98:	fa03 f505 	lsl.w	r5, r3, r5
 801ab9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801aba0:	421d      	tst	r5, r3
 801aba2:	bf18      	it	ne
 801aba4:	f04f 0801 	movne.w	r8, #1
 801aba8:	f048 0820 	orr.w	r8, r8, #32
 801abac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801abae:	601c      	str	r4, [r3, #0]
 801abb0:	9b02      	ldr	r3, [sp, #8]
 801abb2:	601e      	str	r6, [r3, #0]
 801abb4:	e6a2      	b.n	801a8fc <__gethex+0x114>
 801abb6:	4290      	cmp	r0, r2
 801abb8:	f842 3c04 	str.w	r3, [r2, #-4]
 801abbc:	d8d6      	bhi.n	801ab6c <__gethex+0x384>
 801abbe:	68a2      	ldr	r2, [r4, #8]
 801abc0:	4593      	cmp	fp, r2
 801abc2:	db17      	blt.n	801abf4 <__gethex+0x40c>
 801abc4:	6861      	ldr	r1, [r4, #4]
 801abc6:	4648      	mov	r0, r9
 801abc8:	3101      	adds	r1, #1
 801abca:	f7fd fde7 	bl	801879c <_Balloc>
 801abce:	4682      	mov	sl, r0
 801abd0:	b918      	cbnz	r0, 801abda <__gethex+0x3f2>
 801abd2:	4b1b      	ldr	r3, [pc, #108]	; (801ac40 <__gethex+0x458>)
 801abd4:	4602      	mov	r2, r0
 801abd6:	2184      	movs	r1, #132	; 0x84
 801abd8:	e6b3      	b.n	801a942 <__gethex+0x15a>
 801abda:	6922      	ldr	r2, [r4, #16]
 801abdc:	3202      	adds	r2, #2
 801abde:	f104 010c 	add.w	r1, r4, #12
 801abe2:	0092      	lsls	r2, r2, #2
 801abe4:	300c      	adds	r0, #12
 801abe6:	f7fc fe4a 	bl	801787e <memcpy>
 801abea:	4621      	mov	r1, r4
 801abec:	4648      	mov	r0, r9
 801abee:	f7fd fe15 	bl	801881c <_Bfree>
 801abf2:	4654      	mov	r4, sl
 801abf4:	6922      	ldr	r2, [r4, #16]
 801abf6:	1c51      	adds	r1, r2, #1
 801abf8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801abfc:	6121      	str	r1, [r4, #16]
 801abfe:	2101      	movs	r1, #1
 801ac00:	6151      	str	r1, [r2, #20]
 801ac02:	e7bc      	b.n	801ab7e <__gethex+0x396>
 801ac04:	6921      	ldr	r1, [r4, #16]
 801ac06:	4559      	cmp	r1, fp
 801ac08:	dd0b      	ble.n	801ac22 <__gethex+0x43a>
 801ac0a:	2101      	movs	r1, #1
 801ac0c:	4620      	mov	r0, r4
 801ac0e:	f7ff fd83 	bl	801a718 <rshift>
 801ac12:	68bb      	ldr	r3, [r7, #8]
 801ac14:	3601      	adds	r6, #1
 801ac16:	42b3      	cmp	r3, r6
 801ac18:	f6ff aedb 	blt.w	801a9d2 <__gethex+0x1ea>
 801ac1c:	f04f 0801 	mov.w	r8, #1
 801ac20:	e7c2      	b.n	801aba8 <__gethex+0x3c0>
 801ac22:	f015 051f 	ands.w	r5, r5, #31
 801ac26:	d0f9      	beq.n	801ac1c <__gethex+0x434>
 801ac28:	9b01      	ldr	r3, [sp, #4]
 801ac2a:	441a      	add	r2, r3
 801ac2c:	f1c5 0520 	rsb	r5, r5, #32
 801ac30:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801ac34:	f7fd fea4 	bl	8018980 <__hi0bits>
 801ac38:	42a8      	cmp	r0, r5
 801ac3a:	dbe6      	blt.n	801ac0a <__gethex+0x422>
 801ac3c:	e7ee      	b.n	801ac1c <__gethex+0x434>
 801ac3e:	bf00      	nop
 801ac40:	0801cb71 	.word	0x0801cb71

0801ac44 <L_shift>:
 801ac44:	f1c2 0208 	rsb	r2, r2, #8
 801ac48:	0092      	lsls	r2, r2, #2
 801ac4a:	b570      	push	{r4, r5, r6, lr}
 801ac4c:	f1c2 0620 	rsb	r6, r2, #32
 801ac50:	6843      	ldr	r3, [r0, #4]
 801ac52:	6804      	ldr	r4, [r0, #0]
 801ac54:	fa03 f506 	lsl.w	r5, r3, r6
 801ac58:	432c      	orrs	r4, r5
 801ac5a:	40d3      	lsrs	r3, r2
 801ac5c:	6004      	str	r4, [r0, #0]
 801ac5e:	f840 3f04 	str.w	r3, [r0, #4]!
 801ac62:	4288      	cmp	r0, r1
 801ac64:	d3f4      	bcc.n	801ac50 <L_shift+0xc>
 801ac66:	bd70      	pop	{r4, r5, r6, pc}

0801ac68 <__match>:
 801ac68:	b530      	push	{r4, r5, lr}
 801ac6a:	6803      	ldr	r3, [r0, #0]
 801ac6c:	3301      	adds	r3, #1
 801ac6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ac72:	b914      	cbnz	r4, 801ac7a <__match+0x12>
 801ac74:	6003      	str	r3, [r0, #0]
 801ac76:	2001      	movs	r0, #1
 801ac78:	bd30      	pop	{r4, r5, pc}
 801ac7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ac7e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801ac82:	2d19      	cmp	r5, #25
 801ac84:	bf98      	it	ls
 801ac86:	3220      	addls	r2, #32
 801ac88:	42a2      	cmp	r2, r4
 801ac8a:	d0f0      	beq.n	801ac6e <__match+0x6>
 801ac8c:	2000      	movs	r0, #0
 801ac8e:	e7f3      	b.n	801ac78 <__match+0x10>

0801ac90 <__hexnan>:
 801ac90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac94:	680b      	ldr	r3, [r1, #0]
 801ac96:	6801      	ldr	r1, [r0, #0]
 801ac98:	115e      	asrs	r6, r3, #5
 801ac9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801ac9e:	f013 031f 	ands.w	r3, r3, #31
 801aca2:	b087      	sub	sp, #28
 801aca4:	bf18      	it	ne
 801aca6:	3604      	addne	r6, #4
 801aca8:	2500      	movs	r5, #0
 801acaa:	1f37      	subs	r7, r6, #4
 801acac:	4682      	mov	sl, r0
 801acae:	4690      	mov	r8, r2
 801acb0:	9301      	str	r3, [sp, #4]
 801acb2:	f846 5c04 	str.w	r5, [r6, #-4]
 801acb6:	46b9      	mov	r9, r7
 801acb8:	463c      	mov	r4, r7
 801acba:	9502      	str	r5, [sp, #8]
 801acbc:	46ab      	mov	fp, r5
 801acbe:	784a      	ldrb	r2, [r1, #1]
 801acc0:	1c4b      	adds	r3, r1, #1
 801acc2:	9303      	str	r3, [sp, #12]
 801acc4:	b342      	cbz	r2, 801ad18 <__hexnan+0x88>
 801acc6:	4610      	mov	r0, r2
 801acc8:	9105      	str	r1, [sp, #20]
 801acca:	9204      	str	r2, [sp, #16]
 801accc:	f7ff fd76 	bl	801a7bc <__hexdig_fun>
 801acd0:	2800      	cmp	r0, #0
 801acd2:	d14f      	bne.n	801ad74 <__hexnan+0xe4>
 801acd4:	9a04      	ldr	r2, [sp, #16]
 801acd6:	9905      	ldr	r1, [sp, #20]
 801acd8:	2a20      	cmp	r2, #32
 801acda:	d818      	bhi.n	801ad0e <__hexnan+0x7e>
 801acdc:	9b02      	ldr	r3, [sp, #8]
 801acde:	459b      	cmp	fp, r3
 801ace0:	dd13      	ble.n	801ad0a <__hexnan+0x7a>
 801ace2:	454c      	cmp	r4, r9
 801ace4:	d206      	bcs.n	801acf4 <__hexnan+0x64>
 801ace6:	2d07      	cmp	r5, #7
 801ace8:	dc04      	bgt.n	801acf4 <__hexnan+0x64>
 801acea:	462a      	mov	r2, r5
 801acec:	4649      	mov	r1, r9
 801acee:	4620      	mov	r0, r4
 801acf0:	f7ff ffa8 	bl	801ac44 <L_shift>
 801acf4:	4544      	cmp	r4, r8
 801acf6:	d950      	bls.n	801ad9a <__hexnan+0x10a>
 801acf8:	2300      	movs	r3, #0
 801acfa:	f1a4 0904 	sub.w	r9, r4, #4
 801acfe:	f844 3c04 	str.w	r3, [r4, #-4]
 801ad02:	f8cd b008 	str.w	fp, [sp, #8]
 801ad06:	464c      	mov	r4, r9
 801ad08:	461d      	mov	r5, r3
 801ad0a:	9903      	ldr	r1, [sp, #12]
 801ad0c:	e7d7      	b.n	801acbe <__hexnan+0x2e>
 801ad0e:	2a29      	cmp	r2, #41	; 0x29
 801ad10:	d155      	bne.n	801adbe <__hexnan+0x12e>
 801ad12:	3102      	adds	r1, #2
 801ad14:	f8ca 1000 	str.w	r1, [sl]
 801ad18:	f1bb 0f00 	cmp.w	fp, #0
 801ad1c:	d04f      	beq.n	801adbe <__hexnan+0x12e>
 801ad1e:	454c      	cmp	r4, r9
 801ad20:	d206      	bcs.n	801ad30 <__hexnan+0xa0>
 801ad22:	2d07      	cmp	r5, #7
 801ad24:	dc04      	bgt.n	801ad30 <__hexnan+0xa0>
 801ad26:	462a      	mov	r2, r5
 801ad28:	4649      	mov	r1, r9
 801ad2a:	4620      	mov	r0, r4
 801ad2c:	f7ff ff8a 	bl	801ac44 <L_shift>
 801ad30:	4544      	cmp	r4, r8
 801ad32:	d934      	bls.n	801ad9e <__hexnan+0x10e>
 801ad34:	f1a8 0204 	sub.w	r2, r8, #4
 801ad38:	4623      	mov	r3, r4
 801ad3a:	f853 1b04 	ldr.w	r1, [r3], #4
 801ad3e:	f842 1f04 	str.w	r1, [r2, #4]!
 801ad42:	429f      	cmp	r7, r3
 801ad44:	d2f9      	bcs.n	801ad3a <__hexnan+0xaa>
 801ad46:	1b3b      	subs	r3, r7, r4
 801ad48:	f023 0303 	bic.w	r3, r3, #3
 801ad4c:	3304      	adds	r3, #4
 801ad4e:	3e03      	subs	r6, #3
 801ad50:	3401      	adds	r4, #1
 801ad52:	42a6      	cmp	r6, r4
 801ad54:	bf38      	it	cc
 801ad56:	2304      	movcc	r3, #4
 801ad58:	4443      	add	r3, r8
 801ad5a:	2200      	movs	r2, #0
 801ad5c:	f843 2b04 	str.w	r2, [r3], #4
 801ad60:	429f      	cmp	r7, r3
 801ad62:	d2fb      	bcs.n	801ad5c <__hexnan+0xcc>
 801ad64:	683b      	ldr	r3, [r7, #0]
 801ad66:	b91b      	cbnz	r3, 801ad70 <__hexnan+0xe0>
 801ad68:	4547      	cmp	r7, r8
 801ad6a:	d126      	bne.n	801adba <__hexnan+0x12a>
 801ad6c:	2301      	movs	r3, #1
 801ad6e:	603b      	str	r3, [r7, #0]
 801ad70:	2005      	movs	r0, #5
 801ad72:	e025      	b.n	801adc0 <__hexnan+0x130>
 801ad74:	3501      	adds	r5, #1
 801ad76:	2d08      	cmp	r5, #8
 801ad78:	f10b 0b01 	add.w	fp, fp, #1
 801ad7c:	dd06      	ble.n	801ad8c <__hexnan+0xfc>
 801ad7e:	4544      	cmp	r4, r8
 801ad80:	d9c3      	bls.n	801ad0a <__hexnan+0x7a>
 801ad82:	2300      	movs	r3, #0
 801ad84:	f844 3c04 	str.w	r3, [r4, #-4]
 801ad88:	2501      	movs	r5, #1
 801ad8a:	3c04      	subs	r4, #4
 801ad8c:	6822      	ldr	r2, [r4, #0]
 801ad8e:	f000 000f 	and.w	r0, r0, #15
 801ad92:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801ad96:	6020      	str	r0, [r4, #0]
 801ad98:	e7b7      	b.n	801ad0a <__hexnan+0x7a>
 801ad9a:	2508      	movs	r5, #8
 801ad9c:	e7b5      	b.n	801ad0a <__hexnan+0x7a>
 801ad9e:	9b01      	ldr	r3, [sp, #4]
 801ada0:	2b00      	cmp	r3, #0
 801ada2:	d0df      	beq.n	801ad64 <__hexnan+0xd4>
 801ada4:	f1c3 0320 	rsb	r3, r3, #32
 801ada8:	f04f 32ff 	mov.w	r2, #4294967295
 801adac:	40da      	lsrs	r2, r3
 801adae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801adb2:	4013      	ands	r3, r2
 801adb4:	f846 3c04 	str.w	r3, [r6, #-4]
 801adb8:	e7d4      	b.n	801ad64 <__hexnan+0xd4>
 801adba:	3f04      	subs	r7, #4
 801adbc:	e7d2      	b.n	801ad64 <__hexnan+0xd4>
 801adbe:	2004      	movs	r0, #4
 801adc0:	b007      	add	sp, #28
 801adc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801adc6 <__ascii_mbtowc>:
 801adc6:	b082      	sub	sp, #8
 801adc8:	b901      	cbnz	r1, 801adcc <__ascii_mbtowc+0x6>
 801adca:	a901      	add	r1, sp, #4
 801adcc:	b142      	cbz	r2, 801ade0 <__ascii_mbtowc+0x1a>
 801adce:	b14b      	cbz	r3, 801ade4 <__ascii_mbtowc+0x1e>
 801add0:	7813      	ldrb	r3, [r2, #0]
 801add2:	600b      	str	r3, [r1, #0]
 801add4:	7812      	ldrb	r2, [r2, #0]
 801add6:	1e10      	subs	r0, r2, #0
 801add8:	bf18      	it	ne
 801adda:	2001      	movne	r0, #1
 801addc:	b002      	add	sp, #8
 801adde:	4770      	bx	lr
 801ade0:	4610      	mov	r0, r2
 801ade2:	e7fb      	b.n	801addc <__ascii_mbtowc+0x16>
 801ade4:	f06f 0001 	mvn.w	r0, #1
 801ade8:	e7f8      	b.n	801addc <__ascii_mbtowc+0x16>

0801adea <_realloc_r>:
 801adea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801adee:	4680      	mov	r8, r0
 801adf0:	4614      	mov	r4, r2
 801adf2:	460e      	mov	r6, r1
 801adf4:	b921      	cbnz	r1, 801ae00 <_realloc_r+0x16>
 801adf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801adfa:	4611      	mov	r1, r2
 801adfc:	f7fd bc42 	b.w	8018684 <_malloc_r>
 801ae00:	b92a      	cbnz	r2, 801ae0e <_realloc_r+0x24>
 801ae02:	f7fd fbcb 	bl	801859c <_free_r>
 801ae06:	4625      	mov	r5, r4
 801ae08:	4628      	mov	r0, r5
 801ae0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ae0e:	f000 f842 	bl	801ae96 <_malloc_usable_size_r>
 801ae12:	4284      	cmp	r4, r0
 801ae14:	4607      	mov	r7, r0
 801ae16:	d802      	bhi.n	801ae1e <_realloc_r+0x34>
 801ae18:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ae1c:	d812      	bhi.n	801ae44 <_realloc_r+0x5a>
 801ae1e:	4621      	mov	r1, r4
 801ae20:	4640      	mov	r0, r8
 801ae22:	f7fd fc2f 	bl	8018684 <_malloc_r>
 801ae26:	4605      	mov	r5, r0
 801ae28:	2800      	cmp	r0, #0
 801ae2a:	d0ed      	beq.n	801ae08 <_realloc_r+0x1e>
 801ae2c:	42bc      	cmp	r4, r7
 801ae2e:	4622      	mov	r2, r4
 801ae30:	4631      	mov	r1, r6
 801ae32:	bf28      	it	cs
 801ae34:	463a      	movcs	r2, r7
 801ae36:	f7fc fd22 	bl	801787e <memcpy>
 801ae3a:	4631      	mov	r1, r6
 801ae3c:	4640      	mov	r0, r8
 801ae3e:	f7fd fbad 	bl	801859c <_free_r>
 801ae42:	e7e1      	b.n	801ae08 <_realloc_r+0x1e>
 801ae44:	4635      	mov	r5, r6
 801ae46:	e7df      	b.n	801ae08 <_realloc_r+0x1e>

0801ae48 <__ascii_wctomb>:
 801ae48:	b149      	cbz	r1, 801ae5e <__ascii_wctomb+0x16>
 801ae4a:	2aff      	cmp	r2, #255	; 0xff
 801ae4c:	bf85      	ittet	hi
 801ae4e:	238a      	movhi	r3, #138	; 0x8a
 801ae50:	6003      	strhi	r3, [r0, #0]
 801ae52:	700a      	strbls	r2, [r1, #0]
 801ae54:	f04f 30ff 	movhi.w	r0, #4294967295
 801ae58:	bf98      	it	ls
 801ae5a:	2001      	movls	r0, #1
 801ae5c:	4770      	bx	lr
 801ae5e:	4608      	mov	r0, r1
 801ae60:	4770      	bx	lr
	...

0801ae64 <fiprintf>:
 801ae64:	b40e      	push	{r1, r2, r3}
 801ae66:	b503      	push	{r0, r1, lr}
 801ae68:	4601      	mov	r1, r0
 801ae6a:	ab03      	add	r3, sp, #12
 801ae6c:	4805      	ldr	r0, [pc, #20]	; (801ae84 <fiprintf+0x20>)
 801ae6e:	f853 2b04 	ldr.w	r2, [r3], #4
 801ae72:	6800      	ldr	r0, [r0, #0]
 801ae74:	9301      	str	r3, [sp, #4]
 801ae76:	f7ff f957 	bl	801a128 <_vfiprintf_r>
 801ae7a:	b002      	add	sp, #8
 801ae7c:	f85d eb04 	ldr.w	lr, [sp], #4
 801ae80:	b003      	add	sp, #12
 801ae82:	4770      	bx	lr
 801ae84:	20000074 	.word	0x20000074

0801ae88 <abort>:
 801ae88:	b508      	push	{r3, lr}
 801ae8a:	2006      	movs	r0, #6
 801ae8c:	f000 f834 	bl	801aef8 <raise>
 801ae90:	2001      	movs	r0, #1
 801ae92:	f7e9 f9ff 	bl	8004294 <_exit>

0801ae96 <_malloc_usable_size_r>:
 801ae96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ae9a:	1f18      	subs	r0, r3, #4
 801ae9c:	2b00      	cmp	r3, #0
 801ae9e:	bfbc      	itt	lt
 801aea0:	580b      	ldrlt	r3, [r1, r0]
 801aea2:	18c0      	addlt	r0, r0, r3
 801aea4:	4770      	bx	lr

0801aea6 <_raise_r>:
 801aea6:	291f      	cmp	r1, #31
 801aea8:	b538      	push	{r3, r4, r5, lr}
 801aeaa:	4604      	mov	r4, r0
 801aeac:	460d      	mov	r5, r1
 801aeae:	d904      	bls.n	801aeba <_raise_r+0x14>
 801aeb0:	2316      	movs	r3, #22
 801aeb2:	6003      	str	r3, [r0, #0]
 801aeb4:	f04f 30ff 	mov.w	r0, #4294967295
 801aeb8:	bd38      	pop	{r3, r4, r5, pc}
 801aeba:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801aebc:	b112      	cbz	r2, 801aec4 <_raise_r+0x1e>
 801aebe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801aec2:	b94b      	cbnz	r3, 801aed8 <_raise_r+0x32>
 801aec4:	4620      	mov	r0, r4
 801aec6:	f000 f831 	bl	801af2c <_getpid_r>
 801aeca:	462a      	mov	r2, r5
 801aecc:	4601      	mov	r1, r0
 801aece:	4620      	mov	r0, r4
 801aed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801aed4:	f000 b818 	b.w	801af08 <_kill_r>
 801aed8:	2b01      	cmp	r3, #1
 801aeda:	d00a      	beq.n	801aef2 <_raise_r+0x4c>
 801aedc:	1c59      	adds	r1, r3, #1
 801aede:	d103      	bne.n	801aee8 <_raise_r+0x42>
 801aee0:	2316      	movs	r3, #22
 801aee2:	6003      	str	r3, [r0, #0]
 801aee4:	2001      	movs	r0, #1
 801aee6:	e7e7      	b.n	801aeb8 <_raise_r+0x12>
 801aee8:	2400      	movs	r4, #0
 801aeea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801aeee:	4628      	mov	r0, r5
 801aef0:	4798      	blx	r3
 801aef2:	2000      	movs	r0, #0
 801aef4:	e7e0      	b.n	801aeb8 <_raise_r+0x12>
	...

0801aef8 <raise>:
 801aef8:	4b02      	ldr	r3, [pc, #8]	; (801af04 <raise+0xc>)
 801aefa:	4601      	mov	r1, r0
 801aefc:	6818      	ldr	r0, [r3, #0]
 801aefe:	f7ff bfd2 	b.w	801aea6 <_raise_r>
 801af02:	bf00      	nop
 801af04:	20000074 	.word	0x20000074

0801af08 <_kill_r>:
 801af08:	b538      	push	{r3, r4, r5, lr}
 801af0a:	4d07      	ldr	r5, [pc, #28]	; (801af28 <_kill_r+0x20>)
 801af0c:	2300      	movs	r3, #0
 801af0e:	4604      	mov	r4, r0
 801af10:	4608      	mov	r0, r1
 801af12:	4611      	mov	r1, r2
 801af14:	602b      	str	r3, [r5, #0]
 801af16:	f7e9 f9ad 	bl	8004274 <_kill>
 801af1a:	1c43      	adds	r3, r0, #1
 801af1c:	d102      	bne.n	801af24 <_kill_r+0x1c>
 801af1e:	682b      	ldr	r3, [r5, #0]
 801af20:	b103      	cbz	r3, 801af24 <_kill_r+0x1c>
 801af22:	6023      	str	r3, [r4, #0]
 801af24:	bd38      	pop	{r3, r4, r5, pc}
 801af26:	bf00      	nop
 801af28:	20000418 	.word	0x20000418

0801af2c <_getpid_r>:
 801af2c:	f7e9 b99a 	b.w	8004264 <_getpid>

0801af30 <sqrt>:
 801af30:	b538      	push	{r3, r4, r5, lr}
 801af32:	ed2d 8b02 	vpush	{d8}
 801af36:	ec55 4b10 	vmov	r4, r5, d0
 801af3a:	f000 f8d1 	bl	801b0e0 <__ieee754_sqrt>
 801af3e:	4622      	mov	r2, r4
 801af40:	462b      	mov	r3, r5
 801af42:	4620      	mov	r0, r4
 801af44:	4629      	mov	r1, r5
 801af46:	eeb0 8a40 	vmov.f32	s16, s0
 801af4a:	eef0 8a60 	vmov.f32	s17, s1
 801af4e:	f7e5 fe15 	bl	8000b7c <__aeabi_dcmpun>
 801af52:	b990      	cbnz	r0, 801af7a <sqrt+0x4a>
 801af54:	2200      	movs	r2, #0
 801af56:	2300      	movs	r3, #0
 801af58:	4620      	mov	r0, r4
 801af5a:	4629      	mov	r1, r5
 801af5c:	f7e5 fde6 	bl	8000b2c <__aeabi_dcmplt>
 801af60:	b158      	cbz	r0, 801af7a <sqrt+0x4a>
 801af62:	f7fc fc5f 	bl	8017824 <__errno>
 801af66:	2321      	movs	r3, #33	; 0x21
 801af68:	6003      	str	r3, [r0, #0]
 801af6a:	2200      	movs	r2, #0
 801af6c:	2300      	movs	r3, #0
 801af6e:	4610      	mov	r0, r2
 801af70:	4619      	mov	r1, r3
 801af72:	f7e5 fc93 	bl	800089c <__aeabi_ddiv>
 801af76:	ec41 0b18 	vmov	d8, r0, r1
 801af7a:	eeb0 0a48 	vmov.f32	s0, s16
 801af7e:	eef0 0a68 	vmov.f32	s1, s17
 801af82:	ecbd 8b02 	vpop	{d8}
 801af86:	bd38      	pop	{r3, r4, r5, pc}

0801af88 <cos>:
 801af88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801af8a:	ec53 2b10 	vmov	r2, r3, d0
 801af8e:	4826      	ldr	r0, [pc, #152]	; (801b028 <cos+0xa0>)
 801af90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801af94:	4281      	cmp	r1, r0
 801af96:	dc06      	bgt.n	801afa6 <cos+0x1e>
 801af98:	ed9f 1b21 	vldr	d1, [pc, #132]	; 801b020 <cos+0x98>
 801af9c:	b005      	add	sp, #20
 801af9e:	f85d eb04 	ldr.w	lr, [sp], #4
 801afa2:	f000 b979 	b.w	801b298 <__kernel_cos>
 801afa6:	4821      	ldr	r0, [pc, #132]	; (801b02c <cos+0xa4>)
 801afa8:	4281      	cmp	r1, r0
 801afaa:	dd09      	ble.n	801afc0 <cos+0x38>
 801afac:	ee10 0a10 	vmov	r0, s0
 801afb0:	4619      	mov	r1, r3
 801afb2:	f7e5 f991 	bl	80002d8 <__aeabi_dsub>
 801afb6:	ec41 0b10 	vmov	d0, r0, r1
 801afba:	b005      	add	sp, #20
 801afbc:	f85d fb04 	ldr.w	pc, [sp], #4
 801afc0:	4668      	mov	r0, sp
 801afc2:	f000 faf1 	bl	801b5a8 <__ieee754_rem_pio2>
 801afc6:	f000 0003 	and.w	r0, r0, #3
 801afca:	2801      	cmp	r0, #1
 801afcc:	d00b      	beq.n	801afe6 <cos+0x5e>
 801afce:	2802      	cmp	r0, #2
 801afd0:	d016      	beq.n	801b000 <cos+0x78>
 801afd2:	b9e0      	cbnz	r0, 801b00e <cos+0x86>
 801afd4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801afd8:	ed9d 0b00 	vldr	d0, [sp]
 801afdc:	f000 f95c 	bl	801b298 <__kernel_cos>
 801afe0:	ec51 0b10 	vmov	r0, r1, d0
 801afe4:	e7e7      	b.n	801afb6 <cos+0x2e>
 801afe6:	ed9d 1b02 	vldr	d1, [sp, #8]
 801afea:	ed9d 0b00 	vldr	d0, [sp]
 801afee:	f000 fa1b 	bl	801b428 <__kernel_sin>
 801aff2:	ec53 2b10 	vmov	r2, r3, d0
 801aff6:	ee10 0a10 	vmov	r0, s0
 801affa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801affe:	e7da      	b.n	801afb6 <cos+0x2e>
 801b000:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b004:	ed9d 0b00 	vldr	d0, [sp]
 801b008:	f000 f946 	bl	801b298 <__kernel_cos>
 801b00c:	e7f1      	b.n	801aff2 <cos+0x6a>
 801b00e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b012:	ed9d 0b00 	vldr	d0, [sp]
 801b016:	2001      	movs	r0, #1
 801b018:	f000 fa06 	bl	801b428 <__kernel_sin>
 801b01c:	e7e0      	b.n	801afe0 <cos+0x58>
 801b01e:	bf00      	nop
	...
 801b028:	3fe921fb 	.word	0x3fe921fb
 801b02c:	7fefffff 	.word	0x7fefffff

0801b030 <sin>:
 801b030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b032:	ec53 2b10 	vmov	r2, r3, d0
 801b036:	4828      	ldr	r0, [pc, #160]	; (801b0d8 <sin+0xa8>)
 801b038:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801b03c:	4281      	cmp	r1, r0
 801b03e:	dc07      	bgt.n	801b050 <sin+0x20>
 801b040:	ed9f 1b23 	vldr	d1, [pc, #140]	; 801b0d0 <sin+0xa0>
 801b044:	2000      	movs	r0, #0
 801b046:	b005      	add	sp, #20
 801b048:	f85d eb04 	ldr.w	lr, [sp], #4
 801b04c:	f000 b9ec 	b.w	801b428 <__kernel_sin>
 801b050:	4822      	ldr	r0, [pc, #136]	; (801b0dc <sin+0xac>)
 801b052:	4281      	cmp	r1, r0
 801b054:	dd09      	ble.n	801b06a <sin+0x3a>
 801b056:	ee10 0a10 	vmov	r0, s0
 801b05a:	4619      	mov	r1, r3
 801b05c:	f7e5 f93c 	bl	80002d8 <__aeabi_dsub>
 801b060:	ec41 0b10 	vmov	d0, r0, r1
 801b064:	b005      	add	sp, #20
 801b066:	f85d fb04 	ldr.w	pc, [sp], #4
 801b06a:	4668      	mov	r0, sp
 801b06c:	f000 fa9c 	bl	801b5a8 <__ieee754_rem_pio2>
 801b070:	f000 0003 	and.w	r0, r0, #3
 801b074:	2801      	cmp	r0, #1
 801b076:	d00c      	beq.n	801b092 <sin+0x62>
 801b078:	2802      	cmp	r0, #2
 801b07a:	d011      	beq.n	801b0a0 <sin+0x70>
 801b07c:	b9f0      	cbnz	r0, 801b0bc <sin+0x8c>
 801b07e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b082:	ed9d 0b00 	vldr	d0, [sp]
 801b086:	2001      	movs	r0, #1
 801b088:	f000 f9ce 	bl	801b428 <__kernel_sin>
 801b08c:	ec51 0b10 	vmov	r0, r1, d0
 801b090:	e7e6      	b.n	801b060 <sin+0x30>
 801b092:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b096:	ed9d 0b00 	vldr	d0, [sp]
 801b09a:	f000 f8fd 	bl	801b298 <__kernel_cos>
 801b09e:	e7f5      	b.n	801b08c <sin+0x5c>
 801b0a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b0a4:	ed9d 0b00 	vldr	d0, [sp]
 801b0a8:	2001      	movs	r0, #1
 801b0aa:	f000 f9bd 	bl	801b428 <__kernel_sin>
 801b0ae:	ec53 2b10 	vmov	r2, r3, d0
 801b0b2:	ee10 0a10 	vmov	r0, s0
 801b0b6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801b0ba:	e7d1      	b.n	801b060 <sin+0x30>
 801b0bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b0c0:	ed9d 0b00 	vldr	d0, [sp]
 801b0c4:	f000 f8e8 	bl	801b298 <__kernel_cos>
 801b0c8:	e7f1      	b.n	801b0ae <sin+0x7e>
 801b0ca:	bf00      	nop
 801b0cc:	f3af 8000 	nop.w
	...
 801b0d8:	3fe921fb 	.word	0x3fe921fb
 801b0dc:	7fefffff 	.word	0x7fefffff

0801b0e0 <__ieee754_sqrt>:
 801b0e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b0e4:	ec55 4b10 	vmov	r4, r5, d0
 801b0e8:	4e67      	ldr	r6, [pc, #412]	; (801b288 <__ieee754_sqrt+0x1a8>)
 801b0ea:	43ae      	bics	r6, r5
 801b0ec:	ee10 0a10 	vmov	r0, s0
 801b0f0:	ee10 2a10 	vmov	r2, s0
 801b0f4:	4629      	mov	r1, r5
 801b0f6:	462b      	mov	r3, r5
 801b0f8:	d10d      	bne.n	801b116 <__ieee754_sqrt+0x36>
 801b0fa:	f7e5 faa5 	bl	8000648 <__aeabi_dmul>
 801b0fe:	4602      	mov	r2, r0
 801b100:	460b      	mov	r3, r1
 801b102:	4620      	mov	r0, r4
 801b104:	4629      	mov	r1, r5
 801b106:	f7e5 f8e9 	bl	80002dc <__adddf3>
 801b10a:	4604      	mov	r4, r0
 801b10c:	460d      	mov	r5, r1
 801b10e:	ec45 4b10 	vmov	d0, r4, r5
 801b112:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b116:	2d00      	cmp	r5, #0
 801b118:	dc0b      	bgt.n	801b132 <__ieee754_sqrt+0x52>
 801b11a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801b11e:	4326      	orrs	r6, r4
 801b120:	d0f5      	beq.n	801b10e <__ieee754_sqrt+0x2e>
 801b122:	b135      	cbz	r5, 801b132 <__ieee754_sqrt+0x52>
 801b124:	f7e5 f8d8 	bl	80002d8 <__aeabi_dsub>
 801b128:	4602      	mov	r2, r0
 801b12a:	460b      	mov	r3, r1
 801b12c:	f7e5 fbb6 	bl	800089c <__aeabi_ddiv>
 801b130:	e7eb      	b.n	801b10a <__ieee754_sqrt+0x2a>
 801b132:	1509      	asrs	r1, r1, #20
 801b134:	f000 808d 	beq.w	801b252 <__ieee754_sqrt+0x172>
 801b138:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b13c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 801b140:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b144:	07c9      	lsls	r1, r1, #31
 801b146:	bf5c      	itt	pl
 801b148:	005b      	lslpl	r3, r3, #1
 801b14a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 801b14e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801b152:	bf58      	it	pl
 801b154:	0052      	lslpl	r2, r2, #1
 801b156:	2500      	movs	r5, #0
 801b158:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 801b15c:	1076      	asrs	r6, r6, #1
 801b15e:	0052      	lsls	r2, r2, #1
 801b160:	f04f 0e16 	mov.w	lr, #22
 801b164:	46ac      	mov	ip, r5
 801b166:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801b16a:	eb0c 0001 	add.w	r0, ip, r1
 801b16e:	4298      	cmp	r0, r3
 801b170:	bfde      	ittt	le
 801b172:	1a1b      	suble	r3, r3, r0
 801b174:	eb00 0c01 	addle.w	ip, r0, r1
 801b178:	186d      	addle	r5, r5, r1
 801b17a:	005b      	lsls	r3, r3, #1
 801b17c:	f1be 0e01 	subs.w	lr, lr, #1
 801b180:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 801b184:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801b188:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801b18c:	d1ed      	bne.n	801b16a <__ieee754_sqrt+0x8a>
 801b18e:	4674      	mov	r4, lr
 801b190:	2720      	movs	r7, #32
 801b192:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801b196:	4563      	cmp	r3, ip
 801b198:	eb01 000e 	add.w	r0, r1, lr
 801b19c:	dc02      	bgt.n	801b1a4 <__ieee754_sqrt+0xc4>
 801b19e:	d113      	bne.n	801b1c8 <__ieee754_sqrt+0xe8>
 801b1a0:	4290      	cmp	r0, r2
 801b1a2:	d811      	bhi.n	801b1c8 <__ieee754_sqrt+0xe8>
 801b1a4:	2800      	cmp	r0, #0
 801b1a6:	eb00 0e01 	add.w	lr, r0, r1
 801b1aa:	da57      	bge.n	801b25c <__ieee754_sqrt+0x17c>
 801b1ac:	f1be 0f00 	cmp.w	lr, #0
 801b1b0:	db54      	blt.n	801b25c <__ieee754_sqrt+0x17c>
 801b1b2:	f10c 0801 	add.w	r8, ip, #1
 801b1b6:	eba3 030c 	sub.w	r3, r3, ip
 801b1ba:	4290      	cmp	r0, r2
 801b1bc:	bf88      	it	hi
 801b1be:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801b1c2:	1a12      	subs	r2, r2, r0
 801b1c4:	440c      	add	r4, r1
 801b1c6:	46c4      	mov	ip, r8
 801b1c8:	005b      	lsls	r3, r3, #1
 801b1ca:	3f01      	subs	r7, #1
 801b1cc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 801b1d0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801b1d4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801b1d8:	d1dd      	bne.n	801b196 <__ieee754_sqrt+0xb6>
 801b1da:	4313      	orrs	r3, r2
 801b1dc:	d01b      	beq.n	801b216 <__ieee754_sqrt+0x136>
 801b1de:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 801b28c <__ieee754_sqrt+0x1ac>
 801b1e2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 801b290 <__ieee754_sqrt+0x1b0>
 801b1e6:	e9da 0100 	ldrd	r0, r1, [sl]
 801b1ea:	e9db 2300 	ldrd	r2, r3, [fp]
 801b1ee:	f7e5 f873 	bl	80002d8 <__aeabi_dsub>
 801b1f2:	e9da 8900 	ldrd	r8, r9, [sl]
 801b1f6:	4602      	mov	r2, r0
 801b1f8:	460b      	mov	r3, r1
 801b1fa:	4640      	mov	r0, r8
 801b1fc:	4649      	mov	r1, r9
 801b1fe:	f7e5 fc9f 	bl	8000b40 <__aeabi_dcmple>
 801b202:	b140      	cbz	r0, 801b216 <__ieee754_sqrt+0x136>
 801b204:	f1b4 3fff 	cmp.w	r4, #4294967295
 801b208:	e9da 0100 	ldrd	r0, r1, [sl]
 801b20c:	e9db 2300 	ldrd	r2, r3, [fp]
 801b210:	d126      	bne.n	801b260 <__ieee754_sqrt+0x180>
 801b212:	3501      	adds	r5, #1
 801b214:	463c      	mov	r4, r7
 801b216:	106a      	asrs	r2, r5, #1
 801b218:	0863      	lsrs	r3, r4, #1
 801b21a:	07e9      	lsls	r1, r5, #31
 801b21c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 801b220:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801b224:	bf48      	it	mi
 801b226:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801b22a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 801b22e:	461c      	mov	r4, r3
 801b230:	e76d      	b.n	801b10e <__ieee754_sqrt+0x2e>
 801b232:	0ad3      	lsrs	r3, r2, #11
 801b234:	3815      	subs	r0, #21
 801b236:	0552      	lsls	r2, r2, #21
 801b238:	2b00      	cmp	r3, #0
 801b23a:	d0fa      	beq.n	801b232 <__ieee754_sqrt+0x152>
 801b23c:	02dc      	lsls	r4, r3, #11
 801b23e:	d50a      	bpl.n	801b256 <__ieee754_sqrt+0x176>
 801b240:	f1c1 0420 	rsb	r4, r1, #32
 801b244:	fa22 f404 	lsr.w	r4, r2, r4
 801b248:	1e4d      	subs	r5, r1, #1
 801b24a:	408a      	lsls	r2, r1
 801b24c:	4323      	orrs	r3, r4
 801b24e:	1b41      	subs	r1, r0, r5
 801b250:	e772      	b.n	801b138 <__ieee754_sqrt+0x58>
 801b252:	4608      	mov	r0, r1
 801b254:	e7f0      	b.n	801b238 <__ieee754_sqrt+0x158>
 801b256:	005b      	lsls	r3, r3, #1
 801b258:	3101      	adds	r1, #1
 801b25a:	e7ef      	b.n	801b23c <__ieee754_sqrt+0x15c>
 801b25c:	46e0      	mov	r8, ip
 801b25e:	e7aa      	b.n	801b1b6 <__ieee754_sqrt+0xd6>
 801b260:	f7e5 f83c 	bl	80002dc <__adddf3>
 801b264:	e9da 8900 	ldrd	r8, r9, [sl]
 801b268:	4602      	mov	r2, r0
 801b26a:	460b      	mov	r3, r1
 801b26c:	4640      	mov	r0, r8
 801b26e:	4649      	mov	r1, r9
 801b270:	f7e5 fc5c 	bl	8000b2c <__aeabi_dcmplt>
 801b274:	b120      	cbz	r0, 801b280 <__ieee754_sqrt+0x1a0>
 801b276:	1ca0      	adds	r0, r4, #2
 801b278:	bf08      	it	eq
 801b27a:	3501      	addeq	r5, #1
 801b27c:	3402      	adds	r4, #2
 801b27e:	e7ca      	b.n	801b216 <__ieee754_sqrt+0x136>
 801b280:	3401      	adds	r4, #1
 801b282:	f024 0401 	bic.w	r4, r4, #1
 801b286:	e7c6      	b.n	801b216 <__ieee754_sqrt+0x136>
 801b288:	7ff00000 	.word	0x7ff00000
 801b28c:	200001e8 	.word	0x200001e8
 801b290:	200001f0 	.word	0x200001f0
 801b294:	00000000 	.word	0x00000000

0801b298 <__kernel_cos>:
 801b298:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b29c:	ec57 6b10 	vmov	r6, r7, d0
 801b2a0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801b2a4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 801b2a8:	ed8d 1b00 	vstr	d1, [sp]
 801b2ac:	da07      	bge.n	801b2be <__kernel_cos+0x26>
 801b2ae:	ee10 0a10 	vmov	r0, s0
 801b2b2:	4639      	mov	r1, r7
 801b2b4:	f7e5 fc78 	bl	8000ba8 <__aeabi_d2iz>
 801b2b8:	2800      	cmp	r0, #0
 801b2ba:	f000 8088 	beq.w	801b3ce <__kernel_cos+0x136>
 801b2be:	4632      	mov	r2, r6
 801b2c0:	463b      	mov	r3, r7
 801b2c2:	4630      	mov	r0, r6
 801b2c4:	4639      	mov	r1, r7
 801b2c6:	f7e5 f9bf 	bl	8000648 <__aeabi_dmul>
 801b2ca:	4b51      	ldr	r3, [pc, #324]	; (801b410 <__kernel_cos+0x178>)
 801b2cc:	2200      	movs	r2, #0
 801b2ce:	4604      	mov	r4, r0
 801b2d0:	460d      	mov	r5, r1
 801b2d2:	f7e5 f9b9 	bl	8000648 <__aeabi_dmul>
 801b2d6:	a340      	add	r3, pc, #256	; (adr r3, 801b3d8 <__kernel_cos+0x140>)
 801b2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2dc:	4682      	mov	sl, r0
 801b2de:	468b      	mov	fp, r1
 801b2e0:	4620      	mov	r0, r4
 801b2e2:	4629      	mov	r1, r5
 801b2e4:	f7e5 f9b0 	bl	8000648 <__aeabi_dmul>
 801b2e8:	a33d      	add	r3, pc, #244	; (adr r3, 801b3e0 <__kernel_cos+0x148>)
 801b2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2ee:	f7e4 fff5 	bl	80002dc <__adddf3>
 801b2f2:	4622      	mov	r2, r4
 801b2f4:	462b      	mov	r3, r5
 801b2f6:	f7e5 f9a7 	bl	8000648 <__aeabi_dmul>
 801b2fa:	a33b      	add	r3, pc, #236	; (adr r3, 801b3e8 <__kernel_cos+0x150>)
 801b2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b300:	f7e4 ffea 	bl	80002d8 <__aeabi_dsub>
 801b304:	4622      	mov	r2, r4
 801b306:	462b      	mov	r3, r5
 801b308:	f7e5 f99e 	bl	8000648 <__aeabi_dmul>
 801b30c:	a338      	add	r3, pc, #224	; (adr r3, 801b3f0 <__kernel_cos+0x158>)
 801b30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b312:	f7e4 ffe3 	bl	80002dc <__adddf3>
 801b316:	4622      	mov	r2, r4
 801b318:	462b      	mov	r3, r5
 801b31a:	f7e5 f995 	bl	8000648 <__aeabi_dmul>
 801b31e:	a336      	add	r3, pc, #216	; (adr r3, 801b3f8 <__kernel_cos+0x160>)
 801b320:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b324:	f7e4 ffd8 	bl	80002d8 <__aeabi_dsub>
 801b328:	4622      	mov	r2, r4
 801b32a:	462b      	mov	r3, r5
 801b32c:	f7e5 f98c 	bl	8000648 <__aeabi_dmul>
 801b330:	a333      	add	r3, pc, #204	; (adr r3, 801b400 <__kernel_cos+0x168>)
 801b332:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b336:	f7e4 ffd1 	bl	80002dc <__adddf3>
 801b33a:	4622      	mov	r2, r4
 801b33c:	462b      	mov	r3, r5
 801b33e:	f7e5 f983 	bl	8000648 <__aeabi_dmul>
 801b342:	4622      	mov	r2, r4
 801b344:	462b      	mov	r3, r5
 801b346:	f7e5 f97f 	bl	8000648 <__aeabi_dmul>
 801b34a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b34e:	4604      	mov	r4, r0
 801b350:	460d      	mov	r5, r1
 801b352:	4630      	mov	r0, r6
 801b354:	4639      	mov	r1, r7
 801b356:	f7e5 f977 	bl	8000648 <__aeabi_dmul>
 801b35a:	460b      	mov	r3, r1
 801b35c:	4602      	mov	r2, r0
 801b35e:	4629      	mov	r1, r5
 801b360:	4620      	mov	r0, r4
 801b362:	f7e4 ffb9 	bl	80002d8 <__aeabi_dsub>
 801b366:	4b2b      	ldr	r3, [pc, #172]	; (801b414 <__kernel_cos+0x17c>)
 801b368:	4598      	cmp	r8, r3
 801b36a:	4606      	mov	r6, r0
 801b36c:	460f      	mov	r7, r1
 801b36e:	dc10      	bgt.n	801b392 <__kernel_cos+0xfa>
 801b370:	4602      	mov	r2, r0
 801b372:	460b      	mov	r3, r1
 801b374:	4650      	mov	r0, sl
 801b376:	4659      	mov	r1, fp
 801b378:	f7e4 ffae 	bl	80002d8 <__aeabi_dsub>
 801b37c:	460b      	mov	r3, r1
 801b37e:	4926      	ldr	r1, [pc, #152]	; (801b418 <__kernel_cos+0x180>)
 801b380:	4602      	mov	r2, r0
 801b382:	2000      	movs	r0, #0
 801b384:	f7e4 ffa8 	bl	80002d8 <__aeabi_dsub>
 801b388:	ec41 0b10 	vmov	d0, r0, r1
 801b38c:	b003      	add	sp, #12
 801b38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b392:	4b22      	ldr	r3, [pc, #136]	; (801b41c <__kernel_cos+0x184>)
 801b394:	4920      	ldr	r1, [pc, #128]	; (801b418 <__kernel_cos+0x180>)
 801b396:	4598      	cmp	r8, r3
 801b398:	bfcc      	ite	gt
 801b39a:	4d21      	ldrgt	r5, [pc, #132]	; (801b420 <__kernel_cos+0x188>)
 801b39c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 801b3a0:	2400      	movs	r4, #0
 801b3a2:	4622      	mov	r2, r4
 801b3a4:	462b      	mov	r3, r5
 801b3a6:	2000      	movs	r0, #0
 801b3a8:	f7e4 ff96 	bl	80002d8 <__aeabi_dsub>
 801b3ac:	4622      	mov	r2, r4
 801b3ae:	4680      	mov	r8, r0
 801b3b0:	4689      	mov	r9, r1
 801b3b2:	462b      	mov	r3, r5
 801b3b4:	4650      	mov	r0, sl
 801b3b6:	4659      	mov	r1, fp
 801b3b8:	f7e4 ff8e 	bl	80002d8 <__aeabi_dsub>
 801b3bc:	4632      	mov	r2, r6
 801b3be:	463b      	mov	r3, r7
 801b3c0:	f7e4 ff8a 	bl	80002d8 <__aeabi_dsub>
 801b3c4:	4602      	mov	r2, r0
 801b3c6:	460b      	mov	r3, r1
 801b3c8:	4640      	mov	r0, r8
 801b3ca:	4649      	mov	r1, r9
 801b3cc:	e7da      	b.n	801b384 <__kernel_cos+0xec>
 801b3ce:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 801b408 <__kernel_cos+0x170>
 801b3d2:	e7db      	b.n	801b38c <__kernel_cos+0xf4>
 801b3d4:	f3af 8000 	nop.w
 801b3d8:	be8838d4 	.word	0xbe8838d4
 801b3dc:	bda8fae9 	.word	0xbda8fae9
 801b3e0:	bdb4b1c4 	.word	0xbdb4b1c4
 801b3e4:	3e21ee9e 	.word	0x3e21ee9e
 801b3e8:	809c52ad 	.word	0x809c52ad
 801b3ec:	3e927e4f 	.word	0x3e927e4f
 801b3f0:	19cb1590 	.word	0x19cb1590
 801b3f4:	3efa01a0 	.word	0x3efa01a0
 801b3f8:	16c15177 	.word	0x16c15177
 801b3fc:	3f56c16c 	.word	0x3f56c16c
 801b400:	5555554c 	.word	0x5555554c
 801b404:	3fa55555 	.word	0x3fa55555
 801b408:	00000000 	.word	0x00000000
 801b40c:	3ff00000 	.word	0x3ff00000
 801b410:	3fe00000 	.word	0x3fe00000
 801b414:	3fd33332 	.word	0x3fd33332
 801b418:	3ff00000 	.word	0x3ff00000
 801b41c:	3fe90000 	.word	0x3fe90000
 801b420:	3fd20000 	.word	0x3fd20000
 801b424:	00000000 	.word	0x00000000

0801b428 <__kernel_sin>:
 801b428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b42c:	ed2d 8b04 	vpush	{d8-d9}
 801b430:	eeb0 8a41 	vmov.f32	s16, s2
 801b434:	eef0 8a61 	vmov.f32	s17, s3
 801b438:	ec55 4b10 	vmov	r4, r5, d0
 801b43c:	b083      	sub	sp, #12
 801b43e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801b442:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801b446:	9001      	str	r0, [sp, #4]
 801b448:	da06      	bge.n	801b458 <__kernel_sin+0x30>
 801b44a:	ee10 0a10 	vmov	r0, s0
 801b44e:	4629      	mov	r1, r5
 801b450:	f7e5 fbaa 	bl	8000ba8 <__aeabi_d2iz>
 801b454:	2800      	cmp	r0, #0
 801b456:	d051      	beq.n	801b4fc <__kernel_sin+0xd4>
 801b458:	4622      	mov	r2, r4
 801b45a:	462b      	mov	r3, r5
 801b45c:	4620      	mov	r0, r4
 801b45e:	4629      	mov	r1, r5
 801b460:	f7e5 f8f2 	bl	8000648 <__aeabi_dmul>
 801b464:	4682      	mov	sl, r0
 801b466:	468b      	mov	fp, r1
 801b468:	4602      	mov	r2, r0
 801b46a:	460b      	mov	r3, r1
 801b46c:	4620      	mov	r0, r4
 801b46e:	4629      	mov	r1, r5
 801b470:	f7e5 f8ea 	bl	8000648 <__aeabi_dmul>
 801b474:	a341      	add	r3, pc, #260	; (adr r3, 801b57c <__kernel_sin+0x154>)
 801b476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b47a:	4680      	mov	r8, r0
 801b47c:	4689      	mov	r9, r1
 801b47e:	4650      	mov	r0, sl
 801b480:	4659      	mov	r1, fp
 801b482:	f7e5 f8e1 	bl	8000648 <__aeabi_dmul>
 801b486:	a33f      	add	r3, pc, #252	; (adr r3, 801b584 <__kernel_sin+0x15c>)
 801b488:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b48c:	f7e4 ff24 	bl	80002d8 <__aeabi_dsub>
 801b490:	4652      	mov	r2, sl
 801b492:	465b      	mov	r3, fp
 801b494:	f7e5 f8d8 	bl	8000648 <__aeabi_dmul>
 801b498:	a33c      	add	r3, pc, #240	; (adr r3, 801b58c <__kernel_sin+0x164>)
 801b49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b49e:	f7e4 ff1d 	bl	80002dc <__adddf3>
 801b4a2:	4652      	mov	r2, sl
 801b4a4:	465b      	mov	r3, fp
 801b4a6:	f7e5 f8cf 	bl	8000648 <__aeabi_dmul>
 801b4aa:	a33a      	add	r3, pc, #232	; (adr r3, 801b594 <__kernel_sin+0x16c>)
 801b4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4b0:	f7e4 ff12 	bl	80002d8 <__aeabi_dsub>
 801b4b4:	4652      	mov	r2, sl
 801b4b6:	465b      	mov	r3, fp
 801b4b8:	f7e5 f8c6 	bl	8000648 <__aeabi_dmul>
 801b4bc:	a337      	add	r3, pc, #220	; (adr r3, 801b59c <__kernel_sin+0x174>)
 801b4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4c2:	f7e4 ff0b 	bl	80002dc <__adddf3>
 801b4c6:	9b01      	ldr	r3, [sp, #4]
 801b4c8:	4606      	mov	r6, r0
 801b4ca:	460f      	mov	r7, r1
 801b4cc:	b9eb      	cbnz	r3, 801b50a <__kernel_sin+0xe2>
 801b4ce:	4602      	mov	r2, r0
 801b4d0:	460b      	mov	r3, r1
 801b4d2:	4650      	mov	r0, sl
 801b4d4:	4659      	mov	r1, fp
 801b4d6:	f7e5 f8b7 	bl	8000648 <__aeabi_dmul>
 801b4da:	a325      	add	r3, pc, #148	; (adr r3, 801b570 <__kernel_sin+0x148>)
 801b4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4e0:	f7e4 fefa 	bl	80002d8 <__aeabi_dsub>
 801b4e4:	4642      	mov	r2, r8
 801b4e6:	464b      	mov	r3, r9
 801b4e8:	f7e5 f8ae 	bl	8000648 <__aeabi_dmul>
 801b4ec:	4602      	mov	r2, r0
 801b4ee:	460b      	mov	r3, r1
 801b4f0:	4620      	mov	r0, r4
 801b4f2:	4629      	mov	r1, r5
 801b4f4:	f7e4 fef2 	bl	80002dc <__adddf3>
 801b4f8:	4604      	mov	r4, r0
 801b4fa:	460d      	mov	r5, r1
 801b4fc:	ec45 4b10 	vmov	d0, r4, r5
 801b500:	b003      	add	sp, #12
 801b502:	ecbd 8b04 	vpop	{d8-d9}
 801b506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b50a:	4b1b      	ldr	r3, [pc, #108]	; (801b578 <__kernel_sin+0x150>)
 801b50c:	ec51 0b18 	vmov	r0, r1, d8
 801b510:	2200      	movs	r2, #0
 801b512:	f7e5 f899 	bl	8000648 <__aeabi_dmul>
 801b516:	4632      	mov	r2, r6
 801b518:	ec41 0b19 	vmov	d9, r0, r1
 801b51c:	463b      	mov	r3, r7
 801b51e:	4640      	mov	r0, r8
 801b520:	4649      	mov	r1, r9
 801b522:	f7e5 f891 	bl	8000648 <__aeabi_dmul>
 801b526:	4602      	mov	r2, r0
 801b528:	460b      	mov	r3, r1
 801b52a:	ec51 0b19 	vmov	r0, r1, d9
 801b52e:	f7e4 fed3 	bl	80002d8 <__aeabi_dsub>
 801b532:	4652      	mov	r2, sl
 801b534:	465b      	mov	r3, fp
 801b536:	f7e5 f887 	bl	8000648 <__aeabi_dmul>
 801b53a:	ec53 2b18 	vmov	r2, r3, d8
 801b53e:	f7e4 fecb 	bl	80002d8 <__aeabi_dsub>
 801b542:	a30b      	add	r3, pc, #44	; (adr r3, 801b570 <__kernel_sin+0x148>)
 801b544:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b548:	4606      	mov	r6, r0
 801b54a:	460f      	mov	r7, r1
 801b54c:	4640      	mov	r0, r8
 801b54e:	4649      	mov	r1, r9
 801b550:	f7e5 f87a 	bl	8000648 <__aeabi_dmul>
 801b554:	4602      	mov	r2, r0
 801b556:	460b      	mov	r3, r1
 801b558:	4630      	mov	r0, r6
 801b55a:	4639      	mov	r1, r7
 801b55c:	f7e4 febe 	bl	80002dc <__adddf3>
 801b560:	4602      	mov	r2, r0
 801b562:	460b      	mov	r3, r1
 801b564:	4620      	mov	r0, r4
 801b566:	4629      	mov	r1, r5
 801b568:	f7e4 feb6 	bl	80002d8 <__aeabi_dsub>
 801b56c:	e7c4      	b.n	801b4f8 <__kernel_sin+0xd0>
 801b56e:	bf00      	nop
 801b570:	55555549 	.word	0x55555549
 801b574:	3fc55555 	.word	0x3fc55555
 801b578:	3fe00000 	.word	0x3fe00000
 801b57c:	5acfd57c 	.word	0x5acfd57c
 801b580:	3de5d93a 	.word	0x3de5d93a
 801b584:	8a2b9ceb 	.word	0x8a2b9ceb
 801b588:	3e5ae5e6 	.word	0x3e5ae5e6
 801b58c:	57b1fe7d 	.word	0x57b1fe7d
 801b590:	3ec71de3 	.word	0x3ec71de3
 801b594:	19c161d5 	.word	0x19c161d5
 801b598:	3f2a01a0 	.word	0x3f2a01a0
 801b59c:	1110f8a6 	.word	0x1110f8a6
 801b5a0:	3f811111 	.word	0x3f811111
 801b5a4:	00000000 	.word	0x00000000

0801b5a8 <__ieee754_rem_pio2>:
 801b5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5ac:	ed2d 8b02 	vpush	{d8}
 801b5b0:	ec55 4b10 	vmov	r4, r5, d0
 801b5b4:	4bca      	ldr	r3, [pc, #808]	; (801b8e0 <__ieee754_rem_pio2+0x338>)
 801b5b6:	b08b      	sub	sp, #44	; 0x2c
 801b5b8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801b5bc:	4598      	cmp	r8, r3
 801b5be:	4682      	mov	sl, r0
 801b5c0:	9502      	str	r5, [sp, #8]
 801b5c2:	dc08      	bgt.n	801b5d6 <__ieee754_rem_pio2+0x2e>
 801b5c4:	2200      	movs	r2, #0
 801b5c6:	2300      	movs	r3, #0
 801b5c8:	ed80 0b00 	vstr	d0, [r0]
 801b5cc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801b5d0:	f04f 0b00 	mov.w	fp, #0
 801b5d4:	e028      	b.n	801b628 <__ieee754_rem_pio2+0x80>
 801b5d6:	4bc3      	ldr	r3, [pc, #780]	; (801b8e4 <__ieee754_rem_pio2+0x33c>)
 801b5d8:	4598      	cmp	r8, r3
 801b5da:	dc78      	bgt.n	801b6ce <__ieee754_rem_pio2+0x126>
 801b5dc:	9b02      	ldr	r3, [sp, #8]
 801b5de:	4ec2      	ldr	r6, [pc, #776]	; (801b8e8 <__ieee754_rem_pio2+0x340>)
 801b5e0:	2b00      	cmp	r3, #0
 801b5e2:	ee10 0a10 	vmov	r0, s0
 801b5e6:	a3b0      	add	r3, pc, #704	; (adr r3, 801b8a8 <__ieee754_rem_pio2+0x300>)
 801b5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5ec:	4629      	mov	r1, r5
 801b5ee:	dd39      	ble.n	801b664 <__ieee754_rem_pio2+0xbc>
 801b5f0:	f7e4 fe72 	bl	80002d8 <__aeabi_dsub>
 801b5f4:	45b0      	cmp	r8, r6
 801b5f6:	4604      	mov	r4, r0
 801b5f8:	460d      	mov	r5, r1
 801b5fa:	d01b      	beq.n	801b634 <__ieee754_rem_pio2+0x8c>
 801b5fc:	a3ac      	add	r3, pc, #688	; (adr r3, 801b8b0 <__ieee754_rem_pio2+0x308>)
 801b5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b602:	f7e4 fe69 	bl	80002d8 <__aeabi_dsub>
 801b606:	4602      	mov	r2, r0
 801b608:	460b      	mov	r3, r1
 801b60a:	e9ca 2300 	strd	r2, r3, [sl]
 801b60e:	4620      	mov	r0, r4
 801b610:	4629      	mov	r1, r5
 801b612:	f7e4 fe61 	bl	80002d8 <__aeabi_dsub>
 801b616:	a3a6      	add	r3, pc, #664	; (adr r3, 801b8b0 <__ieee754_rem_pio2+0x308>)
 801b618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b61c:	f7e4 fe5c 	bl	80002d8 <__aeabi_dsub>
 801b620:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801b624:	f04f 0b01 	mov.w	fp, #1
 801b628:	4658      	mov	r0, fp
 801b62a:	b00b      	add	sp, #44	; 0x2c
 801b62c:	ecbd 8b02 	vpop	{d8}
 801b630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b634:	a3a0      	add	r3, pc, #640	; (adr r3, 801b8b8 <__ieee754_rem_pio2+0x310>)
 801b636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b63a:	f7e4 fe4d 	bl	80002d8 <__aeabi_dsub>
 801b63e:	a3a0      	add	r3, pc, #640	; (adr r3, 801b8c0 <__ieee754_rem_pio2+0x318>)
 801b640:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b644:	4604      	mov	r4, r0
 801b646:	460d      	mov	r5, r1
 801b648:	f7e4 fe46 	bl	80002d8 <__aeabi_dsub>
 801b64c:	4602      	mov	r2, r0
 801b64e:	460b      	mov	r3, r1
 801b650:	e9ca 2300 	strd	r2, r3, [sl]
 801b654:	4620      	mov	r0, r4
 801b656:	4629      	mov	r1, r5
 801b658:	f7e4 fe3e 	bl	80002d8 <__aeabi_dsub>
 801b65c:	a398      	add	r3, pc, #608	; (adr r3, 801b8c0 <__ieee754_rem_pio2+0x318>)
 801b65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b662:	e7db      	b.n	801b61c <__ieee754_rem_pio2+0x74>
 801b664:	f7e4 fe3a 	bl	80002dc <__adddf3>
 801b668:	45b0      	cmp	r8, r6
 801b66a:	4604      	mov	r4, r0
 801b66c:	460d      	mov	r5, r1
 801b66e:	d016      	beq.n	801b69e <__ieee754_rem_pio2+0xf6>
 801b670:	a38f      	add	r3, pc, #572	; (adr r3, 801b8b0 <__ieee754_rem_pio2+0x308>)
 801b672:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b676:	f7e4 fe31 	bl	80002dc <__adddf3>
 801b67a:	4602      	mov	r2, r0
 801b67c:	460b      	mov	r3, r1
 801b67e:	e9ca 2300 	strd	r2, r3, [sl]
 801b682:	4620      	mov	r0, r4
 801b684:	4629      	mov	r1, r5
 801b686:	f7e4 fe27 	bl	80002d8 <__aeabi_dsub>
 801b68a:	a389      	add	r3, pc, #548	; (adr r3, 801b8b0 <__ieee754_rem_pio2+0x308>)
 801b68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b690:	f7e4 fe24 	bl	80002dc <__adddf3>
 801b694:	f04f 3bff 	mov.w	fp, #4294967295
 801b698:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801b69c:	e7c4      	b.n	801b628 <__ieee754_rem_pio2+0x80>
 801b69e:	a386      	add	r3, pc, #536	; (adr r3, 801b8b8 <__ieee754_rem_pio2+0x310>)
 801b6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6a4:	f7e4 fe1a 	bl	80002dc <__adddf3>
 801b6a8:	a385      	add	r3, pc, #532	; (adr r3, 801b8c0 <__ieee754_rem_pio2+0x318>)
 801b6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6ae:	4604      	mov	r4, r0
 801b6b0:	460d      	mov	r5, r1
 801b6b2:	f7e4 fe13 	bl	80002dc <__adddf3>
 801b6b6:	4602      	mov	r2, r0
 801b6b8:	460b      	mov	r3, r1
 801b6ba:	e9ca 2300 	strd	r2, r3, [sl]
 801b6be:	4620      	mov	r0, r4
 801b6c0:	4629      	mov	r1, r5
 801b6c2:	f7e4 fe09 	bl	80002d8 <__aeabi_dsub>
 801b6c6:	a37e      	add	r3, pc, #504	; (adr r3, 801b8c0 <__ieee754_rem_pio2+0x318>)
 801b6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6cc:	e7e0      	b.n	801b690 <__ieee754_rem_pio2+0xe8>
 801b6ce:	4b87      	ldr	r3, [pc, #540]	; (801b8ec <__ieee754_rem_pio2+0x344>)
 801b6d0:	4598      	cmp	r8, r3
 801b6d2:	f300 80d8 	bgt.w	801b886 <__ieee754_rem_pio2+0x2de>
 801b6d6:	f000 f96d 	bl	801b9b4 <fabs>
 801b6da:	ec55 4b10 	vmov	r4, r5, d0
 801b6de:	ee10 0a10 	vmov	r0, s0
 801b6e2:	a379      	add	r3, pc, #484	; (adr r3, 801b8c8 <__ieee754_rem_pio2+0x320>)
 801b6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6e8:	4629      	mov	r1, r5
 801b6ea:	f7e4 ffad 	bl	8000648 <__aeabi_dmul>
 801b6ee:	4b80      	ldr	r3, [pc, #512]	; (801b8f0 <__ieee754_rem_pio2+0x348>)
 801b6f0:	2200      	movs	r2, #0
 801b6f2:	f7e4 fdf3 	bl	80002dc <__adddf3>
 801b6f6:	f7e5 fa57 	bl	8000ba8 <__aeabi_d2iz>
 801b6fa:	4683      	mov	fp, r0
 801b6fc:	f7e4 ff3a 	bl	8000574 <__aeabi_i2d>
 801b700:	4602      	mov	r2, r0
 801b702:	460b      	mov	r3, r1
 801b704:	ec43 2b18 	vmov	d8, r2, r3
 801b708:	a367      	add	r3, pc, #412	; (adr r3, 801b8a8 <__ieee754_rem_pio2+0x300>)
 801b70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b70e:	f7e4 ff9b 	bl	8000648 <__aeabi_dmul>
 801b712:	4602      	mov	r2, r0
 801b714:	460b      	mov	r3, r1
 801b716:	4620      	mov	r0, r4
 801b718:	4629      	mov	r1, r5
 801b71a:	f7e4 fddd 	bl	80002d8 <__aeabi_dsub>
 801b71e:	a364      	add	r3, pc, #400	; (adr r3, 801b8b0 <__ieee754_rem_pio2+0x308>)
 801b720:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b724:	4606      	mov	r6, r0
 801b726:	460f      	mov	r7, r1
 801b728:	ec51 0b18 	vmov	r0, r1, d8
 801b72c:	f7e4 ff8c 	bl	8000648 <__aeabi_dmul>
 801b730:	f1bb 0f1f 	cmp.w	fp, #31
 801b734:	4604      	mov	r4, r0
 801b736:	460d      	mov	r5, r1
 801b738:	dc0d      	bgt.n	801b756 <__ieee754_rem_pio2+0x1ae>
 801b73a:	4b6e      	ldr	r3, [pc, #440]	; (801b8f4 <__ieee754_rem_pio2+0x34c>)
 801b73c:	f10b 32ff 	add.w	r2, fp, #4294967295
 801b740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b744:	4543      	cmp	r3, r8
 801b746:	d006      	beq.n	801b756 <__ieee754_rem_pio2+0x1ae>
 801b748:	4622      	mov	r2, r4
 801b74a:	462b      	mov	r3, r5
 801b74c:	4630      	mov	r0, r6
 801b74e:	4639      	mov	r1, r7
 801b750:	f7e4 fdc2 	bl	80002d8 <__aeabi_dsub>
 801b754:	e00e      	b.n	801b774 <__ieee754_rem_pio2+0x1cc>
 801b756:	462b      	mov	r3, r5
 801b758:	4622      	mov	r2, r4
 801b75a:	4630      	mov	r0, r6
 801b75c:	4639      	mov	r1, r7
 801b75e:	f7e4 fdbb 	bl	80002d8 <__aeabi_dsub>
 801b762:	ea4f 5328 	mov.w	r3, r8, asr #20
 801b766:	9303      	str	r3, [sp, #12]
 801b768:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b76c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801b770:	2b10      	cmp	r3, #16
 801b772:	dc02      	bgt.n	801b77a <__ieee754_rem_pio2+0x1d2>
 801b774:	e9ca 0100 	strd	r0, r1, [sl]
 801b778:	e039      	b.n	801b7ee <__ieee754_rem_pio2+0x246>
 801b77a:	a34f      	add	r3, pc, #316	; (adr r3, 801b8b8 <__ieee754_rem_pio2+0x310>)
 801b77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b780:	ec51 0b18 	vmov	r0, r1, d8
 801b784:	f7e4 ff60 	bl	8000648 <__aeabi_dmul>
 801b788:	4604      	mov	r4, r0
 801b78a:	460d      	mov	r5, r1
 801b78c:	4602      	mov	r2, r0
 801b78e:	460b      	mov	r3, r1
 801b790:	4630      	mov	r0, r6
 801b792:	4639      	mov	r1, r7
 801b794:	f7e4 fda0 	bl	80002d8 <__aeabi_dsub>
 801b798:	4602      	mov	r2, r0
 801b79a:	460b      	mov	r3, r1
 801b79c:	4680      	mov	r8, r0
 801b79e:	4689      	mov	r9, r1
 801b7a0:	4630      	mov	r0, r6
 801b7a2:	4639      	mov	r1, r7
 801b7a4:	f7e4 fd98 	bl	80002d8 <__aeabi_dsub>
 801b7a8:	4622      	mov	r2, r4
 801b7aa:	462b      	mov	r3, r5
 801b7ac:	f7e4 fd94 	bl	80002d8 <__aeabi_dsub>
 801b7b0:	a343      	add	r3, pc, #268	; (adr r3, 801b8c0 <__ieee754_rem_pio2+0x318>)
 801b7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7b6:	4604      	mov	r4, r0
 801b7b8:	460d      	mov	r5, r1
 801b7ba:	ec51 0b18 	vmov	r0, r1, d8
 801b7be:	f7e4 ff43 	bl	8000648 <__aeabi_dmul>
 801b7c2:	4622      	mov	r2, r4
 801b7c4:	462b      	mov	r3, r5
 801b7c6:	f7e4 fd87 	bl	80002d8 <__aeabi_dsub>
 801b7ca:	4602      	mov	r2, r0
 801b7cc:	460b      	mov	r3, r1
 801b7ce:	4604      	mov	r4, r0
 801b7d0:	460d      	mov	r5, r1
 801b7d2:	4640      	mov	r0, r8
 801b7d4:	4649      	mov	r1, r9
 801b7d6:	f7e4 fd7f 	bl	80002d8 <__aeabi_dsub>
 801b7da:	9a03      	ldr	r2, [sp, #12]
 801b7dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b7e0:	1ad3      	subs	r3, r2, r3
 801b7e2:	2b31      	cmp	r3, #49	; 0x31
 801b7e4:	dc24      	bgt.n	801b830 <__ieee754_rem_pio2+0x288>
 801b7e6:	e9ca 0100 	strd	r0, r1, [sl]
 801b7ea:	4646      	mov	r6, r8
 801b7ec:	464f      	mov	r7, r9
 801b7ee:	e9da 8900 	ldrd	r8, r9, [sl]
 801b7f2:	4630      	mov	r0, r6
 801b7f4:	4642      	mov	r2, r8
 801b7f6:	464b      	mov	r3, r9
 801b7f8:	4639      	mov	r1, r7
 801b7fa:	f7e4 fd6d 	bl	80002d8 <__aeabi_dsub>
 801b7fe:	462b      	mov	r3, r5
 801b800:	4622      	mov	r2, r4
 801b802:	f7e4 fd69 	bl	80002d8 <__aeabi_dsub>
 801b806:	9b02      	ldr	r3, [sp, #8]
 801b808:	2b00      	cmp	r3, #0
 801b80a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801b80e:	f6bf af0b 	bge.w	801b628 <__ieee754_rem_pio2+0x80>
 801b812:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801b816:	f8ca 3004 	str.w	r3, [sl, #4]
 801b81a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b81e:	f8ca 8000 	str.w	r8, [sl]
 801b822:	f8ca 0008 	str.w	r0, [sl, #8]
 801b826:	f8ca 300c 	str.w	r3, [sl, #12]
 801b82a:	f1cb 0b00 	rsb	fp, fp, #0
 801b82e:	e6fb      	b.n	801b628 <__ieee754_rem_pio2+0x80>
 801b830:	a327      	add	r3, pc, #156	; (adr r3, 801b8d0 <__ieee754_rem_pio2+0x328>)
 801b832:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b836:	ec51 0b18 	vmov	r0, r1, d8
 801b83a:	f7e4 ff05 	bl	8000648 <__aeabi_dmul>
 801b83e:	4604      	mov	r4, r0
 801b840:	460d      	mov	r5, r1
 801b842:	4602      	mov	r2, r0
 801b844:	460b      	mov	r3, r1
 801b846:	4640      	mov	r0, r8
 801b848:	4649      	mov	r1, r9
 801b84a:	f7e4 fd45 	bl	80002d8 <__aeabi_dsub>
 801b84e:	4602      	mov	r2, r0
 801b850:	460b      	mov	r3, r1
 801b852:	4606      	mov	r6, r0
 801b854:	460f      	mov	r7, r1
 801b856:	4640      	mov	r0, r8
 801b858:	4649      	mov	r1, r9
 801b85a:	f7e4 fd3d 	bl	80002d8 <__aeabi_dsub>
 801b85e:	4622      	mov	r2, r4
 801b860:	462b      	mov	r3, r5
 801b862:	f7e4 fd39 	bl	80002d8 <__aeabi_dsub>
 801b866:	a31c      	add	r3, pc, #112	; (adr r3, 801b8d8 <__ieee754_rem_pio2+0x330>)
 801b868:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b86c:	4604      	mov	r4, r0
 801b86e:	460d      	mov	r5, r1
 801b870:	ec51 0b18 	vmov	r0, r1, d8
 801b874:	f7e4 fee8 	bl	8000648 <__aeabi_dmul>
 801b878:	4622      	mov	r2, r4
 801b87a:	462b      	mov	r3, r5
 801b87c:	f7e4 fd2c 	bl	80002d8 <__aeabi_dsub>
 801b880:	4604      	mov	r4, r0
 801b882:	460d      	mov	r5, r1
 801b884:	e760      	b.n	801b748 <__ieee754_rem_pio2+0x1a0>
 801b886:	4b1c      	ldr	r3, [pc, #112]	; (801b8f8 <__ieee754_rem_pio2+0x350>)
 801b888:	4598      	cmp	r8, r3
 801b88a:	dd37      	ble.n	801b8fc <__ieee754_rem_pio2+0x354>
 801b88c:	ee10 2a10 	vmov	r2, s0
 801b890:	462b      	mov	r3, r5
 801b892:	4620      	mov	r0, r4
 801b894:	4629      	mov	r1, r5
 801b896:	f7e4 fd1f 	bl	80002d8 <__aeabi_dsub>
 801b89a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801b89e:	e9ca 0100 	strd	r0, r1, [sl]
 801b8a2:	e695      	b.n	801b5d0 <__ieee754_rem_pio2+0x28>
 801b8a4:	f3af 8000 	nop.w
 801b8a8:	54400000 	.word	0x54400000
 801b8ac:	3ff921fb 	.word	0x3ff921fb
 801b8b0:	1a626331 	.word	0x1a626331
 801b8b4:	3dd0b461 	.word	0x3dd0b461
 801b8b8:	1a600000 	.word	0x1a600000
 801b8bc:	3dd0b461 	.word	0x3dd0b461
 801b8c0:	2e037073 	.word	0x2e037073
 801b8c4:	3ba3198a 	.word	0x3ba3198a
 801b8c8:	6dc9c883 	.word	0x6dc9c883
 801b8cc:	3fe45f30 	.word	0x3fe45f30
 801b8d0:	2e000000 	.word	0x2e000000
 801b8d4:	3ba3198a 	.word	0x3ba3198a
 801b8d8:	252049c1 	.word	0x252049c1
 801b8dc:	397b839a 	.word	0x397b839a
 801b8e0:	3fe921fb 	.word	0x3fe921fb
 801b8e4:	4002d97b 	.word	0x4002d97b
 801b8e8:	3ff921fb 	.word	0x3ff921fb
 801b8ec:	413921fb 	.word	0x413921fb
 801b8f0:	3fe00000 	.word	0x3fe00000
 801b8f4:	0801cee8 	.word	0x0801cee8
 801b8f8:	7fefffff 	.word	0x7fefffff
 801b8fc:	ea4f 5628 	mov.w	r6, r8, asr #20
 801b900:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 801b904:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 801b908:	4620      	mov	r0, r4
 801b90a:	460d      	mov	r5, r1
 801b90c:	f7e5 f94c 	bl	8000ba8 <__aeabi_d2iz>
 801b910:	f7e4 fe30 	bl	8000574 <__aeabi_i2d>
 801b914:	4602      	mov	r2, r0
 801b916:	460b      	mov	r3, r1
 801b918:	4620      	mov	r0, r4
 801b91a:	4629      	mov	r1, r5
 801b91c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801b920:	f7e4 fcda 	bl	80002d8 <__aeabi_dsub>
 801b924:	4b21      	ldr	r3, [pc, #132]	; (801b9ac <__ieee754_rem_pio2+0x404>)
 801b926:	2200      	movs	r2, #0
 801b928:	f7e4 fe8e 	bl	8000648 <__aeabi_dmul>
 801b92c:	460d      	mov	r5, r1
 801b92e:	4604      	mov	r4, r0
 801b930:	f7e5 f93a 	bl	8000ba8 <__aeabi_d2iz>
 801b934:	f7e4 fe1e 	bl	8000574 <__aeabi_i2d>
 801b938:	4602      	mov	r2, r0
 801b93a:	460b      	mov	r3, r1
 801b93c:	4620      	mov	r0, r4
 801b93e:	4629      	mov	r1, r5
 801b940:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b944:	f7e4 fcc8 	bl	80002d8 <__aeabi_dsub>
 801b948:	4b18      	ldr	r3, [pc, #96]	; (801b9ac <__ieee754_rem_pio2+0x404>)
 801b94a:	2200      	movs	r2, #0
 801b94c:	f7e4 fe7c 	bl	8000648 <__aeabi_dmul>
 801b950:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801b954:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 801b958:	2703      	movs	r7, #3
 801b95a:	2400      	movs	r4, #0
 801b95c:	2500      	movs	r5, #0
 801b95e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 801b962:	4622      	mov	r2, r4
 801b964:	462b      	mov	r3, r5
 801b966:	46b9      	mov	r9, r7
 801b968:	3f01      	subs	r7, #1
 801b96a:	f7e5 f8d5 	bl	8000b18 <__aeabi_dcmpeq>
 801b96e:	2800      	cmp	r0, #0
 801b970:	d1f5      	bne.n	801b95e <__ieee754_rem_pio2+0x3b6>
 801b972:	4b0f      	ldr	r3, [pc, #60]	; (801b9b0 <__ieee754_rem_pio2+0x408>)
 801b974:	9301      	str	r3, [sp, #4]
 801b976:	2302      	movs	r3, #2
 801b978:	9300      	str	r3, [sp, #0]
 801b97a:	4632      	mov	r2, r6
 801b97c:	464b      	mov	r3, r9
 801b97e:	4651      	mov	r1, sl
 801b980:	a804      	add	r0, sp, #16
 801b982:	f000 f821 	bl	801b9c8 <__kernel_rem_pio2>
 801b986:	9b02      	ldr	r3, [sp, #8]
 801b988:	2b00      	cmp	r3, #0
 801b98a:	4683      	mov	fp, r0
 801b98c:	f6bf ae4c 	bge.w	801b628 <__ieee754_rem_pio2+0x80>
 801b990:	e9da 2100 	ldrd	r2, r1, [sl]
 801b994:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b998:	e9ca 2300 	strd	r2, r3, [sl]
 801b99c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 801b9a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b9a4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 801b9a8:	e73f      	b.n	801b82a <__ieee754_rem_pio2+0x282>
 801b9aa:	bf00      	nop
 801b9ac:	41700000 	.word	0x41700000
 801b9b0:	0801cf68 	.word	0x0801cf68

0801b9b4 <fabs>:
 801b9b4:	ec51 0b10 	vmov	r0, r1, d0
 801b9b8:	ee10 2a10 	vmov	r2, s0
 801b9bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801b9c0:	ec43 2b10 	vmov	d0, r2, r3
 801b9c4:	4770      	bx	lr
	...

0801b9c8 <__kernel_rem_pio2>:
 801b9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b9cc:	ed2d 8b02 	vpush	{d8}
 801b9d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 801b9d4:	f112 0f14 	cmn.w	r2, #20
 801b9d8:	9306      	str	r3, [sp, #24]
 801b9da:	9104      	str	r1, [sp, #16]
 801b9dc:	4bc2      	ldr	r3, [pc, #776]	; (801bce8 <__kernel_rem_pio2+0x320>)
 801b9de:	99a4      	ldr	r1, [sp, #656]	; 0x290
 801b9e0:	9009      	str	r0, [sp, #36]	; 0x24
 801b9e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b9e6:	9300      	str	r3, [sp, #0]
 801b9e8:	9b06      	ldr	r3, [sp, #24]
 801b9ea:	f103 33ff 	add.w	r3, r3, #4294967295
 801b9ee:	bfa8      	it	ge
 801b9f0:	1ed4      	subge	r4, r2, #3
 801b9f2:	9305      	str	r3, [sp, #20]
 801b9f4:	bfb2      	itee	lt
 801b9f6:	2400      	movlt	r4, #0
 801b9f8:	2318      	movge	r3, #24
 801b9fa:	fb94 f4f3 	sdivge	r4, r4, r3
 801b9fe:	f06f 0317 	mvn.w	r3, #23
 801ba02:	fb04 3303 	mla	r3, r4, r3, r3
 801ba06:	eb03 0a02 	add.w	sl, r3, r2
 801ba0a:	9b00      	ldr	r3, [sp, #0]
 801ba0c:	9a05      	ldr	r2, [sp, #20]
 801ba0e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 801bcd8 <__kernel_rem_pio2+0x310>
 801ba12:	eb03 0802 	add.w	r8, r3, r2
 801ba16:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801ba18:	1aa7      	subs	r7, r4, r2
 801ba1a:	ae20      	add	r6, sp, #128	; 0x80
 801ba1c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801ba20:	2500      	movs	r5, #0
 801ba22:	4545      	cmp	r5, r8
 801ba24:	dd13      	ble.n	801ba4e <__kernel_rem_pio2+0x86>
 801ba26:	9b06      	ldr	r3, [sp, #24]
 801ba28:	aa20      	add	r2, sp, #128	; 0x80
 801ba2a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801ba2e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801ba32:	f04f 0800 	mov.w	r8, #0
 801ba36:	9b00      	ldr	r3, [sp, #0]
 801ba38:	4598      	cmp	r8, r3
 801ba3a:	dc31      	bgt.n	801baa0 <__kernel_rem_pio2+0xd8>
 801ba3c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 801bcd8 <__kernel_rem_pio2+0x310>
 801ba40:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801ba44:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ba48:	462f      	mov	r7, r5
 801ba4a:	2600      	movs	r6, #0
 801ba4c:	e01b      	b.n	801ba86 <__kernel_rem_pio2+0xbe>
 801ba4e:	42ef      	cmn	r7, r5
 801ba50:	d407      	bmi.n	801ba62 <__kernel_rem_pio2+0x9a>
 801ba52:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801ba56:	f7e4 fd8d 	bl	8000574 <__aeabi_i2d>
 801ba5a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801ba5e:	3501      	adds	r5, #1
 801ba60:	e7df      	b.n	801ba22 <__kernel_rem_pio2+0x5a>
 801ba62:	ec51 0b18 	vmov	r0, r1, d8
 801ba66:	e7f8      	b.n	801ba5a <__kernel_rem_pio2+0x92>
 801ba68:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ba6c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801ba70:	f7e4 fdea 	bl	8000648 <__aeabi_dmul>
 801ba74:	4602      	mov	r2, r0
 801ba76:	460b      	mov	r3, r1
 801ba78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ba7c:	f7e4 fc2e 	bl	80002dc <__adddf3>
 801ba80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ba84:	3601      	adds	r6, #1
 801ba86:	9b05      	ldr	r3, [sp, #20]
 801ba88:	429e      	cmp	r6, r3
 801ba8a:	f1a7 0708 	sub.w	r7, r7, #8
 801ba8e:	ddeb      	ble.n	801ba68 <__kernel_rem_pio2+0xa0>
 801ba90:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ba94:	f108 0801 	add.w	r8, r8, #1
 801ba98:	ecab 7b02 	vstmia	fp!, {d7}
 801ba9c:	3508      	adds	r5, #8
 801ba9e:	e7ca      	b.n	801ba36 <__kernel_rem_pio2+0x6e>
 801baa0:	9b00      	ldr	r3, [sp, #0]
 801baa2:	aa0c      	add	r2, sp, #48	; 0x30
 801baa4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801baa8:	930b      	str	r3, [sp, #44]	; 0x2c
 801baaa:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801baac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801bab0:	9c00      	ldr	r4, [sp, #0]
 801bab2:	930a      	str	r3, [sp, #40]	; 0x28
 801bab4:	00e3      	lsls	r3, r4, #3
 801bab6:	9308      	str	r3, [sp, #32]
 801bab8:	ab98      	add	r3, sp, #608	; 0x260
 801baba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801babe:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801bac2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 801bac6:	ab70      	add	r3, sp, #448	; 0x1c0
 801bac8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 801bacc:	46c3      	mov	fp, r8
 801bace:	46a1      	mov	r9, r4
 801bad0:	f1b9 0f00 	cmp.w	r9, #0
 801bad4:	f1a5 0508 	sub.w	r5, r5, #8
 801bad8:	dc77      	bgt.n	801bbca <__kernel_rem_pio2+0x202>
 801bada:	ec47 6b10 	vmov	d0, r6, r7
 801bade:	4650      	mov	r0, sl
 801bae0:	f000 fac2 	bl	801c068 <scalbn>
 801bae4:	ec57 6b10 	vmov	r6, r7, d0
 801bae8:	2200      	movs	r2, #0
 801baea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801baee:	ee10 0a10 	vmov	r0, s0
 801baf2:	4639      	mov	r1, r7
 801baf4:	f7e4 fda8 	bl	8000648 <__aeabi_dmul>
 801baf8:	ec41 0b10 	vmov	d0, r0, r1
 801bafc:	f000 fb34 	bl	801c168 <floor>
 801bb00:	4b7a      	ldr	r3, [pc, #488]	; (801bcec <__kernel_rem_pio2+0x324>)
 801bb02:	ec51 0b10 	vmov	r0, r1, d0
 801bb06:	2200      	movs	r2, #0
 801bb08:	f7e4 fd9e 	bl	8000648 <__aeabi_dmul>
 801bb0c:	4602      	mov	r2, r0
 801bb0e:	460b      	mov	r3, r1
 801bb10:	4630      	mov	r0, r6
 801bb12:	4639      	mov	r1, r7
 801bb14:	f7e4 fbe0 	bl	80002d8 <__aeabi_dsub>
 801bb18:	460f      	mov	r7, r1
 801bb1a:	4606      	mov	r6, r0
 801bb1c:	f7e5 f844 	bl	8000ba8 <__aeabi_d2iz>
 801bb20:	9002      	str	r0, [sp, #8]
 801bb22:	f7e4 fd27 	bl	8000574 <__aeabi_i2d>
 801bb26:	4602      	mov	r2, r0
 801bb28:	460b      	mov	r3, r1
 801bb2a:	4630      	mov	r0, r6
 801bb2c:	4639      	mov	r1, r7
 801bb2e:	f7e4 fbd3 	bl	80002d8 <__aeabi_dsub>
 801bb32:	f1ba 0f00 	cmp.w	sl, #0
 801bb36:	4606      	mov	r6, r0
 801bb38:	460f      	mov	r7, r1
 801bb3a:	dd6d      	ble.n	801bc18 <__kernel_rem_pio2+0x250>
 801bb3c:	1e61      	subs	r1, r4, #1
 801bb3e:	ab0c      	add	r3, sp, #48	; 0x30
 801bb40:	9d02      	ldr	r5, [sp, #8]
 801bb42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801bb46:	f1ca 0018 	rsb	r0, sl, #24
 801bb4a:	fa43 f200 	asr.w	r2, r3, r0
 801bb4e:	4415      	add	r5, r2
 801bb50:	4082      	lsls	r2, r0
 801bb52:	1a9b      	subs	r3, r3, r2
 801bb54:	aa0c      	add	r2, sp, #48	; 0x30
 801bb56:	9502      	str	r5, [sp, #8]
 801bb58:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801bb5c:	f1ca 0217 	rsb	r2, sl, #23
 801bb60:	fa43 fb02 	asr.w	fp, r3, r2
 801bb64:	f1bb 0f00 	cmp.w	fp, #0
 801bb68:	dd65      	ble.n	801bc36 <__kernel_rem_pio2+0x26e>
 801bb6a:	9b02      	ldr	r3, [sp, #8]
 801bb6c:	2200      	movs	r2, #0
 801bb6e:	3301      	adds	r3, #1
 801bb70:	9302      	str	r3, [sp, #8]
 801bb72:	4615      	mov	r5, r2
 801bb74:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801bb78:	4294      	cmp	r4, r2
 801bb7a:	f300 809f 	bgt.w	801bcbc <__kernel_rem_pio2+0x2f4>
 801bb7e:	f1ba 0f00 	cmp.w	sl, #0
 801bb82:	dd07      	ble.n	801bb94 <__kernel_rem_pio2+0x1cc>
 801bb84:	f1ba 0f01 	cmp.w	sl, #1
 801bb88:	f000 80c1 	beq.w	801bd0e <__kernel_rem_pio2+0x346>
 801bb8c:	f1ba 0f02 	cmp.w	sl, #2
 801bb90:	f000 80c7 	beq.w	801bd22 <__kernel_rem_pio2+0x35a>
 801bb94:	f1bb 0f02 	cmp.w	fp, #2
 801bb98:	d14d      	bne.n	801bc36 <__kernel_rem_pio2+0x26e>
 801bb9a:	4632      	mov	r2, r6
 801bb9c:	463b      	mov	r3, r7
 801bb9e:	4954      	ldr	r1, [pc, #336]	; (801bcf0 <__kernel_rem_pio2+0x328>)
 801bba0:	2000      	movs	r0, #0
 801bba2:	f7e4 fb99 	bl	80002d8 <__aeabi_dsub>
 801bba6:	4606      	mov	r6, r0
 801bba8:	460f      	mov	r7, r1
 801bbaa:	2d00      	cmp	r5, #0
 801bbac:	d043      	beq.n	801bc36 <__kernel_rem_pio2+0x26e>
 801bbae:	4650      	mov	r0, sl
 801bbb0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 801bce0 <__kernel_rem_pio2+0x318>
 801bbb4:	f000 fa58 	bl	801c068 <scalbn>
 801bbb8:	4630      	mov	r0, r6
 801bbba:	4639      	mov	r1, r7
 801bbbc:	ec53 2b10 	vmov	r2, r3, d0
 801bbc0:	f7e4 fb8a 	bl	80002d8 <__aeabi_dsub>
 801bbc4:	4606      	mov	r6, r0
 801bbc6:	460f      	mov	r7, r1
 801bbc8:	e035      	b.n	801bc36 <__kernel_rem_pio2+0x26e>
 801bbca:	4b4a      	ldr	r3, [pc, #296]	; (801bcf4 <__kernel_rem_pio2+0x32c>)
 801bbcc:	2200      	movs	r2, #0
 801bbce:	4630      	mov	r0, r6
 801bbd0:	4639      	mov	r1, r7
 801bbd2:	f7e4 fd39 	bl	8000648 <__aeabi_dmul>
 801bbd6:	f7e4 ffe7 	bl	8000ba8 <__aeabi_d2iz>
 801bbda:	f7e4 fccb 	bl	8000574 <__aeabi_i2d>
 801bbde:	4602      	mov	r2, r0
 801bbe0:	460b      	mov	r3, r1
 801bbe2:	ec43 2b18 	vmov	d8, r2, r3
 801bbe6:	4b44      	ldr	r3, [pc, #272]	; (801bcf8 <__kernel_rem_pio2+0x330>)
 801bbe8:	2200      	movs	r2, #0
 801bbea:	f7e4 fd2d 	bl	8000648 <__aeabi_dmul>
 801bbee:	4602      	mov	r2, r0
 801bbf0:	460b      	mov	r3, r1
 801bbf2:	4630      	mov	r0, r6
 801bbf4:	4639      	mov	r1, r7
 801bbf6:	f7e4 fb6f 	bl	80002d8 <__aeabi_dsub>
 801bbfa:	f7e4 ffd5 	bl	8000ba8 <__aeabi_d2iz>
 801bbfe:	e9d5 2300 	ldrd	r2, r3, [r5]
 801bc02:	f84b 0b04 	str.w	r0, [fp], #4
 801bc06:	ec51 0b18 	vmov	r0, r1, d8
 801bc0a:	f7e4 fb67 	bl	80002dc <__adddf3>
 801bc0e:	f109 39ff 	add.w	r9, r9, #4294967295
 801bc12:	4606      	mov	r6, r0
 801bc14:	460f      	mov	r7, r1
 801bc16:	e75b      	b.n	801bad0 <__kernel_rem_pio2+0x108>
 801bc18:	d106      	bne.n	801bc28 <__kernel_rem_pio2+0x260>
 801bc1a:	1e63      	subs	r3, r4, #1
 801bc1c:	aa0c      	add	r2, sp, #48	; 0x30
 801bc1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801bc22:	ea4f 5be3 	mov.w	fp, r3, asr #23
 801bc26:	e79d      	b.n	801bb64 <__kernel_rem_pio2+0x19c>
 801bc28:	4b34      	ldr	r3, [pc, #208]	; (801bcfc <__kernel_rem_pio2+0x334>)
 801bc2a:	2200      	movs	r2, #0
 801bc2c:	f7e4 ff92 	bl	8000b54 <__aeabi_dcmpge>
 801bc30:	2800      	cmp	r0, #0
 801bc32:	d140      	bne.n	801bcb6 <__kernel_rem_pio2+0x2ee>
 801bc34:	4683      	mov	fp, r0
 801bc36:	2200      	movs	r2, #0
 801bc38:	2300      	movs	r3, #0
 801bc3a:	4630      	mov	r0, r6
 801bc3c:	4639      	mov	r1, r7
 801bc3e:	f7e4 ff6b 	bl	8000b18 <__aeabi_dcmpeq>
 801bc42:	2800      	cmp	r0, #0
 801bc44:	f000 80c1 	beq.w	801bdca <__kernel_rem_pio2+0x402>
 801bc48:	1e65      	subs	r5, r4, #1
 801bc4a:	462b      	mov	r3, r5
 801bc4c:	2200      	movs	r2, #0
 801bc4e:	9900      	ldr	r1, [sp, #0]
 801bc50:	428b      	cmp	r3, r1
 801bc52:	da6d      	bge.n	801bd30 <__kernel_rem_pio2+0x368>
 801bc54:	2a00      	cmp	r2, #0
 801bc56:	f000 808a 	beq.w	801bd6e <__kernel_rem_pio2+0x3a6>
 801bc5a:	ab0c      	add	r3, sp, #48	; 0x30
 801bc5c:	f1aa 0a18 	sub.w	sl, sl, #24
 801bc60:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801bc64:	2b00      	cmp	r3, #0
 801bc66:	f000 80ae 	beq.w	801bdc6 <__kernel_rem_pio2+0x3fe>
 801bc6a:	4650      	mov	r0, sl
 801bc6c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 801bce0 <__kernel_rem_pio2+0x318>
 801bc70:	f000 f9fa 	bl	801c068 <scalbn>
 801bc74:	1c6b      	adds	r3, r5, #1
 801bc76:	00da      	lsls	r2, r3, #3
 801bc78:	9205      	str	r2, [sp, #20]
 801bc7a:	ec57 6b10 	vmov	r6, r7, d0
 801bc7e:	aa70      	add	r2, sp, #448	; 0x1c0
 801bc80:	f8df 9070 	ldr.w	r9, [pc, #112]	; 801bcf4 <__kernel_rem_pio2+0x32c>
 801bc84:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 801bc88:	462c      	mov	r4, r5
 801bc8a:	f04f 0800 	mov.w	r8, #0
 801bc8e:	2c00      	cmp	r4, #0
 801bc90:	f280 80d4 	bge.w	801be3c <__kernel_rem_pio2+0x474>
 801bc94:	462c      	mov	r4, r5
 801bc96:	2c00      	cmp	r4, #0
 801bc98:	f2c0 8102 	blt.w	801bea0 <__kernel_rem_pio2+0x4d8>
 801bc9c:	4b18      	ldr	r3, [pc, #96]	; (801bd00 <__kernel_rem_pio2+0x338>)
 801bc9e:	461e      	mov	r6, r3
 801bca0:	ab70      	add	r3, sp, #448	; 0x1c0
 801bca2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 801bca6:	1b2b      	subs	r3, r5, r4
 801bca8:	f04f 0900 	mov.w	r9, #0
 801bcac:	f04f 0a00 	mov.w	sl, #0
 801bcb0:	2700      	movs	r7, #0
 801bcb2:	9306      	str	r3, [sp, #24]
 801bcb4:	e0e6      	b.n	801be84 <__kernel_rem_pio2+0x4bc>
 801bcb6:	f04f 0b02 	mov.w	fp, #2
 801bcba:	e756      	b.n	801bb6a <__kernel_rem_pio2+0x1a2>
 801bcbc:	f8d8 3000 	ldr.w	r3, [r8]
 801bcc0:	bb05      	cbnz	r5, 801bd04 <__kernel_rem_pio2+0x33c>
 801bcc2:	b123      	cbz	r3, 801bcce <__kernel_rem_pio2+0x306>
 801bcc4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801bcc8:	f8c8 3000 	str.w	r3, [r8]
 801bccc:	2301      	movs	r3, #1
 801bcce:	3201      	adds	r2, #1
 801bcd0:	f108 0804 	add.w	r8, r8, #4
 801bcd4:	461d      	mov	r5, r3
 801bcd6:	e74f      	b.n	801bb78 <__kernel_rem_pio2+0x1b0>
	...
 801bce4:	3ff00000 	.word	0x3ff00000
 801bce8:	0801d0b0 	.word	0x0801d0b0
 801bcec:	40200000 	.word	0x40200000
 801bcf0:	3ff00000 	.word	0x3ff00000
 801bcf4:	3e700000 	.word	0x3e700000
 801bcf8:	41700000 	.word	0x41700000
 801bcfc:	3fe00000 	.word	0x3fe00000
 801bd00:	0801d070 	.word	0x0801d070
 801bd04:	1acb      	subs	r3, r1, r3
 801bd06:	f8c8 3000 	str.w	r3, [r8]
 801bd0a:	462b      	mov	r3, r5
 801bd0c:	e7df      	b.n	801bcce <__kernel_rem_pio2+0x306>
 801bd0e:	1e62      	subs	r2, r4, #1
 801bd10:	ab0c      	add	r3, sp, #48	; 0x30
 801bd12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd16:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801bd1a:	a90c      	add	r1, sp, #48	; 0x30
 801bd1c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801bd20:	e738      	b.n	801bb94 <__kernel_rem_pio2+0x1cc>
 801bd22:	1e62      	subs	r2, r4, #1
 801bd24:	ab0c      	add	r3, sp, #48	; 0x30
 801bd26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd2a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801bd2e:	e7f4      	b.n	801bd1a <__kernel_rem_pio2+0x352>
 801bd30:	a90c      	add	r1, sp, #48	; 0x30
 801bd32:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801bd36:	3b01      	subs	r3, #1
 801bd38:	430a      	orrs	r2, r1
 801bd3a:	e788      	b.n	801bc4e <__kernel_rem_pio2+0x286>
 801bd3c:	3301      	adds	r3, #1
 801bd3e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801bd42:	2900      	cmp	r1, #0
 801bd44:	d0fa      	beq.n	801bd3c <__kernel_rem_pio2+0x374>
 801bd46:	9a08      	ldr	r2, [sp, #32]
 801bd48:	f502 7218 	add.w	r2, r2, #608	; 0x260
 801bd4c:	446a      	add	r2, sp
 801bd4e:	3a98      	subs	r2, #152	; 0x98
 801bd50:	9208      	str	r2, [sp, #32]
 801bd52:	9a06      	ldr	r2, [sp, #24]
 801bd54:	a920      	add	r1, sp, #128	; 0x80
 801bd56:	18a2      	adds	r2, r4, r2
 801bd58:	18e3      	adds	r3, r4, r3
 801bd5a:	f104 0801 	add.w	r8, r4, #1
 801bd5e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801bd62:	9302      	str	r3, [sp, #8]
 801bd64:	9b02      	ldr	r3, [sp, #8]
 801bd66:	4543      	cmp	r3, r8
 801bd68:	da04      	bge.n	801bd74 <__kernel_rem_pio2+0x3ac>
 801bd6a:	461c      	mov	r4, r3
 801bd6c:	e6a2      	b.n	801bab4 <__kernel_rem_pio2+0xec>
 801bd6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801bd70:	2301      	movs	r3, #1
 801bd72:	e7e4      	b.n	801bd3e <__kernel_rem_pio2+0x376>
 801bd74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bd76:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801bd7a:	f7e4 fbfb 	bl	8000574 <__aeabi_i2d>
 801bd7e:	e8e5 0102 	strd	r0, r1, [r5], #8
 801bd82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bd84:	46ab      	mov	fp, r5
 801bd86:	461c      	mov	r4, r3
 801bd88:	f04f 0900 	mov.w	r9, #0
 801bd8c:	2600      	movs	r6, #0
 801bd8e:	2700      	movs	r7, #0
 801bd90:	9b05      	ldr	r3, [sp, #20]
 801bd92:	4599      	cmp	r9, r3
 801bd94:	dd06      	ble.n	801bda4 <__kernel_rem_pio2+0x3dc>
 801bd96:	9b08      	ldr	r3, [sp, #32]
 801bd98:	e8e3 6702 	strd	r6, r7, [r3], #8
 801bd9c:	f108 0801 	add.w	r8, r8, #1
 801bda0:	9308      	str	r3, [sp, #32]
 801bda2:	e7df      	b.n	801bd64 <__kernel_rem_pio2+0x39c>
 801bda4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801bda8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801bdac:	f7e4 fc4c 	bl	8000648 <__aeabi_dmul>
 801bdb0:	4602      	mov	r2, r0
 801bdb2:	460b      	mov	r3, r1
 801bdb4:	4630      	mov	r0, r6
 801bdb6:	4639      	mov	r1, r7
 801bdb8:	f7e4 fa90 	bl	80002dc <__adddf3>
 801bdbc:	f109 0901 	add.w	r9, r9, #1
 801bdc0:	4606      	mov	r6, r0
 801bdc2:	460f      	mov	r7, r1
 801bdc4:	e7e4      	b.n	801bd90 <__kernel_rem_pio2+0x3c8>
 801bdc6:	3d01      	subs	r5, #1
 801bdc8:	e747      	b.n	801bc5a <__kernel_rem_pio2+0x292>
 801bdca:	ec47 6b10 	vmov	d0, r6, r7
 801bdce:	f1ca 0000 	rsb	r0, sl, #0
 801bdd2:	f000 f949 	bl	801c068 <scalbn>
 801bdd6:	ec57 6b10 	vmov	r6, r7, d0
 801bdda:	4ba0      	ldr	r3, [pc, #640]	; (801c05c <__kernel_rem_pio2+0x694>)
 801bddc:	ee10 0a10 	vmov	r0, s0
 801bde0:	2200      	movs	r2, #0
 801bde2:	4639      	mov	r1, r7
 801bde4:	f7e4 feb6 	bl	8000b54 <__aeabi_dcmpge>
 801bde8:	b1f8      	cbz	r0, 801be2a <__kernel_rem_pio2+0x462>
 801bdea:	4b9d      	ldr	r3, [pc, #628]	; (801c060 <__kernel_rem_pio2+0x698>)
 801bdec:	2200      	movs	r2, #0
 801bdee:	4630      	mov	r0, r6
 801bdf0:	4639      	mov	r1, r7
 801bdf2:	f7e4 fc29 	bl	8000648 <__aeabi_dmul>
 801bdf6:	f7e4 fed7 	bl	8000ba8 <__aeabi_d2iz>
 801bdfa:	4680      	mov	r8, r0
 801bdfc:	f7e4 fbba 	bl	8000574 <__aeabi_i2d>
 801be00:	4b96      	ldr	r3, [pc, #600]	; (801c05c <__kernel_rem_pio2+0x694>)
 801be02:	2200      	movs	r2, #0
 801be04:	f7e4 fc20 	bl	8000648 <__aeabi_dmul>
 801be08:	460b      	mov	r3, r1
 801be0a:	4602      	mov	r2, r0
 801be0c:	4639      	mov	r1, r7
 801be0e:	4630      	mov	r0, r6
 801be10:	f7e4 fa62 	bl	80002d8 <__aeabi_dsub>
 801be14:	f7e4 fec8 	bl	8000ba8 <__aeabi_d2iz>
 801be18:	1c65      	adds	r5, r4, #1
 801be1a:	ab0c      	add	r3, sp, #48	; 0x30
 801be1c:	f10a 0a18 	add.w	sl, sl, #24
 801be20:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801be24:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801be28:	e71f      	b.n	801bc6a <__kernel_rem_pio2+0x2a2>
 801be2a:	4630      	mov	r0, r6
 801be2c:	4639      	mov	r1, r7
 801be2e:	f7e4 febb 	bl	8000ba8 <__aeabi_d2iz>
 801be32:	ab0c      	add	r3, sp, #48	; 0x30
 801be34:	4625      	mov	r5, r4
 801be36:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801be3a:	e716      	b.n	801bc6a <__kernel_rem_pio2+0x2a2>
 801be3c:	ab0c      	add	r3, sp, #48	; 0x30
 801be3e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801be42:	f7e4 fb97 	bl	8000574 <__aeabi_i2d>
 801be46:	4632      	mov	r2, r6
 801be48:	463b      	mov	r3, r7
 801be4a:	f7e4 fbfd 	bl	8000648 <__aeabi_dmul>
 801be4e:	4642      	mov	r2, r8
 801be50:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 801be54:	464b      	mov	r3, r9
 801be56:	4630      	mov	r0, r6
 801be58:	4639      	mov	r1, r7
 801be5a:	f7e4 fbf5 	bl	8000648 <__aeabi_dmul>
 801be5e:	3c01      	subs	r4, #1
 801be60:	4606      	mov	r6, r0
 801be62:	460f      	mov	r7, r1
 801be64:	e713      	b.n	801bc8e <__kernel_rem_pio2+0x2c6>
 801be66:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 801be6a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 801be6e:	f7e4 fbeb 	bl	8000648 <__aeabi_dmul>
 801be72:	4602      	mov	r2, r0
 801be74:	460b      	mov	r3, r1
 801be76:	4648      	mov	r0, r9
 801be78:	4651      	mov	r1, sl
 801be7a:	f7e4 fa2f 	bl	80002dc <__adddf3>
 801be7e:	3701      	adds	r7, #1
 801be80:	4681      	mov	r9, r0
 801be82:	468a      	mov	sl, r1
 801be84:	9b00      	ldr	r3, [sp, #0]
 801be86:	429f      	cmp	r7, r3
 801be88:	dc02      	bgt.n	801be90 <__kernel_rem_pio2+0x4c8>
 801be8a:	9b06      	ldr	r3, [sp, #24]
 801be8c:	429f      	cmp	r7, r3
 801be8e:	ddea      	ble.n	801be66 <__kernel_rem_pio2+0x49e>
 801be90:	9a06      	ldr	r2, [sp, #24]
 801be92:	ab48      	add	r3, sp, #288	; 0x120
 801be94:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 801be98:	e9c6 9a00 	strd	r9, sl, [r6]
 801be9c:	3c01      	subs	r4, #1
 801be9e:	e6fa      	b.n	801bc96 <__kernel_rem_pio2+0x2ce>
 801bea0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801bea2:	2b02      	cmp	r3, #2
 801bea4:	dc0b      	bgt.n	801bebe <__kernel_rem_pio2+0x4f6>
 801bea6:	2b00      	cmp	r3, #0
 801bea8:	dc39      	bgt.n	801bf1e <__kernel_rem_pio2+0x556>
 801beaa:	d05d      	beq.n	801bf68 <__kernel_rem_pio2+0x5a0>
 801beac:	9b02      	ldr	r3, [sp, #8]
 801beae:	f003 0007 	and.w	r0, r3, #7
 801beb2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 801beb6:	ecbd 8b02 	vpop	{d8}
 801beba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bebe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801bec0:	2b03      	cmp	r3, #3
 801bec2:	d1f3      	bne.n	801beac <__kernel_rem_pio2+0x4e4>
 801bec4:	9b05      	ldr	r3, [sp, #20]
 801bec6:	9500      	str	r5, [sp, #0]
 801bec8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 801becc:	eb0d 0403 	add.w	r4, sp, r3
 801bed0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 801bed4:	46a2      	mov	sl, r4
 801bed6:	9b00      	ldr	r3, [sp, #0]
 801bed8:	2b00      	cmp	r3, #0
 801beda:	f1aa 0a08 	sub.w	sl, sl, #8
 801bede:	dc69      	bgt.n	801bfb4 <__kernel_rem_pio2+0x5ec>
 801bee0:	46aa      	mov	sl, r5
 801bee2:	f1ba 0f01 	cmp.w	sl, #1
 801bee6:	f1a4 0408 	sub.w	r4, r4, #8
 801beea:	f300 8083 	bgt.w	801bff4 <__kernel_rem_pio2+0x62c>
 801beee:	9c05      	ldr	r4, [sp, #20]
 801bef0:	ab48      	add	r3, sp, #288	; 0x120
 801bef2:	441c      	add	r4, r3
 801bef4:	2000      	movs	r0, #0
 801bef6:	2100      	movs	r1, #0
 801bef8:	2d01      	cmp	r5, #1
 801befa:	f300 809a 	bgt.w	801c032 <__kernel_rem_pio2+0x66a>
 801befe:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 801bf02:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 801bf06:	f1bb 0f00 	cmp.w	fp, #0
 801bf0a:	f040 8098 	bne.w	801c03e <__kernel_rem_pio2+0x676>
 801bf0e:	9b04      	ldr	r3, [sp, #16]
 801bf10:	e9c3 7800 	strd	r7, r8, [r3]
 801bf14:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801bf18:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801bf1c:	e7c6      	b.n	801beac <__kernel_rem_pio2+0x4e4>
 801bf1e:	9e05      	ldr	r6, [sp, #20]
 801bf20:	ab48      	add	r3, sp, #288	; 0x120
 801bf22:	441e      	add	r6, r3
 801bf24:	462c      	mov	r4, r5
 801bf26:	2000      	movs	r0, #0
 801bf28:	2100      	movs	r1, #0
 801bf2a:	2c00      	cmp	r4, #0
 801bf2c:	da33      	bge.n	801bf96 <__kernel_rem_pio2+0x5ce>
 801bf2e:	f1bb 0f00 	cmp.w	fp, #0
 801bf32:	d036      	beq.n	801bfa2 <__kernel_rem_pio2+0x5da>
 801bf34:	4602      	mov	r2, r0
 801bf36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801bf3a:	9c04      	ldr	r4, [sp, #16]
 801bf3c:	e9c4 2300 	strd	r2, r3, [r4]
 801bf40:	4602      	mov	r2, r0
 801bf42:	460b      	mov	r3, r1
 801bf44:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801bf48:	f7e4 f9c6 	bl	80002d8 <__aeabi_dsub>
 801bf4c:	ae4a      	add	r6, sp, #296	; 0x128
 801bf4e:	2401      	movs	r4, #1
 801bf50:	42a5      	cmp	r5, r4
 801bf52:	da29      	bge.n	801bfa8 <__kernel_rem_pio2+0x5e0>
 801bf54:	f1bb 0f00 	cmp.w	fp, #0
 801bf58:	d002      	beq.n	801bf60 <__kernel_rem_pio2+0x598>
 801bf5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801bf5e:	4619      	mov	r1, r3
 801bf60:	9b04      	ldr	r3, [sp, #16]
 801bf62:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801bf66:	e7a1      	b.n	801beac <__kernel_rem_pio2+0x4e4>
 801bf68:	9c05      	ldr	r4, [sp, #20]
 801bf6a:	ab48      	add	r3, sp, #288	; 0x120
 801bf6c:	441c      	add	r4, r3
 801bf6e:	2000      	movs	r0, #0
 801bf70:	2100      	movs	r1, #0
 801bf72:	2d00      	cmp	r5, #0
 801bf74:	da09      	bge.n	801bf8a <__kernel_rem_pio2+0x5c2>
 801bf76:	f1bb 0f00 	cmp.w	fp, #0
 801bf7a:	d002      	beq.n	801bf82 <__kernel_rem_pio2+0x5ba>
 801bf7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801bf80:	4619      	mov	r1, r3
 801bf82:	9b04      	ldr	r3, [sp, #16]
 801bf84:	e9c3 0100 	strd	r0, r1, [r3]
 801bf88:	e790      	b.n	801beac <__kernel_rem_pio2+0x4e4>
 801bf8a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801bf8e:	f7e4 f9a5 	bl	80002dc <__adddf3>
 801bf92:	3d01      	subs	r5, #1
 801bf94:	e7ed      	b.n	801bf72 <__kernel_rem_pio2+0x5aa>
 801bf96:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801bf9a:	f7e4 f99f 	bl	80002dc <__adddf3>
 801bf9e:	3c01      	subs	r4, #1
 801bfa0:	e7c3      	b.n	801bf2a <__kernel_rem_pio2+0x562>
 801bfa2:	4602      	mov	r2, r0
 801bfa4:	460b      	mov	r3, r1
 801bfa6:	e7c8      	b.n	801bf3a <__kernel_rem_pio2+0x572>
 801bfa8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801bfac:	f7e4 f996 	bl	80002dc <__adddf3>
 801bfb0:	3401      	adds	r4, #1
 801bfb2:	e7cd      	b.n	801bf50 <__kernel_rem_pio2+0x588>
 801bfb4:	e9da 8900 	ldrd	r8, r9, [sl]
 801bfb8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801bfbc:	9b00      	ldr	r3, [sp, #0]
 801bfbe:	3b01      	subs	r3, #1
 801bfc0:	9300      	str	r3, [sp, #0]
 801bfc2:	4632      	mov	r2, r6
 801bfc4:	463b      	mov	r3, r7
 801bfc6:	4640      	mov	r0, r8
 801bfc8:	4649      	mov	r1, r9
 801bfca:	f7e4 f987 	bl	80002dc <__adddf3>
 801bfce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801bfd2:	4602      	mov	r2, r0
 801bfd4:	460b      	mov	r3, r1
 801bfd6:	4640      	mov	r0, r8
 801bfd8:	4649      	mov	r1, r9
 801bfda:	f7e4 f97d 	bl	80002d8 <__aeabi_dsub>
 801bfde:	4632      	mov	r2, r6
 801bfe0:	463b      	mov	r3, r7
 801bfe2:	f7e4 f97b 	bl	80002dc <__adddf3>
 801bfe6:	ed9d 7b06 	vldr	d7, [sp, #24]
 801bfea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801bfee:	ed8a 7b00 	vstr	d7, [sl]
 801bff2:	e770      	b.n	801bed6 <__kernel_rem_pio2+0x50e>
 801bff4:	e9d4 8900 	ldrd	r8, r9, [r4]
 801bff8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 801bffc:	4640      	mov	r0, r8
 801bffe:	4632      	mov	r2, r6
 801c000:	463b      	mov	r3, r7
 801c002:	4649      	mov	r1, r9
 801c004:	f7e4 f96a 	bl	80002dc <__adddf3>
 801c008:	e9cd 0100 	strd	r0, r1, [sp]
 801c00c:	4602      	mov	r2, r0
 801c00e:	460b      	mov	r3, r1
 801c010:	4640      	mov	r0, r8
 801c012:	4649      	mov	r1, r9
 801c014:	f7e4 f960 	bl	80002d8 <__aeabi_dsub>
 801c018:	4632      	mov	r2, r6
 801c01a:	463b      	mov	r3, r7
 801c01c:	f7e4 f95e 	bl	80002dc <__adddf3>
 801c020:	ed9d 7b00 	vldr	d7, [sp]
 801c024:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801c028:	ed84 7b00 	vstr	d7, [r4]
 801c02c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c030:	e757      	b.n	801bee2 <__kernel_rem_pio2+0x51a>
 801c032:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801c036:	f7e4 f951 	bl	80002dc <__adddf3>
 801c03a:	3d01      	subs	r5, #1
 801c03c:	e75c      	b.n	801bef8 <__kernel_rem_pio2+0x530>
 801c03e:	9b04      	ldr	r3, [sp, #16]
 801c040:	9a04      	ldr	r2, [sp, #16]
 801c042:	601f      	str	r7, [r3, #0]
 801c044:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801c048:	605c      	str	r4, [r3, #4]
 801c04a:	609d      	str	r5, [r3, #8]
 801c04c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801c050:	60d3      	str	r3, [r2, #12]
 801c052:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801c056:	6110      	str	r0, [r2, #16]
 801c058:	6153      	str	r3, [r2, #20]
 801c05a:	e727      	b.n	801beac <__kernel_rem_pio2+0x4e4>
 801c05c:	41700000 	.word	0x41700000
 801c060:	3e700000 	.word	0x3e700000
 801c064:	00000000 	.word	0x00000000

0801c068 <scalbn>:
 801c068:	b570      	push	{r4, r5, r6, lr}
 801c06a:	ec55 4b10 	vmov	r4, r5, d0
 801c06e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801c072:	4606      	mov	r6, r0
 801c074:	462b      	mov	r3, r5
 801c076:	b999      	cbnz	r1, 801c0a0 <scalbn+0x38>
 801c078:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801c07c:	4323      	orrs	r3, r4
 801c07e:	d03f      	beq.n	801c100 <scalbn+0x98>
 801c080:	4b35      	ldr	r3, [pc, #212]	; (801c158 <scalbn+0xf0>)
 801c082:	4629      	mov	r1, r5
 801c084:	ee10 0a10 	vmov	r0, s0
 801c088:	2200      	movs	r2, #0
 801c08a:	f7e4 fadd 	bl	8000648 <__aeabi_dmul>
 801c08e:	4b33      	ldr	r3, [pc, #204]	; (801c15c <scalbn+0xf4>)
 801c090:	429e      	cmp	r6, r3
 801c092:	4604      	mov	r4, r0
 801c094:	460d      	mov	r5, r1
 801c096:	da10      	bge.n	801c0ba <scalbn+0x52>
 801c098:	a327      	add	r3, pc, #156	; (adr r3, 801c138 <scalbn+0xd0>)
 801c09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c09e:	e01f      	b.n	801c0e0 <scalbn+0x78>
 801c0a0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801c0a4:	4291      	cmp	r1, r2
 801c0a6:	d10c      	bne.n	801c0c2 <scalbn+0x5a>
 801c0a8:	ee10 2a10 	vmov	r2, s0
 801c0ac:	4620      	mov	r0, r4
 801c0ae:	4629      	mov	r1, r5
 801c0b0:	f7e4 f914 	bl	80002dc <__adddf3>
 801c0b4:	4604      	mov	r4, r0
 801c0b6:	460d      	mov	r5, r1
 801c0b8:	e022      	b.n	801c100 <scalbn+0x98>
 801c0ba:	460b      	mov	r3, r1
 801c0bc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801c0c0:	3936      	subs	r1, #54	; 0x36
 801c0c2:	f24c 3250 	movw	r2, #50000	; 0xc350
 801c0c6:	4296      	cmp	r6, r2
 801c0c8:	dd0d      	ble.n	801c0e6 <scalbn+0x7e>
 801c0ca:	2d00      	cmp	r5, #0
 801c0cc:	a11c      	add	r1, pc, #112	; (adr r1, 801c140 <scalbn+0xd8>)
 801c0ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c0d2:	da02      	bge.n	801c0da <scalbn+0x72>
 801c0d4:	a11c      	add	r1, pc, #112	; (adr r1, 801c148 <scalbn+0xe0>)
 801c0d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c0da:	a319      	add	r3, pc, #100	; (adr r3, 801c140 <scalbn+0xd8>)
 801c0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0e0:	f7e4 fab2 	bl	8000648 <__aeabi_dmul>
 801c0e4:	e7e6      	b.n	801c0b4 <scalbn+0x4c>
 801c0e6:	1872      	adds	r2, r6, r1
 801c0e8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801c0ec:	428a      	cmp	r2, r1
 801c0ee:	dcec      	bgt.n	801c0ca <scalbn+0x62>
 801c0f0:	2a00      	cmp	r2, #0
 801c0f2:	dd08      	ble.n	801c106 <scalbn+0x9e>
 801c0f4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801c0f8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801c0fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801c100:	ec45 4b10 	vmov	d0, r4, r5
 801c104:	bd70      	pop	{r4, r5, r6, pc}
 801c106:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801c10a:	da08      	bge.n	801c11e <scalbn+0xb6>
 801c10c:	2d00      	cmp	r5, #0
 801c10e:	a10a      	add	r1, pc, #40	; (adr r1, 801c138 <scalbn+0xd0>)
 801c110:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c114:	dac0      	bge.n	801c098 <scalbn+0x30>
 801c116:	a10e      	add	r1, pc, #56	; (adr r1, 801c150 <scalbn+0xe8>)
 801c118:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c11c:	e7bc      	b.n	801c098 <scalbn+0x30>
 801c11e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801c122:	3236      	adds	r2, #54	; 0x36
 801c124:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801c128:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801c12c:	4620      	mov	r0, r4
 801c12e:	4b0c      	ldr	r3, [pc, #48]	; (801c160 <scalbn+0xf8>)
 801c130:	2200      	movs	r2, #0
 801c132:	e7d5      	b.n	801c0e0 <scalbn+0x78>
 801c134:	f3af 8000 	nop.w
 801c138:	c2f8f359 	.word	0xc2f8f359
 801c13c:	01a56e1f 	.word	0x01a56e1f
 801c140:	8800759c 	.word	0x8800759c
 801c144:	7e37e43c 	.word	0x7e37e43c
 801c148:	8800759c 	.word	0x8800759c
 801c14c:	fe37e43c 	.word	0xfe37e43c
 801c150:	c2f8f359 	.word	0xc2f8f359
 801c154:	81a56e1f 	.word	0x81a56e1f
 801c158:	43500000 	.word	0x43500000
 801c15c:	ffff3cb0 	.word	0xffff3cb0
 801c160:	3c900000 	.word	0x3c900000
 801c164:	00000000 	.word	0x00000000

0801c168 <floor>:
 801c168:	ec51 0b10 	vmov	r0, r1, d0
 801c16c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c174:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 801c178:	2e13      	cmp	r6, #19
 801c17a:	ee10 5a10 	vmov	r5, s0
 801c17e:	ee10 8a10 	vmov	r8, s0
 801c182:	460c      	mov	r4, r1
 801c184:	dc31      	bgt.n	801c1ea <floor+0x82>
 801c186:	2e00      	cmp	r6, #0
 801c188:	da14      	bge.n	801c1b4 <floor+0x4c>
 801c18a:	a333      	add	r3, pc, #204	; (adr r3, 801c258 <floor+0xf0>)
 801c18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c190:	f7e4 f8a4 	bl	80002dc <__adddf3>
 801c194:	2200      	movs	r2, #0
 801c196:	2300      	movs	r3, #0
 801c198:	f7e4 fce6 	bl	8000b68 <__aeabi_dcmpgt>
 801c19c:	b138      	cbz	r0, 801c1ae <floor+0x46>
 801c19e:	2c00      	cmp	r4, #0
 801c1a0:	da53      	bge.n	801c24a <floor+0xe2>
 801c1a2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 801c1a6:	4325      	orrs	r5, r4
 801c1a8:	d052      	beq.n	801c250 <floor+0xe8>
 801c1aa:	4c2d      	ldr	r4, [pc, #180]	; (801c260 <floor+0xf8>)
 801c1ac:	2500      	movs	r5, #0
 801c1ae:	4621      	mov	r1, r4
 801c1b0:	4628      	mov	r0, r5
 801c1b2:	e024      	b.n	801c1fe <floor+0x96>
 801c1b4:	4f2b      	ldr	r7, [pc, #172]	; (801c264 <floor+0xfc>)
 801c1b6:	4137      	asrs	r7, r6
 801c1b8:	ea01 0307 	and.w	r3, r1, r7
 801c1bc:	4303      	orrs	r3, r0
 801c1be:	d01e      	beq.n	801c1fe <floor+0x96>
 801c1c0:	a325      	add	r3, pc, #148	; (adr r3, 801c258 <floor+0xf0>)
 801c1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c1c6:	f7e4 f889 	bl	80002dc <__adddf3>
 801c1ca:	2200      	movs	r2, #0
 801c1cc:	2300      	movs	r3, #0
 801c1ce:	f7e4 fccb 	bl	8000b68 <__aeabi_dcmpgt>
 801c1d2:	2800      	cmp	r0, #0
 801c1d4:	d0eb      	beq.n	801c1ae <floor+0x46>
 801c1d6:	2c00      	cmp	r4, #0
 801c1d8:	bfbe      	ittt	lt
 801c1da:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801c1de:	4133      	asrlt	r3, r6
 801c1e0:	18e4      	addlt	r4, r4, r3
 801c1e2:	ea24 0407 	bic.w	r4, r4, r7
 801c1e6:	2500      	movs	r5, #0
 801c1e8:	e7e1      	b.n	801c1ae <floor+0x46>
 801c1ea:	2e33      	cmp	r6, #51	; 0x33
 801c1ec:	dd0b      	ble.n	801c206 <floor+0x9e>
 801c1ee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801c1f2:	d104      	bne.n	801c1fe <floor+0x96>
 801c1f4:	ee10 2a10 	vmov	r2, s0
 801c1f8:	460b      	mov	r3, r1
 801c1fa:	f7e4 f86f 	bl	80002dc <__adddf3>
 801c1fe:	ec41 0b10 	vmov	d0, r0, r1
 801c202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c206:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 801c20a:	f04f 37ff 	mov.w	r7, #4294967295
 801c20e:	40df      	lsrs	r7, r3
 801c210:	4238      	tst	r0, r7
 801c212:	d0f4      	beq.n	801c1fe <floor+0x96>
 801c214:	a310      	add	r3, pc, #64	; (adr r3, 801c258 <floor+0xf0>)
 801c216:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c21a:	f7e4 f85f 	bl	80002dc <__adddf3>
 801c21e:	2200      	movs	r2, #0
 801c220:	2300      	movs	r3, #0
 801c222:	f7e4 fca1 	bl	8000b68 <__aeabi_dcmpgt>
 801c226:	2800      	cmp	r0, #0
 801c228:	d0c1      	beq.n	801c1ae <floor+0x46>
 801c22a:	2c00      	cmp	r4, #0
 801c22c:	da0a      	bge.n	801c244 <floor+0xdc>
 801c22e:	2e14      	cmp	r6, #20
 801c230:	d101      	bne.n	801c236 <floor+0xce>
 801c232:	3401      	adds	r4, #1
 801c234:	e006      	b.n	801c244 <floor+0xdc>
 801c236:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801c23a:	2301      	movs	r3, #1
 801c23c:	40b3      	lsls	r3, r6
 801c23e:	441d      	add	r5, r3
 801c240:	45a8      	cmp	r8, r5
 801c242:	d8f6      	bhi.n	801c232 <floor+0xca>
 801c244:	ea25 0507 	bic.w	r5, r5, r7
 801c248:	e7b1      	b.n	801c1ae <floor+0x46>
 801c24a:	2500      	movs	r5, #0
 801c24c:	462c      	mov	r4, r5
 801c24e:	e7ae      	b.n	801c1ae <floor+0x46>
 801c250:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801c254:	e7ab      	b.n	801c1ae <floor+0x46>
 801c256:	bf00      	nop
 801c258:	8800759c 	.word	0x8800759c
 801c25c:	7e37e43c 	.word	0x7e37e43c
 801c260:	bff00000 	.word	0xbff00000
 801c264:	000fffff 	.word	0x000fffff

0801c268 <_init>:
 801c268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c26a:	bf00      	nop
 801c26c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c26e:	bc08      	pop	{r3}
 801c270:	469e      	mov	lr, r3
 801c272:	4770      	bx	lr

0801c274 <_fini>:
 801c274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c276:	bf00      	nop
 801c278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c27a:	bc08      	pop	{r3}
 801c27c:	469e      	mov	lr, r3
 801c27e:	4770      	bx	lr
