<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH v3] add the driver for Analog Devices Blackfin on-chip CAN	controllers
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v3%5D%20add%20the%20driver%20for%20Analog%20Devices%20Blackfin%20on-chip%20CAN%0A%09controllers&In-Reply-To=%3C3c17e3570912100214k4b3eb038u1108c82bfa346389%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003622.html">
   <LINK REL="Next"  HREF="003627.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH v3] add the driver for Analog Devices Blackfin on-chip CAN	controllers</H1>
    <B>Barry Song</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v3%5D%20add%20the%20driver%20for%20Analog%20Devices%20Blackfin%20on-chip%20CAN%0A%09controllers&In-Reply-To=%3C3c17e3570912100214k4b3eb038u1108c82bfa346389%40mail.gmail.com%3E"
       TITLE="[PATCH v3] add the driver for Analog Devices Blackfin on-chip CAN	controllers">21cnbao at gmail.com
       </A><BR>
    <I>Thu Dec 10 11:14:24 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="003622.html">[PATCH v3] add the driver for Analog Devices Blackfin on-chip	CAN controllers
</A></li>
        <LI>Next message: <A HREF="003627.html">[PATCH v3] add the driver for Analog Devices Blackfin on-chip	CAN controllers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3625">[ date ]</a>
              <a href="thread.html#3625">[ thread ]</a>
              <a href="subject.html#3625">[ subject ]</a>
              <a href="author.html#3625">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Thu, Dec 10, 2009 at 5:11 PM, Wolfgang Grandegger &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">wg at grandegger.com</A>&gt; wrote:
&gt;<i> Barry Song wrote:
</I>&gt;&gt;<i> Signed-off-by: Barry Song &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">21cnbao at gmail.com</A>&gt;
</I>&gt;&gt;<i> Signed-off-by: H.J. Oertel &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">oe at port.de</A>&gt;
</I>&gt;&gt;<i> ---
</I>&gt;&gt;<i> &#160;-v3: use structures to describe the layout of registers
</I>&gt;<i>
</I>&gt;<i> Wow, that was quick, thanks for your effort and patience.
</I>&gt;<i>
</I>&gt;<i> Please use checkpath.pl to detect the obvious coding style problems,
</I>&gt;<i> especially the &quot;WARNING: line over 80 characters&quot;.
</I>&gt;<i>
</I>&gt;<i> I also think the declaration of reg should have the __iomem as well:
</I>&gt;<i>
</I>&gt;<i> &#160; &#160; &#160; &#160;struct bfin_can_regs __iomem *reg = priv-&gt;membase;
</I>&gt;<i>
</I>&gt;&gt;<i> &#160;drivers/net/can/Kconfig &#160; &#160;| &#160; &#160;9 +
</I>&gt;&gt;<i> &#160;drivers/net/can/Makefile &#160; | &#160; &#160;1 +
</I>&gt;&gt;<i> &#160;drivers/net/can/bfin_can.c | &#160;836 ++++++++++++++++++++++++++++++++++++++++++++
</I>&gt;&gt;<i> &#160;3 files changed, 846 insertions(+), 0 deletions(-)
</I>&gt;&gt;<i> &#160;create mode 100644 drivers/net/can/bfin_can.c
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
</I>&gt;&gt;<i> index bb803fa..8c485aa 100644
</I>&gt;&gt;<i> --- a/drivers/net/can/Kconfig
</I>&gt;&gt;<i> +++ b/drivers/net/can/Kconfig
</I>&gt;&gt;<i> @@ -54,6 +54,15 @@ config CAN_MCP251X
</I>&gt;&gt;<i> &#160; &#160; &#160; ---help---
</I>&gt;&gt;<i> &#160; &#160; &#160; &#160; Driver for the Microchip MCP251x SPI CAN controllers.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> +config CAN_BFIN
</I>&gt;&gt;<i> + &#160; &#160; depends on CAN_DEV &amp;&amp; (BF534 || BF536 || BF537 || BF538 || BF539 || BF54x)
</I>&gt;&gt;<i> + &#160; &#160; tristate &quot;Analog Devices Blackfin on-chip CAN&quot;
</I>&gt;&gt;<i> + &#160; &#160; ---help---
</I>&gt;&gt;<i> + &#160; &#160; &#160; Driver for the Analog Devices Blackfin on-chip CAN controllers
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; &#160; To compile this driver as a module, choose M here: the
</I>&gt;&gt;<i> + &#160; &#160; &#160; module will be called bfin_can.
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> &#160;source &quot;drivers/net/can/mscan/Kconfig&quot;
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> &#160;source &quot;drivers/net/can/sja1000/Kconfig&quot;
</I>&gt;&gt;<i> diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
</I>&gt;&gt;<i> index 56899fe..7a702f2 100644
</I>&gt;&gt;<i> --- a/drivers/net/can/Makefile
</I>&gt;&gt;<i> +++ b/drivers/net/can/Makefile
</I>&gt;&gt;<i> @@ -14,5 +14,6 @@ obj-$(CONFIG_CAN_MSCAN) &#160; &#160; &#160; &#160; &#160; &#160; += mscan/
</I>&gt;&gt;<i> &#160;obj-$(CONFIG_CAN_AT91) &#160; &#160; &#160; &#160; &#160; &#160; &#160; += at91_can.o
</I>&gt;&gt;<i> &#160;obj-$(CONFIG_CAN_TI_HECC) &#160; &#160;+= ti_hecc.o
</I>&gt;&gt;<i> &#160;obj-$(CONFIG_CAN_MCP251X) &#160; &#160;+= mcp251x.o
</I>&gt;&gt;<i> +obj-$(CONFIG_CAN_BFIN) &#160; &#160; &#160; &#160; &#160; &#160; &#160; += bfin_can.o
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> &#160;ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
</I>&gt;&gt;<i> diff --git a/drivers/net/can/bfin_can.c b/drivers/net/can/bfin_can.c
</I>&gt;&gt;<i> new file mode 100644
</I>&gt;&gt;<i> index 0000000..b94169d
</I>&gt;&gt;<i> --- /dev/null
</I>&gt;&gt;<i> +++ b/drivers/net/can/bfin_can.c
</I>&gt;&gt;<i> @@ -0,0 +1,836 @@
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * Blackfin On-Chip CAN Driver
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Copyright 2004-2009 Analog Devices Inc.
</I>&gt;<i>
</I>&gt;<i> Consider adding your copyright here, with a name and address.
</I>&gt;<i>
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Enter bugs at <A HREF="http://blackfin.uclinux.org/">http://blackfin.uclinux.org/</A>
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Licensed under the GPL-2 or later.
</I>&gt;<i>
</I>&gt;<i> Please add the usual &quot;GPL-2 or later&quot; bla-bla here.
</I>Here I am not completely sure. But I am sure I am using the head file
template of ADI which has been used widely in kernel and should be
right.
&gt;<i>
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;linux/module.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/init.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/kernel.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/types.h&gt;
</I>&gt;<i>
</I>&gt;<i> I think you don't need &quot;types.h&quot; as the code no longer uses &quot;uint*_t&quot;.
</I>&gt;<i>
</I>&gt;&gt;<i> +#include &lt;linux/bitops.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/interrupt.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/errno.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/netdevice.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/skbuff.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/platform_device.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;linux/can.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can/dev.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can/error.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;asm/portmux.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define DRV_NAME &quot;bfin_can&quot;
</I>&gt;&gt;<i> +#define BFIN_CAN_TIMEOUT 100
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * transmit and receive channels
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +#define TRANSMIT_CHL &#160; &#160; &#160; &#160; 24
</I>&gt;&gt;<i> +#define RECEIVE_STD_CHL &#160; &#160; &#160;0
</I>&gt;&gt;<i> +#define RECEIVE_EXT_CHL &#160; &#160; &#160;4
</I>&gt;&gt;<i> +#define RECEIVE_RTR_CHL &#160; &#160; &#160;8
</I>&gt;&gt;<i> +#define RECEIVE_EXT_RTR_CHL &#160;12
</I>&gt;&gt;<i> +#define MAX_CHL_NUMBER &#160; &#160; &#160; &#160; 32
</I>&gt;<i>
</I>&gt;<i> The alignment of the numbers is inconsistant.
</I>&gt;<i>
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * bfin can registers layout
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +struct bfin_can_mask_regs {
</I>&gt;&gt;<i> + &#160; &#160; u16 aml;
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy1;
</I>&gt;&gt;<i> + &#160; &#160; u16 amh;
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy2;
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +struct bfin_can_channel_regs {
</I>&gt;&gt;<i> + &#160; &#160; u16 data[8];
</I>&gt;&gt;<i> + &#160; &#160; u16 dlc;
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy1;
</I>&gt;&gt;<i> + &#160; &#160; u16 tsv;
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy2;
</I>&gt;&gt;<i> + &#160; &#160; u16 id0;
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy3;
</I>&gt;&gt;<i> + &#160; &#160; u16 id1;
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy4;
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +struct bfin_can_regs {
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* global control and status registers
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; u16 mc1; &#160; &#160; &#160; &#160; &#160; /* offset 0 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy1;
</I>&gt;&gt;<i> + &#160; &#160; u16 md1; &#160; &#160; &#160; &#160; &#160; /* offset 4 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv1[13];
</I>&gt;&gt;<i> + &#160; &#160; u16 mbtif1; &#160; &#160; &#160; &#160;/* offset 0x20 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy2;
</I>&gt;&gt;<i> + &#160; &#160; u16 mbrif1; &#160; &#160; &#160; &#160;/* offset 0x24 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy3;
</I>&gt;&gt;<i> + &#160; &#160; u16 mbim1; &#160; &#160; &#160; &#160; /* offset 0x28 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv2[11];
</I>&gt;<i>
</I>&gt;<i> Ditto.
</I>&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; u16 mc2; &#160; &#160; &#160; &#160; &#160;/* offset 0x40 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy4;
</I>&gt;&gt;<i> + &#160; &#160; u16 md2; &#160; &#160; &#160; &#160; &#160;/* offset 0x44 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy5;
</I>&gt;&gt;<i> + &#160; &#160; u16 trs2; &#160; &#160; &#160; &#160; /* offset 0x48 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv3[11];
</I>&gt;&gt;<i> + &#160; &#160; u16 mbtif2; &#160; &#160; &#160; /* offset 0x60 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy6;
</I>&gt;&gt;<i> + &#160; &#160; u16 mbrif2; &#160; &#160; &#160; /* offset 0x64 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy7;
</I>&gt;&gt;<i> + &#160; &#160; u16 mbim2; &#160; &#160; &#160; &#160;/* offset 0x68 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv4[11];
</I>&gt;&gt;<i> + &#160; &#160; u16 clk; &#160; &#160; &#160; &#160; &#160;/* offset 0x80 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy8;
</I>&gt;&gt;<i> + &#160; &#160; u16 timing; &#160; &#160; &#160; /* offset 0x84 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv5[3];
</I>&gt;&gt;<i> + &#160; &#160; u16 status; &#160; &#160; &#160; /* offset 0x8c */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy9;
</I>&gt;&gt;<i> + &#160; &#160; u16 cec; &#160; &#160; &#160; &#160; &#160;/* offset 0x90 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy10;
</I>&gt;&gt;<i> + &#160; &#160; u16 gis; &#160; &#160; &#160; &#160; &#160;/* offset 0x94 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy11;
</I>&gt;&gt;<i> + &#160; &#160; u16 gim; &#160; &#160; &#160; &#160; &#160;/* offset 0x98 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv6[3];
</I>&gt;&gt;<i> + &#160; &#160; u16 ctrl; &#160; &#160; &#160; &#160; /* offset 0xa0 */
</I>&gt;&gt;<i> + &#160; &#160; u16 dummy12;
</I>&gt;&gt;<i> + &#160; &#160; u16 intr; &#160; &#160; &#160; &#160; /* offset 0xa4 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv7[7];
</I>&gt;&gt;<i> + &#160; &#160; u16 esr; &#160; &#160; &#160; &#160; &#160;/* offset 0xb4 */
</I>&gt;&gt;<i> + &#160; &#160; u16 rsv8[37];
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* channel(mailbox) mask and message registers
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_mask_regs &#160; &#160;msk[MAX_CHL_NUMBER]; /* offset 0x100 */
</I>&gt;<i>
</I>&gt;<i> Don't align &quot;msk&quot;, please.
</I>&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_channel_regs chl[MAX_CHL_NUMBER]; /* offset 0x200 */
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * bfin can private data
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +struct bfin_can_priv {
</I>&gt;&gt;<i> + &#160; &#160; struct can_priv can; &#160; &#160;/* must be the first member */
</I>&gt;&gt;<i> + &#160; &#160; struct net_device *dev;
</I>&gt;&gt;<i> + &#160; &#160; void __iomem *membase;
</I>&gt;&gt;<i> + &#160; &#160; int rx_irq;
</I>&gt;&gt;<i> + &#160; &#160; int tx_irq;
</I>&gt;&gt;<i> + &#160; &#160; int err_irq;
</I>&gt;&gt;<i> + &#160; &#160; unsigned short *pin_list;
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * bfin can timing parameters
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +static struct can_bittiming_const bfin_can_bittiming_const = {
</I>&gt;&gt;<i> + &#160; &#160; .name = DRV_NAME,
</I>&gt;&gt;<i> + &#160; &#160; .tseg1_min = 1,
</I>&gt;&gt;<i> + &#160; &#160; .tseg1_max = 16,
</I>&gt;&gt;<i> + &#160; &#160; .tseg2_min = 1,
</I>&gt;&gt;<i> + &#160; &#160; .tseg2_max = 8,
</I>&gt;&gt;<i> + &#160; &#160; .sjw_max = 4,
</I>&gt;&gt;<i> + &#160; &#160; /* Although the BRP field can be set to any value, it is recommended
</I>&gt;<i>
</I>&gt;<i> Should be:
</I>&gt;<i>
</I>&gt;<i> &#160; &#160; &#160; &#160;/*
</I>&gt;<i> &#160; &#160; &#160; &#160; * Although the ...
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; &#160;* that the value be greater than or equal to 4, as restrictions
</I>&gt;&gt;<i> + &#160; &#160; &#160;* apply to the bit timing configuration when BRP is less than 4.
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; .brp_min = 4,
</I>&gt;&gt;<i> + &#160; &#160; .brp_max = 1024,
</I>&gt;&gt;<i> + &#160; &#160; .brp_inc = 1,
</I>&gt;&gt;<i> +};
</I>&gt;<i>
</I>&gt;<i> Well, I'm still not a friend of the following inline functions,
</I>&gt;<i> especially the *one-liners* which are called just *once*. With the usage
</I>&gt;<i> of structs they seem even more useless.
</I>&gt;<i>
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * inline functions to read/write ID, data length and payload of CAN frame
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +static inline void bfin_can_write_oid(struct bfin_can_priv *priv, int channel, canid_t id)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew((id &lt;&lt; 2) + AME, &amp;reg-&gt;chl[channel].id1);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void bfin_can_write_oid_rtr(struct bfin_can_priv *priv, int channel, canid_t id)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew((id &lt;&lt; 2) + AME + RTR, &amp;reg-&gt;chl[channel].id1);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline canid_t bfin_can_read_oid(struct bfin_can_priv *priv, int channel)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return (readw(&amp;reg-&gt;chl[channel].id1) &amp; 0x1ffc) &gt;&gt; 2;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void bfin_can_write_xoid(struct bfin_can_priv *priv, int channel, canid_t id)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew(id, &amp;reg-&gt;chl[channel].id0);
</I>&gt;&gt;<i> + &#160; &#160; writew(((id &amp; 0x1FFF0000) &gt;&gt; 16) + IDE + AME, &amp;reg-&gt;chl[channel].id1);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void bfin_can_write_xoid_rtr(struct bfin_can_priv *priv, int channel, canid_t id)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew(id, &amp;reg-&gt;chl[channel].id0);
</I>&gt;&gt;<i> + &#160; &#160; writew(((id &amp; 0x1FFF0000) &gt;&gt; 16) + IDE + AME + RTR, &amp;reg-&gt;chl[channel].id1);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline canid_t bfin_can_read_xoid(struct bfin_can_priv *priv, int channel)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return ((readw(&amp;reg-&gt;chl[channel].id1) &amp; 0x1FFF) &lt;&lt; 16) + readw(&amp;reg-&gt;chl[channel].id0);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void bfin_can_write_dlc(struct bfin_can_priv *priv, int channel, u8 dlc)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew(dlc, &amp;reg-&gt;chl[channel].dlc);
</I>&gt;&gt;<i> +}
</I>&gt;<i>
</I>&gt;<i> Look, &quot;writew(dlc, &amp;reg-&gt;chl[channel].dlc)&quot; makes already pretty clear
</I>&gt;<i> what the call does.
</I>&gt;<i>
</I>&gt;&gt;<i> +static inline u8 bfin_can_read_dlc(struct bfin_can_priv *priv, int channel)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return readw(&amp;reg-&gt;chl[channel].dlc);
</I>&gt;&gt;<i> +}
</I>&gt;<i>
</I>&gt;<i> Ditto.
</I>&gt;<i>
</I>&gt;&gt;<i> +static inline void bfin_can_write_data(struct bfin_can_priv *priv, int channel, u8 *data, u8 dlc)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; int i;
</I>&gt;&gt;<i> + &#160; &#160; u16 val;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; for (i = 0; i &lt; 8; i += 2) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; val = ((7 - i) &lt; dlc ? (data[7 - i]) : 0) +
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; ((6 - i) &lt; dlc ? (data[6 - i] &lt;&lt; 8) : 0);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(val, &amp;reg-&gt;chl[channel].data[i]);
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void bfin_can_read_data(struct bfin_can_priv *priv, int channel, u8 *data, u8 dlc)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; int i;
</I>&gt;&gt;<i> + &#160; &#160; u16 val;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; for (i = 0; i &lt; 8; i += 2) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; val = readw(&amp;reg-&gt;chl[channel].data[i]);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; data[7 - i] = (7 - i) &lt; dlc ? val : 0;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; data[6 - i] = (6 - i) &lt; dlc ? (val &gt;&gt; 8) : 0;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int bfin_can_set_bittiming(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
</I>&gt;&gt;<i> + &#160; &#160; u16 clk, timing;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; clk = bt-&gt;brp - 1;
</I>&gt;&gt;<i> + &#160; &#160; timing = ((bt-&gt;sjw - 1) &lt;&lt; 8) | (bt-&gt;prop_seg + bt-&gt;phase_seg1 - 1) |
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; ((bt-&gt;phase_seg2 - 1) &lt;&lt; 4);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* If the SAM bit is set, the input signal is oversampled three times at the SCLK rate.
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_3_SAMPLES)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; timing |= SAM;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew(clk, &amp;reg-&gt;clk);
</I>&gt;&gt;<i> + &#160; &#160; writew(timing, &amp;reg-&gt;timing);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev_info(dev-&gt;dev.parent, &quot;setting CLOCK=0x%04x TIMING=0x%04x\n&quot;, clk, timing);
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void bfin_can_set_reset_mode(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; int timeout = BFIN_CAN_TIMEOUT;
</I>&gt;&gt;<i> + &#160; &#160; int i;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* disable interrupts */
</I>&gt;&gt;<i> + &#160; &#160; writew(0, &amp;reg-&gt;mbim1);
</I>&gt;&gt;<i> + &#160; &#160; writew(0, &amp;reg-&gt;mbim2);
</I>&gt;&gt;<i> + &#160; &#160; writew(0, &amp;reg-&gt;gim);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* reset can and enter configuration mode */
</I>&gt;&gt;<i> + &#160; &#160; writew(SRS | CCR, &amp;reg-&gt;ctrl);
</I>&gt;&gt;<i> + &#160; &#160; SSYNC();
</I>&gt;&gt;<i> + &#160; &#160; writew(CCR, &amp;reg-&gt;ctrl);
</I>&gt;&gt;<i> + &#160; &#160; SSYNC();
</I>&gt;&gt;<i> + &#160; &#160; while (!(readw(&amp;reg-&gt;ctrl) &amp; CCA)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; udelay(10);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; if (--timeout == 0) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; dev_err(dev-&gt;dev.parent, &quot;fail to enter configuration mode\n&quot;);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; BUG();
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; }
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;<i>
</I>&gt;<i> Isn't using BUG() to harsh here? Using and handling a proper return code
</I>&gt;<i> might already be sufficient.
</I>Due to the hardware design, here timeout will never happen. If it
happens, that means hardware component has crashed.

&gt;<i>
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* All mailbox configurations are marked as inactive
</I>&gt;&gt;<i> + &#160; &#160; &#160;* by writing to CAN Mailbox Configuration Registers 1 and 2
</I>&gt;&gt;<i> + &#160; &#160; &#160;* For all bits: 0 - Mailbox disabled, 1 - Mailbox enabled
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; writew(0, &amp;reg-&gt;mc1);
</I>&gt;&gt;<i> + &#160; &#160; writew(0, &amp;reg-&gt;mc2);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* Set Mailbox Direction */
</I>&gt;&gt;<i> + &#160; &#160; writew(0xFFFF, &amp;reg-&gt;md1); &#160; /* mailbox 1-16 are RX */
</I>&gt;&gt;<i> + &#160; &#160; writew(0, &amp;reg-&gt;md2); &#160; /* mailbox 17-32 are TX */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* RECEIVE_STD_CHL */
</I>&gt;&gt;<i> + &#160; &#160; for (i = 0; i &lt; 2; i++) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0, &amp;reg-&gt;chl[RECEIVE_STD_CHL + i].id0);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(AME, &amp;reg-&gt;chl[RECEIVE_STD_CHL + i].id1);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0, &amp;reg-&gt;chl[RECEIVE_STD_CHL + i].dlc);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0x1FFF, &amp;reg-&gt;msk[RECEIVE_STD_CHL + i].amh);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0xFFFF, &amp;reg-&gt;msk[RECEIVE_STD_CHL + i].aml);
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* RECEIVE_EXT_CHL */
</I>&gt;&gt;<i> + &#160; &#160; for (i = 0; i &lt; 2; i++) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0, &amp;reg-&gt;chl[RECEIVE_EXT_CHL + i].id0);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(AME | IDE, &amp;reg-&gt;chl[RECEIVE_EXT_CHL + i].id1);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0, &amp;reg-&gt;chl[RECEIVE_EXT_CHL + i].dlc);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0x1FFF, &amp;reg-&gt;msk[RECEIVE_EXT_CHL + i].amh);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0xFFFF, &amp;reg-&gt;msk[RECEIVE_EXT_CHL + i].aml);
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew(BIT(TRANSMIT_CHL - 16), &amp;reg-&gt;mc2);
</I>&gt;&gt;<i> + &#160; &#160; writew(BIT(RECEIVE_STD_CHL) + BIT(RECEIVE_EXT_CHL), &amp;reg-&gt;mc1);
</I>&gt;&gt;<i> + &#160; &#160; SSYNC();
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;can.state = CAN_STATE_STOPPED;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void bfin_can_set_normal_mode(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; int timeout = BFIN_CAN_TIMEOUT;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* leave configuration mode
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; writew(readw(&amp;reg-&gt;ctrl) &amp; ~CCR, &amp;reg-&gt;ctrl);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; while (readw(&amp;reg-&gt;status) &amp; CCA) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; udelay(10);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; if (--timeout == 0) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; dev_err(dev-&gt;dev.parent, &quot;fail to leave configuration mode\n&quot;);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; BUG();
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; }
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* clear _All_ &#160;tx and rx interrupts
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; writew(0xFFFF, &amp;reg-&gt;mbtif1);
</I>&gt;&gt;<i> + &#160; &#160; writew(0xFFFF, &amp;reg-&gt;mbtif2);
</I>&gt;&gt;<i> + &#160; &#160; writew(0xFFFF, &amp;reg-&gt;mbrif1);
</I>&gt;&gt;<i> + &#160; &#160; writew(0xFFFF, &amp;reg-&gt;mbrif2);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* clear global interrupt status register
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; writew(0x7FF, &amp;reg-&gt;gis); /* overwrites with '1' */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /*
</I>&gt;&gt;<i> + &#160; &#160; &#160;* Initialize Interrupts
</I>&gt;&gt;<i> + &#160; &#160; &#160;* - set bits in the mailbox interrupt mask register
</I>&gt;&gt;<i> + &#160; &#160; &#160;* - global interrupt mask
</I>&gt;&gt;<i> + &#160; &#160; &#160;*/
</I>&gt;&gt;<i> + &#160; &#160; writew(BIT(RECEIVE_STD_CHL) + BIT(RECEIVE_EXT_CHL), &amp;reg-&gt;mbim1);
</I>&gt;&gt;<i> + &#160; &#160; writew(BIT(TRANSMIT_CHL - 16), &amp;reg-&gt;mbim2);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; writew(EPIM | BOIM | RMLIM, &amp;reg-&gt;gim);
</I>&gt;&gt;<i> + &#160; &#160; SSYNC();
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void bfin_can_start(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* leave reset mode */
</I>&gt;&gt;<i> + &#160; &#160; if (priv-&gt;can.state != CAN_STATE_STOPPED)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_set_reset_mode(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* leave reset mode */
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_set_normal_mode(dev);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int bfin_can_set_mode(struct net_device *dev, enum can_mode mode)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; switch (mode) {
</I>&gt;&gt;<i> + &#160; &#160; case CAN_MODE_START:
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_start(dev);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; if (netif_queue_stopped(dev))
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; netif_wake_queue(dev);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; break;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; default:
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; return -EOPNOTSUPP;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int bfin_can_start_xmit(struct sk_buff *skb, struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; struct can_frame *cf = (struct can_frame *)skb-&gt;data;
</I>&gt;&gt;<i> + &#160; &#160; u8 dlc;
</I>&gt;&gt;<i> + &#160; &#160; canid_t id;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; netif_stop_queue(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dlc = cf-&gt;can_dlc;
</I>&gt;&gt;<i> + &#160; &#160; id = cf-&gt;can_id;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* fill id and data length code */
</I>&gt;&gt;<i> + &#160; &#160; if (id &amp; CAN_EFF_FLAG) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; if (id &amp; CAN_RTR_FLAG)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_write_xoid_rtr(priv, TRANSMIT_CHL, id);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; else
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_write_xoid(priv, TRANSMIT_CHL, id);
</I>&gt;&gt;<i> + &#160; &#160; } else {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; if (id &amp; CAN_RTR_FLAG)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_write_oid_rtr(priv, TRANSMIT_CHL, id);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; else
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_write_oid(priv, TRANSMIT_CHL, id);
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_write_data(priv, TRANSMIT_CHL, cf-&gt;data, dlc);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_write_dlc(priv, TRANSMIT_CHL, dlc);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev-&gt;trans_start = jiffies;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; can_put_echo_skb(skb, dev, 0);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* set transmit request */
</I>&gt;&gt;<i> + &#160; &#160; writew(BIT(TRANSMIT_CHL - 16), &amp;reg-&gt;trs2);
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void bfin_can_rx(struct net_device *dev, u16 isrc)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; struct can_frame *cf;
</I>&gt;&gt;<i> + &#160; &#160; struct sk_buff *skb;
</I>&gt;&gt;<i> + &#160; &#160; canid_t id;
</I>&gt;&gt;<i> + &#160; &#160; u8 dlc;
</I>&gt;&gt;<i> + &#160; &#160; int obj;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; skb = alloc_can_skb(dev, &amp;cf);
</I>&gt;&gt;<i> + &#160; &#160; if (skb == NULL)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; return;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* get id and data length code */
</I>&gt;&gt;<i> + &#160; &#160; if (isrc &amp; BIT(RECEIVE_EXT_CHL)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* extended frame format (EFF) */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; id = bfin_can_read_xoid(priv, RECEIVE_EXT_CHL);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; id |= CAN_EFF_FLAG;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; obj = RECEIVE_EXT_CHL;
</I>&gt;&gt;<i> + &#160; &#160; } else {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* standard frame format (SFF) */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; id = bfin_can_read_oid(priv, RECEIVE_STD_CHL);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; obj = RECEIVE_STD_CHL;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> + &#160; &#160; if (readw(&amp;reg-&gt;chl[obj].id1) &amp; RTR)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; id |= CAN_RTR_FLAG;
</I>&gt;&gt;<i> + &#160; &#160; dlc = bfin_can_read_dlc(priv, obj);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; cf-&gt;can_id = id;
</I>&gt;&gt;<i> + &#160; &#160; cf-&gt;can_dlc = dlc;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_read_data(priv, obj, cf-&gt;data, dlc);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; netif_rx(skb);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; stats-&gt;rx_packets++;
</I>&gt;&gt;<i> + &#160; &#160; stats-&gt;rx_bytes += dlc;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int bfin_can_err(struct net_device *dev, u16 isrc, u16 status)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;&gt;<i> + &#160; &#160; struct can_frame *cf;
</I>&gt;&gt;<i> + &#160; &#160; struct sk_buff *skb;
</I>&gt;&gt;<i> + &#160; &#160; enum can_state state = priv-&gt;can.state;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; skb = alloc_can_err_skb(dev, &amp;cf);
</I>&gt;&gt;<i> + &#160; &#160; if (skb == NULL)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; return -ENOMEM;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (isrc &amp; RMLIS) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* data overrun interrupt */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; dev_dbg(dev-&gt;dev.parent, &quot;data overrun interrupt\n&quot;);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;data[1] = CAN_ERR_CRTL_RX_OVERFLOW;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; stats-&gt;rx_over_errors++;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; stats-&gt;rx_errors++;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (isrc &amp; BOIS) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; dev_dbg(dev-&gt;dev.parent, &quot;bus-off mode interrupt\n&quot;);
</I>&gt;&gt;<i> +
</I>&gt;<i>
</I>&gt;<i> Empty line?
</I>&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; state = CAN_STATE_BUS_OFF;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;can_id |= CAN_ERR_BUSOFF;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; can_bus_off(dev);
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (isrc &amp; EPIS) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* error passive interrupt */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; dev_dbg(dev-&gt;dev.parent, &quot;error passive interrupt\n&quot;);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if ((isrc &amp; EWTIS) || (isrc &amp; EWRIS)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; dev_dbg(dev-&gt;dev.parent, &quot;Error Warning Transmit/Receive Interrupt\n&quot;);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; state = CAN_STATE_ERROR_WARNING;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (state != priv-&gt;can.state &amp;&amp; (state == CAN_STATE_ERROR_WARNING ||
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; state == CAN_STATE_ERROR_PASSIVE)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; u16 cec = readw(&amp;reg-&gt;cec);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; u8 rxerr = cec;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; u8 txerr = cec &gt;&gt; 8;
</I>&gt;<i>
</I>&gt;<i> Add an empty line here, please.
</I>&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; if (state == CAN_STATE_ERROR_WARNING) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; priv-&gt;can.can_stats.error_warning++;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;data[1] = (txerr &gt; rxerr) ?
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; CAN_ERR_CRTL_TX_WARNING :
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; CAN_ERR_CRTL_RX_WARNING;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; } else {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; priv-&gt;can.can_stats.error_passive++;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;data[1] = (txerr &gt; rxerr) ?
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; CAN_ERR_CRTL_TX_PASSIVE :
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; CAN_ERR_CRTL_RX_PASSIVE;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; }
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (status) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; priv-&gt;can.can_stats.bus_error++;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; if (status &amp; BEF)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;data[2] |= CAN_ERR_PROT_BIT;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; else if (status &amp; FER)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;data[2] |= CAN_ERR_PROT_FORM;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; else if (status &amp; SER)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;data[2] |= CAN_ERR_PROT_STUFF;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; else
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; cf-&gt;data[2] |= CAN_ERR_PROT_UNSPEC;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;<i>
</I>&gt;<i> Add {} here as well.
</I>{} will cause checkpatch warning if it is given to only one line.

&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;can.state = state;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; netif_rx(skb);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; stats-&gt;rx_packets++;
</I>&gt;&gt;<i> + &#160; &#160; stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +irqreturn_t bfin_can_interrupt(int irq, void *dev_id)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct net_device *dev = dev_id;
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;&gt;<i> + &#160; &#160; u16 status, isrc;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if ((irq == priv-&gt;tx_irq) &amp;&amp; readw(&amp;reg-&gt;mbtif2)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* transmission complete interrupt */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0xFFFF, &amp;reg-&gt;mbtif2);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; stats-&gt;tx_packets++;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; stats-&gt;tx_bytes += bfin_can_read_dlc(priv, TRANSMIT_CHL);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; can_get_echo_skb(dev, 0);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; netif_wake_queue(dev);
</I>&gt;&gt;<i> + &#160; &#160; } else if ((irq == priv-&gt;rx_irq) &amp;&amp; readw(&amp;reg-&gt;mbrif1)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* receive interrupt */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; isrc = readw(&amp;reg-&gt;mbrif1);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0xFFFF, &amp;reg-&gt;mbrif1);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_rx(dev, isrc);
</I>&gt;&gt;<i> + &#160; &#160; } else if ((irq == priv-&gt;err_irq) &amp;&amp; readw(&amp;reg-&gt;gis)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* error interrupt */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; isrc = readw(&amp;reg-&gt;gis);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; status = readw(&amp;reg-&gt;esr);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0x7FF, &amp;reg-&gt;gis);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; bfin_can_err(dev, isrc, status);
</I>&gt;&gt;<i> + &#160; &#160; } else
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; return IRQ_NONE;
</I>&gt;<i>
</I>&gt;<i> Use {} here as well.
</I>{} will cause checkpatch warning if it is given to only one line.
&gt;<i>
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return IRQ_HANDLED;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int bfin_can_open(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; int err;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* set chip into reset mode */
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_set_reset_mode(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* common open */
</I>&gt;&gt;<i> + &#160; &#160; err = open_candev(dev);
</I>&gt;&gt;<i> + &#160; &#160; if (err)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; return err;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* init and start chi */
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_start(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; netif_start_queue(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int bfin_can_close(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; netif_stop_queue(dev);
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_set_reset_mode(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; close_candev(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +struct net_device *alloc_bfin_candev(void)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct net_device *dev;
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev = alloc_candev(sizeof(*priv));
</I>&gt;&gt;<i> + &#160; &#160; if (!dev)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; return NULL;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; priv = netdev_priv(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;dev = dev;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;can.bittiming_const = &amp;bfin_can_bittiming_const;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;can.do_set_bittiming = bfin_can_set_bittiming;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;can.do_set_mode = bfin_can_set_mode;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return dev;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static const struct net_device_ops bfin_can_netdev_ops = {
</I>&gt;&gt;<i> + &#160; &#160; .ndo_open &#160; &#160; &#160; &#160; &#160; &#160; &#160; = bfin_can_open,
</I>&gt;&gt;<i> + &#160; &#160; .ndo_stop &#160; &#160; &#160; &#160; &#160; &#160; &#160; = bfin_can_close,
</I>&gt;&gt;<i> + &#160; &#160; .ndo_start_xmit &#160; &#160; &#160; &#160; = bfin_can_start_xmit,
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int __devinit bfin_can_probe(struct platform_device *pdev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; int err;
</I>&gt;&gt;<i> + &#160; &#160; struct net_device *dev;
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv;
</I>&gt;&gt;<i> + &#160; &#160; struct resource *res_mem, *rx_irq, *tx_irq, *err_irq;
</I>&gt;&gt;<i> + &#160; &#160; unsigned short *pdata;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; pdata = pdev-&gt;dev.platform_data;
</I>&gt;&gt;<i> + &#160; &#160; if (!pdata) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; dev_err(&amp;pdev-&gt;dev, &quot;No platform data provided!\n&quot;);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; err = -EINVAL;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;&gt;<i> + &#160; &#160; rx_irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
</I>&gt;&gt;<i> + &#160; &#160; tx_irq = platform_get_resource(pdev, IORESOURCE_IRQ, 1);
</I>&gt;&gt;<i> + &#160; &#160; err_irq = platform_get_resource(pdev, IORESOURCE_IRQ, 2);
</I>&gt;&gt;<i> + &#160; &#160; if (!res_mem || !rx_irq || !tx_irq || !err_irq) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; err = -EINVAL;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (!request_mem_region(res_mem-&gt;start, resource_size(res_mem),
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; dev_name(&amp;pdev-&gt;dev))) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; err = -EBUSY;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* request peripheral pins */
</I>&gt;&gt;<i> + &#160; &#160; err = peripheral_request_list(pdata, dev_name(&amp;pdev-&gt;dev));
</I>&gt;&gt;<i> + &#160; &#160; if (err)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit_mem_release;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev = alloc_bfin_candev();
</I>&gt;&gt;<i> + &#160; &#160; if (!dev) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; err = -ENOMEM;
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit_peri_pin_free;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; /* register interrupt handler */
</I>&gt;&gt;<i> + &#160; &#160; err = request_irq(rx_irq-&gt;start, &amp;bfin_can_interrupt, 0,
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &quot;bfin-can-rx&quot;, (void *)dev);
</I>&gt;&gt;<i> + &#160; &#160; if (err)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit_candev_free;
</I>&gt;&gt;<i> + &#160; &#160; err = request_irq(tx_irq-&gt;start, &amp;bfin_can_interrupt, 0,
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &quot;bfin-can-tx&quot;, (void *)dev);
</I>&gt;&gt;<i> + &#160; &#160; if (err)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit_rx_irq_free;
</I>&gt;&gt;<i> + &#160; &#160; err = request_irq(err_irq-&gt;start, &amp;bfin_can_interrupt, 0,
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &quot;bfin-can-err&quot;, (void *)dev);
</I>&gt;&gt;<i> + &#160; &#160; if (err)
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit_tx_irq_free;
</I>&gt;<i>
</I>&gt;<i> If possible, please request/free IRQs in the open and stop functions.
</I>&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;membase = (void __iomem *)res_mem-&gt;start;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;rx_irq = rx_irq-&gt;start;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;tx_irq = tx_irq-&gt;start;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;err_irq = err_irq-&gt;start;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;pin_list = pdata;
</I>&gt;&gt;<i> + &#160; &#160; priv-&gt;can.clock.freq = get_sclk();
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev_set_drvdata(&amp;pdev-&gt;dev, dev);
</I>&gt;&gt;<i> + &#160; &#160; SET_NETDEV_DEV(dev, &amp;pdev-&gt;dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev-&gt;flags |= IFF_ECHO; /* we support local echo */
</I>&gt;&gt;<i> + &#160; &#160; dev-&gt;netdev_ops = &amp;bfin_can_netdev_ops;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_set_reset_mode(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; err = register_candev(dev);
</I>&gt;&gt;<i> + &#160; &#160; if (err) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; dev_err(&amp;pdev-&gt;dev, &quot;registering failed (err=%d)\n&quot;, err);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; goto exit_err_irq_free;
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev_info(&amp;pdev-&gt;dev, &quot;%s device registered (reg_base=%p, rx_irq=%d, tx_irq=%d, err_irq=%d, sclk=%d)\n&quot;,
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; DRV_NAME, (void *)priv-&gt;membase, priv-&gt;rx_irq, priv-&gt;tx_irq, priv-&gt;err_irq,
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; priv-&gt;can.clock.freq);
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +exit_err_irq_free:
</I>&gt;&gt;<i> + &#160; &#160; free_irq(err_irq-&gt;start, dev);
</I>&gt;&gt;<i> +exit_tx_irq_free:
</I>&gt;&gt;<i> + &#160; &#160; free_irq(tx_irq-&gt;start, dev);
</I>&gt;&gt;<i> +exit_rx_irq_free:
</I>&gt;&gt;<i> + &#160; &#160; free_irq(rx_irq-&gt;start, dev);
</I>&gt;&gt;<i> +exit_candev_free:
</I>&gt;&gt;<i> + &#160; &#160; free_candev(dev);
</I>&gt;&gt;<i> +exit_peri_pin_free:
</I>&gt;&gt;<i> + &#160; &#160; peripheral_free_list(pdata);
</I>&gt;&gt;<i> +exit_mem_release:
</I>&gt;&gt;<i> + &#160; &#160; release_mem_region(res_mem-&gt;start, resource_size(res_mem));
</I>&gt;&gt;<i> +exit:
</I>&gt;&gt;<i> + &#160; &#160; return err;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int __devexit bfin_can_remove(struct platform_device *pdev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct net_device *dev = dev_get_drvdata(&amp;pdev-&gt;dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct resource *res;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; bfin_can_set_reset_mode(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; unregister_candev(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; dev_set_drvdata(&amp;pdev-&gt;dev, NULL);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;&gt;<i> + &#160; &#160; release_mem_region(res-&gt;start, resource_size(res));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; free_irq(priv-&gt;rx_irq, dev);
</I>&gt;&gt;<i> + &#160; &#160; free_irq(priv-&gt;tx_irq, dev);
</I>&gt;&gt;<i> + &#160; &#160; free_irq(priv-&gt;err_irq, dev);
</I>&gt;&gt;<i> + &#160; &#160; peripheral_free_list(priv-&gt;pin_list);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; free_candev(dev);
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#ifdef CONFIG_PM
</I>&gt;&gt;<i> +static int bfin_can_suspend(struct platform_device *pdev, pm_message_t mesg)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct net_device *dev = dev_get_drvdata(&amp;pdev-&gt;dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> + &#160; &#160; int timeout = BFIN_CAN_TIMEOUT;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (netif_running(dev)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* enter sleep mode */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(readw(&amp;reg-&gt;ctrl) | SMR, &amp;reg-&gt;ctrl);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; SSYNC();
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; while (!(readw(&amp;reg-&gt;intr) &amp; SMACK)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; udelay(10);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; if (--timeout == 0) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; dev_err(dev-&gt;dev.parent, &quot;fail to enter sleep mode\n&quot;);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; BUG();
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; }
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; }
</I>&gt;<i>
</I>&gt;<i> It's already the third time that this timeout check is used. A common
</I>&gt;<i> function would make sense.
</I>Every time, the check condition is different and print information
will change. It is ugly to define only one function.
&gt;<i>
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int bfin_can_resume(struct platform_device *pdev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; struct net_device *dev = dev_get_drvdata(&amp;pdev-&gt;dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> + &#160; &#160; struct bfin_can_regs *reg = priv-&gt;membase;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; if (netif_running(dev)) {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; /* leave sleep mode */
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; writew(0, &amp;reg-&gt;intr);
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; SSYNC();
</I>&gt;&gt;<i> + &#160; &#160; }
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + &#160; &#160; return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +#else
</I>&gt;&gt;<i> +#define bfin_can_suspend NULL
</I>&gt;&gt;<i> +#define bfin_can_resume NULL
</I>&gt;&gt;<i> +#endif &#160; &#160; &#160; /* CONFIG_PM */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static struct platform_driver bfin_can_driver = {
</I>&gt;&gt;<i> + &#160; &#160; .probe = bfin_can_probe,
</I>&gt;&gt;<i> + &#160; &#160; .remove = __devexit_p(bfin_can_remove),
</I>&gt;&gt;<i> + &#160; &#160; .suspend = bfin_can_suspend,
</I>&gt;&gt;<i> + &#160; &#160; .resume = bfin_can_resume,
</I>&gt;&gt;<i> + &#160; &#160; .driver = {
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; .name = DRV_NAME,
</I>&gt;&gt;<i> + &#160; &#160; &#160; &#160; &#160; &#160; .owner = THIS_MODULE,
</I>&gt;&gt;<i> + &#160; &#160; },
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int __init bfin_can_init(void)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; return platform_driver_register(&amp;bfin_can_driver);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;<i>
</I>&gt;<i> Remove empty line above, please.
</I>&gt;<i>
</I>&gt;&gt;<i> +module_init(bfin_can_init);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void __exit bfin_can_exit(void)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> + &#160; &#160; platform_driver_unregister(&amp;bfin_can_driver);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;<i>
</I>&gt;<i> Ditto.
</I>&gt;<i>
</I>&gt;&gt;<i> +module_exit(bfin_can_exit);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +MODULE_AUTHOR(&quot;Barry Song &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">21cnbao at gmail.com</A>&gt;&quot;);
</I>&gt;&gt;<i> +MODULE_LICENSE(&quot;GPL&quot;);
</I>&gt;&gt;<i> +MODULE_DESCRIPTION(&quot;Blackfin on-chip CAN netdevice driver&quot;);
</I>&gt;<i>
</I>&gt;<i> Wolfgang.
</I>&gt;<i>
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003622.html">[PATCH v3] add the driver for Analog Devices Blackfin on-chip	CAN controllers
</A></li>
	<LI>Next message: <A HREF="003627.html">[PATCH v3] add the driver for Analog Devices Blackfin on-chip	CAN controllers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3625">[ date ]</a>
              <a href="thread.html#3625">[ thread ]</a>
              <a href="subject.html#3625">[ subject ]</a>
              <a href="author.html#3625">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
