
H725-Second-Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef40  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  0800f210  0800f210  00010210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f6bc  0800f6bc  000106bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f6c4  0800f6c4  000106c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f6c8  0800f6c8  000106c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800f6cc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000075c  240001d8  0800f8a4  000111d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000a04  24000934  0800f8a4  00011934  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021ff6  00000000  00000000  00011206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003e4e  00000000  00000000  000331fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001858  00000000  00000000  00037050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000012d7  00000000  00000000  000388a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000606c  00000000  00000000  00039b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002272f  00000000  00000000  0003fbeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e46a  00000000  00000000  0006231a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c0784  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000762c  00000000  00000000  001c07c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  001c7df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001d8 	.word	0x240001d8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800f1f8 	.word	0x0800f1f8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001dc 	.word	0x240001dc
 800030c:	0800f1f8 	.word	0x0800f1f8

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <CS_Low>:
#define AS5047P_DATA_MASK      0x3FFFu
#define AS5047P_ERR_MASK       0x4000u

static uint16_t g_last_rx2 = 0;

static inline void CS_Low(AS5047P *e)  { HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_RESET); }
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6858      	ldr	r0, [r3, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	891b      	ldrh	r3, [r3, #8]
 80006fc:	2200      	movs	r2, #0
 80006fe:	4619      	mov	r1, r3
 8000700:	f005 ff0c 	bl	800651c <HAL_GPIO_WritePin>
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <CS_High>:
static inline void CS_High(AS5047P *e) { HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_SET); }
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	6858      	ldr	r0, [r3, #4]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	891b      	ldrh	r3, [r3, #8]
 800071c:	2201      	movs	r2, #1
 800071e:	4619      	mov	r1, r3
 8000720:	f005 fefc 	bl	800651c <HAL_GPIO_WritePin>
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <spi_txrx_u16>:

static HAL_StatusTypeDef spi_txrx_u16(AS5047P *e, uint16_t tx, uint16_t *rx)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af02      	add	r7, sp, #8
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	460b      	mov	r3, r1
 8000736:	607a      	str	r2, [r7, #4]
 8000738:	817b      	strh	r3, [r7, #10]
    uint8_t txb[2] = {(uint8_t)(tx >> 8), (uint8_t)(tx & 0xFF)};
 800073a:	897b      	ldrh	r3, [r7, #10]
 800073c:	0a1b      	lsrs	r3, r3, #8
 800073e:	b29b      	uxth	r3, r3
 8000740:	b2db      	uxtb	r3, r3
 8000742:	753b      	strb	r3, [r7, #20]
 8000744:	897b      	ldrh	r3, [r7, #10]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	757b      	strb	r3, [r7, #21]
    uint8_t rxb[2] = {0, 0};
 800074a:	2300      	movs	r3, #0
 800074c:	823b      	strh	r3, [r7, #16]
    HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(e->hspi, txb, rxb, 2, 2);
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	6818      	ldr	r0, [r3, #0]
 8000752:	f107 0210 	add.w	r2, r7, #16
 8000756:	f107 0114 	add.w	r1, r7, #20
 800075a:	2302      	movs	r3, #2
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	2302      	movs	r3, #2
 8000760:	f008 fd7c 	bl	800925c <HAL_SPI_TransmitReceive>
 8000764:	4603      	mov	r3, r0
 8000766:	75fb      	strb	r3, [r7, #23]
    if (st == HAL_OK && rx) *rx = ((uint16_t)rxb[0] << 8) | (uint16_t)rxb[1];
 8000768:	7dfb      	ldrb	r3, [r7, #23]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d10d      	bne.n	800078a <spi_txrx_u16+0x5e>
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d00a      	beq.n	800078a <spi_txrx_u16+0x5e>
 8000774:	7c3b      	ldrb	r3, [r7, #16]
 8000776:	b21b      	sxth	r3, r3
 8000778:	021b      	lsls	r3, r3, #8
 800077a:	b21a      	sxth	r2, r3
 800077c:	7c7b      	ldrb	r3, [r7, #17]
 800077e:	b21b      	sxth	r3, r3
 8000780:	4313      	orrs	r3, r2
 8000782:	b21b      	sxth	r3, r3
 8000784:	b29a      	uxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	801a      	strh	r2, [r3, #0]
    return st;
 800078a:	7dfb      	ldrb	r3, [r7, #23]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <apply_parity>:

// odd parity bit at bit15
static inline uint16_t apply_parity(uint16_t v)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	80fb      	strh	r3, [r7, #6]
    uint16_t x = v;
 800079e:	88fb      	ldrh	r3, [r7, #6]
 80007a0:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 8;
 80007a2:	89fb      	ldrh	r3, [r7, #14]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	89fb      	ldrh	r3, [r7, #14]
 80007aa:	4053      	eors	r3, r2
 80007ac:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 4;
 80007ae:	89fb      	ldrh	r3, [r7, #14]
 80007b0:	091b      	lsrs	r3, r3, #4
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	89fb      	ldrh	r3, [r7, #14]
 80007b6:	4053      	eors	r3, r2
 80007b8:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 2;
 80007ba:	89fb      	ldrh	r3, [r7, #14]
 80007bc:	089b      	lsrs	r3, r3, #2
 80007be:	b29a      	uxth	r2, r3
 80007c0:	89fb      	ldrh	r3, [r7, #14]
 80007c2:	4053      	eors	r3, r2
 80007c4:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 1;
 80007c6:	89fb      	ldrh	r3, [r7, #14]
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	4053      	eors	r3, r2
 80007d0:	81fb      	strh	r3, [r7, #14]
    uint16_t odd = x & 1u;
 80007d2:	89fb      	ldrh	r3, [r7, #14]
 80007d4:	f003 0301 	and.w	r3, r3, #1
 80007d8:	81bb      	strh	r3, [r7, #12]
    if (odd) v |= 0x8000u; else v &= 0x7FFFu;
 80007da:	89bb      	ldrh	r3, [r7, #12]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d006      	beq.n	80007ee <apply_parity+0x5a>
 80007e0:	88fb      	ldrh	r3, [r7, #6]
 80007e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80007e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80007ea:	80fb      	strh	r3, [r7, #6]
 80007ec:	e003      	b.n	80007f6 <apply_parity+0x62>
 80007ee:	88fb      	ldrh	r3, [r7, #6]
 80007f0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80007f4:	80fb      	strh	r3, [r7, #6]
    return v;
 80007f6:	88fb      	ldrh	r3, [r7, #6]
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	3714      	adds	r7, #20
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr

08000804 <as5047p_init>:

void as5047p_init(AS5047P *enc)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
    CS_High(enc);
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f7ff ff7d 	bl	800070c <CS_High>
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <read_reg14>:

static uint16_t read_reg14(AS5047P *enc, uint16_t addr, uint8_t *err)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	460b      	mov	r3, r1
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	817b      	strh	r3, [r7, #10]
    if (err) *err = 0;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d002      	beq.n	8000836 <read_reg14+0x1a>
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]

    uint16_t cmd = AS5047P_CMD_READ | (addr & 0x3FFFu);
 8000836:	897b      	ldrh	r3, [r7, #10]
 8000838:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800083c:	b29b      	uxth	r3, r3
 800083e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000842:	82fb      	strh	r3, [r7, #22]
    cmd = apply_parity(cmd);
 8000844:	8afb      	ldrh	r3, [r7, #22]
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ffa4 	bl	8000794 <apply_parity>
 800084c:	4603      	mov	r3, r0
 800084e:	82fb      	strh	r3, [r7, #22]

    uint16_t rx1 = 0, rx2 = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	82bb      	strh	r3, [r7, #20]
 8000854:	2300      	movs	r3, #0
 8000856:	827b      	strh	r3, [r7, #18]

    CS_Low(enc);
 8000858:	68f8      	ldr	r0, [r7, #12]
 800085a:	f7ff ff47 	bl	80006ec <CS_Low>
    (void)spi_txrx_u16(enc, cmd, &rx1);
 800085e:	f107 0214 	add.w	r2, r7, #20
 8000862:	8afb      	ldrh	r3, [r7, #22]
 8000864:	4619      	mov	r1, r3
 8000866:	68f8      	ldr	r0, [r7, #12]
 8000868:	f7ff ff60 	bl	800072c <spi_txrx_u16>
    CS_High(enc);
 800086c:	68f8      	ldr	r0, [r7, #12]
 800086e:	f7ff ff4d 	bl	800070c <CS_High>

    __NOP(); __NOP(); __NOP();
 8000872:	bf00      	nop
 8000874:	bf00      	nop
 8000876:	bf00      	nop

    CS_Low(enc);
 8000878:	68f8      	ldr	r0, [r7, #12]
 800087a:	f7ff ff37 	bl	80006ec <CS_Low>
    (void)spi_txrx_u16(enc, 0x0000u, &rx2);
 800087e:	f107 0312 	add.w	r3, r7, #18
 8000882:	461a      	mov	r2, r3
 8000884:	2100      	movs	r1, #0
 8000886:	68f8      	ldr	r0, [r7, #12]
 8000888:	f7ff ff50 	bl	800072c <spi_txrx_u16>
    CS_High(enc);
 800088c:	68f8      	ldr	r0, [r7, #12]
 800088e:	f7ff ff3d 	bl	800070c <CS_High>

    g_last_rx2 = rx2;
 8000892:	8a7a      	ldrh	r2, [r7, #18]
 8000894:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <read_reg14+0xa4>)
 8000896:	801a      	strh	r2, [r3, #0]

    if ((rx2 & AS5047P_ERR_MASK) != 0u) {
 8000898:	8a7b      	ldrh	r3, [r7, #18]
 800089a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d005      	beq.n	80008ae <read_reg14+0x92>
        if (err) *err = 1;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d002      	beq.n	80008ae <read_reg14+0x92>
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2201      	movs	r2, #1
 80008ac:	701a      	strb	r2, [r3, #0]
    }

    return (rx2 & AS5047P_DATA_MASK);
 80008ae:	8a7b      	ldrh	r3, [r7, #18]
 80008b0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80008b4:	b29b      	uxth	r3, r3
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	240001f4 	.word	0x240001f4

080008c4 <as5047p_read_angle_raw14>:

uint16_t as5047p_read_angle_raw14(AS5047P *enc, uint8_t *err)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
    return read_reg14(enc, AS5047P_REG_ANGLECOM, err);
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff ffa1 	bl	800081c <read_reg14>
 80008da:	4603      	mov	r3, r0
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <bsp_can_init>:
* @retval:     	void
* @details:    	CAN ʹ��
************************************************************************
**/
void bsp_can_init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
	can_filter_init();
 80008e8:	f000 f80c 	bl	8000904 <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //����FDCAN
 80008ec:	4803      	ldr	r0, [pc, #12]	@ (80008fc <bsp_can_init+0x18>)
 80008ee:	f004 fd6c 	bl	80053ca <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 80008f2:	4803      	ldr	r0, [pc, #12]	@ (8000900 <bsp_can_init+0x1c>)
 80008f4:	f004 fd69 	bl	80053ca <HAL_FDCAN_Start>
	//HAL_FDCAN_Start(&hfdcan3);
	//HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
	//HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
	//HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	24000210 	.word	0x24000210
 8000900:	240002b0 	.word	0x240002b0

08000904 <can_filter_init>:
* @retval:     	void
* @details:    	CAN�˲�����ʼ��
************************************************************************
**/
void can_filter_init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af02      	add	r7, sp, #8
    FDCAN_FilterTypeDef fdcan_filter;

    fdcan_filter.IdType = FDCAN_STANDARD_ID;
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
    fdcan_filter.FilterIndex = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
    fdcan_filter.FilterType = FDCAN_FILTER_MASK;
 8000912:	2302      	movs	r3, #2
 8000914:	60bb      	str	r3, [r7, #8]
    fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000916:	2301      	movs	r3, #1
 8000918:	60fb      	str	r3, [r7, #12]
    fdcan_filter.FilterID1 = 0x00;
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
    fdcan_filter.FilterID2 = 0x00;
 800091e:	2300      	movs	r3, #0
 8000920:	617b      	str	r3, [r7, #20]

    // FDCAN1 过滤器
    HAL_FDCAN_ConfigFilter(&hfdcan1, &fdcan_filter);
 8000922:	463b      	mov	r3, r7
 8000924:	4619      	mov	r1, r3
 8000926:	4813      	ldr	r0, [pc, #76]	@ (8000974 <can_filter_init+0x70>)
 8000928:	f004 fc60 	bl	80051ec <HAL_FDCAN_ConfigFilter>
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 800092c:	2301      	movs	r3, #1
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2301      	movs	r3, #1
 8000932:	2202      	movs	r2, #2
 8000934:	2102      	movs	r1, #2
 8000936:	480f      	ldr	r0, [pc, #60]	@ (8000974 <can_filter_init+0x70>)
 8000938:	f004 fcce 	bl	80052d8 <HAL_FDCAN_ConfigGlobalFilter>
                                 FDCAN_REJECT, FDCAN_REJECT,
                                 FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
    HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 800093c:	2201      	movs	r2, #1
 800093e:	2101      	movs	r1, #1
 8000940:	480c      	ldr	r0, [pc, #48]	@ (8000974 <can_filter_init+0x70>)
 8000942:	f004 fcf6 	bl	8005332 <HAL_FDCAN_ConfigFifoWatermark>

    // === 新增：FDCAN2 同样的过滤器 ===
    HAL_FDCAN_ConfigFilter(&hfdcan2, &fdcan_filter);
 8000946:	463b      	mov	r3, r7
 8000948:	4619      	mov	r1, r3
 800094a:	480b      	ldr	r0, [pc, #44]	@ (8000978 <can_filter_init+0x74>)
 800094c:	f004 fc4e 	bl	80051ec <HAL_FDCAN_ConfigFilter>
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 8000950:	2301      	movs	r3, #1
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	2301      	movs	r3, #1
 8000956:	2202      	movs	r2, #2
 8000958:	2102      	movs	r1, #2
 800095a:	4807      	ldr	r0, [pc, #28]	@ (8000978 <can_filter_init+0x74>)
 800095c:	f004 fcbc 	bl	80052d8 <HAL_FDCAN_ConfigGlobalFilter>
                                 FDCAN_REJECT, FDCAN_REJECT,
                                 FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
    HAL_FDCAN_ConfigFifoWatermark(&hfdcan2, FDCAN_CFG_RX_FIFO0, 1);
 8000960:	2201      	movs	r2, #1
 8000962:	2101      	movs	r1, #1
 8000964:	4804      	ldr	r0, [pc, #16]	@ (8000978 <can_filter_init+0x74>)
 8000966:	f004 fce4 	bl	8005332 <HAL_FDCAN_ConfigFifoWatermark>
}
 800096a:	bf00      	nop
 800096c:	3720      	adds	r7, #32
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	24000210 	.word	0x24000210
 8000978:	240002b0 	.word	0x240002b0

0800097c <fdcanx_send_data>:
* @retval:     	void
* @details:    	��������
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800097c:	b580      	push	{r7, lr}
 800097e:	b08e      	sub	sp, #56	@ 0x38
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	607a      	str	r2, [r7, #4]
 8000986:	603b      	str	r3, [r7, #0]
 8000988:	460b      	mov	r3, r1
 800098a:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier   = id;
 800098c:	897b      	ldrh	r3, [r7, #10]
 800098e:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType       = FDCAN_STANDARD_ID;
 8000990:	2300      	movs	r3, #0
 8000992:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType  = FDCAN_DATA_FRAME;
 8000994:	2300      	movs	r3, #0
 8000996:	61fb      	str	r3, [r7, #28]

    // === 显式处理 len ===
    if (len == 0)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d102      	bne.n	80009a4 <fdcanx_send_data+0x28>
    {
        pTxHeader.DataLength = FDCAN_DLC_BYTES_0;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
 80009a2:	e031      	b.n	8000a08 <fdcanx_send_data+0x8c>
    }
    else if (len <= 8)
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	2b08      	cmp	r3, #8
 80009a8:	d802      	bhi.n	80009b0 <fdcanx_send_data+0x34>
    {
        // 有些工程里直接用 0..8 作为长度，这里保持你原来的风格
        pTxHeader.DataLength = len;
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	623b      	str	r3, [r7, #32]
 80009ae:	e02b      	b.n	8000a08 <fdcanx_send_data+0x8c>
    }
    else if (len == 12)
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	2b0c      	cmp	r3, #12
 80009b4:	d102      	bne.n	80009bc <fdcanx_send_data+0x40>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 80009b6:	2309      	movs	r3, #9
 80009b8:	623b      	str	r3, [r7, #32]
 80009ba:	e025      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 16)
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	2b10      	cmp	r3, #16
 80009c0:	d102      	bne.n	80009c8 <fdcanx_send_data+0x4c>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 80009c2:	230a      	movs	r3, #10
 80009c4:	623b      	str	r3, [r7, #32]
 80009c6:	e01f      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 20)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	2b14      	cmp	r3, #20
 80009cc:	d102      	bne.n	80009d4 <fdcanx_send_data+0x58>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 80009ce:	230b      	movs	r3, #11
 80009d0:	623b      	str	r3, [r7, #32]
 80009d2:	e019      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 24)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	2b18      	cmp	r3, #24
 80009d8:	d102      	bne.n	80009e0 <fdcanx_send_data+0x64>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 80009da:	230c      	movs	r3, #12
 80009dc:	623b      	str	r3, [r7, #32]
 80009de:	e013      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 32)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	2b20      	cmp	r3, #32
 80009e4:	d102      	bne.n	80009ec <fdcanx_send_data+0x70>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 80009e6:	230d      	movs	r3, #13
 80009e8:	623b      	str	r3, [r7, #32]
 80009ea:	e00d      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 48)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	2b30      	cmp	r3, #48	@ 0x30
 80009f0:	d102      	bne.n	80009f8 <fdcanx_send_data+0x7c>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 80009f2:	230e      	movs	r3, #14
 80009f4:	623b      	str	r3, [r7, #32]
 80009f6:	e007      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 64)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	2b40      	cmp	r3, #64	@ 0x40
 80009fc:	d102      	bne.n	8000a04 <fdcanx_send_data+0x88>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80009fe:	230f      	movs	r3, #15
 8000a00:	623b      	str	r3, [r7, #32]
 8000a02:	e001      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else
    {
        // 非法长度，直接返回错误
        return 1;
 8000a04:	2301      	movs	r3, #1
 8000a06:	e018      	b.n	8000a3a <fdcanx_send_data+0xbe>
    }

    pTxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch       = FDCAN_BRS_ON;
 8000a0c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000a10:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat            = FDCAN_FD_CAN;
 8000a12:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker       = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 
    if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data) != HAL_OK)
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	4619      	mov	r1, r3
 8000a28:	68f8      	ldr	r0, [r7, #12]
 8000a2a:	f004 fcf9 	bl	8005420 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <fdcanx_send_data+0xbc>
        return 1;
 8000a34:	2301      	movs	r3, #1
 8000a36:	e000      	b.n	8000a3a <fdcanx_send_data+0xbe>

    return 0;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3738      	adds	r7, #56	@ 0x38
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <fdcanx_receive>:
* @retval:     	���յ����ݳ���
* @details:    	��������
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b090      	sub	sp, #64	@ 0x40
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	60f8      	str	r0, [r7, #12]
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 8000a4e:	f107 0214 	add.w	r2, r7, #20
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2140      	movs	r1, #64	@ 0x40
 8000a56:	68f8      	ldr	r0, [r7, #12]
 8000a58:	f004 fd3e 	bl	80054d8 <HAL_FDCAN_GetRxMessage>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d136      	bne.n	8000ad0 <fdcanx_receive+0x8e>
	{
		*rec_id = pRxHeader.Identifier;
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 8000a6a:	6a3b      	ldr	r3, [r7, #32]
 8000a6c:	2b08      	cmp	r3, #8
 8000a6e:	d802      	bhi.n	8000a76 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8000a70:	6a3b      	ldr	r3, [r7, #32]
 8000a72:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8000a76:	6a3b      	ldr	r3, [r7, #32]
 8000a78:	2b09      	cmp	r3, #9
 8000a7a:	d802      	bhi.n	8000a82 <fdcanx_receive+0x40>
			len = 12;
 8000a7c:	230c      	movs	r3, #12
 8000a7e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8000a82:	6a3b      	ldr	r3, [r7, #32]
 8000a84:	2b0a      	cmp	r3, #10
 8000a86:	d802      	bhi.n	8000a8e <fdcanx_receive+0x4c>
			len = 16;
 8000a88:	2310      	movs	r3, #16
 8000a8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 8000a8e:	6a3b      	ldr	r3, [r7, #32]
 8000a90:	2b0b      	cmp	r3, #11
 8000a92:	d802      	bhi.n	8000a9a <fdcanx_receive+0x58>
			len = 20;
 8000a94:	2314      	movs	r3, #20
 8000a96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 8000a9a:	6a3b      	ldr	r3, [r7, #32]
 8000a9c:	2b0c      	cmp	r3, #12
 8000a9e:	d802      	bhi.n	8000aa6 <fdcanx_receive+0x64>
			len = 24;
 8000aa0:	2318      	movs	r3, #24
 8000aa2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8000aa6:	6a3b      	ldr	r3, [r7, #32]
 8000aa8:	2b0d      	cmp	r3, #13
 8000aaa:	d802      	bhi.n	8000ab2 <fdcanx_receive+0x70>
			len = 32;
 8000aac:	2320      	movs	r3, #32
 8000aae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8000ab2:	6a3b      	ldr	r3, [r7, #32]
 8000ab4:	2b0e      	cmp	r3, #14
 8000ab6:	d802      	bhi.n	8000abe <fdcanx_receive+0x7c>
			len = 48;
 8000ab8:	2330      	movs	r3, #48	@ 0x30
 8000aba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 8000abe:	6a3b      	ldr	r3, [r7, #32]
 8000ac0:	2b0f      	cmp	r3, #15
 8000ac2:	d802      	bhi.n	8000aca <fdcanx_receive+0x88>
			len = 64;
 8000ac4:	2340      	movs	r3, #64	@ 0x40
 8000ac6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		
		return len;//��������
 8000aca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000ace:	e000      	b.n	8000ad2 <fdcanx_receive+0x90>
	}
	return 0;	
 8000ad0:	2300      	movs	r3, #0
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3740      	adds	r7, #64	@ 0x40
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 8000ae0:	4a03      	ldr	r2, [pc, #12]	@ (8000af0 <fdcan1_rx_callback+0x14>)
 8000ae2:	4904      	ldr	r1, [pc, #16]	@ (8000af4 <fdcan1_rx_callback+0x18>)
 8000ae4:	4804      	ldr	r0, [pc, #16]	@ (8000af8 <fdcan1_rx_callback+0x1c>)
 8000ae6:	f7ff ffac 	bl	8000a42 <fdcanx_receive>
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	240001f8 	.word	0x240001f8
 8000af4:	24000200 	.word	0x24000200
 8000af8:	24000210 	.word	0x24000210

08000afc <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 8000b00:	4a03      	ldr	r2, [pc, #12]	@ (8000b10 <fdcan2_rx_callback+0x14>)
 8000b02:	4904      	ldr	r1, [pc, #16]	@ (8000b14 <fdcan2_rx_callback+0x18>)
 8000b04:	4804      	ldr	r0, [pc, #16]	@ (8000b18 <fdcan2_rx_callback+0x1c>)
 8000b06:	f7ff ff9c 	bl	8000a42 <fdcanx_receive>
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	24000204 	.word	0x24000204
 8000b14:	2400020c 	.word	0x2400020c
 8000b18:	240002b0 	.word	0x240002b0

08000b1c <HAL_FDCAN_RxFifo0Callback>:
	//fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
//}


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a07      	ldr	r2, [pc, #28]	@ (8000b48 <HAL_FDCAN_RxFifo0Callback+0x2c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d101      	bne.n	8000b32 <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 8000b2e:	f7ff ffd5 	bl	8000adc <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a05      	ldr	r2, [pc, #20]	@ (8000b4c <HAL_FDCAN_RxFifo0Callback+0x30>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d101      	bne.n	8000b3e <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 8000b3a:	f7ff ffdf 	bl	8000afc <fdcan2_rx_callback>
	}
	//if(hfdcan == &hfdcan3)
	//{
	//	fdcan3_rx_callback();
	//}
}
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	24000210 	.word	0x24000210
 8000b4c:	240002b0 	.word	0x240002b0

08000b50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b56:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <MX_DMA_Init+0x4c>)
 8000b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b9c <MX_DMA_Init+0x4c>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b66:	4b0d      	ldr	r3, [pc, #52]	@ (8000b9c <MX_DMA_Init+0x4c>)
 8000b68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2101      	movs	r1, #1
 8000b78:	200b      	movs	r0, #11
 8000b7a:	f001 ff02 	bl	8002982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b7e:	200b      	movs	r0, #11
 8000b80:	f001 ff19 	bl	80029b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2102      	movs	r1, #2
 8000b88:	200c      	movs	r0, #12
 8000b8a:	f001 fefa 	bl	8002982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b8e:	200c      	movs	r0, #12
 8000b90:	f001 ff11 	bl	80029b6 <HAL_NVIC_EnableIRQ>

}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	58024400 	.word	0x58024400

08000ba0 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000ba4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000ba6:	4a2f      	ldr	r2, [pc, #188]	@ (8000c64 <MX_FDCAN1_Init+0xc4>)
 8000ba8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000baa:	4b2d      	ldr	r3, [pc, #180]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000bb6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000bbc:	4b28      	ldr	r3, [pc, #160]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000bc2:	4b27      	ldr	r3, [pc, #156]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000bc8:	4b25      	ldr	r3, [pc, #148]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 8000bce:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bd0:	2214      	movs	r2, #20
 8000bd2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 8000bd4:	4b22      	ldr	r3, [pc, #136]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bd6:	223b      	movs	r2, #59	@ 0x3b
 8000bd8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 8000bda:	4b21      	ldr	r3, [pc, #132]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bdc:	2214      	movs	r2, #20
 8000bde:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000be0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8000be6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000be8:	2202      	movs	r2, #2
 8000bea:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000bec:	4b1c      	ldr	r3, [pc, #112]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bee:	220d      	movs	r2, #13
 8000bf0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bf4:	2202      	movs	r2, #2
 8000bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000bf8:	4b19      	ldr	r3, [pc, #100]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 8000bfe:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c00:	2204      	movs	r2, #4
 8000c02:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 8000c04:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c06:	2204      	movs	r2, #4
 8000c08:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 8000c0a:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c0c:	2208      	movs	r2, #8
 8000c0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c10:	4b13      	ldr	r3, [pc, #76]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c12:	2204      	movs	r2, #4
 8000c14:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 8000c16:	4b12      	ldr	r3, [pc, #72]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c18:	2208      	movs	r2, #8
 8000c1a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c1c:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c1e:	2204      	movs	r2, #4
 8000c20:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c24:	2202      	movs	r2, #2
 8000c26:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c28:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c2a:	2204      	movs	r2, #4
 8000c2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c30:	2208      	movs	r2, #8
 8000c32:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 8000c34:	4b0a      	ldr	r3, [pc, #40]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c36:	2208      	movs	r2, #8
 8000c38:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8000c3a:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c3c:	2208      	movs	r2, #8
 8000c3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c40:	4b07      	ldr	r3, [pc, #28]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c46:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c48:	2204      	movs	r2, #4
 8000c4a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c4c:	4804      	ldr	r0, [pc, #16]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c4e:	f004 f8ef 	bl	8004e30 <HAL_FDCAN_Init>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c58:	f000 fdf6 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	24000210 	.word	0x24000210
 8000c64:	4000a000 	.word	0x4000a000

08000c68 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c6e:	4a2f      	ldr	r2, [pc, #188]	@ (8000d2c <MX_FDCAN2_Init+0xc4>)
 8000c70:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c72:	4b2d      	ldr	r3, [pc, #180]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000c78:	4b2b      	ldr	r3, [pc, #172]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000c84:	4b28      	ldr	r3, [pc, #160]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8000c8a:	4b27      	ldr	r3, [pc, #156]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000c90:	4b25      	ldr	r3, [pc, #148]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 8000c96:	4b24      	ldr	r3, [pc, #144]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c98:	2214      	movs	r2, #20
 8000c9a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 8000c9c:	4b22      	ldr	r3, [pc, #136]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c9e:	223b      	movs	r2, #59	@ 0x3b
 8000ca0:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 8000ca2:	4b21      	ldr	r3, [pc, #132]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000ca4:	2214      	movs	r2, #20
 8000ca6:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 8000cae:	4b1e      	ldr	r3, [pc, #120]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cb6:	220d      	movs	r2, #13
 8000cb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000cba:	4b1b      	ldr	r3, [pc, #108]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000cc0:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 8000cc6:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cc8:	2204      	movs	r2, #4
 8000cca:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 8000ccc:	4b16      	ldr	r3, [pc, #88]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cce:	2204      	movs	r2, #4
 8000cd0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 8000cd2:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cd4:	2208      	movs	r2, #8
 8000cd6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000cd8:	4b13      	ldr	r3, [pc, #76]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cda:	2204      	movs	r2, #4
 8000cdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 8000cde:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000ce0:	2208      	movs	r2, #8
 8000ce2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000ce4:	4b10      	ldr	r3, [pc, #64]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000ce6:	2204      	movs	r2, #4
 8000ce8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 2;
 8000cea:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cec:	2202      	movs	r2, #2
 8000cee:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cf2:	2204      	movs	r2, #4
 8000cf4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 8000cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cf8:	2208      	movs	r2, #8
 8000cfa:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cfe:	2208      	movs	r2, #8
 8000d00:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 8000d02:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d04:	2208      	movs	r2, #8
 8000d06:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d08:	4b07      	ldr	r3, [pc, #28]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000d0e:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d10:	2204      	movs	r2, #4
 8000d12:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000d14:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d16:	f004 f88b 	bl	8004e30 <HAL_FDCAN_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000d20:	f000 fd92 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	240002b0 	.word	0x240002b0
 8000d2c:	4000a400 	.word	0x4000a400

08000d30 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b0ba      	sub	sp, #232	@ 0xe8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d48:	f107 0318 	add.w	r3, r7, #24
 8000d4c:	22b8      	movs	r2, #184	@ 0xb8
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f00c f9f6 	bl	800d142 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a5e      	ldr	r2, [pc, #376]	@ (8000ed4 <HAL_FDCAN_MspInit+0x1a4>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d160      	bne.n	8000e22 <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000d60:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000d6c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d74:	f107 0318 	add.w	r3, r7, #24
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f006 fb89 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000d84:	f000 fd60 	bl	8001848 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000d88:	4b53      	ldr	r3, [pc, #332]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a52      	ldr	r2, [pc, #328]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000d90:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000d92:	4b51      	ldr	r3, [pc, #324]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d10e      	bne.n	8000db8 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d9a:	4b50      	ldr	r3, [pc, #320]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000d9c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000da0:	4a4e      	ldr	r2, [pc, #312]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000da2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000da6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000daa:	4b4c      	ldr	r3, [pc, #304]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dac:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000db8:	4b48      	ldr	r3, [pc, #288]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dbe:	4a47      	ldr	r2, [pc, #284]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dc0:	f043 0308 	orr.w	r3, r3, #8
 8000dc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc8:	4b44      	ldr	r3, [pc, #272]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dce:	f003 0308 	and.w	r3, r3, #8
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000dee:	2309      	movs	r3, #9
 8000df0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000df4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <HAL_FDCAN_MspInit+0x1b0>)
 8000dfc:	f005 f9e6 	bl	80061cc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	2013      	movs	r0, #19
 8000e06:	f001 fdbc 	bl	8002982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000e0a:	2013      	movs	r0, #19
 8000e0c:	f001 fdd3 	bl	80029b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2100      	movs	r1, #0
 8000e14:	2015      	movs	r0, #21
 8000e16:	f001 fdb4 	bl	8002982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000e1a:	2015      	movs	r0, #21
 8000e1c:	f001 fdcb 	bl	80029b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000e20:	e054      	b.n	8000ecc <HAL_FDCAN_MspInit+0x19c>
  else if(fdcanHandle->Instance==FDCAN2)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a2f      	ldr	r2, [pc, #188]	@ (8000ee4 <HAL_FDCAN_MspInit+0x1b4>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d14f      	bne.n	8000ecc <HAL_FDCAN_MspInit+0x19c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e2c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000e38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e40:	f107 0318 	add.w	r3, r7, #24
 8000e44:	4618      	mov	r0, r3
 8000e46:	f006 fb23 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 8000e50:	f000 fcfa 	bl	8001848 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000e54:	4b20      	ldr	r3, [pc, #128]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000e5c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d10e      	bne.n	8000e84 <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e66:	4b1d      	ldr	r3, [pc, #116]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e68:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e72:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000e76:	4b19      	ldr	r3, [pc, #100]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e78:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e84:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8a:	4a14      	ldr	r2, [pc, #80]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e8c:	f043 0302 	orr.w	r3, r3, #2
 8000e90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9a:	f003 0302 	and.w	r3, r3, #2
 8000e9e:	60bb      	str	r3, [r7, #8]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000ea2:	2360      	movs	r3, #96	@ 0x60
 8000ea4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000eba:	2309      	movs	r3, #9
 8000ebc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4808      	ldr	r0, [pc, #32]	@ (8000ee8 <HAL_FDCAN_MspInit+0x1b8>)
 8000ec8:	f005 f980 	bl	80061cc <HAL_GPIO_Init>
}
 8000ecc:	bf00      	nop
 8000ece:	37e8      	adds	r7, #232	@ 0xe8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	4000a000 	.word	0x4000a000
 8000ed8:	24000350 	.word	0x24000350
 8000edc:	58024400 	.word	0x58024400
 8000ee0:	58020c00 	.word	0x58020c00
 8000ee4:	4000a400 	.word	0x4000a400
 8000ee8:	58020400 	.word	0x58020400

08000eec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08c      	sub	sp, #48	@ 0x30
 8000ef0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f02:	4b61      	ldr	r3, [pc, #388]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	4a5f      	ldr	r2, [pc, #380]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f0a:	f043 0310 	orr.w	r3, r3, #16
 8000f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f12:	4b5d      	ldr	r3, [pc, #372]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f18:	f003 0310 	and.w	r3, r3, #16
 8000f1c:	61bb      	str	r3, [r7, #24]
 8000f1e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f20:	4b59      	ldr	r3, [pc, #356]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f26:	4a58      	ldr	r2, [pc, #352]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f30:	4b55      	ldr	r3, [pc, #340]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f36:	f003 0304 	and.w	r3, r3, #4
 8000f3a:	617b      	str	r3, [r7, #20]
 8000f3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3e:	4b52      	ldr	r3, [pc, #328]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	4a50      	ldr	r2, [pc, #320]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f62:	4a49      	ldr	r2, [pc, #292]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f64:	f043 0302 	orr.w	r3, r3, #2
 8000f68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f6c:	4b46      	ldr	r3, [pc, #280]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7a:	4b43      	ldr	r3, [pc, #268]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f80:	4a41      	ldr	r2, [pc, #260]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f98:	4b3b      	ldr	r3, [pc, #236]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9e:	4a3a      	ldr	r2, [pc, #232]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000fa0:	f043 0308 	orr.w	r3, r3, #8
 8000fa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa8:	4b37      	ldr	r3, [pc, #220]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000fbc:	4833      	ldr	r0, [pc, #204]	@ (800108c <MX_GPIO_Init+0x1a0>)
 8000fbe:	f005 faad 	bl	800651c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	2109      	movs	r1, #9
 8000fc6:	4831      	ldr	r0, [pc, #196]	@ (800108c <MX_GPIO_Init+0x1a0>)
 8000fc8:	f005 faa8 	bl	800651c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd2:	482f      	ldr	r0, [pc, #188]	@ (8001090 <MX_GPIO_Init+0x1a4>)
 8000fd4:	f005 faa2 	bl	800651c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fde:	482d      	ldr	r0, [pc, #180]	@ (8001094 <MX_GPIO_Init+0x1a8>)
 8000fe0:	f005 fa9c 	bl	800651c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000fe4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4823      	ldr	r0, [pc, #140]	@ (800108c <MX_GPIO_Init+0x1a0>)
 8000ffe:	f005 f8e5 	bl	80061cc <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_CS_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8001002:	2309      	movs	r3, #9
 8001004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	2301      	movs	r3, #1
 8001008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100e:	2303      	movs	r3, #3
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	4619      	mov	r1, r3
 8001018:	481c      	ldr	r0, [pc, #112]	@ (800108c <MX_GPIO_Init+0x1a0>)
 800101a:	f005 f8d7 	bl	80061cc <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 800101e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001024:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001028:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	4619      	mov	r1, r3
 8001034:	4816      	ldr	r0, [pc, #88]	@ (8001090 <MX_GPIO_Init+0x1a4>)
 8001036:	f005 f8c9 	bl	80061cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800103a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800103e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001040:	2301      	movs	r3, #1
 8001042:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001048:	2303      	movs	r3, #3
 800104a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	4619      	mov	r1, r3
 8001052:	480f      	ldr	r0, [pc, #60]	@ (8001090 <MX_GPIO_Init+0x1a4>)
 8001054:	f005 f8ba 	bl	80061cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001058:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800105c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	2301      	movs	r3, #1
 8001060:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001066:	2303      	movs	r3, #3
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	4619      	mov	r1, r3
 8001070:	4808      	ldr	r0, [pc, #32]	@ (8001094 <MX_GPIO_Init+0x1a8>)
 8001072:	f005 f8ab 	bl	80061cc <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8001076:	2100      	movs	r1, #0
 8001078:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800107c:	f001 fb90 	bl	80027a0 <HAL_SYSCFG_AnalogSwitchConfig>

}
 8001080:	bf00      	nop
 8001082:	3730      	adds	r7, #48	@ 0x30
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	58024400 	.word	0x58024400
 800108c:	58020800 	.word	0x58020800
 8001090:	58021000 	.word	0x58021000
 8001094:	58020400 	.word	0x58020400

08001098 <clampf>:

#define TWO_PI 6.283185307f
#define ENC_RES 16384.0f   // AS5047P 14-bit

static inline float clampf(float x, float lo, float hi)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	ed87 0a03 	vstr	s0, [r7, #12]
 80010a2:	edc7 0a02 	vstr	s1, [r7, #8]
 80010a6:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 80010aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80010ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80010b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	d501      	bpl.n	80010c0 <clampf+0x28>
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	e00b      	b.n	80010d8 <clampf+0x40>
    if (x > hi) return hi;
 80010c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80010c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80010c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d0:	dd01      	ble.n	80010d6 <clampf+0x3e>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	e000      	b.n	80010d8 <clampf+0x40>
    return x;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eeb0 0a67 	vmov.f32	s0, s15
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <deadband>:

static inline float deadband(float x, float db)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010f6:	edc7 0a00 	vstr	s1, [r7]
    if (x >  db) return x - db;
 80010fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80010fe:	edd7 7a00 	vldr	s15, [r7]
 8001102:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110a:	dd06      	ble.n	800111a <deadband+0x2e>
 800110c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001110:	edd7 7a00 	vldr	s15, [r7]
 8001114:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001118:	e013      	b.n	8001142 <deadband+0x56>
    if (x < -db) return x + db;
 800111a:	edd7 7a00 	vldr	s15, [r7]
 800111e:	eef1 7a67 	vneg.f32	s15, s15
 8001122:	ed97 7a01 	vldr	s14, [r7, #4]
 8001126:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800112a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112e:	d506      	bpl.n	800113e <deadband+0x52>
 8001130:	ed97 7a01 	vldr	s14, [r7, #4]
 8001134:	edd7 7a00 	vldr	s15, [r7]
 8001138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113c:	e001      	b.n	8001142 <deadband+0x56>
    return 0.0f;
 800113e:	eddf 7a04 	vldr	s15, [pc, #16]	@ 8001150 <deadband+0x64>
}
 8001142:	eeb0 0a67 	vmov.f32	s0, s15
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	00000000 	.word	0x00000000

08001154 <joint_mit_init>:

void joint_mit_init(JointMIT *j)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
    j->raw_zero = 0;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
    j->raw_rel  = 0;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	605a      	str	r2, [r3, #4]

    j->q = j->q_prev = 0.0f;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	609a      	str	r2, [r3, #8]
    j->qd = 0.0f;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	611a      	str	r2, [r3, #16]

    j->q_des = 0.0f;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
    j->qd_des = 0.0f;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	619a      	str	r2, [r3, #24]

    j->kp = 0.1f;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a1e      	ldr	r2, [pc, #120]	@ (800120c <joint_mit_init+0xb8>)
 8001194:	61da      	str	r2, [r3, #28]
    j->kd = 0.05f;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a1d      	ldr	r2, [pc, #116]	@ (8001210 <joint_mit_init+0xbc>)
 800119a:	621a      	str	r2, [r3, #32]
    j->tau_ff = 0.0f;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f04f 0200 	mov.w	r2, #0
 80011a2:	625a      	str	r2, [r3, #36]	@ 0x24
    j->tau = 0.0f;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	629a      	str	r2, [r3, #40]	@ 0x28
    j->tau_max = 0.5f;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80011b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    j->gear_ratio = 1.0f;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80011ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* backlash handling defaults */
    j->q_db        = 0.02f;   // ~1.1 deg
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4a15      	ldr	r2, [pc, #84]	@ (8001214 <joint_mit_init+0xc0>)
 80011c0:	635a      	str	r2, [r3, #52]	@ 0x34
    j->q_hold_band = 0.01f;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a14      	ldr	r2, [pc, #80]	@ (8001218 <joint_mit_init+0xc4>)
 80011c6:	639a      	str	r2, [r3, #56]	@ 0x38
    j->qd_db       = 0.1f;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a10      	ldr	r2, [pc, #64]	@ (800120c <joint_mit_init+0xb8>)
 80011cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    j->qd_alpha = 0.08f;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a12      	ldr	r2, [pc, #72]	@ (800121c <joint_mit_init+0xc8>)
 80011d2:	641a      	str	r2, [r3, #64]	@ 0x40

    j->tau_rate_limit = 20.0f; // Nm/s
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a12      	ldr	r2, [pc, #72]	@ (8001220 <joint_mit_init+0xcc>)
 80011d8:	645a      	str	r2, [r3, #68]	@ 0x44
    j->tau_prev = 0.0f;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	649a      	str	r2, [r3, #72]	@ 0x48

    j->torque_sign = 1;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2201      	movs	r2, #1
 80011e6:	64da      	str	r2, [r3, #76]	@ 0x4c

    j->raw_min = 0;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	651a      	str	r2, [r3, #80]	@ 0x50
    j->raw_max = 16383;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 80011f4:	655a      	str	r2, [r3, #84]	@ 0x54

    j->zero_valid = 0;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	3dcccccd 	.word	0x3dcccccd
 8001210:	3d4ccccd 	.word	0x3d4ccccd
 8001214:	3ca3d70a 	.word	0x3ca3d70a
 8001218:	3c23d70a 	.word	0x3c23d70a
 800121c:	3da3d70a 	.word	0x3da3d70a
 8001220:	41a00000 	.word	0x41a00000

08001224 <joint_mit_config_raw>:

void joint_mit_config_raw(JointMIT *j,
                          int32_t raw_min,
                          int32_t raw_max,
                          float   gear_ratio)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	ed87 0a00 	vstr	s0, [r7]
    j->raw_min = raw_min;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	68ba      	ldr	r2, [r7, #8]
 8001238:	651a      	str	r2, [r3, #80]	@ 0x50
    j->raw_max = raw_max;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	655a      	str	r2, [r3, #84]	@ 0x54
    j->gear_ratio = gear_ratio;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <joint_mit_zero_here>:

void joint_mit_zero_here(JointMIT *j, int32_t raw_now)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
    j->raw_zero = raw_now;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	601a      	str	r2, [r3, #0]
    j->q = 0.0f;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f04f 0200 	mov.w	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
    j->q_prev = 0.0f;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
    j->qd = 0.0f;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f04f 0200 	mov.w	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
    j->tau_prev = 0.0f;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	649a      	str	r2, [r3, #72]	@ 0x48
    j->zero_valid = 1;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2201      	movs	r2, #1
 8001286:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <joint_mit_step_1khz>:

void joint_mit_step_1khz(JointMIT *j, int32_t raw_abs)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08c      	sub	sp, #48	@ 0x30
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
    if (!j->zero_valid) {
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d104      	bne.n	80012b6 <joint_mit_step_1khz+0x1e>
        j->tau = 0.0f;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	629a      	str	r2, [r3, #40]	@ 0x28
        return;
 80012b4:	e0db      	b.n	800146e <joint_mit_step_1khz+0x1d6>
    }

    /* ---------- position ---------- */
    j->raw_rel = raw_abs - j->raw_zero;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	1ad2      	subs	r2, r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	605a      	str	r2, [r3, #4]

    /* motor side angle */
    float q_m = (float)j->raw_rel * (TWO_PI / ENC_RES);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	ee07 3a90 	vmov	s15, r3
 80012ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ce:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8001474 <joint_mit_step_1khz+0x1dc>
 80012d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012d6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    /* joint side */
    j->q = q_m / j->gear_ratio;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80012e0:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80012e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	edc3 7a02 	vstr	s15, [r3, #8]

    /* ---------- velocity ---------- */
    float qd_raw = (j->q - j->q_prev) * 1000.0f;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	ed93 7a02 	vldr	s14, [r3, #8]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80012fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012fe:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001478 <joint_mit_step_1khz+0x1e0>
 8001302:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001306:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    j->q_prev = j->q;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	60da      	str	r2, [r3, #12]

    j->qd += j->qd_alpha * (qd_raw - j->qd);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	ed93 7a04 	vldr	s14, [r3, #16]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	edd3 7a04 	vldr	s15, [r3, #16]
 8001324:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8001328:	ee76 7a67 	vsub.f32	s15, s12, s15
 800132c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	edc3 7a04 	vstr	s15, [r3, #16]

    /* ---------- MIT-style control ---------- */
    float pos_err = j->q_des - j->q;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	edd3 7a02 	vldr	s15, [r3, #8]
 8001346:	ee77 7a67 	vsub.f32	s15, s14, s15
 800134a:	edc7 7a08 	vstr	s15, [r7, #32]
    float vel_err = j->qd_des - j->qd;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	ed93 7a06 	vldr	s14, [r3, #24]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a04 	vldr	s15, [r3, #16]
 800135a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800135e:	edc7 7a07 	vstr	s15, [r7, #28]

    /* backlash deadband */
    float e  = deadband(pos_err, j->q_db);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001368:	eef0 0a67 	vmov.f32	s1, s15
 800136c:	ed97 0a08 	vldr	s0, [r7, #32]
 8001370:	f7ff febc 	bl	80010ec <deadband>
 8001374:	ed87 0a06 	vstr	s0, [r7, #24]
    float ed = deadband(vel_err, j->qd_db);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800137e:	eef0 0a67 	vmov.f32	s1, s15
 8001382:	ed97 0a07 	vldr	s0, [r7, #28]
 8001386:	f7ff feb1 	bl	80010ec <deadband>
 800138a:	ed87 0a05 	vstr	s0, [r7, #20]

    float tau_cmd;

    /* hold zone: don't fight backlash */
    if (fabsf(pos_err) < j->q_hold_band) {
 800138e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001392:	eeb0 7ae7 	vabs.f32	s14, s15
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800139c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a4:	d509      	bpl.n	80013ba <joint_mit_step_1khz+0x122>
        tau_cmd = j->tau_prev * 0.98f;   // decay
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80013ac:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800147c <joint_mit_step_1khz+0x1e4>
 80013b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80013b8:	e016      	b.n	80013e8 <joint_mit_step_1khz+0x150>
    } else {
        tau_cmd = j->kp * e + j->kd * ed + j->tau_ff;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80013c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80013c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	edd3 6a08 	vldr	s13, [r3, #32]
 80013ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80013d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80013e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    }

    /* clamp */
    tau_cmd = clampf(tau_cmd, -j->tau_max, j->tau_max);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80013ee:	eef1 7a67 	vneg.f32	s15, s15
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80013f8:	eeb0 1a47 	vmov.f32	s2, s14
 80013fc:	eef0 0a67 	vmov.f32	s1, s15
 8001400:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001404:	f7ff fe48 	bl	8001098 <clampf>
 8001408:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

    /* torque slew-rate limit */
    float max_step = j->tau_rate_limit * 0.001f;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001412:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001480 <joint_mit_step_1khz+0x1e8>
 8001416:	ee67 7a87 	vmul.f32	s15, s15, s14
 800141a:	edc7 7a04 	vstr	s15, [r7, #16]
    float tau = clampf(tau_cmd,
                        j->tau_prev - max_step,
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
    float tau = clampf(tau_cmd,
 8001424:	edd7 7a04 	vldr	s15, [r7, #16]
 8001428:	ee77 6a67 	vsub.f32	s13, s14, s15
                        j->tau_prev + max_step);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
    float tau = clampf(tau_cmd,
 8001432:	edd7 7a04 	vldr	s15, [r7, #16]
 8001436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143a:	eeb0 1a67 	vmov.f32	s2, s15
 800143e:	eef0 0a66 	vmov.f32	s1, s13
 8001442:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001446:	f7ff fe27 	bl	8001098 <clampf>
 800144a:	ed87 0a03 	vstr	s0, [r7, #12]

    j->tau_prev = tau;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	649a      	str	r2, [r3, #72]	@ 0x48
    j->tau = tau * (float)j->torque_sign;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001458:	ee07 3a90 	vmov	s15, r3
 800145c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001460:	edd7 7a03 	vldr	s15, [r7, #12]
 8001464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 800146e:	3730      	adds	r7, #48	@ 0x30
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	39c90fdb 	.word	0x39c90fdb
 8001478:	447a0000 	.word	0x447a0000
 800147c:	3f7ae148 	.word	0x3f7ae148
 8001480:	3a83126f 	.word	0x3a83126f

08001484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001484:	b5b0      	push	{r4, r5, r7, lr}
 8001486:	b08e      	sub	sp, #56	@ 0x38
 8001488:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148a:	f001 f8d3 	bl	8002634 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148e:	f000 f951 	bl	8001734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001492:	f7ff fd2b 	bl	8000eec <MX_GPIO_Init>
  MX_DMA_Init();
 8001496:	f7ff fb5b 	bl	8000b50 <MX_DMA_Init>
  MX_SPI2_Init();
 800149a:	f000 faf9 	bl	8001a90 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800149e:	f000 ff2f 	bl	8002300 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80014a2:	f000 feb9 	bl	8002218 <MX_TIM2_Init>
  MX_FDCAN1_Init();
 80014a6:	f7ff fb7b 	bl	8000ba0 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 80014aa:	f7ff fbdd 	bl	8000c68 <MX_FDCAN2_Init>
  MX_USART10_UART_Init();
 80014ae:	f000 ff73 	bl	8002398 <MX_USART10_UART_Init>
  MX_SPI1_Init();
 80014b2:	f000 fa95 	bl	80019e0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // 1) Power enable (如果你的板子需要)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014bc:	4887      	ldr	r0, [pc, #540]	@ (80016dc <main+0x258>)
 80014be:	f005 f82d 	bl	800651c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014c8:	4884      	ldr	r0, [pc, #528]	@ (80016dc <main+0x258>)
 80014ca:	f005 f827 	bl	800651c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014d4:	4881      	ldr	r0, [pc, #516]	@ (80016dc <main+0x258>)
 80014d6:	f005 f821 	bl	800651c <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80014da:	2032      	movs	r0, #50	@ 0x32
 80014dc:	f001 f93c 	bl	8002758 <HAL_Delay>

  // 2) CAN init/start
  bsp_can_init();
 80014e0:	f7ff fa00 	bl	80008e4 <bsp_can_init>
  HAL_Delay(200);
 80014e4:	20c8      	movs	r0, #200	@ 0xc8
 80014e6:	f001 f937 	bl	8002758 <HAL_Delay>

  // encoder
  g_enc1.hspi = &hspi1;
 80014ea:	4b7d      	ldr	r3, [pc, #500]	@ (80016e0 <main+0x25c>)
 80014ec:	4a7d      	ldr	r2, [pc, #500]	@ (80016e4 <main+0x260>)
 80014ee:	601a      	str	r2, [r3, #0]
  g_enc1.cs_port = GPIOE;
 80014f0:	4b7b      	ldr	r3, [pc, #492]	@ (80016e0 <main+0x25c>)
 80014f2:	4a7d      	ldr	r2, [pc, #500]	@ (80016e8 <main+0x264>)
 80014f4:	605a      	str	r2, [r3, #4]
  g_enc1.cs_pin  = GPIO_PIN_15;
 80014f6:	4b7a      	ldr	r3, [pc, #488]	@ (80016e0 <main+0x25c>)
 80014f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80014fc:	811a      	strh	r2, [r3, #8]
  as5047p_init(&g_enc1);
 80014fe:	4878      	ldr	r0, [pc, #480]	@ (80016e0 <main+0x25c>)
 8001500:	f7ff f980 	bl	8000804 <as5047p_init>

  // odrive
  g_od1.hcan = &hfdcan1;
 8001504:	4b79      	ldr	r3, [pc, #484]	@ (80016ec <main+0x268>)
 8001506:	4a7a      	ldr	r2, [pc, #488]	@ (80016f0 <main+0x26c>)
 8001508:	601a      	str	r2, [r3, #0]
  g_od1.node_id = JOINT_NODE_ID;
 800150a:	4b78      	ldr	r3, [pc, #480]	@ (80016ec <main+0x268>)
 800150c:	2202      	movs	r2, #2
 800150e:	711a      	strb	r2, [r3, #4]
  
  // joint
  joint_mit_init(&g_j1);
 8001510:	4878      	ldr	r0, [pc, #480]	@ (80016f4 <main+0x270>)
 8001512:	f7ff fe1f 	bl	8001154 <joint_mit_init>

  /* 你的实际参数 */
  joint_mit_config_raw(&g_j1, 7000, 14500, 1.0f); // 10:1 gear
 8001516:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800151a:	f643 02a4 	movw	r2, #14500	@ 0x38a4
 800151e:	f641 3158 	movw	r1, #7000	@ 0x1b58
 8001522:	4874      	ldr	r0, [pc, #464]	@ (80016f4 <main+0x270>)
 8001524:	f7ff fe7e 	bl	8001224 <joint_mit_config_raw>

  g_j1.kp = 0.25f;        // 齿隙系统：kp 不要大
 8001528:	4b72      	ldr	r3, [pc, #456]	@ (80016f4 <main+0x270>)
 800152a:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 800152e:	61da      	str	r2, [r3, #28]
  g_j1.kd = 0.015f;
 8001530:	4b70      	ldr	r3, [pc, #448]	@ (80016f4 <main+0x270>)
 8001532:	4a71      	ldr	r2, [pc, #452]	@ (80016f8 <main+0x274>)
 8001534:	621a      	str	r2, [r3, #32]
  g_j1.tau_max = 0.8f;
 8001536:	4b6f      	ldr	r3, [pc, #444]	@ (80016f4 <main+0x270>)
 8001538:	4a70      	ldr	r2, [pc, #448]	@ (80016fc <main+0x278>)
 800153a:	62da      	str	r2, [r3, #44]	@ 0x2c

  g_j1.q_db        = 0.015f; // 1 deg
 800153c:	4b6d      	ldr	r3, [pc, #436]	@ (80016f4 <main+0x270>)
 800153e:	4a6e      	ldr	r2, [pc, #440]	@ (80016f8 <main+0x274>)
 8001540:	635a      	str	r2, [r3, #52]	@ 0x34
  g_j1.q_hold_band = 0.020f;
 8001542:	4b6c      	ldr	r3, [pc, #432]	@ (80016f4 <main+0x270>)
 8001544:	4a6e      	ldr	r2, [pc, #440]	@ (8001700 <main+0x27c>)
 8001546:	639a      	str	r2, [r3, #56]	@ 0x38
  g_j1.qd_alpha    = 0.05f;
 8001548:	4b6a      	ldr	r3, [pc, #424]	@ (80016f4 <main+0x270>)
 800154a:	4a6e      	ldr	r2, [pc, #440]	@ (8001704 <main+0x280>)
 800154c:	641a      	str	r2, [r3, #64]	@ 0x40
  g_j1.tau_rate_limit = 10.0f;
 800154e:	4b69      	ldr	r3, [pc, #420]	@ (80016f4 <main+0x270>)
 8001550:	4a6d      	ldr	r2, [pc, #436]	@ (8001708 <main+0x284>)
 8001552:	645a      	str	r2, [r3, #68]	@ 0x44

  g_j1.torque_sign = -1; // 如果方向反
 8001554:	4b67      	ldr	r3, [pc, #412]	@ (80016f4 <main+0x270>)
 8001556:	f04f 32ff 	mov.w	r2, #4294967295
 800155a:	64da      	str	r2, [r3, #76]	@ 0x4c

  // ODrive state
  odrive_can_clear_errors(&g_od1);
 800155c:	4863      	ldr	r0, [pc, #396]	@ (80016ec <main+0x268>)
 800155e:	f000 f993 	bl	8001888 <odrive_can_clear_errors>
  HAL_Delay(20);
 8001562:	2014      	movs	r0, #20
 8001564:	f001 f8f8 	bl	8002758 <HAL_Delay>

  odrive_can_set_axis_state(&g_od1, AXIS_STATE_CLOSED_LOOP);
 8001568:	2108      	movs	r1, #8
 800156a:	4860      	ldr	r0, [pc, #384]	@ (80016ec <main+0x268>)
 800156c:	f000 f9a9 	bl	80018c2 <odrive_can_set_axis_state>
  HAL_Delay(100);
 8001570:	2064      	movs	r0, #100	@ 0x64
 8001572:	f001 f8f1 	bl	8002758 <HAL_Delay>

  odrive_can_set_controller_mode(&g_od1, CONTROL_MODE_TORQUE, INPUT_MODE_PASSTHROUGH);
 8001576:	2201      	movs	r2, #1
 8001578:	2101      	movs	r1, #1
 800157a:	485c      	ldr	r0, [pc, #368]	@ (80016ec <main+0x268>)
 800157c:	f000 f9ce 	bl	800191c <odrive_can_set_controller_mode>
  HAL_Delay(100);
 8001580:	2064      	movs	r0, #100	@ 0x64
 8001582:	f001 f8e9 	bl	8002758 <HAL_Delay>

  // zero
  uint8_t e = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	70fb      	strb	r3, [r7, #3]
  uint16_t raw0 = as5047p_read_angle_raw14(&g_enc1, &e);
 800158a:	1cfb      	adds	r3, r7, #3
 800158c:	4619      	mov	r1, r3
 800158e:	4854      	ldr	r0, [pc, #336]	@ (80016e0 <main+0x25c>)
 8001590:	f7ff f998 	bl	80008c4 <as5047p_read_angle_raw14>
 8001594:	4603      	mov	r3, r0
 8001596:	82fb      	strh	r3, [r7, #22]
  if (e == 0) {
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d105      	bne.n	80015aa <main+0x126>
      joint_mit_zero_here(&g_j1, (int32_t)raw0);
 800159e:	8afb      	ldrh	r3, [r7, #22]
 80015a0:	4619      	mov	r1, r3
 80015a2:	4854      	ldr	r0, [pc, #336]	@ (80016f4 <main+0x270>)
 80015a4:	f7ff fe55 	bl	8001252 <joint_mit_zero_here>
 80015a8:	e00b      	b.n	80015c2 <main+0x13e>
  } else {
      const char *msg = "[WARN] encoder zero failed\r\n";
 80015aa:	4b58      	ldr	r3, [pc, #352]	@ (800170c <main+0x288>)
 80015ac:	613b      	str	r3, [r7, #16]
      HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 50);
 80015ae:	6938      	ldr	r0, [r7, #16]
 80015b0:	f7fe fefe 	bl	80003b0 <strlen>
 80015b4:	4603      	mov	r3, r0
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	2332      	movs	r3, #50	@ 0x32
 80015ba:	6939      	ldr	r1, [r7, #16]
 80015bc:	4854      	ldr	r0, [pc, #336]	@ (8001710 <main+0x28c>)
 80015be:	f009 f9e3 	bl	800a988 <HAL_UART_Transmit>
  }

  // 5) start 1kHz tick
  HAL_TIM_Base_Start_IT(&htim2);
 80015c2:	4854      	ldr	r0, [pc, #336]	@ (8001714 <main+0x290>)
 80015c4:	f008 fcde 	bl	8009f84 <HAL_TIM_Base_Start_IT>

  const char *boot = "\r\n[H725] Joint1 MIT: AS5047P + MiniODrive torque @1kHz\r\n";
 80015c8:	4b53      	ldr	r3, [pc, #332]	@ (8001718 <main+0x294>)
 80015ca:	60fb      	str	r3, [r7, #12]
  HAL_UART_Transmit(&huart1, (uint8_t*)boot, (uint16_t)strlen(boot), 100);
 80015cc:	68f8      	ldr	r0, [r7, #12]
 80015ce:	f7fe feef 	bl	80003b0 <strlen>
 80015d2:	4603      	mov	r3, r0
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	2364      	movs	r3, #100	@ 0x64
 80015d8:	68f9      	ldr	r1, [r7, #12]
 80015da:	484d      	ldr	r0, [pc, #308]	@ (8001710 <main+0x28c>)
 80015dc:	f009 f9d4 	bl	800a988 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_tick = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61fb      	str	r3, [r7, #28]
  uint32_t print_ctr = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]

  while (1)
  {
      if (!g_tick_flag) continue;
 80015e8:	4b4c      	ldr	r3, [pc, #304]	@ (800171c <main+0x298>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d06f      	beq.n	80016d2 <main+0x24e>
      g_tick_flag = 0;
 80015f2:	4b4a      	ldr	r3, [pc, #296]	@ (800171c <main+0x298>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]

      if (g_tick_1khz == last_tick) continue;
 80015f8:	4b49      	ldr	r3, [pc, #292]	@ (8001720 <main+0x29c>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	69fa      	ldr	r2, [r7, #28]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d069      	beq.n	80016d6 <main+0x252>
      last_tick = g_tick_1khz;
 8001602:	4b47      	ldr	r3, [pc, #284]	@ (8001720 <main+0x29c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	61fb      	str	r3, [r7, #28]

      uint8_t e = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	70bb      	strb	r3, [r7, #2]
      uint16_t raw = as5047p_read_angle_raw14(&g_enc1, &e);
 800160c:	1cbb      	adds	r3, r7, #2
 800160e:	4619      	mov	r1, r3
 8001610:	4833      	ldr	r0, [pc, #204]	@ (80016e0 <main+0x25c>)
 8001612:	f7ff f957 	bl	80008c4 <as5047p_read_angle_raw14>
 8001616:	4603      	mov	r3, r0
 8001618:	817b      	strh	r3, [r7, #10]

      if (e == 0 && g_j1.zero_valid) {
 800161a:	78bb      	ldrb	r3, [r7, #2]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d112      	bne.n	8001646 <main+0x1c2>
 8001620:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <main+0x270>)
 8001622:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001626:	2b00      	cmp	r3, #0
 8001628:	d00d      	beq.n	8001646 <main+0x1c2>
          joint_mit_step_1khz(&g_j1, (int32_t)raw);
 800162a:	897b      	ldrh	r3, [r7, #10]
 800162c:	4619      	mov	r1, r3
 800162e:	4831      	ldr	r0, [pc, #196]	@ (80016f4 <main+0x270>)
 8001630:	f7ff fe32 	bl	8001298 <joint_mit_step_1khz>
          odrive_can_set_input_torque(&g_od1, g_j1.tau);
 8001634:	4b2f      	ldr	r3, [pc, #188]	@ (80016f4 <main+0x270>)
 8001636:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800163a:	eeb0 0a67 	vmov.f32	s0, s15
 800163e:	482b      	ldr	r0, [pc, #172]	@ (80016ec <main+0x268>)
 8001640:	f000 f9a4 	bl	800198c <odrive_can_set_input_torque>
 8001644:	e004      	b.n	8001650 <main+0x1cc>
      } else {
          odrive_can_set_input_torque(&g_od1, 0.0f);
 8001646:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8001724 <main+0x2a0>
 800164a:	4828      	ldr	r0, [pc, #160]	@ (80016ec <main+0x268>)
 800164c:	f000 f99e 	bl	800198c <odrive_can_set_input_torque>
      }

      if (++print_ctr >= PRINT_DIV) {
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	3301      	adds	r3, #1
 8001654:	61bb      	str	r3, [r7, #24]
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	2b63      	cmp	r3, #99	@ 0x63
 800165a:	d9c5      	bls.n	80015e8 <main+0x164>
          print_ctr = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	61bb      	str	r3, [r7, #24]
          //common debug:
          int n = snprintf(uart_buf, sizeof(uart_buf),
 8001660:	4b2f      	ldr	r3, [pc, #188]	@ (8001720 <main+0x29c>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	897b      	ldrh	r3, [r7, #10]
              "[t=%lu] raw=%u q=%ldmrad qd=%ldmrad/s tau=%ldmNm err=%u\r\n",
              (unsigned long)g_tick_1khz,
              (unsigned)raw,
              (long)(g_j1.q * 1000.0f),
 8001666:	4923      	ldr	r1, [pc, #140]	@ (80016f4 <main+0x270>)
 8001668:	edd1 7a02 	vldr	s15, [r1, #8]
 800166c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001728 <main+0x2a4>
 8001670:	ee67 7a87 	vmul.f32	s15, s15, s14
          int n = snprintf(uart_buf, sizeof(uart_buf),
 8001674:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001678:	ee17 0a90 	vmov	r0, s15
              (long)(g_j1.qd * 1000.0f),
 800167c:	491d      	ldr	r1, [pc, #116]	@ (80016f4 <main+0x270>)
 800167e:	edd1 7a04 	vldr	s15, [r1, #16]
 8001682:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001728 <main+0x2a4>
 8001686:	ee67 7a87 	vmul.f32	s15, s15, s14
          int n = snprintf(uart_buf, sizeof(uart_buf),
 800168a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168e:	ee17 4a90 	vmov	r4, s15
              (long)(g_j1.tau * 1000.0f),
 8001692:	4918      	ldr	r1, [pc, #96]	@ (80016f4 <main+0x270>)
 8001694:	edd1 7a0a 	vldr	s15, [r1, #40]	@ 0x28
 8001698:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001728 <main+0x2a4>
 800169c:	ee67 7a87 	vmul.f32	s15, s15, s14
          int n = snprintf(uart_buf, sizeof(uart_buf),
 80016a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016a4:	ee17 5a90 	vmov	r5, s15
 80016a8:	78b9      	ldrb	r1, [r7, #2]
 80016aa:	9104      	str	r1, [sp, #16]
 80016ac:	9503      	str	r5, [sp, #12]
 80016ae:	9402      	str	r4, [sp, #8]
 80016b0:	9001      	str	r0, [sp, #4]
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	4613      	mov	r3, r2
 80016b6:	4a1d      	ldr	r2, [pc, #116]	@ (800172c <main+0x2a8>)
 80016b8:	21a0      	movs	r1, #160	@ 0xa0
 80016ba:	481d      	ldr	r0, [pc, #116]	@ (8001730 <main+0x2ac>)
 80016bc:	f00b fcc8 	bl	800d050 <sniprintf>
 80016c0:	6078      	str	r0, [r7, #4]
          /*
          int n = snprintf(uart_buf, sizeof(uart_buf),
              "raw=%u \r\n",
              (unsigned)raw);
*/
          HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, (uint16_t)n, 100);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	2364      	movs	r3, #100	@ 0x64
 80016c8:	4919      	ldr	r1, [pc, #100]	@ (8001730 <main+0x2ac>)
 80016ca:	4811      	ldr	r0, [pc, #68]	@ (8001710 <main+0x28c>)
 80016cc:	f009 f95c 	bl	800a988 <HAL_UART_Transmit>
 80016d0:	e78a      	b.n	80015e8 <main+0x164>
      if (!g_tick_flag) continue;
 80016d2:	bf00      	nop
 80016d4:	e788      	b.n	80015e8 <main+0x164>
      if (g_tick_1khz == last_tick) continue;
 80016d6:	bf00      	nop
  {
 80016d8:	e786      	b.n	80015e8 <main+0x164>
 80016da:	bf00      	nop
 80016dc:	58020800 	.word	0x58020800
 80016e0:	240003fc 	.word	0x240003fc
 80016e4:	2400046c 	.word	0x2400046c
 80016e8:	58021000 	.word	0x58021000
 80016ec:	24000408 	.word	0x24000408
 80016f0:	24000210 	.word	0x24000210
 80016f4:	24000410 	.word	0x24000410
 80016f8:	3c75c28f 	.word	0x3c75c28f
 80016fc:	3f4ccccd 	.word	0x3f4ccccd
 8001700:	3ca3d70a 	.word	0x3ca3d70a
 8001704:	3d4ccccd 	.word	0x3d4ccccd
 8001708:	41200000 	.word	0x41200000
 800170c:	0800f210 	.word	0x0800f210
 8001710:	240006bc 	.word	0x240006bc
 8001714:	24000670 	.word	0x24000670
 8001718:	0800f230 	.word	0x0800f230
 800171c:	24000358 	.word	0x24000358
 8001720:	24000354 	.word	0x24000354
 8001724:	00000000 	.word	0x00000000
 8001728:	447a0000 	.word	0x447a0000
 800172c:	0800f26c 	.word	0x0800f26c
 8001730:	2400035c 	.word	0x2400035c

08001734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b09c      	sub	sp, #112	@ 0x70
 8001738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800173e:	224c      	movs	r2, #76	@ 0x4c
 8001740:	2100      	movs	r1, #0
 8001742:	4618      	mov	r0, r3
 8001744:	f00b fcfd 	bl	800d142 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	2220      	movs	r2, #32
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f00b fcf7 	bl	800d142 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001754:	2002      	movs	r0, #2
 8001756:	f004 fefb 	bl	8006550 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800175a:	2300      	movs	r3, #0
 800175c:	603b      	str	r3, [r7, #0]
 800175e:	4b2b      	ldr	r3, [pc, #172]	@ (800180c <SystemClock_Config+0xd8>)
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	4a2a      	ldr	r2, [pc, #168]	@ (800180c <SystemClock_Config+0xd8>)
 8001764:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001768:	6193      	str	r3, [r2, #24]
 800176a:	4b28      	ldr	r3, [pc, #160]	@ (800180c <SystemClock_Config+0xd8>)
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001776:	bf00      	nop
 8001778:	4b24      	ldr	r3, [pc, #144]	@ (800180c <SystemClock_Config+0xd8>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001780:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001784:	d1f8      	bne.n	8001778 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001786:	2301      	movs	r3, #1
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800178a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800178e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001790:	2302      	movs	r3, #2
 8001792:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001794:	2302      	movs	r3, #2
 8001796:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001798:	2302      	movs	r3, #2
 800179a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 800179c:	2328      	movs	r3, #40	@ 0x28
 800179e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80017a0:	2301      	movs	r3, #1
 80017a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80017a4:	2306      	movs	r3, #6
 80017a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017a8:	2302      	movs	r3, #2
 80017aa:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80017ac:	230c      	movs	r3, #12
 80017ae:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80017b0:	2300      	movs	r3, #0
 80017b2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017bc:	4618      	mov	r0, r3
 80017be:	f004 ff01 	bl	80065c4 <HAL_RCC_OscConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017c8:	f000 f83e 	bl	8001848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017cc:	233f      	movs	r3, #63	@ 0x3f
 80017ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d0:	2303      	movs	r3, #3
 80017d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80017d8:	2308      	movs	r3, #8
 80017da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80017dc:	2340      	movs	r3, #64	@ 0x40
 80017de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80017e0:	2340      	movs	r3, #64	@ 0x40
 80017e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80017e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017e8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80017ea:	2340      	movs	r3, #64	@ 0x40
 80017ec:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017ee:	1d3b      	adds	r3, r7, #4
 80017f0:	2103      	movs	r1, #3
 80017f2:	4618      	mov	r0, r3
 80017f4:	f005 fac0 	bl	8006d78 <HAL_RCC_ClockConfig>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80017fe:	f000 f823 	bl	8001848 <Error_Handler>
  }
}
 8001802:	bf00      	nop
 8001804:	3770      	adds	r7, #112	@ 0x70
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	58024800 	.word	0x58024800

08001810 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001820:	d107      	bne.n	8001832 <HAL_TIM_PeriodElapsedCallback+0x22>
	g_tick_1khz++;
 8001822:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	3301      	adds	r3, #1
 8001828:	4a05      	ldr	r2, [pc, #20]	@ (8001840 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800182a:	6013      	str	r3, [r2, #0]
	g_tick_flag = 1;
 800182c:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800182e:	2201      	movs	r2, #1
 8001830:	701a      	strb	r2, [r3, #0]
  }
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	24000354 	.word	0x24000354
 8001844:	24000358 	.word	0x24000358

08001848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800184c:	b672      	cpsid	i
}
 800184e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <Error_Handler+0x8>

08001854 <odrive_build_id>:
#define CMD_SET_AXIS_STATE       0x07
#define CMD_SET_CONTROLLER_MODE  0x0B
#define CMD_SET_INPUT_TORQUE     0x0E
#define CMD_CLEAR_ERRORS         0x18

static inline uint16_t odrive_build_id(uint8_t node_id, uint8_t cmd_id) {
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	460a      	mov	r2, r1
 800185e:	71fb      	strb	r3, [r7, #7]
 8001860:	4613      	mov	r3, r2
 8001862:	71bb      	strb	r3, [r7, #6]
    return ((uint16_t)node_id << 5) | (cmd_id & 0x1F);
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	b21b      	sxth	r3, r3
 8001868:	015b      	lsls	r3, r3, #5
 800186a:	b21a      	sxth	r2, r3
 800186c:	79bb      	ldrb	r3, [r7, #6]
 800186e:	b21b      	sxth	r3, r3
 8001870:	f003 031f 	and.w	r3, r3, #31
 8001874:	b21b      	sxth	r3, r3
 8001876:	4313      	orrs	r3, r2
 8001878:	b21b      	sxth	r3, r3
 800187a:	b29b      	uxth	r3, r3
}
 800187c:	4618      	mov	r0, r3
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <odrive_can_clear_errors>:

void odrive_can_clear_errors(ODriveCan *od) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    uint8_t data[8] = {0};
 8001890:	f107 030c 	add.w	r3, r7, #12
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
    uint16_t id = odrive_build_id(od->node_id, CMD_CLEAR_ERRORS);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	791b      	ldrb	r3, [r3, #4]
 800189e:	2118      	movs	r1, #24
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ffd7 	bl	8001854 <odrive_build_id>
 80018a6:	4603      	mov	r3, r0
 80018a8:	82fb      	strh	r3, [r7, #22]
    // DLC=0 才是正确的“空 payload”命令
    fdcanx_send_data(od->hcan, id, data, 0);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	f107 020c 	add.w	r2, r7, #12
 80018b2:	8af9      	ldrh	r1, [r7, #22]
 80018b4:	2300      	movs	r3, #0
 80018b6:	f7ff f861 	bl	800097c <fdcanx_send_data>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <odrive_can_set_axis_state>:

void odrive_can_set_axis_state(ODriveCan *od, uint32_t state) {
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b086      	sub	sp, #24
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
    uint8_t data[8] = {0};
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
    data[0] = (uint8_t)(state & 0xFF);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)((state >> 8) & 0xFF);
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	0a1b      	lsrs	r3, r3, #8
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	737b      	strb	r3, [r7, #13]
    data[2] = (uint8_t)((state >> 16) & 0xFF);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	0c1b      	lsrs	r3, r3, #16
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	73bb      	strb	r3, [r7, #14]
    data[3] = (uint8_t)((state >> 24) & 0xFF);
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	0e1b      	lsrs	r3, r3, #24
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	73fb      	strb	r3, [r7, #15]

    uint16_t id = odrive_build_id(od->node_id, CMD_SET_AXIS_STATE);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	791b      	ldrb	r3, [r3, #4]
 80018f8:	2107      	movs	r1, #7
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ffaa 	bl	8001854 <odrive_build_id>
 8001900:	4603      	mov	r3, r0
 8001902:	82fb      	strh	r3, [r7, #22]
    fdcanx_send_data(od->hcan, id, data, 4);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6818      	ldr	r0, [r3, #0]
 8001908:	f107 020c 	add.w	r2, r7, #12
 800190c:	8af9      	ldrh	r1, [r7, #22]
 800190e:	2304      	movs	r3, #4
 8001910:	f7ff f834 	bl	800097c <fdcanx_send_data>
}
 8001914:	bf00      	nop
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <odrive_can_set_controller_mode>:

void odrive_can_set_controller_mode(ODriveCan *od, uint32_t control_mode, uint32_t input_mode) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b088      	sub	sp, #32
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
    uint8_t data[8];

    data[0] = (uint8_t)(control_mode & 0xFF);
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	753b      	strb	r3, [r7, #20]
    data[1] = (uint8_t)((control_mode >> 8) & 0xFF);
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	0a1b      	lsrs	r3, r3, #8
 8001932:	b2db      	uxtb	r3, r3
 8001934:	757b      	strb	r3, [r7, #21]
    data[2] = (uint8_t)((control_mode >> 16) & 0xFF);
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	0c1b      	lsrs	r3, r3, #16
 800193a:	b2db      	uxtb	r3, r3
 800193c:	75bb      	strb	r3, [r7, #22]
    data[3] = (uint8_t)((control_mode >> 24) & 0xFF);
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	0e1b      	lsrs	r3, r3, #24
 8001942:	b2db      	uxtb	r3, r3
 8001944:	75fb      	strb	r3, [r7, #23]

    data[4] = (uint8_t)(input_mode & 0xFF);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	763b      	strb	r3, [r7, #24]
    data[5] = (uint8_t)((input_mode >> 8) & 0xFF);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	0a1b      	lsrs	r3, r3, #8
 8001950:	b2db      	uxtb	r3, r3
 8001952:	767b      	strb	r3, [r7, #25]
    data[6] = (uint8_t)((input_mode >> 16) & 0xFF);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	0c1b      	lsrs	r3, r3, #16
 8001958:	b2db      	uxtb	r3, r3
 800195a:	76bb      	strb	r3, [r7, #26]
    data[7] = (uint8_t)((input_mode >> 24) & 0xFF);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	0e1b      	lsrs	r3, r3, #24
 8001960:	b2db      	uxtb	r3, r3
 8001962:	76fb      	strb	r3, [r7, #27]

    uint16_t id = odrive_build_id(od->node_id, CMD_SET_CONTROLLER_MODE);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	791b      	ldrb	r3, [r3, #4]
 8001968:	210b      	movs	r1, #11
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff ff72 	bl	8001854 <odrive_build_id>
 8001970:	4603      	mov	r3, r0
 8001972:	83fb      	strh	r3, [r7, #30]
    fdcanx_send_data(od->hcan, id, data, 8);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	f107 0214 	add.w	r2, r7, #20
 800197c:	8bf9      	ldrh	r1, [r7, #30]
 800197e:	2308      	movs	r3, #8
 8001980:	f7fe fffc 	bl	800097c <fdcanx_send_data>
}
 8001984:	bf00      	nop
 8001986:	3720      	adds	r7, #32
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <odrive_can_set_input_torque>:

void odrive_can_set_input_torque(ODriveCan *od, float tau_nm) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	ed87 0a00 	vstr	s0, [r7]
    uint8_t data[8] = {0};
 8001998:	f107 030c 	add.w	r3, r7, #12
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
    union { float f; uint8_t b[4]; } u;
    u.f = tau_nm;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	60bb      	str	r3, [r7, #8]

    data[0] = u.b[0];
 80019a6:	7a3b      	ldrb	r3, [r7, #8]
 80019a8:	733b      	strb	r3, [r7, #12]
    data[1] = u.b[1];
 80019aa:	7a7b      	ldrb	r3, [r7, #9]
 80019ac:	737b      	strb	r3, [r7, #13]
    data[2] = u.b[2];
 80019ae:	7abb      	ldrb	r3, [r7, #10]
 80019b0:	73bb      	strb	r3, [r7, #14]
    data[3] = u.b[3];
 80019b2:	7afb      	ldrb	r3, [r7, #11]
 80019b4:	73fb      	strb	r3, [r7, #15]

    uint16_t id = odrive_build_id(od->node_id, CMD_SET_INPUT_TORQUE);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	791b      	ldrb	r3, [r3, #4]
 80019ba:	210e      	movs	r1, #14
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ff49 	bl	8001854 <odrive_build_id>
 80019c2:	4603      	mov	r3, r0
 80019c4:	82fb      	strh	r3, [r7, #22]
    fdcanx_send_data(od->hcan, id, data, 4);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	f107 020c 	add.w	r2, r7, #12
 80019ce:	8af9      	ldrh	r1, [r7, #22]
 80019d0:	2304      	movs	r3, #4
 80019d2:	f7fe ffd3 	bl	800097c <fdcanx_send_data>
}
 80019d6:	bf00      	nop
 80019d8:	3718      	adds	r7, #24
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019e4:	4b28      	ldr	r3, [pc, #160]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 80019e6:	4a29      	ldr	r2, [pc, #164]	@ (8001a8c <MX_SPI1_Init+0xac>)
 80019e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ea:	4b27      	ldr	r3, [pc, #156]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 80019ec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80019f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019f2:	4b25      	ldr	r3, [pc, #148]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019f8:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 80019fa:	2207      	movs	r2, #7
 80019fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019fe:	4b22      	ldr	r3, [pc, #136]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a04:	4b20      	ldr	r3, [pc, #128]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a06:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a0a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a0e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a12:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001a14:	4b1c      	ldr	r3, [pc, #112]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a16:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8001a1a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a22:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a28:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a34:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a3a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001a3c:	4b12      	ldr	r3, [pc, #72]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001a60:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001a66:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a72:	4805      	ldr	r0, [pc, #20]	@ (8001a88 <MX_SPI1_Init+0xa8>)
 8001a74:	f007 face 	bl	8009014 <HAL_SPI_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8001a7e:	f7ff fee3 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	2400046c 	.word	0x2400046c
 8001a8c:	40013000 	.word	0x40013000

08001a90 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001a94:	4b28      	ldr	r3, [pc, #160]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001a96:	4a29      	ldr	r2, [pc, #164]	@ (8001b3c <MX_SPI2_Init+0xac>)
 8001a98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a9a:	4b27      	ldr	r3, [pc, #156]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001a9c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001aa0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001aa2:	4b25      	ldr	r3, [pc, #148]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aa8:	4b23      	ldr	r3, [pc, #140]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001aaa:	2207      	movs	r2, #7
 8001aac:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001aae:	4b22      	ldr	r3, [pc, #136]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ab0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ab4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ab6:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ab8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001abc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001abe:	4b1e      	ldr	r3, [pc, #120]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ac0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ac4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ac8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001acc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ada:	4b17      	ldr	r3, [pc, #92]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001ae0:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ae6:	4b14      	ldr	r3, [pc, #80]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001ae8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aec:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001aee:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001af4:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001afa:	4b0f      	ldr	r3, [pc, #60]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001b00:	4b0d      	ldr	r3, [pc, #52]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001b06:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001b12:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001b18:	4b07      	ldr	r3, [pc, #28]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001b1e:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b24:	4804      	ldr	r0, [pc, #16]	@ (8001b38 <MX_SPI2_Init+0xa8>)
 8001b26:	f007 fa75 	bl	8009014 <HAL_SPI_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8001b30:	f7ff fe8a 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	240004f4 	.word	0x240004f4
 8001b3c:	40003800 	.word	0x40003800

08001b40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b0bc      	sub	sp, #240	@ 0xf0
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b58:	f107 0320 	add.w	r3, r7, #32
 8001b5c:	22b8      	movs	r2, #184	@ 0xb8
 8001b5e:	2100      	movs	r1, #0
 8001b60:	4618      	mov	r0, r3
 8001b62:	f00b faee 	bl	800d142 <memset>
  if(spiHandle->Instance==SPI1)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4aa2      	ldr	r2, [pc, #648]	@ (8001df4 <HAL_SPI_MspInit+0x2b4>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d169      	bne.n	8001c44 <HAL_SPI_MspInit+0x104>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001b70:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b74:	f04f 0300 	mov.w	r3, #0
 8001b78:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b80:	f107 0320 	add.w	r3, r7, #32
 8001b84:	4618      	mov	r0, r3
 8001b86:	f005 fc83 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001b90:	f7ff fe5a 	bl	8001848 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b94:	4b98      	ldr	r3, [pc, #608]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001b96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b9a:	4a97      	ldr	r2, [pc, #604]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001b9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ba0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ba4:	4b94      	ldr	r3, [pc, #592]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001ba6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001baa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bae:	61fb      	str	r3, [r7, #28]
 8001bb0:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bb2:	4b91      	ldr	r3, [pc, #580]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001bb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bb8:	4a8f      	ldr	r2, [pc, #572]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001bba:	f043 0308 	orr.w	r3, r3, #8
 8001bbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bc2:	4b8d      	ldr	r3, [pc, #564]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001bc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	61bb      	str	r3, [r7, #24]
 8001bce:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd0:	4b89      	ldr	r3, [pc, #548]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bd6:	4a88      	ldr	r2, [pc, #544]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001bd8:	f043 0302 	orr.w	r3, r3, #2
 8001bdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001be0:	4b85      	ldr	r3, [pc, #532]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB4(NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bee:	2380      	movs	r3, #128	@ 0x80
 8001bf0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c00:	2303      	movs	r3, #3
 8001c02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c06:	2305      	movs	r3, #5
 8001c08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c0c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c10:	4619      	mov	r1, r3
 8001c12:	487a      	ldr	r0, [pc, #488]	@ (8001dfc <HAL_SPI_MspInit+0x2bc>)
 8001c14:	f004 fada 	bl	80061cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001c18:	2318      	movs	r3, #24
 8001c1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c30:	2305      	movs	r3, #5
 8001c32:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c36:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4870      	ldr	r0, [pc, #448]	@ (8001e00 <HAL_SPI_MspInit+0x2c0>)
 8001c3e:	f004 fac5 	bl	80061cc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001c42:	e0d3      	b.n	8001dec <HAL_SPI_MspInit+0x2ac>
  else if(spiHandle->Instance==SPI2)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a6e      	ldr	r2, [pc, #440]	@ (8001e04 <HAL_SPI_MspInit+0x2c4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	f040 80ce 	bne.w	8001dec <HAL_SPI_MspInit+0x2ac>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001c50:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c60:	f107 0320 	add.w	r3, r7, #32
 8001c64:	4618      	mov	r0, r3
 8001c66:	f005 fc13 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <HAL_SPI_MspInit+0x134>
      Error_Handler();
 8001c70:	f7ff fdea 	bl	8001848 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c74:	4b60      	ldr	r3, [pc, #384]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001c76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c7a:	4a5f      	ldr	r2, [pc, #380]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001c7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c84:	4b5c      	ldr	r3, [pc, #368]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001c86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c92:	4b59      	ldr	r3, [pc, #356]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c98:	4a57      	ldr	r2, [pc, #348]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001c9a:	f043 0304 	orr.w	r3, r3, #4
 8001c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca2:	4b55      	ldr	r3, [pc, #340]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb0:	4b51      	ldr	r3, [pc, #324]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cb6:	4a50      	ldr	r2, [pc, #320]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cc0:	4b4d      	ldr	r3, [pc, #308]	@ (8001df8 <HAL_SPI_MspInit+0x2b8>)
 8001cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	60bb      	str	r3, [r7, #8]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001cce:	2306      	movs	r3, #6
 8001cd0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ce6:	2305      	movs	r3, #5
 8001ce8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4845      	ldr	r0, [pc, #276]	@ (8001e08 <HAL_SPI_MspInit+0x2c8>)
 8001cf4:	f004 fa6a 	bl	80061cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cf8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cfc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d12:	2305      	movs	r3, #5
 8001d14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d18:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4838      	ldr	r0, [pc, #224]	@ (8001e00 <HAL_SPI_MspInit+0x2c0>)
 8001d20:	f004 fa54 	bl	80061cc <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream0;
 8001d24:	4b39      	ldr	r3, [pc, #228]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d26:	4a3a      	ldr	r2, [pc, #232]	@ (8001e10 <HAL_SPI_MspInit+0x2d0>)
 8001d28:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001d2a:	4b38      	ldr	r3, [pc, #224]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d2c:	2227      	movs	r2, #39	@ 0x27
 8001d2e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d30:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d36:	4b35      	ldr	r3, [pc, #212]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d3c:	4b33      	ldr	r3, [pc, #204]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d42:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d44:	4b31      	ldr	r3, [pc, #196]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d4a:	4b30      	ldr	r3, [pc, #192]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001d50:	4b2e      	ldr	r3, [pc, #184]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001d56:	4b2d      	ldr	r3, [pc, #180]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d58:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001d5c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001d64:	4829      	ldr	r0, [pc, #164]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d66:	f000 fe41 	bl	80029ec <HAL_DMA_Init>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <HAL_SPI_MspInit+0x234>
      Error_Handler();
 8001d70:	f7ff fd6a 	bl	8001848 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a25      	ldr	r2, [pc, #148]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d78:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001d7a:	4a24      	ldr	r2, [pc, #144]	@ (8001e0c <HAL_SPI_MspInit+0x2cc>)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8001d80:	4b24      	ldr	r3, [pc, #144]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001d82:	4a25      	ldr	r2, [pc, #148]	@ (8001e18 <HAL_SPI_MspInit+0x2d8>)
 8001d84:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001d86:	4b23      	ldr	r3, [pc, #140]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001d88:	2228      	movs	r2, #40	@ 0x28
 8001d8a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d8c:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001d8e:	2240      	movs	r2, #64	@ 0x40
 8001d90:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d92:	4b20      	ldr	r3, [pc, #128]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d98:	4b1e      	ldr	r3, [pc, #120]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001d9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d9e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001da0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001da6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001dac:	4b19      	ldr	r3, [pc, #100]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001db2:	4b18      	ldr	r3, [pc, #96]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001db4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001db8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dba:	4b16      	ldr	r3, [pc, #88]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001dc0:	4814      	ldr	r0, [pc, #80]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001dc2:	f000 fe13 	bl	80029ec <HAL_DMA_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <HAL_SPI_MspInit+0x290>
      Error_Handler();
 8001dcc:	f7ff fd3c 	bl	8001848 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a10      	ldr	r2, [pc, #64]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001dd4:	679a      	str	r2, [r3, #120]	@ 0x78
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8001e14 <HAL_SPI_MspInit+0x2d4>)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2105      	movs	r1, #5
 8001de0:	2024      	movs	r0, #36	@ 0x24
 8001de2:	f000 fdce 	bl	8002982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001de6:	2024      	movs	r0, #36	@ 0x24
 8001de8:	f000 fde5 	bl	80029b6 <HAL_NVIC_EnableIRQ>
}
 8001dec:	bf00      	nop
 8001dee:	37f0      	adds	r7, #240	@ 0xf0
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40013000 	.word	0x40013000
 8001df8:	58024400 	.word	0x58024400
 8001dfc:	58020c00 	.word	0x58020c00
 8001e00:	58020400 	.word	0x58020400
 8001e04:	40003800 	.word	0x40003800
 8001e08:	58020800 	.word	0x58020800
 8001e0c:	2400057c 	.word	0x2400057c
 8001e10:	40020010 	.word	0x40020010
 8001e14:	240005f4 	.word	0x240005f4
 8001e18:	40020028 	.word	0x40020028

08001e1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e22:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <HAL_MspInit+0x30>)
 8001e24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e28:	4a08      	ldr	r2, [pc, #32]	@ (8001e4c <HAL_MspInit+0x30>)
 8001e2a:	f043 0302 	orr.w	r3, r3, #2
 8001e2e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e32:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_MspInit+0x30>)
 8001e34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	607b      	str	r3, [r7, #4]
 8001e3e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	58024400 	.word	0x58024400

08001e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e54:	bf00      	nop
 8001e56:	e7fd      	b.n	8001e54 <NMI_Handler+0x4>

08001e58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e5c:	bf00      	nop
 8001e5e:	e7fd      	b.n	8001e5c <HardFault_Handler+0x4>

08001e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <MemManage_Handler+0x4>

08001e68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e6c:	bf00      	nop
 8001e6e:	e7fd      	b.n	8001e6c <BusFault_Handler+0x4>

08001e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <UsageFault_Handler+0x4>

08001e78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e86:	b480      	push	{r7}
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea6:	f000 fc37 	bl	8002718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001eb4:	4802      	ldr	r0, [pc, #8]	@ (8001ec0 <DMA1_Stream0_IRQHandler+0x10>)
 8001eb6:	f001 fe55 	bl	8003b64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	2400057c 	.word	0x2400057c

08001ec4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <DMA1_Stream1_IRQHandler+0x10>)
 8001eca:	f001 fe4b 	bl	8003b64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	240005f4 	.word	0x240005f4

08001ed8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <FDCAN1_IT0_IRQHandler+0x10>)
 8001ede:	f003 fc67 	bl	80057b0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	24000210 	.word	0x24000210

08001eec <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <FDCAN1_IT1_IRQHandler+0x10>)
 8001ef2:	f003 fc5d 	bl	80057b0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	24000210 	.word	0x24000210

08001f00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f04:	4802      	ldr	r0, [pc, #8]	@ (8001f10 <TIM2_IRQHandler+0x10>)
 8001f06:	f008 f8c3 	bl	800a090 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	24000670 	.word	0x24000670

08001f14 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001f18:	4802      	ldr	r0, [pc, #8]	@ (8001f24 <SPI2_IRQHandler+0x10>)
 8001f1a:	f007 fcd9 	bl	80098d0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	240004f4 	.word	0x240004f4

08001f28 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001f2c:	4802      	ldr	r0, [pc, #8]	@ (8001f38 <USART10_IRQHandler+0x10>)
 8001f2e:	f008 fdb9 	bl	800aaa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	24000750 	.word	0x24000750

08001f3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return 1;
 8001f40:	2301      	movs	r3, #1
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <_kill>:

int _kill(int pid, int sig)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f56:	f00b f947 	bl	800d1e8 <__errno>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2216      	movs	r2, #22
 8001f5e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <_exit>:

void _exit (int status)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f74:	f04f 31ff 	mov.w	r1, #4294967295
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7ff ffe7 	bl	8001f4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f7e:	bf00      	nop
 8001f80:	e7fd      	b.n	8001f7e <_exit+0x12>

08001f82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b086      	sub	sp, #24
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	e00a      	b.n	8001faa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f94:	f3af 8000 	nop.w
 8001f98:	4601      	mov	r1, r0
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	1c5a      	adds	r2, r3, #1
 8001f9e:	60ba      	str	r2, [r7, #8]
 8001fa0:	b2ca      	uxtb	r2, r1
 8001fa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	dbf0      	blt.n	8001f94 <_read+0x12>
  }

  return len;
 8001fb2:	687b      	ldr	r3, [r7, #4]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc8:	2300      	movs	r3, #0
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	e009      	b.n	8001fe2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	60ba      	str	r2, [r7, #8]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	dbf1      	blt.n	8001fce <_write+0x12>
  }
  return len;
 8001fea:	687b      	ldr	r3, [r7, #4]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <_close>:

int _close(int file)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002000:	4618      	mov	r0, r3
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800201c:	605a      	str	r2, [r3, #4]
  return 0;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <_isatty>:

int _isatty(int file)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002034:	2301      	movs	r3, #1
}
 8002036:	4618      	mov	r0, r3
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002042:	b480      	push	{r7}
 8002044:	b085      	sub	sp, #20
 8002046:	af00      	add	r7, sp, #0
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002064:	4a14      	ldr	r2, [pc, #80]	@ (80020b8 <_sbrk+0x5c>)
 8002066:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <_sbrk+0x60>)
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002070:	4b13      	ldr	r3, [pc, #76]	@ (80020c0 <_sbrk+0x64>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d102      	bne.n	800207e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002078:	4b11      	ldr	r3, [pc, #68]	@ (80020c0 <_sbrk+0x64>)
 800207a:	4a12      	ldr	r2, [pc, #72]	@ (80020c4 <_sbrk+0x68>)
 800207c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <_sbrk+0x64>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4413      	add	r3, r2
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	429a      	cmp	r2, r3
 800208a:	d207      	bcs.n	800209c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800208c:	f00b f8ac 	bl	800d1e8 <__errno>
 8002090:	4603      	mov	r3, r0
 8002092:	220c      	movs	r2, #12
 8002094:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002096:	f04f 33ff 	mov.w	r3, #4294967295
 800209a:	e009      	b.n	80020b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800209c:	4b08      	ldr	r3, [pc, #32]	@ (80020c0 <_sbrk+0x64>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020a2:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <_sbrk+0x64>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4413      	add	r3, r2
 80020aa:	4a05      	ldr	r2, [pc, #20]	@ (80020c0 <_sbrk+0x64>)
 80020ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ae:	68fb      	ldr	r3, [r7, #12]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3718      	adds	r7, #24
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	24050000 	.word	0x24050000
 80020bc:	00000800 	.word	0x00000800
 80020c0:	2400066c 	.word	0x2400066c
 80020c4:	24000938 	.word	0x24000938

080020c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80020cc:	4b3e      	ldr	r3, [pc, #248]	@ (80021c8 <SystemInit+0x100>)
 80020ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020d2:	4a3d      	ldr	r2, [pc, #244]	@ (80021c8 <SystemInit+0x100>)
 80020d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80020dc:	4b3b      	ldr	r3, [pc, #236]	@ (80021cc <SystemInit+0x104>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 030f 	and.w	r3, r3, #15
 80020e4:	2b06      	cmp	r3, #6
 80020e6:	d807      	bhi.n	80020f8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80020e8:	4b38      	ldr	r3, [pc, #224]	@ (80021cc <SystemInit+0x104>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f023 030f 	bic.w	r3, r3, #15
 80020f0:	4a36      	ldr	r2, [pc, #216]	@ (80021cc <SystemInit+0x104>)
 80020f2:	f043 0307 	orr.w	r3, r3, #7
 80020f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80020f8:	4b35      	ldr	r3, [pc, #212]	@ (80021d0 <SystemInit+0x108>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a34      	ldr	r2, [pc, #208]	@ (80021d0 <SystemInit+0x108>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002104:	4b32      	ldr	r3, [pc, #200]	@ (80021d0 <SystemInit+0x108>)
 8002106:	2200      	movs	r2, #0
 8002108:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800210a:	4b31      	ldr	r3, [pc, #196]	@ (80021d0 <SystemInit+0x108>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	4930      	ldr	r1, [pc, #192]	@ (80021d0 <SystemInit+0x108>)
 8002110:	4b30      	ldr	r3, [pc, #192]	@ (80021d4 <SystemInit+0x10c>)
 8002112:	4013      	ands	r3, r2
 8002114:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002116:	4b2d      	ldr	r3, [pc, #180]	@ (80021cc <SystemInit+0x104>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0308 	and.w	r3, r3, #8
 800211e:	2b00      	cmp	r3, #0
 8002120:	d007      	beq.n	8002132 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002122:	4b2a      	ldr	r3, [pc, #168]	@ (80021cc <SystemInit+0x104>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 030f 	bic.w	r3, r3, #15
 800212a:	4a28      	ldr	r2, [pc, #160]	@ (80021cc <SystemInit+0x104>)
 800212c:	f043 0307 	orr.w	r3, r3, #7
 8002130:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002132:	4b27      	ldr	r3, [pc, #156]	@ (80021d0 <SystemInit+0x108>)
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002138:	4b25      	ldr	r3, [pc, #148]	@ (80021d0 <SystemInit+0x108>)
 800213a:	2200      	movs	r2, #0
 800213c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800213e:	4b24      	ldr	r3, [pc, #144]	@ (80021d0 <SystemInit+0x108>)
 8002140:	2200      	movs	r2, #0
 8002142:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002144:	4b22      	ldr	r3, [pc, #136]	@ (80021d0 <SystemInit+0x108>)
 8002146:	4a24      	ldr	r2, [pc, #144]	@ (80021d8 <SystemInit+0x110>)
 8002148:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800214a:	4b21      	ldr	r3, [pc, #132]	@ (80021d0 <SystemInit+0x108>)
 800214c:	4a23      	ldr	r2, [pc, #140]	@ (80021dc <SystemInit+0x114>)
 800214e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002150:	4b1f      	ldr	r3, [pc, #124]	@ (80021d0 <SystemInit+0x108>)
 8002152:	4a23      	ldr	r2, [pc, #140]	@ (80021e0 <SystemInit+0x118>)
 8002154:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002156:	4b1e      	ldr	r3, [pc, #120]	@ (80021d0 <SystemInit+0x108>)
 8002158:	2200      	movs	r2, #0
 800215a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800215c:	4b1c      	ldr	r3, [pc, #112]	@ (80021d0 <SystemInit+0x108>)
 800215e:	4a20      	ldr	r2, [pc, #128]	@ (80021e0 <SystemInit+0x118>)
 8002160:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002162:	4b1b      	ldr	r3, [pc, #108]	@ (80021d0 <SystemInit+0x108>)
 8002164:	2200      	movs	r2, #0
 8002166:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002168:	4b19      	ldr	r3, [pc, #100]	@ (80021d0 <SystemInit+0x108>)
 800216a:	4a1d      	ldr	r2, [pc, #116]	@ (80021e0 <SystemInit+0x118>)
 800216c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800216e:	4b18      	ldr	r3, [pc, #96]	@ (80021d0 <SystemInit+0x108>)
 8002170:	2200      	movs	r2, #0
 8002172:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002174:	4b16      	ldr	r3, [pc, #88]	@ (80021d0 <SystemInit+0x108>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a15      	ldr	r2, [pc, #84]	@ (80021d0 <SystemInit+0x108>)
 800217a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800217e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <SystemInit+0x108>)
 8002182:	2200      	movs	r2, #0
 8002184:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002186:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <SystemInit+0x108>)
 8002188:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800218c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d113      	bne.n	80021bc <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002194:	4b0e      	ldr	r3, [pc, #56]	@ (80021d0 <SystemInit+0x108>)
 8002196:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800219a:	4a0d      	ldr	r2, [pc, #52]	@ (80021d0 <SystemInit+0x108>)
 800219c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021a0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80021a4:	4b0f      	ldr	r3, [pc, #60]	@ (80021e4 <SystemInit+0x11c>)
 80021a6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80021aa:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80021ac:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <SystemInit+0x108>)
 80021ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80021b2:	4a07      	ldr	r2, [pc, #28]	@ (80021d0 <SystemInit+0x108>)
 80021b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80021b8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	e000ed00 	.word	0xe000ed00
 80021cc:	52002000 	.word	0x52002000
 80021d0:	58024400 	.word	0x58024400
 80021d4:	eaf6ed7f 	.word	0xeaf6ed7f
 80021d8:	02020200 	.word	0x02020200
 80021dc:	01ff0000 	.word	0x01ff0000
 80021e0:	01010280 	.word	0x01010280
 80021e4:	52004000 	.word	0x52004000

080021e8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80021ec:	4b09      	ldr	r3, [pc, #36]	@ (8002214 <ExitRun0Mode+0x2c>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	4a08      	ldr	r2, [pc, #32]	@ (8002214 <ExitRun0Mode+0x2c>)
 80021f2:	f043 0302 	orr.w	r3, r3, #2
 80021f6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80021f8:	bf00      	nop
 80021fa:	4b06      	ldr	r3, [pc, #24]	@ (8002214 <ExitRun0Mode+0x2c>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f9      	beq.n	80021fa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002206:	bf00      	nop
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	58024800 	.word	0x58024800

08002218 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221e:	f107 0310 	add.w	r3, r7, #16
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	605a      	str	r2, [r3, #4]
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800222c:	1d3b      	adds	r3, r7, #4
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	605a      	str	r2, [r3, #4]
 8002234:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002236:	4b1e      	ldr	r3, [pc, #120]	@ (80022b0 <MX_TIM2_Init+0x98>)
 8002238:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800223c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 800223e:	4b1c      	ldr	r3, [pc, #112]	@ (80022b0 <MX_TIM2_Init+0x98>)
 8002240:	22ef      	movs	r2, #239	@ 0xef
 8002242:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002244:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <MX_TIM2_Init+0x98>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800224a:	4b19      	ldr	r3, [pc, #100]	@ (80022b0 <MX_TIM2_Init+0x98>)
 800224c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002250:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002252:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <MX_TIM2_Init+0x98>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002258:	4b15      	ldr	r3, [pc, #84]	@ (80022b0 <MX_TIM2_Init+0x98>)
 800225a:	2200      	movs	r2, #0
 800225c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800225e:	4814      	ldr	r0, [pc, #80]	@ (80022b0 <MX_TIM2_Init+0x98>)
 8002260:	f007 fe39 	bl	8009ed6 <HAL_TIM_Base_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800226a:	f7ff faed 	bl	8001848 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800226e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002272:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002274:	f107 0310 	add.w	r3, r7, #16
 8002278:	4619      	mov	r1, r3
 800227a:	480d      	ldr	r0, [pc, #52]	@ (80022b0 <MX_TIM2_Init+0x98>)
 800227c:	f008 f810 	bl	800a2a0 <HAL_TIM_ConfigClockSource>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002286:	f7ff fadf 	bl	8001848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	4619      	mov	r1, r3
 8002296:	4806      	ldr	r0, [pc, #24]	@ (80022b0 <MX_TIM2_Init+0x98>)
 8002298:	f008 fa6c 	bl	800a774 <HAL_TIMEx_MasterConfigSynchronization>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80022a2:	f7ff fad1 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	3720      	adds	r7, #32
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	24000670 	.word	0x24000670

080022b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022c4:	d116      	bne.n	80022f4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022c6:	4b0d      	ldr	r3, [pc, #52]	@ (80022fc <HAL_TIM_Base_MspInit+0x48>)
 80022c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022cc:	4a0b      	ldr	r2, [pc, #44]	@ (80022fc <HAL_TIM_Base_MspInit+0x48>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80022d6:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <HAL_TIM_Base_MspInit+0x48>)
 80022d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022e4:	2200      	movs	r2, #0
 80022e6:	2100      	movs	r1, #0
 80022e8:	201c      	movs	r0, #28
 80022ea:	f000 fb4a 	bl	8002982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022ee:	201c      	movs	r0, #28
 80022f0:	f000 fb61 	bl	80029b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80022f4:	bf00      	nop
 80022f6:	3710      	adds	r7, #16
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	58024400 	.word	0x58024400

08002300 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart10;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002304:	4b22      	ldr	r3, [pc, #136]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 8002306:	4a23      	ldr	r2, [pc, #140]	@ (8002394 <MX_USART1_UART_Init+0x94>)
 8002308:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800230a:	4b21      	ldr	r3, [pc, #132]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800230c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002310:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002312:	4b1f      	ldr	r3, [pc, #124]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002318:	4b1d      	ldr	r3, [pc, #116]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800231a:	2200      	movs	r2, #0
 800231c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800231e:	4b1c      	ldr	r3, [pc, #112]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 8002320:	2200      	movs	r2, #0
 8002322:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002324:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 8002326:	220c      	movs	r2, #12
 8002328:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800232a:	4b19      	ldr	r3, [pc, #100]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800232c:	2200      	movs	r2, #0
 800232e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002330:	4b17      	ldr	r3, [pc, #92]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 8002332:	2200      	movs	r2, #0
 8002334:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002336:	4b16      	ldr	r3, [pc, #88]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 8002338:	2200      	movs	r2, #0
 800233a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800233c:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800233e:	2200      	movs	r2, #0
 8002340:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002342:	4b13      	ldr	r3, [pc, #76]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 8002344:	2200      	movs	r2, #0
 8002346:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002348:	4811      	ldr	r0, [pc, #68]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800234a:	f008 facd 	bl	800a8e8 <HAL_UART_Init>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002354:	f7ff fa78 	bl	8001848 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002358:	2100      	movs	r1, #0
 800235a:	480d      	ldr	r0, [pc, #52]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800235c:	f00a f8b8 	bl	800c4d0 <HAL_UARTEx_SetTxFifoThreshold>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002366:	f7ff fa6f 	bl	8001848 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800236a:	2100      	movs	r1, #0
 800236c:	4808      	ldr	r0, [pc, #32]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800236e:	f00a f8ed 	bl	800c54c <HAL_UARTEx_SetRxFifoThreshold>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002378:	f7ff fa66 	bl	8001848 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800237c:	4804      	ldr	r0, [pc, #16]	@ (8002390 <MX_USART1_UART_Init+0x90>)
 800237e:	f00a f86e 	bl	800c45e <HAL_UARTEx_DisableFifoMode>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002388:	f7ff fa5e 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	240006bc 	.word	0x240006bc
 8002394:	40011000 	.word	0x40011000

08002398 <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 800239c:	4b22      	ldr	r3, [pc, #136]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 800239e:	4a23      	ldr	r2, [pc, #140]	@ (800242c <MX_USART10_UART_Init+0x94>)
 80023a0:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 80023a2:	4b21      	ldr	r3, [pc, #132]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023a8:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80023aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80023b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80023b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80023bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023be:	220c      	movs	r2, #12
 80023c0:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023c2:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c8:	4b17      	ldr	r3, [pc, #92]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023ce:	4b16      	ldr	r3, [pc, #88]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80023d4:	4b14      	ldr	r3, [pc, #80]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023da:	4b13      	ldr	r3, [pc, #76]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023dc:	2200      	movs	r2, #0
 80023de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 80023e0:	4811      	ldr	r0, [pc, #68]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023e2:	f008 fa81 	bl	800a8e8 <HAL_UART_Init>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 80023ec:	f7ff fa2c 	bl	8001848 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023f0:	2100      	movs	r1, #0
 80023f2:	480d      	ldr	r0, [pc, #52]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 80023f4:	f00a f86c 	bl	800c4d0 <HAL_UARTEx_SetTxFifoThreshold>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 80023fe:	f7ff fa23 	bl	8001848 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002402:	2100      	movs	r1, #0
 8002404:	4808      	ldr	r0, [pc, #32]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 8002406:	f00a f8a1 	bl	800c54c <HAL_UARTEx_SetRxFifoThreshold>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8002410:	f7ff fa1a 	bl	8001848 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8002414:	4804      	ldr	r0, [pc, #16]	@ (8002428 <MX_USART10_UART_Init+0x90>)
 8002416:	f00a f822 	bl	800c45e <HAL_UARTEx_DisableFifoMode>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8002420:	f7ff fa12 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8002424:	bf00      	nop
 8002426:	bd80      	pop	{r7, pc}
 8002428:	24000750 	.word	0x24000750
 800242c:	40011c00 	.word	0x40011c00

08002430 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b0ba      	sub	sp, #232	@ 0xe8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]
 8002446:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002448:	f107 0318 	add.w	r3, r7, #24
 800244c:	22b8      	movs	r2, #184	@ 0xb8
 800244e:	2100      	movs	r1, #0
 8002450:	4618      	mov	r0, r3
 8002452:	f00a fe76 	bl	800d142 <memset>
  if(uartHandle->Instance==USART1)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a5b      	ldr	r2, [pc, #364]	@ (80025c8 <HAL_UART_MspInit+0x198>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d147      	bne.n	80024f0 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002460:	f04f 0201 	mov.w	r2, #1
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800246c:	2300      	movs	r3, #0
 800246e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002472:	f107 0318 	add.w	r3, r7, #24
 8002476:	4618      	mov	r0, r3
 8002478:	f005 f80a 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002482:	f7ff f9e1 	bl	8001848 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002486:	4b51      	ldr	r3, [pc, #324]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002488:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800248c:	4a4f      	ldr	r2, [pc, #316]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 800248e:	f043 0310 	orr.w	r3, r3, #16
 8002492:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002496:	4b4d      	ldr	r3, [pc, #308]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002498:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800249c:	f003 0310 	and.w	r3, r3, #16
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a4:	4b49      	ldr	r3, [pc, #292]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 80024a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024aa:	4a48      	ldr	r2, [pc, #288]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024b4:	4b45      	ldr	r3, [pc, #276]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 80024b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024c2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80024c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ca:	2302      	movs	r3, #2
 80024cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d6:	2300      	movs	r3, #0
 80024d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024dc:	2307      	movs	r3, #7
 80024de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80024e6:	4619      	mov	r1, r3
 80024e8:	4839      	ldr	r0, [pc, #228]	@ (80025d0 <HAL_UART_MspInit+0x1a0>)
 80024ea:	f003 fe6f 	bl	80061cc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 80024ee:	e067      	b.n	80025c0 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART10)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a37      	ldr	r2, [pc, #220]	@ (80025d4 <HAL_UART_MspInit+0x1a4>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d162      	bne.n	80025c0 <HAL_UART_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 80024fa:	f04f 0201 	mov.w	r2, #1
 80024fe:	f04f 0300 	mov.w	r3, #0
 8002502:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002506:	2300      	movs	r3, #0
 8002508:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800250c:	f107 0318 	add.w	r3, r7, #24
 8002510:	4618      	mov	r0, r3
 8002512:	f004 ffbd 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 800251c:	f7ff f994 	bl	8001848 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8002520:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002522:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002526:	4a29      	ldr	r2, [pc, #164]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800252c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002530:	4b26      	ldr	r3, [pc, #152]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002532:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800253e:	4b23      	ldr	r3, [pc, #140]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002544:	4a21      	ldr	r2, [pc, #132]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002546:	f043 0310 	orr.w	r3, r3, #16
 800254a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800254e:	4b1f      	ldr	r3, [pc, #124]	@ (80025cc <HAL_UART_MspInit+0x19c>)
 8002550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800255c:	2304      	movs	r3, #4
 800255e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002562:	2302      	movs	r3, #2
 8002564:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256e:	2300      	movs	r3, #0
 8002570:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8002574:	2304      	movs	r3, #4
 8002576:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800257a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800257e:	4619      	mov	r1, r3
 8002580:	4815      	ldr	r0, [pc, #84]	@ (80025d8 <HAL_UART_MspInit+0x1a8>)
 8002582:	f003 fe23 	bl	80061cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002586:	2308      	movs	r3, #8
 8002588:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258c:	2302      	movs	r3, #2
 800258e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002598:	2300      	movs	r3, #0
 800259a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 800259e:	230b      	movs	r3, #11
 80025a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80025a8:	4619      	mov	r1, r3
 80025aa:	480b      	ldr	r0, [pc, #44]	@ (80025d8 <HAL_UART_MspInit+0x1a8>)
 80025ac:	f003 fe0e 	bl	80061cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 0, 0);
 80025b0:	2200      	movs	r2, #0
 80025b2:	2100      	movs	r1, #0
 80025b4:	209c      	movs	r0, #156	@ 0x9c
 80025b6:	f000 f9e4 	bl	8002982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 80025ba:	209c      	movs	r0, #156	@ 0x9c
 80025bc:	f000 f9fb 	bl	80029b6 <HAL_NVIC_EnableIRQ>
}
 80025c0:	bf00      	nop
 80025c2:	37e8      	adds	r7, #232	@ 0xe8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40011000 	.word	0x40011000
 80025cc:	58024400 	.word	0x58024400
 80025d0:	58020000 	.word	0x58020000
 80025d4:	40011c00 	.word	0x40011c00
 80025d8:	58021000 	.word	0x58021000

080025dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80025dc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002618 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80025e0:	f7ff fe02 	bl	80021e8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80025e4:	f7ff fd70 	bl	80020c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025e8:	480c      	ldr	r0, [pc, #48]	@ (800261c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ea:	490d      	ldr	r1, [pc, #52]	@ (8002620 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002624 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f0:	e002      	b.n	80025f8 <LoopCopyDataInit>

080025f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025f6:	3304      	adds	r3, #4

080025f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025fc:	d3f9      	bcc.n	80025f2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002600:	4c0a      	ldr	r4, [pc, #40]	@ (800262c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002604:	e001      	b.n	800260a <LoopFillZerobss>

08002606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002608:	3204      	adds	r2, #4

0800260a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800260a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800260c:	d3fb      	bcc.n	8002606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800260e:	f00a fdf1 	bl	800d1f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002612:	f7fe ff37 	bl	8001484 <main>
  bx  lr
 8002616:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002618:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800261c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002620:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8002624:	0800f6cc 	.word	0x0800f6cc
  ldr r2, =_sbss
 8002628:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 800262c:	24000934 	.word	0x24000934

08002630 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002630:	e7fe      	b.n	8002630 <ADC3_IRQHandler>
	...

08002634 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800263a:	2003      	movs	r0, #3
 800263c:	f000 f996 	bl	800296c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002640:	f004 fd50 	bl	80070e4 <HAL_RCC_GetSysClockFreq>
 8002644:	4602      	mov	r2, r0
 8002646:	4b15      	ldr	r3, [pc, #84]	@ (800269c <HAL_Init+0x68>)
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	f003 030f 	and.w	r3, r3, #15
 8002650:	4913      	ldr	r1, [pc, #76]	@ (80026a0 <HAL_Init+0x6c>)
 8002652:	5ccb      	ldrb	r3, [r1, r3]
 8002654:	f003 031f 	and.w	r3, r3, #31
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
 800265c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800265e:	4b0f      	ldr	r3, [pc, #60]	@ (800269c <HAL_Init+0x68>)
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	4a0e      	ldr	r2, [pc, #56]	@ (80026a0 <HAL_Init+0x6c>)
 8002668:	5cd3      	ldrb	r3, [r2, r3]
 800266a:	f003 031f 	and.w	r3, r3, #31
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	fa22 f303 	lsr.w	r3, r2, r3
 8002674:	4a0b      	ldr	r2, [pc, #44]	@ (80026a4 <HAL_Init+0x70>)
 8002676:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002678:	4a0b      	ldr	r2, [pc, #44]	@ (80026a8 <HAL_Init+0x74>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800267e:	200f      	movs	r0, #15
 8002680:	f000 f814 	bl	80026ac <HAL_InitTick>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e002      	b.n	8002694 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800268e:	f7ff fbc5 	bl	8001e1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	58024400 	.word	0x58024400
 80026a0:	0800f2f4 	.word	0x0800f2f4
 80026a4:	24000004 	.word	0x24000004
 80026a8:	24000000 	.word	0x24000000

080026ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80026b4:	4b15      	ldr	r3, [pc, #84]	@ (800270c <HAL_InitTick+0x60>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d101      	bne.n	80026c0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e021      	b.n	8002704 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80026c0:	4b13      	ldr	r3, [pc, #76]	@ (8002710 <HAL_InitTick+0x64>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b11      	ldr	r3, [pc, #68]	@ (800270c <HAL_InitTick+0x60>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80026d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d6:	4618      	mov	r0, r3
 80026d8:	f000 f97b 	bl	80029d2 <HAL_SYSTICK_Config>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e00e      	b.n	8002704 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b0f      	cmp	r3, #15
 80026ea:	d80a      	bhi.n	8002702 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026ec:	2200      	movs	r2, #0
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	f04f 30ff 	mov.w	r0, #4294967295
 80026f4:	f000 f945 	bl	8002982 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026f8:	4a06      	ldr	r2, [pc, #24]	@ (8002714 <HAL_InitTick+0x68>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
 8002700:	e000      	b.n	8002704 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	2400000c 	.word	0x2400000c
 8002710:	24000000 	.word	0x24000000
 8002714:	24000008 	.word	0x24000008

08002718 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800271c:	4b06      	ldr	r3, [pc, #24]	@ (8002738 <HAL_IncTick+0x20>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <HAL_IncTick+0x24>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4413      	add	r3, r2
 8002728:	4a04      	ldr	r2, [pc, #16]	@ (800273c <HAL_IncTick+0x24>)
 800272a:	6013      	str	r3, [r2, #0]
}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	2400000c 	.word	0x2400000c
 800273c:	240007e4 	.word	0x240007e4

08002740 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return uwTick;
 8002744:	4b03      	ldr	r3, [pc, #12]	@ (8002754 <HAL_GetTick+0x14>)
 8002746:	681b      	ldr	r3, [r3, #0]
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	240007e4 	.word	0x240007e4

08002758 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002760:	f7ff ffee 	bl	8002740 <HAL_GetTick>
 8002764:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002770:	d005      	beq.n	800277e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002772:	4b0a      	ldr	r3, [pc, #40]	@ (800279c <HAL_Delay+0x44>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4413      	add	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800277e:	bf00      	nop
 8002780:	f7ff ffde 	bl	8002740 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	429a      	cmp	r2, r3
 800278e:	d8f7      	bhi.n	8002780 <HAL_Delay+0x28>
  {
  }
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	2400000c 	.word	0x2400000c

080027a0 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80027aa:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	43db      	mvns	r3, r3
 80027b2:	401a      	ands	r2, r3
 80027b4:	4904      	ldr	r1, [pc, #16]	@ (80027c8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	604b      	str	r3, [r1, #4]
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	58000400 	.word	0x58000400

080027cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027dc:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <__NVIC_SetPriorityGrouping+0x40>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027e8:	4013      	ands	r3, r2
 80027ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80027f4:	4b06      	ldr	r3, [pc, #24]	@ (8002810 <__NVIC_SetPriorityGrouping+0x44>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027fa:	4a04      	ldr	r2, [pc, #16]	@ (800280c <__NVIC_SetPriorityGrouping+0x40>)
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	60d3      	str	r3, [r2, #12]
}
 8002800:	bf00      	nop
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	e000ed00 	.word	0xe000ed00
 8002810:	05fa0000 	.word	0x05fa0000

08002814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002818:	4b04      	ldr	r3, [pc, #16]	@ (800282c <__NVIC_GetPriorityGrouping+0x18>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	0a1b      	lsrs	r3, r3, #8
 800281e:	f003 0307 	and.w	r3, r3, #7
}
 8002822:	4618      	mov	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800283a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800283e:	2b00      	cmp	r3, #0
 8002840:	db0b      	blt.n	800285a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002842:	88fb      	ldrh	r3, [r7, #6]
 8002844:	f003 021f 	and.w	r2, r3, #31
 8002848:	4907      	ldr	r1, [pc, #28]	@ (8002868 <__NVIC_EnableIRQ+0x38>)
 800284a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	2001      	movs	r0, #1
 8002852:	fa00 f202 	lsl.w	r2, r0, r2
 8002856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	e000e100 	.word	0xe000e100

0800286c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	6039      	str	r1, [r7, #0]
 8002876:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002878:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800287c:	2b00      	cmp	r3, #0
 800287e:	db0a      	blt.n	8002896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	b2da      	uxtb	r2, r3
 8002884:	490c      	ldr	r1, [pc, #48]	@ (80028b8 <__NVIC_SetPriority+0x4c>)
 8002886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800288a:	0112      	lsls	r2, r2, #4
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	440b      	add	r3, r1
 8002890:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002894:	e00a      	b.n	80028ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	4908      	ldr	r1, [pc, #32]	@ (80028bc <__NVIC_SetPriority+0x50>)
 800289c:	88fb      	ldrh	r3, [r7, #6]
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	3b04      	subs	r3, #4
 80028a4:	0112      	lsls	r2, r2, #4
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	440b      	add	r3, r1
 80028aa:	761a      	strb	r2, [r3, #24]
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000e100 	.word	0xe000e100
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	@ 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f1c3 0307 	rsb	r3, r3, #7
 80028da:	2b04      	cmp	r3, #4
 80028dc:	bf28      	it	cs
 80028de:	2304      	movcs	r3, #4
 80028e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3304      	adds	r3, #4
 80028e6:	2b06      	cmp	r3, #6
 80028e8:	d902      	bls.n	80028f0 <NVIC_EncodePriority+0x30>
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3b03      	subs	r3, #3
 80028ee:	e000      	b.n	80028f2 <NVIC_EncodePriority+0x32>
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	f04f 32ff 	mov.w	r2, #4294967295
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43da      	mvns	r2, r3
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	401a      	ands	r2, r3
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002908:	f04f 31ff 	mov.w	r1, #4294967295
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	43d9      	mvns	r1, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	4313      	orrs	r3, r2
         );
}
 800291a:	4618      	mov	r0, r3
 800291c:	3724      	adds	r7, #36	@ 0x24
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3b01      	subs	r3, #1
 8002934:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002938:	d301      	bcc.n	800293e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800293a:	2301      	movs	r3, #1
 800293c:	e00f      	b.n	800295e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800293e:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <SysTick_Config+0x40>)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3b01      	subs	r3, #1
 8002944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002946:	210f      	movs	r1, #15
 8002948:	f04f 30ff 	mov.w	r0, #4294967295
 800294c:	f7ff ff8e 	bl	800286c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <SysTick_Config+0x40>)
 8002952:	2200      	movs	r2, #0
 8002954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002956:	4b04      	ldr	r3, [pc, #16]	@ (8002968 <SysTick_Config+0x40>)
 8002958:	2207      	movs	r2, #7
 800295a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	e000e010 	.word	0xe000e010

0800296c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff ff29 	bl	80027cc <__NVIC_SetPriorityGrouping>
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b086      	sub	sp, #24
 8002986:	af00      	add	r7, sp, #0
 8002988:	4603      	mov	r3, r0
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	607a      	str	r2, [r7, #4]
 800298e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002990:	f7ff ff40 	bl	8002814 <__NVIC_GetPriorityGrouping>
 8002994:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	68b9      	ldr	r1, [r7, #8]
 800299a:	6978      	ldr	r0, [r7, #20]
 800299c:	f7ff ff90 	bl	80028c0 <NVIC_EncodePriority>
 80029a0:	4602      	mov	r2, r0
 80029a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029a6:	4611      	mov	r1, r2
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff ff5f 	bl	800286c <__NVIC_SetPriority>
}
 80029ae:	bf00      	nop
 80029b0:	3718      	adds	r7, #24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b082      	sub	sp, #8
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	4603      	mov	r3, r0
 80029be:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff ff33 	bl	8002830 <__NVIC_EnableIRQ>
}
 80029ca:	bf00      	nop
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b082      	sub	sp, #8
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f7ff ffa4 	bl	8002928 <SysTick_Config>
 80029e0:	4603      	mov	r3, r0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
	...

080029ec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80029f4:	f7ff fea4 	bl	8002740 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e312      	b.n	800302a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a66      	ldr	r2, [pc, #408]	@ (8002ba4 <HAL_DMA_Init+0x1b8>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d04a      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a65      	ldr	r2, [pc, #404]	@ (8002ba8 <HAL_DMA_Init+0x1bc>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d045      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a63      	ldr	r2, [pc, #396]	@ (8002bac <HAL_DMA_Init+0x1c0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d040      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a62      	ldr	r2, [pc, #392]	@ (8002bb0 <HAL_DMA_Init+0x1c4>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d03b      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a60      	ldr	r2, [pc, #384]	@ (8002bb4 <HAL_DMA_Init+0x1c8>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d036      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a5f      	ldr	r2, [pc, #380]	@ (8002bb8 <HAL_DMA_Init+0x1cc>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d031      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a5d      	ldr	r2, [pc, #372]	@ (8002bbc <HAL_DMA_Init+0x1d0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d02c      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc0 <HAL_DMA_Init+0x1d4>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d027      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a5a      	ldr	r2, [pc, #360]	@ (8002bc4 <HAL_DMA_Init+0x1d8>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d022      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a59      	ldr	r2, [pc, #356]	@ (8002bc8 <HAL_DMA_Init+0x1dc>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d01d      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a57      	ldr	r2, [pc, #348]	@ (8002bcc <HAL_DMA_Init+0x1e0>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d018      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a56      	ldr	r2, [pc, #344]	@ (8002bd0 <HAL_DMA_Init+0x1e4>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d013      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a54      	ldr	r2, [pc, #336]	@ (8002bd4 <HAL_DMA_Init+0x1e8>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d00e      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a53      	ldr	r2, [pc, #332]	@ (8002bd8 <HAL_DMA_Init+0x1ec>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d009      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a51      	ldr	r2, [pc, #324]	@ (8002bdc <HAL_DMA_Init+0x1f0>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d004      	beq.n	8002aa4 <HAL_DMA_Init+0xb8>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a50      	ldr	r2, [pc, #320]	@ (8002be0 <HAL_DMA_Init+0x1f4>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d101      	bne.n	8002aa8 <HAL_DMA_Init+0xbc>
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e000      	b.n	8002aaa <HAL_DMA_Init+0xbe>
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 813c 	beq.w	8002d28 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a37      	ldr	r2, [pc, #220]	@ (8002ba4 <HAL_DMA_Init+0x1b8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d04a      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a36      	ldr	r2, [pc, #216]	@ (8002ba8 <HAL_DMA_Init+0x1bc>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d045      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a34      	ldr	r2, [pc, #208]	@ (8002bac <HAL_DMA_Init+0x1c0>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d040      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a33      	ldr	r2, [pc, #204]	@ (8002bb0 <HAL_DMA_Init+0x1c4>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d03b      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a31      	ldr	r2, [pc, #196]	@ (8002bb4 <HAL_DMA_Init+0x1c8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d036      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a30      	ldr	r2, [pc, #192]	@ (8002bb8 <HAL_DMA_Init+0x1cc>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d031      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a2e      	ldr	r2, [pc, #184]	@ (8002bbc <HAL_DMA_Init+0x1d0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d02c      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc0 <HAL_DMA_Init+0x1d4>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d027      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc4 <HAL_DMA_Init+0x1d8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d022      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a2a      	ldr	r2, [pc, #168]	@ (8002bc8 <HAL_DMA_Init+0x1dc>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d01d      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a28      	ldr	r2, [pc, #160]	@ (8002bcc <HAL_DMA_Init+0x1e0>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d018      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a27      	ldr	r2, [pc, #156]	@ (8002bd0 <HAL_DMA_Init+0x1e4>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d013      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a25      	ldr	r2, [pc, #148]	@ (8002bd4 <HAL_DMA_Init+0x1e8>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00e      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a24      	ldr	r2, [pc, #144]	@ (8002bd8 <HAL_DMA_Init+0x1ec>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d009      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a22      	ldr	r2, [pc, #136]	@ (8002bdc <HAL_DMA_Init+0x1f0>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d004      	beq.n	8002b60 <HAL_DMA_Init+0x174>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a21      	ldr	r2, [pc, #132]	@ (8002be0 <HAL_DMA_Init+0x1f4>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d108      	bne.n	8002b72 <HAL_DMA_Init+0x186>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0201 	bic.w	r2, r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	e007      	b.n	8002b82 <HAL_DMA_Init+0x196>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 0201 	bic.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002b82:	e02f      	b.n	8002be4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b84:	f7ff fddc 	bl	8002740 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b05      	cmp	r3, #5
 8002b90:	d928      	bls.n	8002be4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2220      	movs	r2, #32
 8002b96:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2203      	movs	r2, #3
 8002b9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e242      	b.n	800302a <HAL_DMA_Init+0x63e>
 8002ba4:	40020010 	.word	0x40020010
 8002ba8:	40020028 	.word	0x40020028
 8002bac:	40020040 	.word	0x40020040
 8002bb0:	40020058 	.word	0x40020058
 8002bb4:	40020070 	.word	0x40020070
 8002bb8:	40020088 	.word	0x40020088
 8002bbc:	400200a0 	.word	0x400200a0
 8002bc0:	400200b8 	.word	0x400200b8
 8002bc4:	40020410 	.word	0x40020410
 8002bc8:	40020428 	.word	0x40020428
 8002bcc:	40020440 	.word	0x40020440
 8002bd0:	40020458 	.word	0x40020458
 8002bd4:	40020470 	.word	0x40020470
 8002bd8:	40020488 	.word	0x40020488
 8002bdc:	400204a0 	.word	0x400204a0
 8002be0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1c8      	bne.n	8002b84 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	4b83      	ldr	r3, [pc, #524]	@ (8002e0c <HAL_DMA_Init+0x420>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002c0a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c16:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c22:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c34:	2b04      	cmp	r3, #4
 8002c36:	d107      	bne.n	8002c48 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c40:	4313      	orrs	r3, r2
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b28      	cmp	r3, #40	@ 0x28
 8002c4e:	d903      	bls.n	8002c58 <HAL_DMA_Init+0x26c>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	2b2e      	cmp	r3, #46	@ 0x2e
 8002c56:	d91f      	bls.n	8002c98 <HAL_DMA_Init+0x2ac>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8002c5e:	d903      	bls.n	8002c68 <HAL_DMA_Init+0x27c>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	2b42      	cmp	r3, #66	@ 0x42
 8002c66:	d917      	bls.n	8002c98 <HAL_DMA_Init+0x2ac>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b46      	cmp	r3, #70	@ 0x46
 8002c6e:	d903      	bls.n	8002c78 <HAL_DMA_Init+0x28c>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b48      	cmp	r3, #72	@ 0x48
 8002c76:	d90f      	bls.n	8002c98 <HAL_DMA_Init+0x2ac>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	2b4e      	cmp	r3, #78	@ 0x4e
 8002c7e:	d903      	bls.n	8002c88 <HAL_DMA_Init+0x29c>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b52      	cmp	r3, #82	@ 0x52
 8002c86:	d907      	bls.n	8002c98 <HAL_DMA_Init+0x2ac>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b73      	cmp	r3, #115	@ 0x73
 8002c8e:	d905      	bls.n	8002c9c <HAL_DMA_Init+0x2b0>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b77      	cmp	r3, #119	@ 0x77
 8002c96:	d801      	bhi.n	8002c9c <HAL_DMA_Init+0x2b0>
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e000      	b.n	8002c9e <HAL_DMA_Init+0x2b2>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ca8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	f023 0307 	bic.w	r3, r3, #7
 8002cc0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd0:	2b04      	cmp	r3, #4
 8002cd2:	d117      	bne.n	8002d04 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00e      	beq.n	8002d04 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f001 ff18 	bl	8004b1c <DMA_CheckFifoParam>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d008      	beq.n	8002d04 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2240      	movs	r2, #64	@ 0x40
 8002cf6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e192      	b.n	800302a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	697a      	ldr	r2, [r7, #20]
 8002d0a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f001 fe53 	bl	80049b8 <DMA_CalcBaseAndBitshift>
 8002d12:	4603      	mov	r3, r0
 8002d14:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1a:	f003 031f 	and.w	r3, r3, #31
 8002d1e:	223f      	movs	r2, #63	@ 0x3f
 8002d20:	409a      	lsls	r2, r3
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	609a      	str	r2, [r3, #8]
 8002d26:	e0c8      	b.n	8002eba <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a38      	ldr	r2, [pc, #224]	@ (8002e10 <HAL_DMA_Init+0x424>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d022      	beq.n	8002d78 <HAL_DMA_Init+0x38c>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a37      	ldr	r2, [pc, #220]	@ (8002e14 <HAL_DMA_Init+0x428>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d01d      	beq.n	8002d78 <HAL_DMA_Init+0x38c>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a35      	ldr	r2, [pc, #212]	@ (8002e18 <HAL_DMA_Init+0x42c>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d018      	beq.n	8002d78 <HAL_DMA_Init+0x38c>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a34      	ldr	r2, [pc, #208]	@ (8002e1c <HAL_DMA_Init+0x430>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d013      	beq.n	8002d78 <HAL_DMA_Init+0x38c>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a32      	ldr	r2, [pc, #200]	@ (8002e20 <HAL_DMA_Init+0x434>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d00e      	beq.n	8002d78 <HAL_DMA_Init+0x38c>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a31      	ldr	r2, [pc, #196]	@ (8002e24 <HAL_DMA_Init+0x438>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d009      	beq.n	8002d78 <HAL_DMA_Init+0x38c>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a2f      	ldr	r2, [pc, #188]	@ (8002e28 <HAL_DMA_Init+0x43c>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d004      	beq.n	8002d78 <HAL_DMA_Init+0x38c>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a2e      	ldr	r2, [pc, #184]	@ (8002e2c <HAL_DMA_Init+0x440>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d101      	bne.n	8002d7c <HAL_DMA_Init+0x390>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <HAL_DMA_Init+0x392>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f000 8092 	beq.w	8002ea8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a21      	ldr	r2, [pc, #132]	@ (8002e10 <HAL_DMA_Init+0x424>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d021      	beq.n	8002dd2 <HAL_DMA_Init+0x3e6>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a20      	ldr	r2, [pc, #128]	@ (8002e14 <HAL_DMA_Init+0x428>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d01c      	beq.n	8002dd2 <HAL_DMA_Init+0x3e6>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a1e      	ldr	r2, [pc, #120]	@ (8002e18 <HAL_DMA_Init+0x42c>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d017      	beq.n	8002dd2 <HAL_DMA_Init+0x3e6>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a1d      	ldr	r2, [pc, #116]	@ (8002e1c <HAL_DMA_Init+0x430>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d012      	beq.n	8002dd2 <HAL_DMA_Init+0x3e6>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a1b      	ldr	r2, [pc, #108]	@ (8002e20 <HAL_DMA_Init+0x434>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d00d      	beq.n	8002dd2 <HAL_DMA_Init+0x3e6>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1a      	ldr	r2, [pc, #104]	@ (8002e24 <HAL_DMA_Init+0x438>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d008      	beq.n	8002dd2 <HAL_DMA_Init+0x3e6>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a18      	ldr	r2, [pc, #96]	@ (8002e28 <HAL_DMA_Init+0x43c>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d003      	beq.n	8002dd2 <HAL_DMA_Init+0x3e6>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a17      	ldr	r2, [pc, #92]	@ (8002e2c <HAL_DMA_Init+0x440>)
 8002dd0:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4b10      	ldr	r3, [pc, #64]	@ (8002e30 <HAL_DMA_Init+0x444>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2b40      	cmp	r3, #64	@ 0x40
 8002df8:	d01c      	beq.n	8002e34 <HAL_DMA_Init+0x448>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2b80      	cmp	r3, #128	@ 0x80
 8002e00:	d102      	bne.n	8002e08 <HAL_DMA_Init+0x41c>
 8002e02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e06:	e016      	b.n	8002e36 <HAL_DMA_Init+0x44a>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	e014      	b.n	8002e36 <HAL_DMA_Init+0x44a>
 8002e0c:	fe10803f 	.word	0xfe10803f
 8002e10:	58025408 	.word	0x58025408
 8002e14:	5802541c 	.word	0x5802541c
 8002e18:	58025430 	.word	0x58025430
 8002e1c:	58025444 	.word	0x58025444
 8002e20:	58025458 	.word	0x58025458
 8002e24:	5802546c 	.word	0x5802546c
 8002e28:	58025480 	.word	0x58025480
 8002e2c:	58025494 	.word	0x58025494
 8002e30:	fffe000f 	.word	0xfffe000f
 8002e34:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	68d2      	ldr	r2, [r2, #12]
 8002e3a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002e3c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002e44:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002e4c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002e54:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002e5c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002e64:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4b6e      	ldr	r3, [pc, #440]	@ (8003034 <HAL_DMA_Init+0x648>)
 8002e7c:	4413      	add	r3, r2
 8002e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8003038 <HAL_DMA_Init+0x64c>)
 8002e80:	fba2 2303 	umull	r2, r3, r2, r3
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	009a      	lsls	r2, r3, #2
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f001 fd93 	bl	80049b8 <DMA_CalcBaseAndBitshift>
 8002e92:	4603      	mov	r3, r0
 8002e94:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	f003 031f 	and.w	r3, r3, #31
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	409a      	lsls	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	e008      	b.n	8002eba <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2240      	movs	r2, #64	@ 0x40
 8002eac:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2203      	movs	r2, #3
 8002eb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e0b7      	b.n	800302a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a5f      	ldr	r2, [pc, #380]	@ (800303c <HAL_DMA_Init+0x650>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d072      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a5d      	ldr	r2, [pc, #372]	@ (8003040 <HAL_DMA_Init+0x654>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d06d      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a5c      	ldr	r2, [pc, #368]	@ (8003044 <HAL_DMA_Init+0x658>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d068      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a5a      	ldr	r2, [pc, #360]	@ (8003048 <HAL_DMA_Init+0x65c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d063      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a59      	ldr	r2, [pc, #356]	@ (800304c <HAL_DMA_Init+0x660>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d05e      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a57      	ldr	r2, [pc, #348]	@ (8003050 <HAL_DMA_Init+0x664>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d059      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a56      	ldr	r2, [pc, #344]	@ (8003054 <HAL_DMA_Init+0x668>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d054      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a54      	ldr	r2, [pc, #336]	@ (8003058 <HAL_DMA_Init+0x66c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d04f      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a53      	ldr	r2, [pc, #332]	@ (800305c <HAL_DMA_Init+0x670>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d04a      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a51      	ldr	r2, [pc, #324]	@ (8003060 <HAL_DMA_Init+0x674>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d045      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a50      	ldr	r2, [pc, #320]	@ (8003064 <HAL_DMA_Init+0x678>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d040      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a4e      	ldr	r2, [pc, #312]	@ (8003068 <HAL_DMA_Init+0x67c>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d03b      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a4d      	ldr	r2, [pc, #308]	@ (800306c <HAL_DMA_Init+0x680>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d036      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a4b      	ldr	r2, [pc, #300]	@ (8003070 <HAL_DMA_Init+0x684>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d031      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8003074 <HAL_DMA_Init+0x688>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d02c      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a48      	ldr	r2, [pc, #288]	@ (8003078 <HAL_DMA_Init+0x68c>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d027      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a47      	ldr	r2, [pc, #284]	@ (800307c <HAL_DMA_Init+0x690>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d022      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a45      	ldr	r2, [pc, #276]	@ (8003080 <HAL_DMA_Init+0x694>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d01d      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a44      	ldr	r2, [pc, #272]	@ (8003084 <HAL_DMA_Init+0x698>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d018      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a42      	ldr	r2, [pc, #264]	@ (8003088 <HAL_DMA_Init+0x69c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d013      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a41      	ldr	r2, [pc, #260]	@ (800308c <HAL_DMA_Init+0x6a0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d00e      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a3f      	ldr	r2, [pc, #252]	@ (8003090 <HAL_DMA_Init+0x6a4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d009      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a3e      	ldr	r2, [pc, #248]	@ (8003094 <HAL_DMA_Init+0x6a8>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d004      	beq.n	8002faa <HAL_DMA_Init+0x5be>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a3c      	ldr	r2, [pc, #240]	@ (8003098 <HAL_DMA_Init+0x6ac>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d101      	bne.n	8002fae <HAL_DMA_Init+0x5c2>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <HAL_DMA_Init+0x5c4>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d032      	beq.n	800301a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f001 fe2d 	bl	8004c14 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b80      	cmp	r3, #128	@ 0x80
 8002fc0:	d102      	bne.n	8002fc8 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002fdc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d010      	beq.n	8003008 <HAL_DMA_Init+0x61c>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b08      	cmp	r3, #8
 8002fec:	d80c      	bhi.n	8003008 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f001 feaa 	bl	8004d48 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003004:	605a      	str	r2, [r3, #4]
 8003006:	e008      	b.n	800301a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	a7fdabf8 	.word	0xa7fdabf8
 8003038:	cccccccd 	.word	0xcccccccd
 800303c:	40020010 	.word	0x40020010
 8003040:	40020028 	.word	0x40020028
 8003044:	40020040 	.word	0x40020040
 8003048:	40020058 	.word	0x40020058
 800304c:	40020070 	.word	0x40020070
 8003050:	40020088 	.word	0x40020088
 8003054:	400200a0 	.word	0x400200a0
 8003058:	400200b8 	.word	0x400200b8
 800305c:	40020410 	.word	0x40020410
 8003060:	40020428 	.word	0x40020428
 8003064:	40020440 	.word	0x40020440
 8003068:	40020458 	.word	0x40020458
 800306c:	40020470 	.word	0x40020470
 8003070:	40020488 	.word	0x40020488
 8003074:	400204a0 	.word	0x400204a0
 8003078:	400204b8 	.word	0x400204b8
 800307c:	58025408 	.word	0x58025408
 8003080:	5802541c 	.word	0x5802541c
 8003084:	58025430 	.word	0x58025430
 8003088:	58025444 	.word	0x58025444
 800308c:	58025458 	.word	0x58025458
 8003090:	5802546c 	.word	0x5802546c
 8003094:	58025480 	.word	0x58025480
 8003098:	58025494 	.word	0x58025494

0800309c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80030a4:	f7ff fb4c 	bl	8002740 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e2dc      	b.n	800366e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d008      	beq.n	80030d2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2280      	movs	r2, #128	@ 0x80
 80030c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e2cd      	b.n	800366e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a76      	ldr	r2, [pc, #472]	@ (80032b0 <HAL_DMA_Abort+0x214>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d04a      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a74      	ldr	r2, [pc, #464]	@ (80032b4 <HAL_DMA_Abort+0x218>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d045      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a73      	ldr	r2, [pc, #460]	@ (80032b8 <HAL_DMA_Abort+0x21c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d040      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a71      	ldr	r2, [pc, #452]	@ (80032bc <HAL_DMA_Abort+0x220>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d03b      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a70      	ldr	r2, [pc, #448]	@ (80032c0 <HAL_DMA_Abort+0x224>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d036      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a6e      	ldr	r2, [pc, #440]	@ (80032c4 <HAL_DMA_Abort+0x228>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d031      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a6d      	ldr	r2, [pc, #436]	@ (80032c8 <HAL_DMA_Abort+0x22c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d02c      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a6b      	ldr	r2, [pc, #428]	@ (80032cc <HAL_DMA_Abort+0x230>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d027      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a6a      	ldr	r2, [pc, #424]	@ (80032d0 <HAL_DMA_Abort+0x234>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d022      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a68      	ldr	r2, [pc, #416]	@ (80032d4 <HAL_DMA_Abort+0x238>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d01d      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a67      	ldr	r2, [pc, #412]	@ (80032d8 <HAL_DMA_Abort+0x23c>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d018      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a65      	ldr	r2, [pc, #404]	@ (80032dc <HAL_DMA_Abort+0x240>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d013      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a64      	ldr	r2, [pc, #400]	@ (80032e0 <HAL_DMA_Abort+0x244>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d00e      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a62      	ldr	r2, [pc, #392]	@ (80032e4 <HAL_DMA_Abort+0x248>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d009      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a61      	ldr	r2, [pc, #388]	@ (80032e8 <HAL_DMA_Abort+0x24c>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d004      	beq.n	8003172 <HAL_DMA_Abort+0xd6>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a5f      	ldr	r2, [pc, #380]	@ (80032ec <HAL_DMA_Abort+0x250>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d101      	bne.n	8003176 <HAL_DMA_Abort+0xda>
 8003172:	2301      	movs	r3, #1
 8003174:	e000      	b.n	8003178 <HAL_DMA_Abort+0xdc>
 8003176:	2300      	movs	r3, #0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d013      	beq.n	80031a4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 021e 	bic.w	r2, r2, #30
 800318a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	695a      	ldr	r2, [r3, #20]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800319a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	e00a      	b.n	80031ba <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 020e 	bic.w	r2, r2, #14
 80031b2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a3c      	ldr	r2, [pc, #240]	@ (80032b0 <HAL_DMA_Abort+0x214>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d072      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a3a      	ldr	r2, [pc, #232]	@ (80032b4 <HAL_DMA_Abort+0x218>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d06d      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a39      	ldr	r2, [pc, #228]	@ (80032b8 <HAL_DMA_Abort+0x21c>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d068      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a37      	ldr	r2, [pc, #220]	@ (80032bc <HAL_DMA_Abort+0x220>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d063      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a36      	ldr	r2, [pc, #216]	@ (80032c0 <HAL_DMA_Abort+0x224>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d05e      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a34      	ldr	r2, [pc, #208]	@ (80032c4 <HAL_DMA_Abort+0x228>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d059      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a33      	ldr	r2, [pc, #204]	@ (80032c8 <HAL_DMA_Abort+0x22c>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d054      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a31      	ldr	r2, [pc, #196]	@ (80032cc <HAL_DMA_Abort+0x230>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d04f      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a30      	ldr	r2, [pc, #192]	@ (80032d0 <HAL_DMA_Abort+0x234>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d04a      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a2e      	ldr	r2, [pc, #184]	@ (80032d4 <HAL_DMA_Abort+0x238>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d045      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a2d      	ldr	r2, [pc, #180]	@ (80032d8 <HAL_DMA_Abort+0x23c>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d040      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a2b      	ldr	r2, [pc, #172]	@ (80032dc <HAL_DMA_Abort+0x240>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d03b      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a2a      	ldr	r2, [pc, #168]	@ (80032e0 <HAL_DMA_Abort+0x244>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d036      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a28      	ldr	r2, [pc, #160]	@ (80032e4 <HAL_DMA_Abort+0x248>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d031      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a27      	ldr	r2, [pc, #156]	@ (80032e8 <HAL_DMA_Abort+0x24c>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d02c      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a25      	ldr	r2, [pc, #148]	@ (80032ec <HAL_DMA_Abort+0x250>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d027      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a24      	ldr	r2, [pc, #144]	@ (80032f0 <HAL_DMA_Abort+0x254>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d022      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a22      	ldr	r2, [pc, #136]	@ (80032f4 <HAL_DMA_Abort+0x258>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d01d      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a21      	ldr	r2, [pc, #132]	@ (80032f8 <HAL_DMA_Abort+0x25c>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d018      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a1f      	ldr	r2, [pc, #124]	@ (80032fc <HAL_DMA_Abort+0x260>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d013      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a1e      	ldr	r2, [pc, #120]	@ (8003300 <HAL_DMA_Abort+0x264>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d00e      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a1c      	ldr	r2, [pc, #112]	@ (8003304 <HAL_DMA_Abort+0x268>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d009      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a1b      	ldr	r2, [pc, #108]	@ (8003308 <HAL_DMA_Abort+0x26c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d004      	beq.n	80032aa <HAL_DMA_Abort+0x20e>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a19      	ldr	r2, [pc, #100]	@ (800330c <HAL_DMA_Abort+0x270>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d132      	bne.n	8003310 <HAL_DMA_Abort+0x274>
 80032aa:	2301      	movs	r3, #1
 80032ac:	e031      	b.n	8003312 <HAL_DMA_Abort+0x276>
 80032ae:	bf00      	nop
 80032b0:	40020010 	.word	0x40020010
 80032b4:	40020028 	.word	0x40020028
 80032b8:	40020040 	.word	0x40020040
 80032bc:	40020058 	.word	0x40020058
 80032c0:	40020070 	.word	0x40020070
 80032c4:	40020088 	.word	0x40020088
 80032c8:	400200a0 	.word	0x400200a0
 80032cc:	400200b8 	.word	0x400200b8
 80032d0:	40020410 	.word	0x40020410
 80032d4:	40020428 	.word	0x40020428
 80032d8:	40020440 	.word	0x40020440
 80032dc:	40020458 	.word	0x40020458
 80032e0:	40020470 	.word	0x40020470
 80032e4:	40020488 	.word	0x40020488
 80032e8:	400204a0 	.word	0x400204a0
 80032ec:	400204b8 	.word	0x400204b8
 80032f0:	58025408 	.word	0x58025408
 80032f4:	5802541c 	.word	0x5802541c
 80032f8:	58025430 	.word	0x58025430
 80032fc:	58025444 	.word	0x58025444
 8003300:	58025458 	.word	0x58025458
 8003304:	5802546c 	.word	0x5802546c
 8003308:	58025480 	.word	0x58025480
 800330c:	58025494 	.word	0x58025494
 8003310:	2300      	movs	r3, #0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d007      	beq.n	8003326 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003320:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003324:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a6d      	ldr	r2, [pc, #436]	@ (80034e0 <HAL_DMA_Abort+0x444>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d04a      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a6b      	ldr	r2, [pc, #428]	@ (80034e4 <HAL_DMA_Abort+0x448>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d045      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a6a      	ldr	r2, [pc, #424]	@ (80034e8 <HAL_DMA_Abort+0x44c>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d040      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a68      	ldr	r2, [pc, #416]	@ (80034ec <HAL_DMA_Abort+0x450>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d03b      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a67      	ldr	r2, [pc, #412]	@ (80034f0 <HAL_DMA_Abort+0x454>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d036      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a65      	ldr	r2, [pc, #404]	@ (80034f4 <HAL_DMA_Abort+0x458>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d031      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a64      	ldr	r2, [pc, #400]	@ (80034f8 <HAL_DMA_Abort+0x45c>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d02c      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a62      	ldr	r2, [pc, #392]	@ (80034fc <HAL_DMA_Abort+0x460>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d027      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a61      	ldr	r2, [pc, #388]	@ (8003500 <HAL_DMA_Abort+0x464>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d022      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a5f      	ldr	r2, [pc, #380]	@ (8003504 <HAL_DMA_Abort+0x468>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d01d      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a5e      	ldr	r2, [pc, #376]	@ (8003508 <HAL_DMA_Abort+0x46c>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d018      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a5c      	ldr	r2, [pc, #368]	@ (800350c <HAL_DMA_Abort+0x470>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d013      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a5b      	ldr	r2, [pc, #364]	@ (8003510 <HAL_DMA_Abort+0x474>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d00e      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a59      	ldr	r2, [pc, #356]	@ (8003514 <HAL_DMA_Abort+0x478>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d009      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a58      	ldr	r2, [pc, #352]	@ (8003518 <HAL_DMA_Abort+0x47c>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d004      	beq.n	80033c6 <HAL_DMA_Abort+0x32a>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a56      	ldr	r2, [pc, #344]	@ (800351c <HAL_DMA_Abort+0x480>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d108      	bne.n	80033d8 <HAL_DMA_Abort+0x33c>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0201 	bic.w	r2, r2, #1
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	e007      	b.n	80033e8 <HAL_DMA_Abort+0x34c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 0201 	bic.w	r2, r2, #1
 80033e6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80033e8:	e013      	b.n	8003412 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033ea:	f7ff f9a9 	bl	8002740 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b05      	cmp	r3, #5
 80033f6:	d90c      	bls.n	8003412 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2220      	movs	r2, #32
 80033fc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2203      	movs	r2, #3
 8003402:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e12d      	b.n	800366e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1e5      	bne.n	80033ea <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a2f      	ldr	r2, [pc, #188]	@ (80034e0 <HAL_DMA_Abort+0x444>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d04a      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a2d      	ldr	r2, [pc, #180]	@ (80034e4 <HAL_DMA_Abort+0x448>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d045      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a2c      	ldr	r2, [pc, #176]	@ (80034e8 <HAL_DMA_Abort+0x44c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d040      	beq.n	80034be <HAL_DMA_Abort+0x422>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a2a      	ldr	r2, [pc, #168]	@ (80034ec <HAL_DMA_Abort+0x450>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d03b      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a29      	ldr	r2, [pc, #164]	@ (80034f0 <HAL_DMA_Abort+0x454>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d036      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a27      	ldr	r2, [pc, #156]	@ (80034f4 <HAL_DMA_Abort+0x458>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d031      	beq.n	80034be <HAL_DMA_Abort+0x422>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a26      	ldr	r2, [pc, #152]	@ (80034f8 <HAL_DMA_Abort+0x45c>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d02c      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a24      	ldr	r2, [pc, #144]	@ (80034fc <HAL_DMA_Abort+0x460>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d027      	beq.n	80034be <HAL_DMA_Abort+0x422>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a23      	ldr	r2, [pc, #140]	@ (8003500 <HAL_DMA_Abort+0x464>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d022      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a21      	ldr	r2, [pc, #132]	@ (8003504 <HAL_DMA_Abort+0x468>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d01d      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a20      	ldr	r2, [pc, #128]	@ (8003508 <HAL_DMA_Abort+0x46c>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d018      	beq.n	80034be <HAL_DMA_Abort+0x422>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a1e      	ldr	r2, [pc, #120]	@ (800350c <HAL_DMA_Abort+0x470>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d013      	beq.n	80034be <HAL_DMA_Abort+0x422>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a1d      	ldr	r2, [pc, #116]	@ (8003510 <HAL_DMA_Abort+0x474>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00e      	beq.n	80034be <HAL_DMA_Abort+0x422>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a1b      	ldr	r2, [pc, #108]	@ (8003514 <HAL_DMA_Abort+0x478>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d009      	beq.n	80034be <HAL_DMA_Abort+0x422>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003518 <HAL_DMA_Abort+0x47c>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d004      	beq.n	80034be <HAL_DMA_Abort+0x422>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a18      	ldr	r2, [pc, #96]	@ (800351c <HAL_DMA_Abort+0x480>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d101      	bne.n	80034c2 <HAL_DMA_Abort+0x426>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <HAL_DMA_Abort+0x428>
 80034c2:	2300      	movs	r3, #0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d02b      	beq.n	8003520 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034cc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d2:	f003 031f 	and.w	r3, r3, #31
 80034d6:	223f      	movs	r2, #63	@ 0x3f
 80034d8:	409a      	lsls	r2, r3
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	609a      	str	r2, [r3, #8]
 80034de:	e02a      	b.n	8003536 <HAL_DMA_Abort+0x49a>
 80034e0:	40020010 	.word	0x40020010
 80034e4:	40020028 	.word	0x40020028
 80034e8:	40020040 	.word	0x40020040
 80034ec:	40020058 	.word	0x40020058
 80034f0:	40020070 	.word	0x40020070
 80034f4:	40020088 	.word	0x40020088
 80034f8:	400200a0 	.word	0x400200a0
 80034fc:	400200b8 	.word	0x400200b8
 8003500:	40020410 	.word	0x40020410
 8003504:	40020428 	.word	0x40020428
 8003508:	40020440 	.word	0x40020440
 800350c:	40020458 	.word	0x40020458
 8003510:	40020470 	.word	0x40020470
 8003514:	40020488 	.word	0x40020488
 8003518:	400204a0 	.word	0x400204a0
 800351c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003524:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352a:	f003 031f 	and.w	r3, r3, #31
 800352e:	2201      	movs	r2, #1
 8003530:	409a      	lsls	r2, r3
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a4f      	ldr	r2, [pc, #316]	@ (8003678 <HAL_DMA_Abort+0x5dc>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d072      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a4d      	ldr	r2, [pc, #308]	@ (800367c <HAL_DMA_Abort+0x5e0>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d06d      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a4c      	ldr	r2, [pc, #304]	@ (8003680 <HAL_DMA_Abort+0x5e4>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d068      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a4a      	ldr	r2, [pc, #296]	@ (8003684 <HAL_DMA_Abort+0x5e8>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d063      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a49      	ldr	r2, [pc, #292]	@ (8003688 <HAL_DMA_Abort+0x5ec>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d05e      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a47      	ldr	r2, [pc, #284]	@ (800368c <HAL_DMA_Abort+0x5f0>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d059      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a46      	ldr	r2, [pc, #280]	@ (8003690 <HAL_DMA_Abort+0x5f4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d054      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a44      	ldr	r2, [pc, #272]	@ (8003694 <HAL_DMA_Abort+0x5f8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d04f      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a43      	ldr	r2, [pc, #268]	@ (8003698 <HAL_DMA_Abort+0x5fc>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d04a      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a41      	ldr	r2, [pc, #260]	@ (800369c <HAL_DMA_Abort+0x600>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d045      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a40      	ldr	r2, [pc, #256]	@ (80036a0 <HAL_DMA_Abort+0x604>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d040      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a3e      	ldr	r2, [pc, #248]	@ (80036a4 <HAL_DMA_Abort+0x608>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d03b      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a3d      	ldr	r2, [pc, #244]	@ (80036a8 <HAL_DMA_Abort+0x60c>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d036      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a3b      	ldr	r2, [pc, #236]	@ (80036ac <HAL_DMA_Abort+0x610>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d031      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a3a      	ldr	r2, [pc, #232]	@ (80036b0 <HAL_DMA_Abort+0x614>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d02c      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a38      	ldr	r2, [pc, #224]	@ (80036b4 <HAL_DMA_Abort+0x618>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d027      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a37      	ldr	r2, [pc, #220]	@ (80036b8 <HAL_DMA_Abort+0x61c>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d022      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a35      	ldr	r2, [pc, #212]	@ (80036bc <HAL_DMA_Abort+0x620>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d01d      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a34      	ldr	r2, [pc, #208]	@ (80036c0 <HAL_DMA_Abort+0x624>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d018      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a32      	ldr	r2, [pc, #200]	@ (80036c4 <HAL_DMA_Abort+0x628>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d013      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a31      	ldr	r2, [pc, #196]	@ (80036c8 <HAL_DMA_Abort+0x62c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d00e      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a2f      	ldr	r2, [pc, #188]	@ (80036cc <HAL_DMA_Abort+0x630>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d009      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a2e      	ldr	r2, [pc, #184]	@ (80036d0 <HAL_DMA_Abort+0x634>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d004      	beq.n	8003626 <HAL_DMA_Abort+0x58a>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a2c      	ldr	r2, [pc, #176]	@ (80036d4 <HAL_DMA_Abort+0x638>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d101      	bne.n	800362a <HAL_DMA_Abort+0x58e>
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <HAL_DMA_Abort+0x590>
 800362a:	2300      	movs	r3, #0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d015      	beq.n	800365c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003638:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00c      	beq.n	800365c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800364c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003650:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800365a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3718      	adds	r7, #24
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	40020010 	.word	0x40020010
 800367c:	40020028 	.word	0x40020028
 8003680:	40020040 	.word	0x40020040
 8003684:	40020058 	.word	0x40020058
 8003688:	40020070 	.word	0x40020070
 800368c:	40020088 	.word	0x40020088
 8003690:	400200a0 	.word	0x400200a0
 8003694:	400200b8 	.word	0x400200b8
 8003698:	40020410 	.word	0x40020410
 800369c:	40020428 	.word	0x40020428
 80036a0:	40020440 	.word	0x40020440
 80036a4:	40020458 	.word	0x40020458
 80036a8:	40020470 	.word	0x40020470
 80036ac:	40020488 	.word	0x40020488
 80036b0:	400204a0 	.word	0x400204a0
 80036b4:	400204b8 	.word	0x400204b8
 80036b8:	58025408 	.word	0x58025408
 80036bc:	5802541c 	.word	0x5802541c
 80036c0:	58025430 	.word	0x58025430
 80036c4:	58025444 	.word	0x58025444
 80036c8:	58025458 	.word	0x58025458
 80036cc:	5802546c 	.word	0x5802546c
 80036d0:	58025480 	.word	0x58025480
 80036d4:	58025494 	.word	0x58025494

080036d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e237      	b.n	8003b5a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d004      	beq.n	8003700 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2280      	movs	r2, #128	@ 0x80
 80036fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e22c      	b.n	8003b5a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a5c      	ldr	r2, [pc, #368]	@ (8003878 <HAL_DMA_Abort_IT+0x1a0>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d04a      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a5b      	ldr	r2, [pc, #364]	@ (800387c <HAL_DMA_Abort_IT+0x1a4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d045      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a59      	ldr	r2, [pc, #356]	@ (8003880 <HAL_DMA_Abort_IT+0x1a8>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d040      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a58      	ldr	r2, [pc, #352]	@ (8003884 <HAL_DMA_Abort_IT+0x1ac>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d03b      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a56      	ldr	r2, [pc, #344]	@ (8003888 <HAL_DMA_Abort_IT+0x1b0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d036      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a55      	ldr	r2, [pc, #340]	@ (800388c <HAL_DMA_Abort_IT+0x1b4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d031      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a53      	ldr	r2, [pc, #332]	@ (8003890 <HAL_DMA_Abort_IT+0x1b8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d02c      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a52      	ldr	r2, [pc, #328]	@ (8003894 <HAL_DMA_Abort_IT+0x1bc>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d027      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a50      	ldr	r2, [pc, #320]	@ (8003898 <HAL_DMA_Abort_IT+0x1c0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d022      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a4f      	ldr	r2, [pc, #316]	@ (800389c <HAL_DMA_Abort_IT+0x1c4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d01d      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a4d      	ldr	r2, [pc, #308]	@ (80038a0 <HAL_DMA_Abort_IT+0x1c8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d018      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a4c      	ldr	r2, [pc, #304]	@ (80038a4 <HAL_DMA_Abort_IT+0x1cc>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d013      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a4a      	ldr	r2, [pc, #296]	@ (80038a8 <HAL_DMA_Abort_IT+0x1d0>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00e      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a49      	ldr	r2, [pc, #292]	@ (80038ac <HAL_DMA_Abort_IT+0x1d4>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d009      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a47      	ldr	r2, [pc, #284]	@ (80038b0 <HAL_DMA_Abort_IT+0x1d8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d004      	beq.n	80037a0 <HAL_DMA_Abort_IT+0xc8>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a46      	ldr	r2, [pc, #280]	@ (80038b4 <HAL_DMA_Abort_IT+0x1dc>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d101      	bne.n	80037a4 <HAL_DMA_Abort_IT+0xcc>
 80037a0:	2301      	movs	r3, #1
 80037a2:	e000      	b.n	80037a6 <HAL_DMA_Abort_IT+0xce>
 80037a4:	2300      	movs	r3, #0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f000 8086 	beq.w	80038b8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2204      	movs	r2, #4
 80037b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a2f      	ldr	r2, [pc, #188]	@ (8003878 <HAL_DMA_Abort_IT+0x1a0>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d04a      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a2e      	ldr	r2, [pc, #184]	@ (800387c <HAL_DMA_Abort_IT+0x1a4>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d045      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a2c      	ldr	r2, [pc, #176]	@ (8003880 <HAL_DMA_Abort_IT+0x1a8>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d040      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a2b      	ldr	r2, [pc, #172]	@ (8003884 <HAL_DMA_Abort_IT+0x1ac>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d03b      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a29      	ldr	r2, [pc, #164]	@ (8003888 <HAL_DMA_Abort_IT+0x1b0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d036      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a28      	ldr	r2, [pc, #160]	@ (800388c <HAL_DMA_Abort_IT+0x1b4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d031      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a26      	ldr	r2, [pc, #152]	@ (8003890 <HAL_DMA_Abort_IT+0x1b8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d02c      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a25      	ldr	r2, [pc, #148]	@ (8003894 <HAL_DMA_Abort_IT+0x1bc>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d027      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a23      	ldr	r2, [pc, #140]	@ (8003898 <HAL_DMA_Abort_IT+0x1c0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d022      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a22      	ldr	r2, [pc, #136]	@ (800389c <HAL_DMA_Abort_IT+0x1c4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d01d      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a20      	ldr	r2, [pc, #128]	@ (80038a0 <HAL_DMA_Abort_IT+0x1c8>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d018      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1f      	ldr	r2, [pc, #124]	@ (80038a4 <HAL_DMA_Abort_IT+0x1cc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d013      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a1d      	ldr	r2, [pc, #116]	@ (80038a8 <HAL_DMA_Abort_IT+0x1d0>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d00e      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a1c      	ldr	r2, [pc, #112]	@ (80038ac <HAL_DMA_Abort_IT+0x1d4>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d009      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a1a      	ldr	r2, [pc, #104]	@ (80038b0 <HAL_DMA_Abort_IT+0x1d8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d004      	beq.n	8003854 <HAL_DMA_Abort_IT+0x17c>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a19      	ldr	r2, [pc, #100]	@ (80038b4 <HAL_DMA_Abort_IT+0x1dc>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d108      	bne.n	8003866 <HAL_DMA_Abort_IT+0x18e>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0201 	bic.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	e178      	b.n	8003b58 <HAL_DMA_Abort_IT+0x480>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0201 	bic.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	e16f      	b.n	8003b58 <HAL_DMA_Abort_IT+0x480>
 8003878:	40020010 	.word	0x40020010
 800387c:	40020028 	.word	0x40020028
 8003880:	40020040 	.word	0x40020040
 8003884:	40020058 	.word	0x40020058
 8003888:	40020070 	.word	0x40020070
 800388c:	40020088 	.word	0x40020088
 8003890:	400200a0 	.word	0x400200a0
 8003894:	400200b8 	.word	0x400200b8
 8003898:	40020410 	.word	0x40020410
 800389c:	40020428 	.word	0x40020428
 80038a0:	40020440 	.word	0x40020440
 80038a4:	40020458 	.word	0x40020458
 80038a8:	40020470 	.word	0x40020470
 80038ac:	40020488 	.word	0x40020488
 80038b0:	400204a0 	.word	0x400204a0
 80038b4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 020e 	bic.w	r2, r2, #14
 80038c6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a6c      	ldr	r2, [pc, #432]	@ (8003a80 <HAL_DMA_Abort_IT+0x3a8>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d04a      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a6b      	ldr	r2, [pc, #428]	@ (8003a84 <HAL_DMA_Abort_IT+0x3ac>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d045      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a69      	ldr	r2, [pc, #420]	@ (8003a88 <HAL_DMA_Abort_IT+0x3b0>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d040      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a68      	ldr	r2, [pc, #416]	@ (8003a8c <HAL_DMA_Abort_IT+0x3b4>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d03b      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a66      	ldr	r2, [pc, #408]	@ (8003a90 <HAL_DMA_Abort_IT+0x3b8>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d036      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a65      	ldr	r2, [pc, #404]	@ (8003a94 <HAL_DMA_Abort_IT+0x3bc>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d031      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a63      	ldr	r2, [pc, #396]	@ (8003a98 <HAL_DMA_Abort_IT+0x3c0>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d02c      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a62      	ldr	r2, [pc, #392]	@ (8003a9c <HAL_DMA_Abort_IT+0x3c4>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d027      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a60      	ldr	r2, [pc, #384]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3c8>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d022      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a5f      	ldr	r2, [pc, #380]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3cc>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d01d      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a5d      	ldr	r2, [pc, #372]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3d0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d018      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a5c      	ldr	r2, [pc, #368]	@ (8003aac <HAL_DMA_Abort_IT+0x3d4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d013      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a5a      	ldr	r2, [pc, #360]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3d8>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d00e      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a59      	ldr	r2, [pc, #356]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3dc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d009      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a57      	ldr	r2, [pc, #348]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3e0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d004      	beq.n	8003968 <HAL_DMA_Abort_IT+0x290>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a56      	ldr	r2, [pc, #344]	@ (8003abc <HAL_DMA_Abort_IT+0x3e4>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d108      	bne.n	800397a <HAL_DMA_Abort_IT+0x2a2>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0201 	bic.w	r2, r2, #1
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	e007      	b.n	800398a <HAL_DMA_Abort_IT+0x2b2>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0201 	bic.w	r2, r2, #1
 8003988:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a3c      	ldr	r2, [pc, #240]	@ (8003a80 <HAL_DMA_Abort_IT+0x3a8>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d072      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a3a      	ldr	r2, [pc, #232]	@ (8003a84 <HAL_DMA_Abort_IT+0x3ac>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d06d      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a39      	ldr	r2, [pc, #228]	@ (8003a88 <HAL_DMA_Abort_IT+0x3b0>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d068      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a37      	ldr	r2, [pc, #220]	@ (8003a8c <HAL_DMA_Abort_IT+0x3b4>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d063      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a36      	ldr	r2, [pc, #216]	@ (8003a90 <HAL_DMA_Abort_IT+0x3b8>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d05e      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a34      	ldr	r2, [pc, #208]	@ (8003a94 <HAL_DMA_Abort_IT+0x3bc>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d059      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a33      	ldr	r2, [pc, #204]	@ (8003a98 <HAL_DMA_Abort_IT+0x3c0>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d054      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a31      	ldr	r2, [pc, #196]	@ (8003a9c <HAL_DMA_Abort_IT+0x3c4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d04f      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a30      	ldr	r2, [pc, #192]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3c8>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d04a      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a2e      	ldr	r2, [pc, #184]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3cc>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d045      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a2d      	ldr	r2, [pc, #180]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3d0>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d040      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a2b      	ldr	r2, [pc, #172]	@ (8003aac <HAL_DMA_Abort_IT+0x3d4>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d03b      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3d8>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d036      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a28      	ldr	r2, [pc, #160]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3dc>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d031      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a27      	ldr	r2, [pc, #156]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3e0>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d02c      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a25      	ldr	r2, [pc, #148]	@ (8003abc <HAL_DMA_Abort_IT+0x3e4>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d027      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a24      	ldr	r2, [pc, #144]	@ (8003ac0 <HAL_DMA_Abort_IT+0x3e8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d022      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a22      	ldr	r2, [pc, #136]	@ (8003ac4 <HAL_DMA_Abort_IT+0x3ec>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d01d      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a21      	ldr	r2, [pc, #132]	@ (8003ac8 <HAL_DMA_Abort_IT+0x3f0>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d018      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a1f      	ldr	r2, [pc, #124]	@ (8003acc <HAL_DMA_Abort_IT+0x3f4>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d013      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad0 <HAL_DMA_Abort_IT+0x3f8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d00e      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a1c      	ldr	r2, [pc, #112]	@ (8003ad4 <HAL_DMA_Abort_IT+0x3fc>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d009      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ad8 <HAL_DMA_Abort_IT+0x400>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d004      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x3a2>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a19      	ldr	r2, [pc, #100]	@ (8003adc <HAL_DMA_Abort_IT+0x404>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d132      	bne.n	8003ae0 <HAL_DMA_Abort_IT+0x408>
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e031      	b.n	8003ae2 <HAL_DMA_Abort_IT+0x40a>
 8003a7e:	bf00      	nop
 8003a80:	40020010 	.word	0x40020010
 8003a84:	40020028 	.word	0x40020028
 8003a88:	40020040 	.word	0x40020040
 8003a8c:	40020058 	.word	0x40020058
 8003a90:	40020070 	.word	0x40020070
 8003a94:	40020088 	.word	0x40020088
 8003a98:	400200a0 	.word	0x400200a0
 8003a9c:	400200b8 	.word	0x400200b8
 8003aa0:	40020410 	.word	0x40020410
 8003aa4:	40020428 	.word	0x40020428
 8003aa8:	40020440 	.word	0x40020440
 8003aac:	40020458 	.word	0x40020458
 8003ab0:	40020470 	.word	0x40020470
 8003ab4:	40020488 	.word	0x40020488
 8003ab8:	400204a0 	.word	0x400204a0
 8003abc:	400204b8 	.word	0x400204b8
 8003ac0:	58025408 	.word	0x58025408
 8003ac4:	5802541c 	.word	0x5802541c
 8003ac8:	58025430 	.word	0x58025430
 8003acc:	58025444 	.word	0x58025444
 8003ad0:	58025458 	.word	0x58025458
 8003ad4:	5802546c 	.word	0x5802546c
 8003ad8:	58025480 	.word	0x58025480
 8003adc:	58025494 	.word	0x58025494
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d028      	beq.n	8003b38 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003af4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afa:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b00:	f003 031f 	and.w	r3, r3, #31
 8003b04:	2201      	movs	r2, #1
 8003b06:	409a      	lsls	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003b14:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00c      	beq.n	8003b38 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b2c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003b36:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop

08003b64 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b08a      	sub	sp, #40	@ 0x28
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b70:	4b67      	ldr	r3, [pc, #412]	@ (8003d10 <HAL_DMA_IRQHandler+0x1ac>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a67      	ldr	r2, [pc, #412]	@ (8003d14 <HAL_DMA_IRQHandler+0x1b0>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	0a9b      	lsrs	r3, r3, #10
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b82:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b88:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a5f      	ldr	r2, [pc, #380]	@ (8003d18 <HAL_DMA_IRQHandler+0x1b4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d04a      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a5d      	ldr	r2, [pc, #372]	@ (8003d1c <HAL_DMA_IRQHandler+0x1b8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d045      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a5c      	ldr	r2, [pc, #368]	@ (8003d20 <HAL_DMA_IRQHandler+0x1bc>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d040      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a5a      	ldr	r2, [pc, #360]	@ (8003d24 <HAL_DMA_IRQHandler+0x1c0>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d03b      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a59      	ldr	r2, [pc, #356]	@ (8003d28 <HAL_DMA_IRQHandler+0x1c4>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d036      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a57      	ldr	r2, [pc, #348]	@ (8003d2c <HAL_DMA_IRQHandler+0x1c8>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d031      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a56      	ldr	r2, [pc, #344]	@ (8003d30 <HAL_DMA_IRQHandler+0x1cc>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d02c      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a54      	ldr	r2, [pc, #336]	@ (8003d34 <HAL_DMA_IRQHandler+0x1d0>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d027      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a53      	ldr	r2, [pc, #332]	@ (8003d38 <HAL_DMA_IRQHandler+0x1d4>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d022      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a51      	ldr	r2, [pc, #324]	@ (8003d3c <HAL_DMA_IRQHandler+0x1d8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d01d      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a50      	ldr	r2, [pc, #320]	@ (8003d40 <HAL_DMA_IRQHandler+0x1dc>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d018      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a4e      	ldr	r2, [pc, #312]	@ (8003d44 <HAL_DMA_IRQHandler+0x1e0>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d013      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a4d      	ldr	r2, [pc, #308]	@ (8003d48 <HAL_DMA_IRQHandler+0x1e4>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d00e      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a4b      	ldr	r2, [pc, #300]	@ (8003d4c <HAL_DMA_IRQHandler+0x1e8>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d009      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a4a      	ldr	r2, [pc, #296]	@ (8003d50 <HAL_DMA_IRQHandler+0x1ec>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d004      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xd2>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a48      	ldr	r2, [pc, #288]	@ (8003d54 <HAL_DMA_IRQHandler+0x1f0>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d101      	bne.n	8003c3a <HAL_DMA_IRQHandler+0xd6>
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <HAL_DMA_IRQHandler+0xd8>
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 842b 	beq.w	8004498 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c46:	f003 031f 	and.w	r3, r3, #31
 8003c4a:	2208      	movs	r2, #8
 8003c4c:	409a      	lsls	r2, r3
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	4013      	ands	r3, r2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 80a2 	beq.w	8003d9c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a2e      	ldr	r2, [pc, #184]	@ (8003d18 <HAL_DMA_IRQHandler+0x1b4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d04a      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a2d      	ldr	r2, [pc, #180]	@ (8003d1c <HAL_DMA_IRQHandler+0x1b8>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d045      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a2b      	ldr	r2, [pc, #172]	@ (8003d20 <HAL_DMA_IRQHandler+0x1bc>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d040      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a2a      	ldr	r2, [pc, #168]	@ (8003d24 <HAL_DMA_IRQHandler+0x1c0>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d03b      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a28      	ldr	r2, [pc, #160]	@ (8003d28 <HAL_DMA_IRQHandler+0x1c4>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d036      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a27      	ldr	r2, [pc, #156]	@ (8003d2c <HAL_DMA_IRQHandler+0x1c8>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d031      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a25      	ldr	r2, [pc, #148]	@ (8003d30 <HAL_DMA_IRQHandler+0x1cc>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d02c      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a24      	ldr	r2, [pc, #144]	@ (8003d34 <HAL_DMA_IRQHandler+0x1d0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d027      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a22      	ldr	r2, [pc, #136]	@ (8003d38 <HAL_DMA_IRQHandler+0x1d4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d022      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a21      	ldr	r2, [pc, #132]	@ (8003d3c <HAL_DMA_IRQHandler+0x1d8>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d01d      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a1f      	ldr	r2, [pc, #124]	@ (8003d40 <HAL_DMA_IRQHandler+0x1dc>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d018      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a1e      	ldr	r2, [pc, #120]	@ (8003d44 <HAL_DMA_IRQHandler+0x1e0>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d013      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8003d48 <HAL_DMA_IRQHandler+0x1e4>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d00e      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a1b      	ldr	r2, [pc, #108]	@ (8003d4c <HAL_DMA_IRQHandler+0x1e8>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d009      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a19      	ldr	r2, [pc, #100]	@ (8003d50 <HAL_DMA_IRQHandler+0x1ec>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d004      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x194>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a18      	ldr	r2, [pc, #96]	@ (8003d54 <HAL_DMA_IRQHandler+0x1f0>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d12f      	bne.n	8003d58 <HAL_DMA_IRQHandler+0x1f4>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0304 	and.w	r3, r3, #4
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	bf14      	ite	ne
 8003d06:	2301      	movne	r3, #1
 8003d08:	2300      	moveq	r3, #0
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	e02e      	b.n	8003d6c <HAL_DMA_IRQHandler+0x208>
 8003d0e:	bf00      	nop
 8003d10:	24000000 	.word	0x24000000
 8003d14:	1b4e81b5 	.word	0x1b4e81b5
 8003d18:	40020010 	.word	0x40020010
 8003d1c:	40020028 	.word	0x40020028
 8003d20:	40020040 	.word	0x40020040
 8003d24:	40020058 	.word	0x40020058
 8003d28:	40020070 	.word	0x40020070
 8003d2c:	40020088 	.word	0x40020088
 8003d30:	400200a0 	.word	0x400200a0
 8003d34:	400200b8 	.word	0x400200b8
 8003d38:	40020410 	.word	0x40020410
 8003d3c:	40020428 	.word	0x40020428
 8003d40:	40020440 	.word	0x40020440
 8003d44:	40020458 	.word	0x40020458
 8003d48:	40020470 	.word	0x40020470
 8003d4c:	40020488 	.word	0x40020488
 8003d50:	400204a0 	.word	0x400204a0
 8003d54:	400204b8 	.word	0x400204b8
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	bf14      	ite	ne
 8003d66:	2301      	movne	r3, #1
 8003d68:	2300      	moveq	r3, #0
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d015      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0204 	bic.w	r2, r2, #4
 8003d7e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d84:	f003 031f 	and.w	r3, r3, #31
 8003d88:	2208      	movs	r2, #8
 8003d8a:	409a      	lsls	r2, r3
 8003d8c:	6a3b      	ldr	r3, [r7, #32]
 8003d8e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d94:	f043 0201 	orr.w	r2, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da0:	f003 031f 	and.w	r3, r3, #31
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	fa22 f303 	lsr.w	r3, r2, r3
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d06e      	beq.n	8003e90 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a69      	ldr	r2, [pc, #420]	@ (8003f5c <HAL_DMA_IRQHandler+0x3f8>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d04a      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a67      	ldr	r2, [pc, #412]	@ (8003f60 <HAL_DMA_IRQHandler+0x3fc>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d045      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a66      	ldr	r2, [pc, #408]	@ (8003f64 <HAL_DMA_IRQHandler+0x400>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d040      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a64      	ldr	r2, [pc, #400]	@ (8003f68 <HAL_DMA_IRQHandler+0x404>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d03b      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a63      	ldr	r2, [pc, #396]	@ (8003f6c <HAL_DMA_IRQHandler+0x408>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d036      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a61      	ldr	r2, [pc, #388]	@ (8003f70 <HAL_DMA_IRQHandler+0x40c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d031      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a60      	ldr	r2, [pc, #384]	@ (8003f74 <HAL_DMA_IRQHandler+0x410>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d02c      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a5e      	ldr	r2, [pc, #376]	@ (8003f78 <HAL_DMA_IRQHandler+0x414>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d027      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a5d      	ldr	r2, [pc, #372]	@ (8003f7c <HAL_DMA_IRQHandler+0x418>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d022      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a5b      	ldr	r2, [pc, #364]	@ (8003f80 <HAL_DMA_IRQHandler+0x41c>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d01d      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a5a      	ldr	r2, [pc, #360]	@ (8003f84 <HAL_DMA_IRQHandler+0x420>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d018      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a58      	ldr	r2, [pc, #352]	@ (8003f88 <HAL_DMA_IRQHandler+0x424>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d013      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a57      	ldr	r2, [pc, #348]	@ (8003f8c <HAL_DMA_IRQHandler+0x428>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d00e      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a55      	ldr	r2, [pc, #340]	@ (8003f90 <HAL_DMA_IRQHandler+0x42c>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d009      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a54      	ldr	r2, [pc, #336]	@ (8003f94 <HAL_DMA_IRQHandler+0x430>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d004      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x2ee>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a52      	ldr	r2, [pc, #328]	@ (8003f98 <HAL_DMA_IRQHandler+0x434>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d10a      	bne.n	8003e68 <HAL_DMA_IRQHandler+0x304>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	bf14      	ite	ne
 8003e60:	2301      	movne	r3, #1
 8003e62:	2300      	moveq	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	e003      	b.n	8003e70 <HAL_DMA_IRQHandler+0x30c>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2300      	movs	r3, #0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00d      	beq.n	8003e90 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e78:	f003 031f 	and.w	r3, r3, #31
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	409a      	lsls	r2, r3
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e88:	f043 0202 	orr.w	r2, r3, #2
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e94:	f003 031f 	and.w	r3, r3, #31
 8003e98:	2204      	movs	r2, #4
 8003e9a:	409a      	lsls	r2, r3
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 808f 	beq.w	8003fc4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a2c      	ldr	r2, [pc, #176]	@ (8003f5c <HAL_DMA_IRQHandler+0x3f8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d04a      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a2a      	ldr	r2, [pc, #168]	@ (8003f60 <HAL_DMA_IRQHandler+0x3fc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d045      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a29      	ldr	r2, [pc, #164]	@ (8003f64 <HAL_DMA_IRQHandler+0x400>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d040      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a27      	ldr	r2, [pc, #156]	@ (8003f68 <HAL_DMA_IRQHandler+0x404>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d03b      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a26      	ldr	r2, [pc, #152]	@ (8003f6c <HAL_DMA_IRQHandler+0x408>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d036      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a24      	ldr	r2, [pc, #144]	@ (8003f70 <HAL_DMA_IRQHandler+0x40c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d031      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a23      	ldr	r2, [pc, #140]	@ (8003f74 <HAL_DMA_IRQHandler+0x410>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d02c      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a21      	ldr	r2, [pc, #132]	@ (8003f78 <HAL_DMA_IRQHandler+0x414>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d027      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a20      	ldr	r2, [pc, #128]	@ (8003f7c <HAL_DMA_IRQHandler+0x418>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d022      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a1e      	ldr	r2, [pc, #120]	@ (8003f80 <HAL_DMA_IRQHandler+0x41c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d01d      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003f84 <HAL_DMA_IRQHandler+0x420>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d018      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a1b      	ldr	r2, [pc, #108]	@ (8003f88 <HAL_DMA_IRQHandler+0x424>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d013      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a1a      	ldr	r2, [pc, #104]	@ (8003f8c <HAL_DMA_IRQHandler+0x428>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d00e      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a18      	ldr	r2, [pc, #96]	@ (8003f90 <HAL_DMA_IRQHandler+0x42c>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d009      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a17      	ldr	r2, [pc, #92]	@ (8003f94 <HAL_DMA_IRQHandler+0x430>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d004      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x3e2>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a15      	ldr	r2, [pc, #84]	@ (8003f98 <HAL_DMA_IRQHandler+0x434>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d12a      	bne.n	8003f9c <HAL_DMA_IRQHandler+0x438>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf14      	ite	ne
 8003f54:	2301      	movne	r3, #1
 8003f56:	2300      	moveq	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	e023      	b.n	8003fa4 <HAL_DMA_IRQHandler+0x440>
 8003f5c:	40020010 	.word	0x40020010
 8003f60:	40020028 	.word	0x40020028
 8003f64:	40020040 	.word	0x40020040
 8003f68:	40020058 	.word	0x40020058
 8003f6c:	40020070 	.word	0x40020070
 8003f70:	40020088 	.word	0x40020088
 8003f74:	400200a0 	.word	0x400200a0
 8003f78:	400200b8 	.word	0x400200b8
 8003f7c:	40020410 	.word	0x40020410
 8003f80:	40020428 	.word	0x40020428
 8003f84:	40020440 	.word	0x40020440
 8003f88:	40020458 	.word	0x40020458
 8003f8c:	40020470 	.word	0x40020470
 8003f90:	40020488 	.word	0x40020488
 8003f94:	400204a0 	.word	0x400204a0
 8003f98:	400204b8 	.word	0x400204b8
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00d      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fac:	f003 031f 	and.w	r3, r3, #31
 8003fb0:	2204      	movs	r2, #4
 8003fb2:	409a      	lsls	r2, r3
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
 8003fb6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fbc:	f043 0204 	orr.w	r2, r3, #4
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc8:	f003 031f 	and.w	r3, r3, #31
 8003fcc:	2210      	movs	r2, #16
 8003fce:	409a      	lsls	r2, r3
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 80a6 	beq.w	8004126 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a85      	ldr	r2, [pc, #532]	@ (80041f4 <HAL_DMA_IRQHandler+0x690>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d04a      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a83      	ldr	r2, [pc, #524]	@ (80041f8 <HAL_DMA_IRQHandler+0x694>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d045      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a82      	ldr	r2, [pc, #520]	@ (80041fc <HAL_DMA_IRQHandler+0x698>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d040      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a80      	ldr	r2, [pc, #512]	@ (8004200 <HAL_DMA_IRQHandler+0x69c>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d03b      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a7f      	ldr	r2, [pc, #508]	@ (8004204 <HAL_DMA_IRQHandler+0x6a0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d036      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a7d      	ldr	r2, [pc, #500]	@ (8004208 <HAL_DMA_IRQHandler+0x6a4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d031      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a7c      	ldr	r2, [pc, #496]	@ (800420c <HAL_DMA_IRQHandler+0x6a8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d02c      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a7a      	ldr	r2, [pc, #488]	@ (8004210 <HAL_DMA_IRQHandler+0x6ac>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d027      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a79      	ldr	r2, [pc, #484]	@ (8004214 <HAL_DMA_IRQHandler+0x6b0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d022      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a77      	ldr	r2, [pc, #476]	@ (8004218 <HAL_DMA_IRQHandler+0x6b4>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d01d      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a76      	ldr	r2, [pc, #472]	@ (800421c <HAL_DMA_IRQHandler+0x6b8>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d018      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a74      	ldr	r2, [pc, #464]	@ (8004220 <HAL_DMA_IRQHandler+0x6bc>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d013      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a73      	ldr	r2, [pc, #460]	@ (8004224 <HAL_DMA_IRQHandler+0x6c0>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d00e      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a71      	ldr	r2, [pc, #452]	@ (8004228 <HAL_DMA_IRQHandler+0x6c4>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d009      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a70      	ldr	r2, [pc, #448]	@ (800422c <HAL_DMA_IRQHandler+0x6c8>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d004      	beq.n	800407a <HAL_DMA_IRQHandler+0x516>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a6e      	ldr	r2, [pc, #440]	@ (8004230 <HAL_DMA_IRQHandler+0x6cc>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d10a      	bne.n	8004090 <HAL_DMA_IRQHandler+0x52c>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0308 	and.w	r3, r3, #8
 8004084:	2b00      	cmp	r3, #0
 8004086:	bf14      	ite	ne
 8004088:	2301      	movne	r3, #1
 800408a:	2300      	moveq	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	e009      	b.n	80040a4 <HAL_DMA_IRQHandler+0x540>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	2b00      	cmp	r3, #0
 800409c:	bf14      	ite	ne
 800409e:	2301      	movne	r3, #1
 80040a0:	2300      	moveq	r3, #0
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d03e      	beq.n	8004126 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ac:	f003 031f 	and.w	r3, r3, #31
 80040b0:	2210      	movs	r2, #16
 80040b2:	409a      	lsls	r2, r3
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d018      	beq.n	80040f8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d108      	bne.n	80040e6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d024      	beq.n	8004126 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	4798      	blx	r3
 80040e4:	e01f      	b.n	8004126 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d01b      	beq.n	8004126 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	4798      	blx	r3
 80040f6:	e016      	b.n	8004126 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004102:	2b00      	cmp	r3, #0
 8004104:	d107      	bne.n	8004116 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0208 	bic.w	r2, r2, #8
 8004114:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412a:	f003 031f 	and.w	r3, r3, #31
 800412e:	2220      	movs	r2, #32
 8004130:	409a      	lsls	r2, r3
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	4013      	ands	r3, r2
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 8110 	beq.w	800435c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a2c      	ldr	r2, [pc, #176]	@ (80041f4 <HAL_DMA_IRQHandler+0x690>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d04a      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a2b      	ldr	r2, [pc, #172]	@ (80041f8 <HAL_DMA_IRQHandler+0x694>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d045      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a29      	ldr	r2, [pc, #164]	@ (80041fc <HAL_DMA_IRQHandler+0x698>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d040      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a28      	ldr	r2, [pc, #160]	@ (8004200 <HAL_DMA_IRQHandler+0x69c>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d03b      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a26      	ldr	r2, [pc, #152]	@ (8004204 <HAL_DMA_IRQHandler+0x6a0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d036      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a25      	ldr	r2, [pc, #148]	@ (8004208 <HAL_DMA_IRQHandler+0x6a4>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d031      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a23      	ldr	r2, [pc, #140]	@ (800420c <HAL_DMA_IRQHandler+0x6a8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d02c      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a22      	ldr	r2, [pc, #136]	@ (8004210 <HAL_DMA_IRQHandler+0x6ac>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d027      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a20      	ldr	r2, [pc, #128]	@ (8004214 <HAL_DMA_IRQHandler+0x6b0>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d022      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a1f      	ldr	r2, [pc, #124]	@ (8004218 <HAL_DMA_IRQHandler+0x6b4>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d01d      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a1d      	ldr	r2, [pc, #116]	@ (800421c <HAL_DMA_IRQHandler+0x6b8>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d018      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004220 <HAL_DMA_IRQHandler+0x6bc>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d013      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004224 <HAL_DMA_IRQHandler+0x6c0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00e      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a19      	ldr	r2, [pc, #100]	@ (8004228 <HAL_DMA_IRQHandler+0x6c4>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d009      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a17      	ldr	r2, [pc, #92]	@ (800422c <HAL_DMA_IRQHandler+0x6c8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d004      	beq.n	80041dc <HAL_DMA_IRQHandler+0x678>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a16      	ldr	r2, [pc, #88]	@ (8004230 <HAL_DMA_IRQHandler+0x6cc>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d12b      	bne.n	8004234 <HAL_DMA_IRQHandler+0x6d0>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0310 	and.w	r3, r3, #16
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	bf14      	ite	ne
 80041ea:	2301      	movne	r3, #1
 80041ec:	2300      	moveq	r3, #0
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	e02a      	b.n	8004248 <HAL_DMA_IRQHandler+0x6e4>
 80041f2:	bf00      	nop
 80041f4:	40020010 	.word	0x40020010
 80041f8:	40020028 	.word	0x40020028
 80041fc:	40020040 	.word	0x40020040
 8004200:	40020058 	.word	0x40020058
 8004204:	40020070 	.word	0x40020070
 8004208:	40020088 	.word	0x40020088
 800420c:	400200a0 	.word	0x400200a0
 8004210:	400200b8 	.word	0x400200b8
 8004214:	40020410 	.word	0x40020410
 8004218:	40020428 	.word	0x40020428
 800421c:	40020440 	.word	0x40020440
 8004220:	40020458 	.word	0x40020458
 8004224:	40020470 	.word	0x40020470
 8004228:	40020488 	.word	0x40020488
 800422c:	400204a0 	.word	0x400204a0
 8004230:	400204b8 	.word	0x400204b8
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	bf14      	ite	ne
 8004242:	2301      	movne	r3, #1
 8004244:	2300      	moveq	r3, #0
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 8087 	beq.w	800435c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004252:	f003 031f 	and.w	r3, r3, #31
 8004256:	2220      	movs	r2, #32
 8004258:	409a      	lsls	r2, r3
 800425a:	6a3b      	ldr	r3, [r7, #32]
 800425c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b04      	cmp	r3, #4
 8004268:	d139      	bne.n	80042de <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f022 0216 	bic.w	r2, r2, #22
 8004278:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	695a      	ldr	r2, [r3, #20]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004288:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	2b00      	cmp	r3, #0
 8004290:	d103      	bne.n	800429a <HAL_DMA_IRQHandler+0x736>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 0208 	bic.w	r2, r2, #8
 80042a8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ae:	f003 031f 	and.w	r3, r3, #31
 80042b2:	223f      	movs	r2, #63	@ 0x3f
 80042b4:	409a      	lsls	r2, r3
 80042b6:	6a3b      	ldr	r3, [r7, #32]
 80042b8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 834a 	beq.w	8004968 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	4798      	blx	r3
          }
          return;
 80042dc:	e344      	b.n	8004968 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d018      	beq.n	800431e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d108      	bne.n	800430c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d02c      	beq.n	800435c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	4798      	blx	r3
 800430a:	e027      	b.n	800435c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004310:	2b00      	cmp	r3, #0
 8004312:	d023      	beq.n	800435c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	4798      	blx	r3
 800431c:	e01e      	b.n	800435c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10f      	bne.n	800434c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 0210 	bic.w	r2, r2, #16
 800433a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 8306 	beq.w	8004972 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 8088 	beq.w	8004484 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2204      	movs	r2, #4
 8004378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a7a      	ldr	r2, [pc, #488]	@ (800456c <HAL_DMA_IRQHandler+0xa08>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d04a      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a79      	ldr	r2, [pc, #484]	@ (8004570 <HAL_DMA_IRQHandler+0xa0c>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d045      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a77      	ldr	r2, [pc, #476]	@ (8004574 <HAL_DMA_IRQHandler+0xa10>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d040      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a76      	ldr	r2, [pc, #472]	@ (8004578 <HAL_DMA_IRQHandler+0xa14>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d03b      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a74      	ldr	r2, [pc, #464]	@ (800457c <HAL_DMA_IRQHandler+0xa18>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d036      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a73      	ldr	r2, [pc, #460]	@ (8004580 <HAL_DMA_IRQHandler+0xa1c>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d031      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a71      	ldr	r2, [pc, #452]	@ (8004584 <HAL_DMA_IRQHandler+0xa20>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d02c      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a70      	ldr	r2, [pc, #448]	@ (8004588 <HAL_DMA_IRQHandler+0xa24>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d027      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a6e      	ldr	r2, [pc, #440]	@ (800458c <HAL_DMA_IRQHandler+0xa28>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d022      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a6d      	ldr	r2, [pc, #436]	@ (8004590 <HAL_DMA_IRQHandler+0xa2c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d01d      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a6b      	ldr	r2, [pc, #428]	@ (8004594 <HAL_DMA_IRQHandler+0xa30>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d018      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a6a      	ldr	r2, [pc, #424]	@ (8004598 <HAL_DMA_IRQHandler+0xa34>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d013      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a68      	ldr	r2, [pc, #416]	@ (800459c <HAL_DMA_IRQHandler+0xa38>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d00e      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a67      	ldr	r2, [pc, #412]	@ (80045a0 <HAL_DMA_IRQHandler+0xa3c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d009      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a65      	ldr	r2, [pc, #404]	@ (80045a4 <HAL_DMA_IRQHandler+0xa40>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d004      	beq.n	800441c <HAL_DMA_IRQHandler+0x8b8>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a64      	ldr	r2, [pc, #400]	@ (80045a8 <HAL_DMA_IRQHandler+0xa44>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d108      	bne.n	800442e <HAL_DMA_IRQHandler+0x8ca>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 0201 	bic.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	e007      	b.n	800443e <HAL_DMA_IRQHandler+0x8da>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0201 	bic.w	r2, r2, #1
 800443c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	3301      	adds	r3, #1
 8004442:	60fb      	str	r3, [r7, #12]
 8004444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004446:	429a      	cmp	r2, r3
 8004448:	d307      	bcc.n	800445a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1f2      	bne.n	800443e <HAL_DMA_IRQHandler+0x8da>
 8004458:	e000      	b.n	800445c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800445a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d004      	beq.n	8004474 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2203      	movs	r2, #3
 800446e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004472:	e003      	b.n	800447c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 8272 	beq.w	8004972 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	4798      	blx	r3
 8004496:	e26c      	b.n	8004972 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a43      	ldr	r2, [pc, #268]	@ (80045ac <HAL_DMA_IRQHandler+0xa48>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d022      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x984>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a42      	ldr	r2, [pc, #264]	@ (80045b0 <HAL_DMA_IRQHandler+0xa4c>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d01d      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x984>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a40      	ldr	r2, [pc, #256]	@ (80045b4 <HAL_DMA_IRQHandler+0xa50>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d018      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x984>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a3f      	ldr	r2, [pc, #252]	@ (80045b8 <HAL_DMA_IRQHandler+0xa54>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d013      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x984>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a3d      	ldr	r2, [pc, #244]	@ (80045bc <HAL_DMA_IRQHandler+0xa58>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d00e      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x984>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a3c      	ldr	r2, [pc, #240]	@ (80045c0 <HAL_DMA_IRQHandler+0xa5c>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d009      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x984>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a3a      	ldr	r2, [pc, #232]	@ (80045c4 <HAL_DMA_IRQHandler+0xa60>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d004      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x984>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a39      	ldr	r2, [pc, #228]	@ (80045c8 <HAL_DMA_IRQHandler+0xa64>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d101      	bne.n	80044ec <HAL_DMA_IRQHandler+0x988>
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <HAL_DMA_IRQHandler+0x98a>
 80044ec:	2300      	movs	r3, #0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f000 823f 	beq.w	8004972 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004500:	f003 031f 	and.w	r3, r3, #31
 8004504:	2204      	movs	r2, #4
 8004506:	409a      	lsls	r2, r3
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	4013      	ands	r3, r2
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 80cd 	beq.w	80046ac <HAL_DMA_IRQHandler+0xb48>
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	f003 0304 	and.w	r3, r3, #4
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 80c7 	beq.w	80046ac <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004522:	f003 031f 	and.w	r3, r3, #31
 8004526:	2204      	movs	r2, #4
 8004528:	409a      	lsls	r2, r3
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d049      	beq.n	80045cc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d109      	bne.n	8004556 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 8210 	beq.w	800496c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004554:	e20a      	b.n	800496c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455a:	2b00      	cmp	r3, #0
 800455c:	f000 8206 	beq.w	800496c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004568:	e200      	b.n	800496c <HAL_DMA_IRQHandler+0xe08>
 800456a:	bf00      	nop
 800456c:	40020010 	.word	0x40020010
 8004570:	40020028 	.word	0x40020028
 8004574:	40020040 	.word	0x40020040
 8004578:	40020058 	.word	0x40020058
 800457c:	40020070 	.word	0x40020070
 8004580:	40020088 	.word	0x40020088
 8004584:	400200a0 	.word	0x400200a0
 8004588:	400200b8 	.word	0x400200b8
 800458c:	40020410 	.word	0x40020410
 8004590:	40020428 	.word	0x40020428
 8004594:	40020440 	.word	0x40020440
 8004598:	40020458 	.word	0x40020458
 800459c:	40020470 	.word	0x40020470
 80045a0:	40020488 	.word	0x40020488
 80045a4:	400204a0 	.word	0x400204a0
 80045a8:	400204b8 	.word	0x400204b8
 80045ac:	58025408 	.word	0x58025408
 80045b0:	5802541c 	.word	0x5802541c
 80045b4:	58025430 	.word	0x58025430
 80045b8:	58025444 	.word	0x58025444
 80045bc:	58025458 	.word	0x58025458
 80045c0:	5802546c 	.word	0x5802546c
 80045c4:	58025480 	.word	0x58025480
 80045c8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	f003 0320 	and.w	r3, r3, #32
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d160      	bne.n	8004698 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a7f      	ldr	r2, [pc, #508]	@ (80047d8 <HAL_DMA_IRQHandler+0xc74>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d04a      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a7d      	ldr	r2, [pc, #500]	@ (80047dc <HAL_DMA_IRQHandler+0xc78>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d045      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a7c      	ldr	r2, [pc, #496]	@ (80047e0 <HAL_DMA_IRQHandler+0xc7c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d040      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a7a      	ldr	r2, [pc, #488]	@ (80047e4 <HAL_DMA_IRQHandler+0xc80>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d03b      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a79      	ldr	r2, [pc, #484]	@ (80047e8 <HAL_DMA_IRQHandler+0xc84>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d036      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a77      	ldr	r2, [pc, #476]	@ (80047ec <HAL_DMA_IRQHandler+0xc88>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d031      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a76      	ldr	r2, [pc, #472]	@ (80047f0 <HAL_DMA_IRQHandler+0xc8c>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d02c      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a74      	ldr	r2, [pc, #464]	@ (80047f4 <HAL_DMA_IRQHandler+0xc90>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d027      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a73      	ldr	r2, [pc, #460]	@ (80047f8 <HAL_DMA_IRQHandler+0xc94>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d022      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a71      	ldr	r2, [pc, #452]	@ (80047fc <HAL_DMA_IRQHandler+0xc98>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d01d      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a70      	ldr	r2, [pc, #448]	@ (8004800 <HAL_DMA_IRQHandler+0xc9c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d018      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a6e      	ldr	r2, [pc, #440]	@ (8004804 <HAL_DMA_IRQHandler+0xca0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d013      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a6d      	ldr	r2, [pc, #436]	@ (8004808 <HAL_DMA_IRQHandler+0xca4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d00e      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a6b      	ldr	r2, [pc, #428]	@ (800480c <HAL_DMA_IRQHandler+0xca8>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d009      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a6a      	ldr	r2, [pc, #424]	@ (8004810 <HAL_DMA_IRQHandler+0xcac>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d004      	beq.n	8004676 <HAL_DMA_IRQHandler+0xb12>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a68      	ldr	r2, [pc, #416]	@ (8004814 <HAL_DMA_IRQHandler+0xcb0>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d108      	bne.n	8004688 <HAL_DMA_IRQHandler+0xb24>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0208 	bic.w	r2, r2, #8
 8004684:	601a      	str	r2, [r3, #0]
 8004686:	e007      	b.n	8004698 <HAL_DMA_IRQHandler+0xb34>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0204 	bic.w	r2, r2, #4
 8004696:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 8165 	beq.w	800496c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046aa:	e15f      	b.n	800496c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b0:	f003 031f 	and.w	r3, r3, #31
 80046b4:	2202      	movs	r2, #2
 80046b6:	409a      	lsls	r2, r3
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	4013      	ands	r3, r2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 80c5 	beq.w	800484c <HAL_DMA_IRQHandler+0xce8>
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 80bf 	beq.w	800484c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d2:	f003 031f 	and.w	r3, r3, #31
 80046d6:	2202      	movs	r2, #2
 80046d8:	409a      	lsls	r2, r3
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d018      	beq.n	800471a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d109      	bne.n	8004706 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 813a 	beq.w	8004970 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004704:	e134      	b.n	8004970 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800470a:	2b00      	cmp	r3, #0
 800470c:	f000 8130 	beq.w	8004970 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004718:	e12a      	b.n	8004970 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	f003 0320 	and.w	r3, r3, #32
 8004720:	2b00      	cmp	r3, #0
 8004722:	f040 8089 	bne.w	8004838 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a2b      	ldr	r2, [pc, #172]	@ (80047d8 <HAL_DMA_IRQHandler+0xc74>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d04a      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a29      	ldr	r2, [pc, #164]	@ (80047dc <HAL_DMA_IRQHandler+0xc78>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d045      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a28      	ldr	r2, [pc, #160]	@ (80047e0 <HAL_DMA_IRQHandler+0xc7c>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d040      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a26      	ldr	r2, [pc, #152]	@ (80047e4 <HAL_DMA_IRQHandler+0xc80>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d03b      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a25      	ldr	r2, [pc, #148]	@ (80047e8 <HAL_DMA_IRQHandler+0xc84>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d036      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a23      	ldr	r2, [pc, #140]	@ (80047ec <HAL_DMA_IRQHandler+0xc88>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d031      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a22      	ldr	r2, [pc, #136]	@ (80047f0 <HAL_DMA_IRQHandler+0xc8c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d02c      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a20      	ldr	r2, [pc, #128]	@ (80047f4 <HAL_DMA_IRQHandler+0xc90>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d027      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a1f      	ldr	r2, [pc, #124]	@ (80047f8 <HAL_DMA_IRQHandler+0xc94>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d022      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a1d      	ldr	r2, [pc, #116]	@ (80047fc <HAL_DMA_IRQHandler+0xc98>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d01d      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a1c      	ldr	r2, [pc, #112]	@ (8004800 <HAL_DMA_IRQHandler+0xc9c>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d018      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a1a      	ldr	r2, [pc, #104]	@ (8004804 <HAL_DMA_IRQHandler+0xca0>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d013      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a19      	ldr	r2, [pc, #100]	@ (8004808 <HAL_DMA_IRQHandler+0xca4>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d00e      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a17      	ldr	r2, [pc, #92]	@ (800480c <HAL_DMA_IRQHandler+0xca8>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d009      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a16      	ldr	r2, [pc, #88]	@ (8004810 <HAL_DMA_IRQHandler+0xcac>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d004      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xc62>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a14      	ldr	r2, [pc, #80]	@ (8004814 <HAL_DMA_IRQHandler+0xcb0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d128      	bne.n	8004818 <HAL_DMA_IRQHandler+0xcb4>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0214 	bic.w	r2, r2, #20
 80047d4:	601a      	str	r2, [r3, #0]
 80047d6:	e027      	b.n	8004828 <HAL_DMA_IRQHandler+0xcc4>
 80047d8:	40020010 	.word	0x40020010
 80047dc:	40020028 	.word	0x40020028
 80047e0:	40020040 	.word	0x40020040
 80047e4:	40020058 	.word	0x40020058
 80047e8:	40020070 	.word	0x40020070
 80047ec:	40020088 	.word	0x40020088
 80047f0:	400200a0 	.word	0x400200a0
 80047f4:	400200b8 	.word	0x400200b8
 80047f8:	40020410 	.word	0x40020410
 80047fc:	40020428 	.word	0x40020428
 8004800:	40020440 	.word	0x40020440
 8004804:	40020458 	.word	0x40020458
 8004808:	40020470 	.word	0x40020470
 800480c:	40020488 	.word	0x40020488
 8004810:	400204a0 	.word	0x400204a0
 8004814:	400204b8 	.word	0x400204b8
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 020a 	bic.w	r2, r2, #10
 8004826:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483c:	2b00      	cmp	r3, #0
 800483e:	f000 8097 	beq.w	8004970 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800484a:	e091      	b.n	8004970 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004850:	f003 031f 	and.w	r3, r3, #31
 8004854:	2208      	movs	r2, #8
 8004856:	409a      	lsls	r2, r3
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	4013      	ands	r3, r2
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 8088 	beq.w	8004972 <HAL_DMA_IRQHandler+0xe0e>
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f003 0308 	and.w	r3, r3, #8
 8004868:	2b00      	cmp	r3, #0
 800486a:	f000 8082 	beq.w	8004972 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a41      	ldr	r2, [pc, #260]	@ (8004978 <HAL_DMA_IRQHandler+0xe14>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d04a      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a3f      	ldr	r2, [pc, #252]	@ (800497c <HAL_DMA_IRQHandler+0xe18>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d045      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a3e      	ldr	r2, [pc, #248]	@ (8004980 <HAL_DMA_IRQHandler+0xe1c>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d040      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a3c      	ldr	r2, [pc, #240]	@ (8004984 <HAL_DMA_IRQHandler+0xe20>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d03b      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a3b      	ldr	r2, [pc, #236]	@ (8004988 <HAL_DMA_IRQHandler+0xe24>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d036      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a39      	ldr	r2, [pc, #228]	@ (800498c <HAL_DMA_IRQHandler+0xe28>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d031      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a38      	ldr	r2, [pc, #224]	@ (8004990 <HAL_DMA_IRQHandler+0xe2c>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d02c      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a36      	ldr	r2, [pc, #216]	@ (8004994 <HAL_DMA_IRQHandler+0xe30>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d027      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a35      	ldr	r2, [pc, #212]	@ (8004998 <HAL_DMA_IRQHandler+0xe34>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d022      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a33      	ldr	r2, [pc, #204]	@ (800499c <HAL_DMA_IRQHandler+0xe38>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d01d      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a32      	ldr	r2, [pc, #200]	@ (80049a0 <HAL_DMA_IRQHandler+0xe3c>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d018      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a30      	ldr	r2, [pc, #192]	@ (80049a4 <HAL_DMA_IRQHandler+0xe40>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d013      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a2f      	ldr	r2, [pc, #188]	@ (80049a8 <HAL_DMA_IRQHandler+0xe44>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d00e      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a2d      	ldr	r2, [pc, #180]	@ (80049ac <HAL_DMA_IRQHandler+0xe48>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d009      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a2c      	ldr	r2, [pc, #176]	@ (80049b0 <HAL_DMA_IRQHandler+0xe4c>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d004      	beq.n	800490e <HAL_DMA_IRQHandler+0xdaa>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a2a      	ldr	r2, [pc, #168]	@ (80049b4 <HAL_DMA_IRQHandler+0xe50>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d108      	bne.n	8004920 <HAL_DMA_IRQHandler+0xdbc>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 021c 	bic.w	r2, r2, #28
 800491c:	601a      	str	r2, [r3, #0]
 800491e:	e007      	b.n	8004930 <HAL_DMA_IRQHandler+0xdcc>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 020e 	bic.w	r2, r2, #14
 800492e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004934:	f003 031f 	and.w	r3, r3, #31
 8004938:	2201      	movs	r2, #1
 800493a:	409a      	lsls	r2, r3
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800495a:	2b00      	cmp	r3, #0
 800495c:	d009      	beq.n	8004972 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	4798      	blx	r3
 8004966:	e004      	b.n	8004972 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004968:	bf00      	nop
 800496a:	e002      	b.n	8004972 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800496c:	bf00      	nop
 800496e:	e000      	b.n	8004972 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004970:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004972:	3728      	adds	r7, #40	@ 0x28
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	40020010 	.word	0x40020010
 800497c:	40020028 	.word	0x40020028
 8004980:	40020040 	.word	0x40020040
 8004984:	40020058 	.word	0x40020058
 8004988:	40020070 	.word	0x40020070
 800498c:	40020088 	.word	0x40020088
 8004990:	400200a0 	.word	0x400200a0
 8004994:	400200b8 	.word	0x400200b8
 8004998:	40020410 	.word	0x40020410
 800499c:	40020428 	.word	0x40020428
 80049a0:	40020440 	.word	0x40020440
 80049a4:	40020458 	.word	0x40020458
 80049a8:	40020470 	.word	0x40020470
 80049ac:	40020488 	.word	0x40020488
 80049b0:	400204a0 	.word	0x400204a0
 80049b4:	400204b8 	.word	0x400204b8

080049b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a42      	ldr	r2, [pc, #264]	@ (8004ad0 <DMA_CalcBaseAndBitshift+0x118>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d04a      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a41      	ldr	r2, [pc, #260]	@ (8004ad4 <DMA_CalcBaseAndBitshift+0x11c>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d045      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a3f      	ldr	r2, [pc, #252]	@ (8004ad8 <DMA_CalcBaseAndBitshift+0x120>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d040      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a3e      	ldr	r2, [pc, #248]	@ (8004adc <DMA_CalcBaseAndBitshift+0x124>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d03b      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a3c      	ldr	r2, [pc, #240]	@ (8004ae0 <DMA_CalcBaseAndBitshift+0x128>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d036      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a3b      	ldr	r2, [pc, #236]	@ (8004ae4 <DMA_CalcBaseAndBitshift+0x12c>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d031      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a39      	ldr	r2, [pc, #228]	@ (8004ae8 <DMA_CalcBaseAndBitshift+0x130>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d02c      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a38      	ldr	r2, [pc, #224]	@ (8004aec <DMA_CalcBaseAndBitshift+0x134>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d027      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a36      	ldr	r2, [pc, #216]	@ (8004af0 <DMA_CalcBaseAndBitshift+0x138>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d022      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a35      	ldr	r2, [pc, #212]	@ (8004af4 <DMA_CalcBaseAndBitshift+0x13c>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d01d      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a33      	ldr	r2, [pc, #204]	@ (8004af8 <DMA_CalcBaseAndBitshift+0x140>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d018      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a32      	ldr	r2, [pc, #200]	@ (8004afc <DMA_CalcBaseAndBitshift+0x144>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d013      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a30      	ldr	r2, [pc, #192]	@ (8004b00 <DMA_CalcBaseAndBitshift+0x148>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00e      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a2f      	ldr	r2, [pc, #188]	@ (8004b04 <DMA_CalcBaseAndBitshift+0x14c>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d009      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a2d      	ldr	r2, [pc, #180]	@ (8004b08 <DMA_CalcBaseAndBitshift+0x150>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d004      	beq.n	8004a60 <DMA_CalcBaseAndBitshift+0xa8>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a2c      	ldr	r2, [pc, #176]	@ (8004b0c <DMA_CalcBaseAndBitshift+0x154>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d101      	bne.n	8004a64 <DMA_CalcBaseAndBitshift+0xac>
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <DMA_CalcBaseAndBitshift+0xae>
 8004a64:	2300      	movs	r3, #0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d024      	beq.n	8004ab4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	3b10      	subs	r3, #16
 8004a72:	4a27      	ldr	r2, [pc, #156]	@ (8004b10 <DMA_CalcBaseAndBitshift+0x158>)
 8004a74:	fba2 2303 	umull	r2, r3, r2, r3
 8004a78:	091b      	lsrs	r3, r3, #4
 8004a7a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f003 0307 	and.w	r3, r3, #7
 8004a82:	4a24      	ldr	r2, [pc, #144]	@ (8004b14 <DMA_CalcBaseAndBitshift+0x15c>)
 8004a84:	5cd3      	ldrb	r3, [r2, r3]
 8004a86:	461a      	mov	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2b03      	cmp	r3, #3
 8004a90:	d908      	bls.n	8004aa4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	461a      	mov	r2, r3
 8004a98:	4b1f      	ldr	r3, [pc, #124]	@ (8004b18 <DMA_CalcBaseAndBitshift+0x160>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	1d1a      	adds	r2, r3, #4
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	659a      	str	r2, [r3, #88]	@ 0x58
 8004aa2:	e00d      	b.n	8004ac0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8004b18 <DMA_CalcBaseAndBitshift+0x160>)
 8004aac:	4013      	ands	r3, r2
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ab2:	e005      	b.n	8004ac0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	40020010 	.word	0x40020010
 8004ad4:	40020028 	.word	0x40020028
 8004ad8:	40020040 	.word	0x40020040
 8004adc:	40020058 	.word	0x40020058
 8004ae0:	40020070 	.word	0x40020070
 8004ae4:	40020088 	.word	0x40020088
 8004ae8:	400200a0 	.word	0x400200a0
 8004aec:	400200b8 	.word	0x400200b8
 8004af0:	40020410 	.word	0x40020410
 8004af4:	40020428 	.word	0x40020428
 8004af8:	40020440 	.word	0x40020440
 8004afc:	40020458 	.word	0x40020458
 8004b00:	40020470 	.word	0x40020470
 8004b04:	40020488 	.word	0x40020488
 8004b08:	400204a0 	.word	0x400204a0
 8004b0c:	400204b8 	.word	0x400204b8
 8004b10:	aaaaaaab 	.word	0xaaaaaaab
 8004b14:	0800f304 	.word	0x0800f304
 8004b18:	fffffc00 	.word	0xfffffc00

08004b1c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b24:	2300      	movs	r3, #0
 8004b26:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d120      	bne.n	8004b72 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b34:	2b03      	cmp	r3, #3
 8004b36:	d858      	bhi.n	8004bea <DMA_CheckFifoParam+0xce>
 8004b38:	a201      	add	r2, pc, #4	@ (adr r2, 8004b40 <DMA_CheckFifoParam+0x24>)
 8004b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b3e:	bf00      	nop
 8004b40:	08004b51 	.word	0x08004b51
 8004b44:	08004b63 	.word	0x08004b63
 8004b48:	08004b51 	.word	0x08004b51
 8004b4c:	08004beb 	.word	0x08004beb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d048      	beq.n	8004bee <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b60:	e045      	b.n	8004bee <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b6a:	d142      	bne.n	8004bf2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b70:	e03f      	b.n	8004bf2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b7a:	d123      	bne.n	8004bc4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b80:	2b03      	cmp	r3, #3
 8004b82:	d838      	bhi.n	8004bf6 <DMA_CheckFifoParam+0xda>
 8004b84:	a201      	add	r2, pc, #4	@ (adr r2, 8004b8c <DMA_CheckFifoParam+0x70>)
 8004b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8a:	bf00      	nop
 8004b8c:	08004b9d 	.word	0x08004b9d
 8004b90:	08004ba3 	.word	0x08004ba3
 8004b94:	08004b9d 	.word	0x08004b9d
 8004b98:	08004bb5 	.word	0x08004bb5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	73fb      	strb	r3, [r7, #15]
        break;
 8004ba0:	e030      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d025      	beq.n	8004bfa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004bb2:	e022      	b.n	8004bfa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bbc:	d11f      	bne.n	8004bfe <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004bc2:	e01c      	b.n	8004bfe <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d902      	bls.n	8004bd2 <DMA_CheckFifoParam+0xb6>
 8004bcc:	2b03      	cmp	r3, #3
 8004bce:	d003      	beq.n	8004bd8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004bd0:	e018      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	73fb      	strb	r3, [r7, #15]
        break;
 8004bd6:	e015      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00e      	beq.n	8004c02 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	73fb      	strb	r3, [r7, #15]
    break;
 8004be8:	e00b      	b.n	8004c02 <DMA_CheckFifoParam+0xe6>
        break;
 8004bea:	bf00      	nop
 8004bec:	e00a      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
        break;
 8004bee:	bf00      	nop
 8004bf0:	e008      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
        break;
 8004bf2:	bf00      	nop
 8004bf4:	e006      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
        break;
 8004bf6:	bf00      	nop
 8004bf8:	e004      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
        break;
 8004bfa:	bf00      	nop
 8004bfc:	e002      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
        break;
 8004bfe:	bf00      	nop
 8004c00:	e000      	b.n	8004c04 <DMA_CheckFifoParam+0xe8>
    break;
 8004c02:	bf00      	nop
    }
  }

  return status;
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3714      	adds	r7, #20
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop

08004c14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a38      	ldr	r2, [pc, #224]	@ (8004d08 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d022      	beq.n	8004c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a36      	ldr	r2, [pc, #216]	@ (8004d0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d01d      	beq.n	8004c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a35      	ldr	r2, [pc, #212]	@ (8004d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d018      	beq.n	8004c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a33      	ldr	r2, [pc, #204]	@ (8004d14 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d013      	beq.n	8004c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a32      	ldr	r2, [pc, #200]	@ (8004d18 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d00e      	beq.n	8004c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a30      	ldr	r2, [pc, #192]	@ (8004d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d009      	beq.n	8004c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a2f      	ldr	r2, [pc, #188]	@ (8004d20 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d004      	beq.n	8004c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a2d      	ldr	r2, [pc, #180]	@ (8004d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d101      	bne.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004c76:	2300      	movs	r3, #0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01a      	beq.n	8004cb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	3b08      	subs	r3, #8
 8004c84:	4a28      	ldr	r2, [pc, #160]	@ (8004d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004c86:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8a:	091b      	lsrs	r3, r3, #4
 8004c8c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	4b26      	ldr	r3, [pc, #152]	@ (8004d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004c92:	4413      	add	r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	461a      	mov	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a24      	ldr	r2, [pc, #144]	@ (8004d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004ca0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f003 031f 	and.w	r3, r3, #31
 8004ca8:	2201      	movs	r2, #1
 8004caa:	409a      	lsls	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004cb0:	e024      	b.n	8004cfc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	3b10      	subs	r3, #16
 8004cba:	4a1e      	ldr	r2, [pc, #120]	@ (8004d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc0:	091b      	lsrs	r3, r3, #4
 8004cc2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	4a1c      	ldr	r2, [pc, #112]	@ (8004d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d806      	bhi.n	8004cda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	4a1b      	ldr	r2, [pc, #108]	@ (8004d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d902      	bls.n	8004cda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3308      	adds	r3, #8
 8004cd8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	4b18      	ldr	r3, [pc, #96]	@ (8004d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004cde:	4413      	add	r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a16      	ldr	r2, [pc, #88]	@ (8004d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004cec:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f003 031f 	and.w	r3, r3, #31
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	409a      	lsls	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004cfc:	bf00      	nop
 8004cfe:	3714      	adds	r7, #20
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	58025408 	.word	0x58025408
 8004d0c:	5802541c 	.word	0x5802541c
 8004d10:	58025430 	.word	0x58025430
 8004d14:	58025444 	.word	0x58025444
 8004d18:	58025458 	.word	0x58025458
 8004d1c:	5802546c 	.word	0x5802546c
 8004d20:	58025480 	.word	0x58025480
 8004d24:	58025494 	.word	0x58025494
 8004d28:	cccccccd 	.word	0xcccccccd
 8004d2c:	16009600 	.word	0x16009600
 8004d30:	58025880 	.word	0x58025880
 8004d34:	aaaaaaab 	.word	0xaaaaaaab
 8004d38:	400204b8 	.word	0x400204b8
 8004d3c:	4002040f 	.word	0x4002040f
 8004d40:	10008200 	.word	0x10008200
 8004d44:	40020880 	.word	0x40020880

08004d48 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d04a      	beq.n	8004df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b08      	cmp	r3, #8
 8004d62:	d847      	bhi.n	8004df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a25      	ldr	r2, [pc, #148]	@ (8004e00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d022      	beq.n	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a24      	ldr	r2, [pc, #144]	@ (8004e04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d01d      	beq.n	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a22      	ldr	r2, [pc, #136]	@ (8004e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d018      	beq.n	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a21      	ldr	r2, [pc, #132]	@ (8004e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d013      	beq.n	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a1f      	ldr	r2, [pc, #124]	@ (8004e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d00e      	beq.n	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8004e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d009      	beq.n	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a1c      	ldr	r2, [pc, #112]	@ (8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d004      	beq.n	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a1b      	ldr	r2, [pc, #108]	@ (8004e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d101      	bne.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004db4:	2301      	movs	r3, #1
 8004db6:	e000      	b.n	8004dba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004db8:	2300      	movs	r3, #0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00a      	beq.n	8004dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4b17      	ldr	r3, [pc, #92]	@ (8004e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004dc2:	4413      	add	r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a15      	ldr	r2, [pc, #84]	@ (8004e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004dd0:	671a      	str	r2, [r3, #112]	@ 0x70
 8004dd2:	e009      	b.n	8004de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	4b14      	ldr	r3, [pc, #80]	@ (8004e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004dd8:	4413      	add	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	461a      	mov	r2, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a11      	ldr	r2, [pc, #68]	@ (8004e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004de6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	2201      	movs	r2, #1
 8004dee:	409a      	lsls	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004df4:	bf00      	nop
 8004df6:	3714      	adds	r7, #20
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr
 8004e00:	58025408 	.word	0x58025408
 8004e04:	5802541c 	.word	0x5802541c
 8004e08:	58025430 	.word	0x58025430
 8004e0c:	58025444 	.word	0x58025444
 8004e10:	58025458 	.word	0x58025458
 8004e14:	5802546c 	.word	0x5802546c
 8004e18:	58025480 	.word	0x58025480
 8004e1c:	58025494 	.word	0x58025494
 8004e20:	1600963f 	.word	0x1600963f
 8004e24:	58025940 	.word	0x58025940
 8004e28:	1000823f 	.word	0x1000823f
 8004e2c:	40020940 	.word	0x40020940

08004e30 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b098      	sub	sp, #96	@ 0x60
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004e38:	4a84      	ldr	r2, [pc, #528]	@ (800504c <HAL_FDCAN_Init+0x21c>)
 8004e3a:	f107 030c 	add.w	r3, r7, #12
 8004e3e:	4611      	mov	r1, r2
 8004e40:	224c      	movs	r2, #76	@ 0x4c
 8004e42:	4618      	mov	r0, r3
 8004e44:	f008 f9fd 	bl	800d242 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e1c6      	b.n	80051e0 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a7e      	ldr	r2, [pc, #504]	@ (8005050 <HAL_FDCAN_Init+0x220>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d106      	bne.n	8004e6a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004e64:	461a      	mov	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d106      	bne.n	8004e84 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f7fb ff56 	bl	8000d30 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699a      	ldr	r2, [r3, #24]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f022 0210 	bic.w	r2, r2, #16
 8004e92:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e94:	f7fd fc54 	bl	8002740 <HAL_GetTick>
 8004e98:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004e9a:	e014      	b.n	8004ec6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004e9c:	f7fd fc50 	bl	8002740 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b0a      	cmp	r3, #10
 8004ea8:	d90d      	bls.n	8004ec6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eb0:	f043 0201 	orr.w	r2, r3, #1
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2203      	movs	r2, #3
 8004ebe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e18c      	b.n	80051e0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	f003 0308 	and.w	r3, r3, #8
 8004ed0:	2b08      	cmp	r3, #8
 8004ed2:	d0e3      	beq.n	8004e9c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	699a      	ldr	r2, [r3, #24]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f042 0201 	orr.w	r2, r2, #1
 8004ee2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ee4:	f7fd fc2c 	bl	8002740 <HAL_GetTick>
 8004ee8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004eea:	e014      	b.n	8004f16 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004eec:	f7fd fc28 	bl	8002740 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	2b0a      	cmp	r3, #10
 8004ef8:	d90d      	bls.n	8004f16 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f00:	f043 0201 	orr.w	r2, r3, #1
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e164      	b.n	80051e0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d0e3      	beq.n	8004eec <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699a      	ldr	r2, [r3, #24]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0202 	orr.w	r2, r2, #2
 8004f32:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	7c1b      	ldrb	r3, [r3, #16]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d108      	bne.n	8004f4e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	699a      	ldr	r2, [r3, #24]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f4a:	619a      	str	r2, [r3, #24]
 8004f4c:	e007      	b.n	8004f5e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	699a      	ldr	r2, [r3, #24]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f5c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	7c5b      	ldrb	r3, [r3, #17]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d108      	bne.n	8004f78 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	699a      	ldr	r2, [r3, #24]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f74:	619a      	str	r2, [r3, #24]
 8004f76:	e007      	b.n	8004f88 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	699a      	ldr	r2, [r3, #24]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f86:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	7c9b      	ldrb	r3, [r3, #18]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d108      	bne.n	8004fa2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699a      	ldr	r2, [r3, #24]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f9e:	619a      	str	r2, [r3, #24]
 8004fa0:	e007      	b.n	8004fb2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	699a      	ldr	r2, [r3, #24]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fb0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689a      	ldr	r2, [r3, #8]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699a      	ldr	r2, [r3, #24]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004fd6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0210 	bic.w	r2, r2, #16
 8004fe6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d108      	bne.n	8005002 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699a      	ldr	r2, [r3, #24]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f042 0204 	orr.w	r2, r2, #4
 8004ffe:	619a      	str	r2, [r3, #24]
 8005000:	e030      	b.n	8005064 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d02c      	beq.n	8005064 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	2b02      	cmp	r3, #2
 8005010:	d020      	beq.n	8005054 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	699a      	ldr	r2, [r3, #24]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005020:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f042 0210 	orr.w	r2, r2, #16
 8005030:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	2b03      	cmp	r3, #3
 8005038:	d114      	bne.n	8005064 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	699a      	ldr	r2, [r3, #24]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f042 0220 	orr.w	r2, r2, #32
 8005048:	619a      	str	r2, [r3, #24]
 800504a:	e00b      	b.n	8005064 <HAL_FDCAN_Init+0x234>
 800504c:	0800f2a8 	.word	0x0800f2a8
 8005050:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699a      	ldr	r2, [r3, #24]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0220 	orr.w	r2, r2, #32
 8005062:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	3b01      	subs	r3, #1
 800506a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	69db      	ldr	r3, [r3, #28]
 8005070:	3b01      	subs	r3, #1
 8005072:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005074:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800507c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	3b01      	subs	r3, #1
 8005086:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800508c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800508e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005098:	d115      	bne.n	80050c6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a4:	3b01      	subs	r3, #1
 80050a6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050a8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	3b01      	subs	r3, #1
 80050b0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050b2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ba:	3b01      	subs	r3, #1
 80050bc:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80050c2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050c4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ec:	4413      	add	r3, r2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d011      	beq.n	8005116 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80050fa:	f023 0107 	bic.w	r1, r3, #7
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	3360      	adds	r3, #96	@ 0x60
 8005106:	443b      	add	r3, r7
 8005108:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	430a      	orrs	r2, r1
 8005112:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	2b00      	cmp	r3, #0
 800511c:	d011      	beq.n	8005142 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005126:	f023 0107 	bic.w	r1, r3, #7
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	3360      	adds	r3, #96	@ 0x60
 8005132:	443b      	add	r3, r7
 8005134:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005146:	2b00      	cmp	r3, #0
 8005148:	d012      	beq.n	8005170 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005152:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	3360      	adds	r3, #96	@ 0x60
 800515e:	443b      	add	r3, r7
 8005160:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005164:	011a      	lsls	r2, r3, #4
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005174:	2b00      	cmp	r3, #0
 8005176:	d012      	beq.n	800519e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005180:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	3360      	adds	r3, #96	@ 0x60
 800518c:	443b      	add	r3, r7
 800518e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005192:	021a      	lsls	r2, r3, #8
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	430a      	orrs	r2, r1
 800519a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a11      	ldr	r2, [pc, #68]	@ (80051e8 <HAL_FDCAN_Init+0x3b8>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d107      	bne.n	80051b8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f022 0203 	bic.w	r2, r2, #3
 80051b6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 fdf7 	bl	8005dc4 <FDCAN_CalcultateRamBlockAddresses>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80051dc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3760      	adds	r7, #96	@ 0x60
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	4000a000 	.word	0x4000a000

080051ec <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80051fc:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80051fe:	7bfb      	ldrb	r3, [r7, #15]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d002      	beq.n	800520a <HAL_FDCAN_ConfigFilter+0x1e>
 8005204:	7bfb      	ldrb	r3, [r7, #15]
 8005206:	2b02      	cmp	r3, #2
 8005208:	d157      	bne.n	80052ba <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d12b      	bne.n	800526a <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	2b07      	cmp	r3, #7
 8005218:	d10d      	bne.n	8005236 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	69db      	ldr	r3, [r3, #28]
 8005224:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8005226:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800522c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800522e:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8005232:	617b      	str	r3, [r7, #20]
 8005234:	e00e      	b.n	8005254 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005242:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800524a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005250:	4313      	orrs	r3, r2
 8005252:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	4413      	add	r3, r2
 8005260:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	697a      	ldr	r2, [r7, #20]
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	e025      	b.n	80052b6 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	075a      	lsls	r2, r3, #29
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	2b07      	cmp	r3, #7
 800527e:	d103      	bne.n	8005288 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	613b      	str	r3, [r7, #16]
 8005286:	e006      	b.n	8005296 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	079a      	lsls	r2, r3, #30
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	4313      	orrs	r3, r2
 8005294:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	00db      	lsls	r3, r3, #3
 80052a0:	4413      	add	r3, r2
 80052a2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	3304      	adds	r3, #4
 80052ae:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	e008      	b.n	80052cc <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052c0:	f043 0202 	orr.w	r2, r3, #2
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
  }
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	371c      	adds	r7, #28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
 80052e4:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d110      	bne.n	8005314 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80052fa:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8005300:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800530c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8005310:	2300      	movs	r3, #0
 8005312:	e008      	b.n	8005326 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800531a:	f043 0204 	orr.w	r2, r3, #4
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
  }
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 8005332:	b480      	push	{r7}
 8005334:	b085      	sub	sp, #20
 8005336:	af00      	add	r7, sp, #0
 8005338:	60f8      	str	r0, [r7, #12]
 800533a:	60b9      	str	r1, [r7, #8]
 800533c:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b01      	cmp	r3, #1
 8005348:	d130      	bne.n	80053ac <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10d      	bne.n	800536c <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005358:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	061a      	lsls	r2, r3, #24
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	430a      	orrs	r2, r1
 8005366:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800536a:	e01d      	b.n	80053a8 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d10d      	bne.n	800538e <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800537a:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	061a      	lsls	r2, r3, #24
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800538c:	e00c      	b.n	80053a8 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005396:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	061a      	lsls	r2, r3, #24
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e008      	b.n	80053be <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053b2:	f043 0204 	orr.w	r2, r3, #4
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
  }
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b083      	sub	sp, #12
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d111      	bne.n	8005402 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2202      	movs	r2, #2
 80053e2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	699a      	ldr	r2, [r3, #24]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f022 0201 	bic.w	r2, r2, #1
 80053f4:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80053fe:	2300      	movs	r3, #0
 8005400:	e008      	b.n	8005414 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005408:	f043 0204 	orr.w	r2, r3, #4
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
  }
}
 8005414:	4618      	mov	r0, r3
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b02      	cmp	r3, #2
 8005436:	d141      	bne.n	80054bc <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005440:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d109      	bne.n	800545c <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800544e:	f043 0220 	orr.w	r2, r3, #32
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e038      	b.n	80054ce <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005464:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d009      	beq.n	8005480 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005472:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e026      	b.n	80054ce <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005488:	0c1b      	lsrs	r3, r3, #16
 800548a:	f003 031f 	and.w	r3, r3, #31
 800548e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f000 fe1a 	bl	80060d0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2101      	movs	r1, #1
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	fa01 f202 	lsl.w	r2, r1, r2
 80054a8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80054ac:	2201      	movs	r2, #1
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	409a      	lsls	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80054b8:	2300      	movs	r3, #0
 80054ba:	e008      	b.n	80054ce <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054c2:	f043 0208 	orr.w	r2, r3, #8
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
  }
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3718      	adds	r7, #24
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
	...

080054d8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80054d8:	b480      	push	{r7}
 80054da:	b08b      	sub	sp, #44	@ 0x2c
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
 80054e4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80054e6:	2300      	movs	r3, #0
 80054e8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80054f0:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80054f2:	7efb      	ldrb	r3, [r7, #27]
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	f040 8149 	bne.w	800578c <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	2b40      	cmp	r3, #64	@ 0x40
 80054fe:	d14c      	bne.n	800559a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005508:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d109      	bne.n	8005524 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005516:	f043 0220 	orr.w	r2, r3, #32
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e13c      	b.n	800579e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800552c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005530:	2b00      	cmp	r3, #0
 8005532:	d109      	bne.n	8005548 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800553a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e12a      	b.n	800579e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005550:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005554:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005558:	d10a      	bne.n	8005570 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005562:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005566:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800556a:	d101      	bne.n	8005570 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800556c:	2301      	movs	r3, #1
 800556e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005578:	0a1b      	lsrs	r3, r3, #8
 800557a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800557e:	69fa      	ldr	r2, [r7, #28]
 8005580:	4413      	add	r3, r2
 8005582:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558c:	69f9      	ldr	r1, [r7, #28]
 800558e:	fb01 f303 	mul.w	r3, r1, r3
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	4413      	add	r3, r2
 8005596:	627b      	str	r3, [r7, #36]	@ 0x24
 8005598:	e068      	b.n	800566c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	2b41      	cmp	r3, #65	@ 0x41
 800559e:	d14c      	bne.n	800563a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80055a8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d109      	bne.n	80055c4 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055b6:	f043 0220 	orr.w	r2, r3, #32
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e0ec      	b.n	800579e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d109      	bne.n	80055e8 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e0da      	b.n	800579e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055f8:	d10a      	bne.n	8005610 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005602:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005606:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800560a:	d101      	bne.n	8005610 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800560c:	2301      	movs	r3, #1
 800560e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005618:	0a1b      	lsrs	r3, r3, #8
 800561a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800561e:	69fa      	ldr	r2, [r7, #28]
 8005620:	4413      	add	r3, r2
 8005622:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800562c:	69f9      	ldr	r1, [r7, #28]
 800562e:	fb01 f303 	mul.w	r3, r1, r3
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	627b      	str	r3, [r7, #36]	@ 0x24
 8005638:	e018      	b.n	800566c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	429a      	cmp	r2, r3
 8005642:	d309      	bcc.n	8005658 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800564a:	f043 0220 	orr.w	r2, r3, #32
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e0a2      	b.n	800579e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005660:	68b9      	ldr	r1, [r7, #8]
 8005662:	fb01 f303 	mul.w	r3, r1, r3
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d107      	bne.n	8005690 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	0c9b      	lsrs	r3, r3, #18
 8005686:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	601a      	str	r2, [r3, #0]
 800568e:	e005      	b.n	800569c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800569c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80056b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b6:	3304      	adds	r3, #4
 80056b8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80056ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	b29a      	uxth	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	0c1b      	lsrs	r3, r3, #16
 80056ca:	f003 020f 	and.w	r2, r3, #15
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80056d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	0e1b      	lsrs	r3, r3, #24
 80056f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80056f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	0fda      	lsrs	r2, r3, #31
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	3304      	adds	r3, #4
 8005706:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800570c:	2300      	movs	r3, #0
 800570e:	623b      	str	r3, [r7, #32]
 8005710:	e00a      	b.n	8005728 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	441a      	add	r2, r3
 8005718:	6839      	ldr	r1, [r7, #0]
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	440b      	add	r3, r1
 800571e:	7812      	ldrb	r2, [r2, #0]
 8005720:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005722:	6a3b      	ldr	r3, [r7, #32]
 8005724:	3301      	adds	r3, #1
 8005726:	623b      	str	r3, [r7, #32]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	4a1f      	ldr	r2, [pc, #124]	@ (80057ac <HAL_FDCAN_GetRxMessage+0x2d4>)
 800572e:	5cd3      	ldrb	r3, [r2, r3]
 8005730:	461a      	mov	r2, r3
 8005732:	6a3b      	ldr	r3, [r7, #32]
 8005734:	4293      	cmp	r3, r2
 8005736:	d3ec      	bcc.n	8005712 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	2b40      	cmp	r3, #64	@ 0x40
 800573c:	d105      	bne.n	800574a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	69fa      	ldr	r2, [r7, #28]
 8005744:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8005748:	e01e      	b.n	8005788 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b41      	cmp	r3, #65	@ 0x41
 800574e:	d105      	bne.n	800575c <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	69fa      	ldr	r2, [r7, #28]
 8005756:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800575a:	e015      	b.n	8005788 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	2b1f      	cmp	r3, #31
 8005760:	d808      	bhi.n	8005774 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2101      	movs	r1, #1
 8005768:	68ba      	ldr	r2, [r7, #8]
 800576a:	fa01 f202 	lsl.w	r2, r1, r2
 800576e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8005772:	e009      	b.n	8005788 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f003 021f 	and.w	r2, r3, #31
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2101      	movs	r1, #1
 8005780:	fa01 f202 	lsl.w	r2, r1, r2
 8005784:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8005788:	2300      	movs	r3, #0
 800578a:	e008      	b.n	800579e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005792:	f043 0208 	orr.w	r2, r3, #8
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
  }
}
 800579e:	4618      	mov	r0, r3
 80057a0:	372c      	adds	r7, #44	@ 0x2c
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	0800f30c 	.word	0x0800f30c

080057b0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b096      	sub	sp, #88	@ 0x58
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80057b8:	4b9a      	ldr	r3, [pc, #616]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	079b      	lsls	r3, r3, #30
 80057be:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80057c0:	4b98      	ldr	r3, [pc, #608]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	079b      	lsls	r3, r3, #30
 80057c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057c8:	4013      	ands	r3, r2
 80057ca:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80057d6:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80057e0:	4013      	ands	r3, r2
 80057e2:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057ea:	f003 030f 	and.w	r3, r3, #15
 80057ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057f8:	4013      	ands	r3, r2
 80057fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005802:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800580e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005810:	4013      	ands	r3, r2
 8005812:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800581a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800581e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005828:	4013      	ands	r3, r2
 800582a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005832:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8005836:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800583e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005840:	4013      	ands	r3, r2
 8005842:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800584a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005852:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005856:	0a1b      	lsrs	r3, r3, #8
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	2b00      	cmp	r3, #0
 800585e:	d010      	beq.n	8005882 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005862:	0a1b      	lsrs	r3, r3, #8
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00a      	beq.n	8005882 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005874:	651a      	str	r2, [r3, #80]	@ 0x50
 8005876:	4b6b      	ldr	r3, [pc, #428]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 8005878:	2200      	movs	r2, #0
 800587a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 fa54 	bl	8005d2a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005884:	0a9b      	lsrs	r3, r3, #10
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d01d      	beq.n	80058ca <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800588e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005890:	0a9b      	lsrs	r3, r3, #10
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d017      	beq.n	80058ca <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80058a2:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80058ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058ae:	4013      	ands	r3, r2
 80058b0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80058ba:	651a      	str	r2, [r3, #80]	@ 0x50
 80058bc:	4b59      	ldr	r3, [pc, #356]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 80058be:	2200      	movs	r2, #0
 80058c0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80058c2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 fa07 	bl	8005cd8 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80058ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00d      	beq.n	80058ec <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058d6:	4b54      	ldr	r3, [pc, #336]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x278>)
 80058d8:	400b      	ands	r3, r1
 80058da:	6513      	str	r3, [r2, #80]	@ 0x50
 80058dc:	4a51      	ldr	r2, [pc, #324]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 80058de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058e0:	0f9b      	lsrs	r3, r3, #30
 80058e2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80058e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f9c0 	bl	8005c6c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80058ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00d      	beq.n	800590e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80058f8:	4b4b      	ldr	r3, [pc, #300]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x278>)
 80058fa:	400b      	ands	r3, r1
 80058fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80058fe:	4a49      	ldr	r2, [pc, #292]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 8005900:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005902:	0f9b      	lsrs	r3, r3, #30
 8005904:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005906:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f9ba 	bl	8005c82 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800590e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00d      	beq.n	8005930 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800591a:	4b43      	ldr	r3, [pc, #268]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x278>)
 800591c:	400b      	ands	r3, r1
 800591e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005920:	4a40      	ldr	r2, [pc, #256]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 8005922:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005924:	0f9b      	lsrs	r3, r3, #30
 8005926:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005928:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7fb f8f6 	bl	8000b1c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005930:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00d      	beq.n	8005952 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800593c:	4b3a      	ldr	r3, [pc, #232]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x278>)
 800593e:	400b      	ands	r3, r1
 8005940:	6513      	str	r3, [r2, #80]	@ 0x50
 8005942:	4a38      	ldr	r2, [pc, #224]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 8005944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005946:	0f9b      	lsrs	r3, r3, #30
 8005948:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800594a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 f9a3 	bl	8005c98 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005954:	0adb      	lsrs	r3, r3, #11
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d010      	beq.n	8005980 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800595e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005960:	0adb      	lsrs	r3, r3, #11
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005972:	651a      	str	r2, [r3, #80]	@ 0x50
 8005974:	4b2b      	ldr	r3, [pc, #172]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 8005976:	2200      	movs	r2, #0
 8005978:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f997 	bl	8005cae <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8005980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005982:	0a5b      	lsrs	r3, r3, #9
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d01d      	beq.n	80059c8 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800598c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800598e:	0a5b      	lsrs	r3, r3, #9
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d017      	beq.n	80059c8 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80059a0:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ac:	4013      	ands	r3, r2
 80059ae:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059b8:	651a      	str	r2, [r3, #80]	@ 0x50
 80059ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 80059bc:	2200      	movs	r2, #0
 80059be:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80059c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f97d 	bl	8005cc2 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80059c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ca:	0cdb      	lsrs	r3, r3, #19
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d010      	beq.n	80059f6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80059d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d6:	0cdb      	lsrs	r3, r3, #19
 80059d8:	f003 0301 	and.w	r3, r3, #1
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00a      	beq.n	80059f6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80059e8:	651a      	str	r2, [r3, #80]	@ 0x50
 80059ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 80059ec:	2200      	movs	r2, #0
 80059ee:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 f97c 	bl	8005cee <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80059f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f8:	0c1b      	lsrs	r3, r3, #16
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d016      	beq.n	8005a30 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a04:	0c1b      	lsrs	r3, r3, #16
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d010      	beq.n	8005a30 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005a16:	651a      	str	r2, [r3, #80]	@ 0x50
 8005a18:	4b02      	ldr	r3, [pc, #8]	@ (8005a24 <HAL_FDCAN_IRQHandler+0x274>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	e004      	b.n	8005a2c <HAL_FDCAN_IRQHandler+0x27c>
 8005a22:	bf00      	nop
 8005a24:	4000a800 	.word	0x4000a800
 8005a28:	3fcfffff 	.word	0x3fcfffff
 8005a2c:	f000 f969 	bl	8005d02 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a32:	0c9b      	lsrs	r3, r3, #18
 8005a34:	f003 0301 	and.w	r3, r3, #1
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d010      	beq.n	8005a5e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a3e:	0c9b      	lsrs	r3, r3, #18
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00a      	beq.n	8005a5e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005a50:	651a      	str	r2, [r3, #80]	@ 0x50
 8005a52:	4b83      	ldr	r3, [pc, #524]	@ (8005c60 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 f95c 	bl	8005d16 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a60:	0c5b      	lsrs	r3, r3, #17
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d015      	beq.n	8005a96 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a6c:	0c5b      	lsrs	r3, r3, #17
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00f      	beq.n	8005a96 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005a7e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005a80:	4b77      	ldr	r3, [pc, #476]	@ (8005c60 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a8c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00d      	beq.n	8005ab8 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005aa2:	4b70      	ldr	r3, [pc, #448]	@ (8005c64 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005aa4:	400b      	ands	r3, r1
 8005aa6:	6513      	str	r3, [r2, #80]	@ 0x50
 8005aa8:	4a6d      	ldr	r2, [pc, #436]	@ (8005c60 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005aaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aac:	0f9b      	lsrs	r3, r3, #30
 8005aae:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005ab0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f94d 	bl	8005d52 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005ab8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d011      	beq.n	8005ae2 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ac4:	4b67      	ldr	r3, [pc, #412]	@ (8005c64 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005ac6:	400b      	ands	r3, r1
 8005ac8:	6513      	str	r3, [r2, #80]	@ 0x50
 8005aca:	4a65      	ldr	r2, [pc, #404]	@ (8005c60 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ace:	0f9b      	lsrs	r3, r3, #30
 8005ad0:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ada:	431a      	orrs	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a60      	ldr	r2, [pc, #384]	@ (8005c68 <HAL_FDCAN_IRQHandler+0x4b8>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	f040 80ac 	bne.w	8005c46 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 0303 	and.w	r3, r3, #3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 80a4 	beq.w	8005c46 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	f003 030f 	and.w	r3, r3, #15
 8005b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b12:	4013      	ands	r3, r2
 8005b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b20:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005b38:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b42:	4013      	ands	r3, r2
 8005b44:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	6a1b      	ldr	r3, [r3, #32]
 8005b4c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005b50:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b58:	6a3a      	ldr	r2, [r7, #32]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	6a1b      	ldr	r3, [r3, #32]
 8005b64:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8005b68:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b70:	69fa      	ldr	r2, [r7, #28]
 8005b72:	4013      	ands	r3, r2
 8005b74:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8005b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d007      	beq.n	8005b9c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b92:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005b94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 f8e6 	bl	8005d68 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d007      	beq.n	8005bb2 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ba8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005baa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 f8e6 	bl	8005d7e <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	099b      	lsrs	r3, r3, #6
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d01a      	beq.n	8005bf4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	099b      	lsrs	r3, r3, #6
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d014      	beq.n	8005bf4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd0:	0c1b      	lsrs	r3, r3, #16
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005be0:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2240      	movs	r2, #64	@ 0x40
 8005be8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	6939      	ldr	r1, [r7, #16]
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f8d0 	bl	8005d94 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d007      	beq.n	8005c0a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c00:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005c02:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f8d1 	bl	8005dac <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00b      	beq.n	8005c28 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	6a3a      	ldr	r2, [r7, #32]
 8005c16:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005c1e:	6a3b      	ldr	r3, [r7, #32]
 8005c20:	431a      	orrs	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00b      	beq.n	8005c46 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	69fa      	ldr	r2, [r7, #28]
 8005c34:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d002      	beq.n	8005c56 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f000 f874 	bl	8005d3e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005c56:	bf00      	nop
 8005c58:	3758      	adds	r7, #88	@ 0x58
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	4000a800 	.word	0x4000a800
 8005c64:	3fcfffff 	.word	0x3fcfffff
 8005c68:	4000a000 	.word	0x4000a000

08005c6c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b083      	sub	sp, #12
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
 8005c8a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b083      	sub	sp, #12
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005cb6:	bf00      	nop
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
 8005cca:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b083      	sub	sp, #12
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005d0a:	bf00      	nop
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b083      	sub	sp, #12
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005d1e:	bf00      	nop
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr

08005d2a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b083      	sub	sp, #12
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005d32:	bf00      	nop
 8005d34:	370c      	adds	r7, #12
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr

08005d3e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d3e:	b480      	push	{r7}
 8005d40:	b083      	sub	sp, #12
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005d46:	bf00      	nop
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b083      	sub	sp, #12
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
 8005d86:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005db6:	bf00      	nop
 8005db8:	370c      	adds	r7, #12
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
	...

08005dc4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dd0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005dda:	4ba7      	ldr	r3, [pc, #668]	@ (8006078 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ddc:	4013      	ands	r3, r2
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	0091      	lsls	r1, r2, #2
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	6812      	ldr	r2, [r2, #0]
 8005de6:	430b      	orrs	r3, r1
 8005de8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005df4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfc:	041a      	lsls	r2, r3, #16
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	4413      	add	r3, r2
 8005e10:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005e1a:	4b97      	ldr	r3, [pc, #604]	@ (8006078 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	0091      	lsls	r1, r2, #2
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	6812      	ldr	r2, [r2, #0]
 8005e26:	430b      	orrs	r3, r1
 8005e28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e34:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	041a      	lsls	r2, r3, #16
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	4413      	add	r3, r2
 8005e52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005e5c:	4b86      	ldr	r3, [pc, #536]	@ (8006078 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005e5e:	4013      	ands	r3, r2
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	0091      	lsls	r1, r2, #2
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	6812      	ldr	r2, [r2, #0]
 8005e68:	430b      	orrs	r3, r1
 8005e6a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e76:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7e:	041a      	lsls	r2, r3, #16
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005e92:	fb02 f303 	mul.w	r3, r2, r3
 8005e96:	68ba      	ldr	r2, [r7, #8]
 8005e98:	4413      	add	r3, r2
 8005e9a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005ea4:	4b74      	ldr	r3, [pc, #464]	@ (8006078 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	68ba      	ldr	r2, [r7, #8]
 8005eaa:	0091      	lsls	r1, r2, #2
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6812      	ldr	r2, [r2, #0]
 8005eb0:	430b      	orrs	r3, r1
 8005eb2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ebe:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ec6:	041a      	lsls	r2, r3, #16
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	430a      	orrs	r2, r1
 8005ece:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005eda:	fb02 f303 	mul.w	r3, r2, r3
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005eec:	4b62      	ldr	r3, [pc, #392]	@ (8006078 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005eee:	4013      	ands	r3, r2
 8005ef0:	68ba      	ldr	r2, [r7, #8]
 8005ef2:	0091      	lsls	r1, r2, #2
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	6812      	ldr	r2, [r2, #0]
 8005ef8:	430b      	orrs	r3, r1
 8005efa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005f06:	fb02 f303 	mul.w	r3, r2, r3
 8005f0a:	68ba      	ldr	r2, [r7, #8]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005f18:	4b57      	ldr	r3, [pc, #348]	@ (8006078 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	0091      	lsls	r1, r2, #2
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	6812      	ldr	r2, [r2, #0]
 8005f24:	430b      	orrs	r3, r1
 8005f26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f32:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f3a:	041a      	lsls	r2, r3, #16
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	430a      	orrs	r2, r1
 8005f42:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f4a:	005b      	lsls	r3, r3, #1
 8005f4c:	68ba      	ldr	r2, [r7, #8]
 8005f4e:	4413      	add	r3, r2
 8005f50:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005f5a:	4b47      	ldr	r3, [pc, #284]	@ (8006078 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	68ba      	ldr	r2, [r7, #8]
 8005f60:	0091      	lsls	r1, r2, #2
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6812      	ldr	r2, [r2, #0]
 8005f66:	430b      	orrs	r3, r1
 8005f68:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005f74:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f7c:	041a      	lsls	r2, r3, #16
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	430a      	orrs	r2, r1
 8005f84:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005f90:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f98:	061a      	lsls	r2, r3, #24
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fa8:	4b34      	ldr	r3, [pc, #208]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005faa:	4413      	add	r3, r2
 8005fac:	009a      	lsls	r2, r3, #2
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	441a      	add	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fca:	00db      	lsls	r3, r3, #3
 8005fcc:	441a      	add	r2, r3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fda:	6879      	ldr	r1, [r7, #4]
 8005fdc:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005fde:	fb01 f303 	mul.w	r3, r1, r3
 8005fe2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005fe4:	441a      	add	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ff2:	6879      	ldr	r1, [r7, #4]
 8005ff4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005ff6:	fb01 f303 	mul.w	r3, r1, r3
 8005ffa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005ffc:	441a      	add	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800600a:	6879      	ldr	r1, [r7, #4]
 800600c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800600e:	fb01 f303 	mul.w	r3, r1, r3
 8006012:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006014:	441a      	add	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006026:	00db      	lsls	r3, r3, #3
 8006028:	441a      	add	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800603a:	6879      	ldr	r1, [r7, #4]
 800603c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800603e:	fb01 f303 	mul.w	r3, r1, r3
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	441a      	add	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006056:	6879      	ldr	r1, [r7, #4]
 8006058:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800605a:	fb01 f303 	mul.w	r3, r1, r3
 800605e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006060:	441a      	add	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800606e:	4a04      	ldr	r2, [pc, #16]	@ (8006080 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d915      	bls.n	80060a0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8006074:	e006      	b.n	8006084 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8006076:	bf00      	nop
 8006078:	ffff0003 	.word	0xffff0003
 800607c:	10002b00 	.word	0x10002b00
 8006080:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800608a:	f043 0220 	orr.w	r2, r3, #32
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2203      	movs	r2, #3
 8006098:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e010      	b.n	80060c2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	e005      	b.n	80060b4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	3304      	adds	r3, #4
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d3f3      	bcc.n	80060a8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3714      	adds	r7, #20
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop

080060d0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b089      	sub	sp, #36	@ 0x24
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
 80060dc:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10a      	bne.n	80060fc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80060ee:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80060f6:	4313      	orrs	r3, r2
 80060f8:	61fb      	str	r3, [r7, #28]
 80060fa:	e00a      	b.n	8006112 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006104:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800610a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800610c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006110:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800611c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006122:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8006128:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800613e:	6839      	ldr	r1, [r7, #0]
 8006140:	fb01 f303 	mul.w	r3, r1, r3
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	69fa      	ldr	r2, [r7, #28]
 800614e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	3304      	adds	r3, #4
 8006154:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	3304      	adds	r3, #4
 8006160:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]
 8006166:	e020      	b.n	80061aa <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	3303      	adds	r3, #3
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	4413      	add	r3, r2
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	3302      	adds	r3, #2
 8006178:	6879      	ldr	r1, [r7, #4]
 800617a:	440b      	add	r3, r1
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006180:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	3301      	adds	r3, #1
 8006186:	6879      	ldr	r1, [r7, #4]
 8006188:	440b      	add	r3, r1
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800618e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	440a      	add	r2, r1
 8006196:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006198:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	3304      	adds	r3, #4
 80061a2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	3304      	adds	r3, #4
 80061a8:	617b      	str	r3, [r7, #20]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	4a06      	ldr	r2, [pc, #24]	@ (80061c8 <FDCAN_CopyMessageToRAM+0xf8>)
 80061b0:	5cd3      	ldrb	r3, [r2, r3]
 80061b2:	461a      	mov	r2, r3
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d3d6      	bcc.n	8006168 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80061ba:	bf00      	nop
 80061bc:	bf00      	nop
 80061be:	3724      	adds	r7, #36	@ 0x24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr
 80061c8:	0800f30c 	.word	0x0800f30c

080061cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b089      	sub	sp, #36	@ 0x24
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80061d6:	2300      	movs	r3, #0
 80061d8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80061da:	4b86      	ldr	r3, [pc, #536]	@ (80063f4 <HAL_GPIO_Init+0x228>)
 80061dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80061de:	e18c      	b.n	80064fa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	2101      	movs	r1, #1
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	fa01 f303 	lsl.w	r3, r1, r3
 80061ec:	4013      	ands	r3, r2
 80061ee:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f000 817e 	beq.w	80064f4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	f003 0303 	and.w	r3, r3, #3
 8006200:	2b01      	cmp	r3, #1
 8006202:	d005      	beq.n	8006210 <HAL_GPIO_Init+0x44>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	f003 0303 	and.w	r3, r3, #3
 800620c:	2b02      	cmp	r3, #2
 800620e:	d130      	bne.n	8006272 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	005b      	lsls	r3, r3, #1
 800621a:	2203      	movs	r2, #3
 800621c:	fa02 f303 	lsl.w	r3, r2, r3
 8006220:	43db      	mvns	r3, r3
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	4013      	ands	r3, r2
 8006226:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	68da      	ldr	r2, [r3, #12]
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	005b      	lsls	r3, r3, #1
 8006230:	fa02 f303 	lsl.w	r3, r2, r3
 8006234:	69ba      	ldr	r2, [r7, #24]
 8006236:	4313      	orrs	r3, r2
 8006238:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	69ba      	ldr	r2, [r7, #24]
 800623e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006246:	2201      	movs	r2, #1
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	fa02 f303 	lsl.w	r3, r2, r3
 800624e:	43db      	mvns	r3, r3
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	4013      	ands	r3, r2
 8006254:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	091b      	lsrs	r3, r3, #4
 800625c:	f003 0201 	and.w	r2, r3, #1
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	fa02 f303 	lsl.w	r3, r2, r3
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	4313      	orrs	r3, r2
 800626a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	69ba      	ldr	r2, [r7, #24]
 8006270:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f003 0303 	and.w	r3, r3, #3
 800627a:	2b03      	cmp	r3, #3
 800627c:	d017      	beq.n	80062ae <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	005b      	lsls	r3, r3, #1
 8006288:	2203      	movs	r2, #3
 800628a:	fa02 f303 	lsl.w	r3, r2, r3
 800628e:	43db      	mvns	r3, r3
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	4013      	ands	r3, r2
 8006294:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	689a      	ldr	r2, [r3, #8]
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	005b      	lsls	r3, r3, #1
 800629e:	fa02 f303 	lsl.w	r3, r2, r3
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	69ba      	ldr	r2, [r7, #24]
 80062ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f003 0303 	and.w	r3, r3, #3
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d123      	bne.n	8006302 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	08da      	lsrs	r2, r3, #3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	3208      	adds	r2, #8
 80062c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	f003 0307 	and.w	r3, r3, #7
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	220f      	movs	r2, #15
 80062d2:	fa02 f303 	lsl.w	r3, r2, r3
 80062d6:	43db      	mvns	r3, r3
 80062d8:	69ba      	ldr	r2, [r7, #24]
 80062da:	4013      	ands	r3, r2
 80062dc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	691a      	ldr	r2, [r3, #16]
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	f003 0307 	and.w	r3, r3, #7
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	fa02 f303 	lsl.w	r3, r2, r3
 80062ee:	69ba      	ldr	r2, [r7, #24]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	08da      	lsrs	r2, r3, #3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	3208      	adds	r2, #8
 80062fc:	69b9      	ldr	r1, [r7, #24]
 80062fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	005b      	lsls	r3, r3, #1
 800630c:	2203      	movs	r2, #3
 800630e:	fa02 f303 	lsl.w	r3, r2, r3
 8006312:	43db      	mvns	r3, r3
 8006314:	69ba      	ldr	r2, [r7, #24]
 8006316:	4013      	ands	r3, r2
 8006318:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f003 0203 	and.w	r2, r3, #3
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	fa02 f303 	lsl.w	r3, r2, r3
 800632a:	69ba      	ldr	r2, [r7, #24]
 800632c:	4313      	orrs	r3, r2
 800632e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	69ba      	ldr	r2, [r7, #24]
 8006334:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 80d8 	beq.w	80064f4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006344:	4b2c      	ldr	r3, [pc, #176]	@ (80063f8 <HAL_GPIO_Init+0x22c>)
 8006346:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800634a:	4a2b      	ldr	r2, [pc, #172]	@ (80063f8 <HAL_GPIO_Init+0x22c>)
 800634c:	f043 0302 	orr.w	r3, r3, #2
 8006350:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006354:	4b28      	ldr	r3, [pc, #160]	@ (80063f8 <HAL_GPIO_Init+0x22c>)
 8006356:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006362:	4a26      	ldr	r2, [pc, #152]	@ (80063fc <HAL_GPIO_Init+0x230>)
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	089b      	lsrs	r3, r3, #2
 8006368:	3302      	adds	r3, #2
 800636a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800636e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	f003 0303 	and.w	r3, r3, #3
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	220f      	movs	r2, #15
 800637a:	fa02 f303 	lsl.w	r3, r2, r3
 800637e:	43db      	mvns	r3, r3
 8006380:	69ba      	ldr	r2, [r7, #24]
 8006382:	4013      	ands	r3, r2
 8006384:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a1d      	ldr	r2, [pc, #116]	@ (8006400 <HAL_GPIO_Init+0x234>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d04a      	beq.n	8006424 <HAL_GPIO_Init+0x258>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a1c      	ldr	r2, [pc, #112]	@ (8006404 <HAL_GPIO_Init+0x238>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d02b      	beq.n	80063ee <HAL_GPIO_Init+0x222>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a1b      	ldr	r2, [pc, #108]	@ (8006408 <HAL_GPIO_Init+0x23c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d025      	beq.n	80063ea <HAL_GPIO_Init+0x21e>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a1a      	ldr	r2, [pc, #104]	@ (800640c <HAL_GPIO_Init+0x240>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d01f      	beq.n	80063e6 <HAL_GPIO_Init+0x21a>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a19      	ldr	r2, [pc, #100]	@ (8006410 <HAL_GPIO_Init+0x244>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d019      	beq.n	80063e2 <HAL_GPIO_Init+0x216>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a18      	ldr	r2, [pc, #96]	@ (8006414 <HAL_GPIO_Init+0x248>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d013      	beq.n	80063de <HAL_GPIO_Init+0x212>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a17      	ldr	r2, [pc, #92]	@ (8006418 <HAL_GPIO_Init+0x24c>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00d      	beq.n	80063da <HAL_GPIO_Init+0x20e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a16      	ldr	r2, [pc, #88]	@ (800641c <HAL_GPIO_Init+0x250>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d007      	beq.n	80063d6 <HAL_GPIO_Init+0x20a>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a15      	ldr	r2, [pc, #84]	@ (8006420 <HAL_GPIO_Init+0x254>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d101      	bne.n	80063d2 <HAL_GPIO_Init+0x206>
 80063ce:	2309      	movs	r3, #9
 80063d0:	e029      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063d2:	230a      	movs	r3, #10
 80063d4:	e027      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063d6:	2307      	movs	r3, #7
 80063d8:	e025      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063da:	2306      	movs	r3, #6
 80063dc:	e023      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063de:	2305      	movs	r3, #5
 80063e0:	e021      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063e2:	2304      	movs	r3, #4
 80063e4:	e01f      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063e6:	2303      	movs	r3, #3
 80063e8:	e01d      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063ea:	2302      	movs	r3, #2
 80063ec:	e01b      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063ee:	2301      	movs	r3, #1
 80063f0:	e019      	b.n	8006426 <HAL_GPIO_Init+0x25a>
 80063f2:	bf00      	nop
 80063f4:	58000080 	.word	0x58000080
 80063f8:	58024400 	.word	0x58024400
 80063fc:	58000400 	.word	0x58000400
 8006400:	58020000 	.word	0x58020000
 8006404:	58020400 	.word	0x58020400
 8006408:	58020800 	.word	0x58020800
 800640c:	58020c00 	.word	0x58020c00
 8006410:	58021000 	.word	0x58021000
 8006414:	58021400 	.word	0x58021400
 8006418:	58021800 	.word	0x58021800
 800641c:	58021c00 	.word	0x58021c00
 8006420:	58022400 	.word	0x58022400
 8006424:	2300      	movs	r3, #0
 8006426:	69fa      	ldr	r2, [r7, #28]
 8006428:	f002 0203 	and.w	r2, r2, #3
 800642c:	0092      	lsls	r2, r2, #2
 800642e:	4093      	lsls	r3, r2
 8006430:	69ba      	ldr	r2, [r7, #24]
 8006432:	4313      	orrs	r3, r2
 8006434:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006436:	4938      	ldr	r1, [pc, #224]	@ (8006518 <HAL_GPIO_Init+0x34c>)
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	089b      	lsrs	r3, r3, #2
 800643c:	3302      	adds	r3, #2
 800643e:	69ba      	ldr	r2, [r7, #24]
 8006440:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006444:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	43db      	mvns	r3, r3
 8006450:	69ba      	ldr	r2, [r7, #24]
 8006452:	4013      	ands	r3, r2
 8006454:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d003      	beq.n	800646a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	4313      	orrs	r3, r2
 8006468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800646a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006472:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	43db      	mvns	r3, r3
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	4013      	ands	r3, r2
 8006482:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	4313      	orrs	r3, r2
 8006496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006498:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	43db      	mvns	r3, r3
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	4013      	ands	r3, r2
 80064ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d003      	beq.n	80064c4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80064bc:	69ba      	ldr	r2, [r7, #24]
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	69ba      	ldr	r2, [r7, #24]
 80064c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	43db      	mvns	r3, r3
 80064d4:	69ba      	ldr	r2, [r7, #24]
 80064d6:	4013      	ands	r3, r2
 80064d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	3301      	adds	r3, #1
 80064f8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	fa22 f303 	lsr.w	r3, r2, r3
 8006504:	2b00      	cmp	r3, #0
 8006506:	f47f ae6b 	bne.w	80061e0 <HAL_GPIO_Init+0x14>
  }
}
 800650a:	bf00      	nop
 800650c:	bf00      	nop
 800650e:	3724      	adds	r7, #36	@ 0x24
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr
 8006518:	58000400 	.word	0x58000400

0800651c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	460b      	mov	r3, r1
 8006526:	807b      	strh	r3, [r7, #2]
 8006528:	4613      	mov	r3, r2
 800652a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800652c:	787b      	ldrb	r3, [r7, #1]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006532:	887a      	ldrh	r2, [r7, #2]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006538:	e003      	b.n	8006542 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800653a:	887b      	ldrh	r3, [r7, #2]
 800653c:	041a      	lsls	r2, r3, #16
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	619a      	str	r2, [r3, #24]
}
 8006542:	bf00      	nop
 8006544:	370c      	adds	r7, #12
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
	...

08006550 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006558:	4b19      	ldr	r3, [pc, #100]	@ (80065c0 <HAL_PWREx_ConfigSupply+0x70>)
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	f003 0304 	and.w	r3, r3, #4
 8006560:	2b04      	cmp	r3, #4
 8006562:	d00a      	beq.n	800657a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006564:	4b16      	ldr	r3, [pc, #88]	@ (80065c0 <HAL_PWREx_ConfigSupply+0x70>)
 8006566:	68db      	ldr	r3, [r3, #12]
 8006568:	f003 0307 	and.w	r3, r3, #7
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	429a      	cmp	r2, r3
 8006570:	d001      	beq.n	8006576 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e01f      	b.n	80065b6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006576:	2300      	movs	r3, #0
 8006578:	e01d      	b.n	80065b6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800657a:	4b11      	ldr	r3, [pc, #68]	@ (80065c0 <HAL_PWREx_ConfigSupply+0x70>)
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	f023 0207 	bic.w	r2, r3, #7
 8006582:	490f      	ldr	r1, [pc, #60]	@ (80065c0 <HAL_PWREx_ConfigSupply+0x70>)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4313      	orrs	r3, r2
 8006588:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800658a:	f7fc f8d9 	bl	8002740 <HAL_GetTick>
 800658e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006590:	e009      	b.n	80065a6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006592:	f7fc f8d5 	bl	8002740 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065a0:	d901      	bls.n	80065a6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e007      	b.n	80065b6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80065a6:	4b06      	ldr	r3, [pc, #24]	@ (80065c0 <HAL_PWREx_ConfigSupply+0x70>)
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065b2:	d1ee      	bne.n	8006592 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3710      	adds	r7, #16
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	58024800 	.word	0x58024800

080065c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b08c      	sub	sp, #48	@ 0x30
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e3c8      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	f000 8087 	beq.w	80066f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065e4:	4b88      	ldr	r3, [pc, #544]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80065ee:	4b86      	ldr	r3, [pc, #536]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80065f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80065f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065f6:	2b10      	cmp	r3, #16
 80065f8:	d007      	beq.n	800660a <HAL_RCC_OscConfig+0x46>
 80065fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fc:	2b18      	cmp	r3, #24
 80065fe:	d110      	bne.n	8006622 <HAL_RCC_OscConfig+0x5e>
 8006600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006602:	f003 0303 	and.w	r3, r3, #3
 8006606:	2b02      	cmp	r3, #2
 8006608:	d10b      	bne.n	8006622 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800660a:	4b7f      	ldr	r3, [pc, #508]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d06c      	beq.n	80066f0 <HAL_RCC_OscConfig+0x12c>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d168      	bne.n	80066f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e3a2      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800662a:	d106      	bne.n	800663a <HAL_RCC_OscConfig+0x76>
 800662c:	4b76      	ldr	r3, [pc, #472]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a75      	ldr	r2, [pc, #468]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006636:	6013      	str	r3, [r2, #0]
 8006638:	e02e      	b.n	8006698 <HAL_RCC_OscConfig+0xd4>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d10c      	bne.n	800665c <HAL_RCC_OscConfig+0x98>
 8006642:	4b71      	ldr	r3, [pc, #452]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a70      	ldr	r2, [pc, #448]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006648:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800664c:	6013      	str	r3, [r2, #0]
 800664e:	4b6e      	ldr	r3, [pc, #440]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a6d      	ldr	r2, [pc, #436]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006654:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	e01d      	b.n	8006698 <HAL_RCC_OscConfig+0xd4>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006664:	d10c      	bne.n	8006680 <HAL_RCC_OscConfig+0xbc>
 8006666:	4b68      	ldr	r3, [pc, #416]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a67      	ldr	r2, [pc, #412]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 800666c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006670:	6013      	str	r3, [r2, #0]
 8006672:	4b65      	ldr	r3, [pc, #404]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a64      	ldr	r2, [pc, #400]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800667c:	6013      	str	r3, [r2, #0]
 800667e:	e00b      	b.n	8006698 <HAL_RCC_OscConfig+0xd4>
 8006680:	4b61      	ldr	r3, [pc, #388]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a60      	ldr	r2, [pc, #384]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800668a:	6013      	str	r3, [r2, #0]
 800668c:	4b5e      	ldr	r3, [pc, #376]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a5d      	ldr	r2, [pc, #372]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d013      	beq.n	80066c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a0:	f7fc f84e 	bl	8002740 <HAL_GetTick>
 80066a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066a6:	e008      	b.n	80066ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066a8:	f7fc f84a 	bl	8002740 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b64      	cmp	r3, #100	@ 0x64
 80066b4:	d901      	bls.n	80066ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e356      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066ba:	4b53      	ldr	r3, [pc, #332]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d0f0      	beq.n	80066a8 <HAL_RCC_OscConfig+0xe4>
 80066c6:	e014      	b.n	80066f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066c8:	f7fc f83a 	bl	8002740 <HAL_GetTick>
 80066cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80066ce:	e008      	b.n	80066e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066d0:	f7fc f836 	bl	8002740 <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b64      	cmp	r3, #100	@ 0x64
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e342      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80066e2:	4b49      	ldr	r3, [pc, #292]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1f0      	bne.n	80066d0 <HAL_RCC_OscConfig+0x10c>
 80066ee:	e000      	b.n	80066f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	f000 808c 	beq.w	8006818 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006700:	4b41      	ldr	r3, [pc, #260]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006708:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800670a:	4b3f      	ldr	r3, [pc, #252]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 800670c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d007      	beq.n	8006726 <HAL_RCC_OscConfig+0x162>
 8006716:	6a3b      	ldr	r3, [r7, #32]
 8006718:	2b18      	cmp	r3, #24
 800671a:	d137      	bne.n	800678c <HAL_RCC_OscConfig+0x1c8>
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	f003 0303 	and.w	r3, r3, #3
 8006722:	2b00      	cmp	r3, #0
 8006724:	d132      	bne.n	800678c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006726:	4b38      	ldr	r3, [pc, #224]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	d005      	beq.n	800673e <HAL_RCC_OscConfig+0x17a>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d101      	bne.n	800673e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e314      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800673e:	4b32      	ldr	r3, [pc, #200]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f023 0219 	bic.w	r2, r3, #25
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	492f      	ldr	r1, [pc, #188]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 800674c:	4313      	orrs	r3, r2
 800674e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006750:	f7fb fff6 	bl	8002740 <HAL_GetTick>
 8006754:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006756:	e008      	b.n	800676a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006758:	f7fb fff2 	bl	8002740 <HAL_GetTick>
 800675c:	4602      	mov	r2, r0
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	2b02      	cmp	r3, #2
 8006764:	d901      	bls.n	800676a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e2fe      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800676a:	4b27      	ldr	r3, [pc, #156]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 0304 	and.w	r3, r3, #4
 8006772:	2b00      	cmp	r3, #0
 8006774:	d0f0      	beq.n	8006758 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006776:	4b24      	ldr	r3, [pc, #144]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	061b      	lsls	r3, r3, #24
 8006784:	4920      	ldr	r1, [pc, #128]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006786:	4313      	orrs	r3, r2
 8006788:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800678a:	e045      	b.n	8006818 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d026      	beq.n	80067e2 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006794:	4b1c      	ldr	r3, [pc, #112]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f023 0219 	bic.w	r2, r3, #25
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	4919      	ldr	r1, [pc, #100]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80067a2:	4313      	orrs	r3, r2
 80067a4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a6:	f7fb ffcb 	bl	8002740 <HAL_GetTick>
 80067aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80067ac:	e008      	b.n	80067c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067ae:	f7fb ffc7 	bl	8002740 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d901      	bls.n	80067c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e2d3      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80067c0:	4b11      	ldr	r3, [pc, #68]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0304 	and.w	r3, r3, #4
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d0f0      	beq.n	80067ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067cc:	4b0e      	ldr	r3, [pc, #56]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	691b      	ldr	r3, [r3, #16]
 80067d8:	061b      	lsls	r3, r3, #24
 80067da:	490b      	ldr	r1, [pc, #44]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	604b      	str	r3, [r1, #4]
 80067e0:	e01a      	b.n	8006818 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067e2:	4b09      	ldr	r3, [pc, #36]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a08      	ldr	r2, [pc, #32]	@ (8006808 <HAL_RCC_OscConfig+0x244>)
 80067e8:	f023 0301 	bic.w	r3, r3, #1
 80067ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ee:	f7fb ffa7 	bl	8002740 <HAL_GetTick>
 80067f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80067f4:	e00a      	b.n	800680c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067f6:	f7fb ffa3 	bl	8002740 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d903      	bls.n	800680c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	e2af      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
 8006808:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800680c:	4b96      	ldr	r3, [pc, #600]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0304 	and.w	r3, r3, #4
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1ee      	bne.n	80067f6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0310 	and.w	r3, r3, #16
 8006820:	2b00      	cmp	r3, #0
 8006822:	d06a      	beq.n	80068fa <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006824:	4b90      	ldr	r3, [pc, #576]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800682c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800682e:	4b8e      	ldr	r3, [pc, #568]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006832:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	2b08      	cmp	r3, #8
 8006838:	d007      	beq.n	800684a <HAL_RCC_OscConfig+0x286>
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	2b18      	cmp	r3, #24
 800683e:	d11b      	bne.n	8006878 <HAL_RCC_OscConfig+0x2b4>
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f003 0303 	and.w	r3, r3, #3
 8006846:	2b01      	cmp	r3, #1
 8006848:	d116      	bne.n	8006878 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800684a:	4b87      	ldr	r3, [pc, #540]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006852:	2b00      	cmp	r3, #0
 8006854:	d005      	beq.n	8006862 <HAL_RCC_OscConfig+0x29e>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	69db      	ldr	r3, [r3, #28]
 800685a:	2b80      	cmp	r3, #128	@ 0x80
 800685c:	d001      	beq.n	8006862 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e282      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006862:	4b81      	ldr	r3, [pc, #516]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	061b      	lsls	r3, r3, #24
 8006870:	497d      	ldr	r1, [pc, #500]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006872:	4313      	orrs	r3, r2
 8006874:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006876:	e040      	b.n	80068fa <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	69db      	ldr	r3, [r3, #28]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d023      	beq.n	80068c8 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006880:	4b79      	ldr	r3, [pc, #484]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a78      	ldr	r2, [pc, #480]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800688a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800688c:	f7fb ff58 	bl	8002740 <HAL_GetTick>
 8006890:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006892:	e008      	b.n	80068a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006894:	f7fb ff54 	bl	8002740 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d901      	bls.n	80068a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e260      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80068a6:	4b70      	ldr	r3, [pc, #448]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0f0      	beq.n	8006894 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80068b2:	4b6d      	ldr	r3, [pc, #436]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	061b      	lsls	r3, r3, #24
 80068c0:	4969      	ldr	r1, [pc, #420]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60cb      	str	r3, [r1, #12]
 80068c6:	e018      	b.n	80068fa <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80068c8:	4b67      	ldr	r3, [pc, #412]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a66      	ldr	r2, [pc, #408]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80068ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d4:	f7fb ff34 	bl	8002740 <HAL_GetTick>
 80068d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80068da:	e008      	b.n	80068ee <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80068dc:	f7fb ff30 	bl	8002740 <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d901      	bls.n	80068ee <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80068ea:	2303      	movs	r3, #3
 80068ec:	e23c      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80068ee:	4b5e      	ldr	r3, [pc, #376]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1f0      	bne.n	80068dc <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0308 	and.w	r3, r3, #8
 8006902:	2b00      	cmp	r3, #0
 8006904:	d036      	beq.n	8006974 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d019      	beq.n	8006942 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800690e:	4b56      	ldr	r3, [pc, #344]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006912:	4a55      	ldr	r2, [pc, #340]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006914:	f043 0301 	orr.w	r3, r3, #1
 8006918:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800691a:	f7fb ff11 	bl	8002740 <HAL_GetTick>
 800691e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006920:	e008      	b.n	8006934 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006922:	f7fb ff0d 	bl	8002740 <HAL_GetTick>
 8006926:	4602      	mov	r2, r0
 8006928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	2b02      	cmp	r3, #2
 800692e:	d901      	bls.n	8006934 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006930:	2303      	movs	r3, #3
 8006932:	e219      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006934:	4b4c      	ldr	r3, [pc, #304]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b00      	cmp	r3, #0
 800693e:	d0f0      	beq.n	8006922 <HAL_RCC_OscConfig+0x35e>
 8006940:	e018      	b.n	8006974 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006942:	4b49      	ldr	r3, [pc, #292]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006946:	4a48      	ldr	r2, [pc, #288]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006948:	f023 0301 	bic.w	r3, r3, #1
 800694c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800694e:	f7fb fef7 	bl	8002740 <HAL_GetTick>
 8006952:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006954:	e008      	b.n	8006968 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006956:	f7fb fef3 	bl	8002740 <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	2b02      	cmp	r3, #2
 8006962:	d901      	bls.n	8006968 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	e1ff      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006968:	4b3f      	ldr	r3, [pc, #252]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 800696a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1f0      	bne.n	8006956 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0320 	and.w	r3, r3, #32
 800697c:	2b00      	cmp	r3, #0
 800697e:	d036      	beq.n	80069ee <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d019      	beq.n	80069bc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006988:	4b37      	ldr	r3, [pc, #220]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a36      	ldr	r2, [pc, #216]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 800698e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006992:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006994:	f7fb fed4 	bl	8002740 <HAL_GetTick>
 8006998:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800699a:	e008      	b.n	80069ae <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800699c:	f7fb fed0 	bl	8002740 <HAL_GetTick>
 80069a0:	4602      	mov	r2, r0
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d901      	bls.n	80069ae <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e1dc      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069ae:	4b2e      	ldr	r3, [pc, #184]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d0f0      	beq.n	800699c <HAL_RCC_OscConfig+0x3d8>
 80069ba:	e018      	b.n	80069ee <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80069bc:	4b2a      	ldr	r3, [pc, #168]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a29      	ldr	r2, [pc, #164]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80069c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80069c8:	f7fb feba 	bl	8002740 <HAL_GetTick>
 80069cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80069ce:	e008      	b.n	80069e2 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069d0:	f7fb feb6 	bl	8002740 <HAL_GetTick>
 80069d4:	4602      	mov	r2, r0
 80069d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d901      	bls.n	80069e2 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80069de:	2303      	movs	r3, #3
 80069e0:	e1c2      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80069e2:	4b21      	ldr	r3, [pc, #132]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1f0      	bne.n	80069d0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0304 	and.w	r3, r3, #4
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f000 8086 	beq.w	8006b08 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80069fc:	4b1b      	ldr	r3, [pc, #108]	@ (8006a6c <HAL_RCC_OscConfig+0x4a8>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a1a      	ldr	r2, [pc, #104]	@ (8006a6c <HAL_RCC_OscConfig+0x4a8>)
 8006a02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a06:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006a08:	f7fb fe9a 	bl	8002740 <HAL_GetTick>
 8006a0c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a0e:	e008      	b.n	8006a22 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a10:	f7fb fe96 	bl	8002740 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	2b64      	cmp	r3, #100	@ 0x64
 8006a1c:	d901      	bls.n	8006a22 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e1a2      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a22:	4b12      	ldr	r3, [pc, #72]	@ (8006a6c <HAL_RCC_OscConfig+0x4a8>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d0f0      	beq.n	8006a10 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d106      	bne.n	8006a44 <HAL_RCC_OscConfig+0x480>
 8006a36:	4b0c      	ldr	r3, [pc, #48]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a3a:	4a0b      	ldr	r2, [pc, #44]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006a3c:	f043 0301 	orr.w	r3, r3, #1
 8006a40:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a42:	e032      	b.n	8006aaa <HAL_RCC_OscConfig+0x4e6>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d111      	bne.n	8006a70 <HAL_RCC_OscConfig+0x4ac>
 8006a4c:	4b06      	ldr	r3, [pc, #24]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a50:	4a05      	ldr	r2, [pc, #20]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006a52:	f023 0301 	bic.w	r3, r3, #1
 8006a56:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a58:	4b03      	ldr	r3, [pc, #12]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a5c:	4a02      	ldr	r2, [pc, #8]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 8006a5e:	f023 0304 	bic.w	r3, r3, #4
 8006a62:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a64:	e021      	b.n	8006aaa <HAL_RCC_OscConfig+0x4e6>
 8006a66:	bf00      	nop
 8006a68:	58024400 	.word	0x58024400
 8006a6c:	58024800 	.word	0x58024800
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	2b05      	cmp	r3, #5
 8006a76:	d10c      	bne.n	8006a92 <HAL_RCC_OscConfig+0x4ce>
 8006a78:	4b83      	ldr	r3, [pc, #524]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a7c:	4a82      	ldr	r2, [pc, #520]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006a7e:	f043 0304 	orr.w	r3, r3, #4
 8006a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a84:	4b80      	ldr	r3, [pc, #512]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a88:	4a7f      	ldr	r2, [pc, #508]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006a8a:	f043 0301 	orr.w	r3, r3, #1
 8006a8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a90:	e00b      	b.n	8006aaa <HAL_RCC_OscConfig+0x4e6>
 8006a92:	4b7d      	ldr	r3, [pc, #500]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a96:	4a7c      	ldr	r2, [pc, #496]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006a98:	f023 0301 	bic.w	r3, r3, #1
 8006a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a9e:	4b7a      	ldr	r3, [pc, #488]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aa2:	4a79      	ldr	r2, [pc, #484]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006aa4:	f023 0304 	bic.w	r3, r3, #4
 8006aa8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d015      	beq.n	8006ade <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ab2:	f7fb fe45 	bl	8002740 <HAL_GetTick>
 8006ab6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ab8:	e00a      	b.n	8006ad0 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aba:	f7fb fe41 	bl	8002740 <HAL_GetTick>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac2:	1ad3      	subs	r3, r2, r3
 8006ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d901      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e14b      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ad0:	4b6d      	ldr	r3, [pc, #436]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad4:	f003 0302 	and.w	r3, r3, #2
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d0ee      	beq.n	8006aba <HAL_RCC_OscConfig+0x4f6>
 8006adc:	e014      	b.n	8006b08 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ade:	f7fb fe2f 	bl	8002740 <HAL_GetTick>
 8006ae2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006ae4:	e00a      	b.n	8006afc <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ae6:	f7fb fe2b 	bl	8002740 <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d901      	bls.n	8006afc <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e135      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006afc:	4b62      	ldr	r3, [pc, #392]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1ee      	bne.n	8006ae6 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 812a 	beq.w	8006d66 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006b12:	4b5d      	ldr	r3, [pc, #372]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b1a:	2b18      	cmp	r3, #24
 8006b1c:	f000 80ba 	beq.w	8006c94 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b24:	2b02      	cmp	r3, #2
 8006b26:	f040 8095 	bne.w	8006c54 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b2a:	4b57      	ldr	r3, [pc, #348]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a56      	ldr	r2, [pc, #344]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006b30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b36:	f7fb fe03 	bl	8002740 <HAL_GetTick>
 8006b3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006b3c:	e008      	b.n	8006b50 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b3e:	f7fb fdff 	bl	8002740 <HAL_GetTick>
 8006b42:	4602      	mov	r2, r0
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d901      	bls.n	8006b50 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e10b      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006b50:	4b4d      	ldr	r3, [pc, #308]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1f0      	bne.n	8006b3e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b5c:	4b4a      	ldr	r3, [pc, #296]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006b5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b60:	4b4a      	ldr	r3, [pc, #296]	@ (8006c8c <HAL_RCC_OscConfig+0x6c8>)
 8006b62:	4013      	ands	r3, r2
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006b6c:	0112      	lsls	r2, r2, #4
 8006b6e:	430a      	orrs	r2, r1
 8006b70:	4945      	ldr	r1, [pc, #276]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006b72:	4313      	orrs	r3, r2
 8006b74:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b84:	3b01      	subs	r3, #1
 8006b86:	025b      	lsls	r3, r3, #9
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	431a      	orrs	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b90:	3b01      	subs	r3, #1
 8006b92:	041b      	lsls	r3, r3, #16
 8006b94:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	061b      	lsls	r3, r3, #24
 8006ba2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ba6:	4938      	ldr	r1, [pc, #224]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006bac:	4b36      	ldr	r3, [pc, #216]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb0:	4a35      	ldr	r2, [pc, #212]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bb2:	f023 0301 	bic.w	r3, r3, #1
 8006bb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006bb8:	4b33      	ldr	r3, [pc, #204]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bbc:	4b34      	ldr	r3, [pc, #208]	@ (8006c90 <HAL_RCC_OscConfig+0x6cc>)
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006bc4:	00d2      	lsls	r2, r2, #3
 8006bc6:	4930      	ldr	r1, [pc, #192]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd0:	f023 020c 	bic.w	r2, r3, #12
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bd8:	492b      	ldr	r1, [pc, #172]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006bde:	4b2a      	ldr	r3, [pc, #168]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be2:	f023 0202 	bic.w	r2, r3, #2
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bea:	4927      	ldr	r1, [pc, #156]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006bf0:	4b25      	ldr	r3, [pc, #148]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf4:	4a24      	ldr	r2, [pc, #144]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bfc:	4b22      	ldr	r3, [pc, #136]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c00:	4a21      	ldr	r2, [pc, #132]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006c08:	4b1f      	ldr	r3, [pc, #124]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c0e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006c14:	4b1c      	ldr	r3, [pc, #112]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c18:	4a1b      	ldr	r2, [pc, #108]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c1a:	f043 0301 	orr.w	r3, r3, #1
 8006c1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c20:	4b19      	ldr	r3, [pc, #100]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a18      	ldr	r2, [pc, #96]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c2c:	f7fb fd88 	bl	8002740 <HAL_GetTick>
 8006c30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c32:	e008      	b.n	8006c46 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c34:	f7fb fd84 	bl	8002740 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e090      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c46:	4b10      	ldr	r3, [pc, #64]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d0f0      	beq.n	8006c34 <HAL_RCC_OscConfig+0x670>
 8006c52:	e088      	b.n	8006d66 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c54:	4b0c      	ldr	r3, [pc, #48]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a0b      	ldr	r2, [pc, #44]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c60:	f7fb fd6e 	bl	8002740 <HAL_GetTick>
 8006c64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c66:	e008      	b.n	8006c7a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c68:	f7fb fd6a 	bl	8002740 <HAL_GetTick>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c70:	1ad3      	subs	r3, r2, r3
 8006c72:	2b02      	cmp	r3, #2
 8006c74:	d901      	bls.n	8006c7a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006c76:	2303      	movs	r3, #3
 8006c78:	e076      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c7a:	4b03      	ldr	r3, [pc, #12]	@ (8006c88 <HAL_RCC_OscConfig+0x6c4>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1f0      	bne.n	8006c68 <HAL_RCC_OscConfig+0x6a4>
 8006c86:	e06e      	b.n	8006d66 <HAL_RCC_OscConfig+0x7a2>
 8006c88:	58024400 	.word	0x58024400
 8006c8c:	fffffc0c 	.word	0xfffffc0c
 8006c90:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006c94:	4b36      	ldr	r3, [pc, #216]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c98:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006c9a:	4b35      	ldr	r3, [pc, #212]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c9e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d031      	beq.n	8006d0c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	f003 0203 	and.w	r2, r3, #3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d12a      	bne.n	8006d0c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	091b      	lsrs	r3, r3, #4
 8006cba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d122      	bne.n	8006d0c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d11a      	bne.n	8006d0c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	0a5b      	lsrs	r3, r3, #9
 8006cda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ce2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d111      	bne.n	8006d0c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	0c1b      	lsrs	r3, r3, #16
 8006cec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d108      	bne.n	8006d0c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	0e1b      	lsrs	r3, r3, #24
 8006cfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d06:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d001      	beq.n	8006d10 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e02b      	b.n	8006d68 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006d10:	4b17      	ldr	r3, [pc, #92]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d14:	08db      	lsrs	r3, r3, #3
 8006d16:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d1a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d01f      	beq.n	8006d66 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006d26:	4b12      	ldr	r3, [pc, #72]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2a:	4a11      	ldr	r2, [pc, #68]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006d2c:	f023 0301 	bic.w	r3, r3, #1
 8006d30:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006d32:	f7fb fd05 	bl	8002740 <HAL_GetTick>
 8006d36:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006d38:	bf00      	nop
 8006d3a:	f7fb fd01 	bl	8002740 <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d0f9      	beq.n	8006d3a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006d46:	4b0a      	ldr	r3, [pc, #40]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006d48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d74 <HAL_RCC_OscConfig+0x7b0>)
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006d52:	00d2      	lsls	r2, r2, #3
 8006d54:	4906      	ldr	r1, [pc, #24]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006d56:	4313      	orrs	r3, r2
 8006d58:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006d5a:	4b05      	ldr	r3, [pc, #20]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5e:	4a04      	ldr	r2, [pc, #16]	@ (8006d70 <HAL_RCC_OscConfig+0x7ac>)
 8006d60:	f043 0301 	orr.w	r3, r3, #1
 8006d64:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3730      	adds	r7, #48	@ 0x30
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	58024400 	.word	0x58024400
 8006d74:	ffff0007 	.word	0xffff0007

08006d78 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b086      	sub	sp, #24
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e19c      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d8c:	4b8a      	ldr	r3, [pc, #552]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 030f 	and.w	r3, r3, #15
 8006d94:	683a      	ldr	r2, [r7, #0]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d910      	bls.n	8006dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d9a:	4b87      	ldr	r3, [pc, #540]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f023 020f 	bic.w	r2, r3, #15
 8006da2:	4985      	ldr	r1, [pc, #532]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006daa:	4b83      	ldr	r3, [pc, #524]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 030f 	and.w	r3, r3, #15
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d001      	beq.n	8006dbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e184      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0304 	and.w	r3, r3, #4
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d010      	beq.n	8006dea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	691a      	ldr	r2, [r3, #16]
 8006dcc:	4b7b      	ldr	r3, [pc, #492]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d908      	bls.n	8006dea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006dd8:	4b78      	ldr	r3, [pc, #480]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	4975      	ldr	r1, [pc, #468]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006de6:	4313      	orrs	r3, r2
 8006de8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0308 	and.w	r3, r3, #8
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d010      	beq.n	8006e18 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	695a      	ldr	r2, [r3, #20]
 8006dfa:	4b70      	ldr	r3, [pc, #448]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d908      	bls.n	8006e18 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006e06:	4b6d      	ldr	r3, [pc, #436]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e08:	69db      	ldr	r3, [r3, #28]
 8006e0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	496a      	ldr	r1, [pc, #424]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e14:	4313      	orrs	r3, r2
 8006e16:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 0310 	and.w	r3, r3, #16
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d010      	beq.n	8006e46 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	699a      	ldr	r2, [r3, #24]
 8006e28:	4b64      	ldr	r3, [pc, #400]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e2a:	69db      	ldr	r3, [r3, #28]
 8006e2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d908      	bls.n	8006e46 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006e34:	4b61      	ldr	r3, [pc, #388]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e36:	69db      	ldr	r3, [r3, #28]
 8006e38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	495e      	ldr	r1, [pc, #376]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e42:	4313      	orrs	r3, r2
 8006e44:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0320 	and.w	r3, r3, #32
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d010      	beq.n	8006e74 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	69da      	ldr	r2, [r3, #28]
 8006e56:	4b59      	ldr	r3, [pc, #356]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d908      	bls.n	8006e74 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006e62:	4b56      	ldr	r3, [pc, #344]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	69db      	ldr	r3, [r3, #28]
 8006e6e:	4953      	ldr	r1, [pc, #332]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e70:	4313      	orrs	r3, r2
 8006e72:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0302 	and.w	r3, r3, #2
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d010      	beq.n	8006ea2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68da      	ldr	r2, [r3, #12]
 8006e84:	4b4d      	ldr	r3, [pc, #308]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e86:	699b      	ldr	r3, [r3, #24]
 8006e88:	f003 030f 	and.w	r3, r3, #15
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d908      	bls.n	8006ea2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e90:	4b4a      	ldr	r3, [pc, #296]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	f023 020f 	bic.w	r2, r3, #15
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	4947      	ldr	r1, [pc, #284]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d055      	beq.n	8006f5a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006eae:	4b43      	ldr	r3, [pc, #268]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	4940      	ldr	r1, [pc, #256]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d107      	bne.n	8006ed8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006ec8:	4b3c      	ldr	r3, [pc, #240]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d121      	bne.n	8006f18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e0f6      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	2b03      	cmp	r3, #3
 8006ede:	d107      	bne.n	8006ef0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ee0:	4b36      	ldr	r3, [pc, #216]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d115      	bne.n	8006f18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e0ea      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d107      	bne.n	8006f08 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ef8:	4b30      	ldr	r3, [pc, #192]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d109      	bne.n	8006f18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e0de      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f08:	4b2c      	ldr	r3, [pc, #176]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e0d6      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f18:	4b28      	ldr	r3, [pc, #160]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	f023 0207 	bic.w	r2, r3, #7
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	4925      	ldr	r1, [pc, #148]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006f26:	4313      	orrs	r3, r2
 8006f28:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f2a:	f7fb fc09 	bl	8002740 <HAL_GetTick>
 8006f2e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f30:	e00a      	b.n	8006f48 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f32:	f7fb fc05 	bl	8002740 <HAL_GetTick>
 8006f36:	4602      	mov	r2, r0
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d901      	bls.n	8006f48 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006f44:	2303      	movs	r3, #3
 8006f46:	e0be      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f48:	4b1c      	ldr	r3, [pc, #112]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	00db      	lsls	r3, r3, #3
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d1eb      	bne.n	8006f32 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 0302 	and.w	r3, r3, #2
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d010      	beq.n	8006f88 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68da      	ldr	r2, [r3, #12]
 8006f6a:	4b14      	ldr	r3, [pc, #80]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	f003 030f 	and.w	r3, r3, #15
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d208      	bcs.n	8006f88 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f76:	4b11      	ldr	r3, [pc, #68]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006f78:	699b      	ldr	r3, [r3, #24]
 8006f7a:	f023 020f 	bic.w	r2, r3, #15
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	490e      	ldr	r1, [pc, #56]	@ (8006fbc <HAL_RCC_ClockConfig+0x244>)
 8006f84:	4313      	orrs	r3, r2
 8006f86:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f88:	4b0b      	ldr	r3, [pc, #44]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 030f 	and.w	r3, r3, #15
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d214      	bcs.n	8006fc0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f96:	4b08      	ldr	r3, [pc, #32]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f023 020f 	bic.w	r2, r3, #15
 8006f9e:	4906      	ldr	r1, [pc, #24]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fa6:	4b04      	ldr	r3, [pc, #16]	@ (8006fb8 <HAL_RCC_ClockConfig+0x240>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 030f 	and.w	r3, r3, #15
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d005      	beq.n	8006fc0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e086      	b.n	80070c6 <HAL_RCC_ClockConfig+0x34e>
 8006fb8:	52002000 	.word	0x52002000
 8006fbc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0304 	and.w	r3, r3, #4
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d010      	beq.n	8006fee <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	691a      	ldr	r2, [r3, #16]
 8006fd0:	4b3f      	ldr	r3, [pc, #252]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d208      	bcs.n	8006fee <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006fdc:	4b3c      	ldr	r3, [pc, #240]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	4939      	ldr	r1, [pc, #228]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8006fea:	4313      	orrs	r3, r2
 8006fec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0308 	and.w	r3, r3, #8
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d010      	beq.n	800701c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	695a      	ldr	r2, [r3, #20]
 8006ffe:	4b34      	ldr	r3, [pc, #208]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007006:	429a      	cmp	r2, r3
 8007008:	d208      	bcs.n	800701c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800700a:	4b31      	ldr	r3, [pc, #196]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	492e      	ldr	r1, [pc, #184]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8007018:	4313      	orrs	r3, r2
 800701a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0310 	and.w	r3, r3, #16
 8007024:	2b00      	cmp	r3, #0
 8007026:	d010      	beq.n	800704a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	699a      	ldr	r2, [r3, #24]
 800702c:	4b28      	ldr	r3, [pc, #160]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 800702e:	69db      	ldr	r3, [r3, #28]
 8007030:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007034:	429a      	cmp	r2, r3
 8007036:	d208      	bcs.n	800704a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007038:	4b25      	ldr	r3, [pc, #148]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 800703a:	69db      	ldr	r3, [r3, #28]
 800703c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	4922      	ldr	r1, [pc, #136]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8007046:	4313      	orrs	r3, r2
 8007048:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0320 	and.w	r3, r3, #32
 8007052:	2b00      	cmp	r3, #0
 8007054:	d010      	beq.n	8007078 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	69da      	ldr	r2, [r3, #28]
 800705a:	4b1d      	ldr	r3, [pc, #116]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007062:	429a      	cmp	r2, r3
 8007064:	d208      	bcs.n	8007078 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007066:	4b1a      	ldr	r3, [pc, #104]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	69db      	ldr	r3, [r3, #28]
 8007072:	4917      	ldr	r1, [pc, #92]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8007074:	4313      	orrs	r3, r2
 8007076:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007078:	f000 f834 	bl	80070e4 <HAL_RCC_GetSysClockFreq>
 800707c:	4602      	mov	r2, r0
 800707e:	4b14      	ldr	r3, [pc, #80]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	0a1b      	lsrs	r3, r3, #8
 8007084:	f003 030f 	and.w	r3, r3, #15
 8007088:	4912      	ldr	r1, [pc, #72]	@ (80070d4 <HAL_RCC_ClockConfig+0x35c>)
 800708a:	5ccb      	ldrb	r3, [r1, r3]
 800708c:	f003 031f 	and.w	r3, r3, #31
 8007090:	fa22 f303 	lsr.w	r3, r2, r3
 8007094:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007096:	4b0e      	ldr	r3, [pc, #56]	@ (80070d0 <HAL_RCC_ClockConfig+0x358>)
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	f003 030f 	and.w	r3, r3, #15
 800709e:	4a0d      	ldr	r2, [pc, #52]	@ (80070d4 <HAL_RCC_ClockConfig+0x35c>)
 80070a0:	5cd3      	ldrb	r3, [r2, r3]
 80070a2:	f003 031f 	and.w	r3, r3, #31
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	fa22 f303 	lsr.w	r3, r2, r3
 80070ac:	4a0a      	ldr	r2, [pc, #40]	@ (80070d8 <HAL_RCC_ClockConfig+0x360>)
 80070ae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80070b0:	4a0a      	ldr	r2, [pc, #40]	@ (80070dc <HAL_RCC_ClockConfig+0x364>)
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80070b6:	4b0a      	ldr	r3, [pc, #40]	@ (80070e0 <HAL_RCC_ClockConfig+0x368>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7fb faf6 	bl	80026ac <HAL_InitTick>
 80070c0:	4603      	mov	r3, r0
 80070c2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3718      	adds	r7, #24
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	58024400 	.word	0x58024400
 80070d4:	0800f2f4 	.word	0x0800f2f4
 80070d8:	24000004 	.word	0x24000004
 80070dc:	24000000 	.word	0x24000000
 80070e0:	24000008 	.word	0x24000008

080070e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b089      	sub	sp, #36	@ 0x24
 80070e8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80070ea:	4bb3      	ldr	r3, [pc, #716]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070f2:	2b18      	cmp	r3, #24
 80070f4:	f200 8155 	bhi.w	80073a2 <HAL_RCC_GetSysClockFreq+0x2be>
 80070f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007100 <HAL_RCC_GetSysClockFreq+0x1c>)
 80070fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fe:	bf00      	nop
 8007100:	08007165 	.word	0x08007165
 8007104:	080073a3 	.word	0x080073a3
 8007108:	080073a3 	.word	0x080073a3
 800710c:	080073a3 	.word	0x080073a3
 8007110:	080073a3 	.word	0x080073a3
 8007114:	080073a3 	.word	0x080073a3
 8007118:	080073a3 	.word	0x080073a3
 800711c:	080073a3 	.word	0x080073a3
 8007120:	0800718b 	.word	0x0800718b
 8007124:	080073a3 	.word	0x080073a3
 8007128:	080073a3 	.word	0x080073a3
 800712c:	080073a3 	.word	0x080073a3
 8007130:	080073a3 	.word	0x080073a3
 8007134:	080073a3 	.word	0x080073a3
 8007138:	080073a3 	.word	0x080073a3
 800713c:	080073a3 	.word	0x080073a3
 8007140:	08007191 	.word	0x08007191
 8007144:	080073a3 	.word	0x080073a3
 8007148:	080073a3 	.word	0x080073a3
 800714c:	080073a3 	.word	0x080073a3
 8007150:	080073a3 	.word	0x080073a3
 8007154:	080073a3 	.word	0x080073a3
 8007158:	080073a3 	.word	0x080073a3
 800715c:	080073a3 	.word	0x080073a3
 8007160:	08007197 	.word	0x08007197
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007164:	4b94      	ldr	r3, [pc, #592]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0320 	and.w	r3, r3, #32
 800716c:	2b00      	cmp	r3, #0
 800716e:	d009      	beq.n	8007184 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007170:	4b91      	ldr	r3, [pc, #580]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	08db      	lsrs	r3, r3, #3
 8007176:	f003 0303 	and.w	r3, r3, #3
 800717a:	4a90      	ldr	r2, [pc, #576]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800717c:	fa22 f303 	lsr.w	r3, r2, r3
 8007180:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007182:	e111      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007184:	4b8d      	ldr	r3, [pc, #564]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007186:	61bb      	str	r3, [r7, #24]
      break;
 8007188:	e10e      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800718a:	4b8d      	ldr	r3, [pc, #564]	@ (80073c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800718c:	61bb      	str	r3, [r7, #24]
      break;
 800718e:	e10b      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007190:	4b8c      	ldr	r3, [pc, #560]	@ (80073c4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007192:	61bb      	str	r3, [r7, #24]
      break;
 8007194:	e108      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007196:	4b88      	ldr	r3, [pc, #544]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719a:	f003 0303 	and.w	r3, r3, #3
 800719e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80071a0:	4b85      	ldr	r3, [pc, #532]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a4:	091b      	lsrs	r3, r3, #4
 80071a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071aa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80071ac:	4b82      	ldr	r3, [pc, #520]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80071b6:	4b80      	ldr	r3, [pc, #512]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071ba:	08db      	lsrs	r3, r3, #3
 80071bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071c0:	68fa      	ldr	r2, [r7, #12]
 80071c2:	fb02 f303 	mul.w	r3, r2, r3
 80071c6:	ee07 3a90 	vmov	s15, r3
 80071ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ce:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 80e1 	beq.w	800739c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	2b02      	cmp	r3, #2
 80071de:	f000 8083 	beq.w	80072e8 <HAL_RCC_GetSysClockFreq+0x204>
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	f200 80a1 	bhi.w	800732c <HAL_RCC_GetSysClockFreq+0x248>
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d003      	beq.n	80071f8 <HAL_RCC_GetSysClockFreq+0x114>
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d056      	beq.n	80072a4 <HAL_RCC_GetSysClockFreq+0x1c0>
 80071f6:	e099      	b.n	800732c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071f8:	4b6f      	ldr	r3, [pc, #444]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0320 	and.w	r3, r3, #32
 8007200:	2b00      	cmp	r3, #0
 8007202:	d02d      	beq.n	8007260 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007204:	4b6c      	ldr	r3, [pc, #432]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	08db      	lsrs	r3, r3, #3
 800720a:	f003 0303 	and.w	r3, r3, #3
 800720e:	4a6b      	ldr	r2, [pc, #428]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007210:	fa22 f303 	lsr.w	r3, r2, r3
 8007214:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	ee07 3a90 	vmov	s15, r3
 800721c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	ee07 3a90 	vmov	s15, r3
 8007226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800722e:	4b62      	ldr	r3, [pc, #392]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007236:	ee07 3a90 	vmov	s15, r3
 800723a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800723e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007242:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80073c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800724a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800724e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800725a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800725e:	e087      	b.n	8007370 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	ee07 3a90 	vmov	s15, r3
 8007266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80073cc <HAL_RCC_GetSysClockFreq+0x2e8>
 800726e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007272:	4b51      	ldr	r3, [pc, #324]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800727a:	ee07 3a90 	vmov	s15, r3
 800727e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007282:	ed97 6a02 	vldr	s12, [r7, #8]
 8007286:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80073c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800728a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800728e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800729a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800729e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80072a2:	e065      	b.n	8007370 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	ee07 3a90 	vmov	s15, r3
 80072aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80073d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80072b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072b6:	4b40      	ldr	r3, [pc, #256]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072be:	ee07 3a90 	vmov	s15, r3
 80072c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80072ca:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80073c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80072ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80072e6:	e043      	b.n	8007370 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	ee07 3a90 	vmov	s15, r3
 80072ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80073d4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80072f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072fa:	4b2f      	ldr	r3, [pc, #188]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007302:	ee07 3a90 	vmov	s15, r3
 8007306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800730a:	ed97 6a02 	vldr	s12, [r7, #8]
 800730e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80073c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800731a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800731e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007326:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800732a:	e021      	b.n	8007370 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	ee07 3a90 	vmov	s15, r3
 8007332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007336:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80073d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800733a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800733e:	4b1e      	ldr	r3, [pc, #120]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007346:	ee07 3a90 	vmov	s15, r3
 800734a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800734e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007352:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80073c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800735a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800735e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800736a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800736e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007370:	4b11      	ldr	r3, [pc, #68]	@ (80073b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007374:	0a5b      	lsrs	r3, r3, #9
 8007376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800737a:	3301      	adds	r3, #1
 800737c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	ee07 3a90 	vmov	s15, r3
 8007384:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007388:	edd7 6a07 	vldr	s13, [r7, #28]
 800738c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007394:	ee17 3a90 	vmov	r3, s15
 8007398:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800739a:	e005      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800739c:	2300      	movs	r3, #0
 800739e:	61bb      	str	r3, [r7, #24]
      break;
 80073a0:	e002      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80073a2:	4b07      	ldr	r3, [pc, #28]	@ (80073c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80073a4:	61bb      	str	r3, [r7, #24]
      break;
 80073a6:	bf00      	nop
  }

  return sysclockfreq;
 80073a8:	69bb      	ldr	r3, [r7, #24]
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3724      	adds	r7, #36	@ 0x24
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	58024400 	.word	0x58024400
 80073bc:	03d09000 	.word	0x03d09000
 80073c0:	003d0900 	.word	0x003d0900
 80073c4:	016e3600 	.word	0x016e3600
 80073c8:	46000000 	.word	0x46000000
 80073cc:	4c742400 	.word	0x4c742400
 80073d0:	4a742400 	.word	0x4a742400
 80073d4:	4bb71b00 	.word	0x4bb71b00

080073d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80073de:	f7ff fe81 	bl	80070e4 <HAL_RCC_GetSysClockFreq>
 80073e2:	4602      	mov	r2, r0
 80073e4:	4b10      	ldr	r3, [pc, #64]	@ (8007428 <HAL_RCC_GetHCLKFreq+0x50>)
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	0a1b      	lsrs	r3, r3, #8
 80073ea:	f003 030f 	and.w	r3, r3, #15
 80073ee:	490f      	ldr	r1, [pc, #60]	@ (800742c <HAL_RCC_GetHCLKFreq+0x54>)
 80073f0:	5ccb      	ldrb	r3, [r1, r3]
 80073f2:	f003 031f 	and.w	r3, r3, #31
 80073f6:	fa22 f303 	lsr.w	r3, r2, r3
 80073fa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80073fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007428 <HAL_RCC_GetHCLKFreq+0x50>)
 80073fe:	699b      	ldr	r3, [r3, #24]
 8007400:	f003 030f 	and.w	r3, r3, #15
 8007404:	4a09      	ldr	r2, [pc, #36]	@ (800742c <HAL_RCC_GetHCLKFreq+0x54>)
 8007406:	5cd3      	ldrb	r3, [r2, r3]
 8007408:	f003 031f 	and.w	r3, r3, #31
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	fa22 f303 	lsr.w	r3, r2, r3
 8007412:	4a07      	ldr	r2, [pc, #28]	@ (8007430 <HAL_RCC_GetHCLKFreq+0x58>)
 8007414:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007416:	4a07      	ldr	r2, [pc, #28]	@ (8007434 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800741c:	4b04      	ldr	r3, [pc, #16]	@ (8007430 <HAL_RCC_GetHCLKFreq+0x58>)
 800741e:	681b      	ldr	r3, [r3, #0]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3708      	adds	r7, #8
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	58024400 	.word	0x58024400
 800742c:	0800f2f4 	.word	0x0800f2f4
 8007430:	24000004 	.word	0x24000004
 8007434:	24000000 	.word	0x24000000

08007438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800743c:	f7ff ffcc 	bl	80073d8 <HAL_RCC_GetHCLKFreq>
 8007440:	4602      	mov	r2, r0
 8007442:	4b06      	ldr	r3, [pc, #24]	@ (800745c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007444:	69db      	ldr	r3, [r3, #28]
 8007446:	091b      	lsrs	r3, r3, #4
 8007448:	f003 0307 	and.w	r3, r3, #7
 800744c:	4904      	ldr	r1, [pc, #16]	@ (8007460 <HAL_RCC_GetPCLK1Freq+0x28>)
 800744e:	5ccb      	ldrb	r3, [r1, r3]
 8007450:	f003 031f 	and.w	r3, r3, #31
 8007454:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007458:	4618      	mov	r0, r3
 800745a:	bd80      	pop	{r7, pc}
 800745c:	58024400 	.word	0x58024400
 8007460:	0800f2f4 	.word	0x0800f2f4

08007464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007468:	f7ff ffb6 	bl	80073d8 <HAL_RCC_GetHCLKFreq>
 800746c:	4602      	mov	r2, r0
 800746e:	4b06      	ldr	r3, [pc, #24]	@ (8007488 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007470:	69db      	ldr	r3, [r3, #28]
 8007472:	0a1b      	lsrs	r3, r3, #8
 8007474:	f003 0307 	and.w	r3, r3, #7
 8007478:	4904      	ldr	r1, [pc, #16]	@ (800748c <HAL_RCC_GetPCLK2Freq+0x28>)
 800747a:	5ccb      	ldrb	r3, [r1, r3]
 800747c:	f003 031f 	and.w	r3, r3, #31
 8007480:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007484:	4618      	mov	r0, r3
 8007486:	bd80      	pop	{r7, pc}
 8007488:	58024400 	.word	0x58024400
 800748c:	0800f2f4 	.word	0x0800f2f4

08007490 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007494:	b0c6      	sub	sp, #280	@ 0x118
 8007496:	af00      	add	r7, sp, #0
 8007498:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800749c:	2300      	movs	r3, #0
 800749e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80074a2:	2300      	movs	r3, #0
 80074a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80074a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80074b4:	2500      	movs	r5, #0
 80074b6:	ea54 0305 	orrs.w	r3, r4, r5
 80074ba:	d049      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80074bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80074c6:	d02f      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80074c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80074cc:	d828      	bhi.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80074ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074d2:	d01a      	beq.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80074d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074d8:	d822      	bhi.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80074de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074e2:	d007      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80074e4:	e01c      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074e6:	4bab      	ldr	r3, [pc, #684]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80074e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ea:	4aaa      	ldr	r2, [pc, #680]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80074ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80074f2:	e01a      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074f8:	3308      	adds	r3, #8
 80074fa:	2102      	movs	r1, #2
 80074fc:	4618      	mov	r0, r3
 80074fe:	f001 fc25 	bl	8008d4c <RCCEx_PLL2_Config>
 8007502:	4603      	mov	r3, r0
 8007504:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007508:	e00f      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800750a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800750e:	3328      	adds	r3, #40	@ 0x28
 8007510:	2102      	movs	r1, #2
 8007512:	4618      	mov	r0, r3
 8007514:	f001 fccc 	bl	8008eb0 <RCCEx_PLL3_Config>
 8007518:	4603      	mov	r3, r0
 800751a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800751e:	e004      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007526:	e000      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007528:	bf00      	nop
    }

    if (ret == HAL_OK)
 800752a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10a      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007532:	4b98      	ldr	r3, [pc, #608]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007534:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007536:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800753a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800753e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007540:	4a94      	ldr	r2, [pc, #592]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007542:	430b      	orrs	r3, r1
 8007544:	6513      	str	r3, [r2, #80]	@ 0x50
 8007546:	e003      	b.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007548:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800754c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007558:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800755c:	f04f 0900 	mov.w	r9, #0
 8007560:	ea58 0309 	orrs.w	r3, r8, r9
 8007564:	d047      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800756a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800756c:	2b04      	cmp	r3, #4
 800756e:	d82a      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007570:	a201      	add	r2, pc, #4	@ (adr r2, 8007578 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007576:	bf00      	nop
 8007578:	0800758d 	.word	0x0800758d
 800757c:	0800759b 	.word	0x0800759b
 8007580:	080075b1 	.word	0x080075b1
 8007584:	080075cf 	.word	0x080075cf
 8007588:	080075cf 	.word	0x080075cf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800758c:	4b81      	ldr	r3, [pc, #516]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007590:	4a80      	ldr	r2, [pc, #512]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007592:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007596:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007598:	e01a      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800759a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800759e:	3308      	adds	r3, #8
 80075a0:	2100      	movs	r1, #0
 80075a2:	4618      	mov	r0, r3
 80075a4:	f001 fbd2 	bl	8008d4c <RCCEx_PLL2_Config>
 80075a8:	4603      	mov	r3, r0
 80075aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80075ae:	e00f      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80075b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b4:	3328      	adds	r3, #40	@ 0x28
 80075b6:	2100      	movs	r1, #0
 80075b8:	4618      	mov	r0, r3
 80075ba:	f001 fc79 	bl	8008eb0 <RCCEx_PLL3_Config>
 80075be:	4603      	mov	r3, r0
 80075c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80075c4:	e004      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075cc:	e000      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80075ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d10a      	bne.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80075d8:	4b6e      	ldr	r3, [pc, #440]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80075da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075dc:	f023 0107 	bic.w	r1, r3, #7
 80075e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075e6:	4a6b      	ldr	r2, [pc, #428]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80075e8:	430b      	orrs	r3, r1
 80075ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80075ec:	e003      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80075f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fe:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007602:	f04f 0b00 	mov.w	fp, #0
 8007606:	ea5a 030b 	orrs.w	r3, sl, fp
 800760a:	d05b      	beq.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800760c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007610:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007614:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007618:	d03b      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800761a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800761e:	d834      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007620:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007624:	d037      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007626:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800762a:	d82e      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800762c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007630:	d033      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007632:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007636:	d828      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007638:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800763c:	d01a      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800763e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007642:	d822      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007644:	2b00      	cmp	r3, #0
 8007646:	d003      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007648:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800764c:	d007      	beq.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800764e:	e01c      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007650:	4b50      	ldr	r3, [pc, #320]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007654:	4a4f      	ldr	r2, [pc, #316]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800765a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800765c:	e01e      	b.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800765e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007662:	3308      	adds	r3, #8
 8007664:	2100      	movs	r1, #0
 8007666:	4618      	mov	r0, r3
 8007668:	f001 fb70 	bl	8008d4c <RCCEx_PLL2_Config>
 800766c:	4603      	mov	r3, r0
 800766e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007672:	e013      	b.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007678:	3328      	adds	r3, #40	@ 0x28
 800767a:	2100      	movs	r1, #0
 800767c:	4618      	mov	r0, r3
 800767e:	f001 fc17 	bl	8008eb0 <RCCEx_PLL3_Config>
 8007682:	4603      	mov	r3, r0
 8007684:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007688:	e008      	b.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007690:	e004      	b.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007692:	bf00      	nop
 8007694:	e002      	b.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007696:	bf00      	nop
 8007698:	e000      	b.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800769a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800769c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d10b      	bne.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80076a4:	4b3b      	ldr	r3, [pc, #236]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80076a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076a8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80076ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80076b4:	4a37      	ldr	r2, [pc, #220]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80076b6:	430b      	orrs	r3, r1
 80076b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80076ba:	e003      	b.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80076c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076cc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80076d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80076d4:	2300      	movs	r3, #0
 80076d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80076da:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80076de:	460b      	mov	r3, r1
 80076e0:	4313      	orrs	r3, r2
 80076e2:	d05d      	beq.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80076e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80076ec:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80076f0:	d03b      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80076f2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80076f6:	d834      	bhi.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80076f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80076fc:	d037      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80076fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007702:	d82e      	bhi.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007704:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007708:	d033      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800770a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800770e:	d828      	bhi.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007710:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007714:	d01a      	beq.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8007716:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800771a:	d822      	bhi.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800771c:	2b00      	cmp	r3, #0
 800771e:	d003      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007720:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007724:	d007      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007726:	e01c      	b.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007728:	4b1a      	ldr	r3, [pc, #104]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800772a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800772c:	4a19      	ldr	r2, [pc, #100]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800772e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007732:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007734:	e01e      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800773a:	3308      	adds	r3, #8
 800773c:	2100      	movs	r1, #0
 800773e:	4618      	mov	r0, r3
 8007740:	f001 fb04 	bl	8008d4c <RCCEx_PLL2_Config>
 8007744:	4603      	mov	r3, r0
 8007746:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800774a:	e013      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800774c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007750:	3328      	adds	r3, #40	@ 0x28
 8007752:	2100      	movs	r1, #0
 8007754:	4618      	mov	r0, r3
 8007756:	f001 fbab 	bl	8008eb0 <RCCEx_PLL3_Config>
 800775a:	4603      	mov	r3, r0
 800775c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007760:	e008      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007768:	e004      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800776a:	bf00      	nop
 800776c:	e002      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800776e:	bf00      	nop
 8007770:	e000      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007772:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007774:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007778:	2b00      	cmp	r3, #0
 800777a:	d10d      	bne.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800777c:	4b05      	ldr	r3, [pc, #20]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800777e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007780:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007788:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800778c:	4a01      	ldr	r2, [pc, #4]	@ (8007794 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800778e:	430b      	orrs	r3, r1
 8007790:	6593      	str	r3, [r2, #88]	@ 0x58
 8007792:	e005      	b.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007794:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800779c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80077a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80077ac:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80077b0:	2300      	movs	r3, #0
 80077b2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80077b6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80077ba:	460b      	mov	r3, r1
 80077bc:	4313      	orrs	r3, r2
 80077be:	d03a      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80077c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077c6:	2b30      	cmp	r3, #48	@ 0x30
 80077c8:	d01f      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80077ca:	2b30      	cmp	r3, #48	@ 0x30
 80077cc:	d819      	bhi.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80077ce:	2b20      	cmp	r3, #32
 80077d0:	d00c      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80077d2:	2b20      	cmp	r3, #32
 80077d4:	d815      	bhi.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d019      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80077da:	2b10      	cmp	r3, #16
 80077dc:	d111      	bne.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077de:	4baa      	ldr	r3, [pc, #680]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80077e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e2:	4aa9      	ldr	r2, [pc, #676]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80077e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80077ea:	e011      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80077ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f0:	3308      	adds	r3, #8
 80077f2:	2102      	movs	r1, #2
 80077f4:	4618      	mov	r0, r3
 80077f6:	f001 faa9 	bl	8008d4c <RCCEx_PLL2_Config>
 80077fa:	4603      	mov	r3, r0
 80077fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007800:	e006      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007808:	e002      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800780a:	bf00      	nop
 800780c:	e000      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800780e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007810:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007814:	2b00      	cmp	r3, #0
 8007816:	d10a      	bne.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007818:	4b9b      	ldr	r3, [pc, #620]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800781a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800781c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007826:	4a98      	ldr	r2, [pc, #608]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007828:	430b      	orrs	r3, r1
 800782a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800782c:	e003      	b.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800782e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007832:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800783a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007842:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007846:	2300      	movs	r3, #0
 8007848:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800784c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007850:	460b      	mov	r3, r1
 8007852:	4313      	orrs	r3, r2
 8007854:	d051      	beq.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007856:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800785a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800785c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007860:	d035      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8007862:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007866:	d82e      	bhi.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007868:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800786c:	d031      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800786e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007872:	d828      	bhi.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007878:	d01a      	beq.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800787a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800787e:	d822      	bhi.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007880:	2b00      	cmp	r3, #0
 8007882:	d003      	beq.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007888:	d007      	beq.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800788a:	e01c      	b.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800788c:	4b7e      	ldr	r3, [pc, #504]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800788e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007890:	4a7d      	ldr	r2, [pc, #500]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007892:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007896:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007898:	e01c      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800789a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800789e:	3308      	adds	r3, #8
 80078a0:	2100      	movs	r1, #0
 80078a2:	4618      	mov	r0, r3
 80078a4:	f001 fa52 	bl	8008d4c <RCCEx_PLL2_Config>
 80078a8:	4603      	mov	r3, r0
 80078aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80078ae:	e011      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80078b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b4:	3328      	adds	r3, #40	@ 0x28
 80078b6:	2100      	movs	r1, #0
 80078b8:	4618      	mov	r0, r3
 80078ba:	f001 faf9 	bl	8008eb0 <RCCEx_PLL3_Config>
 80078be:	4603      	mov	r3, r0
 80078c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80078c4:	e006      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078cc:	e002      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80078ce:	bf00      	nop
 80078d0:	e000      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80078d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d10a      	bne.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80078dc:	4b6a      	ldr	r3, [pc, #424]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80078de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80078e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078ea:	4a67      	ldr	r2, [pc, #412]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80078ec:	430b      	orrs	r3, r1
 80078ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80078f0:	e003      	b.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80078fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007902:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007906:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800790a:	2300      	movs	r3, #0
 800790c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007910:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007914:	460b      	mov	r3, r1
 8007916:	4313      	orrs	r3, r2
 8007918:	d053      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800791a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800791e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007920:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007924:	d033      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8007926:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800792a:	d82c      	bhi.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800792c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007930:	d02f      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007932:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007936:	d826      	bhi.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007938:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800793c:	d02b      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800793e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007942:	d820      	bhi.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007944:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007948:	d012      	beq.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800794a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800794e:	d81a      	bhi.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007950:	2b00      	cmp	r3, #0
 8007952:	d022      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8007954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007958:	d115      	bne.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800795a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800795e:	3308      	adds	r3, #8
 8007960:	2101      	movs	r1, #1
 8007962:	4618      	mov	r0, r3
 8007964:	f001 f9f2 	bl	8008d4c <RCCEx_PLL2_Config>
 8007968:	4603      	mov	r3, r0
 800796a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800796e:	e015      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007974:	3328      	adds	r3, #40	@ 0x28
 8007976:	2101      	movs	r1, #1
 8007978:	4618      	mov	r0, r3
 800797a:	f001 fa99 	bl	8008eb0 <RCCEx_PLL3_Config>
 800797e:	4603      	mov	r3, r0
 8007980:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007984:	e00a      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800798c:	e006      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800798e:	bf00      	nop
 8007990:	e004      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007992:	bf00      	nop
 8007994:	e002      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007996:	bf00      	nop
 8007998:	e000      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800799a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800799c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d10a      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80079a4:	4b38      	ldr	r3, [pc, #224]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80079a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079a8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80079ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079b2:	4a35      	ldr	r2, [pc, #212]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80079b4:	430b      	orrs	r3, r1
 80079b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80079b8:	e003      	b.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80079c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ca:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80079ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80079d2:	2300      	movs	r3, #0
 80079d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80079d8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80079dc:	460b      	mov	r3, r1
 80079de:	4313      	orrs	r3, r2
 80079e0:	d058      	beq.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80079e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079e6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80079ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079ee:	d033      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80079f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079f4:	d82c      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80079f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fa:	d02f      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80079fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a00:	d826      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007a02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a06:	d02b      	beq.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007a08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a0c:	d820      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007a0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a12:	d012      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007a14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a18:	d81a      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d022      	beq.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a22:	d115      	bne.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a28:	3308      	adds	r3, #8
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f001 f98d 	bl	8008d4c <RCCEx_PLL2_Config>
 8007a32:	4603      	mov	r3, r0
 8007a34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007a38:	e015      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a3e:	3328      	adds	r3, #40	@ 0x28
 8007a40:	2101      	movs	r1, #1
 8007a42:	4618      	mov	r0, r3
 8007a44:	f001 fa34 	bl	8008eb0 <RCCEx_PLL3_Config>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007a4e:	e00a      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a56:	e006      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a58:	bf00      	nop
 8007a5a:	e004      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a5c:	bf00      	nop
 8007a5e:	e002      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a60:	bf00      	nop
 8007a62:	e000      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10e      	bne.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007a6e:	4b06      	ldr	r3, [pc, #24]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a72:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007a7e:	4a02      	ldr	r2, [pc, #8]	@ (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007a80:	430b      	orrs	r3, r1
 8007a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a84:	e006      	b.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007a86:	bf00      	nop
 8007a88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007aa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007aaa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007aae:	460b      	mov	r3, r1
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	d037      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007aba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007abe:	d00e      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007ac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ac4:	d816      	bhi.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d018      	beq.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007aca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ace:	d111      	bne.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ad0:	4bc4      	ldr	r3, [pc, #784]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad4:	4ac3      	ldr	r2, [pc, #780]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ad6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ada:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007adc:	e00f      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae2:	3308      	adds	r3, #8
 8007ae4:	2101      	movs	r1, #1
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f001 f930 	bl	8008d4c <RCCEx_PLL2_Config>
 8007aec:	4603      	mov	r3, r0
 8007aee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007af2:	e004      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007afa:	e000      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007afc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007afe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10a      	bne.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007b06:	4bb7      	ldr	r3, [pc, #732]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b0a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007b0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b14:	4ab3      	ldr	r2, [pc, #716]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b16:	430b      	orrs	r3, r1
 8007b18:	6513      	str	r3, [r2, #80]	@ 0x50
 8007b1a:	e003      	b.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007b30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b34:	2300      	movs	r3, #0
 8007b36:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007b3a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007b3e:	460b      	mov	r3, r1
 8007b40:	4313      	orrs	r3, r2
 8007b42:	d039      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b4a:	2b03      	cmp	r3, #3
 8007b4c:	d81c      	bhi.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b54 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b54:	08007b91 	.word	0x08007b91
 8007b58:	08007b65 	.word	0x08007b65
 8007b5c:	08007b73 	.word	0x08007b73
 8007b60:	08007b91 	.word	0x08007b91
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b64:	4b9f      	ldr	r3, [pc, #636]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b68:	4a9e      	ldr	r2, [pc, #632]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007b70:	e00f      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b76:	3308      	adds	r3, #8
 8007b78:	2102      	movs	r1, #2
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f001 f8e6 	bl	8008d4c <RCCEx_PLL2_Config>
 8007b80:	4603      	mov	r3, r0
 8007b82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007b86:	e004      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b8e:	e000      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10a      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007b9a:	4b92      	ldr	r3, [pc, #584]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b9e:	f023 0103 	bic.w	r1, r3, #3
 8007ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ba8:	4a8e      	ldr	r2, [pc, #568]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007baa:	430b      	orrs	r3, r1
 8007bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007bae:	e003      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007bc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bc8:	2300      	movs	r3, #0
 8007bca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bce:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	f000 8099 	beq.w	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007bda:	4b83      	ldr	r3, [pc, #524]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a82      	ldr	r2, [pc, #520]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007be0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007be4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007be6:	f7fa fdab 	bl	8002740 <HAL_GetTick>
 8007bea:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007bee:	e00b      	b.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bf0:	f7fa fda6 	bl	8002740 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	2b64      	cmp	r3, #100	@ 0x64
 8007bfe:	d903      	bls.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c06:	e005      	b.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c08:	4b77      	ldr	r3, [pc, #476]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0ed      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007c14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d173      	bne.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007c1c:	4b71      	ldr	r3, [pc, #452]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c1e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c24:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007c28:	4053      	eors	r3, r2
 8007c2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d015      	beq.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c32:	4b6c      	ldr	r3, [pc, #432]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c3a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c3e:	4b69      	ldr	r3, [pc, #420]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c42:	4a68      	ldr	r2, [pc, #416]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c48:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c4a:	4b66      	ldr	r3, [pc, #408]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c4e:	4a65      	ldr	r2, [pc, #404]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c54:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007c56:	4a63      	ldr	r2, [pc, #396]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007c5c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c62:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c6a:	d118      	bne.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c6c:	f7fa fd68 	bl	8002740 <HAL_GetTick>
 8007c70:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c74:	e00d      	b.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c76:	f7fa fd63 	bl	8002740 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007c80:	1ad2      	subs	r2, r2, r3
 8007c82:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d903      	bls.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007c90:	e005      	b.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c92:	4b54      	ldr	r3, [pc, #336]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c96:	f003 0302 	and.w	r3, r3, #2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0eb      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007c9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d129      	bne.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007caa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cb6:	d10e      	bne.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007cb8:	4b4a      	ldr	r3, [pc, #296]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cba:	691b      	ldr	r3, [r3, #16]
 8007cbc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cc4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007cc8:	091a      	lsrs	r2, r3, #4
 8007cca:	4b48      	ldr	r3, [pc, #288]	@ (8007dec <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007ccc:	4013      	ands	r3, r2
 8007cce:	4a45      	ldr	r2, [pc, #276]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	6113      	str	r3, [r2, #16]
 8007cd4:	e005      	b.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007cd6:	4b43      	ldr	r3, [pc, #268]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cd8:	691b      	ldr	r3, [r3, #16]
 8007cda:	4a42      	ldr	r2, [pc, #264]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cdc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007ce0:	6113      	str	r3, [r2, #16]
 8007ce2:	4b40      	ldr	r3, [pc, #256]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ce4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007cee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cf2:	4a3c      	ldr	r2, [pc, #240]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cf4:	430b      	orrs	r3, r1
 8007cf6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cf8:	e008      	b.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007cfa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cfe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007d02:	e003      	b.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d14:	f002 0301 	and.w	r3, r2, #1
 8007d18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007d22:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007d26:	460b      	mov	r3, r1
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	f000 808f 	beq.w	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d34:	2b28      	cmp	r3, #40	@ 0x28
 8007d36:	d871      	bhi.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007d38:	a201      	add	r2, pc, #4	@ (adr r2, 8007d40 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d3e:	bf00      	nop
 8007d40:	08007e25 	.word	0x08007e25
 8007d44:	08007e1d 	.word	0x08007e1d
 8007d48:	08007e1d 	.word	0x08007e1d
 8007d4c:	08007e1d 	.word	0x08007e1d
 8007d50:	08007e1d 	.word	0x08007e1d
 8007d54:	08007e1d 	.word	0x08007e1d
 8007d58:	08007e1d 	.word	0x08007e1d
 8007d5c:	08007e1d 	.word	0x08007e1d
 8007d60:	08007df1 	.word	0x08007df1
 8007d64:	08007e1d 	.word	0x08007e1d
 8007d68:	08007e1d 	.word	0x08007e1d
 8007d6c:	08007e1d 	.word	0x08007e1d
 8007d70:	08007e1d 	.word	0x08007e1d
 8007d74:	08007e1d 	.word	0x08007e1d
 8007d78:	08007e1d 	.word	0x08007e1d
 8007d7c:	08007e1d 	.word	0x08007e1d
 8007d80:	08007e07 	.word	0x08007e07
 8007d84:	08007e1d 	.word	0x08007e1d
 8007d88:	08007e1d 	.word	0x08007e1d
 8007d8c:	08007e1d 	.word	0x08007e1d
 8007d90:	08007e1d 	.word	0x08007e1d
 8007d94:	08007e1d 	.word	0x08007e1d
 8007d98:	08007e1d 	.word	0x08007e1d
 8007d9c:	08007e1d 	.word	0x08007e1d
 8007da0:	08007e25 	.word	0x08007e25
 8007da4:	08007e1d 	.word	0x08007e1d
 8007da8:	08007e1d 	.word	0x08007e1d
 8007dac:	08007e1d 	.word	0x08007e1d
 8007db0:	08007e1d 	.word	0x08007e1d
 8007db4:	08007e1d 	.word	0x08007e1d
 8007db8:	08007e1d 	.word	0x08007e1d
 8007dbc:	08007e1d 	.word	0x08007e1d
 8007dc0:	08007e25 	.word	0x08007e25
 8007dc4:	08007e1d 	.word	0x08007e1d
 8007dc8:	08007e1d 	.word	0x08007e1d
 8007dcc:	08007e1d 	.word	0x08007e1d
 8007dd0:	08007e1d 	.word	0x08007e1d
 8007dd4:	08007e1d 	.word	0x08007e1d
 8007dd8:	08007e1d 	.word	0x08007e1d
 8007ddc:	08007e1d 	.word	0x08007e1d
 8007de0:	08007e25 	.word	0x08007e25
 8007de4:	58024400 	.word	0x58024400
 8007de8:	58024800 	.word	0x58024800
 8007dec:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df4:	3308      	adds	r3, #8
 8007df6:	2101      	movs	r1, #1
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f000 ffa7 	bl	8008d4c <RCCEx_PLL2_Config>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007e04:	e00f      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e0a:	3328      	adds	r3, #40	@ 0x28
 8007e0c:	2101      	movs	r1, #1
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f001 f84e 	bl	8008eb0 <RCCEx_PLL3_Config>
 8007e14:	4603      	mov	r3, r0
 8007e16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007e1a:	e004      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e22:	e000      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d10a      	bne.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007e2e:	4bbf      	ldr	r3, [pc, #764]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e32:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007e36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e3c:	4abb      	ldr	r2, [pc, #748]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e3e:	430b      	orrs	r3, r1
 8007e40:	6553      	str	r3, [r2, #84]	@ 0x54
 8007e42:	e003      	b.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e54:	f002 0302 	and.w	r3, r2, #2
 8007e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e62:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007e66:	460b      	mov	r3, r1
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	d041      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e72:	2b05      	cmp	r3, #5
 8007e74:	d824      	bhi.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007e76:	a201      	add	r2, pc, #4	@ (adr r2, 8007e7c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e7c:	08007ec9 	.word	0x08007ec9
 8007e80:	08007e95 	.word	0x08007e95
 8007e84:	08007eab 	.word	0x08007eab
 8007e88:	08007ec9 	.word	0x08007ec9
 8007e8c:	08007ec9 	.word	0x08007ec9
 8007e90:	08007ec9 	.word	0x08007ec9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e98:	3308      	adds	r3, #8
 8007e9a:	2101      	movs	r1, #1
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f000 ff55 	bl	8008d4c <RCCEx_PLL2_Config>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007ea8:	e00f      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eae:	3328      	adds	r3, #40	@ 0x28
 8007eb0:	2101      	movs	r1, #1
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f000 fffc 	bl	8008eb0 <RCCEx_PLL3_Config>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007ebe:	e004      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ec6:	e000      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007eca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d10a      	bne.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007ed2:	4b96      	ldr	r3, [pc, #600]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ed6:	f023 0107 	bic.w	r1, r3, #7
 8007eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ee0:	4a92      	ldr	r2, [pc, #584]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ee2:	430b      	orrs	r3, r1
 8007ee4:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ee6:	e003      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ee8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007eec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef8:	f002 0304 	and.w	r3, r2, #4
 8007efc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007f00:	2300      	movs	r3, #0
 8007f02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f06:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	d044      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f18:	2b05      	cmp	r3, #5
 8007f1a:	d825      	bhi.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f24 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f22:	bf00      	nop
 8007f24:	08007f71 	.word	0x08007f71
 8007f28:	08007f3d 	.word	0x08007f3d
 8007f2c:	08007f53 	.word	0x08007f53
 8007f30:	08007f71 	.word	0x08007f71
 8007f34:	08007f71 	.word	0x08007f71
 8007f38:	08007f71 	.word	0x08007f71
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f40:	3308      	adds	r3, #8
 8007f42:	2101      	movs	r1, #1
 8007f44:	4618      	mov	r0, r3
 8007f46:	f000 ff01 	bl	8008d4c <RCCEx_PLL2_Config>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007f50:	e00f      	b.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f56:	3328      	adds	r3, #40	@ 0x28
 8007f58:	2101      	movs	r1, #1
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f000 ffa8 	bl	8008eb0 <RCCEx_PLL3_Config>
 8007f60:	4603      	mov	r3, r0
 8007f62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007f66:	e004      	b.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f6e:	e000      	b.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10b      	bne.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f7a:	4b6c      	ldr	r3, [pc, #432]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f7e:	f023 0107 	bic.w	r1, r3, #7
 8007f82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f8a:	4a68      	ldr	r2, [pc, #416]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007f8c:	430b      	orrs	r3, r1
 8007f8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f90:	e003      	b.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa2:	f002 0320 	and.w	r3, r2, #32
 8007fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007faa:	2300      	movs	r3, #0
 8007fac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007fb0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	d055      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007fc6:	d033      	beq.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007fc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007fcc:	d82c      	bhi.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007fce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fd2:	d02f      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fd8:	d826      	bhi.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007fda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007fde:	d02b      	beq.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007fe0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007fe4:	d820      	bhi.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007fe6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fea:	d012      	beq.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007fec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ff0:	d81a      	bhi.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d022      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007ff6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ffa:	d115      	bne.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008000:	3308      	adds	r3, #8
 8008002:	2100      	movs	r1, #0
 8008004:	4618      	mov	r0, r3
 8008006:	f000 fea1 	bl	8008d4c <RCCEx_PLL2_Config>
 800800a:	4603      	mov	r3, r0
 800800c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008010:	e015      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008016:	3328      	adds	r3, #40	@ 0x28
 8008018:	2102      	movs	r1, #2
 800801a:	4618      	mov	r0, r3
 800801c:	f000 ff48 	bl	8008eb0 <RCCEx_PLL3_Config>
 8008020:	4603      	mov	r3, r0
 8008022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008026:	e00a      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800802e:	e006      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008030:	bf00      	nop
 8008032:	e004      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008034:	bf00      	nop
 8008036:	e002      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008038:	bf00      	nop
 800803a:	e000      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800803c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800803e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10b      	bne.n	800805e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008046:	4b39      	ldr	r3, [pc, #228]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800804e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008052:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008056:	4a35      	ldr	r2, [pc, #212]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008058:	430b      	orrs	r3, r1
 800805a:	6553      	str	r3, [r2, #84]	@ 0x54
 800805c:	e003      	b.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800805e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008062:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008072:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008076:	2300      	movs	r3, #0
 8008078:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800807c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008080:	460b      	mov	r3, r1
 8008082:	4313      	orrs	r3, r2
 8008084:	d058      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800808a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800808e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008092:	d033      	beq.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8008094:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008098:	d82c      	bhi.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800809a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800809e:	d02f      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80080a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080a4:	d826      	bhi.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80080a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80080aa:	d02b      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80080ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80080b0:	d820      	bhi.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80080b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080b6:	d012      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80080b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080bc:	d81a      	bhi.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d022      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80080c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080c6:	d115      	bne.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80080c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080cc:	3308      	adds	r3, #8
 80080ce:	2100      	movs	r1, #0
 80080d0:	4618      	mov	r0, r3
 80080d2:	f000 fe3b 	bl	8008d4c <RCCEx_PLL2_Config>
 80080d6:	4603      	mov	r3, r0
 80080d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80080dc:	e015      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080e2:	3328      	adds	r3, #40	@ 0x28
 80080e4:	2102      	movs	r1, #2
 80080e6:	4618      	mov	r0, r3
 80080e8:	f000 fee2 	bl	8008eb0 <RCCEx_PLL3_Config>
 80080ec:	4603      	mov	r3, r0
 80080ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80080f2:	e00a      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080fa:	e006      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80080fc:	bf00      	nop
 80080fe:	e004      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008100:	bf00      	nop
 8008102:	e002      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008104:	bf00      	nop
 8008106:	e000      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800810a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10e      	bne.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008112:	4b06      	ldr	r3, [pc, #24]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008116:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800811a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800811e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008122:	4a02      	ldr	r2, [pc, #8]	@ (800812c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008124:	430b      	orrs	r3, r1
 8008126:	6593      	str	r3, [r2, #88]	@ 0x58
 8008128:	e006      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800812a:	bf00      	nop
 800812c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008130:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008134:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800813c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008140:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008144:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008148:	2300      	movs	r3, #0
 800814a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800814e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008152:	460b      	mov	r3, r1
 8008154:	4313      	orrs	r3, r2
 8008156:	d055      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800815c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008160:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008164:	d033      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8008166:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800816a:	d82c      	bhi.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800816c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008170:	d02f      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8008172:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008176:	d826      	bhi.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008178:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800817c:	d02b      	beq.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800817e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008182:	d820      	bhi.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008184:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008188:	d012      	beq.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800818a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800818e:	d81a      	bhi.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008190:	2b00      	cmp	r3, #0
 8008192:	d022      	beq.n	80081da <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8008194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008198:	d115      	bne.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800819a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800819e:	3308      	adds	r3, #8
 80081a0:	2100      	movs	r1, #0
 80081a2:	4618      	mov	r0, r3
 80081a4:	f000 fdd2 	bl	8008d4c <RCCEx_PLL2_Config>
 80081a8:	4603      	mov	r3, r0
 80081aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80081ae:	e015      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80081b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b4:	3328      	adds	r3, #40	@ 0x28
 80081b6:	2102      	movs	r1, #2
 80081b8:	4618      	mov	r0, r3
 80081ba:	f000 fe79 	bl	8008eb0 <RCCEx_PLL3_Config>
 80081be:	4603      	mov	r3, r0
 80081c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80081c4:	e00a      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081cc:	e006      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081ce:	bf00      	nop
 80081d0:	e004      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081d2:	bf00      	nop
 80081d4:	e002      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081d6:	bf00      	nop
 80081d8:	e000      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10b      	bne.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80081e4:	4ba0      	ldr	r3, [pc, #640]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80081e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081e8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80081ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80081f4:	4a9c      	ldr	r2, [pc, #624]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80081f6:	430b      	orrs	r3, r1
 80081f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80081fa:	e003      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008200:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008204:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820c:	f002 0308 	and.w	r3, r2, #8
 8008210:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008214:	2300      	movs	r3, #0
 8008216:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800821a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800821e:	460b      	mov	r3, r1
 8008220:	4313      	orrs	r3, r2
 8008222:	d01e      	beq.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800822c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008230:	d10c      	bne.n	800824c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008236:	3328      	adds	r3, #40	@ 0x28
 8008238:	2102      	movs	r1, #2
 800823a:	4618      	mov	r0, r3
 800823c:	f000 fe38 	bl	8008eb0 <RCCEx_PLL3_Config>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d002      	beq.n	800824c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800824c:	4b86      	ldr	r3, [pc, #536]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800824e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008250:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008258:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800825c:	4a82      	ldr	r2, [pc, #520]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800825e:	430b      	orrs	r3, r1
 8008260:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008262:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826a:	f002 0310 	and.w	r3, r2, #16
 800826e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008272:	2300      	movs	r3, #0
 8008274:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008278:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800827c:	460b      	mov	r3, r1
 800827e:	4313      	orrs	r3, r2
 8008280:	d01e      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008286:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800828a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800828e:	d10c      	bne.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008294:	3328      	adds	r3, #40	@ 0x28
 8008296:	2102      	movs	r1, #2
 8008298:	4618      	mov	r0, r3
 800829a:	f000 fe09 	bl	8008eb0 <RCCEx_PLL3_Config>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d002      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80082aa:	4b6f      	ldr	r3, [pc, #444]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80082ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80082b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082ba:	4a6b      	ldr	r2, [pc, #428]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80082bc:	430b      	orrs	r3, r1
 80082be:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80082c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80082cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80082ce:	2300      	movs	r3, #0
 80082d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80082d2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80082d6:	460b      	mov	r3, r1
 80082d8:	4313      	orrs	r3, r2
 80082da:	d03e      	beq.n	800835a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80082dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80082e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082e8:	d022      	beq.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80082ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082ee:	d81b      	bhi.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d003      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80082f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082f8:	d00b      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80082fa:	e015      	b.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80082fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008300:	3308      	adds	r3, #8
 8008302:	2100      	movs	r1, #0
 8008304:	4618      	mov	r0, r3
 8008306:	f000 fd21 	bl	8008d4c <RCCEx_PLL2_Config>
 800830a:	4603      	mov	r3, r0
 800830c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008310:	e00f      	b.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008316:	3328      	adds	r3, #40	@ 0x28
 8008318:	2102      	movs	r1, #2
 800831a:	4618      	mov	r0, r3
 800831c:	f000 fdc8 	bl	8008eb0 <RCCEx_PLL3_Config>
 8008320:	4603      	mov	r3, r0
 8008322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008326:	e004      	b.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800832e:	e000      	b.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008332:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008336:	2b00      	cmp	r3, #0
 8008338:	d10b      	bne.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800833a:	4b4b      	ldr	r3, [pc, #300]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800833c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800833e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008346:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800834a:	4a47      	ldr	r2, [pc, #284]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800834c:	430b      	orrs	r3, r1
 800834e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008350:	e003      	b.n	800835a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008352:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008356:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800835a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800835e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008362:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008366:	673b      	str	r3, [r7, #112]	@ 0x70
 8008368:	2300      	movs	r3, #0
 800836a:	677b      	str	r3, [r7, #116]	@ 0x74
 800836c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008370:	460b      	mov	r3, r1
 8008372:	4313      	orrs	r3, r2
 8008374:	d03b      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008376:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800837a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800837e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008382:	d01f      	beq.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008384:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008388:	d818      	bhi.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800838a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800838e:	d003      	beq.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008390:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008394:	d007      	beq.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8008396:	e011      	b.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008398:	4b33      	ldr	r3, [pc, #204]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800839a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839c:	4a32      	ldr	r2, [pc, #200]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800839e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80083a4:	e00f      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083aa:	3328      	adds	r3, #40	@ 0x28
 80083ac:	2101      	movs	r1, #1
 80083ae:	4618      	mov	r0, r3
 80083b0:	f000 fd7e 	bl	8008eb0 <RCCEx_PLL3_Config>
 80083b4:	4603      	mov	r3, r0
 80083b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80083ba:	e004      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80083c2:	e000      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80083c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10b      	bne.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80083ce:	4b26      	ldr	r3, [pc, #152]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80083d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80083d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083de:	4a22      	ldr	r2, [pc, #136]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80083e0:	430b      	orrs	r3, r1
 80083e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80083e4:	e003      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80083ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80083fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80083fc:	2300      	movs	r3, #0
 80083fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008400:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008404:	460b      	mov	r3, r1
 8008406:	4313      	orrs	r3, r2
 8008408:	d034      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800840a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800840e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008410:	2b00      	cmp	r3, #0
 8008412:	d003      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008418:	d007      	beq.n	800842a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800841a:	e011      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800841c:	4b12      	ldr	r3, [pc, #72]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800841e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008420:	4a11      	ldr	r2, [pc, #68]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008426:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008428:	e00e      	b.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800842a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800842e:	3308      	adds	r3, #8
 8008430:	2102      	movs	r1, #2
 8008432:	4618      	mov	r0, r3
 8008434:	f000 fc8a 	bl	8008d4c <RCCEx_PLL2_Config>
 8008438:	4603      	mov	r3, r0
 800843a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800843e:	e003      	b.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008446:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008448:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800844c:	2b00      	cmp	r3, #0
 800844e:	d10d      	bne.n	800846c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008450:	4b05      	ldr	r3, [pc, #20]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008454:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800845c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800845e:	4a02      	ldr	r2, [pc, #8]	@ (8008468 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008460:	430b      	orrs	r3, r1
 8008462:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008464:	e006      	b.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008466:	bf00      	nop
 8008468:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800846c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008470:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008474:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008480:	663b      	str	r3, [r7, #96]	@ 0x60
 8008482:	2300      	movs	r3, #0
 8008484:	667b      	str	r3, [r7, #100]	@ 0x64
 8008486:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800848a:	460b      	mov	r3, r1
 800848c:	4313      	orrs	r3, r2
 800848e:	d00c      	beq.n	80084aa <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008494:	3328      	adds	r3, #40	@ 0x28
 8008496:	2102      	movs	r1, #2
 8008498:	4618      	mov	r0, r3
 800849a:	f000 fd09 	bl	8008eb0 <RCCEx_PLL3_Config>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d002      	beq.n	80084aa <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80084aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80084b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084b8:	2300      	movs	r3, #0
 80084ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084bc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80084c0:	460b      	mov	r3, r1
 80084c2:	4313      	orrs	r3, r2
 80084c4:	d036      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80084c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084d0:	d018      	beq.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80084d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084d6:	d811      	bhi.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80084d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084dc:	d014      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80084de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084e2:	d80b      	bhi.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d011      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80084e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084ec:	d106      	bne.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084ee:	4bb7      	ldr	r3, [pc, #732]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80084f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f2:	4ab6      	ldr	r2, [pc, #728]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80084f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80084fa:	e008      	b.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008502:	e004      	b.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008504:	bf00      	nop
 8008506:	e002      	b.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008508:	bf00      	nop
 800850a:	e000      	b.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800850c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800850e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008512:	2b00      	cmp	r3, #0
 8008514:	d10a      	bne.n	800852c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008516:	4bad      	ldr	r3, [pc, #692]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800851a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800851e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008522:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008524:	4aa9      	ldr	r2, [pc, #676]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008526:	430b      	orrs	r3, r1
 8008528:	6553      	str	r3, [r2, #84]	@ 0x54
 800852a:	e003      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800852c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008530:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008534:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008540:	653b      	str	r3, [r7, #80]	@ 0x50
 8008542:	2300      	movs	r3, #0
 8008544:	657b      	str	r3, [r7, #84]	@ 0x54
 8008546:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800854a:	460b      	mov	r3, r1
 800854c:	4313      	orrs	r3, r2
 800854e:	d009      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008550:	4b9e      	ldr	r3, [pc, #632]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008554:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800855c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800855e:	4a9b      	ldr	r2, [pc, #620]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008560:	430b      	orrs	r3, r1
 8008562:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008570:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008572:	2300      	movs	r3, #0
 8008574:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008576:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800857a:	460b      	mov	r3, r1
 800857c:	4313      	orrs	r3, r2
 800857e:	d009      	beq.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008580:	4b92      	ldr	r3, [pc, #584]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008584:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008588:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800858c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800858e:	4a8f      	ldr	r2, [pc, #572]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008590:	430b      	orrs	r3, r1
 8008592:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80085a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80085a2:	2300      	movs	r3, #0
 80085a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80085a6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80085aa:	460b      	mov	r3, r1
 80085ac:	4313      	orrs	r3, r2
 80085ae:	d00e      	beq.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80085b0:	4b86      	ldr	r3, [pc, #536]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	4a85      	ldr	r2, [pc, #532]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80085ba:	6113      	str	r3, [r2, #16]
 80085bc:	4b83      	ldr	r3, [pc, #524]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085be:	6919      	ldr	r1, [r3, #16]
 80085c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80085c8:	4a80      	ldr	r2, [pc, #512]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085ca:	430b      	orrs	r3, r1
 80085cc:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80085ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80085da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085dc:	2300      	movs	r3, #0
 80085de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085e0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80085e4:	460b      	mov	r3, r1
 80085e6:	4313      	orrs	r3, r2
 80085e8:	d009      	beq.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80085ea:	4b78      	ldr	r3, [pc, #480]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085ee:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80085f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085f8:	4a74      	ldr	r2, [pc, #464]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085fa:	430b      	orrs	r3, r1
 80085fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80085fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008606:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800860a:	633b      	str	r3, [r7, #48]	@ 0x30
 800860c:	2300      	movs	r3, #0
 800860e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008610:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008614:	460b      	mov	r3, r1
 8008616:	4313      	orrs	r3, r2
 8008618:	d00a      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800861a:	4b6c      	ldr	r3, [pc, #432]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800861c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800861e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800862a:	4a68      	ldr	r2, [pc, #416]	@ (80087cc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800862c:	430b      	orrs	r3, r1
 800862e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	2100      	movs	r1, #0
 800863a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008642:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008646:	460b      	mov	r3, r1
 8008648:	4313      	orrs	r3, r2
 800864a:	d011      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800864c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008650:	3308      	adds	r3, #8
 8008652:	2100      	movs	r1, #0
 8008654:	4618      	mov	r0, r3
 8008656:	f000 fb79 	bl	8008d4c <RCCEx_PLL2_Config>
 800865a:	4603      	mov	r3, r0
 800865c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008660:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008664:	2b00      	cmp	r3, #0
 8008666:	d003      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008668:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800866c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008670:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008678:	2100      	movs	r1, #0
 800867a:	6239      	str	r1, [r7, #32]
 800867c:	f003 0302 	and.w	r3, r3, #2
 8008680:	627b      	str	r3, [r7, #36]	@ 0x24
 8008682:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008686:	460b      	mov	r3, r1
 8008688:	4313      	orrs	r3, r2
 800868a:	d011      	beq.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800868c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008690:	3308      	adds	r3, #8
 8008692:	2101      	movs	r1, #1
 8008694:	4618      	mov	r0, r3
 8008696:	f000 fb59 	bl	8008d4c <RCCEx_PLL2_Config>
 800869a:	4603      	mov	r3, r0
 800869c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80086a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d003      	beq.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80086b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b8:	2100      	movs	r1, #0
 80086ba:	61b9      	str	r1, [r7, #24]
 80086bc:	f003 0304 	and.w	r3, r3, #4
 80086c0:	61fb      	str	r3, [r7, #28]
 80086c2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80086c6:	460b      	mov	r3, r1
 80086c8:	4313      	orrs	r3, r2
 80086ca:	d011      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80086cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086d0:	3308      	adds	r3, #8
 80086d2:	2102      	movs	r1, #2
 80086d4:	4618      	mov	r0, r3
 80086d6:	f000 fb39 	bl	8008d4c <RCCEx_PLL2_Config>
 80086da:	4603      	mov	r3, r0
 80086dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80086e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d003      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80086f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f8:	2100      	movs	r1, #0
 80086fa:	6139      	str	r1, [r7, #16]
 80086fc:	f003 0308 	and.w	r3, r3, #8
 8008700:	617b      	str	r3, [r7, #20]
 8008702:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008706:	460b      	mov	r3, r1
 8008708:	4313      	orrs	r3, r2
 800870a:	d011      	beq.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800870c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008710:	3328      	adds	r3, #40	@ 0x28
 8008712:	2100      	movs	r1, #0
 8008714:	4618      	mov	r0, r3
 8008716:	f000 fbcb 	bl	8008eb0 <RCCEx_PLL3_Config>
 800871a:	4603      	mov	r3, r0
 800871c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008720:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008724:	2b00      	cmp	r3, #0
 8008726:	d003      	beq.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008728:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800872c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008738:	2100      	movs	r1, #0
 800873a:	60b9      	str	r1, [r7, #8]
 800873c:	f003 0310 	and.w	r3, r3, #16
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008746:	460b      	mov	r3, r1
 8008748:	4313      	orrs	r3, r2
 800874a:	d011      	beq.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800874c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008750:	3328      	adds	r3, #40	@ 0x28
 8008752:	2101      	movs	r1, #1
 8008754:	4618      	mov	r0, r3
 8008756:	f000 fbab 	bl	8008eb0 <RCCEx_PLL3_Config>
 800875a:	4603      	mov	r3, r0
 800875c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008760:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008764:	2b00      	cmp	r3, #0
 8008766:	d003      	beq.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008768:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800876c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008770:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008778:	2100      	movs	r1, #0
 800877a:	6039      	str	r1, [r7, #0]
 800877c:	f003 0320 	and.w	r3, r3, #32
 8008780:	607b      	str	r3, [r7, #4]
 8008782:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008786:	460b      	mov	r3, r1
 8008788:	4313      	orrs	r3, r2
 800878a:	d011      	beq.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800878c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008790:	3328      	adds	r3, #40	@ 0x28
 8008792:	2102      	movs	r1, #2
 8008794:	4618      	mov	r0, r3
 8008796:	f000 fb8b 	bl	8008eb0 <RCCEx_PLL3_Config>
 800879a:	4603      	mov	r3, r0
 800879c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80087a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d003      	beq.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80087b0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d101      	bne.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80087b8:	2300      	movs	r3, #0
 80087ba:	e000      	b.n	80087be <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
}
 80087be:	4618      	mov	r0, r3
 80087c0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80087c4:	46bd      	mov	sp, r7
 80087c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087ca:	bf00      	nop
 80087cc:	58024400 	.word	0x58024400

080087d0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80087d4:	f7fe fe00 	bl	80073d8 <HAL_RCC_GetHCLKFreq>
 80087d8:	4602      	mov	r2, r0
 80087da:	4b06      	ldr	r3, [pc, #24]	@ (80087f4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80087dc:	6a1b      	ldr	r3, [r3, #32]
 80087de:	091b      	lsrs	r3, r3, #4
 80087e0:	f003 0307 	and.w	r3, r3, #7
 80087e4:	4904      	ldr	r1, [pc, #16]	@ (80087f8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80087e6:	5ccb      	ldrb	r3, [r1, r3]
 80087e8:	f003 031f 	and.w	r3, r3, #31
 80087ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	58024400 	.word	0x58024400
 80087f8:	0800f2f4 	.word	0x0800f2f4

080087fc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b089      	sub	sp, #36	@ 0x24
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008804:	4ba1      	ldr	r3, [pc, #644]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008808:	f003 0303 	and.w	r3, r3, #3
 800880c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800880e:	4b9f      	ldr	r3, [pc, #636]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008812:	0b1b      	lsrs	r3, r3, #12
 8008814:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008818:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800881a:	4b9c      	ldr	r3, [pc, #624]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800881c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800881e:	091b      	lsrs	r3, r3, #4
 8008820:	f003 0301 	and.w	r3, r3, #1
 8008824:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008826:	4b99      	ldr	r3, [pc, #612]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800882a:	08db      	lsrs	r3, r3, #3
 800882c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008830:	693a      	ldr	r2, [r7, #16]
 8008832:	fb02 f303 	mul.w	r3, r2, r3
 8008836:	ee07 3a90 	vmov	s15, r3
 800883a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800883e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	2b00      	cmp	r3, #0
 8008846:	f000 8111 	beq.w	8008a6c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800884a:	69bb      	ldr	r3, [r7, #24]
 800884c:	2b02      	cmp	r3, #2
 800884e:	f000 8083 	beq.w	8008958 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	2b02      	cmp	r3, #2
 8008856:	f200 80a1 	bhi.w	800899c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d003      	beq.n	8008868 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008860:	69bb      	ldr	r3, [r7, #24]
 8008862:	2b01      	cmp	r3, #1
 8008864:	d056      	beq.n	8008914 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008866:	e099      	b.n	800899c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008868:	4b88      	ldr	r3, [pc, #544]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 0320 	and.w	r3, r3, #32
 8008870:	2b00      	cmp	r3, #0
 8008872:	d02d      	beq.n	80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008874:	4b85      	ldr	r3, [pc, #532]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	08db      	lsrs	r3, r3, #3
 800887a:	f003 0303 	and.w	r3, r3, #3
 800887e:	4a84      	ldr	r2, [pc, #528]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008880:	fa22 f303 	lsr.w	r3, r2, r3
 8008884:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	ee07 3a90 	vmov	s15, r3
 800888c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	ee07 3a90 	vmov	s15, r3
 8008896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800889a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800889e:	4b7b      	ldr	r3, [pc, #492]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088a6:	ee07 3a90 	vmov	s15, r3
 80088aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80088b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008a94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80088b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80088ce:	e087      	b.n	80089e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	ee07 3a90 	vmov	s15, r3
 80088d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008a98 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80088de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088e2:	4b6a      	ldr	r3, [pc, #424]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088ea:	ee07 3a90 	vmov	s15, r3
 80088ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80088f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008a94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80088fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008902:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800890a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800890e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008912:	e065      	b.n	80089e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	ee07 3a90 	vmov	s15, r3
 800891a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800891e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008a9c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008922:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008926:	4b59      	ldr	r3, [pc, #356]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800892a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800892e:	ee07 3a90 	vmov	s15, r3
 8008932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008936:	ed97 6a03 	vldr	s12, [r7, #12]
 800893a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008a94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800893e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008942:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008946:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800894a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800894e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008952:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008956:	e043      	b.n	80089e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	ee07 3a90 	vmov	s15, r3
 800895e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008962:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800896a:	4b48      	ldr	r3, [pc, #288]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800896c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800896e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008972:	ee07 3a90 	vmov	s15, r3
 8008976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800897a:	ed97 6a03 	vldr	s12, [r7, #12]
 800897e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008a94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800898a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800898e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008996:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800899a:	e021      	b.n	80089e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	ee07 3a90 	vmov	s15, r3
 80089a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008a9c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80089aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089ae:	4b37      	ldr	r3, [pc, #220]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089b6:	ee07 3a90 	vmov	s15, r3
 80089ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089be:	ed97 6a03 	vldr	s12, [r7, #12]
 80089c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008a94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80089c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089de:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80089e0:	4b2a      	ldr	r3, [pc, #168]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089e4:	0a5b      	lsrs	r3, r3, #9
 80089e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80089ea:	ee07 3a90 	vmov	s15, r3
 80089ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80089f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80089fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80089fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a06:	ee17 2a90 	vmov	r2, s15
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a12:	0c1b      	lsrs	r3, r3, #16
 8008a14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a18:	ee07 3a90 	vmov	s15, r3
 8008a1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a28:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a34:	ee17 2a90 	vmov	r2, s15
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008a3c:	4b13      	ldr	r3, [pc, #76]	@ (8008a8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a40:	0e1b      	lsrs	r3, r3, #24
 8008a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a46:	ee07 3a90 	vmov	s15, r3
 8008a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a56:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a62:	ee17 2a90 	vmov	r2, s15
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008a6a:	e008      	b.n	8008a7e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	609a      	str	r2, [r3, #8]
}
 8008a7e:	bf00      	nop
 8008a80:	3724      	adds	r7, #36	@ 0x24
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	58024400 	.word	0x58024400
 8008a90:	03d09000 	.word	0x03d09000
 8008a94:	46000000 	.word	0x46000000
 8008a98:	4c742400 	.word	0x4c742400
 8008a9c:	4a742400 	.word	0x4a742400
 8008aa0:	4bb71b00 	.word	0x4bb71b00

08008aa4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b089      	sub	sp, #36	@ 0x24
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008aac:	4ba1      	ldr	r3, [pc, #644]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab0:	f003 0303 	and.w	r3, r3, #3
 8008ab4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008ab6:	4b9f      	ldr	r3, [pc, #636]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aba:	0d1b      	lsrs	r3, r3, #20
 8008abc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ac0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008ac2:	4b9c      	ldr	r3, [pc, #624]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac6:	0a1b      	lsrs	r3, r3, #8
 8008ac8:	f003 0301 	and.w	r3, r3, #1
 8008acc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008ace:	4b99      	ldr	r3, [pc, #612]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad2:	08db      	lsrs	r3, r3, #3
 8008ad4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	fb02 f303 	mul.w	r3, r2, r3
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ae6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f000 8111 	beq.w	8008d14 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	2b02      	cmp	r3, #2
 8008af6:	f000 8083 	beq.w	8008c00 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	2b02      	cmp	r3, #2
 8008afe:	f200 80a1 	bhi.w	8008c44 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008b02:	69bb      	ldr	r3, [r7, #24]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d003      	beq.n	8008b10 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d056      	beq.n	8008bbc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008b0e:	e099      	b.n	8008c44 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b10:	4b88      	ldr	r3, [pc, #544]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f003 0320 	and.w	r3, r3, #32
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d02d      	beq.n	8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b1c:	4b85      	ldr	r3, [pc, #532]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	08db      	lsrs	r3, r3, #3
 8008b22:	f003 0303 	and.w	r3, r3, #3
 8008b26:	4a84      	ldr	r2, [pc, #528]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008b28:	fa22 f303 	lsr.w	r3, r2, r3
 8008b2c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	ee07 3a90 	vmov	s15, r3
 8008b34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	ee07 3a90 	vmov	s15, r3
 8008b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b46:	4b7b      	ldr	r3, [pc, #492]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b4e:	ee07 3a90 	vmov	s15, r3
 8008b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b56:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b5a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008d3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008b5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008b76:	e087      	b.n	8008c88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	ee07 3a90 	vmov	s15, r3
 8008b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b82:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008d40 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008b86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b8a:	4b6a      	ldr	r3, [pc, #424]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b92:	ee07 3a90 	vmov	s15, r3
 8008b96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b9e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008d3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ba2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ba6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008baa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008bba:	e065      	b.n	8008c88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	ee07 3a90 	vmov	s15, r3
 8008bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bc6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008d44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008bca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bce:	4b59      	ldr	r3, [pc, #356]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bd6:	ee07 3a90 	vmov	s15, r3
 8008bda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bde:	ed97 6a03 	vldr	s12, [r7, #12]
 8008be2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008d3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008be6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008bfe:	e043      	b.n	8008c88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	ee07 3a90 	vmov	s15, r3
 8008c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c0a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008d48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008c0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c12:	4b48      	ldr	r3, [pc, #288]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c1a:	ee07 3a90 	vmov	s15, r3
 8008c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c22:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c26:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008d3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c42:	e021      	b.n	8008c88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	ee07 3a90 	vmov	s15, r3
 8008c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c4e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008d44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c56:	4b37      	ldr	r3, [pc, #220]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c5e:	ee07 3a90 	vmov	s15, r3
 8008c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c66:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c6a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008d3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c86:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008c88:	4b2a      	ldr	r3, [pc, #168]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8c:	0a5b      	lsrs	r3, r3, #9
 8008c8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c92:	ee07 3a90 	vmov	s15, r3
 8008c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008c9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ca2:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ca6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008caa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cae:	ee17 2a90 	vmov	r2, s15
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008cb6:	4b1f      	ldr	r3, [pc, #124]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cba:	0c1b      	lsrs	r3, r3, #16
 8008cbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cc0:	ee07 3a90 	vmov	s15, r3
 8008cc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cc8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ccc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cd0:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cdc:	ee17 2a90 	vmov	r2, s15
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008ce4:	4b13      	ldr	r3, [pc, #76]	@ (8008d34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ce8:	0e1b      	lsrs	r3, r3, #24
 8008cea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cee:	ee07 3a90 	vmov	s15, r3
 8008cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cf6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008cfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d0a:	ee17 2a90 	vmov	r2, s15
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008d12:	e008      	b.n	8008d26 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2200      	movs	r2, #0
 8008d18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	609a      	str	r2, [r3, #8]
}
 8008d26:	bf00      	nop
 8008d28:	3724      	adds	r7, #36	@ 0x24
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop
 8008d34:	58024400 	.word	0x58024400
 8008d38:	03d09000 	.word	0x03d09000
 8008d3c:	46000000 	.word	0x46000000
 8008d40:	4c742400 	.word	0x4c742400
 8008d44:	4a742400 	.word	0x4a742400
 8008d48:	4bb71b00 	.word	0x4bb71b00

08008d4c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d56:	2300      	movs	r3, #0
 8008d58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d5a:	4b53      	ldr	r3, [pc, #332]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d5e:	f003 0303 	and.w	r3, r3, #3
 8008d62:	2b03      	cmp	r3, #3
 8008d64:	d101      	bne.n	8008d6a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008d66:	2301      	movs	r3, #1
 8008d68:	e099      	b.n	8008e9e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008d6a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a4e      	ldr	r2, [pc, #312]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008d70:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d76:	f7f9 fce3 	bl	8002740 <HAL_GetTick>
 8008d7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d7c:	e008      	b.n	8008d90 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008d7e:	f7f9 fcdf 	bl	8002740 <HAL_GetTick>
 8008d82:	4602      	mov	r2, r0
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	1ad3      	subs	r3, r2, r3
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	d901      	bls.n	8008d90 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	e086      	b.n	8008e9e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d90:	4b45      	ldr	r3, [pc, #276]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d1f0      	bne.n	8008d7e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008d9c:	4b42      	ldr	r3, [pc, #264]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008da0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	031b      	lsls	r3, r3, #12
 8008daa:	493f      	ldr	r1, [pc, #252]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008dac:	4313      	orrs	r3, r2
 8008dae:	628b      	str	r3, [r1, #40]	@ 0x28
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	3b01      	subs	r3, #1
 8008db6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	025b      	lsls	r3, r3, #9
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	431a      	orrs	r2, r3
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	041b      	lsls	r3, r3, #16
 8008dce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008dd2:	431a      	orrs	r2, r3
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	061b      	lsls	r3, r3, #24
 8008ddc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008de0:	4931      	ldr	r1, [pc, #196]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008de2:	4313      	orrs	r3, r2
 8008de4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008de6:	4b30      	ldr	r3, [pc, #192]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	695b      	ldr	r3, [r3, #20]
 8008df2:	492d      	ldr	r1, [pc, #180]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008df4:	4313      	orrs	r3, r2
 8008df6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008df8:	4b2b      	ldr	r3, [pc, #172]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dfc:	f023 0220 	bic.w	r2, r3, #32
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	699b      	ldr	r3, [r3, #24]
 8008e04:	4928      	ldr	r1, [pc, #160]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e06:	4313      	orrs	r3, r2
 8008e08:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008e0a:	4b27      	ldr	r3, [pc, #156]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0e:	4a26      	ldr	r2, [pc, #152]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e10:	f023 0310 	bic.w	r3, r3, #16
 8008e14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008e16:	4b24      	ldr	r3, [pc, #144]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e1a:	4b24      	ldr	r3, [pc, #144]	@ (8008eac <RCCEx_PLL2_Config+0x160>)
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	69d2      	ldr	r2, [r2, #28]
 8008e22:	00d2      	lsls	r2, r2, #3
 8008e24:	4920      	ldr	r1, [pc, #128]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e26:	4313      	orrs	r3, r2
 8008e28:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e30:	f043 0310 	orr.w	r3, r3, #16
 8008e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d106      	bne.n	8008e4a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e40:	4a19      	ldr	r2, [pc, #100]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e48:	e00f      	b.n	8008e6a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d106      	bne.n	8008e5e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008e50:	4b15      	ldr	r3, [pc, #84]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e54:	4a14      	ldr	r2, [pc, #80]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e5c:	e005      	b.n	8008e6a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008e5e:	4b12      	ldr	r3, [pc, #72]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e62:	4a11      	ldr	r2, [pc, #68]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008e68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a0e      	ldr	r2, [pc, #56]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008e74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e76:	f7f9 fc63 	bl	8002740 <HAL_GetTick>
 8008e7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e7c:	e008      	b.n	8008e90 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e7e:	f7f9 fc5f 	bl	8002740 <HAL_GetTick>
 8008e82:	4602      	mov	r2, r0
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d901      	bls.n	8008e90 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e006      	b.n	8008e9e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e90:	4b05      	ldr	r3, [pc, #20]	@ (8008ea8 <RCCEx_PLL2_Config+0x15c>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d0f0      	beq.n	8008e7e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3710      	adds	r7, #16
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	58024400 	.word	0x58024400
 8008eac:	ffff0007 	.word	0xffff0007

08008eb0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008ebe:	4b53      	ldr	r3, [pc, #332]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec2:	f003 0303 	and.w	r3, r3, #3
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	d101      	bne.n	8008ece <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e099      	b.n	8009002 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008ece:	4b4f      	ldr	r3, [pc, #316]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a4e      	ldr	r2, [pc, #312]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008ed4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ed8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008eda:	f7f9 fc31 	bl	8002740 <HAL_GetTick>
 8008ede:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ee0:	e008      	b.n	8008ef4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008ee2:	f7f9 fc2d 	bl	8002740 <HAL_GetTick>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	1ad3      	subs	r3, r2, r3
 8008eec:	2b02      	cmp	r3, #2
 8008eee:	d901      	bls.n	8008ef4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008ef0:	2303      	movs	r3, #3
 8008ef2:	e086      	b.n	8009002 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ef4:	4b45      	ldr	r3, [pc, #276]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1f0      	bne.n	8008ee2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008f00:	4b42      	ldr	r3, [pc, #264]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f04:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	051b      	lsls	r3, r3, #20
 8008f0e:	493f      	ldr	r1, [pc, #252]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f10:	4313      	orrs	r3, r2
 8008f12:	628b      	str	r3, [r1, #40]	@ 0x28
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	3b01      	subs	r3, #1
 8008f1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	689b      	ldr	r3, [r3, #8]
 8008f22:	3b01      	subs	r3, #1
 8008f24:	025b      	lsls	r3, r3, #9
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	431a      	orrs	r2, r3
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	68db      	ldr	r3, [r3, #12]
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	041b      	lsls	r3, r3, #16
 8008f32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008f36:	431a      	orrs	r2, r3
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	691b      	ldr	r3, [r3, #16]
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	061b      	lsls	r3, r3, #24
 8008f40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008f44:	4931      	ldr	r1, [pc, #196]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f46:	4313      	orrs	r3, r2
 8008f48:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008f4a:	4b30      	ldr	r3, [pc, #192]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f4e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	695b      	ldr	r3, [r3, #20]
 8008f56:	492d      	ldr	r1, [pc, #180]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008f5c:	4b2b      	ldr	r3, [pc, #172]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f60:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	4928      	ldr	r1, [pc, #160]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008f6e:	4b27      	ldr	r3, [pc, #156]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f72:	4a26      	ldr	r2, [pc, #152]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008f7a:	4b24      	ldr	r3, [pc, #144]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f7e:	4b24      	ldr	r3, [pc, #144]	@ (8009010 <RCCEx_PLL3_Config+0x160>)
 8008f80:	4013      	ands	r3, r2
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	69d2      	ldr	r2, [r2, #28]
 8008f86:	00d2      	lsls	r2, r2, #3
 8008f88:	4920      	ldr	r1, [pc, #128]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f92:	4a1e      	ldr	r2, [pc, #120]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d106      	bne.n	8008fae <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa4:	4a19      	ldr	r2, [pc, #100]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fa6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008faa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008fac:	e00f      	b.n	8008fce <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d106      	bne.n	8008fc2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008fb4:	4b15      	ldr	r3, [pc, #84]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fb8:	4a14      	ldr	r2, [pc, #80]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008fc0:	e005      	b.n	8008fce <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008fc2:	4b12      	ldr	r3, [pc, #72]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc6:	4a11      	ldr	r2, [pc, #68]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fc8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008fcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008fce:	4b0f      	ldr	r3, [pc, #60]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fda:	f7f9 fbb1 	bl	8002740 <HAL_GetTick>
 8008fde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008fe0:	e008      	b.n	8008ff4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008fe2:	f7f9 fbad 	bl	8002740 <HAL_GetTick>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	1ad3      	subs	r3, r2, r3
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d901      	bls.n	8008ff4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008ff0:	2303      	movs	r3, #3
 8008ff2:	e006      	b.n	8009002 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008ff4:	4b05      	ldr	r3, [pc, #20]	@ (800900c <RCCEx_PLL3_Config+0x15c>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d0f0      	beq.n	8008fe2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009000:	7bfb      	ldrb	r3, [r7, #15]
}
 8009002:	4618      	mov	r0, r3
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
 800900a:	bf00      	nop
 800900c:	58024400 	.word	0x58024400
 8009010:	ffff0007 	.word	0xffff0007

08009014 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b084      	sub	sp, #16
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d101      	bne.n	8009026 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e10f      	b.n	8009246 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a87      	ldr	r2, [pc, #540]	@ (8009250 <HAL_SPI_Init+0x23c>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d00f      	beq.n	8009056 <HAL_SPI_Init+0x42>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a86      	ldr	r2, [pc, #536]	@ (8009254 <HAL_SPI_Init+0x240>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d00a      	beq.n	8009056 <HAL_SPI_Init+0x42>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a84      	ldr	r2, [pc, #528]	@ (8009258 <HAL_SPI_Init+0x244>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d005      	beq.n	8009056 <HAL_SPI_Init+0x42>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	68db      	ldr	r3, [r3, #12]
 800904e:	2b0f      	cmp	r3, #15
 8009050:	d901      	bls.n	8009056 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009052:	2301      	movs	r3, #1
 8009054:	e0f7      	b.n	8009246 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 ff22 	bl	8009ea0 <SPI_GetPacketSize>
 800905c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a7b      	ldr	r2, [pc, #492]	@ (8009250 <HAL_SPI_Init+0x23c>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d00c      	beq.n	8009082 <HAL_SPI_Init+0x6e>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a79      	ldr	r2, [pc, #484]	@ (8009254 <HAL_SPI_Init+0x240>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d007      	beq.n	8009082 <HAL_SPI_Init+0x6e>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a78      	ldr	r2, [pc, #480]	@ (8009258 <HAL_SPI_Init+0x244>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d002      	beq.n	8009082 <HAL_SPI_Init+0x6e>
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2b08      	cmp	r3, #8
 8009080:	d811      	bhi.n	80090a6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009086:	4a72      	ldr	r2, [pc, #456]	@ (8009250 <HAL_SPI_Init+0x23c>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d009      	beq.n	80090a0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a70      	ldr	r2, [pc, #448]	@ (8009254 <HAL_SPI_Init+0x240>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d004      	beq.n	80090a0 <HAL_SPI_Init+0x8c>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a6f      	ldr	r2, [pc, #444]	@ (8009258 <HAL_SPI_Init+0x244>)
 800909c:	4293      	cmp	r3, r2
 800909e:	d104      	bne.n	80090aa <HAL_SPI_Init+0x96>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2b10      	cmp	r3, #16
 80090a4:	d901      	bls.n	80090aa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e0cd      	b.n	8009246 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d106      	bne.n	80090c4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f7f8 fd3e 	bl	8001b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2202      	movs	r2, #2
 80090c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	681a      	ldr	r2, [r3, #0]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f022 0201 	bic.w	r2, r2, #1
 80090da:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80090e6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80090f0:	d119      	bne.n	8009126 <HAL_SPI_Init+0x112>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090fa:	d103      	bne.n	8009104 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009100:	2b00      	cmp	r3, #0
 8009102:	d008      	beq.n	8009116 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009108:	2b00      	cmp	r3, #0
 800910a:	d10c      	bne.n	8009126 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009110:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009114:	d107      	bne.n	8009126 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009124:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00f      	beq.n	8009152 <HAL_SPI_Init+0x13e>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	2b06      	cmp	r3, #6
 8009138:	d90b      	bls.n	8009152 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	430a      	orrs	r2, r1
 800914e:	601a      	str	r2, [r3, #0]
 8009150:	e007      	b.n	8009162 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009160:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	69da      	ldr	r2, [r3, #28]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800916a:	431a      	orrs	r2, r3
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	431a      	orrs	r2, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009174:	ea42 0103 	orr.w	r1, r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68da      	ldr	r2, [r3, #12]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	430a      	orrs	r2, r1
 8009182:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918c:	431a      	orrs	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009192:	431a      	orrs	r2, r3
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	699b      	ldr	r3, [r3, #24]
 8009198:	431a      	orrs	r2, r3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	431a      	orrs	r2, r3
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	695b      	ldr	r3, [r3, #20]
 80091a4:	431a      	orrs	r2, r3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a1b      	ldr	r3, [r3, #32]
 80091aa:	431a      	orrs	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	431a      	orrs	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091b6:	431a      	orrs	r2, r3
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	431a      	orrs	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091c2:	ea42 0103 	orr.w	r1, r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	430a      	orrs	r2, r1
 80091d0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d113      	bne.n	8009202 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091ec:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009200:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f022 0201 	bic.w	r2, r2, #1
 8009210:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00a      	beq.n	8009234 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	68db      	ldr	r3, [r3, #12]
 8009224:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	430a      	orrs	r2, r1
 8009232:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2201      	movs	r2, #1
 8009240:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	40013000 	.word	0x40013000
 8009254:	40003800 	.word	0x40003800
 8009258:	40003c00 	.word	0x40003c00

0800925c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b08e      	sub	sp, #56	@ 0x38
 8009260:	af02      	add	r7, sp, #8
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	607a      	str	r2, [r7, #4]
 8009268:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	3320      	adds	r3, #32
 8009270:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	3330      	adds	r3, #48	@ 0x30
 8009278:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800927e:	095b      	lsrs	r3, r3, #5
 8009280:	b29b      	uxth	r3, r3
 8009282:	3301      	adds	r3, #1
 8009284:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009286:	f7f9 fa5b 	bl	8002740 <HAL_GetTick>
 800928a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800928c:	887b      	ldrh	r3, [r7, #2]
 800928e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8009290:	887b      	ldrh	r3, [r7, #2]
 8009292:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800929a:	b2db      	uxtb	r3, r3
 800929c:	2b01      	cmp	r3, #1
 800929e:	d001      	beq.n	80092a4 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 80092a0:	2302      	movs	r3, #2
 80092a2:	e310      	b.n	80098c6 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d005      	beq.n	80092b6 <HAL_SPI_TransmitReceive+0x5a>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d002      	beq.n	80092b6 <HAL_SPI_TransmitReceive+0x5a>
 80092b0:	887b      	ldrh	r3, [r7, #2]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d101      	bne.n	80092ba <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	e305      	b.n	80098c6 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d101      	bne.n	80092c8 <HAL_SPI_TransmitReceive+0x6c>
 80092c4:	2302      	movs	r3, #2
 80092c6:	e2fe      	b.n	80098c6 <HAL_SPI_TransmitReceive+0x66a>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2201      	movs	r2, #1
 80092cc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2205      	movs	r2, #5
 80092d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2200      	movs	r2, #0
 80092dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	887a      	ldrh	r2, [r7, #2]
 80092ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	887a      	ldrh	r2, [r7, #2]
 80092f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	68ba      	ldr	r2, [r7, #8]
 80092fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	887a      	ldrh	r2, [r7, #2]
 8009300:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	887a      	ldrh	r2, [r7, #2]
 8009308:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2200      	movs	r2, #0
 8009310:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	68da      	ldr	r2, [r3, #12]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8009326:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a70      	ldr	r2, [pc, #448]	@ (80094f0 <HAL_SPI_TransmitReceive+0x294>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d009      	beq.n	8009346 <HAL_SPI_TransmitReceive+0xea>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a6f      	ldr	r2, [pc, #444]	@ (80094f4 <HAL_SPI_TransmitReceive+0x298>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d004      	beq.n	8009346 <HAL_SPI_TransmitReceive+0xea>
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a6d      	ldr	r2, [pc, #436]	@ (80094f8 <HAL_SPI_TransmitReceive+0x29c>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d102      	bne.n	800934c <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8009346:	2310      	movs	r3, #16
 8009348:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800934a:	e001      	b.n	8009350 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800934c:	2308      	movs	r3, #8
 800934e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	685a      	ldr	r2, [r3, #4]
 8009356:	4b69      	ldr	r3, [pc, #420]	@ (80094fc <HAL_SPI_TransmitReceive+0x2a0>)
 8009358:	4013      	ands	r3, r2
 800935a:	8879      	ldrh	r1, [r7, #2]
 800935c:	68fa      	ldr	r2, [r7, #12]
 800935e:	6812      	ldr	r2, [r2, #0]
 8009360:	430b      	orrs	r3, r1
 8009362:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f042 0201 	orr.w	r2, r2, #1
 8009372:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800937c:	d107      	bne.n	800938e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800938c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	2b0f      	cmp	r3, #15
 8009394:	f240 80a2 	bls.w	80094dc <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8009398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800939a:	089b      	lsrs	r3, r3, #2
 800939c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800939e:	e094      	b.n	80094ca <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	695b      	ldr	r3, [r3, #20]
 80093a6:	f003 0302 	and.w	r3, r3, #2
 80093aa:	2b02      	cmp	r3, #2
 80093ac:	d120      	bne.n	80093f0 <HAL_SPI_TransmitReceive+0x194>
 80093ae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d01d      	beq.n	80093f0 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80093b4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80093b6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80093b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ba:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80093bc:	429a      	cmp	r2, r3
 80093be:	d217      	bcs.n	80093f0 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	6812      	ldr	r2, [r2, #0]
 80093ca:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093d0:	1d1a      	adds	r2, r3, #4
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80093dc:	b29b      	uxth	r3, r3
 80093de:	3b01      	subs	r3, #1
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80093ee:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	695b      	ldr	r3, [r3, #20]
 80093f6:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80093f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d065      	beq.n	80094ca <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	695b      	ldr	r3, [r3, #20]
 8009404:	f003 0301 	and.w	r3, r3, #1
 8009408:	2b01      	cmp	r3, #1
 800940a:	d118      	bne.n	800943e <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009414:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009416:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800941c:	1d1a      	adds	r2, r3, #4
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009428:	b29b      	uxth	r3, r3
 800942a:	3b01      	subs	r3, #1
 800942c:	b29a      	uxth	r2, r3
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800943a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800943c:	e045      	b.n	80094ca <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800943e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009440:	8bfb      	ldrh	r3, [r7, #30]
 8009442:	429a      	cmp	r2, r3
 8009444:	d21d      	bcs.n	8009482 <HAL_SPI_TransmitReceive+0x226>
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d018      	beq.n	8009482 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681a      	ldr	r2, [r3, #0]
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009458:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800945a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009460:	1d1a      	adds	r2, r3, #4
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800946c:	b29b      	uxth	r3, r3
 800946e:	3b01      	subs	r3, #1
 8009470:	b29a      	uxth	r2, r3
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800947e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009480:	e023      	b.n	80094ca <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009482:	f7f9 f95d 	bl	8002740 <HAL_GetTick>
 8009486:	4602      	mov	r2, r0
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800948e:	429a      	cmp	r2, r3
 8009490:	d803      	bhi.n	800949a <HAL_SPI_TransmitReceive+0x23e>
 8009492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009498:	d102      	bne.n	80094a0 <HAL_SPI_TransmitReceive+0x244>
 800949a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800949c:	2b00      	cmp	r3, #0
 800949e:	d114      	bne.n	80094ca <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80094a0:	68f8      	ldr	r0, [r7, #12]
 80094a2:	f000 fc2f 	bl	8009d04 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2201      	movs	r2, #1
 80094ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80094c6:	2303      	movs	r3, #3
 80094c8:	e1fd      	b.n	80098c6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80094ca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f47f af67 	bne.w	80093a0 <HAL_SPI_TransmitReceive+0x144>
 80094d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f47f af63 	bne.w	80093a0 <HAL_SPI_TransmitReceive+0x144>
 80094da:	e1ce      	b.n	800987a <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	2b07      	cmp	r3, #7
 80094e2:	f240 81c2 	bls.w	800986a <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80094e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e8:	085b      	lsrs	r3, r3, #1
 80094ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80094ec:	e0c9      	b.n	8009682 <HAL_SPI_TransmitReceive+0x426>
 80094ee:	bf00      	nop
 80094f0:	40013000 	.word	0x40013000
 80094f4:	40003800 	.word	0x40003800
 80094f8:	40003c00 	.word	0x40003c00
 80094fc:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	f003 0302 	and.w	r3, r3, #2
 800950a:	2b02      	cmp	r3, #2
 800950c:	d11f      	bne.n	800954e <HAL_SPI_TransmitReceive+0x2f2>
 800950e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009510:	2b00      	cmp	r3, #0
 8009512:	d01c      	beq.n	800954e <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009514:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009516:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800951a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800951c:	429a      	cmp	r2, r3
 800951e:	d216      	bcs.n	800954e <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009524:	881a      	ldrh	r2, [r3, #0]
 8009526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009528:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952e:	1c9a      	adds	r2, r3, #2
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800953a:	b29b      	uxth	r3, r3
 800953c:	3b01      	subs	r3, #1
 800953e:	b29a      	uxth	r2, r3
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800954c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	695b      	ldr	r3, [r3, #20]
 8009554:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009556:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009558:	2b00      	cmp	r3, #0
 800955a:	f000 8092 	beq.w	8009682 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	695b      	ldr	r3, [r3, #20]
 8009564:	f003 0301 	and.w	r3, r3, #1
 8009568:	2b01      	cmp	r3, #1
 800956a:	d118      	bne.n	800959e <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009570:	6a3a      	ldr	r2, [r7, #32]
 8009572:	8812      	ldrh	r2, [r2, #0]
 8009574:	b292      	uxth	r2, r2
 8009576:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800957c:	1c9a      	adds	r2, r3, #2
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009588:	b29b      	uxth	r3, r3
 800958a:	3b01      	subs	r3, #1
 800958c:	b29a      	uxth	r2, r3
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800959a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800959c:	e071      	b.n	8009682 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800959e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80095a0:	8bfb      	ldrh	r3, [r7, #30]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d228      	bcs.n	80095f8 <HAL_SPI_TransmitReceive+0x39c>
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d023      	beq.n	80095f8 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095b4:	6a3a      	ldr	r2, [r7, #32]
 80095b6:	8812      	ldrh	r2, [r2, #0]
 80095b8:	b292      	uxth	r2, r2
 80095ba:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095c0:	1c9a      	adds	r2, r3, #2
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095ca:	6a3a      	ldr	r2, [r7, #32]
 80095cc:	8812      	ldrh	r2, [r2, #0]
 80095ce:	b292      	uxth	r2, r2
 80095d0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095d6:	1c9a      	adds	r2, r3, #2
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	3b02      	subs	r3, #2
 80095e6:	b29a      	uxth	r2, r3
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095f4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80095f6:	e044      	b.n	8009682 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80095f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d11d      	bne.n	800963a <HAL_SPI_TransmitReceive+0x3de>
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009604:	2b00      	cmp	r3, #0
 8009606:	d018      	beq.n	800963a <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800960c:	6a3a      	ldr	r2, [r7, #32]
 800960e:	8812      	ldrh	r2, [r2, #0]
 8009610:	b292      	uxth	r2, r2
 8009612:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009618:	1c9a      	adds	r2, r3, #2
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009624:	b29b      	uxth	r3, r3
 8009626:	3b01      	subs	r3, #1
 8009628:	b29a      	uxth	r2, r3
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009636:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009638:	e023      	b.n	8009682 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800963a:	f7f9 f881 	bl	8002740 <HAL_GetTick>
 800963e:	4602      	mov	r2, r0
 8009640:	69bb      	ldr	r3, [r7, #24]
 8009642:	1ad3      	subs	r3, r2, r3
 8009644:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009646:	429a      	cmp	r2, r3
 8009648:	d803      	bhi.n	8009652 <HAL_SPI_TransmitReceive+0x3f6>
 800964a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800964c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009650:	d102      	bne.n	8009658 <HAL_SPI_TransmitReceive+0x3fc>
 8009652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009654:	2b00      	cmp	r3, #0
 8009656:	d114      	bne.n	8009682 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 fb53 	bl	8009d04 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009664:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800967e:	2303      	movs	r3, #3
 8009680:	e121      	b.n	80098c6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009682:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009684:	2b00      	cmp	r3, #0
 8009686:	f47f af3b 	bne.w	8009500 <HAL_SPI_TransmitReceive+0x2a4>
 800968a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800968c:	2b00      	cmp	r3, #0
 800968e:	f47f af37 	bne.w	8009500 <HAL_SPI_TransmitReceive+0x2a4>
 8009692:	e0f2      	b.n	800987a <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	f003 0302 	and.w	r3, r3, #2
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d121      	bne.n	80096e6 <HAL_SPI_TransmitReceive+0x48a>
 80096a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d01e      	beq.n	80096e6 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80096a8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80096aa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80096ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ae:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d218      	bcs.n	80096e6 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	3320      	adds	r3, #32
 80096be:	7812      	ldrb	r2, [r2, #0]
 80096c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096c6:	1c5a      	adds	r2, r3, #1
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80096d2:	b29b      	uxth	r3, r3
 80096d4:	3b01      	subs	r3, #1
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80096e4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	695b      	ldr	r3, [r3, #20]
 80096ec:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80096ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	f000 80ba 	beq.w	800986a <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	695b      	ldr	r3, [r3, #20]
 80096fc:	f003 0301 	and.w	r3, r3, #1
 8009700:	2b01      	cmp	r3, #1
 8009702:	d11b      	bne.n	800973c <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009710:	7812      	ldrb	r2, [r2, #0]
 8009712:	b2d2      	uxtb	r2, r2
 8009714:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800971a:	1c5a      	adds	r2, r3, #1
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009726:	b29b      	uxth	r3, r3
 8009728:	3b01      	subs	r3, #1
 800972a:	b29a      	uxth	r2, r3
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009738:	853b      	strh	r3, [r7, #40]	@ 0x28
 800973a:	e096      	b.n	800986a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800973c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800973e:	8bfb      	ldrh	r3, [r7, #30]
 8009740:	429a      	cmp	r2, r3
 8009742:	d24a      	bcs.n	80097da <HAL_SPI_TransmitReceive+0x57e>
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800974a:	2b00      	cmp	r3, #0
 800974c:	d045      	beq.n	80097da <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800975a:	7812      	ldrb	r2, [r2, #0]
 800975c:	b2d2      	uxtb	r2, r2
 800975e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009764:	1c5a      	adds	r2, r3, #1
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009776:	7812      	ldrb	r2, [r2, #0]
 8009778:	b2d2      	uxtb	r2, r2
 800977a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009780:	1c5a      	adds	r2, r3, #1
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009792:	7812      	ldrb	r2, [r2, #0]
 8009794:	b2d2      	uxtb	r2, r2
 8009796:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800979c:	1c5a      	adds	r2, r3, #1
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097ae:	7812      	ldrb	r2, [r2, #0]
 80097b0:	b2d2      	uxtb	r2, r2
 80097b2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097b8:	1c5a      	adds	r2, r3, #1
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	3b04      	subs	r3, #4
 80097c8:	b29a      	uxth	r2, r3
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80097d6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80097d8:	e047      	b.n	800986a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80097da:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80097dc:	2b03      	cmp	r3, #3
 80097de:	d820      	bhi.n	8009822 <HAL_SPI_TransmitReceive+0x5c6>
 80097e0:	697b      	ldr	r3, [r7, #20]
 80097e2:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d01b      	beq.n	8009822 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097f6:	7812      	ldrb	r2, [r2, #0]
 80097f8:	b2d2      	uxtb	r2, r2
 80097fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009800:	1c5a      	adds	r2, r3, #1
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800980c:	b29b      	uxth	r3, r3
 800980e:	3b01      	subs	r3, #1
 8009810:	b29a      	uxth	r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800981e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009820:	e023      	b.n	800986a <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009822:	f7f8 ff8d 	bl	8002740 <HAL_GetTick>
 8009826:	4602      	mov	r2, r0
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800982e:	429a      	cmp	r2, r3
 8009830:	d803      	bhi.n	800983a <HAL_SPI_TransmitReceive+0x5de>
 8009832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009838:	d102      	bne.n	8009840 <HAL_SPI_TransmitReceive+0x5e4>
 800983a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983c:	2b00      	cmp	r3, #0
 800983e:	d114      	bne.n	800986a <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f000 fa5f 	bl	8009d04 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800984c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2201      	movs	r2, #1
 800985a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2200      	movs	r2, #0
 8009862:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8009866:	2303      	movs	r3, #3
 8009868:	e02d      	b.n	80098c6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800986a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800986c:	2b00      	cmp	r3, #0
 800986e:	f47f af11 	bne.w	8009694 <HAL_SPI_TransmitReceive+0x438>
 8009872:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009874:	2b00      	cmp	r3, #0
 8009876:	f47f af0d 	bne.w	8009694 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009880:	2200      	movs	r2, #0
 8009882:	2108      	movs	r1, #8
 8009884:	68f8      	ldr	r0, [r7, #12]
 8009886:	f000 fadd 	bl	8009e44 <SPI_WaitOnFlagUntilTimeout>
 800988a:	4603      	mov	r3, r0
 800988c:	2b00      	cmp	r3, #0
 800988e:	d007      	beq.n	80098a0 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009896:	f043 0220 	orr.w	r2, r3, #32
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80098a0:	68f8      	ldr	r0, [r7, #12]
 80098a2:	f000 fa2f 	bl	8009d04 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2201      	movs	r2, #1
 80098aa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d001      	beq.n	80098c4 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	e000      	b.n	80098c6 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 80098c4:	2300      	movs	r3, #0
  }
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3730      	adds	r7, #48	@ 0x30
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
 80098ce:	bf00      	nop

080098d0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b08a      	sub	sp, #40	@ 0x28
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	691b      	ldr	r3, [r3, #16]
 80098de:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	695b      	ldr	r3, [r3, #20]
 80098e6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80098e8:	6a3a      	ldr	r2, [r7, #32]
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	4013      	ands	r3, r2
 80098ee:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80098f8:	2300      	movs	r3, #0
 80098fa:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009902:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	3330      	adds	r3, #48	@ 0x30
 800990a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800990c:	69fb      	ldr	r3, [r7, #28]
 800990e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009912:	2b00      	cmp	r3, #0
 8009914:	d010      	beq.n	8009938 <HAL_SPI_IRQHandler+0x68>
 8009916:	6a3b      	ldr	r3, [r7, #32]
 8009918:	f003 0308 	and.w	r3, r3, #8
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00b      	beq.n	8009938 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	699a      	ldr	r2, [r3, #24]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800992e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 f9c3 	bl	8009cbc <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8009936:	e192      	b.n	8009c5e <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8009938:	69bb      	ldr	r3, [r7, #24]
 800993a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800993e:	2b00      	cmp	r3, #0
 8009940:	d113      	bne.n	800996a <HAL_SPI_IRQHandler+0x9a>
 8009942:	69bb      	ldr	r3, [r7, #24]
 8009944:	f003 0320 	and.w	r3, r3, #32
 8009948:	2b00      	cmp	r3, #0
 800994a:	d10e      	bne.n	800996a <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8009952:	2b00      	cmp	r3, #0
 8009954:	d009      	beq.n	800996a <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	4798      	blx	r3
    hspi->RxISR(hspi);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	4798      	blx	r3
    handled = 1UL;
 8009966:	2301      	movs	r3, #1
 8009968:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009970:	2b00      	cmp	r3, #0
 8009972:	d10f      	bne.n	8009994 <HAL_SPI_IRQHandler+0xc4>
 8009974:	69bb      	ldr	r3, [r7, #24]
 8009976:	f003 0301 	and.w	r3, r3, #1
 800997a:	2b00      	cmp	r3, #0
 800997c:	d00a      	beq.n	8009994 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800997e:	69bb      	ldr	r3, [r7, #24]
 8009980:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009984:	2b00      	cmp	r3, #0
 8009986:	d105      	bne.n	8009994 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	4798      	blx	r3
    handled = 1UL;
 8009990:	2301      	movs	r3, #1
 8009992:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009994:	69bb      	ldr	r3, [r7, #24]
 8009996:	f003 0320 	and.w	r3, r3, #32
 800999a:	2b00      	cmp	r3, #0
 800999c:	d10f      	bne.n	80099be <HAL_SPI_IRQHandler+0xee>
 800999e:	69bb      	ldr	r3, [r7, #24]
 80099a0:	f003 0302 	and.w	r3, r3, #2
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d00a      	beq.n	80099be <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d105      	bne.n	80099be <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	4798      	blx	r3
    handled = 1UL;
 80099ba:	2301      	movs	r3, #1
 80099bc:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80099be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	f040 8147 	bne.w	8009c54 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80099c6:	69bb      	ldr	r3, [r7, #24]
 80099c8:	f003 0308 	and.w	r3, r3, #8
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 808b 	beq.w	8009ae8 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	699a      	ldr	r2, [r3, #24]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f042 0208 	orr.w	r2, r2, #8
 80099e0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	699a      	ldr	r2, [r3, #24]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f042 0210 	orr.w	r2, r2, #16
 80099f0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	699a      	ldr	r2, [r3, #24]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a00:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	691a      	ldr	r2, [r3, #16]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f022 0208 	bic.w	r2, r2, #8
 8009a10:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d13d      	bne.n	8009a9c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8009a20:	e036      	b.n	8009a90 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	68db      	ldr	r3, [r3, #12]
 8009a26:	2b0f      	cmp	r3, #15
 8009a28:	d90b      	bls.n	8009a42 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a32:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009a34:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a3a:	1d1a      	adds	r2, r3, #4
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	665a      	str	r2, [r3, #100]	@ 0x64
 8009a40:	e01d      	b.n	8009a7e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	2b07      	cmp	r3, #7
 8009a48:	d90b      	bls.n	8009a62 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a4e:	68fa      	ldr	r2, [r7, #12]
 8009a50:	8812      	ldrh	r2, [r2, #0]
 8009a52:	b292      	uxth	r2, r2
 8009a54:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a5a:	1c9a      	adds	r2, r3, #2
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	665a      	str	r2, [r3, #100]	@ 0x64
 8009a60:	e00d      	b.n	8009a7e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a6e:	7812      	ldrb	r2, [r2, #0]
 8009a70:	b2d2      	uxtb	r2, r2
 8009a72:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a78:	1c5a      	adds	r2, r3, #1
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	3b01      	subs	r3, #1
 8009a88:	b29a      	uxth	r2, r3
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d1c2      	bne.n	8009a22 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 f931 	bl	8009d04 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d003      	beq.n	8009abc <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 f8f7 	bl	8009ca8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009aba:	e0d0      	b.n	8009c5e <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8009abc:	7cfb      	ldrb	r3, [r7, #19]
 8009abe:	2b05      	cmp	r3, #5
 8009ac0:	d103      	bne.n	8009aca <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f8e6 	bl	8009c94 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8009ac8:	e0c6      	b.n	8009c58 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8009aca:	7cfb      	ldrb	r3, [r7, #19]
 8009acc:	2b04      	cmp	r3, #4
 8009ace:	d103      	bne.n	8009ad8 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 f8d5 	bl	8009c80 <HAL_SPI_RxCpltCallback>
    return;
 8009ad6:	e0bf      	b.n	8009c58 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8009ad8:	7cfb      	ldrb	r3, [r7, #19]
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	f040 80bc 	bne.w	8009c58 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 f8c3 	bl	8009c6c <HAL_SPI_TxCpltCallback>
    return;
 8009ae6:	e0b7      	b.n	8009c58 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8009ae8:	69bb      	ldr	r3, [r7, #24]
 8009aea:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	f000 80b5 	beq.w	8009c5e <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d00f      	beq.n	8009b1e <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b04:	f043 0204 	orr.w	r2, r3, #4
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	699a      	ldr	r2, [r3, #24]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b1c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8009b1e:	69bb      	ldr	r3, [r7, #24]
 8009b20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00f      	beq.n	8009b48 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b2e:	f043 0201 	orr.w	r2, r3, #1
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	699a      	ldr	r2, [r3, #24]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b46:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00f      	beq.n	8009b72 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b58:	f043 0208 	orr.w	r2, r3, #8
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	699a      	ldr	r2, [r3, #24]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b70:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8009b72:	69bb      	ldr	r3, [r7, #24]
 8009b74:	f003 0320 	and.w	r3, r3, #32
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00f      	beq.n	8009b9c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b82:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	699a      	ldr	r2, [r3, #24]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f042 0220 	orr.w	r2, r2, #32
 8009b9a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d05a      	beq.n	8009c5c <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f022 0201 	bic.w	r2, r2, #1
 8009bb4:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	6919      	ldr	r1, [r3, #16]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681a      	ldr	r2, [r3, #0]
 8009bc0:	4b28      	ldr	r3, [pc, #160]	@ (8009c64 <HAL_SPI_IRQHandler+0x394>)
 8009bc2:	400b      	ands	r3, r1
 8009bc4:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009bcc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009bd0:	d138      	bne.n	8009c44 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	689a      	ldr	r2, [r3, #8]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009be0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d013      	beq.n	8009c12 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009bee:	4a1e      	ldr	r2, [pc, #120]	@ (8009c68 <HAL_SPI_IRQHandler+0x398>)
 8009bf0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7f9 fd6e 	bl	80036d8 <HAL_DMA_Abort_IT>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d007      	beq.n	8009c12 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d020      	beq.n	8009c5c <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c1e:	4a12      	ldr	r2, [pc, #72]	@ (8009c68 <HAL_SPI_IRQHandler+0x398>)
 8009c20:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c26:	4618      	mov	r0, r3
 8009c28:	f7f9 fd56 	bl	80036d8 <HAL_DMA_Abort_IT>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d014      	beq.n	8009c5c <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c38:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009c42:	e00b      	b.n	8009c5c <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2201      	movs	r2, #1
 8009c48:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 f82b 	bl	8009ca8 <HAL_SPI_ErrorCallback>
    return;
 8009c52:	e003      	b.n	8009c5c <HAL_SPI_IRQHandler+0x38c>
    return;
 8009c54:	bf00      	nop
 8009c56:	e002      	b.n	8009c5e <HAL_SPI_IRQHandler+0x38e>
    return;
 8009c58:	bf00      	nop
 8009c5a:	e000      	b.n	8009c5e <HAL_SPI_IRQHandler+0x38e>
    return;
 8009c5c:	bf00      	nop
  }
}
 8009c5e:	3728      	adds	r7, #40	@ 0x28
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	fffffc94 	.word	0xfffffc94
 8009c68:	08009cd1 	.word	0x08009cd1

08009c6c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009c74:	bf00      	nop
 8009c76:	370c      	adds	r7, #12
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009c88:	bf00      	nop
 8009c8a:	370c      	adds	r7, #12
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr

08009c94 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009c94:	b480      	push	{r7}
 8009c96:	b083      	sub	sp, #12
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009c9c:	bf00      	nop
 8009c9e:	370c      	adds	r7, #12
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009cb0:	bf00      	nop
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8009cc4:	bf00      	nop
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b084      	sub	sp, #16
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cdc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009cf6:	68f8      	ldr	r0, [r7, #12]
 8009cf8:	f7ff ffd6 	bl	8009ca8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009cfc:	bf00      	nop
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	695b      	ldr	r3, [r3, #20]
 8009d12:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	699a      	ldr	r2, [r3, #24]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f042 0208 	orr.w	r2, r2, #8
 8009d22:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	699a      	ldr	r2, [r3, #24]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f042 0210 	orr.w	r2, r2, #16
 8009d32:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f022 0201 	bic.w	r2, r2, #1
 8009d42:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	6919      	ldr	r1, [r3, #16]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8009e40 <SPI_CloseTransfer+0x13c>)
 8009d50:	400b      	ands	r3, r1
 8009d52:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	689a      	ldr	r2, [r3, #8]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009d62:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	2b04      	cmp	r3, #4
 8009d6e:	d014      	beq.n	8009d9a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f003 0320 	and.w	r3, r3, #32
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d00f      	beq.n	8009d9a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d80:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	699a      	ldr	r2, [r3, #24]
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f042 0220 	orr.w	r2, r2, #32
 8009d98:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	2b03      	cmp	r3, #3
 8009da4:	d014      	beq.n	8009dd0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d00f      	beq.n	8009dd0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009db6:	f043 0204 	orr.w	r2, r3, #4
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	699a      	ldr	r2, [r3, #24]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009dce:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d00f      	beq.n	8009dfa <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009de0:	f043 0201 	orr.w	r2, r3, #1
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	699a      	ldr	r2, [r3, #24]
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009df8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d00f      	beq.n	8009e24 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e0a:	f043 0208 	orr.w	r2, r3, #8
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	699a      	ldr	r2, [r3, #24]
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e22:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2200      	movs	r2, #0
 8009e28:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8009e34:	bf00      	nop
 8009e36:	3714      	adds	r7, #20
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr
 8009e40:	fffffc90 	.word	0xfffffc90

08009e44 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b084      	sub	sp, #16
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	603b      	str	r3, [r7, #0]
 8009e50:	4613      	mov	r3, r2
 8009e52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009e54:	e010      	b.n	8009e78 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e56:	f7f8 fc73 	bl	8002740 <HAL_GetTick>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	69bb      	ldr	r3, [r7, #24]
 8009e5e:	1ad3      	subs	r3, r2, r3
 8009e60:	683a      	ldr	r2, [r7, #0]
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d803      	bhi.n	8009e6e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e6c:	d102      	bne.n	8009e74 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d101      	bne.n	8009e78 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009e74:	2303      	movs	r3, #3
 8009e76:	e00f      	b.n	8009e98 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	695a      	ldr	r2, [r3, #20]
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	4013      	ands	r3, r2
 8009e82:	68ba      	ldr	r2, [r7, #8]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	bf0c      	ite	eq
 8009e88:	2301      	moveq	r3, #1
 8009e8a:	2300      	movne	r3, #0
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	461a      	mov	r2, r3
 8009e90:	79fb      	ldrb	r3, [r7, #7]
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d0df      	beq.n	8009e56 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009e96:	2300      	movs	r3, #0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3710      	adds	r7, #16
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eac:	095b      	lsrs	r3, r3, #5
 8009eae:	3301      	adds	r3, #1
 8009eb0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	68db      	ldr	r3, [r3, #12]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	3307      	adds	r3, #7
 8009ebe:	08db      	lsrs	r3, r3, #3
 8009ec0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	68fa      	ldr	r2, [r7, #12]
 8009ec6:	fb02 f303 	mul.w	r3, r2, r3
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3714      	adds	r7, #20
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed4:	4770      	bx	lr

08009ed6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009ed6:	b580      	push	{r7, lr}
 8009ed8:	b082      	sub	sp, #8
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d101      	bne.n	8009ee8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e049      	b.n	8009f7c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d106      	bne.n	8009f02 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f7f8 f9d9 	bl	80022b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2202      	movs	r2, #2
 8009f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681a      	ldr	r2, [r3, #0]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	3304      	adds	r3, #4
 8009f12:	4619      	mov	r1, r3
 8009f14:	4610      	mov	r0, r2
 8009f16:	f000 fae3 	bl	800a4e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2201      	movs	r2, #1
 8009f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2201      	movs	r2, #1
 8009f36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2201      	movs	r2, #1
 8009f46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2201      	movs	r2, #1
 8009f56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2201      	movs	r2, #1
 8009f66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2201      	movs	r2, #1
 8009f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f7a:	2300      	movs	r3, #0
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	3708      	adds	r7, #8
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bd80      	pop	{r7, pc}

08009f84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b085      	sub	sp, #20
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d001      	beq.n	8009f9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	e05e      	b.n	800a05a <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2202      	movs	r2, #2
 8009fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	68da      	ldr	r2, [r3, #12]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f042 0201 	orr.w	r2, r2, #1
 8009fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a2b      	ldr	r2, [pc, #172]	@ (800a068 <HAL_TIM_Base_Start_IT+0xe4>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d02c      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fc6:	d027      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a27      	ldr	r2, [pc, #156]	@ (800a06c <HAL_TIM_Base_Start_IT+0xe8>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d022      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a26      	ldr	r2, [pc, #152]	@ (800a070 <HAL_TIM_Base_Start_IT+0xec>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d01d      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a24      	ldr	r2, [pc, #144]	@ (800a074 <HAL_TIM_Base_Start_IT+0xf0>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d018      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a23      	ldr	r2, [pc, #140]	@ (800a078 <HAL_TIM_Base_Start_IT+0xf4>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d013      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a21      	ldr	r2, [pc, #132]	@ (800a07c <HAL_TIM_Base_Start_IT+0xf8>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d00e      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a20      	ldr	r2, [pc, #128]	@ (800a080 <HAL_TIM_Base_Start_IT+0xfc>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d009      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a1e      	ldr	r2, [pc, #120]	@ (800a084 <HAL_TIM_Base_Start_IT+0x100>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d004      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x94>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a1d      	ldr	r2, [pc, #116]	@ (800a088 <HAL_TIM_Base_Start_IT+0x104>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d115      	bne.n	800a044 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	689a      	ldr	r2, [r3, #8]
 800a01e:	4b1b      	ldr	r3, [pc, #108]	@ (800a08c <HAL_TIM_Base_Start_IT+0x108>)
 800a020:	4013      	ands	r3, r2
 800a022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2b06      	cmp	r3, #6
 800a028:	d015      	beq.n	800a056 <HAL_TIM_Base_Start_IT+0xd2>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a030:	d011      	beq.n	800a056 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681a      	ldr	r2, [r3, #0]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f042 0201 	orr.w	r2, r2, #1
 800a040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a042:	e008      	b.n	800a056 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f042 0201 	orr.w	r2, r2, #1
 800a052:	601a      	str	r2, [r3, #0]
 800a054:	e000      	b.n	800a058 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a056:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3714      	adds	r7, #20
 800a05e:	46bd      	mov	sp, r7
 800a060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	40010000 	.word	0x40010000
 800a06c:	40000400 	.word	0x40000400
 800a070:	40000800 	.word	0x40000800
 800a074:	40000c00 	.word	0x40000c00
 800a078:	40010400 	.word	0x40010400
 800a07c:	40001800 	.word	0x40001800
 800a080:	40014000 	.word	0x40014000
 800a084:	4000e000 	.word	0x4000e000
 800a088:	4000e400 	.word	0x4000e400
 800a08c:	00010007 	.word	0x00010007

0800a090 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	691b      	ldr	r3, [r3, #16]
 800a0a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	f003 0302 	and.w	r3, r3, #2
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d020      	beq.n	800a0f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f003 0302 	and.w	r3, r3, #2
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d01b      	beq.n	800a0f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f06f 0202 	mvn.w	r2, #2
 800a0c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	699b      	ldr	r3, [r3, #24]
 800a0d2:	f003 0303 	and.w	r3, r3, #3
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d003      	beq.n	800a0e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 f9e2 	bl	800a4a4 <HAL_TIM_IC_CaptureCallback>
 800a0e0:	e005      	b.n	800a0ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f000 f9d4 	bl	800a490 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f000 f9e5 	bl	800a4b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	f003 0304 	and.w	r3, r3, #4
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d020      	beq.n	800a140 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f003 0304 	and.w	r3, r3, #4
 800a104:	2b00      	cmp	r3, #0
 800a106:	d01b      	beq.n	800a140 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f06f 0204 	mvn.w	r2, #4
 800a110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2202      	movs	r2, #2
 800a116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	699b      	ldr	r3, [r3, #24]
 800a11e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a122:	2b00      	cmp	r3, #0
 800a124:	d003      	beq.n	800a12e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 f9bc 	bl	800a4a4 <HAL_TIM_IC_CaptureCallback>
 800a12c:	e005      	b.n	800a13a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f000 f9ae 	bl	800a490 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 f9bf 	bl	800a4b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2200      	movs	r2, #0
 800a13e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	f003 0308 	and.w	r3, r3, #8
 800a146:	2b00      	cmp	r3, #0
 800a148:	d020      	beq.n	800a18c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f003 0308 	and.w	r3, r3, #8
 800a150:	2b00      	cmp	r3, #0
 800a152:	d01b      	beq.n	800a18c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f06f 0208 	mvn.w	r2, #8
 800a15c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2204      	movs	r2, #4
 800a162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	69db      	ldr	r3, [r3, #28]
 800a16a:	f003 0303 	and.w	r3, r3, #3
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d003      	beq.n	800a17a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 f996 	bl	800a4a4 <HAL_TIM_IC_CaptureCallback>
 800a178:	e005      	b.n	800a186 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 f988 	bl	800a490 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f000 f999 	bl	800a4b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2200      	movs	r2, #0
 800a18a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	f003 0310 	and.w	r3, r3, #16
 800a192:	2b00      	cmp	r3, #0
 800a194:	d020      	beq.n	800a1d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f003 0310 	and.w	r3, r3, #16
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d01b      	beq.n	800a1d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f06f 0210 	mvn.w	r2, #16
 800a1a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2208      	movs	r2, #8
 800a1ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	69db      	ldr	r3, [r3, #28]
 800a1b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d003      	beq.n	800a1c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 f970 	bl	800a4a4 <HAL_TIM_IC_CaptureCallback>
 800a1c4:	e005      	b.n	800a1d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 f962 	bl	800a490 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 f973 	bl	800a4b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	f003 0301 	and.w	r3, r3, #1
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00c      	beq.n	800a1fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f003 0301 	and.w	r3, r3, #1
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d007      	beq.n	800a1fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f06f 0201 	mvn.w	r2, #1
 800a1f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f7f7 fb0a 	bl	8001810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a202:	2b00      	cmp	r3, #0
 800a204:	d104      	bne.n	800a210 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d00c      	beq.n	800a22a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a216:	2b00      	cmp	r3, #0
 800a218:	d007      	beq.n	800a22a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f000 fb4b 	bl	800a8c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a230:	2b00      	cmp	r3, #0
 800a232:	d00c      	beq.n	800a24e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d007      	beq.n	800a24e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 fb43 	bl	800a8d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a254:	2b00      	cmp	r3, #0
 800a256:	d00c      	beq.n	800a272 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d007      	beq.n	800a272 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a26a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f000 f92d 	bl	800a4cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	f003 0320 	and.w	r3, r3, #32
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d00c      	beq.n	800a296 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f003 0320 	and.w	r3, r3, #32
 800a282:	2b00      	cmp	r3, #0
 800a284:	d007      	beq.n	800a296 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f06f 0220 	mvn.w	r2, #32
 800a28e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 fb0b 	bl	800a8ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a296:	bf00      	nop
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
	...

0800a2a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d101      	bne.n	800a2bc <HAL_TIM_ConfigClockSource+0x1c>
 800a2b8:	2302      	movs	r3, #2
 800a2ba:	e0dc      	b.n	800a476 <HAL_TIM_ConfigClockSource+0x1d6>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2201      	movs	r2, #1
 800a2c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2202      	movs	r2, #2
 800a2c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	689b      	ldr	r3, [r3, #8]
 800a2d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a2d4:	68ba      	ldr	r2, [r7, #8]
 800a2d6:	4b6a      	ldr	r3, [pc, #424]	@ (800a480 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a2d8:	4013      	ands	r3, r2
 800a2da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a2e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	68ba      	ldr	r2, [r7, #8]
 800a2ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a64      	ldr	r2, [pc, #400]	@ (800a484 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	f000 80a9 	beq.w	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a2f8:	4a62      	ldr	r2, [pc, #392]	@ (800a484 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	f200 80ae 	bhi.w	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a300:	4a61      	ldr	r2, [pc, #388]	@ (800a488 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a302:	4293      	cmp	r3, r2
 800a304:	f000 80a1 	beq.w	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a308:	4a5f      	ldr	r2, [pc, #380]	@ (800a488 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	f200 80a6 	bhi.w	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a310:	4a5e      	ldr	r2, [pc, #376]	@ (800a48c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a312:	4293      	cmp	r3, r2
 800a314:	f000 8099 	beq.w	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a318:	4a5c      	ldr	r2, [pc, #368]	@ (800a48c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	f200 809e 	bhi.w	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a320:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a324:	f000 8091 	beq.w	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a328:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a32c:	f200 8096 	bhi.w	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a330:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a334:	f000 8089 	beq.w	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a338:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a33c:	f200 808e 	bhi.w	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a344:	d03e      	beq.n	800a3c4 <HAL_TIM_ConfigClockSource+0x124>
 800a346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a34a:	f200 8087 	bhi.w	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a34e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a352:	f000 8086 	beq.w	800a462 <HAL_TIM_ConfigClockSource+0x1c2>
 800a356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a35a:	d87f      	bhi.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a35c:	2b70      	cmp	r3, #112	@ 0x70
 800a35e:	d01a      	beq.n	800a396 <HAL_TIM_ConfigClockSource+0xf6>
 800a360:	2b70      	cmp	r3, #112	@ 0x70
 800a362:	d87b      	bhi.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a364:	2b60      	cmp	r3, #96	@ 0x60
 800a366:	d050      	beq.n	800a40a <HAL_TIM_ConfigClockSource+0x16a>
 800a368:	2b60      	cmp	r3, #96	@ 0x60
 800a36a:	d877      	bhi.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a36c:	2b50      	cmp	r3, #80	@ 0x50
 800a36e:	d03c      	beq.n	800a3ea <HAL_TIM_ConfigClockSource+0x14a>
 800a370:	2b50      	cmp	r3, #80	@ 0x50
 800a372:	d873      	bhi.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a374:	2b40      	cmp	r3, #64	@ 0x40
 800a376:	d058      	beq.n	800a42a <HAL_TIM_ConfigClockSource+0x18a>
 800a378:	2b40      	cmp	r3, #64	@ 0x40
 800a37a:	d86f      	bhi.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a37c:	2b30      	cmp	r3, #48	@ 0x30
 800a37e:	d064      	beq.n	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a380:	2b30      	cmp	r3, #48	@ 0x30
 800a382:	d86b      	bhi.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a384:	2b20      	cmp	r3, #32
 800a386:	d060      	beq.n	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a388:	2b20      	cmp	r3, #32
 800a38a:	d867      	bhi.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d05c      	beq.n	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a390:	2b10      	cmp	r3, #16
 800a392:	d05a      	beq.n	800a44a <HAL_TIM_ConfigClockSource+0x1aa>
 800a394:	e062      	b.n	800a45c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a3a6:	f000 f9c5 	bl	800a734 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a3b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	68ba      	ldr	r2, [r7, #8]
 800a3c0:	609a      	str	r2, [r3, #8]
      break;
 800a3c2:	e04f      	b.n	800a464 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a3d4:	f000 f9ae 	bl	800a734 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	689a      	ldr	r2, [r3, #8]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a3e6:	609a      	str	r2, [r3, #8]
      break;
 800a3e8:	e03c      	b.n	800a464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	f000 f91e 	bl	800a638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	2150      	movs	r1, #80	@ 0x50
 800a402:	4618      	mov	r0, r3
 800a404:	f000 f978 	bl	800a6f8 <TIM_ITRx_SetConfig>
      break;
 800a408:	e02c      	b.n	800a464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a416:	461a      	mov	r2, r3
 800a418:	f000 f93d 	bl	800a696 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	2160      	movs	r1, #96	@ 0x60
 800a422:	4618      	mov	r0, r3
 800a424:	f000 f968 	bl	800a6f8 <TIM_ITRx_SetConfig>
      break;
 800a428:	e01c      	b.n	800a464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a436:	461a      	mov	r2, r3
 800a438:	f000 f8fe 	bl	800a638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	2140      	movs	r1, #64	@ 0x40
 800a442:	4618      	mov	r0, r3
 800a444:	f000 f958 	bl	800a6f8 <TIM_ITRx_SetConfig>
      break;
 800a448:	e00c      	b.n	800a464 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681a      	ldr	r2, [r3, #0]
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4619      	mov	r1, r3
 800a454:	4610      	mov	r0, r2
 800a456:	f000 f94f 	bl	800a6f8 <TIM_ITRx_SetConfig>
      break;
 800a45a:	e003      	b.n	800a464 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	73fb      	strb	r3, [r7, #15]
      break;
 800a460:	e000      	b.n	800a464 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2201      	movs	r2, #1
 800a468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a474:	7bfb      	ldrb	r3, [r7, #15]
}
 800a476:	4618      	mov	r0, r3
 800a478:	3710      	adds	r7, #16
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	bf00      	nop
 800a480:	ffceff88 	.word	0xffceff88
 800a484:	00100040 	.word	0x00100040
 800a488:	00100030 	.word	0x00100030
 800a48c:	00100020 	.word	0x00100020

0800a490 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a490:	b480      	push	{r7}
 800a492:	b083      	sub	sp, #12
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a498:	bf00      	nop
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a4ac:	bf00      	nop
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b083      	sub	sp, #12
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a4c0:	bf00      	nop
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a4d4:	bf00      	nop
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b085      	sub	sp, #20
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	4a47      	ldr	r2, [pc, #284]	@ (800a610 <TIM_Base_SetConfig+0x130>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d013      	beq.n	800a520 <TIM_Base_SetConfig+0x40>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4fe:	d00f      	beq.n	800a520 <TIM_Base_SetConfig+0x40>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	4a44      	ldr	r2, [pc, #272]	@ (800a614 <TIM_Base_SetConfig+0x134>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d00b      	beq.n	800a520 <TIM_Base_SetConfig+0x40>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	4a43      	ldr	r2, [pc, #268]	@ (800a618 <TIM_Base_SetConfig+0x138>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d007      	beq.n	800a520 <TIM_Base_SetConfig+0x40>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	4a42      	ldr	r2, [pc, #264]	@ (800a61c <TIM_Base_SetConfig+0x13c>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d003      	beq.n	800a520 <TIM_Base_SetConfig+0x40>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	4a41      	ldr	r2, [pc, #260]	@ (800a620 <TIM_Base_SetConfig+0x140>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d108      	bne.n	800a532 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a526:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	68fa      	ldr	r2, [r7, #12]
 800a52e:	4313      	orrs	r3, r2
 800a530:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4a36      	ldr	r2, [pc, #216]	@ (800a610 <TIM_Base_SetConfig+0x130>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d027      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a540:	d023      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4a33      	ldr	r2, [pc, #204]	@ (800a614 <TIM_Base_SetConfig+0x134>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d01f      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	4a32      	ldr	r2, [pc, #200]	@ (800a618 <TIM_Base_SetConfig+0x138>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d01b      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	4a31      	ldr	r2, [pc, #196]	@ (800a61c <TIM_Base_SetConfig+0x13c>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d017      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	4a30      	ldr	r2, [pc, #192]	@ (800a620 <TIM_Base_SetConfig+0x140>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d013      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4a2f      	ldr	r2, [pc, #188]	@ (800a624 <TIM_Base_SetConfig+0x144>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d00f      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	4a2e      	ldr	r2, [pc, #184]	@ (800a628 <TIM_Base_SetConfig+0x148>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d00b      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	4a2d      	ldr	r2, [pc, #180]	@ (800a62c <TIM_Base_SetConfig+0x14c>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d007      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	4a2c      	ldr	r2, [pc, #176]	@ (800a630 <TIM_Base_SetConfig+0x150>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d003      	beq.n	800a58a <TIM_Base_SetConfig+0xaa>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	4a2b      	ldr	r2, [pc, #172]	@ (800a634 <TIM_Base_SetConfig+0x154>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d108      	bne.n	800a59c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a590:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	68db      	ldr	r3, [r3, #12]
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	4313      	orrs	r3, r2
 800a59a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	695b      	ldr	r3, [r3, #20]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	689a      	ldr	r2, [r3, #8]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	681a      	ldr	r2, [r3, #0]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4a14      	ldr	r2, [pc, #80]	@ (800a610 <TIM_Base_SetConfig+0x130>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d00f      	beq.n	800a5e2 <TIM_Base_SetConfig+0x102>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	4a16      	ldr	r2, [pc, #88]	@ (800a620 <TIM_Base_SetConfig+0x140>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d00b      	beq.n	800a5e2 <TIM_Base_SetConfig+0x102>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	4a15      	ldr	r2, [pc, #84]	@ (800a624 <TIM_Base_SetConfig+0x144>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d007      	beq.n	800a5e2 <TIM_Base_SetConfig+0x102>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	4a14      	ldr	r2, [pc, #80]	@ (800a628 <TIM_Base_SetConfig+0x148>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d003      	beq.n	800a5e2 <TIM_Base_SetConfig+0x102>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	4a13      	ldr	r2, [pc, #76]	@ (800a62c <TIM_Base_SetConfig+0x14c>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d103      	bne.n	800a5ea <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	691a      	ldr	r2, [r3, #16]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f043 0204 	orr.w	r2, r3, #4
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2201      	movs	r2, #1
 800a5fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	68fa      	ldr	r2, [r7, #12]
 800a600:	601a      	str	r2, [r3, #0]
}
 800a602:	bf00      	nop
 800a604:	3714      	adds	r7, #20
 800a606:	46bd      	mov	sp, r7
 800a608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop
 800a610:	40010000 	.word	0x40010000
 800a614:	40000400 	.word	0x40000400
 800a618:	40000800 	.word	0x40000800
 800a61c:	40000c00 	.word	0x40000c00
 800a620:	40010400 	.word	0x40010400
 800a624:	40014000 	.word	0x40014000
 800a628:	40014400 	.word	0x40014400
 800a62c:	40014800 	.word	0x40014800
 800a630:	4000e000 	.word	0x4000e000
 800a634:	4000e400 	.word	0x4000e400

0800a638 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a638:	b480      	push	{r7}
 800a63a:	b087      	sub	sp, #28
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6a1b      	ldr	r3, [r3, #32]
 800a648:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6a1b      	ldr	r3, [r3, #32]
 800a64e:	f023 0201 	bic.w	r2, r3, #1
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	699b      	ldr	r3, [r3, #24]
 800a65a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a65c:	693b      	ldr	r3, [r7, #16]
 800a65e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	011b      	lsls	r3, r3, #4
 800a668:	693a      	ldr	r2, [r7, #16]
 800a66a:	4313      	orrs	r3, r2
 800a66c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	f023 030a 	bic.w	r3, r3, #10
 800a674:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a676:	697a      	ldr	r2, [r7, #20]
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	693a      	ldr	r2, [r7, #16]
 800a682:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	697a      	ldr	r2, [r7, #20]
 800a688:	621a      	str	r2, [r3, #32]
}
 800a68a:	bf00      	nop
 800a68c:	371c      	adds	r7, #28
 800a68e:	46bd      	mov	sp, r7
 800a690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a694:	4770      	bx	lr

0800a696 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a696:	b480      	push	{r7}
 800a698:	b087      	sub	sp, #28
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	60f8      	str	r0, [r7, #12]
 800a69e:	60b9      	str	r1, [r7, #8]
 800a6a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	6a1b      	ldr	r3, [r3, #32]
 800a6a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	6a1b      	ldr	r3, [r3, #32]
 800a6ac:	f023 0210 	bic.w	r2, r3, #16
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	699b      	ldr	r3, [r3, #24]
 800a6b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a6c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	031b      	lsls	r3, r3, #12
 800a6c6:	693a      	ldr	r2, [r7, #16]
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a6d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	011b      	lsls	r3, r3, #4
 800a6d8:	697a      	ldr	r2, [r7, #20]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	693a      	ldr	r2, [r7, #16]
 800a6e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	697a      	ldr	r2, [r7, #20]
 800a6e8:	621a      	str	r2, [r3, #32]
}
 800a6ea:	bf00      	nop
 800a6ec:	371c      	adds	r7, #28
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr
	...

0800a6f8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a708:	68fa      	ldr	r2, [r7, #12]
 800a70a:	4b09      	ldr	r3, [pc, #36]	@ (800a730 <TIM_ITRx_SetConfig+0x38>)
 800a70c:	4013      	ands	r3, r2
 800a70e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a710:	683a      	ldr	r2, [r7, #0]
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	4313      	orrs	r3, r2
 800a716:	f043 0307 	orr.w	r3, r3, #7
 800a71a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	68fa      	ldr	r2, [r7, #12]
 800a720:	609a      	str	r2, [r3, #8]
}
 800a722:	bf00      	nop
 800a724:	3714      	adds	r7, #20
 800a726:	46bd      	mov	sp, r7
 800a728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72c:	4770      	bx	lr
 800a72e:	bf00      	nop
 800a730:	ffcfff8f 	.word	0xffcfff8f

0800a734 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a734:	b480      	push	{r7}
 800a736:	b087      	sub	sp, #28
 800a738:	af00      	add	r7, sp, #0
 800a73a:	60f8      	str	r0, [r7, #12]
 800a73c:	60b9      	str	r1, [r7, #8]
 800a73e:	607a      	str	r2, [r7, #4]
 800a740:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	689b      	ldr	r3, [r3, #8]
 800a746:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a74e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	021a      	lsls	r2, r3, #8
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	431a      	orrs	r2, r3
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	4313      	orrs	r3, r2
 800a75c:	697a      	ldr	r2, [r7, #20]
 800a75e:	4313      	orrs	r3, r2
 800a760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	697a      	ldr	r2, [r7, #20]
 800a766:	609a      	str	r2, [r3, #8]
}
 800a768:	bf00      	nop
 800a76a:	371c      	adds	r7, #28
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr

0800a774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a774:	b480      	push	{r7}
 800a776:	b085      	sub	sp, #20
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a784:	2b01      	cmp	r3, #1
 800a786:	d101      	bne.n	800a78c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a788:	2302      	movs	r3, #2
 800a78a:	e077      	b.n	800a87c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2201      	movs	r2, #1
 800a790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2202      	movs	r2, #2
 800a798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a35      	ldr	r2, [pc, #212]	@ (800a888 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d004      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a34      	ldr	r2, [pc, #208]	@ (800a88c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d108      	bne.n	800a7d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a7c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68fa      	ldr	r2, [r7, #12]
 800a7e0:	4313      	orrs	r3, r2
 800a7e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	68fa      	ldr	r2, [r7, #12]
 800a7ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a25      	ldr	r2, [pc, #148]	@ (800a888 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d02c      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7fe:	d027      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a22      	ldr	r2, [pc, #136]	@ (800a890 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d022      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4a21      	ldr	r2, [pc, #132]	@ (800a894 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a810:	4293      	cmp	r3, r2
 800a812:	d01d      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4a1f      	ldr	r2, [pc, #124]	@ (800a898 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d018      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a1a      	ldr	r2, [pc, #104]	@ (800a88c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d013      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4a1b      	ldr	r2, [pc, #108]	@ (800a89c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a82e:	4293      	cmp	r3, r2
 800a830:	d00e      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a1a      	ldr	r2, [pc, #104]	@ (800a8a0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d009      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a18      	ldr	r2, [pc, #96]	@ (800a8a4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d004      	beq.n	800a850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4a17      	ldr	r2, [pc, #92]	@ (800a8a8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d10c      	bne.n	800a86a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a856:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	68ba      	ldr	r2, [r7, #8]
 800a85e:	4313      	orrs	r3, r2
 800a860:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	68ba      	ldr	r2, [r7, #8]
 800a868:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2201      	movs	r2, #1
 800a86e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2200      	movs	r2, #0
 800a876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	3714      	adds	r7, #20
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr
 800a888:	40010000 	.word	0x40010000
 800a88c:	40010400 	.word	0x40010400
 800a890:	40000400 	.word	0x40000400
 800a894:	40000800 	.word	0x40000800
 800a898:	40000c00 	.word	0x40000c00
 800a89c:	40001800 	.word	0x40001800
 800a8a0:	40014000 	.word	0x40014000
 800a8a4:	4000e000 	.word	0x4000e000
 800a8a8:	4000e400 	.word	0x4000e400

0800a8ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b083      	sub	sp, #12
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a8b4:	bf00      	nop
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a8c8:	bf00      	nop
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a8dc:	bf00      	nop
 800a8de:	370c      	adds	r7, #12
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e6:	4770      	bx	lr

0800a8e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d101      	bne.n	800a8fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e042      	b.n	800a980 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a900:	2b00      	cmp	r3, #0
 800a902:	d106      	bne.n	800a912 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2200      	movs	r2, #0
 800a908:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f7f7 fd8f 	bl	8002430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2224      	movs	r2, #36	@ 0x24
 800a916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681a      	ldr	r2, [r3, #0]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f022 0201 	bic.w	r2, r2, #1
 800a928:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d002      	beq.n	800a938 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a932:	6878      	ldr	r0, [r7, #4]
 800a934:	f001 fb18 	bl	800bf68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 fca9 	bl	800b290 <UART_SetConfig>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b01      	cmp	r3, #1
 800a942:	d101      	bne.n	800a948 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a944:	2301      	movs	r3, #1
 800a946:	e01b      	b.n	800a980 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	685a      	ldr	r2, [r3, #4]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a956:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	689a      	ldr	r2, [r3, #8]
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a966:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	681a      	ldr	r2, [r3, #0]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f042 0201 	orr.w	r2, r2, #1
 800a976:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f001 fb97 	bl	800c0ac <UART_CheckIdleState>
 800a97e:	4603      	mov	r3, r0
}
 800a980:	4618      	mov	r0, r3
 800a982:	3708      	adds	r7, #8
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b08a      	sub	sp, #40	@ 0x28
 800a98c:	af02      	add	r7, sp, #8
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	60b9      	str	r1, [r7, #8]
 800a992:	603b      	str	r3, [r7, #0]
 800a994:	4613      	mov	r3, r2
 800a996:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a99e:	2b20      	cmp	r3, #32
 800a9a0:	d17b      	bne.n	800aa9a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d002      	beq.n	800a9ae <HAL_UART_Transmit+0x26>
 800a9a8:	88fb      	ldrh	r3, [r7, #6]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d101      	bne.n	800a9b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	e074      	b.n	800aa9c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2221      	movs	r2, #33	@ 0x21
 800a9be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9c2:	f7f7 febd 	bl	8002740 <HAL_GetTick>
 800a9c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	88fa      	ldrh	r2, [r7, #6]
 800a9cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	88fa      	ldrh	r2, [r7, #6]
 800a9d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	689b      	ldr	r3, [r3, #8]
 800a9dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9e0:	d108      	bne.n	800a9f4 <HAL_UART_Transmit+0x6c>
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d104      	bne.n	800a9f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	61bb      	str	r3, [r7, #24]
 800a9f2:	e003      	b.n	800a9fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a9fc:	e030      	b.n	800aa60 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	9300      	str	r3, [sp, #0]
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	2200      	movs	r2, #0
 800aa06:	2180      	movs	r1, #128	@ 0x80
 800aa08:	68f8      	ldr	r0, [r7, #12]
 800aa0a:	f001 fbf9 	bl	800c200 <UART_WaitOnFlagUntilTimeout>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d005      	beq.n	800aa20 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2220      	movs	r2, #32
 800aa18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800aa1c:	2303      	movs	r3, #3
 800aa1e:	e03d      	b.n	800aa9c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10b      	bne.n	800aa3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa26:	69bb      	ldr	r3, [r7, #24]
 800aa28:	881b      	ldrh	r3, [r3, #0]
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa34:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	3302      	adds	r3, #2
 800aa3a:	61bb      	str	r3, [r7, #24]
 800aa3c:	e007      	b.n	800aa4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa3e:	69fb      	ldr	r3, [r7, #28]
 800aa40:	781a      	ldrb	r2, [r3, #0]
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	3b01      	subs	r3, #1
 800aa58:	b29a      	uxth	r2, r3
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa66:	b29b      	uxth	r3, r3
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d1c8      	bne.n	800a9fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	9300      	str	r3, [sp, #0]
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	2200      	movs	r2, #0
 800aa74:	2140      	movs	r1, #64	@ 0x40
 800aa76:	68f8      	ldr	r0, [r7, #12]
 800aa78:	f001 fbc2 	bl	800c200 <UART_WaitOnFlagUntilTimeout>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d005      	beq.n	800aa8e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2220      	movs	r2, #32
 800aa86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	e006      	b.n	800aa9c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2220      	movs	r2, #32
 800aa92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800aa96:	2300      	movs	r3, #0
 800aa98:	e000      	b.n	800aa9c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800aa9a:	2302      	movs	r3, #2
  }
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3720      	adds	r7, #32
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b0ba      	sub	sp, #232	@ 0xe8
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	69db      	ldr	r3, [r3, #28]
 800aab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	689b      	ldr	r3, [r3, #8]
 800aac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aaca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aace:	f640 030f 	movw	r3, #2063	@ 0x80f
 800aad2:	4013      	ands	r3, r2
 800aad4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800aad8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d11b      	bne.n	800ab18 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aae4:	f003 0320 	and.w	r3, r3, #32
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d015      	beq.n	800ab18 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aaec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaf0:	f003 0320 	and.w	r3, r3, #32
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d105      	bne.n	800ab04 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aaf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aafc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d009      	beq.n	800ab18 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	f000 8393 	beq.w	800b234 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	4798      	blx	r3
      }
      return;
 800ab16:	e38d      	b.n	800b234 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ab18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	f000 8123 	beq.w	800ad68 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ab22:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ab26:	4b8d      	ldr	r3, [pc, #564]	@ (800ad5c <HAL_UART_IRQHandler+0x2b8>)
 800ab28:	4013      	ands	r3, r2
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d106      	bne.n	800ab3c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ab2e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ab32:	4b8b      	ldr	r3, [pc, #556]	@ (800ad60 <HAL_UART_IRQHandler+0x2bc>)
 800ab34:	4013      	ands	r3, r2
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	f000 8116 	beq.w	800ad68 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab40:	f003 0301 	and.w	r3, r3, #1
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d011      	beq.n	800ab6c <HAL_UART_IRQHandler+0xc8>
 800ab48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d00b      	beq.n	800ab6c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2201      	movs	r2, #1
 800ab5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab62:	f043 0201 	orr.w	r2, r3, #1
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab70:	f003 0302 	and.w	r3, r3, #2
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d011      	beq.n	800ab9c <HAL_UART_IRQHandler+0xf8>
 800ab78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab7c:	f003 0301 	and.w	r3, r3, #1
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d00b      	beq.n	800ab9c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	2202      	movs	r2, #2
 800ab8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab92:	f043 0204 	orr.w	r2, r3, #4
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aba0:	f003 0304 	and.w	r3, r3, #4
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d011      	beq.n	800abcc <HAL_UART_IRQHandler+0x128>
 800aba8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abac:	f003 0301 	and.w	r3, r3, #1
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d00b      	beq.n	800abcc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	2204      	movs	r2, #4
 800abba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abc2:	f043 0202 	orr.w	r2, r3, #2
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800abcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abd0:	f003 0308 	and.w	r3, r3, #8
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d017      	beq.n	800ac08 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800abd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abdc:	f003 0320 	and.w	r3, r3, #32
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d105      	bne.n	800abf0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800abe4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800abe8:	4b5c      	ldr	r3, [pc, #368]	@ (800ad5c <HAL_UART_IRQHandler+0x2b8>)
 800abea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800abec:	2b00      	cmp	r3, #0
 800abee:	d00b      	beq.n	800ac08 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	2208      	movs	r2, #8
 800abf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abfe:	f043 0208 	orr.w	r2, r3, #8
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ac08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d012      	beq.n	800ac3a <HAL_UART_IRQHandler+0x196>
 800ac14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d00c      	beq.n	800ac3a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac30:	f043 0220 	orr.w	r2, r3, #32
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f000 82f9 	beq.w	800b238 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ac46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac4a:	f003 0320 	and.w	r3, r3, #32
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d013      	beq.n	800ac7a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac56:	f003 0320 	and.w	r3, r3, #32
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d105      	bne.n	800ac6a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ac5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d007      	beq.n	800ac7a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d003      	beq.n	800ac7a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac8e:	2b40      	cmp	r3, #64	@ 0x40
 800ac90:	d005      	beq.n	800ac9e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ac92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d054      	beq.n	800ad48 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f001 fb1c 	bl	800c2dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	689b      	ldr	r3, [r3, #8]
 800acaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acae:	2b40      	cmp	r3, #64	@ 0x40
 800acb0:	d146      	bne.n	800ad40 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	3308      	adds	r3, #8
 800acb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800acc0:	e853 3f00 	ldrex	r3, [r3]
 800acc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800acc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800accc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	3308      	adds	r3, #8
 800acda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800acde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ace2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800acea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800acee:	e841 2300 	strex	r3, r2, [r1]
 800acf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800acf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d1d9      	bne.n	800acb2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d017      	beq.n	800ad38 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad0e:	4a15      	ldr	r2, [pc, #84]	@ (800ad64 <HAL_UART_IRQHandler+0x2c0>)
 800ad10:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f7f8 fcdd 	bl	80036d8 <HAL_DMA_Abort_IT>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d019      	beq.n	800ad58 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad2c:	687a      	ldr	r2, [r7, #4]
 800ad2e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ad32:	4610      	mov	r0, r2
 800ad34:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad36:	e00f      	b.n	800ad58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f000 fa93 	bl	800b264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad3e:	e00b      	b.n	800ad58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 fa8f 	bl	800b264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad46:	e007      	b.n	800ad58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f000 fa8b 	bl	800b264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2200      	movs	r2, #0
 800ad52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ad56:	e26f      	b.n	800b238 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad58:	bf00      	nop
    return;
 800ad5a:	e26d      	b.n	800b238 <HAL_UART_IRQHandler+0x794>
 800ad5c:	10000001 	.word	0x10000001
 800ad60:	04000120 	.word	0x04000120
 800ad64:	0800c3a9 	.word	0x0800c3a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	f040 8203 	bne.w	800b178 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ad72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad76:	f003 0310 	and.w	r3, r3, #16
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	f000 81fc 	beq.w	800b178 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ad80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad84:	f003 0310 	and.w	r3, r3, #16
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	f000 81f5 	beq.w	800b178 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	2210      	movs	r2, #16
 800ad94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada0:	2b40      	cmp	r3, #64	@ 0x40
 800ada2:	f040 816d 	bne.w	800b080 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4aa4      	ldr	r2, [pc, #656]	@ (800b040 <HAL_UART_IRQHandler+0x59c>)
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d068      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4aa1      	ldr	r2, [pc, #644]	@ (800b044 <HAL_UART_IRQHandler+0x5a0>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d061      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4a9f      	ldr	r2, [pc, #636]	@ (800b048 <HAL_UART_IRQHandler+0x5a4>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d05a      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a9c      	ldr	r2, [pc, #624]	@ (800b04c <HAL_UART_IRQHandler+0x5a8>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d053      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	4a9a      	ldr	r2, [pc, #616]	@ (800b050 <HAL_UART_IRQHandler+0x5ac>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d04c      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a97      	ldr	r2, [pc, #604]	@ (800b054 <HAL_UART_IRQHandler+0x5b0>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d045      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a95      	ldr	r2, [pc, #596]	@ (800b058 <HAL_UART_IRQHandler+0x5b4>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d03e      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4a92      	ldr	r2, [pc, #584]	@ (800b05c <HAL_UART_IRQHandler+0x5b8>)
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d037      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	4a90      	ldr	r2, [pc, #576]	@ (800b060 <HAL_UART_IRQHandler+0x5bc>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d030      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a8d      	ldr	r2, [pc, #564]	@ (800b064 <HAL_UART_IRQHandler+0x5c0>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d029      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a8b      	ldr	r2, [pc, #556]	@ (800b068 <HAL_UART_IRQHandler+0x5c4>)
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d022      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4a88      	ldr	r2, [pc, #544]	@ (800b06c <HAL_UART_IRQHandler+0x5c8>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d01b      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4a86      	ldr	r2, [pc, #536]	@ (800b070 <HAL_UART_IRQHandler+0x5cc>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d014      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4a83      	ldr	r2, [pc, #524]	@ (800b074 <HAL_UART_IRQHandler+0x5d0>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d00d      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	4a81      	ldr	r2, [pc, #516]	@ (800b078 <HAL_UART_IRQHandler+0x5d4>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d006      	beq.n	800ae86 <HAL_UART_IRQHandler+0x3e2>
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a7e      	ldr	r2, [pc, #504]	@ (800b07c <HAL_UART_IRQHandler+0x5d8>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d106      	bne.n	800ae94 <HAL_UART_IRQHandler+0x3f0>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	b29b      	uxth	r3, r3
 800ae92:	e005      	b.n	800aea0 <HAL_UART_IRQHandler+0x3fc>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	b29b      	uxth	r3, r3
 800aea0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aea4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	f000 80ad 	beq.w	800b008 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aeb4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	f080 80a5 	bcs.w	800b008 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aec4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aece:	69db      	ldr	r3, [r3, #28]
 800aed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aed4:	f000 8087 	beq.w	800afe6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aee4:	e853 3f00 	ldrex	r3, [r3]
 800aee8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800aeec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aef4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	461a      	mov	r2, r3
 800aefe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800af02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800af0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af12:	e841 2300 	strex	r3, r2, [r1]
 800af16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800af1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d1da      	bne.n	800aed8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	3308      	adds	r3, #8
 800af28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af2c:	e853 3f00 	ldrex	r3, [r3]
 800af30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800af32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af34:	f023 0301 	bic.w	r3, r3, #1
 800af38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	3308      	adds	r3, #8
 800af42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800af46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800af4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800af4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800af52:	e841 2300 	strex	r3, r2, [r1]
 800af56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800af58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d1e1      	bne.n	800af22 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	3308      	adds	r3, #8
 800af64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af68:	e853 3f00 	ldrex	r3, [r3]
 800af6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800af6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	3308      	adds	r3, #8
 800af7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800af82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800af84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800af88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800af8a:	e841 2300 	strex	r3, r2, [r1]
 800af8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800af90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800af92:	2b00      	cmp	r3, #0
 800af94:	d1e3      	bne.n	800af5e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2220      	movs	r2, #32
 800af9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2200      	movs	r2, #0
 800afa2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afac:	e853 3f00 	ldrex	r3, [r3]
 800afb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800afb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afb4:	f023 0310 	bic.w	r3, r3, #16
 800afb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	461a      	mov	r2, r3
 800afc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800afc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800afcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800afce:	e841 2300 	strex	r3, r2, [r1]
 800afd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800afd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d1e4      	bne.n	800afa4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7f8 f85b 	bl	800309c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2202      	movs	r2, #2
 800afea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aff8:	b29b      	uxth	r3, r3
 800affa:	1ad3      	subs	r3, r2, r3
 800affc:	b29b      	uxth	r3, r3
 800affe:	4619      	mov	r1, r3
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 f939 	bl	800b278 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b006:	e119      	b.n	800b23c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b00e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b012:	429a      	cmp	r2, r3
 800b014:	f040 8112 	bne.w	800b23c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b01e:	69db      	ldr	r3, [r3, #28]
 800b020:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b024:	f040 810a 	bne.w	800b23c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2202      	movs	r2, #2
 800b02c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b034:	4619      	mov	r1, r3
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 f91e 	bl	800b278 <HAL_UARTEx_RxEventCallback>
      return;
 800b03c:	e0fe      	b.n	800b23c <HAL_UART_IRQHandler+0x798>
 800b03e:	bf00      	nop
 800b040:	40020010 	.word	0x40020010
 800b044:	40020028 	.word	0x40020028
 800b048:	40020040 	.word	0x40020040
 800b04c:	40020058 	.word	0x40020058
 800b050:	40020070 	.word	0x40020070
 800b054:	40020088 	.word	0x40020088
 800b058:	400200a0 	.word	0x400200a0
 800b05c:	400200b8 	.word	0x400200b8
 800b060:	40020410 	.word	0x40020410
 800b064:	40020428 	.word	0x40020428
 800b068:	40020440 	.word	0x40020440
 800b06c:	40020458 	.word	0x40020458
 800b070:	40020470 	.word	0x40020470
 800b074:	40020488 	.word	0x40020488
 800b078:	400204a0 	.word	0x400204a0
 800b07c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b08c:	b29b      	uxth	r3, r3
 800b08e:	1ad3      	subs	r3, r2, r3
 800b090:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	f000 80cf 	beq.w	800b240 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b0a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	f000 80ca 	beq.w	800b240 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b4:	e853 3f00 	ldrex	r3, [r3]
 800b0b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b0ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0d6:	e841 2300 	strex	r3, r2, [r1]
 800b0da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d1e4      	bne.n	800b0ac <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	3308      	adds	r3, #8
 800b0e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ec:	e853 3f00 	ldrex	r3, [r3]
 800b0f0:	623b      	str	r3, [r7, #32]
   return(result);
 800b0f2:	6a3a      	ldr	r2, [r7, #32]
 800b0f4:	4b55      	ldr	r3, [pc, #340]	@ (800b24c <HAL_UART_IRQHandler+0x7a8>)
 800b0f6:	4013      	ands	r3, r2
 800b0f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	3308      	adds	r3, #8
 800b102:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b106:	633a      	str	r2, [r7, #48]	@ 0x30
 800b108:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b10a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b10c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b10e:	e841 2300 	strex	r3, r2, [r1]
 800b112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b116:	2b00      	cmp	r3, #0
 800b118:	d1e3      	bne.n	800b0e2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2220      	movs	r2, #32
 800b11e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2200      	movs	r2, #0
 800b126:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	e853 3f00 	ldrex	r3, [r3]
 800b13a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	f023 0310 	bic.w	r3, r3, #16
 800b142:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	461a      	mov	r2, r3
 800b14c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b150:	61fb      	str	r3, [r7, #28]
 800b152:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b154:	69b9      	ldr	r1, [r7, #24]
 800b156:	69fa      	ldr	r2, [r7, #28]
 800b158:	e841 2300 	strex	r3, r2, [r1]
 800b15c:	617b      	str	r3, [r7, #20]
   return(result);
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d1e4      	bne.n	800b12e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2202      	movs	r2, #2
 800b168:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b16a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b16e:	4619      	mov	r1, r3
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f000 f881 	bl	800b278 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b176:	e063      	b.n	800b240 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b17c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b180:	2b00      	cmp	r3, #0
 800b182:	d00e      	beq.n	800b1a2 <HAL_UART_IRQHandler+0x6fe>
 800b184:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b188:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d008      	beq.n	800b1a2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b198:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f001 f941 	bl	800c422 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b1a0:	e051      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b1a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d014      	beq.n	800b1d8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b1ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d105      	bne.n	800b1c6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b1ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b1be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d008      	beq.n	800b1d8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d03a      	beq.n	800b244 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	4798      	blx	r3
    }
    return;
 800b1d6:	e035      	b.n	800b244 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b1d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d009      	beq.n	800b1f8 <HAL_UART_IRQHandler+0x754>
 800b1e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d003      	beq.n	800b1f8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f001 f8eb 	bl	800c3cc <UART_EndTransmit_IT>
    return;
 800b1f6:	e026      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b1f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b200:	2b00      	cmp	r3, #0
 800b202:	d009      	beq.n	800b218 <HAL_UART_IRQHandler+0x774>
 800b204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b208:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d003      	beq.n	800b218 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f001 f91a 	bl	800c44a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b216:	e016      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b21c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b220:	2b00      	cmp	r3, #0
 800b222:	d010      	beq.n	800b246 <HAL_UART_IRQHandler+0x7a2>
 800b224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	da0c      	bge.n	800b246 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f001 f902 	bl	800c436 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b232:	e008      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b234:	bf00      	nop
 800b236:	e006      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b238:	bf00      	nop
 800b23a:	e004      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b23c:	bf00      	nop
 800b23e:	e002      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b240:	bf00      	nop
 800b242:	e000      	b.n	800b246 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b244:	bf00      	nop
  }
}
 800b246:	37e8      	adds	r7, #232	@ 0xe8
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}
 800b24c:	effffffe 	.word	0xeffffffe

0800b250 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b258:	bf00      	nop
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b26c:	bf00      	nop
 800b26e:	370c      	adds	r7, #12
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b278:	b480      	push	{r7}
 800b27a:	b083      	sub	sp, #12
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
 800b280:	460b      	mov	r3, r1
 800b282:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b284:	bf00      	nop
 800b286:	370c      	adds	r7, #12
 800b288:	46bd      	mov	sp, r7
 800b28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28e:	4770      	bx	lr

0800b290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b294:	b092      	sub	sp, #72	@ 0x48
 800b296:	af00      	add	r7, sp, #0
 800b298:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b29a:	2300      	movs	r3, #0
 800b29c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	689a      	ldr	r2, [r3, #8]
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	691b      	ldr	r3, [r3, #16]
 800b2a8:	431a      	orrs	r2, r3
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	695b      	ldr	r3, [r3, #20]
 800b2ae:	431a      	orrs	r2, r3
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	69db      	ldr	r3, [r3, #28]
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	4bbe      	ldr	r3, [pc, #760]	@ (800b5b8 <UART_SetConfig+0x328>)
 800b2c0:	4013      	ands	r3, r2
 800b2c2:	697a      	ldr	r2, [r7, #20]
 800b2c4:	6812      	ldr	r2, [r2, #0]
 800b2c6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b2c8:	430b      	orrs	r3, r1
 800b2ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	68da      	ldr	r2, [r3, #12]
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	430a      	orrs	r2, r1
 800b2e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	699b      	ldr	r3, [r3, #24]
 800b2e6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4ab3      	ldr	r2, [pc, #716]	@ (800b5bc <UART_SetConfig+0x32c>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d004      	beq.n	800b2fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	689a      	ldr	r2, [r3, #8]
 800b302:	4baf      	ldr	r3, [pc, #700]	@ (800b5c0 <UART_SetConfig+0x330>)
 800b304:	4013      	ands	r3, r2
 800b306:	697a      	ldr	r2, [r7, #20]
 800b308:	6812      	ldr	r2, [r2, #0]
 800b30a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b30c:	430b      	orrs	r3, r1
 800b30e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b310:	697b      	ldr	r3, [r7, #20]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b316:	f023 010f 	bic.w	r1, r3, #15
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	430a      	orrs	r2, r1
 800b324:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	4aa6      	ldr	r2, [pc, #664]	@ (800b5c4 <UART_SetConfig+0x334>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d177      	bne.n	800b420 <UART_SetConfig+0x190>
 800b330:	4ba5      	ldr	r3, [pc, #660]	@ (800b5c8 <UART_SetConfig+0x338>)
 800b332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b334:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b338:	2b28      	cmp	r3, #40	@ 0x28
 800b33a:	d86d      	bhi.n	800b418 <UART_SetConfig+0x188>
 800b33c:	a201      	add	r2, pc, #4	@ (adr r2, 800b344 <UART_SetConfig+0xb4>)
 800b33e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b342:	bf00      	nop
 800b344:	0800b3e9 	.word	0x0800b3e9
 800b348:	0800b419 	.word	0x0800b419
 800b34c:	0800b419 	.word	0x0800b419
 800b350:	0800b419 	.word	0x0800b419
 800b354:	0800b419 	.word	0x0800b419
 800b358:	0800b419 	.word	0x0800b419
 800b35c:	0800b419 	.word	0x0800b419
 800b360:	0800b419 	.word	0x0800b419
 800b364:	0800b3f1 	.word	0x0800b3f1
 800b368:	0800b419 	.word	0x0800b419
 800b36c:	0800b419 	.word	0x0800b419
 800b370:	0800b419 	.word	0x0800b419
 800b374:	0800b419 	.word	0x0800b419
 800b378:	0800b419 	.word	0x0800b419
 800b37c:	0800b419 	.word	0x0800b419
 800b380:	0800b419 	.word	0x0800b419
 800b384:	0800b3f9 	.word	0x0800b3f9
 800b388:	0800b419 	.word	0x0800b419
 800b38c:	0800b419 	.word	0x0800b419
 800b390:	0800b419 	.word	0x0800b419
 800b394:	0800b419 	.word	0x0800b419
 800b398:	0800b419 	.word	0x0800b419
 800b39c:	0800b419 	.word	0x0800b419
 800b3a0:	0800b419 	.word	0x0800b419
 800b3a4:	0800b401 	.word	0x0800b401
 800b3a8:	0800b419 	.word	0x0800b419
 800b3ac:	0800b419 	.word	0x0800b419
 800b3b0:	0800b419 	.word	0x0800b419
 800b3b4:	0800b419 	.word	0x0800b419
 800b3b8:	0800b419 	.word	0x0800b419
 800b3bc:	0800b419 	.word	0x0800b419
 800b3c0:	0800b419 	.word	0x0800b419
 800b3c4:	0800b409 	.word	0x0800b409
 800b3c8:	0800b419 	.word	0x0800b419
 800b3cc:	0800b419 	.word	0x0800b419
 800b3d0:	0800b419 	.word	0x0800b419
 800b3d4:	0800b419 	.word	0x0800b419
 800b3d8:	0800b419 	.word	0x0800b419
 800b3dc:	0800b419 	.word	0x0800b419
 800b3e0:	0800b419 	.word	0x0800b419
 800b3e4:	0800b411 	.word	0x0800b411
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ee:	e326      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b3f0:	2304      	movs	r3, #4
 800b3f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3f6:	e322      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b3f8:	2308      	movs	r3, #8
 800b3fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3fe:	e31e      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b400:	2310      	movs	r3, #16
 800b402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b406:	e31a      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b408:	2320      	movs	r3, #32
 800b40a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b40e:	e316      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b410:	2340      	movs	r3, #64	@ 0x40
 800b412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b416:	e312      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b418:	2380      	movs	r3, #128	@ 0x80
 800b41a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b41e:	e30e      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	4a69      	ldr	r2, [pc, #420]	@ (800b5cc <UART_SetConfig+0x33c>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d130      	bne.n	800b48c <UART_SetConfig+0x1fc>
 800b42a:	4b67      	ldr	r3, [pc, #412]	@ (800b5c8 <UART_SetConfig+0x338>)
 800b42c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b42e:	f003 0307 	and.w	r3, r3, #7
 800b432:	2b05      	cmp	r3, #5
 800b434:	d826      	bhi.n	800b484 <UART_SetConfig+0x1f4>
 800b436:	a201      	add	r2, pc, #4	@ (adr r2, 800b43c <UART_SetConfig+0x1ac>)
 800b438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b43c:	0800b455 	.word	0x0800b455
 800b440:	0800b45d 	.word	0x0800b45d
 800b444:	0800b465 	.word	0x0800b465
 800b448:	0800b46d 	.word	0x0800b46d
 800b44c:	0800b475 	.word	0x0800b475
 800b450:	0800b47d 	.word	0x0800b47d
 800b454:	2300      	movs	r3, #0
 800b456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b45a:	e2f0      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b45c:	2304      	movs	r3, #4
 800b45e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b462:	e2ec      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b464:	2308      	movs	r3, #8
 800b466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b46a:	e2e8      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b46c:	2310      	movs	r3, #16
 800b46e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b472:	e2e4      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b474:	2320      	movs	r3, #32
 800b476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b47a:	e2e0      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b47c:	2340      	movs	r3, #64	@ 0x40
 800b47e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b482:	e2dc      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b484:	2380      	movs	r3, #128	@ 0x80
 800b486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b48a:	e2d8      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a4f      	ldr	r2, [pc, #316]	@ (800b5d0 <UART_SetConfig+0x340>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d130      	bne.n	800b4f8 <UART_SetConfig+0x268>
 800b496:	4b4c      	ldr	r3, [pc, #304]	@ (800b5c8 <UART_SetConfig+0x338>)
 800b498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49a:	f003 0307 	and.w	r3, r3, #7
 800b49e:	2b05      	cmp	r3, #5
 800b4a0:	d826      	bhi.n	800b4f0 <UART_SetConfig+0x260>
 800b4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b4a8 <UART_SetConfig+0x218>)
 800b4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a8:	0800b4c1 	.word	0x0800b4c1
 800b4ac:	0800b4c9 	.word	0x0800b4c9
 800b4b0:	0800b4d1 	.word	0x0800b4d1
 800b4b4:	0800b4d9 	.word	0x0800b4d9
 800b4b8:	0800b4e1 	.word	0x0800b4e1
 800b4bc:	0800b4e9 	.word	0x0800b4e9
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4c6:	e2ba      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b4c8:	2304      	movs	r3, #4
 800b4ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ce:	e2b6      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b4d0:	2308      	movs	r3, #8
 800b4d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4d6:	e2b2      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b4d8:	2310      	movs	r3, #16
 800b4da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4de:	e2ae      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b4e0:	2320      	movs	r3, #32
 800b4e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4e6:	e2aa      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b4e8:	2340      	movs	r3, #64	@ 0x40
 800b4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ee:	e2a6      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b4f0:	2380      	movs	r3, #128	@ 0x80
 800b4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4f6:	e2a2      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	4a35      	ldr	r2, [pc, #212]	@ (800b5d4 <UART_SetConfig+0x344>)
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d130      	bne.n	800b564 <UART_SetConfig+0x2d4>
 800b502:	4b31      	ldr	r3, [pc, #196]	@ (800b5c8 <UART_SetConfig+0x338>)
 800b504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b506:	f003 0307 	and.w	r3, r3, #7
 800b50a:	2b05      	cmp	r3, #5
 800b50c:	d826      	bhi.n	800b55c <UART_SetConfig+0x2cc>
 800b50e:	a201      	add	r2, pc, #4	@ (adr r2, 800b514 <UART_SetConfig+0x284>)
 800b510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b514:	0800b52d 	.word	0x0800b52d
 800b518:	0800b535 	.word	0x0800b535
 800b51c:	0800b53d 	.word	0x0800b53d
 800b520:	0800b545 	.word	0x0800b545
 800b524:	0800b54d 	.word	0x0800b54d
 800b528:	0800b555 	.word	0x0800b555
 800b52c:	2300      	movs	r3, #0
 800b52e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b532:	e284      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b534:	2304      	movs	r3, #4
 800b536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b53a:	e280      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b53c:	2308      	movs	r3, #8
 800b53e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b542:	e27c      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b544:	2310      	movs	r3, #16
 800b546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b54a:	e278      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b54c:	2320      	movs	r3, #32
 800b54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b552:	e274      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b554:	2340      	movs	r3, #64	@ 0x40
 800b556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b55a:	e270      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b55c:	2380      	movs	r3, #128	@ 0x80
 800b55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b562:	e26c      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a1b      	ldr	r2, [pc, #108]	@ (800b5d8 <UART_SetConfig+0x348>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d142      	bne.n	800b5f4 <UART_SetConfig+0x364>
 800b56e:	4b16      	ldr	r3, [pc, #88]	@ (800b5c8 <UART_SetConfig+0x338>)
 800b570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b572:	f003 0307 	and.w	r3, r3, #7
 800b576:	2b05      	cmp	r3, #5
 800b578:	d838      	bhi.n	800b5ec <UART_SetConfig+0x35c>
 800b57a:	a201      	add	r2, pc, #4	@ (adr r2, 800b580 <UART_SetConfig+0x2f0>)
 800b57c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b580:	0800b599 	.word	0x0800b599
 800b584:	0800b5a1 	.word	0x0800b5a1
 800b588:	0800b5a9 	.word	0x0800b5a9
 800b58c:	0800b5b1 	.word	0x0800b5b1
 800b590:	0800b5dd 	.word	0x0800b5dd
 800b594:	0800b5e5 	.word	0x0800b5e5
 800b598:	2300      	movs	r3, #0
 800b59a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b59e:	e24e      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b5a0:	2304      	movs	r3, #4
 800b5a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5a6:	e24a      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b5a8:	2308      	movs	r3, #8
 800b5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ae:	e246      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b5b0:	2310      	movs	r3, #16
 800b5b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b6:	e242      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b5b8:	cfff69f3 	.word	0xcfff69f3
 800b5bc:	58000c00 	.word	0x58000c00
 800b5c0:	11fff4ff 	.word	0x11fff4ff
 800b5c4:	40011000 	.word	0x40011000
 800b5c8:	58024400 	.word	0x58024400
 800b5cc:	40004400 	.word	0x40004400
 800b5d0:	40004800 	.word	0x40004800
 800b5d4:	40004c00 	.word	0x40004c00
 800b5d8:	40005000 	.word	0x40005000
 800b5dc:	2320      	movs	r3, #32
 800b5de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e2:	e22c      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b5e4:	2340      	movs	r3, #64	@ 0x40
 800b5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ea:	e228      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b5ec:	2380      	movs	r3, #128	@ 0x80
 800b5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f2:	e224      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4ab1      	ldr	r2, [pc, #708]	@ (800b8c0 <UART_SetConfig+0x630>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d176      	bne.n	800b6ec <UART_SetConfig+0x45c>
 800b5fe:	4bb1      	ldr	r3, [pc, #708]	@ (800b8c4 <UART_SetConfig+0x634>)
 800b600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b602:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b606:	2b28      	cmp	r3, #40	@ 0x28
 800b608:	d86c      	bhi.n	800b6e4 <UART_SetConfig+0x454>
 800b60a:	a201      	add	r2, pc, #4	@ (adr r2, 800b610 <UART_SetConfig+0x380>)
 800b60c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b610:	0800b6b5 	.word	0x0800b6b5
 800b614:	0800b6e5 	.word	0x0800b6e5
 800b618:	0800b6e5 	.word	0x0800b6e5
 800b61c:	0800b6e5 	.word	0x0800b6e5
 800b620:	0800b6e5 	.word	0x0800b6e5
 800b624:	0800b6e5 	.word	0x0800b6e5
 800b628:	0800b6e5 	.word	0x0800b6e5
 800b62c:	0800b6e5 	.word	0x0800b6e5
 800b630:	0800b6bd 	.word	0x0800b6bd
 800b634:	0800b6e5 	.word	0x0800b6e5
 800b638:	0800b6e5 	.word	0x0800b6e5
 800b63c:	0800b6e5 	.word	0x0800b6e5
 800b640:	0800b6e5 	.word	0x0800b6e5
 800b644:	0800b6e5 	.word	0x0800b6e5
 800b648:	0800b6e5 	.word	0x0800b6e5
 800b64c:	0800b6e5 	.word	0x0800b6e5
 800b650:	0800b6c5 	.word	0x0800b6c5
 800b654:	0800b6e5 	.word	0x0800b6e5
 800b658:	0800b6e5 	.word	0x0800b6e5
 800b65c:	0800b6e5 	.word	0x0800b6e5
 800b660:	0800b6e5 	.word	0x0800b6e5
 800b664:	0800b6e5 	.word	0x0800b6e5
 800b668:	0800b6e5 	.word	0x0800b6e5
 800b66c:	0800b6e5 	.word	0x0800b6e5
 800b670:	0800b6cd 	.word	0x0800b6cd
 800b674:	0800b6e5 	.word	0x0800b6e5
 800b678:	0800b6e5 	.word	0x0800b6e5
 800b67c:	0800b6e5 	.word	0x0800b6e5
 800b680:	0800b6e5 	.word	0x0800b6e5
 800b684:	0800b6e5 	.word	0x0800b6e5
 800b688:	0800b6e5 	.word	0x0800b6e5
 800b68c:	0800b6e5 	.word	0x0800b6e5
 800b690:	0800b6d5 	.word	0x0800b6d5
 800b694:	0800b6e5 	.word	0x0800b6e5
 800b698:	0800b6e5 	.word	0x0800b6e5
 800b69c:	0800b6e5 	.word	0x0800b6e5
 800b6a0:	0800b6e5 	.word	0x0800b6e5
 800b6a4:	0800b6e5 	.word	0x0800b6e5
 800b6a8:	0800b6e5 	.word	0x0800b6e5
 800b6ac:	0800b6e5 	.word	0x0800b6e5
 800b6b0:	0800b6dd 	.word	0x0800b6dd
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ba:	e1c0      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b6bc:	2304      	movs	r3, #4
 800b6be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6c2:	e1bc      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b6c4:	2308      	movs	r3, #8
 800b6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ca:	e1b8      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b6cc:	2310      	movs	r3, #16
 800b6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6d2:	e1b4      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b6d4:	2320      	movs	r3, #32
 800b6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6da:	e1b0      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b6dc:	2340      	movs	r3, #64	@ 0x40
 800b6de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6e2:	e1ac      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b6e4:	2380      	movs	r3, #128	@ 0x80
 800b6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ea:	e1a8      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a75      	ldr	r2, [pc, #468]	@ (800b8c8 <UART_SetConfig+0x638>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d130      	bne.n	800b758 <UART_SetConfig+0x4c8>
 800b6f6:	4b73      	ldr	r3, [pc, #460]	@ (800b8c4 <UART_SetConfig+0x634>)
 800b6f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6fa:	f003 0307 	and.w	r3, r3, #7
 800b6fe:	2b05      	cmp	r3, #5
 800b700:	d826      	bhi.n	800b750 <UART_SetConfig+0x4c0>
 800b702:	a201      	add	r2, pc, #4	@ (adr r2, 800b708 <UART_SetConfig+0x478>)
 800b704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b708:	0800b721 	.word	0x0800b721
 800b70c:	0800b729 	.word	0x0800b729
 800b710:	0800b731 	.word	0x0800b731
 800b714:	0800b739 	.word	0x0800b739
 800b718:	0800b741 	.word	0x0800b741
 800b71c:	0800b749 	.word	0x0800b749
 800b720:	2300      	movs	r3, #0
 800b722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b726:	e18a      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b728:	2304      	movs	r3, #4
 800b72a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b72e:	e186      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b730:	2308      	movs	r3, #8
 800b732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b736:	e182      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b738:	2310      	movs	r3, #16
 800b73a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73e:	e17e      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b740:	2320      	movs	r3, #32
 800b742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b746:	e17a      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b748:	2340      	movs	r3, #64	@ 0x40
 800b74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74e:	e176      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b750:	2380      	movs	r3, #128	@ 0x80
 800b752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b756:	e172      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	4a5b      	ldr	r2, [pc, #364]	@ (800b8cc <UART_SetConfig+0x63c>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d130      	bne.n	800b7c4 <UART_SetConfig+0x534>
 800b762:	4b58      	ldr	r3, [pc, #352]	@ (800b8c4 <UART_SetConfig+0x634>)
 800b764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b766:	f003 0307 	and.w	r3, r3, #7
 800b76a:	2b05      	cmp	r3, #5
 800b76c:	d826      	bhi.n	800b7bc <UART_SetConfig+0x52c>
 800b76e:	a201      	add	r2, pc, #4	@ (adr r2, 800b774 <UART_SetConfig+0x4e4>)
 800b770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b774:	0800b78d 	.word	0x0800b78d
 800b778:	0800b795 	.word	0x0800b795
 800b77c:	0800b79d 	.word	0x0800b79d
 800b780:	0800b7a5 	.word	0x0800b7a5
 800b784:	0800b7ad 	.word	0x0800b7ad
 800b788:	0800b7b5 	.word	0x0800b7b5
 800b78c:	2300      	movs	r3, #0
 800b78e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b792:	e154      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b794:	2304      	movs	r3, #4
 800b796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b79a:	e150      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b79c:	2308      	movs	r3, #8
 800b79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7a2:	e14c      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b7a4:	2310      	movs	r3, #16
 800b7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7aa:	e148      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b7ac:	2320      	movs	r3, #32
 800b7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7b2:	e144      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b7b4:	2340      	movs	r3, #64	@ 0x40
 800b7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ba:	e140      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b7bc:	2380      	movs	r3, #128	@ 0x80
 800b7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c2:	e13c      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	4a41      	ldr	r2, [pc, #260]	@ (800b8d0 <UART_SetConfig+0x640>)
 800b7ca:	4293      	cmp	r3, r2
 800b7cc:	f040 8082 	bne.w	800b8d4 <UART_SetConfig+0x644>
 800b7d0:	4b3c      	ldr	r3, [pc, #240]	@ (800b8c4 <UART_SetConfig+0x634>)
 800b7d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b7d8:	2b28      	cmp	r3, #40	@ 0x28
 800b7da:	d86d      	bhi.n	800b8b8 <UART_SetConfig+0x628>
 800b7dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e4 <UART_SetConfig+0x554>)
 800b7de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e2:	bf00      	nop
 800b7e4:	0800b889 	.word	0x0800b889
 800b7e8:	0800b8b9 	.word	0x0800b8b9
 800b7ec:	0800b8b9 	.word	0x0800b8b9
 800b7f0:	0800b8b9 	.word	0x0800b8b9
 800b7f4:	0800b8b9 	.word	0x0800b8b9
 800b7f8:	0800b8b9 	.word	0x0800b8b9
 800b7fc:	0800b8b9 	.word	0x0800b8b9
 800b800:	0800b8b9 	.word	0x0800b8b9
 800b804:	0800b891 	.word	0x0800b891
 800b808:	0800b8b9 	.word	0x0800b8b9
 800b80c:	0800b8b9 	.word	0x0800b8b9
 800b810:	0800b8b9 	.word	0x0800b8b9
 800b814:	0800b8b9 	.word	0x0800b8b9
 800b818:	0800b8b9 	.word	0x0800b8b9
 800b81c:	0800b8b9 	.word	0x0800b8b9
 800b820:	0800b8b9 	.word	0x0800b8b9
 800b824:	0800b899 	.word	0x0800b899
 800b828:	0800b8b9 	.word	0x0800b8b9
 800b82c:	0800b8b9 	.word	0x0800b8b9
 800b830:	0800b8b9 	.word	0x0800b8b9
 800b834:	0800b8b9 	.word	0x0800b8b9
 800b838:	0800b8b9 	.word	0x0800b8b9
 800b83c:	0800b8b9 	.word	0x0800b8b9
 800b840:	0800b8b9 	.word	0x0800b8b9
 800b844:	0800b8a1 	.word	0x0800b8a1
 800b848:	0800b8b9 	.word	0x0800b8b9
 800b84c:	0800b8b9 	.word	0x0800b8b9
 800b850:	0800b8b9 	.word	0x0800b8b9
 800b854:	0800b8b9 	.word	0x0800b8b9
 800b858:	0800b8b9 	.word	0x0800b8b9
 800b85c:	0800b8b9 	.word	0x0800b8b9
 800b860:	0800b8b9 	.word	0x0800b8b9
 800b864:	0800b8a9 	.word	0x0800b8a9
 800b868:	0800b8b9 	.word	0x0800b8b9
 800b86c:	0800b8b9 	.word	0x0800b8b9
 800b870:	0800b8b9 	.word	0x0800b8b9
 800b874:	0800b8b9 	.word	0x0800b8b9
 800b878:	0800b8b9 	.word	0x0800b8b9
 800b87c:	0800b8b9 	.word	0x0800b8b9
 800b880:	0800b8b9 	.word	0x0800b8b9
 800b884:	0800b8b1 	.word	0x0800b8b1
 800b888:	2301      	movs	r3, #1
 800b88a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b88e:	e0d6      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b890:	2304      	movs	r3, #4
 800b892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b896:	e0d2      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b898:	2308      	movs	r3, #8
 800b89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89e:	e0ce      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b8a0:	2310      	movs	r3, #16
 800b8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8a6:	e0ca      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b8a8:	2320      	movs	r3, #32
 800b8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ae:	e0c6      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b8b0:	2340      	movs	r3, #64	@ 0x40
 800b8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b6:	e0c2      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b8b8:	2380      	movs	r3, #128	@ 0x80
 800b8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8be:	e0be      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b8c0:	40011400 	.word	0x40011400
 800b8c4:	58024400 	.word	0x58024400
 800b8c8:	40007800 	.word	0x40007800
 800b8cc:	40007c00 	.word	0x40007c00
 800b8d0:	40011800 	.word	0x40011800
 800b8d4:	697b      	ldr	r3, [r7, #20]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4aad      	ldr	r2, [pc, #692]	@ (800bb90 <UART_SetConfig+0x900>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d176      	bne.n	800b9cc <UART_SetConfig+0x73c>
 800b8de:	4bad      	ldr	r3, [pc, #692]	@ (800bb94 <UART_SetConfig+0x904>)
 800b8e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b8e6:	2b28      	cmp	r3, #40	@ 0x28
 800b8e8:	d86c      	bhi.n	800b9c4 <UART_SetConfig+0x734>
 800b8ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b8f0 <UART_SetConfig+0x660>)
 800b8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f0:	0800b995 	.word	0x0800b995
 800b8f4:	0800b9c5 	.word	0x0800b9c5
 800b8f8:	0800b9c5 	.word	0x0800b9c5
 800b8fc:	0800b9c5 	.word	0x0800b9c5
 800b900:	0800b9c5 	.word	0x0800b9c5
 800b904:	0800b9c5 	.word	0x0800b9c5
 800b908:	0800b9c5 	.word	0x0800b9c5
 800b90c:	0800b9c5 	.word	0x0800b9c5
 800b910:	0800b99d 	.word	0x0800b99d
 800b914:	0800b9c5 	.word	0x0800b9c5
 800b918:	0800b9c5 	.word	0x0800b9c5
 800b91c:	0800b9c5 	.word	0x0800b9c5
 800b920:	0800b9c5 	.word	0x0800b9c5
 800b924:	0800b9c5 	.word	0x0800b9c5
 800b928:	0800b9c5 	.word	0x0800b9c5
 800b92c:	0800b9c5 	.word	0x0800b9c5
 800b930:	0800b9a5 	.word	0x0800b9a5
 800b934:	0800b9c5 	.word	0x0800b9c5
 800b938:	0800b9c5 	.word	0x0800b9c5
 800b93c:	0800b9c5 	.word	0x0800b9c5
 800b940:	0800b9c5 	.word	0x0800b9c5
 800b944:	0800b9c5 	.word	0x0800b9c5
 800b948:	0800b9c5 	.word	0x0800b9c5
 800b94c:	0800b9c5 	.word	0x0800b9c5
 800b950:	0800b9ad 	.word	0x0800b9ad
 800b954:	0800b9c5 	.word	0x0800b9c5
 800b958:	0800b9c5 	.word	0x0800b9c5
 800b95c:	0800b9c5 	.word	0x0800b9c5
 800b960:	0800b9c5 	.word	0x0800b9c5
 800b964:	0800b9c5 	.word	0x0800b9c5
 800b968:	0800b9c5 	.word	0x0800b9c5
 800b96c:	0800b9c5 	.word	0x0800b9c5
 800b970:	0800b9b5 	.word	0x0800b9b5
 800b974:	0800b9c5 	.word	0x0800b9c5
 800b978:	0800b9c5 	.word	0x0800b9c5
 800b97c:	0800b9c5 	.word	0x0800b9c5
 800b980:	0800b9c5 	.word	0x0800b9c5
 800b984:	0800b9c5 	.word	0x0800b9c5
 800b988:	0800b9c5 	.word	0x0800b9c5
 800b98c:	0800b9c5 	.word	0x0800b9c5
 800b990:	0800b9bd 	.word	0x0800b9bd
 800b994:	2301      	movs	r3, #1
 800b996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b99a:	e050      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b99c:	2304      	movs	r3, #4
 800b99e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9a2:	e04c      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b9a4:	2308      	movs	r3, #8
 800b9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9aa:	e048      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b9ac:	2310      	movs	r3, #16
 800b9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9b2:	e044      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b9b4:	2320      	movs	r3, #32
 800b9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ba:	e040      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b9bc:	2340      	movs	r3, #64	@ 0x40
 800b9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9c2:	e03c      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b9c4:	2380      	movs	r3, #128	@ 0x80
 800b9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ca:	e038      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	4a71      	ldr	r2, [pc, #452]	@ (800bb98 <UART_SetConfig+0x908>)
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	d130      	bne.n	800ba38 <UART_SetConfig+0x7a8>
 800b9d6:	4b6f      	ldr	r3, [pc, #444]	@ (800bb94 <UART_SetConfig+0x904>)
 800b9d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9da:	f003 0307 	and.w	r3, r3, #7
 800b9de:	2b05      	cmp	r3, #5
 800b9e0:	d826      	bhi.n	800ba30 <UART_SetConfig+0x7a0>
 800b9e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b9e8 <UART_SetConfig+0x758>)
 800b9e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9e8:	0800ba01 	.word	0x0800ba01
 800b9ec:	0800ba09 	.word	0x0800ba09
 800b9f0:	0800ba11 	.word	0x0800ba11
 800b9f4:	0800ba19 	.word	0x0800ba19
 800b9f8:	0800ba21 	.word	0x0800ba21
 800b9fc:	0800ba29 	.word	0x0800ba29
 800ba00:	2302      	movs	r3, #2
 800ba02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba06:	e01a      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800ba08:	2304      	movs	r3, #4
 800ba0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba0e:	e016      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800ba10:	2308      	movs	r3, #8
 800ba12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba16:	e012      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800ba18:	2310      	movs	r3, #16
 800ba1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba1e:	e00e      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800ba20:	2320      	movs	r3, #32
 800ba22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba26:	e00a      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800ba28:	2340      	movs	r3, #64	@ 0x40
 800ba2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba2e:	e006      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800ba30:	2380      	movs	r3, #128	@ 0x80
 800ba32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba36:	e002      	b.n	800ba3e <UART_SetConfig+0x7ae>
 800ba38:	2380      	movs	r3, #128	@ 0x80
 800ba3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4a55      	ldr	r2, [pc, #340]	@ (800bb98 <UART_SetConfig+0x908>)
 800ba44:	4293      	cmp	r3, r2
 800ba46:	f040 80f8 	bne.w	800bc3a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ba4a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ba4e:	2b20      	cmp	r3, #32
 800ba50:	dc46      	bgt.n	800bae0 <UART_SetConfig+0x850>
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	db75      	blt.n	800bb42 <UART_SetConfig+0x8b2>
 800ba56:	3b02      	subs	r3, #2
 800ba58:	2b1e      	cmp	r3, #30
 800ba5a:	d872      	bhi.n	800bb42 <UART_SetConfig+0x8b2>
 800ba5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ba64 <UART_SetConfig+0x7d4>)
 800ba5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba62:	bf00      	nop
 800ba64:	0800bae7 	.word	0x0800bae7
 800ba68:	0800bb43 	.word	0x0800bb43
 800ba6c:	0800baef 	.word	0x0800baef
 800ba70:	0800bb43 	.word	0x0800bb43
 800ba74:	0800bb43 	.word	0x0800bb43
 800ba78:	0800bb43 	.word	0x0800bb43
 800ba7c:	0800baff 	.word	0x0800baff
 800ba80:	0800bb43 	.word	0x0800bb43
 800ba84:	0800bb43 	.word	0x0800bb43
 800ba88:	0800bb43 	.word	0x0800bb43
 800ba8c:	0800bb43 	.word	0x0800bb43
 800ba90:	0800bb43 	.word	0x0800bb43
 800ba94:	0800bb43 	.word	0x0800bb43
 800ba98:	0800bb43 	.word	0x0800bb43
 800ba9c:	0800bb0f 	.word	0x0800bb0f
 800baa0:	0800bb43 	.word	0x0800bb43
 800baa4:	0800bb43 	.word	0x0800bb43
 800baa8:	0800bb43 	.word	0x0800bb43
 800baac:	0800bb43 	.word	0x0800bb43
 800bab0:	0800bb43 	.word	0x0800bb43
 800bab4:	0800bb43 	.word	0x0800bb43
 800bab8:	0800bb43 	.word	0x0800bb43
 800babc:	0800bb43 	.word	0x0800bb43
 800bac0:	0800bb43 	.word	0x0800bb43
 800bac4:	0800bb43 	.word	0x0800bb43
 800bac8:	0800bb43 	.word	0x0800bb43
 800bacc:	0800bb43 	.word	0x0800bb43
 800bad0:	0800bb43 	.word	0x0800bb43
 800bad4:	0800bb43 	.word	0x0800bb43
 800bad8:	0800bb43 	.word	0x0800bb43
 800badc:	0800bb35 	.word	0x0800bb35
 800bae0:	2b40      	cmp	r3, #64	@ 0x40
 800bae2:	d02a      	beq.n	800bb3a <UART_SetConfig+0x8aa>
 800bae4:	e02d      	b.n	800bb42 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bae6:	f7fc fe73 	bl	80087d0 <HAL_RCCEx_GetD3PCLK1Freq>
 800baea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800baec:	e02f      	b.n	800bb4e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800baee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800baf2:	4618      	mov	r0, r3
 800baf4:	f7fc fe82 	bl	80087fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800baf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bafa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bafc:	e027      	b.n	800bb4e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bafe:	f107 0318 	add.w	r3, r7, #24
 800bb02:	4618      	mov	r0, r3
 800bb04:	f7fc ffce 	bl	8008aa4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bb08:	69fb      	ldr	r3, [r7, #28]
 800bb0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb0c:	e01f      	b.n	800bb4e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb0e:	4b21      	ldr	r3, [pc, #132]	@ (800bb94 <UART_SetConfig+0x904>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f003 0320 	and.w	r3, r3, #32
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d009      	beq.n	800bb2e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bb1a:	4b1e      	ldr	r3, [pc, #120]	@ (800bb94 <UART_SetConfig+0x904>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	08db      	lsrs	r3, r3, #3
 800bb20:	f003 0303 	and.w	r3, r3, #3
 800bb24:	4a1d      	ldr	r2, [pc, #116]	@ (800bb9c <UART_SetConfig+0x90c>)
 800bb26:	fa22 f303 	lsr.w	r3, r2, r3
 800bb2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bb2c:	e00f      	b.n	800bb4e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bb2e:	4b1b      	ldr	r3, [pc, #108]	@ (800bb9c <UART_SetConfig+0x90c>)
 800bb30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb32:	e00c      	b.n	800bb4e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bb34:	4b1a      	ldr	r3, [pc, #104]	@ (800bba0 <UART_SetConfig+0x910>)
 800bb36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb38:	e009      	b.n	800bb4e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb40:	e005      	b.n	800bb4e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bb42:	2300      	movs	r3, #0
 800bb44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bb46:	2301      	movs	r3, #1
 800bb48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bb4c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bb4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	f000 81ee 	beq.w	800bf32 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb5a:	4a12      	ldr	r2, [pc, #72]	@ (800bba4 <UART_SetConfig+0x914>)
 800bb5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb60:	461a      	mov	r2, r3
 800bb62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb64:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb68:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	685a      	ldr	r2, [r3, #4]
 800bb6e:	4613      	mov	r3, r2
 800bb70:	005b      	lsls	r3, r3, #1
 800bb72:	4413      	add	r3, r2
 800bb74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb76:	429a      	cmp	r2, r3
 800bb78:	d305      	bcc.n	800bb86 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d910      	bls.n	800bba8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800bb86:	2301      	movs	r3, #1
 800bb88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb8c:	e1d1      	b.n	800bf32 <UART_SetConfig+0xca2>
 800bb8e:	bf00      	nop
 800bb90:	40011c00 	.word	0x40011c00
 800bb94:	58024400 	.word	0x58024400
 800bb98:	58000c00 	.word	0x58000c00
 800bb9c:	03d09000 	.word	0x03d09000
 800bba0:	003d0900 	.word	0x003d0900
 800bba4:	0800f31c 	.word	0x0800f31c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bba8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbaa:	2200      	movs	r2, #0
 800bbac:	60bb      	str	r3, [r7, #8]
 800bbae:	60fa      	str	r2, [r7, #12]
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbb4:	4ac0      	ldr	r2, [pc, #768]	@ (800beb8 <UART_SetConfig+0xc28>)
 800bbb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	603b      	str	r3, [r7, #0]
 800bbc0:	607a      	str	r2, [r7, #4]
 800bbc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbc6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bbca:	f7f4 fbf9 	bl	80003c0 <__aeabi_uldivmod>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	4610      	mov	r0, r2
 800bbd4:	4619      	mov	r1, r3
 800bbd6:	f04f 0200 	mov.w	r2, #0
 800bbda:	f04f 0300 	mov.w	r3, #0
 800bbde:	020b      	lsls	r3, r1, #8
 800bbe0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bbe4:	0202      	lsls	r2, r0, #8
 800bbe6:	6979      	ldr	r1, [r7, #20]
 800bbe8:	6849      	ldr	r1, [r1, #4]
 800bbea:	0849      	lsrs	r1, r1, #1
 800bbec:	2000      	movs	r0, #0
 800bbee:	460c      	mov	r4, r1
 800bbf0:	4605      	mov	r5, r0
 800bbf2:	eb12 0804 	adds.w	r8, r2, r4
 800bbf6:	eb43 0905 	adc.w	r9, r3, r5
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	469a      	mov	sl, r3
 800bc02:	4693      	mov	fp, r2
 800bc04:	4652      	mov	r2, sl
 800bc06:	465b      	mov	r3, fp
 800bc08:	4640      	mov	r0, r8
 800bc0a:	4649      	mov	r1, r9
 800bc0c:	f7f4 fbd8 	bl	80003c0 <__aeabi_uldivmod>
 800bc10:	4602      	mov	r2, r0
 800bc12:	460b      	mov	r3, r1
 800bc14:	4613      	mov	r3, r2
 800bc16:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bc18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc1e:	d308      	bcc.n	800bc32 <UART_SetConfig+0x9a2>
 800bc20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc26:	d204      	bcs.n	800bc32 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc2e:	60da      	str	r2, [r3, #12]
 800bc30:	e17f      	b.n	800bf32 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800bc32:	2301      	movs	r3, #1
 800bc34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bc38:	e17b      	b.n	800bf32 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	69db      	ldr	r3, [r3, #28]
 800bc3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc42:	f040 80bd 	bne.w	800bdc0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800bc46:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc4a:	2b20      	cmp	r3, #32
 800bc4c:	dc48      	bgt.n	800bce0 <UART_SetConfig+0xa50>
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	db7b      	blt.n	800bd4a <UART_SetConfig+0xaba>
 800bc52:	2b20      	cmp	r3, #32
 800bc54:	d879      	bhi.n	800bd4a <UART_SetConfig+0xaba>
 800bc56:	a201      	add	r2, pc, #4	@ (adr r2, 800bc5c <UART_SetConfig+0x9cc>)
 800bc58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc5c:	0800bce7 	.word	0x0800bce7
 800bc60:	0800bcef 	.word	0x0800bcef
 800bc64:	0800bd4b 	.word	0x0800bd4b
 800bc68:	0800bd4b 	.word	0x0800bd4b
 800bc6c:	0800bcf7 	.word	0x0800bcf7
 800bc70:	0800bd4b 	.word	0x0800bd4b
 800bc74:	0800bd4b 	.word	0x0800bd4b
 800bc78:	0800bd4b 	.word	0x0800bd4b
 800bc7c:	0800bd07 	.word	0x0800bd07
 800bc80:	0800bd4b 	.word	0x0800bd4b
 800bc84:	0800bd4b 	.word	0x0800bd4b
 800bc88:	0800bd4b 	.word	0x0800bd4b
 800bc8c:	0800bd4b 	.word	0x0800bd4b
 800bc90:	0800bd4b 	.word	0x0800bd4b
 800bc94:	0800bd4b 	.word	0x0800bd4b
 800bc98:	0800bd4b 	.word	0x0800bd4b
 800bc9c:	0800bd17 	.word	0x0800bd17
 800bca0:	0800bd4b 	.word	0x0800bd4b
 800bca4:	0800bd4b 	.word	0x0800bd4b
 800bca8:	0800bd4b 	.word	0x0800bd4b
 800bcac:	0800bd4b 	.word	0x0800bd4b
 800bcb0:	0800bd4b 	.word	0x0800bd4b
 800bcb4:	0800bd4b 	.word	0x0800bd4b
 800bcb8:	0800bd4b 	.word	0x0800bd4b
 800bcbc:	0800bd4b 	.word	0x0800bd4b
 800bcc0:	0800bd4b 	.word	0x0800bd4b
 800bcc4:	0800bd4b 	.word	0x0800bd4b
 800bcc8:	0800bd4b 	.word	0x0800bd4b
 800bccc:	0800bd4b 	.word	0x0800bd4b
 800bcd0:	0800bd4b 	.word	0x0800bd4b
 800bcd4:	0800bd4b 	.word	0x0800bd4b
 800bcd8:	0800bd4b 	.word	0x0800bd4b
 800bcdc:	0800bd3d 	.word	0x0800bd3d
 800bce0:	2b40      	cmp	r3, #64	@ 0x40
 800bce2:	d02e      	beq.n	800bd42 <UART_SetConfig+0xab2>
 800bce4:	e031      	b.n	800bd4a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bce6:	f7fb fba7 	bl	8007438 <HAL_RCC_GetPCLK1Freq>
 800bcea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcec:	e033      	b.n	800bd56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bcee:	f7fb fbb9 	bl	8007464 <HAL_RCC_GetPCLK2Freq>
 800bcf2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcf4:	e02f      	b.n	800bd56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7fc fd7e 	bl	80087fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd04:	e027      	b.n	800bd56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd06:	f107 0318 	add.w	r3, r7, #24
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f7fc feca 	bl	8008aa4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd10:	69fb      	ldr	r3, [r7, #28]
 800bd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd14:	e01f      	b.n	800bd56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd16:	4b69      	ldr	r3, [pc, #420]	@ (800bebc <UART_SetConfig+0xc2c>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f003 0320 	and.w	r3, r3, #32
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d009      	beq.n	800bd36 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd22:	4b66      	ldr	r3, [pc, #408]	@ (800bebc <UART_SetConfig+0xc2c>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	08db      	lsrs	r3, r3, #3
 800bd28:	f003 0303 	and.w	r3, r3, #3
 800bd2c:	4a64      	ldr	r2, [pc, #400]	@ (800bec0 <UART_SetConfig+0xc30>)
 800bd2e:	fa22 f303 	lsr.w	r3, r2, r3
 800bd32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd34:	e00f      	b.n	800bd56 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bd36:	4b62      	ldr	r3, [pc, #392]	@ (800bec0 <UART_SetConfig+0xc30>)
 800bd38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd3a:	e00c      	b.n	800bd56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd3c:	4b61      	ldr	r3, [pc, #388]	@ (800bec4 <UART_SetConfig+0xc34>)
 800bd3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd40:	e009      	b.n	800bd56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd48:	e005      	b.n	800bd56 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd4e:	2301      	movs	r3, #1
 800bd50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bd56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	f000 80ea 	beq.w	800bf32 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd62:	4a55      	ldr	r2, [pc, #340]	@ (800beb8 <UART_SetConfig+0xc28>)
 800bd64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd68:	461a      	mov	r2, r3
 800bd6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd6c:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd70:	005a      	lsls	r2, r3, #1
 800bd72:	697b      	ldr	r3, [r7, #20]
 800bd74:	685b      	ldr	r3, [r3, #4]
 800bd76:	085b      	lsrs	r3, r3, #1
 800bd78:	441a      	add	r2, r3
 800bd7a:	697b      	ldr	r3, [r7, #20]
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd82:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd86:	2b0f      	cmp	r3, #15
 800bd88:	d916      	bls.n	800bdb8 <UART_SetConfig+0xb28>
 800bd8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd90:	d212      	bcs.n	800bdb8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bd92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd94:	b29b      	uxth	r3, r3
 800bd96:	f023 030f 	bic.w	r3, r3, #15
 800bd9a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bd9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd9e:	085b      	lsrs	r3, r3, #1
 800bda0:	b29b      	uxth	r3, r3
 800bda2:	f003 0307 	and.w	r3, r3, #7
 800bda6:	b29a      	uxth	r2, r3
 800bda8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bdb4:	60da      	str	r2, [r3, #12]
 800bdb6:	e0bc      	b.n	800bf32 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bdbe:	e0b8      	b.n	800bf32 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bdc0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bdc4:	2b20      	cmp	r3, #32
 800bdc6:	dc4b      	bgt.n	800be60 <UART_SetConfig+0xbd0>
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	f2c0 8087 	blt.w	800bedc <UART_SetConfig+0xc4c>
 800bdce:	2b20      	cmp	r3, #32
 800bdd0:	f200 8084 	bhi.w	800bedc <UART_SetConfig+0xc4c>
 800bdd4:	a201      	add	r2, pc, #4	@ (adr r2, 800bddc <UART_SetConfig+0xb4c>)
 800bdd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdda:	bf00      	nop
 800bddc:	0800be67 	.word	0x0800be67
 800bde0:	0800be6f 	.word	0x0800be6f
 800bde4:	0800bedd 	.word	0x0800bedd
 800bde8:	0800bedd 	.word	0x0800bedd
 800bdec:	0800be77 	.word	0x0800be77
 800bdf0:	0800bedd 	.word	0x0800bedd
 800bdf4:	0800bedd 	.word	0x0800bedd
 800bdf8:	0800bedd 	.word	0x0800bedd
 800bdfc:	0800be87 	.word	0x0800be87
 800be00:	0800bedd 	.word	0x0800bedd
 800be04:	0800bedd 	.word	0x0800bedd
 800be08:	0800bedd 	.word	0x0800bedd
 800be0c:	0800bedd 	.word	0x0800bedd
 800be10:	0800bedd 	.word	0x0800bedd
 800be14:	0800bedd 	.word	0x0800bedd
 800be18:	0800bedd 	.word	0x0800bedd
 800be1c:	0800be97 	.word	0x0800be97
 800be20:	0800bedd 	.word	0x0800bedd
 800be24:	0800bedd 	.word	0x0800bedd
 800be28:	0800bedd 	.word	0x0800bedd
 800be2c:	0800bedd 	.word	0x0800bedd
 800be30:	0800bedd 	.word	0x0800bedd
 800be34:	0800bedd 	.word	0x0800bedd
 800be38:	0800bedd 	.word	0x0800bedd
 800be3c:	0800bedd 	.word	0x0800bedd
 800be40:	0800bedd 	.word	0x0800bedd
 800be44:	0800bedd 	.word	0x0800bedd
 800be48:	0800bedd 	.word	0x0800bedd
 800be4c:	0800bedd 	.word	0x0800bedd
 800be50:	0800bedd 	.word	0x0800bedd
 800be54:	0800bedd 	.word	0x0800bedd
 800be58:	0800bedd 	.word	0x0800bedd
 800be5c:	0800becf 	.word	0x0800becf
 800be60:	2b40      	cmp	r3, #64	@ 0x40
 800be62:	d037      	beq.n	800bed4 <UART_SetConfig+0xc44>
 800be64:	e03a      	b.n	800bedc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be66:	f7fb fae7 	bl	8007438 <HAL_RCC_GetPCLK1Freq>
 800be6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be6c:	e03c      	b.n	800bee8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be6e:	f7fb faf9 	bl	8007464 <HAL_RCC_GetPCLK2Freq>
 800be72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be74:	e038      	b.n	800bee8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fc fcbe 	bl	80087fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800be80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be84:	e030      	b.n	800bee8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be86:	f107 0318 	add.w	r3, r7, #24
 800be8a:	4618      	mov	r0, r3
 800be8c:	f7fc fe0a 	bl	8008aa4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be94:	e028      	b.n	800bee8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be96:	4b09      	ldr	r3, [pc, #36]	@ (800bebc <UART_SetConfig+0xc2c>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f003 0320 	and.w	r3, r3, #32
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d012      	beq.n	800bec8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bea2:	4b06      	ldr	r3, [pc, #24]	@ (800bebc <UART_SetConfig+0xc2c>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	08db      	lsrs	r3, r3, #3
 800bea8:	f003 0303 	and.w	r3, r3, #3
 800beac:	4a04      	ldr	r2, [pc, #16]	@ (800bec0 <UART_SetConfig+0xc30>)
 800beae:	fa22 f303 	lsr.w	r3, r2, r3
 800beb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800beb4:	e018      	b.n	800bee8 <UART_SetConfig+0xc58>
 800beb6:	bf00      	nop
 800beb8:	0800f31c 	.word	0x0800f31c
 800bebc:	58024400 	.word	0x58024400
 800bec0:	03d09000 	.word	0x03d09000
 800bec4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800bec8:	4b24      	ldr	r3, [pc, #144]	@ (800bf5c <UART_SetConfig+0xccc>)
 800beca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800becc:	e00c      	b.n	800bee8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bece:	4b24      	ldr	r3, [pc, #144]	@ (800bf60 <UART_SetConfig+0xcd0>)
 800bed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed2:	e009      	b.n	800bee8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bed4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800beda:	e005      	b.n	800bee8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bedc:	2300      	movs	r3, #0
 800bede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bee0:	2301      	movs	r3, #1
 800bee2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bee6:	bf00      	nop
    }

    if (pclk != 0U)
 800bee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beea:	2b00      	cmp	r3, #0
 800beec:	d021      	beq.n	800bf32 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800beee:	697b      	ldr	r3, [r7, #20]
 800bef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bef2:	4a1c      	ldr	r2, [pc, #112]	@ (800bf64 <UART_SetConfig+0xcd4>)
 800bef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bef8:	461a      	mov	r2, r3
 800befa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800befc:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	685b      	ldr	r3, [r3, #4]
 800bf04:	085b      	lsrs	r3, r3, #1
 800bf06:	441a      	add	r2, r3
 800bf08:	697b      	ldr	r3, [r7, #20]
 800bf0a:	685b      	ldr	r3, [r3, #4]
 800bf0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf10:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf14:	2b0f      	cmp	r3, #15
 800bf16:	d909      	bls.n	800bf2c <UART_SetConfig+0xc9c>
 800bf18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf1e:	d205      	bcs.n	800bf2c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bf20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf22:	b29a      	uxth	r2, r3
 800bf24:	697b      	ldr	r3, [r7, #20]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	60da      	str	r2, [r3, #12]
 800bf2a:	e002      	b.n	800bf32 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	2201      	movs	r2, #1
 800bf36:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	2201      	movs	r2, #1
 800bf3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	2200      	movs	r2, #0
 800bf46:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bf48:	697b      	ldr	r3, [r7, #20]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bf4e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3748      	adds	r7, #72	@ 0x48
 800bf56:	46bd      	mov	sp, r7
 800bf58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bf5c:	03d09000 	.word	0x03d09000
 800bf60:	003d0900 	.word	0x003d0900
 800bf64:	0800f31c 	.word	0x0800f31c

0800bf68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf74:	f003 0308 	and.w	r3, r3, #8
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d00a      	beq.n	800bf92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	685b      	ldr	r3, [r3, #4]
 800bf82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	430a      	orrs	r2, r1
 800bf90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf96:	f003 0301 	and.w	r3, r3, #1
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d00a      	beq.n	800bfb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	685b      	ldr	r3, [r3, #4]
 800bfa4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	430a      	orrs	r2, r1
 800bfb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfb8:	f003 0302 	and.w	r3, r3, #2
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d00a      	beq.n	800bfd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	430a      	orrs	r2, r1
 800bfd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfda:	f003 0304 	and.w	r3, r3, #4
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d00a      	beq.n	800bff8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	430a      	orrs	r2, r1
 800bff6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bffc:	f003 0310 	and.w	r3, r3, #16
 800c000:	2b00      	cmp	r3, #0
 800c002:	d00a      	beq.n	800c01a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	689b      	ldr	r3, [r3, #8]
 800c00a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	430a      	orrs	r2, r1
 800c018:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c01e:	f003 0320 	and.w	r3, r3, #32
 800c022:	2b00      	cmp	r3, #0
 800c024:	d00a      	beq.n	800c03c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	689b      	ldr	r3, [r3, #8]
 800c02c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	430a      	orrs	r2, r1
 800c03a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c044:	2b00      	cmp	r3, #0
 800c046:	d01a      	beq.n	800c07e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	430a      	orrs	r2, r1
 800c05c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c062:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c066:	d10a      	bne.n	800c07e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	685b      	ldr	r3, [r3, #4]
 800c06e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	430a      	orrs	r2, r1
 800c07c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c086:	2b00      	cmp	r3, #0
 800c088:	d00a      	beq.n	800c0a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	430a      	orrs	r2, r1
 800c09e:	605a      	str	r2, [r3, #4]
  }
}
 800c0a0:	bf00      	nop
 800c0a2:	370c      	adds	r7, #12
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0aa:	4770      	bx	lr

0800c0ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b098      	sub	sp, #96	@ 0x60
 800c0b0:	af02      	add	r7, sp, #8
 800c0b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c0bc:	f7f6 fb40 	bl	8002740 <HAL_GetTick>
 800c0c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	f003 0308 	and.w	r3, r3, #8
 800c0cc:	2b08      	cmp	r3, #8
 800c0ce:	d12f      	bne.n	800c130 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0d4:	9300      	str	r3, [sp, #0]
 800c0d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0d8:	2200      	movs	r2, #0
 800c0da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 f88e 	bl	800c200 <UART_WaitOnFlagUntilTimeout>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d022      	beq.n	800c130 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0f2:	e853 3f00 	ldrex	r3, [r3]
 800c0f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c0f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0fe:	653b      	str	r3, [r7, #80]	@ 0x50
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	461a      	mov	r2, r3
 800c106:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c108:	647b      	str	r3, [r7, #68]	@ 0x44
 800c10a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c10c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c10e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c110:	e841 2300 	strex	r3, r2, [r1]
 800c114:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d1e6      	bne.n	800c0ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2220      	movs	r2, #32
 800c120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2200      	movs	r2, #0
 800c128:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c12c:	2303      	movs	r3, #3
 800c12e:	e063      	b.n	800c1f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f003 0304 	and.w	r3, r3, #4
 800c13a:	2b04      	cmp	r3, #4
 800c13c:	d149      	bne.n	800c1d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c13e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c142:	9300      	str	r3, [sp, #0]
 800c144:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c146:	2200      	movs	r2, #0
 800c148:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c14c:	6878      	ldr	r0, [r7, #4]
 800c14e:	f000 f857 	bl	800c200 <UART_WaitOnFlagUntilTimeout>
 800c152:	4603      	mov	r3, r0
 800c154:	2b00      	cmp	r3, #0
 800c156:	d03c      	beq.n	800c1d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c160:	e853 3f00 	ldrex	r3, [r3]
 800c164:	623b      	str	r3, [r7, #32]
   return(result);
 800c166:	6a3b      	ldr	r3, [r7, #32]
 800c168:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c16c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	461a      	mov	r2, r3
 800c174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c176:	633b      	str	r3, [r7, #48]	@ 0x30
 800c178:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c17a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c17c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c17e:	e841 2300 	strex	r3, r2, [r1]
 800c182:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c186:	2b00      	cmp	r3, #0
 800c188:	d1e6      	bne.n	800c158 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	3308      	adds	r3, #8
 800c190:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	e853 3f00 	ldrex	r3, [r3]
 800c198:	60fb      	str	r3, [r7, #12]
   return(result);
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	f023 0301 	bic.w	r3, r3, #1
 800c1a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	3308      	adds	r3, #8
 800c1a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1aa:	61fa      	str	r2, [r7, #28]
 800c1ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ae:	69b9      	ldr	r1, [r7, #24]
 800c1b0:	69fa      	ldr	r2, [r7, #28]
 800c1b2:	e841 2300 	strex	r3, r2, [r1]
 800c1b6:	617b      	str	r3, [r7, #20]
   return(result);
 800c1b8:	697b      	ldr	r3, [r7, #20]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d1e5      	bne.n	800c18a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2220      	movs	r2, #32
 800c1c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c1ce:	2303      	movs	r3, #3
 800c1d0:	e012      	b.n	800c1f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2220      	movs	r2, #32
 800c1d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2220      	movs	r2, #32
 800c1de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c1f6:	2300      	movs	r3, #0
}
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	3758      	adds	r7, #88	@ 0x58
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}

0800c200 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b084      	sub	sp, #16
 800c204:	af00      	add	r7, sp, #0
 800c206:	60f8      	str	r0, [r7, #12]
 800c208:	60b9      	str	r1, [r7, #8]
 800c20a:	603b      	str	r3, [r7, #0]
 800c20c:	4613      	mov	r3, r2
 800c20e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c210:	e04f      	b.n	800c2b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c218:	d04b      	beq.n	800c2b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c21a:	f7f6 fa91 	bl	8002740 <HAL_GetTick>
 800c21e:	4602      	mov	r2, r0
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	1ad3      	subs	r3, r2, r3
 800c224:	69ba      	ldr	r2, [r7, #24]
 800c226:	429a      	cmp	r2, r3
 800c228:	d302      	bcc.n	800c230 <UART_WaitOnFlagUntilTimeout+0x30>
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d101      	bne.n	800c234 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c230:	2303      	movs	r3, #3
 800c232:	e04e      	b.n	800c2d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f003 0304 	and.w	r3, r3, #4
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d037      	beq.n	800c2b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	2b80      	cmp	r3, #128	@ 0x80
 800c246:	d034      	beq.n	800c2b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	2b40      	cmp	r3, #64	@ 0x40
 800c24c:	d031      	beq.n	800c2b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	69db      	ldr	r3, [r3, #28]
 800c254:	f003 0308 	and.w	r3, r3, #8
 800c258:	2b08      	cmp	r3, #8
 800c25a:	d110      	bne.n	800c27e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	2208      	movs	r2, #8
 800c262:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c264:	68f8      	ldr	r0, [r7, #12]
 800c266:	f000 f839 	bl	800c2dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2208      	movs	r2, #8
 800c26e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	2200      	movs	r2, #0
 800c276:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c27a:	2301      	movs	r3, #1
 800c27c:	e029      	b.n	800c2d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	69db      	ldr	r3, [r3, #28]
 800c284:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c288:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c28c:	d111      	bne.n	800c2b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c296:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c298:	68f8      	ldr	r0, [r7, #12]
 800c29a:	f000 f81f 	bl	800c2dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2220      	movs	r2, #32
 800c2a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c2ae:	2303      	movs	r3, #3
 800c2b0:	e00f      	b.n	800c2d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	69da      	ldr	r2, [r3, #28]
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	4013      	ands	r3, r2
 800c2bc:	68ba      	ldr	r2, [r7, #8]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	bf0c      	ite	eq
 800c2c2:	2301      	moveq	r3, #1
 800c2c4:	2300      	movne	r3, #0
 800c2c6:	b2db      	uxtb	r3, r3
 800c2c8:	461a      	mov	r2, r3
 800c2ca:	79fb      	ldrb	r3, [r7, #7]
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	d0a0      	beq.n	800c212 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c2d0:	2300      	movs	r3, #0
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	3710      	adds	r7, #16
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bd80      	pop	{r7, pc}
	...

0800c2dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b095      	sub	sp, #84	@ 0x54
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ec:	e853 3f00 	ldrex	r3, [r3]
 800c2f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c2f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	461a      	mov	r2, r3
 800c300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c302:	643b      	str	r3, [r7, #64]	@ 0x40
 800c304:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c306:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c308:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c30a:	e841 2300 	strex	r3, r2, [r1]
 800c30e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c312:	2b00      	cmp	r3, #0
 800c314:	d1e6      	bne.n	800c2e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	3308      	adds	r3, #8
 800c31c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c31e:	6a3b      	ldr	r3, [r7, #32]
 800c320:	e853 3f00 	ldrex	r3, [r3]
 800c324:	61fb      	str	r3, [r7, #28]
   return(result);
 800c326:	69fa      	ldr	r2, [r7, #28]
 800c328:	4b1e      	ldr	r3, [pc, #120]	@ (800c3a4 <UART_EndRxTransfer+0xc8>)
 800c32a:	4013      	ands	r3, r2
 800c32c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	3308      	adds	r3, #8
 800c334:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c336:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c338:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c33a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c33c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c33e:	e841 2300 	strex	r3, r2, [r1]
 800c342:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c346:	2b00      	cmp	r3, #0
 800c348:	d1e5      	bne.n	800c316 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c34e:	2b01      	cmp	r3, #1
 800c350:	d118      	bne.n	800c384 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	e853 3f00 	ldrex	r3, [r3]
 800c35e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	f023 0310 	bic.w	r3, r3, #16
 800c366:	647b      	str	r3, [r7, #68]	@ 0x44
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	461a      	mov	r2, r3
 800c36e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c370:	61bb      	str	r3, [r7, #24]
 800c372:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c374:	6979      	ldr	r1, [r7, #20]
 800c376:	69ba      	ldr	r2, [r7, #24]
 800c378:	e841 2300 	strex	r3, r2, [r1]
 800c37c:	613b      	str	r3, [r7, #16]
   return(result);
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d1e6      	bne.n	800c352 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2220      	movs	r2, #32
 800c388:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2200      	movs	r2, #0
 800c390:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2200      	movs	r2, #0
 800c396:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c398:	bf00      	nop
 800c39a:	3754      	adds	r7, #84	@ 0x54
 800c39c:	46bd      	mov	sp, r7
 800c39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a2:	4770      	bx	lr
 800c3a4:	effffffe 	.word	0xeffffffe

0800c3a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b084      	sub	sp, #16
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c3be:	68f8      	ldr	r0, [r7, #12]
 800c3c0:	f7fe ff50 	bl	800b264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c3c4:	bf00      	nop
 800c3c6:	3710      	adds	r7, #16
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b088      	sub	sp, #32
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	e853 3f00 	ldrex	r3, [r3]
 800c3e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3e8:	61fb      	str	r3, [r7, #28]
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	461a      	mov	r2, r3
 800c3f0:	69fb      	ldr	r3, [r7, #28]
 800c3f2:	61bb      	str	r3, [r7, #24]
 800c3f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f6:	6979      	ldr	r1, [r7, #20]
 800c3f8:	69ba      	ldr	r2, [r7, #24]
 800c3fa:	e841 2300 	strex	r3, r2, [r1]
 800c3fe:	613b      	str	r3, [r7, #16]
   return(result);
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d1e6      	bne.n	800c3d4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2220      	movs	r2, #32
 800c40a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2200      	movs	r2, #0
 800c412:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f7fe ff1b 	bl	800b250 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c41a:	bf00      	nop
 800c41c:	3720      	adds	r7, #32
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}

0800c422 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c422:	b480      	push	{r7}
 800c424:	b083      	sub	sp, #12
 800c426:	af00      	add	r7, sp, #0
 800c428:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c42a:	bf00      	nop
 800c42c:	370c      	adds	r7, #12
 800c42e:	46bd      	mov	sp, r7
 800c430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c434:	4770      	bx	lr

0800c436 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c436:	b480      	push	{r7}
 800c438:	b083      	sub	sp, #12
 800c43a:	af00      	add	r7, sp, #0
 800c43c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c43e:	bf00      	nop
 800c440:	370c      	adds	r7, #12
 800c442:	46bd      	mov	sp, r7
 800c444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c448:	4770      	bx	lr

0800c44a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c44a:	b480      	push	{r7}
 800c44c:	b083      	sub	sp, #12
 800c44e:	af00      	add	r7, sp, #0
 800c450:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c452:	bf00      	nop
 800c454:	370c      	adds	r7, #12
 800c456:	46bd      	mov	sp, r7
 800c458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45c:	4770      	bx	lr

0800c45e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c45e:	b480      	push	{r7}
 800c460:	b085      	sub	sp, #20
 800c462:	af00      	add	r7, sp, #0
 800c464:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	d101      	bne.n	800c474 <HAL_UARTEx_DisableFifoMode+0x16>
 800c470:	2302      	movs	r3, #2
 800c472:	e027      	b.n	800c4c4 <HAL_UARTEx_DisableFifoMode+0x66>
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2201      	movs	r2, #1
 800c478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2224      	movs	r2, #36	@ 0x24
 800c480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	681a      	ldr	r2, [r3, #0]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f022 0201 	bic.w	r2, r2, #1
 800c49a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c4a2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	68fa      	ldr	r2, [r7, #12]
 800c4b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2220      	movs	r2, #32
 800c4b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c4c2:	2300      	movs	r3, #0
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3714      	adds	r7, #20
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	d101      	bne.n	800c4e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c4e4:	2302      	movs	r3, #2
 800c4e6:	e02d      	b.n	800c544 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2201      	movs	r2, #1
 800c4ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2224      	movs	r2, #36	@ 0x24
 800c4f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	681a      	ldr	r2, [r3, #0]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f022 0201 	bic.w	r2, r2, #1
 800c50e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	683a      	ldr	r2, [r7, #0]
 800c520:	430a      	orrs	r2, r1
 800c522:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 f84f 	bl	800c5c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	68fa      	ldr	r2, [r7, #12]
 800c530:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2220      	movs	r2, #32
 800c536:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2200      	movs	r2, #0
 800c53e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c542:	2300      	movs	r3, #0
}
 800c544:	4618      	mov	r0, r3
 800c546:	3710      	adds	r7, #16
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}

0800c54c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b084      	sub	sp, #16
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
 800c554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d101      	bne.n	800c564 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c560:	2302      	movs	r3, #2
 800c562:	e02d      	b.n	800c5c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2201      	movs	r2, #1
 800c568:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2224      	movs	r2, #36	@ 0x24
 800c570:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	681a      	ldr	r2, [r3, #0]
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	f022 0201 	bic.w	r2, r2, #1
 800c58a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	689b      	ldr	r3, [r3, #8]
 800c592:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	683a      	ldr	r2, [r7, #0]
 800c59c:	430a      	orrs	r2, r1
 800c59e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f000 f811 	bl	800c5c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2220      	movs	r2, #32
 800c5b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5be:	2300      	movs	r3, #0
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3710      	adds	r7, #16
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b085      	sub	sp, #20
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d108      	bne.n	800c5ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2201      	movs	r2, #1
 800c5dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c5e8:	e031      	b.n	800c64e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c5ea:	2310      	movs	r3, #16
 800c5ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c5ee:	2310      	movs	r3, #16
 800c5f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	689b      	ldr	r3, [r3, #8]
 800c5f8:	0e5b      	lsrs	r3, r3, #25
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	f003 0307 	and.w	r3, r3, #7
 800c600:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	689b      	ldr	r3, [r3, #8]
 800c608:	0f5b      	lsrs	r3, r3, #29
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	f003 0307 	and.w	r3, r3, #7
 800c610:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c612:	7bbb      	ldrb	r3, [r7, #14]
 800c614:	7b3a      	ldrb	r2, [r7, #12]
 800c616:	4911      	ldr	r1, [pc, #68]	@ (800c65c <UARTEx_SetNbDataToProcess+0x94>)
 800c618:	5c8a      	ldrb	r2, [r1, r2]
 800c61a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c61e:	7b3a      	ldrb	r2, [r7, #12]
 800c620:	490f      	ldr	r1, [pc, #60]	@ (800c660 <UARTEx_SetNbDataToProcess+0x98>)
 800c622:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c624:	fb93 f3f2 	sdiv	r3, r3, r2
 800c628:	b29a      	uxth	r2, r3
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c630:	7bfb      	ldrb	r3, [r7, #15]
 800c632:	7b7a      	ldrb	r2, [r7, #13]
 800c634:	4909      	ldr	r1, [pc, #36]	@ (800c65c <UARTEx_SetNbDataToProcess+0x94>)
 800c636:	5c8a      	ldrb	r2, [r1, r2]
 800c638:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c63c:	7b7a      	ldrb	r2, [r7, #13]
 800c63e:	4908      	ldr	r1, [pc, #32]	@ (800c660 <UARTEx_SetNbDataToProcess+0x98>)
 800c640:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c642:	fb93 f3f2 	sdiv	r3, r3, r2
 800c646:	b29a      	uxth	r2, r3
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c64e:	bf00      	nop
 800c650:	3714      	adds	r7, #20
 800c652:	46bd      	mov	sp, r7
 800c654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c658:	4770      	bx	lr
 800c65a:	bf00      	nop
 800c65c:	0800f334 	.word	0x0800f334
 800c660:	0800f33c 	.word	0x0800f33c

0800c664 <__cvt>:
 800c664:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c666:	ed2d 8b02 	vpush	{d8}
 800c66a:	eeb0 8b40 	vmov.f64	d8, d0
 800c66e:	b085      	sub	sp, #20
 800c670:	4617      	mov	r7, r2
 800c672:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c674:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c676:	ee18 2a90 	vmov	r2, s17
 800c67a:	f025 0520 	bic.w	r5, r5, #32
 800c67e:	2a00      	cmp	r2, #0
 800c680:	bfb6      	itet	lt
 800c682:	222d      	movlt	r2, #45	@ 0x2d
 800c684:	2200      	movge	r2, #0
 800c686:	eeb1 8b40 	vneglt.f64	d8, d0
 800c68a:	2d46      	cmp	r5, #70	@ 0x46
 800c68c:	460c      	mov	r4, r1
 800c68e:	701a      	strb	r2, [r3, #0]
 800c690:	d004      	beq.n	800c69c <__cvt+0x38>
 800c692:	2d45      	cmp	r5, #69	@ 0x45
 800c694:	d100      	bne.n	800c698 <__cvt+0x34>
 800c696:	3401      	adds	r4, #1
 800c698:	2102      	movs	r1, #2
 800c69a:	e000      	b.n	800c69e <__cvt+0x3a>
 800c69c:	2103      	movs	r1, #3
 800c69e:	ab03      	add	r3, sp, #12
 800c6a0:	9301      	str	r3, [sp, #4]
 800c6a2:	ab02      	add	r3, sp, #8
 800c6a4:	9300      	str	r3, [sp, #0]
 800c6a6:	4622      	mov	r2, r4
 800c6a8:	4633      	mov	r3, r6
 800c6aa:	eeb0 0b48 	vmov.f64	d0, d8
 800c6ae:	f000 fe5f 	bl	800d370 <_dtoa_r>
 800c6b2:	2d47      	cmp	r5, #71	@ 0x47
 800c6b4:	d114      	bne.n	800c6e0 <__cvt+0x7c>
 800c6b6:	07fb      	lsls	r3, r7, #31
 800c6b8:	d50a      	bpl.n	800c6d0 <__cvt+0x6c>
 800c6ba:	1902      	adds	r2, r0, r4
 800c6bc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c6c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6c4:	bf08      	it	eq
 800c6c6:	9203      	streq	r2, [sp, #12]
 800c6c8:	2130      	movs	r1, #48	@ 0x30
 800c6ca:	9b03      	ldr	r3, [sp, #12]
 800c6cc:	4293      	cmp	r3, r2
 800c6ce:	d319      	bcc.n	800c704 <__cvt+0xa0>
 800c6d0:	9b03      	ldr	r3, [sp, #12]
 800c6d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6d4:	1a1b      	subs	r3, r3, r0
 800c6d6:	6013      	str	r3, [r2, #0]
 800c6d8:	b005      	add	sp, #20
 800c6da:	ecbd 8b02 	vpop	{d8}
 800c6de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6e0:	2d46      	cmp	r5, #70	@ 0x46
 800c6e2:	eb00 0204 	add.w	r2, r0, r4
 800c6e6:	d1e9      	bne.n	800c6bc <__cvt+0x58>
 800c6e8:	7803      	ldrb	r3, [r0, #0]
 800c6ea:	2b30      	cmp	r3, #48	@ 0x30
 800c6ec:	d107      	bne.n	800c6fe <__cvt+0x9a>
 800c6ee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6f6:	bf1c      	itt	ne
 800c6f8:	f1c4 0401 	rsbne	r4, r4, #1
 800c6fc:	6034      	strne	r4, [r6, #0]
 800c6fe:	6833      	ldr	r3, [r6, #0]
 800c700:	441a      	add	r2, r3
 800c702:	e7db      	b.n	800c6bc <__cvt+0x58>
 800c704:	1c5c      	adds	r4, r3, #1
 800c706:	9403      	str	r4, [sp, #12]
 800c708:	7019      	strb	r1, [r3, #0]
 800c70a:	e7de      	b.n	800c6ca <__cvt+0x66>

0800c70c <__exponent>:
 800c70c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c70e:	2900      	cmp	r1, #0
 800c710:	bfba      	itte	lt
 800c712:	4249      	neglt	r1, r1
 800c714:	232d      	movlt	r3, #45	@ 0x2d
 800c716:	232b      	movge	r3, #43	@ 0x2b
 800c718:	2909      	cmp	r1, #9
 800c71a:	7002      	strb	r2, [r0, #0]
 800c71c:	7043      	strb	r3, [r0, #1]
 800c71e:	dd29      	ble.n	800c774 <__exponent+0x68>
 800c720:	f10d 0307 	add.w	r3, sp, #7
 800c724:	461d      	mov	r5, r3
 800c726:	270a      	movs	r7, #10
 800c728:	461a      	mov	r2, r3
 800c72a:	fbb1 f6f7 	udiv	r6, r1, r7
 800c72e:	fb07 1416 	mls	r4, r7, r6, r1
 800c732:	3430      	adds	r4, #48	@ 0x30
 800c734:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c738:	460c      	mov	r4, r1
 800c73a:	2c63      	cmp	r4, #99	@ 0x63
 800c73c:	f103 33ff 	add.w	r3, r3, #4294967295
 800c740:	4631      	mov	r1, r6
 800c742:	dcf1      	bgt.n	800c728 <__exponent+0x1c>
 800c744:	3130      	adds	r1, #48	@ 0x30
 800c746:	1e94      	subs	r4, r2, #2
 800c748:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c74c:	1c41      	adds	r1, r0, #1
 800c74e:	4623      	mov	r3, r4
 800c750:	42ab      	cmp	r3, r5
 800c752:	d30a      	bcc.n	800c76a <__exponent+0x5e>
 800c754:	f10d 0309 	add.w	r3, sp, #9
 800c758:	1a9b      	subs	r3, r3, r2
 800c75a:	42ac      	cmp	r4, r5
 800c75c:	bf88      	it	hi
 800c75e:	2300      	movhi	r3, #0
 800c760:	3302      	adds	r3, #2
 800c762:	4403      	add	r3, r0
 800c764:	1a18      	subs	r0, r3, r0
 800c766:	b003      	add	sp, #12
 800c768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c76a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c76e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c772:	e7ed      	b.n	800c750 <__exponent+0x44>
 800c774:	2330      	movs	r3, #48	@ 0x30
 800c776:	3130      	adds	r1, #48	@ 0x30
 800c778:	7083      	strb	r3, [r0, #2]
 800c77a:	70c1      	strb	r1, [r0, #3]
 800c77c:	1d03      	adds	r3, r0, #4
 800c77e:	e7f1      	b.n	800c764 <__exponent+0x58>

0800c780 <_printf_float>:
 800c780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c784:	b08d      	sub	sp, #52	@ 0x34
 800c786:	460c      	mov	r4, r1
 800c788:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c78c:	4616      	mov	r6, r2
 800c78e:	461f      	mov	r7, r3
 800c790:	4605      	mov	r5, r0
 800c792:	f000 fcdf 	bl	800d154 <_localeconv_r>
 800c796:	f8d0 b000 	ldr.w	fp, [r0]
 800c79a:	4658      	mov	r0, fp
 800c79c:	f7f3 fe08 	bl	80003b0 <strlen>
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7a4:	f8d8 3000 	ldr.w	r3, [r8]
 800c7a8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c7ac:	6822      	ldr	r2, [r4, #0]
 800c7ae:	9005      	str	r0, [sp, #20]
 800c7b0:	3307      	adds	r3, #7
 800c7b2:	f023 0307 	bic.w	r3, r3, #7
 800c7b6:	f103 0108 	add.w	r1, r3, #8
 800c7ba:	f8c8 1000 	str.w	r1, [r8]
 800c7be:	ed93 0b00 	vldr	d0, [r3]
 800c7c2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800ca20 <_printf_float+0x2a0>
 800c7c6:	eeb0 7bc0 	vabs.f64	d7, d0
 800c7ca:	eeb4 7b46 	vcmp.f64	d7, d6
 800c7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7d2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c7d6:	dd24      	ble.n	800c822 <_printf_float+0xa2>
 800c7d8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7e0:	d502      	bpl.n	800c7e8 <_printf_float+0x68>
 800c7e2:	232d      	movs	r3, #45	@ 0x2d
 800c7e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7e8:	498f      	ldr	r1, [pc, #572]	@ (800ca28 <_printf_float+0x2a8>)
 800c7ea:	4b90      	ldr	r3, [pc, #576]	@ (800ca2c <_printf_float+0x2ac>)
 800c7ec:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c7f0:	bf8c      	ite	hi
 800c7f2:	4688      	movhi	r8, r1
 800c7f4:	4698      	movls	r8, r3
 800c7f6:	f022 0204 	bic.w	r2, r2, #4
 800c7fa:	2303      	movs	r3, #3
 800c7fc:	6123      	str	r3, [r4, #16]
 800c7fe:	6022      	str	r2, [r4, #0]
 800c800:	f04f 0a00 	mov.w	sl, #0
 800c804:	9700      	str	r7, [sp, #0]
 800c806:	4633      	mov	r3, r6
 800c808:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c80a:	4621      	mov	r1, r4
 800c80c:	4628      	mov	r0, r5
 800c80e:	f000 f9d1 	bl	800cbb4 <_printf_common>
 800c812:	3001      	adds	r0, #1
 800c814:	f040 8089 	bne.w	800c92a <_printf_float+0x1aa>
 800c818:	f04f 30ff 	mov.w	r0, #4294967295
 800c81c:	b00d      	add	sp, #52	@ 0x34
 800c81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c822:	eeb4 0b40 	vcmp.f64	d0, d0
 800c826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c82a:	d709      	bvc.n	800c840 <_printf_float+0xc0>
 800c82c:	ee10 3a90 	vmov	r3, s1
 800c830:	2b00      	cmp	r3, #0
 800c832:	bfbc      	itt	lt
 800c834:	232d      	movlt	r3, #45	@ 0x2d
 800c836:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c83a:	497d      	ldr	r1, [pc, #500]	@ (800ca30 <_printf_float+0x2b0>)
 800c83c:	4b7d      	ldr	r3, [pc, #500]	@ (800ca34 <_printf_float+0x2b4>)
 800c83e:	e7d5      	b.n	800c7ec <_printf_float+0x6c>
 800c840:	6863      	ldr	r3, [r4, #4]
 800c842:	1c59      	adds	r1, r3, #1
 800c844:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c848:	d139      	bne.n	800c8be <_printf_float+0x13e>
 800c84a:	2306      	movs	r3, #6
 800c84c:	6063      	str	r3, [r4, #4]
 800c84e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c852:	2300      	movs	r3, #0
 800c854:	6022      	str	r2, [r4, #0]
 800c856:	9303      	str	r3, [sp, #12]
 800c858:	ab0a      	add	r3, sp, #40	@ 0x28
 800c85a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c85e:	ab09      	add	r3, sp, #36	@ 0x24
 800c860:	9300      	str	r3, [sp, #0]
 800c862:	6861      	ldr	r1, [r4, #4]
 800c864:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c868:	4628      	mov	r0, r5
 800c86a:	f7ff fefb 	bl	800c664 <__cvt>
 800c86e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c872:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c874:	4680      	mov	r8, r0
 800c876:	d129      	bne.n	800c8cc <_printf_float+0x14c>
 800c878:	1cc8      	adds	r0, r1, #3
 800c87a:	db02      	blt.n	800c882 <_printf_float+0x102>
 800c87c:	6863      	ldr	r3, [r4, #4]
 800c87e:	4299      	cmp	r1, r3
 800c880:	dd41      	ble.n	800c906 <_printf_float+0x186>
 800c882:	f1a9 0902 	sub.w	r9, r9, #2
 800c886:	fa5f f989 	uxtb.w	r9, r9
 800c88a:	3901      	subs	r1, #1
 800c88c:	464a      	mov	r2, r9
 800c88e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c892:	9109      	str	r1, [sp, #36]	@ 0x24
 800c894:	f7ff ff3a 	bl	800c70c <__exponent>
 800c898:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c89a:	1813      	adds	r3, r2, r0
 800c89c:	2a01      	cmp	r2, #1
 800c89e:	4682      	mov	sl, r0
 800c8a0:	6123      	str	r3, [r4, #16]
 800c8a2:	dc02      	bgt.n	800c8aa <_printf_float+0x12a>
 800c8a4:	6822      	ldr	r2, [r4, #0]
 800c8a6:	07d2      	lsls	r2, r2, #31
 800c8a8:	d501      	bpl.n	800c8ae <_printf_float+0x12e>
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	6123      	str	r3, [r4, #16]
 800c8ae:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d0a6      	beq.n	800c804 <_printf_float+0x84>
 800c8b6:	232d      	movs	r3, #45	@ 0x2d
 800c8b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8bc:	e7a2      	b.n	800c804 <_printf_float+0x84>
 800c8be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c8c2:	d1c4      	bne.n	800c84e <_printf_float+0xce>
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d1c2      	bne.n	800c84e <_printf_float+0xce>
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	e7bf      	b.n	800c84c <_printf_float+0xcc>
 800c8cc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c8d0:	d9db      	bls.n	800c88a <_printf_float+0x10a>
 800c8d2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800c8d6:	d118      	bne.n	800c90a <_printf_float+0x18a>
 800c8d8:	2900      	cmp	r1, #0
 800c8da:	6863      	ldr	r3, [r4, #4]
 800c8dc:	dd0b      	ble.n	800c8f6 <_printf_float+0x176>
 800c8de:	6121      	str	r1, [r4, #16]
 800c8e0:	b913      	cbnz	r3, 800c8e8 <_printf_float+0x168>
 800c8e2:	6822      	ldr	r2, [r4, #0]
 800c8e4:	07d0      	lsls	r0, r2, #31
 800c8e6:	d502      	bpl.n	800c8ee <_printf_float+0x16e>
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	440b      	add	r3, r1
 800c8ec:	6123      	str	r3, [r4, #16]
 800c8ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c8f0:	f04f 0a00 	mov.w	sl, #0
 800c8f4:	e7db      	b.n	800c8ae <_printf_float+0x12e>
 800c8f6:	b913      	cbnz	r3, 800c8fe <_printf_float+0x17e>
 800c8f8:	6822      	ldr	r2, [r4, #0]
 800c8fa:	07d2      	lsls	r2, r2, #31
 800c8fc:	d501      	bpl.n	800c902 <_printf_float+0x182>
 800c8fe:	3302      	adds	r3, #2
 800c900:	e7f4      	b.n	800c8ec <_printf_float+0x16c>
 800c902:	2301      	movs	r3, #1
 800c904:	e7f2      	b.n	800c8ec <_printf_float+0x16c>
 800c906:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800c90a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c90c:	4299      	cmp	r1, r3
 800c90e:	db05      	blt.n	800c91c <_printf_float+0x19c>
 800c910:	6823      	ldr	r3, [r4, #0]
 800c912:	6121      	str	r1, [r4, #16]
 800c914:	07d8      	lsls	r0, r3, #31
 800c916:	d5ea      	bpl.n	800c8ee <_printf_float+0x16e>
 800c918:	1c4b      	adds	r3, r1, #1
 800c91a:	e7e7      	b.n	800c8ec <_printf_float+0x16c>
 800c91c:	2900      	cmp	r1, #0
 800c91e:	bfd4      	ite	le
 800c920:	f1c1 0202 	rsble	r2, r1, #2
 800c924:	2201      	movgt	r2, #1
 800c926:	4413      	add	r3, r2
 800c928:	e7e0      	b.n	800c8ec <_printf_float+0x16c>
 800c92a:	6823      	ldr	r3, [r4, #0]
 800c92c:	055a      	lsls	r2, r3, #21
 800c92e:	d407      	bmi.n	800c940 <_printf_float+0x1c0>
 800c930:	6923      	ldr	r3, [r4, #16]
 800c932:	4642      	mov	r2, r8
 800c934:	4631      	mov	r1, r6
 800c936:	4628      	mov	r0, r5
 800c938:	47b8      	blx	r7
 800c93a:	3001      	adds	r0, #1
 800c93c:	d12a      	bne.n	800c994 <_printf_float+0x214>
 800c93e:	e76b      	b.n	800c818 <_printf_float+0x98>
 800c940:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c944:	f240 80e0 	bls.w	800cb08 <_printf_float+0x388>
 800c948:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c94c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c954:	d133      	bne.n	800c9be <_printf_float+0x23e>
 800c956:	4a38      	ldr	r2, [pc, #224]	@ (800ca38 <_printf_float+0x2b8>)
 800c958:	2301      	movs	r3, #1
 800c95a:	4631      	mov	r1, r6
 800c95c:	4628      	mov	r0, r5
 800c95e:	47b8      	blx	r7
 800c960:	3001      	adds	r0, #1
 800c962:	f43f af59 	beq.w	800c818 <_printf_float+0x98>
 800c966:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c96a:	4543      	cmp	r3, r8
 800c96c:	db02      	blt.n	800c974 <_printf_float+0x1f4>
 800c96e:	6823      	ldr	r3, [r4, #0]
 800c970:	07d8      	lsls	r0, r3, #31
 800c972:	d50f      	bpl.n	800c994 <_printf_float+0x214>
 800c974:	9b05      	ldr	r3, [sp, #20]
 800c976:	465a      	mov	r2, fp
 800c978:	4631      	mov	r1, r6
 800c97a:	4628      	mov	r0, r5
 800c97c:	47b8      	blx	r7
 800c97e:	3001      	adds	r0, #1
 800c980:	f43f af4a 	beq.w	800c818 <_printf_float+0x98>
 800c984:	f04f 0900 	mov.w	r9, #0
 800c988:	f108 38ff 	add.w	r8, r8, #4294967295
 800c98c:	f104 0a1a 	add.w	sl, r4, #26
 800c990:	45c8      	cmp	r8, r9
 800c992:	dc09      	bgt.n	800c9a8 <_printf_float+0x228>
 800c994:	6823      	ldr	r3, [r4, #0]
 800c996:	079b      	lsls	r3, r3, #30
 800c998:	f100 8107 	bmi.w	800cbaa <_printf_float+0x42a>
 800c99c:	68e0      	ldr	r0, [r4, #12]
 800c99e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9a0:	4298      	cmp	r0, r3
 800c9a2:	bfb8      	it	lt
 800c9a4:	4618      	movlt	r0, r3
 800c9a6:	e739      	b.n	800c81c <_printf_float+0x9c>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	4652      	mov	r2, sl
 800c9ac:	4631      	mov	r1, r6
 800c9ae:	4628      	mov	r0, r5
 800c9b0:	47b8      	blx	r7
 800c9b2:	3001      	adds	r0, #1
 800c9b4:	f43f af30 	beq.w	800c818 <_printf_float+0x98>
 800c9b8:	f109 0901 	add.w	r9, r9, #1
 800c9bc:	e7e8      	b.n	800c990 <_printf_float+0x210>
 800c9be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	dc3b      	bgt.n	800ca3c <_printf_float+0x2bc>
 800c9c4:	4a1c      	ldr	r2, [pc, #112]	@ (800ca38 <_printf_float+0x2b8>)
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	4631      	mov	r1, r6
 800c9ca:	4628      	mov	r0, r5
 800c9cc:	47b8      	blx	r7
 800c9ce:	3001      	adds	r0, #1
 800c9d0:	f43f af22 	beq.w	800c818 <_printf_float+0x98>
 800c9d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c9d8:	ea59 0303 	orrs.w	r3, r9, r3
 800c9dc:	d102      	bne.n	800c9e4 <_printf_float+0x264>
 800c9de:	6823      	ldr	r3, [r4, #0]
 800c9e0:	07d9      	lsls	r1, r3, #31
 800c9e2:	d5d7      	bpl.n	800c994 <_printf_float+0x214>
 800c9e4:	9b05      	ldr	r3, [sp, #20]
 800c9e6:	465a      	mov	r2, fp
 800c9e8:	4631      	mov	r1, r6
 800c9ea:	4628      	mov	r0, r5
 800c9ec:	47b8      	blx	r7
 800c9ee:	3001      	adds	r0, #1
 800c9f0:	f43f af12 	beq.w	800c818 <_printf_float+0x98>
 800c9f4:	f04f 0a00 	mov.w	sl, #0
 800c9f8:	f104 0b1a 	add.w	fp, r4, #26
 800c9fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9fe:	425b      	negs	r3, r3
 800ca00:	4553      	cmp	r3, sl
 800ca02:	dc01      	bgt.n	800ca08 <_printf_float+0x288>
 800ca04:	464b      	mov	r3, r9
 800ca06:	e794      	b.n	800c932 <_printf_float+0x1b2>
 800ca08:	2301      	movs	r3, #1
 800ca0a:	465a      	mov	r2, fp
 800ca0c:	4631      	mov	r1, r6
 800ca0e:	4628      	mov	r0, r5
 800ca10:	47b8      	blx	r7
 800ca12:	3001      	adds	r0, #1
 800ca14:	f43f af00 	beq.w	800c818 <_printf_float+0x98>
 800ca18:	f10a 0a01 	add.w	sl, sl, #1
 800ca1c:	e7ee      	b.n	800c9fc <_printf_float+0x27c>
 800ca1e:	bf00      	nop
 800ca20:	ffffffff 	.word	0xffffffff
 800ca24:	7fefffff 	.word	0x7fefffff
 800ca28:	0800f348 	.word	0x0800f348
 800ca2c:	0800f344 	.word	0x0800f344
 800ca30:	0800f350 	.word	0x0800f350
 800ca34:	0800f34c 	.word	0x0800f34c
 800ca38:	0800f354 	.word	0x0800f354
 800ca3c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca3e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ca42:	4553      	cmp	r3, sl
 800ca44:	bfa8      	it	ge
 800ca46:	4653      	movge	r3, sl
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	4699      	mov	r9, r3
 800ca4c:	dc37      	bgt.n	800cabe <_printf_float+0x33e>
 800ca4e:	2300      	movs	r3, #0
 800ca50:	9307      	str	r3, [sp, #28]
 800ca52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca56:	f104 021a 	add.w	r2, r4, #26
 800ca5a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca5c:	9907      	ldr	r1, [sp, #28]
 800ca5e:	9306      	str	r3, [sp, #24]
 800ca60:	eba3 0309 	sub.w	r3, r3, r9
 800ca64:	428b      	cmp	r3, r1
 800ca66:	dc31      	bgt.n	800cacc <_printf_float+0x34c>
 800ca68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca6a:	459a      	cmp	sl, r3
 800ca6c:	dc3b      	bgt.n	800cae6 <_printf_float+0x366>
 800ca6e:	6823      	ldr	r3, [r4, #0]
 800ca70:	07da      	lsls	r2, r3, #31
 800ca72:	d438      	bmi.n	800cae6 <_printf_float+0x366>
 800ca74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca76:	ebaa 0903 	sub.w	r9, sl, r3
 800ca7a:	9b06      	ldr	r3, [sp, #24]
 800ca7c:	ebaa 0303 	sub.w	r3, sl, r3
 800ca80:	4599      	cmp	r9, r3
 800ca82:	bfa8      	it	ge
 800ca84:	4699      	movge	r9, r3
 800ca86:	f1b9 0f00 	cmp.w	r9, #0
 800ca8a:	dc34      	bgt.n	800caf6 <_printf_float+0x376>
 800ca8c:	f04f 0800 	mov.w	r8, #0
 800ca90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca94:	f104 0b1a 	add.w	fp, r4, #26
 800ca98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca9a:	ebaa 0303 	sub.w	r3, sl, r3
 800ca9e:	eba3 0309 	sub.w	r3, r3, r9
 800caa2:	4543      	cmp	r3, r8
 800caa4:	f77f af76 	ble.w	800c994 <_printf_float+0x214>
 800caa8:	2301      	movs	r3, #1
 800caaa:	465a      	mov	r2, fp
 800caac:	4631      	mov	r1, r6
 800caae:	4628      	mov	r0, r5
 800cab0:	47b8      	blx	r7
 800cab2:	3001      	adds	r0, #1
 800cab4:	f43f aeb0 	beq.w	800c818 <_printf_float+0x98>
 800cab8:	f108 0801 	add.w	r8, r8, #1
 800cabc:	e7ec      	b.n	800ca98 <_printf_float+0x318>
 800cabe:	4642      	mov	r2, r8
 800cac0:	4631      	mov	r1, r6
 800cac2:	4628      	mov	r0, r5
 800cac4:	47b8      	blx	r7
 800cac6:	3001      	adds	r0, #1
 800cac8:	d1c1      	bne.n	800ca4e <_printf_float+0x2ce>
 800caca:	e6a5      	b.n	800c818 <_printf_float+0x98>
 800cacc:	2301      	movs	r3, #1
 800cace:	4631      	mov	r1, r6
 800cad0:	4628      	mov	r0, r5
 800cad2:	9206      	str	r2, [sp, #24]
 800cad4:	47b8      	blx	r7
 800cad6:	3001      	adds	r0, #1
 800cad8:	f43f ae9e 	beq.w	800c818 <_printf_float+0x98>
 800cadc:	9b07      	ldr	r3, [sp, #28]
 800cade:	9a06      	ldr	r2, [sp, #24]
 800cae0:	3301      	adds	r3, #1
 800cae2:	9307      	str	r3, [sp, #28]
 800cae4:	e7b9      	b.n	800ca5a <_printf_float+0x2da>
 800cae6:	9b05      	ldr	r3, [sp, #20]
 800cae8:	465a      	mov	r2, fp
 800caea:	4631      	mov	r1, r6
 800caec:	4628      	mov	r0, r5
 800caee:	47b8      	blx	r7
 800caf0:	3001      	adds	r0, #1
 800caf2:	d1bf      	bne.n	800ca74 <_printf_float+0x2f4>
 800caf4:	e690      	b.n	800c818 <_printf_float+0x98>
 800caf6:	9a06      	ldr	r2, [sp, #24]
 800caf8:	464b      	mov	r3, r9
 800cafa:	4442      	add	r2, r8
 800cafc:	4631      	mov	r1, r6
 800cafe:	4628      	mov	r0, r5
 800cb00:	47b8      	blx	r7
 800cb02:	3001      	adds	r0, #1
 800cb04:	d1c2      	bne.n	800ca8c <_printf_float+0x30c>
 800cb06:	e687      	b.n	800c818 <_printf_float+0x98>
 800cb08:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800cb0c:	f1b9 0f01 	cmp.w	r9, #1
 800cb10:	dc01      	bgt.n	800cb16 <_printf_float+0x396>
 800cb12:	07db      	lsls	r3, r3, #31
 800cb14:	d536      	bpl.n	800cb84 <_printf_float+0x404>
 800cb16:	2301      	movs	r3, #1
 800cb18:	4642      	mov	r2, r8
 800cb1a:	4631      	mov	r1, r6
 800cb1c:	4628      	mov	r0, r5
 800cb1e:	47b8      	blx	r7
 800cb20:	3001      	adds	r0, #1
 800cb22:	f43f ae79 	beq.w	800c818 <_printf_float+0x98>
 800cb26:	9b05      	ldr	r3, [sp, #20]
 800cb28:	465a      	mov	r2, fp
 800cb2a:	4631      	mov	r1, r6
 800cb2c:	4628      	mov	r0, r5
 800cb2e:	47b8      	blx	r7
 800cb30:	3001      	adds	r0, #1
 800cb32:	f43f ae71 	beq.w	800c818 <_printf_float+0x98>
 800cb36:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800cb3a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cb3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb42:	f109 39ff 	add.w	r9, r9, #4294967295
 800cb46:	d018      	beq.n	800cb7a <_printf_float+0x3fa>
 800cb48:	464b      	mov	r3, r9
 800cb4a:	f108 0201 	add.w	r2, r8, #1
 800cb4e:	4631      	mov	r1, r6
 800cb50:	4628      	mov	r0, r5
 800cb52:	47b8      	blx	r7
 800cb54:	3001      	adds	r0, #1
 800cb56:	d10c      	bne.n	800cb72 <_printf_float+0x3f2>
 800cb58:	e65e      	b.n	800c818 <_printf_float+0x98>
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	465a      	mov	r2, fp
 800cb5e:	4631      	mov	r1, r6
 800cb60:	4628      	mov	r0, r5
 800cb62:	47b8      	blx	r7
 800cb64:	3001      	adds	r0, #1
 800cb66:	f43f ae57 	beq.w	800c818 <_printf_float+0x98>
 800cb6a:	f108 0801 	add.w	r8, r8, #1
 800cb6e:	45c8      	cmp	r8, r9
 800cb70:	dbf3      	blt.n	800cb5a <_printf_float+0x3da>
 800cb72:	4653      	mov	r3, sl
 800cb74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cb78:	e6dc      	b.n	800c934 <_printf_float+0x1b4>
 800cb7a:	f04f 0800 	mov.w	r8, #0
 800cb7e:	f104 0b1a 	add.w	fp, r4, #26
 800cb82:	e7f4      	b.n	800cb6e <_printf_float+0x3ee>
 800cb84:	2301      	movs	r3, #1
 800cb86:	4642      	mov	r2, r8
 800cb88:	e7e1      	b.n	800cb4e <_printf_float+0x3ce>
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	464a      	mov	r2, r9
 800cb8e:	4631      	mov	r1, r6
 800cb90:	4628      	mov	r0, r5
 800cb92:	47b8      	blx	r7
 800cb94:	3001      	adds	r0, #1
 800cb96:	f43f ae3f 	beq.w	800c818 <_printf_float+0x98>
 800cb9a:	f108 0801 	add.w	r8, r8, #1
 800cb9e:	68e3      	ldr	r3, [r4, #12]
 800cba0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cba2:	1a5b      	subs	r3, r3, r1
 800cba4:	4543      	cmp	r3, r8
 800cba6:	dcf0      	bgt.n	800cb8a <_printf_float+0x40a>
 800cba8:	e6f8      	b.n	800c99c <_printf_float+0x21c>
 800cbaa:	f04f 0800 	mov.w	r8, #0
 800cbae:	f104 0919 	add.w	r9, r4, #25
 800cbb2:	e7f4      	b.n	800cb9e <_printf_float+0x41e>

0800cbb4 <_printf_common>:
 800cbb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbb8:	4616      	mov	r6, r2
 800cbba:	4698      	mov	r8, r3
 800cbbc:	688a      	ldr	r2, [r1, #8]
 800cbbe:	690b      	ldr	r3, [r1, #16]
 800cbc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	bfb8      	it	lt
 800cbc8:	4613      	movlt	r3, r2
 800cbca:	6033      	str	r3, [r6, #0]
 800cbcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cbd0:	4607      	mov	r7, r0
 800cbd2:	460c      	mov	r4, r1
 800cbd4:	b10a      	cbz	r2, 800cbda <_printf_common+0x26>
 800cbd6:	3301      	adds	r3, #1
 800cbd8:	6033      	str	r3, [r6, #0]
 800cbda:	6823      	ldr	r3, [r4, #0]
 800cbdc:	0699      	lsls	r1, r3, #26
 800cbde:	bf42      	ittt	mi
 800cbe0:	6833      	ldrmi	r3, [r6, #0]
 800cbe2:	3302      	addmi	r3, #2
 800cbe4:	6033      	strmi	r3, [r6, #0]
 800cbe6:	6825      	ldr	r5, [r4, #0]
 800cbe8:	f015 0506 	ands.w	r5, r5, #6
 800cbec:	d106      	bne.n	800cbfc <_printf_common+0x48>
 800cbee:	f104 0a19 	add.w	sl, r4, #25
 800cbf2:	68e3      	ldr	r3, [r4, #12]
 800cbf4:	6832      	ldr	r2, [r6, #0]
 800cbf6:	1a9b      	subs	r3, r3, r2
 800cbf8:	42ab      	cmp	r3, r5
 800cbfa:	dc26      	bgt.n	800cc4a <_printf_common+0x96>
 800cbfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cc00:	6822      	ldr	r2, [r4, #0]
 800cc02:	3b00      	subs	r3, #0
 800cc04:	bf18      	it	ne
 800cc06:	2301      	movne	r3, #1
 800cc08:	0692      	lsls	r2, r2, #26
 800cc0a:	d42b      	bmi.n	800cc64 <_printf_common+0xb0>
 800cc0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cc10:	4641      	mov	r1, r8
 800cc12:	4638      	mov	r0, r7
 800cc14:	47c8      	blx	r9
 800cc16:	3001      	adds	r0, #1
 800cc18:	d01e      	beq.n	800cc58 <_printf_common+0xa4>
 800cc1a:	6823      	ldr	r3, [r4, #0]
 800cc1c:	6922      	ldr	r2, [r4, #16]
 800cc1e:	f003 0306 	and.w	r3, r3, #6
 800cc22:	2b04      	cmp	r3, #4
 800cc24:	bf02      	ittt	eq
 800cc26:	68e5      	ldreq	r5, [r4, #12]
 800cc28:	6833      	ldreq	r3, [r6, #0]
 800cc2a:	1aed      	subeq	r5, r5, r3
 800cc2c:	68a3      	ldr	r3, [r4, #8]
 800cc2e:	bf0c      	ite	eq
 800cc30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc34:	2500      	movne	r5, #0
 800cc36:	4293      	cmp	r3, r2
 800cc38:	bfc4      	itt	gt
 800cc3a:	1a9b      	subgt	r3, r3, r2
 800cc3c:	18ed      	addgt	r5, r5, r3
 800cc3e:	2600      	movs	r6, #0
 800cc40:	341a      	adds	r4, #26
 800cc42:	42b5      	cmp	r5, r6
 800cc44:	d11a      	bne.n	800cc7c <_printf_common+0xc8>
 800cc46:	2000      	movs	r0, #0
 800cc48:	e008      	b.n	800cc5c <_printf_common+0xa8>
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	4652      	mov	r2, sl
 800cc4e:	4641      	mov	r1, r8
 800cc50:	4638      	mov	r0, r7
 800cc52:	47c8      	blx	r9
 800cc54:	3001      	adds	r0, #1
 800cc56:	d103      	bne.n	800cc60 <_printf_common+0xac>
 800cc58:	f04f 30ff 	mov.w	r0, #4294967295
 800cc5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc60:	3501      	adds	r5, #1
 800cc62:	e7c6      	b.n	800cbf2 <_printf_common+0x3e>
 800cc64:	18e1      	adds	r1, r4, r3
 800cc66:	1c5a      	adds	r2, r3, #1
 800cc68:	2030      	movs	r0, #48	@ 0x30
 800cc6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc6e:	4422      	add	r2, r4
 800cc70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc78:	3302      	adds	r3, #2
 800cc7a:	e7c7      	b.n	800cc0c <_printf_common+0x58>
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	4622      	mov	r2, r4
 800cc80:	4641      	mov	r1, r8
 800cc82:	4638      	mov	r0, r7
 800cc84:	47c8      	blx	r9
 800cc86:	3001      	adds	r0, #1
 800cc88:	d0e6      	beq.n	800cc58 <_printf_common+0xa4>
 800cc8a:	3601      	adds	r6, #1
 800cc8c:	e7d9      	b.n	800cc42 <_printf_common+0x8e>
	...

0800cc90 <_printf_i>:
 800cc90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc94:	7e0f      	ldrb	r7, [r1, #24]
 800cc96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cc98:	2f78      	cmp	r7, #120	@ 0x78
 800cc9a:	4691      	mov	r9, r2
 800cc9c:	4680      	mov	r8, r0
 800cc9e:	460c      	mov	r4, r1
 800cca0:	469a      	mov	sl, r3
 800cca2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cca6:	d807      	bhi.n	800ccb8 <_printf_i+0x28>
 800cca8:	2f62      	cmp	r7, #98	@ 0x62
 800ccaa:	d80a      	bhi.n	800ccc2 <_printf_i+0x32>
 800ccac:	2f00      	cmp	r7, #0
 800ccae:	f000 80d1 	beq.w	800ce54 <_printf_i+0x1c4>
 800ccb2:	2f58      	cmp	r7, #88	@ 0x58
 800ccb4:	f000 80b8 	beq.w	800ce28 <_printf_i+0x198>
 800ccb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ccbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ccc0:	e03a      	b.n	800cd38 <_printf_i+0xa8>
 800ccc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ccc6:	2b15      	cmp	r3, #21
 800ccc8:	d8f6      	bhi.n	800ccb8 <_printf_i+0x28>
 800ccca:	a101      	add	r1, pc, #4	@ (adr r1, 800ccd0 <_printf_i+0x40>)
 800cccc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ccd0:	0800cd29 	.word	0x0800cd29
 800ccd4:	0800cd3d 	.word	0x0800cd3d
 800ccd8:	0800ccb9 	.word	0x0800ccb9
 800ccdc:	0800ccb9 	.word	0x0800ccb9
 800cce0:	0800ccb9 	.word	0x0800ccb9
 800cce4:	0800ccb9 	.word	0x0800ccb9
 800cce8:	0800cd3d 	.word	0x0800cd3d
 800ccec:	0800ccb9 	.word	0x0800ccb9
 800ccf0:	0800ccb9 	.word	0x0800ccb9
 800ccf4:	0800ccb9 	.word	0x0800ccb9
 800ccf8:	0800ccb9 	.word	0x0800ccb9
 800ccfc:	0800ce3b 	.word	0x0800ce3b
 800cd00:	0800cd67 	.word	0x0800cd67
 800cd04:	0800cdf5 	.word	0x0800cdf5
 800cd08:	0800ccb9 	.word	0x0800ccb9
 800cd0c:	0800ccb9 	.word	0x0800ccb9
 800cd10:	0800ce5d 	.word	0x0800ce5d
 800cd14:	0800ccb9 	.word	0x0800ccb9
 800cd18:	0800cd67 	.word	0x0800cd67
 800cd1c:	0800ccb9 	.word	0x0800ccb9
 800cd20:	0800ccb9 	.word	0x0800ccb9
 800cd24:	0800cdfd 	.word	0x0800cdfd
 800cd28:	6833      	ldr	r3, [r6, #0]
 800cd2a:	1d1a      	adds	r2, r3, #4
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	6032      	str	r2, [r6, #0]
 800cd30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cd38:	2301      	movs	r3, #1
 800cd3a:	e09c      	b.n	800ce76 <_printf_i+0x1e6>
 800cd3c:	6833      	ldr	r3, [r6, #0]
 800cd3e:	6820      	ldr	r0, [r4, #0]
 800cd40:	1d19      	adds	r1, r3, #4
 800cd42:	6031      	str	r1, [r6, #0]
 800cd44:	0606      	lsls	r6, r0, #24
 800cd46:	d501      	bpl.n	800cd4c <_printf_i+0xbc>
 800cd48:	681d      	ldr	r5, [r3, #0]
 800cd4a:	e003      	b.n	800cd54 <_printf_i+0xc4>
 800cd4c:	0645      	lsls	r5, r0, #25
 800cd4e:	d5fb      	bpl.n	800cd48 <_printf_i+0xb8>
 800cd50:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cd54:	2d00      	cmp	r5, #0
 800cd56:	da03      	bge.n	800cd60 <_printf_i+0xd0>
 800cd58:	232d      	movs	r3, #45	@ 0x2d
 800cd5a:	426d      	negs	r5, r5
 800cd5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd60:	4858      	ldr	r0, [pc, #352]	@ (800cec4 <_printf_i+0x234>)
 800cd62:	230a      	movs	r3, #10
 800cd64:	e011      	b.n	800cd8a <_printf_i+0xfa>
 800cd66:	6821      	ldr	r1, [r4, #0]
 800cd68:	6833      	ldr	r3, [r6, #0]
 800cd6a:	0608      	lsls	r0, r1, #24
 800cd6c:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd70:	d402      	bmi.n	800cd78 <_printf_i+0xe8>
 800cd72:	0649      	lsls	r1, r1, #25
 800cd74:	bf48      	it	mi
 800cd76:	b2ad      	uxthmi	r5, r5
 800cd78:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd7a:	4852      	ldr	r0, [pc, #328]	@ (800cec4 <_printf_i+0x234>)
 800cd7c:	6033      	str	r3, [r6, #0]
 800cd7e:	bf14      	ite	ne
 800cd80:	230a      	movne	r3, #10
 800cd82:	2308      	moveq	r3, #8
 800cd84:	2100      	movs	r1, #0
 800cd86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd8a:	6866      	ldr	r6, [r4, #4]
 800cd8c:	60a6      	str	r6, [r4, #8]
 800cd8e:	2e00      	cmp	r6, #0
 800cd90:	db05      	blt.n	800cd9e <_printf_i+0x10e>
 800cd92:	6821      	ldr	r1, [r4, #0]
 800cd94:	432e      	orrs	r6, r5
 800cd96:	f021 0104 	bic.w	r1, r1, #4
 800cd9a:	6021      	str	r1, [r4, #0]
 800cd9c:	d04b      	beq.n	800ce36 <_printf_i+0x1a6>
 800cd9e:	4616      	mov	r6, r2
 800cda0:	fbb5 f1f3 	udiv	r1, r5, r3
 800cda4:	fb03 5711 	mls	r7, r3, r1, r5
 800cda8:	5dc7      	ldrb	r7, [r0, r7]
 800cdaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cdae:	462f      	mov	r7, r5
 800cdb0:	42bb      	cmp	r3, r7
 800cdb2:	460d      	mov	r5, r1
 800cdb4:	d9f4      	bls.n	800cda0 <_printf_i+0x110>
 800cdb6:	2b08      	cmp	r3, #8
 800cdb8:	d10b      	bne.n	800cdd2 <_printf_i+0x142>
 800cdba:	6823      	ldr	r3, [r4, #0]
 800cdbc:	07df      	lsls	r7, r3, #31
 800cdbe:	d508      	bpl.n	800cdd2 <_printf_i+0x142>
 800cdc0:	6923      	ldr	r3, [r4, #16]
 800cdc2:	6861      	ldr	r1, [r4, #4]
 800cdc4:	4299      	cmp	r1, r3
 800cdc6:	bfde      	ittt	le
 800cdc8:	2330      	movle	r3, #48	@ 0x30
 800cdca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cdce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cdd2:	1b92      	subs	r2, r2, r6
 800cdd4:	6122      	str	r2, [r4, #16]
 800cdd6:	f8cd a000 	str.w	sl, [sp]
 800cdda:	464b      	mov	r3, r9
 800cddc:	aa03      	add	r2, sp, #12
 800cdde:	4621      	mov	r1, r4
 800cde0:	4640      	mov	r0, r8
 800cde2:	f7ff fee7 	bl	800cbb4 <_printf_common>
 800cde6:	3001      	adds	r0, #1
 800cde8:	d14a      	bne.n	800ce80 <_printf_i+0x1f0>
 800cdea:	f04f 30ff 	mov.w	r0, #4294967295
 800cdee:	b004      	add	sp, #16
 800cdf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf4:	6823      	ldr	r3, [r4, #0]
 800cdf6:	f043 0320 	orr.w	r3, r3, #32
 800cdfa:	6023      	str	r3, [r4, #0]
 800cdfc:	4832      	ldr	r0, [pc, #200]	@ (800cec8 <_printf_i+0x238>)
 800cdfe:	2778      	movs	r7, #120	@ 0x78
 800ce00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ce04:	6823      	ldr	r3, [r4, #0]
 800ce06:	6831      	ldr	r1, [r6, #0]
 800ce08:	061f      	lsls	r7, r3, #24
 800ce0a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ce0e:	d402      	bmi.n	800ce16 <_printf_i+0x186>
 800ce10:	065f      	lsls	r7, r3, #25
 800ce12:	bf48      	it	mi
 800ce14:	b2ad      	uxthmi	r5, r5
 800ce16:	6031      	str	r1, [r6, #0]
 800ce18:	07d9      	lsls	r1, r3, #31
 800ce1a:	bf44      	itt	mi
 800ce1c:	f043 0320 	orrmi.w	r3, r3, #32
 800ce20:	6023      	strmi	r3, [r4, #0]
 800ce22:	b11d      	cbz	r5, 800ce2c <_printf_i+0x19c>
 800ce24:	2310      	movs	r3, #16
 800ce26:	e7ad      	b.n	800cd84 <_printf_i+0xf4>
 800ce28:	4826      	ldr	r0, [pc, #152]	@ (800cec4 <_printf_i+0x234>)
 800ce2a:	e7e9      	b.n	800ce00 <_printf_i+0x170>
 800ce2c:	6823      	ldr	r3, [r4, #0]
 800ce2e:	f023 0320 	bic.w	r3, r3, #32
 800ce32:	6023      	str	r3, [r4, #0]
 800ce34:	e7f6      	b.n	800ce24 <_printf_i+0x194>
 800ce36:	4616      	mov	r6, r2
 800ce38:	e7bd      	b.n	800cdb6 <_printf_i+0x126>
 800ce3a:	6833      	ldr	r3, [r6, #0]
 800ce3c:	6825      	ldr	r5, [r4, #0]
 800ce3e:	6961      	ldr	r1, [r4, #20]
 800ce40:	1d18      	adds	r0, r3, #4
 800ce42:	6030      	str	r0, [r6, #0]
 800ce44:	062e      	lsls	r6, r5, #24
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	d501      	bpl.n	800ce4e <_printf_i+0x1be>
 800ce4a:	6019      	str	r1, [r3, #0]
 800ce4c:	e002      	b.n	800ce54 <_printf_i+0x1c4>
 800ce4e:	0668      	lsls	r0, r5, #25
 800ce50:	d5fb      	bpl.n	800ce4a <_printf_i+0x1ba>
 800ce52:	8019      	strh	r1, [r3, #0]
 800ce54:	2300      	movs	r3, #0
 800ce56:	6123      	str	r3, [r4, #16]
 800ce58:	4616      	mov	r6, r2
 800ce5a:	e7bc      	b.n	800cdd6 <_printf_i+0x146>
 800ce5c:	6833      	ldr	r3, [r6, #0]
 800ce5e:	1d1a      	adds	r2, r3, #4
 800ce60:	6032      	str	r2, [r6, #0]
 800ce62:	681e      	ldr	r6, [r3, #0]
 800ce64:	6862      	ldr	r2, [r4, #4]
 800ce66:	2100      	movs	r1, #0
 800ce68:	4630      	mov	r0, r6
 800ce6a:	f7f3 fa51 	bl	8000310 <memchr>
 800ce6e:	b108      	cbz	r0, 800ce74 <_printf_i+0x1e4>
 800ce70:	1b80      	subs	r0, r0, r6
 800ce72:	6060      	str	r0, [r4, #4]
 800ce74:	6863      	ldr	r3, [r4, #4]
 800ce76:	6123      	str	r3, [r4, #16]
 800ce78:	2300      	movs	r3, #0
 800ce7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce7e:	e7aa      	b.n	800cdd6 <_printf_i+0x146>
 800ce80:	6923      	ldr	r3, [r4, #16]
 800ce82:	4632      	mov	r2, r6
 800ce84:	4649      	mov	r1, r9
 800ce86:	4640      	mov	r0, r8
 800ce88:	47d0      	blx	sl
 800ce8a:	3001      	adds	r0, #1
 800ce8c:	d0ad      	beq.n	800cdea <_printf_i+0x15a>
 800ce8e:	6823      	ldr	r3, [r4, #0]
 800ce90:	079b      	lsls	r3, r3, #30
 800ce92:	d413      	bmi.n	800cebc <_printf_i+0x22c>
 800ce94:	68e0      	ldr	r0, [r4, #12]
 800ce96:	9b03      	ldr	r3, [sp, #12]
 800ce98:	4298      	cmp	r0, r3
 800ce9a:	bfb8      	it	lt
 800ce9c:	4618      	movlt	r0, r3
 800ce9e:	e7a6      	b.n	800cdee <_printf_i+0x15e>
 800cea0:	2301      	movs	r3, #1
 800cea2:	4632      	mov	r2, r6
 800cea4:	4649      	mov	r1, r9
 800cea6:	4640      	mov	r0, r8
 800cea8:	47d0      	blx	sl
 800ceaa:	3001      	adds	r0, #1
 800ceac:	d09d      	beq.n	800cdea <_printf_i+0x15a>
 800ceae:	3501      	adds	r5, #1
 800ceb0:	68e3      	ldr	r3, [r4, #12]
 800ceb2:	9903      	ldr	r1, [sp, #12]
 800ceb4:	1a5b      	subs	r3, r3, r1
 800ceb6:	42ab      	cmp	r3, r5
 800ceb8:	dcf2      	bgt.n	800cea0 <_printf_i+0x210>
 800ceba:	e7eb      	b.n	800ce94 <_printf_i+0x204>
 800cebc:	2500      	movs	r5, #0
 800cebe:	f104 0619 	add.w	r6, r4, #25
 800cec2:	e7f5      	b.n	800ceb0 <_printf_i+0x220>
 800cec4:	0800f356 	.word	0x0800f356
 800cec8:	0800f367 	.word	0x0800f367

0800cecc <std>:
 800cecc:	2300      	movs	r3, #0
 800cece:	b510      	push	{r4, lr}
 800ced0:	4604      	mov	r4, r0
 800ced2:	e9c0 3300 	strd	r3, r3, [r0]
 800ced6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ceda:	6083      	str	r3, [r0, #8]
 800cedc:	8181      	strh	r1, [r0, #12]
 800cede:	6643      	str	r3, [r0, #100]	@ 0x64
 800cee0:	81c2      	strh	r2, [r0, #14]
 800cee2:	6183      	str	r3, [r0, #24]
 800cee4:	4619      	mov	r1, r3
 800cee6:	2208      	movs	r2, #8
 800cee8:	305c      	adds	r0, #92	@ 0x5c
 800ceea:	f000 f92a 	bl	800d142 <memset>
 800ceee:	4b0d      	ldr	r3, [pc, #52]	@ (800cf24 <std+0x58>)
 800cef0:	6263      	str	r3, [r4, #36]	@ 0x24
 800cef2:	4b0d      	ldr	r3, [pc, #52]	@ (800cf28 <std+0x5c>)
 800cef4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cef6:	4b0d      	ldr	r3, [pc, #52]	@ (800cf2c <std+0x60>)
 800cef8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cefa:	4b0d      	ldr	r3, [pc, #52]	@ (800cf30 <std+0x64>)
 800cefc:	6323      	str	r3, [r4, #48]	@ 0x30
 800cefe:	4b0d      	ldr	r3, [pc, #52]	@ (800cf34 <std+0x68>)
 800cf00:	6224      	str	r4, [r4, #32]
 800cf02:	429c      	cmp	r4, r3
 800cf04:	d006      	beq.n	800cf14 <std+0x48>
 800cf06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf0a:	4294      	cmp	r4, r2
 800cf0c:	d002      	beq.n	800cf14 <std+0x48>
 800cf0e:	33d0      	adds	r3, #208	@ 0xd0
 800cf10:	429c      	cmp	r4, r3
 800cf12:	d105      	bne.n	800cf20 <std+0x54>
 800cf14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cf18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf1c:	f000 b98e 	b.w	800d23c <__retarget_lock_init_recursive>
 800cf20:	bd10      	pop	{r4, pc}
 800cf22:	bf00      	nop
 800cf24:	0800d0bd 	.word	0x0800d0bd
 800cf28:	0800d0df 	.word	0x0800d0df
 800cf2c:	0800d117 	.word	0x0800d117
 800cf30:	0800d13b 	.word	0x0800d13b
 800cf34:	240007e8 	.word	0x240007e8

0800cf38 <stdio_exit_handler>:
 800cf38:	4a02      	ldr	r2, [pc, #8]	@ (800cf44 <stdio_exit_handler+0xc>)
 800cf3a:	4903      	ldr	r1, [pc, #12]	@ (800cf48 <stdio_exit_handler+0x10>)
 800cf3c:	4803      	ldr	r0, [pc, #12]	@ (800cf4c <stdio_exit_handler+0x14>)
 800cf3e:	f000 b869 	b.w	800d014 <_fwalk_sglue>
 800cf42:	bf00      	nop
 800cf44:	24000010 	.word	0x24000010
 800cf48:	0800ead9 	.word	0x0800ead9
 800cf4c:	24000020 	.word	0x24000020

0800cf50 <cleanup_stdio>:
 800cf50:	6841      	ldr	r1, [r0, #4]
 800cf52:	4b0c      	ldr	r3, [pc, #48]	@ (800cf84 <cleanup_stdio+0x34>)
 800cf54:	4299      	cmp	r1, r3
 800cf56:	b510      	push	{r4, lr}
 800cf58:	4604      	mov	r4, r0
 800cf5a:	d001      	beq.n	800cf60 <cleanup_stdio+0x10>
 800cf5c:	f001 fdbc 	bl	800ead8 <_fflush_r>
 800cf60:	68a1      	ldr	r1, [r4, #8]
 800cf62:	4b09      	ldr	r3, [pc, #36]	@ (800cf88 <cleanup_stdio+0x38>)
 800cf64:	4299      	cmp	r1, r3
 800cf66:	d002      	beq.n	800cf6e <cleanup_stdio+0x1e>
 800cf68:	4620      	mov	r0, r4
 800cf6a:	f001 fdb5 	bl	800ead8 <_fflush_r>
 800cf6e:	68e1      	ldr	r1, [r4, #12]
 800cf70:	4b06      	ldr	r3, [pc, #24]	@ (800cf8c <cleanup_stdio+0x3c>)
 800cf72:	4299      	cmp	r1, r3
 800cf74:	d004      	beq.n	800cf80 <cleanup_stdio+0x30>
 800cf76:	4620      	mov	r0, r4
 800cf78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf7c:	f001 bdac 	b.w	800ead8 <_fflush_r>
 800cf80:	bd10      	pop	{r4, pc}
 800cf82:	bf00      	nop
 800cf84:	240007e8 	.word	0x240007e8
 800cf88:	24000850 	.word	0x24000850
 800cf8c:	240008b8 	.word	0x240008b8

0800cf90 <global_stdio_init.part.0>:
 800cf90:	b510      	push	{r4, lr}
 800cf92:	4b0b      	ldr	r3, [pc, #44]	@ (800cfc0 <global_stdio_init.part.0+0x30>)
 800cf94:	4c0b      	ldr	r4, [pc, #44]	@ (800cfc4 <global_stdio_init.part.0+0x34>)
 800cf96:	4a0c      	ldr	r2, [pc, #48]	@ (800cfc8 <global_stdio_init.part.0+0x38>)
 800cf98:	601a      	str	r2, [r3, #0]
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	2104      	movs	r1, #4
 800cfa0:	f7ff ff94 	bl	800cecc <std>
 800cfa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	2109      	movs	r1, #9
 800cfac:	f7ff ff8e 	bl	800cecc <std>
 800cfb0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cfb4:	2202      	movs	r2, #2
 800cfb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfba:	2112      	movs	r1, #18
 800cfbc:	f7ff bf86 	b.w	800cecc <std>
 800cfc0:	24000920 	.word	0x24000920
 800cfc4:	240007e8 	.word	0x240007e8
 800cfc8:	0800cf39 	.word	0x0800cf39

0800cfcc <__sfp_lock_acquire>:
 800cfcc:	4801      	ldr	r0, [pc, #4]	@ (800cfd4 <__sfp_lock_acquire+0x8>)
 800cfce:	f000 b936 	b.w	800d23e <__retarget_lock_acquire_recursive>
 800cfd2:	bf00      	nop
 800cfd4:	24000929 	.word	0x24000929

0800cfd8 <__sfp_lock_release>:
 800cfd8:	4801      	ldr	r0, [pc, #4]	@ (800cfe0 <__sfp_lock_release+0x8>)
 800cfda:	f000 b931 	b.w	800d240 <__retarget_lock_release_recursive>
 800cfde:	bf00      	nop
 800cfe0:	24000929 	.word	0x24000929

0800cfe4 <__sinit>:
 800cfe4:	b510      	push	{r4, lr}
 800cfe6:	4604      	mov	r4, r0
 800cfe8:	f7ff fff0 	bl	800cfcc <__sfp_lock_acquire>
 800cfec:	6a23      	ldr	r3, [r4, #32]
 800cfee:	b11b      	cbz	r3, 800cff8 <__sinit+0x14>
 800cff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cff4:	f7ff bff0 	b.w	800cfd8 <__sfp_lock_release>
 800cff8:	4b04      	ldr	r3, [pc, #16]	@ (800d00c <__sinit+0x28>)
 800cffa:	6223      	str	r3, [r4, #32]
 800cffc:	4b04      	ldr	r3, [pc, #16]	@ (800d010 <__sinit+0x2c>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d1f5      	bne.n	800cff0 <__sinit+0xc>
 800d004:	f7ff ffc4 	bl	800cf90 <global_stdio_init.part.0>
 800d008:	e7f2      	b.n	800cff0 <__sinit+0xc>
 800d00a:	bf00      	nop
 800d00c:	0800cf51 	.word	0x0800cf51
 800d010:	24000920 	.word	0x24000920

0800d014 <_fwalk_sglue>:
 800d014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d018:	4607      	mov	r7, r0
 800d01a:	4688      	mov	r8, r1
 800d01c:	4614      	mov	r4, r2
 800d01e:	2600      	movs	r6, #0
 800d020:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d024:	f1b9 0901 	subs.w	r9, r9, #1
 800d028:	d505      	bpl.n	800d036 <_fwalk_sglue+0x22>
 800d02a:	6824      	ldr	r4, [r4, #0]
 800d02c:	2c00      	cmp	r4, #0
 800d02e:	d1f7      	bne.n	800d020 <_fwalk_sglue+0xc>
 800d030:	4630      	mov	r0, r6
 800d032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d036:	89ab      	ldrh	r3, [r5, #12]
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d907      	bls.n	800d04c <_fwalk_sglue+0x38>
 800d03c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d040:	3301      	adds	r3, #1
 800d042:	d003      	beq.n	800d04c <_fwalk_sglue+0x38>
 800d044:	4629      	mov	r1, r5
 800d046:	4638      	mov	r0, r7
 800d048:	47c0      	blx	r8
 800d04a:	4306      	orrs	r6, r0
 800d04c:	3568      	adds	r5, #104	@ 0x68
 800d04e:	e7e9      	b.n	800d024 <_fwalk_sglue+0x10>

0800d050 <sniprintf>:
 800d050:	b40c      	push	{r2, r3}
 800d052:	b530      	push	{r4, r5, lr}
 800d054:	4b18      	ldr	r3, [pc, #96]	@ (800d0b8 <sniprintf+0x68>)
 800d056:	1e0c      	subs	r4, r1, #0
 800d058:	681d      	ldr	r5, [r3, #0]
 800d05a:	b09d      	sub	sp, #116	@ 0x74
 800d05c:	da08      	bge.n	800d070 <sniprintf+0x20>
 800d05e:	238b      	movs	r3, #139	@ 0x8b
 800d060:	602b      	str	r3, [r5, #0]
 800d062:	f04f 30ff 	mov.w	r0, #4294967295
 800d066:	b01d      	add	sp, #116	@ 0x74
 800d068:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d06c:	b002      	add	sp, #8
 800d06e:	4770      	bx	lr
 800d070:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d074:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d078:	f04f 0300 	mov.w	r3, #0
 800d07c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d07e:	bf14      	ite	ne
 800d080:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d084:	4623      	moveq	r3, r4
 800d086:	9304      	str	r3, [sp, #16]
 800d088:	9307      	str	r3, [sp, #28]
 800d08a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d08e:	9002      	str	r0, [sp, #8]
 800d090:	9006      	str	r0, [sp, #24]
 800d092:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d096:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d098:	ab21      	add	r3, sp, #132	@ 0x84
 800d09a:	a902      	add	r1, sp, #8
 800d09c:	4628      	mov	r0, r5
 800d09e:	9301      	str	r3, [sp, #4]
 800d0a0:	f001 fb9a 	bl	800e7d8 <_svfiprintf_r>
 800d0a4:	1c43      	adds	r3, r0, #1
 800d0a6:	bfbc      	itt	lt
 800d0a8:	238b      	movlt	r3, #139	@ 0x8b
 800d0aa:	602b      	strlt	r3, [r5, #0]
 800d0ac:	2c00      	cmp	r4, #0
 800d0ae:	d0da      	beq.n	800d066 <sniprintf+0x16>
 800d0b0:	9b02      	ldr	r3, [sp, #8]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	701a      	strb	r2, [r3, #0]
 800d0b6:	e7d6      	b.n	800d066 <sniprintf+0x16>
 800d0b8:	2400001c 	.word	0x2400001c

0800d0bc <__sread>:
 800d0bc:	b510      	push	{r4, lr}
 800d0be:	460c      	mov	r4, r1
 800d0c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0c4:	f000 f86c 	bl	800d1a0 <_read_r>
 800d0c8:	2800      	cmp	r0, #0
 800d0ca:	bfab      	itete	ge
 800d0cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d0ce:	89a3      	ldrhlt	r3, [r4, #12]
 800d0d0:	181b      	addge	r3, r3, r0
 800d0d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d0d6:	bfac      	ite	ge
 800d0d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d0da:	81a3      	strhlt	r3, [r4, #12]
 800d0dc:	bd10      	pop	{r4, pc}

0800d0de <__swrite>:
 800d0de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0e2:	461f      	mov	r7, r3
 800d0e4:	898b      	ldrh	r3, [r1, #12]
 800d0e6:	05db      	lsls	r3, r3, #23
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	460c      	mov	r4, r1
 800d0ec:	4616      	mov	r6, r2
 800d0ee:	d505      	bpl.n	800d0fc <__swrite+0x1e>
 800d0f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0f4:	2302      	movs	r3, #2
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	f000 f840 	bl	800d17c <_lseek_r>
 800d0fc:	89a3      	ldrh	r3, [r4, #12]
 800d0fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d102:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d106:	81a3      	strh	r3, [r4, #12]
 800d108:	4632      	mov	r2, r6
 800d10a:	463b      	mov	r3, r7
 800d10c:	4628      	mov	r0, r5
 800d10e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d112:	f000 b857 	b.w	800d1c4 <_write_r>

0800d116 <__sseek>:
 800d116:	b510      	push	{r4, lr}
 800d118:	460c      	mov	r4, r1
 800d11a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d11e:	f000 f82d 	bl	800d17c <_lseek_r>
 800d122:	1c43      	adds	r3, r0, #1
 800d124:	89a3      	ldrh	r3, [r4, #12]
 800d126:	bf15      	itete	ne
 800d128:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d12a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d12e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d132:	81a3      	strheq	r3, [r4, #12]
 800d134:	bf18      	it	ne
 800d136:	81a3      	strhne	r3, [r4, #12]
 800d138:	bd10      	pop	{r4, pc}

0800d13a <__sclose>:
 800d13a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d13e:	f000 b80d 	b.w	800d15c <_close_r>

0800d142 <memset>:
 800d142:	4402      	add	r2, r0
 800d144:	4603      	mov	r3, r0
 800d146:	4293      	cmp	r3, r2
 800d148:	d100      	bne.n	800d14c <memset+0xa>
 800d14a:	4770      	bx	lr
 800d14c:	f803 1b01 	strb.w	r1, [r3], #1
 800d150:	e7f9      	b.n	800d146 <memset+0x4>
	...

0800d154 <_localeconv_r>:
 800d154:	4800      	ldr	r0, [pc, #0]	@ (800d158 <_localeconv_r+0x4>)
 800d156:	4770      	bx	lr
 800d158:	2400015c 	.word	0x2400015c

0800d15c <_close_r>:
 800d15c:	b538      	push	{r3, r4, r5, lr}
 800d15e:	4d06      	ldr	r5, [pc, #24]	@ (800d178 <_close_r+0x1c>)
 800d160:	2300      	movs	r3, #0
 800d162:	4604      	mov	r4, r0
 800d164:	4608      	mov	r0, r1
 800d166:	602b      	str	r3, [r5, #0]
 800d168:	f7f4 ff44 	bl	8001ff4 <_close>
 800d16c:	1c43      	adds	r3, r0, #1
 800d16e:	d102      	bne.n	800d176 <_close_r+0x1a>
 800d170:	682b      	ldr	r3, [r5, #0]
 800d172:	b103      	cbz	r3, 800d176 <_close_r+0x1a>
 800d174:	6023      	str	r3, [r4, #0]
 800d176:	bd38      	pop	{r3, r4, r5, pc}
 800d178:	24000924 	.word	0x24000924

0800d17c <_lseek_r>:
 800d17c:	b538      	push	{r3, r4, r5, lr}
 800d17e:	4d07      	ldr	r5, [pc, #28]	@ (800d19c <_lseek_r+0x20>)
 800d180:	4604      	mov	r4, r0
 800d182:	4608      	mov	r0, r1
 800d184:	4611      	mov	r1, r2
 800d186:	2200      	movs	r2, #0
 800d188:	602a      	str	r2, [r5, #0]
 800d18a:	461a      	mov	r2, r3
 800d18c:	f7f4 ff59 	bl	8002042 <_lseek>
 800d190:	1c43      	adds	r3, r0, #1
 800d192:	d102      	bne.n	800d19a <_lseek_r+0x1e>
 800d194:	682b      	ldr	r3, [r5, #0]
 800d196:	b103      	cbz	r3, 800d19a <_lseek_r+0x1e>
 800d198:	6023      	str	r3, [r4, #0]
 800d19a:	bd38      	pop	{r3, r4, r5, pc}
 800d19c:	24000924 	.word	0x24000924

0800d1a0 <_read_r>:
 800d1a0:	b538      	push	{r3, r4, r5, lr}
 800d1a2:	4d07      	ldr	r5, [pc, #28]	@ (800d1c0 <_read_r+0x20>)
 800d1a4:	4604      	mov	r4, r0
 800d1a6:	4608      	mov	r0, r1
 800d1a8:	4611      	mov	r1, r2
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	602a      	str	r2, [r5, #0]
 800d1ae:	461a      	mov	r2, r3
 800d1b0:	f7f4 fee7 	bl	8001f82 <_read>
 800d1b4:	1c43      	adds	r3, r0, #1
 800d1b6:	d102      	bne.n	800d1be <_read_r+0x1e>
 800d1b8:	682b      	ldr	r3, [r5, #0]
 800d1ba:	b103      	cbz	r3, 800d1be <_read_r+0x1e>
 800d1bc:	6023      	str	r3, [r4, #0]
 800d1be:	bd38      	pop	{r3, r4, r5, pc}
 800d1c0:	24000924 	.word	0x24000924

0800d1c4 <_write_r>:
 800d1c4:	b538      	push	{r3, r4, r5, lr}
 800d1c6:	4d07      	ldr	r5, [pc, #28]	@ (800d1e4 <_write_r+0x20>)
 800d1c8:	4604      	mov	r4, r0
 800d1ca:	4608      	mov	r0, r1
 800d1cc:	4611      	mov	r1, r2
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	602a      	str	r2, [r5, #0]
 800d1d2:	461a      	mov	r2, r3
 800d1d4:	f7f4 fef2 	bl	8001fbc <_write>
 800d1d8:	1c43      	adds	r3, r0, #1
 800d1da:	d102      	bne.n	800d1e2 <_write_r+0x1e>
 800d1dc:	682b      	ldr	r3, [r5, #0]
 800d1de:	b103      	cbz	r3, 800d1e2 <_write_r+0x1e>
 800d1e0:	6023      	str	r3, [r4, #0]
 800d1e2:	bd38      	pop	{r3, r4, r5, pc}
 800d1e4:	24000924 	.word	0x24000924

0800d1e8 <__errno>:
 800d1e8:	4b01      	ldr	r3, [pc, #4]	@ (800d1f0 <__errno+0x8>)
 800d1ea:	6818      	ldr	r0, [r3, #0]
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop
 800d1f0:	2400001c 	.word	0x2400001c

0800d1f4 <__libc_init_array>:
 800d1f4:	b570      	push	{r4, r5, r6, lr}
 800d1f6:	4d0d      	ldr	r5, [pc, #52]	@ (800d22c <__libc_init_array+0x38>)
 800d1f8:	4c0d      	ldr	r4, [pc, #52]	@ (800d230 <__libc_init_array+0x3c>)
 800d1fa:	1b64      	subs	r4, r4, r5
 800d1fc:	10a4      	asrs	r4, r4, #2
 800d1fe:	2600      	movs	r6, #0
 800d200:	42a6      	cmp	r6, r4
 800d202:	d109      	bne.n	800d218 <__libc_init_array+0x24>
 800d204:	4d0b      	ldr	r5, [pc, #44]	@ (800d234 <__libc_init_array+0x40>)
 800d206:	4c0c      	ldr	r4, [pc, #48]	@ (800d238 <__libc_init_array+0x44>)
 800d208:	f001 fff6 	bl	800f1f8 <_init>
 800d20c:	1b64      	subs	r4, r4, r5
 800d20e:	10a4      	asrs	r4, r4, #2
 800d210:	2600      	movs	r6, #0
 800d212:	42a6      	cmp	r6, r4
 800d214:	d105      	bne.n	800d222 <__libc_init_array+0x2e>
 800d216:	bd70      	pop	{r4, r5, r6, pc}
 800d218:	f855 3b04 	ldr.w	r3, [r5], #4
 800d21c:	4798      	blx	r3
 800d21e:	3601      	adds	r6, #1
 800d220:	e7ee      	b.n	800d200 <__libc_init_array+0xc>
 800d222:	f855 3b04 	ldr.w	r3, [r5], #4
 800d226:	4798      	blx	r3
 800d228:	3601      	adds	r6, #1
 800d22a:	e7f2      	b.n	800d212 <__libc_init_array+0x1e>
 800d22c:	0800f6c4 	.word	0x0800f6c4
 800d230:	0800f6c4 	.word	0x0800f6c4
 800d234:	0800f6c4 	.word	0x0800f6c4
 800d238:	0800f6c8 	.word	0x0800f6c8

0800d23c <__retarget_lock_init_recursive>:
 800d23c:	4770      	bx	lr

0800d23e <__retarget_lock_acquire_recursive>:
 800d23e:	4770      	bx	lr

0800d240 <__retarget_lock_release_recursive>:
 800d240:	4770      	bx	lr

0800d242 <memcpy>:
 800d242:	440a      	add	r2, r1
 800d244:	4291      	cmp	r1, r2
 800d246:	f100 33ff 	add.w	r3, r0, #4294967295
 800d24a:	d100      	bne.n	800d24e <memcpy+0xc>
 800d24c:	4770      	bx	lr
 800d24e:	b510      	push	{r4, lr}
 800d250:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d254:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d258:	4291      	cmp	r1, r2
 800d25a:	d1f9      	bne.n	800d250 <memcpy+0xe>
 800d25c:	bd10      	pop	{r4, pc}

0800d25e <quorem>:
 800d25e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d262:	6903      	ldr	r3, [r0, #16]
 800d264:	690c      	ldr	r4, [r1, #16]
 800d266:	42a3      	cmp	r3, r4
 800d268:	4607      	mov	r7, r0
 800d26a:	db7e      	blt.n	800d36a <quorem+0x10c>
 800d26c:	3c01      	subs	r4, #1
 800d26e:	f101 0814 	add.w	r8, r1, #20
 800d272:	00a3      	lsls	r3, r4, #2
 800d274:	f100 0514 	add.w	r5, r0, #20
 800d278:	9300      	str	r3, [sp, #0]
 800d27a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d27e:	9301      	str	r3, [sp, #4]
 800d280:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d284:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d288:	3301      	adds	r3, #1
 800d28a:	429a      	cmp	r2, r3
 800d28c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d290:	fbb2 f6f3 	udiv	r6, r2, r3
 800d294:	d32e      	bcc.n	800d2f4 <quorem+0x96>
 800d296:	f04f 0a00 	mov.w	sl, #0
 800d29a:	46c4      	mov	ip, r8
 800d29c:	46ae      	mov	lr, r5
 800d29e:	46d3      	mov	fp, sl
 800d2a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d2a4:	b298      	uxth	r0, r3
 800d2a6:	fb06 a000 	mla	r0, r6, r0, sl
 800d2aa:	0c02      	lsrs	r2, r0, #16
 800d2ac:	0c1b      	lsrs	r3, r3, #16
 800d2ae:	fb06 2303 	mla	r3, r6, r3, r2
 800d2b2:	f8de 2000 	ldr.w	r2, [lr]
 800d2b6:	b280      	uxth	r0, r0
 800d2b8:	b292      	uxth	r2, r2
 800d2ba:	1a12      	subs	r2, r2, r0
 800d2bc:	445a      	add	r2, fp
 800d2be:	f8de 0000 	ldr.w	r0, [lr]
 800d2c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d2c6:	b29b      	uxth	r3, r3
 800d2c8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d2cc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d2d0:	b292      	uxth	r2, r2
 800d2d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d2d6:	45e1      	cmp	r9, ip
 800d2d8:	f84e 2b04 	str.w	r2, [lr], #4
 800d2dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d2e0:	d2de      	bcs.n	800d2a0 <quorem+0x42>
 800d2e2:	9b00      	ldr	r3, [sp, #0]
 800d2e4:	58eb      	ldr	r3, [r5, r3]
 800d2e6:	b92b      	cbnz	r3, 800d2f4 <quorem+0x96>
 800d2e8:	9b01      	ldr	r3, [sp, #4]
 800d2ea:	3b04      	subs	r3, #4
 800d2ec:	429d      	cmp	r5, r3
 800d2ee:	461a      	mov	r2, r3
 800d2f0:	d32f      	bcc.n	800d352 <quorem+0xf4>
 800d2f2:	613c      	str	r4, [r7, #16]
 800d2f4:	4638      	mov	r0, r7
 800d2f6:	f001 f90b 	bl	800e510 <__mcmp>
 800d2fa:	2800      	cmp	r0, #0
 800d2fc:	db25      	blt.n	800d34a <quorem+0xec>
 800d2fe:	4629      	mov	r1, r5
 800d300:	2000      	movs	r0, #0
 800d302:	f858 2b04 	ldr.w	r2, [r8], #4
 800d306:	f8d1 c000 	ldr.w	ip, [r1]
 800d30a:	fa1f fe82 	uxth.w	lr, r2
 800d30e:	fa1f f38c 	uxth.w	r3, ip
 800d312:	eba3 030e 	sub.w	r3, r3, lr
 800d316:	4403      	add	r3, r0
 800d318:	0c12      	lsrs	r2, r2, #16
 800d31a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d31e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d322:	b29b      	uxth	r3, r3
 800d324:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d328:	45c1      	cmp	r9, r8
 800d32a:	f841 3b04 	str.w	r3, [r1], #4
 800d32e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d332:	d2e6      	bcs.n	800d302 <quorem+0xa4>
 800d334:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d338:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d33c:	b922      	cbnz	r2, 800d348 <quorem+0xea>
 800d33e:	3b04      	subs	r3, #4
 800d340:	429d      	cmp	r5, r3
 800d342:	461a      	mov	r2, r3
 800d344:	d30b      	bcc.n	800d35e <quorem+0x100>
 800d346:	613c      	str	r4, [r7, #16]
 800d348:	3601      	adds	r6, #1
 800d34a:	4630      	mov	r0, r6
 800d34c:	b003      	add	sp, #12
 800d34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d352:	6812      	ldr	r2, [r2, #0]
 800d354:	3b04      	subs	r3, #4
 800d356:	2a00      	cmp	r2, #0
 800d358:	d1cb      	bne.n	800d2f2 <quorem+0x94>
 800d35a:	3c01      	subs	r4, #1
 800d35c:	e7c6      	b.n	800d2ec <quorem+0x8e>
 800d35e:	6812      	ldr	r2, [r2, #0]
 800d360:	3b04      	subs	r3, #4
 800d362:	2a00      	cmp	r2, #0
 800d364:	d1ef      	bne.n	800d346 <quorem+0xe8>
 800d366:	3c01      	subs	r4, #1
 800d368:	e7ea      	b.n	800d340 <quorem+0xe2>
 800d36a:	2000      	movs	r0, #0
 800d36c:	e7ee      	b.n	800d34c <quorem+0xee>
	...

0800d370 <_dtoa_r>:
 800d370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d374:	ed2d 8b02 	vpush	{d8}
 800d378:	69c7      	ldr	r7, [r0, #28]
 800d37a:	b091      	sub	sp, #68	@ 0x44
 800d37c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d380:	ec55 4b10 	vmov	r4, r5, d0
 800d384:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800d386:	9107      	str	r1, [sp, #28]
 800d388:	4681      	mov	r9, r0
 800d38a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d38c:	930d      	str	r3, [sp, #52]	@ 0x34
 800d38e:	b97f      	cbnz	r7, 800d3b0 <_dtoa_r+0x40>
 800d390:	2010      	movs	r0, #16
 800d392:	f000 fd95 	bl	800dec0 <malloc>
 800d396:	4602      	mov	r2, r0
 800d398:	f8c9 001c 	str.w	r0, [r9, #28]
 800d39c:	b920      	cbnz	r0, 800d3a8 <_dtoa_r+0x38>
 800d39e:	4ba0      	ldr	r3, [pc, #640]	@ (800d620 <_dtoa_r+0x2b0>)
 800d3a0:	21ef      	movs	r1, #239	@ 0xef
 800d3a2:	48a0      	ldr	r0, [pc, #640]	@ (800d624 <_dtoa_r+0x2b4>)
 800d3a4:	f001 fbea 	bl	800eb7c <__assert_func>
 800d3a8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d3ac:	6007      	str	r7, [r0, #0]
 800d3ae:	60c7      	str	r7, [r0, #12]
 800d3b0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d3b4:	6819      	ldr	r1, [r3, #0]
 800d3b6:	b159      	cbz	r1, 800d3d0 <_dtoa_r+0x60>
 800d3b8:	685a      	ldr	r2, [r3, #4]
 800d3ba:	604a      	str	r2, [r1, #4]
 800d3bc:	2301      	movs	r3, #1
 800d3be:	4093      	lsls	r3, r2
 800d3c0:	608b      	str	r3, [r1, #8]
 800d3c2:	4648      	mov	r0, r9
 800d3c4:	f000 fe72 	bl	800e0ac <_Bfree>
 800d3c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	601a      	str	r2, [r3, #0]
 800d3d0:	1e2b      	subs	r3, r5, #0
 800d3d2:	bfbb      	ittet	lt
 800d3d4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d3d8:	9303      	strlt	r3, [sp, #12]
 800d3da:	2300      	movge	r3, #0
 800d3dc:	2201      	movlt	r2, #1
 800d3de:	bfac      	ite	ge
 800d3e0:	6033      	strge	r3, [r6, #0]
 800d3e2:	6032      	strlt	r2, [r6, #0]
 800d3e4:	4b90      	ldr	r3, [pc, #576]	@ (800d628 <_dtoa_r+0x2b8>)
 800d3e6:	9e03      	ldr	r6, [sp, #12]
 800d3e8:	43b3      	bics	r3, r6
 800d3ea:	d110      	bne.n	800d40e <_dtoa_r+0x9e>
 800d3ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d3ee:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d3f2:	6013      	str	r3, [r2, #0]
 800d3f4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800d3f8:	4323      	orrs	r3, r4
 800d3fa:	f000 84e6 	beq.w	800ddca <_dtoa_r+0xa5a>
 800d3fe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d400:	4f8a      	ldr	r7, [pc, #552]	@ (800d62c <_dtoa_r+0x2bc>)
 800d402:	2b00      	cmp	r3, #0
 800d404:	f000 84e8 	beq.w	800ddd8 <_dtoa_r+0xa68>
 800d408:	1cfb      	adds	r3, r7, #3
 800d40a:	f000 bce3 	b.w	800ddd4 <_dtoa_r+0xa64>
 800d40e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800d412:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d41a:	d10a      	bne.n	800d432 <_dtoa_r+0xc2>
 800d41c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d41e:	2301      	movs	r3, #1
 800d420:	6013      	str	r3, [r2, #0]
 800d422:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d424:	b113      	cbz	r3, 800d42c <_dtoa_r+0xbc>
 800d426:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d428:	4b81      	ldr	r3, [pc, #516]	@ (800d630 <_dtoa_r+0x2c0>)
 800d42a:	6013      	str	r3, [r2, #0]
 800d42c:	4f81      	ldr	r7, [pc, #516]	@ (800d634 <_dtoa_r+0x2c4>)
 800d42e:	f000 bcd3 	b.w	800ddd8 <_dtoa_r+0xa68>
 800d432:	aa0e      	add	r2, sp, #56	@ 0x38
 800d434:	a90f      	add	r1, sp, #60	@ 0x3c
 800d436:	4648      	mov	r0, r9
 800d438:	eeb0 0b48 	vmov.f64	d0, d8
 800d43c:	f001 f918 	bl	800e670 <__d2b>
 800d440:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800d444:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d446:	9001      	str	r0, [sp, #4]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d045      	beq.n	800d4d8 <_dtoa_r+0x168>
 800d44c:	eeb0 7b48 	vmov.f64	d7, d8
 800d450:	ee18 1a90 	vmov	r1, s17
 800d454:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d458:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800d45c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800d460:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d464:	2500      	movs	r5, #0
 800d466:	ee07 1a90 	vmov	s15, r1
 800d46a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800d46e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d608 <_dtoa_r+0x298>
 800d472:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d476:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800d610 <_dtoa_r+0x2a0>
 800d47a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d47e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d618 <_dtoa_r+0x2a8>
 800d482:	ee07 3a90 	vmov	s15, r3
 800d486:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800d48a:	eeb0 7b46 	vmov.f64	d7, d6
 800d48e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d492:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d496:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d49a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d49e:	ee16 8a90 	vmov	r8, s13
 800d4a2:	d508      	bpl.n	800d4b6 <_dtoa_r+0x146>
 800d4a4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d4a8:	eeb4 6b47 	vcmp.f64	d6, d7
 800d4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4b0:	bf18      	it	ne
 800d4b2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800d4b6:	f1b8 0f16 	cmp.w	r8, #22
 800d4ba:	d82b      	bhi.n	800d514 <_dtoa_r+0x1a4>
 800d4bc:	495e      	ldr	r1, [pc, #376]	@ (800d638 <_dtoa_r+0x2c8>)
 800d4be:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800d4c2:	ed91 7b00 	vldr	d7, [r1]
 800d4c6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d4ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4ce:	d501      	bpl.n	800d4d4 <_dtoa_r+0x164>
 800d4d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4d4:	2100      	movs	r1, #0
 800d4d6:	e01e      	b.n	800d516 <_dtoa_r+0x1a6>
 800d4d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4da:	4413      	add	r3, r2
 800d4dc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800d4e0:	2920      	cmp	r1, #32
 800d4e2:	bfc1      	itttt	gt
 800d4e4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800d4e8:	408e      	lslgt	r6, r1
 800d4ea:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800d4ee:	fa24 f101 	lsrgt.w	r1, r4, r1
 800d4f2:	bfd6      	itet	le
 800d4f4:	f1c1 0120 	rsble	r1, r1, #32
 800d4f8:	4331      	orrgt	r1, r6
 800d4fa:	fa04 f101 	lslle.w	r1, r4, r1
 800d4fe:	ee07 1a90 	vmov	s15, r1
 800d502:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d506:	3b01      	subs	r3, #1
 800d508:	ee17 1a90 	vmov	r1, s15
 800d50c:	2501      	movs	r5, #1
 800d50e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800d512:	e7a8      	b.n	800d466 <_dtoa_r+0xf6>
 800d514:	2101      	movs	r1, #1
 800d516:	1ad2      	subs	r2, r2, r3
 800d518:	1e53      	subs	r3, r2, #1
 800d51a:	9306      	str	r3, [sp, #24]
 800d51c:	bf45      	ittet	mi
 800d51e:	f1c2 0301 	rsbmi	r3, r2, #1
 800d522:	9304      	strmi	r3, [sp, #16]
 800d524:	2300      	movpl	r3, #0
 800d526:	2300      	movmi	r3, #0
 800d528:	bf4c      	ite	mi
 800d52a:	9306      	strmi	r3, [sp, #24]
 800d52c:	9304      	strpl	r3, [sp, #16]
 800d52e:	f1b8 0f00 	cmp.w	r8, #0
 800d532:	910c      	str	r1, [sp, #48]	@ 0x30
 800d534:	db18      	blt.n	800d568 <_dtoa_r+0x1f8>
 800d536:	9b06      	ldr	r3, [sp, #24]
 800d538:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d53c:	4443      	add	r3, r8
 800d53e:	9306      	str	r3, [sp, #24]
 800d540:	2300      	movs	r3, #0
 800d542:	9a07      	ldr	r2, [sp, #28]
 800d544:	2a09      	cmp	r2, #9
 800d546:	d845      	bhi.n	800d5d4 <_dtoa_r+0x264>
 800d548:	2a05      	cmp	r2, #5
 800d54a:	bfc4      	itt	gt
 800d54c:	3a04      	subgt	r2, #4
 800d54e:	9207      	strgt	r2, [sp, #28]
 800d550:	9a07      	ldr	r2, [sp, #28]
 800d552:	f1a2 0202 	sub.w	r2, r2, #2
 800d556:	bfcc      	ite	gt
 800d558:	2400      	movgt	r4, #0
 800d55a:	2401      	movle	r4, #1
 800d55c:	2a03      	cmp	r2, #3
 800d55e:	d844      	bhi.n	800d5ea <_dtoa_r+0x27a>
 800d560:	e8df f002 	tbb	[pc, r2]
 800d564:	0b173634 	.word	0x0b173634
 800d568:	9b04      	ldr	r3, [sp, #16]
 800d56a:	2200      	movs	r2, #0
 800d56c:	eba3 0308 	sub.w	r3, r3, r8
 800d570:	9304      	str	r3, [sp, #16]
 800d572:	920a      	str	r2, [sp, #40]	@ 0x28
 800d574:	f1c8 0300 	rsb	r3, r8, #0
 800d578:	e7e3      	b.n	800d542 <_dtoa_r+0x1d2>
 800d57a:	2201      	movs	r2, #1
 800d57c:	9208      	str	r2, [sp, #32]
 800d57e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d580:	eb08 0b02 	add.w	fp, r8, r2
 800d584:	f10b 0a01 	add.w	sl, fp, #1
 800d588:	4652      	mov	r2, sl
 800d58a:	2a01      	cmp	r2, #1
 800d58c:	bfb8      	it	lt
 800d58e:	2201      	movlt	r2, #1
 800d590:	e006      	b.n	800d5a0 <_dtoa_r+0x230>
 800d592:	2201      	movs	r2, #1
 800d594:	9208      	str	r2, [sp, #32]
 800d596:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d598:	2a00      	cmp	r2, #0
 800d59a:	dd29      	ble.n	800d5f0 <_dtoa_r+0x280>
 800d59c:	4693      	mov	fp, r2
 800d59e:	4692      	mov	sl, r2
 800d5a0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800d5a4:	2100      	movs	r1, #0
 800d5a6:	2004      	movs	r0, #4
 800d5a8:	f100 0614 	add.w	r6, r0, #20
 800d5ac:	4296      	cmp	r6, r2
 800d5ae:	d926      	bls.n	800d5fe <_dtoa_r+0x28e>
 800d5b0:	6079      	str	r1, [r7, #4]
 800d5b2:	4648      	mov	r0, r9
 800d5b4:	9305      	str	r3, [sp, #20]
 800d5b6:	f000 fd39 	bl	800e02c <_Balloc>
 800d5ba:	9b05      	ldr	r3, [sp, #20]
 800d5bc:	4607      	mov	r7, r0
 800d5be:	2800      	cmp	r0, #0
 800d5c0:	d13e      	bne.n	800d640 <_dtoa_r+0x2d0>
 800d5c2:	4b1e      	ldr	r3, [pc, #120]	@ (800d63c <_dtoa_r+0x2cc>)
 800d5c4:	4602      	mov	r2, r0
 800d5c6:	f240 11af 	movw	r1, #431	@ 0x1af
 800d5ca:	e6ea      	b.n	800d3a2 <_dtoa_r+0x32>
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	e7e1      	b.n	800d594 <_dtoa_r+0x224>
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	e7d3      	b.n	800d57c <_dtoa_r+0x20c>
 800d5d4:	2401      	movs	r4, #1
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d5dc:	f04f 3bff 	mov.w	fp, #4294967295
 800d5e0:	2100      	movs	r1, #0
 800d5e2:	46da      	mov	sl, fp
 800d5e4:	2212      	movs	r2, #18
 800d5e6:	9109      	str	r1, [sp, #36]	@ 0x24
 800d5e8:	e7da      	b.n	800d5a0 <_dtoa_r+0x230>
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	9208      	str	r2, [sp, #32]
 800d5ee:	e7f5      	b.n	800d5dc <_dtoa_r+0x26c>
 800d5f0:	f04f 0b01 	mov.w	fp, #1
 800d5f4:	46da      	mov	sl, fp
 800d5f6:	465a      	mov	r2, fp
 800d5f8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800d5fc:	e7d0      	b.n	800d5a0 <_dtoa_r+0x230>
 800d5fe:	3101      	adds	r1, #1
 800d600:	0040      	lsls	r0, r0, #1
 800d602:	e7d1      	b.n	800d5a8 <_dtoa_r+0x238>
 800d604:	f3af 8000 	nop.w
 800d608:	636f4361 	.word	0x636f4361
 800d60c:	3fd287a7 	.word	0x3fd287a7
 800d610:	8b60c8b3 	.word	0x8b60c8b3
 800d614:	3fc68a28 	.word	0x3fc68a28
 800d618:	509f79fb 	.word	0x509f79fb
 800d61c:	3fd34413 	.word	0x3fd34413
 800d620:	0800f385 	.word	0x0800f385
 800d624:	0800f39c 	.word	0x0800f39c
 800d628:	7ff00000 	.word	0x7ff00000
 800d62c:	0800f381 	.word	0x0800f381
 800d630:	0800f355 	.word	0x0800f355
 800d634:	0800f354 	.word	0x0800f354
 800d638:	0800f4f0 	.word	0x0800f4f0
 800d63c:	0800f3f4 	.word	0x0800f3f4
 800d640:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800d644:	f1ba 0f0e 	cmp.w	sl, #14
 800d648:	6010      	str	r0, [r2, #0]
 800d64a:	d86e      	bhi.n	800d72a <_dtoa_r+0x3ba>
 800d64c:	2c00      	cmp	r4, #0
 800d64e:	d06c      	beq.n	800d72a <_dtoa_r+0x3ba>
 800d650:	f1b8 0f00 	cmp.w	r8, #0
 800d654:	f340 80b4 	ble.w	800d7c0 <_dtoa_r+0x450>
 800d658:	4ac8      	ldr	r2, [pc, #800]	@ (800d97c <_dtoa_r+0x60c>)
 800d65a:	f008 010f 	and.w	r1, r8, #15
 800d65e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d662:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800d666:	ed92 7b00 	vldr	d7, [r2]
 800d66a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800d66e:	f000 809b 	beq.w	800d7a8 <_dtoa_r+0x438>
 800d672:	4ac3      	ldr	r2, [pc, #780]	@ (800d980 <_dtoa_r+0x610>)
 800d674:	ed92 6b08 	vldr	d6, [r2, #32]
 800d678:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800d67c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d680:	f001 010f 	and.w	r1, r1, #15
 800d684:	2203      	movs	r2, #3
 800d686:	48be      	ldr	r0, [pc, #760]	@ (800d980 <_dtoa_r+0x610>)
 800d688:	2900      	cmp	r1, #0
 800d68a:	f040 808f 	bne.w	800d7ac <_dtoa_r+0x43c>
 800d68e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d692:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d696:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d69a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d69c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6a0:	2900      	cmp	r1, #0
 800d6a2:	f000 80b3 	beq.w	800d80c <_dtoa_r+0x49c>
 800d6a6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800d6aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d6ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b2:	f140 80ab 	bpl.w	800d80c <_dtoa_r+0x49c>
 800d6b6:	f1ba 0f00 	cmp.w	sl, #0
 800d6ba:	f000 80a7 	beq.w	800d80c <_dtoa_r+0x49c>
 800d6be:	f1bb 0f00 	cmp.w	fp, #0
 800d6c2:	dd30      	ble.n	800d726 <_dtoa_r+0x3b6>
 800d6c4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800d6c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d6cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6d0:	f108 31ff 	add.w	r1, r8, #4294967295
 800d6d4:	9105      	str	r1, [sp, #20]
 800d6d6:	3201      	adds	r2, #1
 800d6d8:	465c      	mov	r4, fp
 800d6da:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d6de:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800d6e2:	ee07 2a90 	vmov	s15, r2
 800d6e6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d6ea:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d6ee:	ee15 2a90 	vmov	r2, s11
 800d6f2:	ec51 0b15 	vmov	r0, r1, d5
 800d6f6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800d6fa:	2c00      	cmp	r4, #0
 800d6fc:	f040 808a 	bne.w	800d814 <_dtoa_r+0x4a4>
 800d700:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d704:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d708:	ec41 0b17 	vmov	d7, r0, r1
 800d70c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d714:	f300 826a 	bgt.w	800dbec <_dtoa_r+0x87c>
 800d718:	eeb1 7b47 	vneg.f64	d7, d7
 800d71c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d724:	d423      	bmi.n	800d76e <_dtoa_r+0x3fe>
 800d726:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d72a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d72c:	2a00      	cmp	r2, #0
 800d72e:	f2c0 8129 	blt.w	800d984 <_dtoa_r+0x614>
 800d732:	f1b8 0f0e 	cmp.w	r8, #14
 800d736:	f300 8125 	bgt.w	800d984 <_dtoa_r+0x614>
 800d73a:	4b90      	ldr	r3, [pc, #576]	@ (800d97c <_dtoa_r+0x60c>)
 800d73c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d740:	ed93 6b00 	vldr	d6, [r3]
 800d744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d746:	2b00      	cmp	r3, #0
 800d748:	f280 80c8 	bge.w	800d8dc <_dtoa_r+0x56c>
 800d74c:	f1ba 0f00 	cmp.w	sl, #0
 800d750:	f300 80c4 	bgt.w	800d8dc <_dtoa_r+0x56c>
 800d754:	d10b      	bne.n	800d76e <_dtoa_r+0x3fe>
 800d756:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d75a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d75e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d762:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d76a:	f2c0 823c 	blt.w	800dbe6 <_dtoa_r+0x876>
 800d76e:	2400      	movs	r4, #0
 800d770:	4625      	mov	r5, r4
 800d772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d774:	43db      	mvns	r3, r3
 800d776:	9305      	str	r3, [sp, #20]
 800d778:	463e      	mov	r6, r7
 800d77a:	f04f 0800 	mov.w	r8, #0
 800d77e:	4621      	mov	r1, r4
 800d780:	4648      	mov	r0, r9
 800d782:	f000 fc93 	bl	800e0ac <_Bfree>
 800d786:	2d00      	cmp	r5, #0
 800d788:	f000 80a2 	beq.w	800d8d0 <_dtoa_r+0x560>
 800d78c:	f1b8 0f00 	cmp.w	r8, #0
 800d790:	d005      	beq.n	800d79e <_dtoa_r+0x42e>
 800d792:	45a8      	cmp	r8, r5
 800d794:	d003      	beq.n	800d79e <_dtoa_r+0x42e>
 800d796:	4641      	mov	r1, r8
 800d798:	4648      	mov	r0, r9
 800d79a:	f000 fc87 	bl	800e0ac <_Bfree>
 800d79e:	4629      	mov	r1, r5
 800d7a0:	4648      	mov	r0, r9
 800d7a2:	f000 fc83 	bl	800e0ac <_Bfree>
 800d7a6:	e093      	b.n	800d8d0 <_dtoa_r+0x560>
 800d7a8:	2202      	movs	r2, #2
 800d7aa:	e76c      	b.n	800d686 <_dtoa_r+0x316>
 800d7ac:	07cc      	lsls	r4, r1, #31
 800d7ae:	d504      	bpl.n	800d7ba <_dtoa_r+0x44a>
 800d7b0:	ed90 6b00 	vldr	d6, [r0]
 800d7b4:	3201      	adds	r2, #1
 800d7b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d7ba:	1049      	asrs	r1, r1, #1
 800d7bc:	3008      	adds	r0, #8
 800d7be:	e763      	b.n	800d688 <_dtoa_r+0x318>
 800d7c0:	d022      	beq.n	800d808 <_dtoa_r+0x498>
 800d7c2:	f1c8 0100 	rsb	r1, r8, #0
 800d7c6:	4a6d      	ldr	r2, [pc, #436]	@ (800d97c <_dtoa_r+0x60c>)
 800d7c8:	f001 000f 	and.w	r0, r1, #15
 800d7cc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d7d0:	ed92 7b00 	vldr	d7, [r2]
 800d7d4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800d7d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d7dc:	4868      	ldr	r0, [pc, #416]	@ (800d980 <_dtoa_r+0x610>)
 800d7de:	1109      	asrs	r1, r1, #4
 800d7e0:	2400      	movs	r4, #0
 800d7e2:	2202      	movs	r2, #2
 800d7e4:	b929      	cbnz	r1, 800d7f2 <_dtoa_r+0x482>
 800d7e6:	2c00      	cmp	r4, #0
 800d7e8:	f43f af57 	beq.w	800d69a <_dtoa_r+0x32a>
 800d7ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d7f0:	e753      	b.n	800d69a <_dtoa_r+0x32a>
 800d7f2:	07ce      	lsls	r6, r1, #31
 800d7f4:	d505      	bpl.n	800d802 <_dtoa_r+0x492>
 800d7f6:	ed90 6b00 	vldr	d6, [r0]
 800d7fa:	3201      	adds	r2, #1
 800d7fc:	2401      	movs	r4, #1
 800d7fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d802:	1049      	asrs	r1, r1, #1
 800d804:	3008      	adds	r0, #8
 800d806:	e7ed      	b.n	800d7e4 <_dtoa_r+0x474>
 800d808:	2202      	movs	r2, #2
 800d80a:	e746      	b.n	800d69a <_dtoa_r+0x32a>
 800d80c:	f8cd 8014 	str.w	r8, [sp, #20]
 800d810:	4654      	mov	r4, sl
 800d812:	e762      	b.n	800d6da <_dtoa_r+0x36a>
 800d814:	4a59      	ldr	r2, [pc, #356]	@ (800d97c <_dtoa_r+0x60c>)
 800d816:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800d81a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d81e:	9a08      	ldr	r2, [sp, #32]
 800d820:	ec41 0b17 	vmov	d7, r0, r1
 800d824:	443c      	add	r4, r7
 800d826:	b34a      	cbz	r2, 800d87c <_dtoa_r+0x50c>
 800d828:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800d82c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800d830:	463e      	mov	r6, r7
 800d832:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d836:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d83a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d83e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d842:	ee14 2a90 	vmov	r2, s9
 800d846:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d84a:	3230      	adds	r2, #48	@ 0x30
 800d84c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d850:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d858:	f806 2b01 	strb.w	r2, [r6], #1
 800d85c:	d438      	bmi.n	800d8d0 <_dtoa_r+0x560>
 800d85e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d862:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d86a:	d46e      	bmi.n	800d94a <_dtoa_r+0x5da>
 800d86c:	42a6      	cmp	r6, r4
 800d86e:	f43f af5a 	beq.w	800d726 <_dtoa_r+0x3b6>
 800d872:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d876:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d87a:	e7e0      	b.n	800d83e <_dtoa_r+0x4ce>
 800d87c:	4621      	mov	r1, r4
 800d87e:	463e      	mov	r6, r7
 800d880:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d884:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d888:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d88c:	ee14 2a90 	vmov	r2, s9
 800d890:	3230      	adds	r2, #48	@ 0x30
 800d892:	f806 2b01 	strb.w	r2, [r6], #1
 800d896:	42a6      	cmp	r6, r4
 800d898:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d89c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d8a0:	d119      	bne.n	800d8d6 <_dtoa_r+0x566>
 800d8a2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d8a6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d8aa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b2:	dc4a      	bgt.n	800d94a <_dtoa_r+0x5da>
 800d8b4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d8b8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c0:	f57f af31 	bpl.w	800d726 <_dtoa_r+0x3b6>
 800d8c4:	460e      	mov	r6, r1
 800d8c6:	3901      	subs	r1, #1
 800d8c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d8cc:	2b30      	cmp	r3, #48	@ 0x30
 800d8ce:	d0f9      	beq.n	800d8c4 <_dtoa_r+0x554>
 800d8d0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d8d4:	e027      	b.n	800d926 <_dtoa_r+0x5b6>
 800d8d6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d8da:	e7d5      	b.n	800d888 <_dtoa_r+0x518>
 800d8dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d8e0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800d8e4:	463e      	mov	r6, r7
 800d8e6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d8ea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d8ee:	ee15 3a10 	vmov	r3, s10
 800d8f2:	3330      	adds	r3, #48	@ 0x30
 800d8f4:	f806 3b01 	strb.w	r3, [r6], #1
 800d8f8:	1bf3      	subs	r3, r6, r7
 800d8fa:	459a      	cmp	sl, r3
 800d8fc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d900:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d904:	d132      	bne.n	800d96c <_dtoa_r+0x5fc>
 800d906:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d90a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d90e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d912:	dc18      	bgt.n	800d946 <_dtoa_r+0x5d6>
 800d914:	eeb4 7b46 	vcmp.f64	d7, d6
 800d918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d91c:	d103      	bne.n	800d926 <_dtoa_r+0x5b6>
 800d91e:	ee15 3a10 	vmov	r3, s10
 800d922:	07db      	lsls	r3, r3, #31
 800d924:	d40f      	bmi.n	800d946 <_dtoa_r+0x5d6>
 800d926:	9901      	ldr	r1, [sp, #4]
 800d928:	4648      	mov	r0, r9
 800d92a:	f000 fbbf 	bl	800e0ac <_Bfree>
 800d92e:	2300      	movs	r3, #0
 800d930:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d932:	7033      	strb	r3, [r6, #0]
 800d934:	f108 0301 	add.w	r3, r8, #1
 800d938:	6013      	str	r3, [r2, #0]
 800d93a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f000 824b 	beq.w	800ddd8 <_dtoa_r+0xa68>
 800d942:	601e      	str	r6, [r3, #0]
 800d944:	e248      	b.n	800ddd8 <_dtoa_r+0xa68>
 800d946:	f8cd 8014 	str.w	r8, [sp, #20]
 800d94a:	4633      	mov	r3, r6
 800d94c:	461e      	mov	r6, r3
 800d94e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d952:	2a39      	cmp	r2, #57	@ 0x39
 800d954:	d106      	bne.n	800d964 <_dtoa_r+0x5f4>
 800d956:	429f      	cmp	r7, r3
 800d958:	d1f8      	bne.n	800d94c <_dtoa_r+0x5dc>
 800d95a:	9a05      	ldr	r2, [sp, #20]
 800d95c:	3201      	adds	r2, #1
 800d95e:	9205      	str	r2, [sp, #20]
 800d960:	2230      	movs	r2, #48	@ 0x30
 800d962:	703a      	strb	r2, [r7, #0]
 800d964:	781a      	ldrb	r2, [r3, #0]
 800d966:	3201      	adds	r2, #1
 800d968:	701a      	strb	r2, [r3, #0]
 800d96a:	e7b1      	b.n	800d8d0 <_dtoa_r+0x560>
 800d96c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d970:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d978:	d1b5      	bne.n	800d8e6 <_dtoa_r+0x576>
 800d97a:	e7d4      	b.n	800d926 <_dtoa_r+0x5b6>
 800d97c:	0800f4f0 	.word	0x0800f4f0
 800d980:	0800f4c8 	.word	0x0800f4c8
 800d984:	9908      	ldr	r1, [sp, #32]
 800d986:	2900      	cmp	r1, #0
 800d988:	f000 80e9 	beq.w	800db5e <_dtoa_r+0x7ee>
 800d98c:	9907      	ldr	r1, [sp, #28]
 800d98e:	2901      	cmp	r1, #1
 800d990:	f300 80cb 	bgt.w	800db2a <_dtoa_r+0x7ba>
 800d994:	2d00      	cmp	r5, #0
 800d996:	f000 80c4 	beq.w	800db22 <_dtoa_r+0x7b2>
 800d99a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d99e:	9e04      	ldr	r6, [sp, #16]
 800d9a0:	461c      	mov	r4, r3
 800d9a2:	9305      	str	r3, [sp, #20]
 800d9a4:	9b04      	ldr	r3, [sp, #16]
 800d9a6:	4413      	add	r3, r2
 800d9a8:	9304      	str	r3, [sp, #16]
 800d9aa:	9b06      	ldr	r3, [sp, #24]
 800d9ac:	2101      	movs	r1, #1
 800d9ae:	4413      	add	r3, r2
 800d9b0:	4648      	mov	r0, r9
 800d9b2:	9306      	str	r3, [sp, #24]
 800d9b4:	f000 fc2e 	bl	800e214 <__i2b>
 800d9b8:	9b05      	ldr	r3, [sp, #20]
 800d9ba:	4605      	mov	r5, r0
 800d9bc:	b166      	cbz	r6, 800d9d8 <_dtoa_r+0x668>
 800d9be:	9a06      	ldr	r2, [sp, #24]
 800d9c0:	2a00      	cmp	r2, #0
 800d9c2:	dd09      	ble.n	800d9d8 <_dtoa_r+0x668>
 800d9c4:	42b2      	cmp	r2, r6
 800d9c6:	9904      	ldr	r1, [sp, #16]
 800d9c8:	bfa8      	it	ge
 800d9ca:	4632      	movge	r2, r6
 800d9cc:	1a89      	subs	r1, r1, r2
 800d9ce:	9104      	str	r1, [sp, #16]
 800d9d0:	9906      	ldr	r1, [sp, #24]
 800d9d2:	1ab6      	subs	r6, r6, r2
 800d9d4:	1a8a      	subs	r2, r1, r2
 800d9d6:	9206      	str	r2, [sp, #24]
 800d9d8:	b30b      	cbz	r3, 800da1e <_dtoa_r+0x6ae>
 800d9da:	9a08      	ldr	r2, [sp, #32]
 800d9dc:	2a00      	cmp	r2, #0
 800d9de:	f000 80c5 	beq.w	800db6c <_dtoa_r+0x7fc>
 800d9e2:	2c00      	cmp	r4, #0
 800d9e4:	f000 80bf 	beq.w	800db66 <_dtoa_r+0x7f6>
 800d9e8:	4629      	mov	r1, r5
 800d9ea:	4622      	mov	r2, r4
 800d9ec:	4648      	mov	r0, r9
 800d9ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d9f0:	f000 fcc8 	bl	800e384 <__pow5mult>
 800d9f4:	9a01      	ldr	r2, [sp, #4]
 800d9f6:	4601      	mov	r1, r0
 800d9f8:	4605      	mov	r5, r0
 800d9fa:	4648      	mov	r0, r9
 800d9fc:	f000 fc20 	bl	800e240 <__multiply>
 800da00:	9901      	ldr	r1, [sp, #4]
 800da02:	9005      	str	r0, [sp, #20]
 800da04:	4648      	mov	r0, r9
 800da06:	f000 fb51 	bl	800e0ac <_Bfree>
 800da0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da0c:	1b1b      	subs	r3, r3, r4
 800da0e:	f000 80b0 	beq.w	800db72 <_dtoa_r+0x802>
 800da12:	9905      	ldr	r1, [sp, #20]
 800da14:	461a      	mov	r2, r3
 800da16:	4648      	mov	r0, r9
 800da18:	f000 fcb4 	bl	800e384 <__pow5mult>
 800da1c:	9001      	str	r0, [sp, #4]
 800da1e:	2101      	movs	r1, #1
 800da20:	4648      	mov	r0, r9
 800da22:	f000 fbf7 	bl	800e214 <__i2b>
 800da26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da28:	4604      	mov	r4, r0
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	f000 81da 	beq.w	800dde4 <_dtoa_r+0xa74>
 800da30:	461a      	mov	r2, r3
 800da32:	4601      	mov	r1, r0
 800da34:	4648      	mov	r0, r9
 800da36:	f000 fca5 	bl	800e384 <__pow5mult>
 800da3a:	9b07      	ldr	r3, [sp, #28]
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	4604      	mov	r4, r0
 800da40:	f300 80a0 	bgt.w	800db84 <_dtoa_r+0x814>
 800da44:	9b02      	ldr	r3, [sp, #8]
 800da46:	2b00      	cmp	r3, #0
 800da48:	f040 8096 	bne.w	800db78 <_dtoa_r+0x808>
 800da4c:	9b03      	ldr	r3, [sp, #12]
 800da4e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800da52:	2a00      	cmp	r2, #0
 800da54:	f040 8092 	bne.w	800db7c <_dtoa_r+0x80c>
 800da58:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800da5c:	0d12      	lsrs	r2, r2, #20
 800da5e:	0512      	lsls	r2, r2, #20
 800da60:	2a00      	cmp	r2, #0
 800da62:	f000 808d 	beq.w	800db80 <_dtoa_r+0x810>
 800da66:	9b04      	ldr	r3, [sp, #16]
 800da68:	3301      	adds	r3, #1
 800da6a:	9304      	str	r3, [sp, #16]
 800da6c:	9b06      	ldr	r3, [sp, #24]
 800da6e:	3301      	adds	r3, #1
 800da70:	9306      	str	r3, [sp, #24]
 800da72:	2301      	movs	r3, #1
 800da74:	930b      	str	r3, [sp, #44]	@ 0x2c
 800da76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da78:	2b00      	cmp	r3, #0
 800da7a:	f000 81b9 	beq.w	800ddf0 <_dtoa_r+0xa80>
 800da7e:	6922      	ldr	r2, [r4, #16]
 800da80:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800da84:	6910      	ldr	r0, [r2, #16]
 800da86:	f000 fb79 	bl	800e17c <__hi0bits>
 800da8a:	f1c0 0020 	rsb	r0, r0, #32
 800da8e:	9b06      	ldr	r3, [sp, #24]
 800da90:	4418      	add	r0, r3
 800da92:	f010 001f 	ands.w	r0, r0, #31
 800da96:	f000 8081 	beq.w	800db9c <_dtoa_r+0x82c>
 800da9a:	f1c0 0220 	rsb	r2, r0, #32
 800da9e:	2a04      	cmp	r2, #4
 800daa0:	dd73      	ble.n	800db8a <_dtoa_r+0x81a>
 800daa2:	9b04      	ldr	r3, [sp, #16]
 800daa4:	f1c0 001c 	rsb	r0, r0, #28
 800daa8:	4403      	add	r3, r0
 800daaa:	9304      	str	r3, [sp, #16]
 800daac:	9b06      	ldr	r3, [sp, #24]
 800daae:	4406      	add	r6, r0
 800dab0:	4403      	add	r3, r0
 800dab2:	9306      	str	r3, [sp, #24]
 800dab4:	9b04      	ldr	r3, [sp, #16]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	dd05      	ble.n	800dac6 <_dtoa_r+0x756>
 800daba:	9901      	ldr	r1, [sp, #4]
 800dabc:	461a      	mov	r2, r3
 800dabe:	4648      	mov	r0, r9
 800dac0:	f000 fcba 	bl	800e438 <__lshift>
 800dac4:	9001      	str	r0, [sp, #4]
 800dac6:	9b06      	ldr	r3, [sp, #24]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	dd05      	ble.n	800dad8 <_dtoa_r+0x768>
 800dacc:	4621      	mov	r1, r4
 800dace:	461a      	mov	r2, r3
 800dad0:	4648      	mov	r0, r9
 800dad2:	f000 fcb1 	bl	800e438 <__lshift>
 800dad6:	4604      	mov	r4, r0
 800dad8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d060      	beq.n	800dba0 <_dtoa_r+0x830>
 800dade:	9801      	ldr	r0, [sp, #4]
 800dae0:	4621      	mov	r1, r4
 800dae2:	f000 fd15 	bl	800e510 <__mcmp>
 800dae6:	2800      	cmp	r0, #0
 800dae8:	da5a      	bge.n	800dba0 <_dtoa_r+0x830>
 800daea:	f108 33ff 	add.w	r3, r8, #4294967295
 800daee:	9305      	str	r3, [sp, #20]
 800daf0:	9901      	ldr	r1, [sp, #4]
 800daf2:	2300      	movs	r3, #0
 800daf4:	220a      	movs	r2, #10
 800daf6:	4648      	mov	r0, r9
 800daf8:	f000 fafa 	bl	800e0f0 <__multadd>
 800dafc:	9b08      	ldr	r3, [sp, #32]
 800dafe:	9001      	str	r0, [sp, #4]
 800db00:	2b00      	cmp	r3, #0
 800db02:	f000 8177 	beq.w	800ddf4 <_dtoa_r+0xa84>
 800db06:	4629      	mov	r1, r5
 800db08:	2300      	movs	r3, #0
 800db0a:	220a      	movs	r2, #10
 800db0c:	4648      	mov	r0, r9
 800db0e:	f000 faef 	bl	800e0f0 <__multadd>
 800db12:	f1bb 0f00 	cmp.w	fp, #0
 800db16:	4605      	mov	r5, r0
 800db18:	dc6e      	bgt.n	800dbf8 <_dtoa_r+0x888>
 800db1a:	9b07      	ldr	r3, [sp, #28]
 800db1c:	2b02      	cmp	r3, #2
 800db1e:	dc48      	bgt.n	800dbb2 <_dtoa_r+0x842>
 800db20:	e06a      	b.n	800dbf8 <_dtoa_r+0x888>
 800db22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db24:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800db28:	e739      	b.n	800d99e <_dtoa_r+0x62e>
 800db2a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800db2e:	42a3      	cmp	r3, r4
 800db30:	db07      	blt.n	800db42 <_dtoa_r+0x7d2>
 800db32:	f1ba 0f00 	cmp.w	sl, #0
 800db36:	eba3 0404 	sub.w	r4, r3, r4
 800db3a:	db0b      	blt.n	800db54 <_dtoa_r+0x7e4>
 800db3c:	9e04      	ldr	r6, [sp, #16]
 800db3e:	4652      	mov	r2, sl
 800db40:	e72f      	b.n	800d9a2 <_dtoa_r+0x632>
 800db42:	1ae2      	subs	r2, r4, r3
 800db44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db46:	9e04      	ldr	r6, [sp, #16]
 800db48:	4413      	add	r3, r2
 800db4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800db4c:	4652      	mov	r2, sl
 800db4e:	4623      	mov	r3, r4
 800db50:	2400      	movs	r4, #0
 800db52:	e726      	b.n	800d9a2 <_dtoa_r+0x632>
 800db54:	9a04      	ldr	r2, [sp, #16]
 800db56:	eba2 060a 	sub.w	r6, r2, sl
 800db5a:	2200      	movs	r2, #0
 800db5c:	e721      	b.n	800d9a2 <_dtoa_r+0x632>
 800db5e:	9e04      	ldr	r6, [sp, #16]
 800db60:	9d08      	ldr	r5, [sp, #32]
 800db62:	461c      	mov	r4, r3
 800db64:	e72a      	b.n	800d9bc <_dtoa_r+0x64c>
 800db66:	9a01      	ldr	r2, [sp, #4]
 800db68:	9205      	str	r2, [sp, #20]
 800db6a:	e752      	b.n	800da12 <_dtoa_r+0x6a2>
 800db6c:	9901      	ldr	r1, [sp, #4]
 800db6e:	461a      	mov	r2, r3
 800db70:	e751      	b.n	800da16 <_dtoa_r+0x6a6>
 800db72:	9b05      	ldr	r3, [sp, #20]
 800db74:	9301      	str	r3, [sp, #4]
 800db76:	e752      	b.n	800da1e <_dtoa_r+0x6ae>
 800db78:	2300      	movs	r3, #0
 800db7a:	e77b      	b.n	800da74 <_dtoa_r+0x704>
 800db7c:	9b02      	ldr	r3, [sp, #8]
 800db7e:	e779      	b.n	800da74 <_dtoa_r+0x704>
 800db80:	920b      	str	r2, [sp, #44]	@ 0x2c
 800db82:	e778      	b.n	800da76 <_dtoa_r+0x706>
 800db84:	2300      	movs	r3, #0
 800db86:	930b      	str	r3, [sp, #44]	@ 0x2c
 800db88:	e779      	b.n	800da7e <_dtoa_r+0x70e>
 800db8a:	d093      	beq.n	800dab4 <_dtoa_r+0x744>
 800db8c:	9b04      	ldr	r3, [sp, #16]
 800db8e:	321c      	adds	r2, #28
 800db90:	4413      	add	r3, r2
 800db92:	9304      	str	r3, [sp, #16]
 800db94:	9b06      	ldr	r3, [sp, #24]
 800db96:	4416      	add	r6, r2
 800db98:	4413      	add	r3, r2
 800db9a:	e78a      	b.n	800dab2 <_dtoa_r+0x742>
 800db9c:	4602      	mov	r2, r0
 800db9e:	e7f5      	b.n	800db8c <_dtoa_r+0x81c>
 800dba0:	f1ba 0f00 	cmp.w	sl, #0
 800dba4:	f8cd 8014 	str.w	r8, [sp, #20]
 800dba8:	46d3      	mov	fp, sl
 800dbaa:	dc21      	bgt.n	800dbf0 <_dtoa_r+0x880>
 800dbac:	9b07      	ldr	r3, [sp, #28]
 800dbae:	2b02      	cmp	r3, #2
 800dbb0:	dd1e      	ble.n	800dbf0 <_dtoa_r+0x880>
 800dbb2:	f1bb 0f00 	cmp.w	fp, #0
 800dbb6:	f47f addc 	bne.w	800d772 <_dtoa_r+0x402>
 800dbba:	4621      	mov	r1, r4
 800dbbc:	465b      	mov	r3, fp
 800dbbe:	2205      	movs	r2, #5
 800dbc0:	4648      	mov	r0, r9
 800dbc2:	f000 fa95 	bl	800e0f0 <__multadd>
 800dbc6:	4601      	mov	r1, r0
 800dbc8:	4604      	mov	r4, r0
 800dbca:	9801      	ldr	r0, [sp, #4]
 800dbcc:	f000 fca0 	bl	800e510 <__mcmp>
 800dbd0:	2800      	cmp	r0, #0
 800dbd2:	f77f adce 	ble.w	800d772 <_dtoa_r+0x402>
 800dbd6:	463e      	mov	r6, r7
 800dbd8:	2331      	movs	r3, #49	@ 0x31
 800dbda:	f806 3b01 	strb.w	r3, [r6], #1
 800dbde:	9b05      	ldr	r3, [sp, #20]
 800dbe0:	3301      	adds	r3, #1
 800dbe2:	9305      	str	r3, [sp, #20]
 800dbe4:	e5c9      	b.n	800d77a <_dtoa_r+0x40a>
 800dbe6:	f8cd 8014 	str.w	r8, [sp, #20]
 800dbea:	4654      	mov	r4, sl
 800dbec:	4625      	mov	r5, r4
 800dbee:	e7f2      	b.n	800dbd6 <_dtoa_r+0x866>
 800dbf0:	9b08      	ldr	r3, [sp, #32]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	f000 8102 	beq.w	800ddfc <_dtoa_r+0xa8c>
 800dbf8:	2e00      	cmp	r6, #0
 800dbfa:	dd05      	ble.n	800dc08 <_dtoa_r+0x898>
 800dbfc:	4629      	mov	r1, r5
 800dbfe:	4632      	mov	r2, r6
 800dc00:	4648      	mov	r0, r9
 800dc02:	f000 fc19 	bl	800e438 <__lshift>
 800dc06:	4605      	mov	r5, r0
 800dc08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d058      	beq.n	800dcc0 <_dtoa_r+0x950>
 800dc0e:	6869      	ldr	r1, [r5, #4]
 800dc10:	4648      	mov	r0, r9
 800dc12:	f000 fa0b 	bl	800e02c <_Balloc>
 800dc16:	4606      	mov	r6, r0
 800dc18:	b928      	cbnz	r0, 800dc26 <_dtoa_r+0x8b6>
 800dc1a:	4b82      	ldr	r3, [pc, #520]	@ (800de24 <_dtoa_r+0xab4>)
 800dc1c:	4602      	mov	r2, r0
 800dc1e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc22:	f7ff bbbe 	b.w	800d3a2 <_dtoa_r+0x32>
 800dc26:	692a      	ldr	r2, [r5, #16]
 800dc28:	3202      	adds	r2, #2
 800dc2a:	0092      	lsls	r2, r2, #2
 800dc2c:	f105 010c 	add.w	r1, r5, #12
 800dc30:	300c      	adds	r0, #12
 800dc32:	f7ff fb06 	bl	800d242 <memcpy>
 800dc36:	2201      	movs	r2, #1
 800dc38:	4631      	mov	r1, r6
 800dc3a:	4648      	mov	r0, r9
 800dc3c:	f000 fbfc 	bl	800e438 <__lshift>
 800dc40:	1c7b      	adds	r3, r7, #1
 800dc42:	9304      	str	r3, [sp, #16]
 800dc44:	eb07 030b 	add.w	r3, r7, fp
 800dc48:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc4a:	9b02      	ldr	r3, [sp, #8]
 800dc4c:	f003 0301 	and.w	r3, r3, #1
 800dc50:	46a8      	mov	r8, r5
 800dc52:	9308      	str	r3, [sp, #32]
 800dc54:	4605      	mov	r5, r0
 800dc56:	9b04      	ldr	r3, [sp, #16]
 800dc58:	9801      	ldr	r0, [sp, #4]
 800dc5a:	4621      	mov	r1, r4
 800dc5c:	f103 3bff 	add.w	fp, r3, #4294967295
 800dc60:	f7ff fafd 	bl	800d25e <quorem>
 800dc64:	4641      	mov	r1, r8
 800dc66:	9002      	str	r0, [sp, #8]
 800dc68:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800dc6c:	9801      	ldr	r0, [sp, #4]
 800dc6e:	f000 fc4f 	bl	800e510 <__mcmp>
 800dc72:	462a      	mov	r2, r5
 800dc74:	9006      	str	r0, [sp, #24]
 800dc76:	4621      	mov	r1, r4
 800dc78:	4648      	mov	r0, r9
 800dc7a:	f000 fc65 	bl	800e548 <__mdiff>
 800dc7e:	68c2      	ldr	r2, [r0, #12]
 800dc80:	4606      	mov	r6, r0
 800dc82:	b9fa      	cbnz	r2, 800dcc4 <_dtoa_r+0x954>
 800dc84:	4601      	mov	r1, r0
 800dc86:	9801      	ldr	r0, [sp, #4]
 800dc88:	f000 fc42 	bl	800e510 <__mcmp>
 800dc8c:	4602      	mov	r2, r0
 800dc8e:	4631      	mov	r1, r6
 800dc90:	4648      	mov	r0, r9
 800dc92:	920a      	str	r2, [sp, #40]	@ 0x28
 800dc94:	f000 fa0a 	bl	800e0ac <_Bfree>
 800dc98:	9b07      	ldr	r3, [sp, #28]
 800dc9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dc9c:	9e04      	ldr	r6, [sp, #16]
 800dc9e:	ea42 0103 	orr.w	r1, r2, r3
 800dca2:	9b08      	ldr	r3, [sp, #32]
 800dca4:	4319      	orrs	r1, r3
 800dca6:	d10f      	bne.n	800dcc8 <_dtoa_r+0x958>
 800dca8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dcac:	d028      	beq.n	800dd00 <_dtoa_r+0x990>
 800dcae:	9b06      	ldr	r3, [sp, #24]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	dd02      	ble.n	800dcba <_dtoa_r+0x94a>
 800dcb4:	9b02      	ldr	r3, [sp, #8]
 800dcb6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800dcba:	f88b a000 	strb.w	sl, [fp]
 800dcbe:	e55e      	b.n	800d77e <_dtoa_r+0x40e>
 800dcc0:	4628      	mov	r0, r5
 800dcc2:	e7bd      	b.n	800dc40 <_dtoa_r+0x8d0>
 800dcc4:	2201      	movs	r2, #1
 800dcc6:	e7e2      	b.n	800dc8e <_dtoa_r+0x91e>
 800dcc8:	9b06      	ldr	r3, [sp, #24]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	db04      	blt.n	800dcd8 <_dtoa_r+0x968>
 800dcce:	9907      	ldr	r1, [sp, #28]
 800dcd0:	430b      	orrs	r3, r1
 800dcd2:	9908      	ldr	r1, [sp, #32]
 800dcd4:	430b      	orrs	r3, r1
 800dcd6:	d120      	bne.n	800dd1a <_dtoa_r+0x9aa>
 800dcd8:	2a00      	cmp	r2, #0
 800dcda:	ddee      	ble.n	800dcba <_dtoa_r+0x94a>
 800dcdc:	9901      	ldr	r1, [sp, #4]
 800dcde:	2201      	movs	r2, #1
 800dce0:	4648      	mov	r0, r9
 800dce2:	f000 fba9 	bl	800e438 <__lshift>
 800dce6:	4621      	mov	r1, r4
 800dce8:	9001      	str	r0, [sp, #4]
 800dcea:	f000 fc11 	bl	800e510 <__mcmp>
 800dcee:	2800      	cmp	r0, #0
 800dcf0:	dc03      	bgt.n	800dcfa <_dtoa_r+0x98a>
 800dcf2:	d1e2      	bne.n	800dcba <_dtoa_r+0x94a>
 800dcf4:	f01a 0f01 	tst.w	sl, #1
 800dcf8:	d0df      	beq.n	800dcba <_dtoa_r+0x94a>
 800dcfa:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dcfe:	d1d9      	bne.n	800dcb4 <_dtoa_r+0x944>
 800dd00:	2339      	movs	r3, #57	@ 0x39
 800dd02:	f88b 3000 	strb.w	r3, [fp]
 800dd06:	4633      	mov	r3, r6
 800dd08:	461e      	mov	r6, r3
 800dd0a:	3b01      	subs	r3, #1
 800dd0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd10:	2a39      	cmp	r2, #57	@ 0x39
 800dd12:	d052      	beq.n	800ddba <_dtoa_r+0xa4a>
 800dd14:	3201      	adds	r2, #1
 800dd16:	701a      	strb	r2, [r3, #0]
 800dd18:	e531      	b.n	800d77e <_dtoa_r+0x40e>
 800dd1a:	2a00      	cmp	r2, #0
 800dd1c:	dd07      	ble.n	800dd2e <_dtoa_r+0x9be>
 800dd1e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dd22:	d0ed      	beq.n	800dd00 <_dtoa_r+0x990>
 800dd24:	f10a 0301 	add.w	r3, sl, #1
 800dd28:	f88b 3000 	strb.w	r3, [fp]
 800dd2c:	e527      	b.n	800d77e <_dtoa_r+0x40e>
 800dd2e:	9b04      	ldr	r3, [sp, #16]
 800dd30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd32:	f803 ac01 	strb.w	sl, [r3, #-1]
 800dd36:	4293      	cmp	r3, r2
 800dd38:	d029      	beq.n	800dd8e <_dtoa_r+0xa1e>
 800dd3a:	9901      	ldr	r1, [sp, #4]
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	220a      	movs	r2, #10
 800dd40:	4648      	mov	r0, r9
 800dd42:	f000 f9d5 	bl	800e0f0 <__multadd>
 800dd46:	45a8      	cmp	r8, r5
 800dd48:	9001      	str	r0, [sp, #4]
 800dd4a:	f04f 0300 	mov.w	r3, #0
 800dd4e:	f04f 020a 	mov.w	r2, #10
 800dd52:	4641      	mov	r1, r8
 800dd54:	4648      	mov	r0, r9
 800dd56:	d107      	bne.n	800dd68 <_dtoa_r+0x9f8>
 800dd58:	f000 f9ca 	bl	800e0f0 <__multadd>
 800dd5c:	4680      	mov	r8, r0
 800dd5e:	4605      	mov	r5, r0
 800dd60:	9b04      	ldr	r3, [sp, #16]
 800dd62:	3301      	adds	r3, #1
 800dd64:	9304      	str	r3, [sp, #16]
 800dd66:	e776      	b.n	800dc56 <_dtoa_r+0x8e6>
 800dd68:	f000 f9c2 	bl	800e0f0 <__multadd>
 800dd6c:	4629      	mov	r1, r5
 800dd6e:	4680      	mov	r8, r0
 800dd70:	2300      	movs	r3, #0
 800dd72:	220a      	movs	r2, #10
 800dd74:	4648      	mov	r0, r9
 800dd76:	f000 f9bb 	bl	800e0f0 <__multadd>
 800dd7a:	4605      	mov	r5, r0
 800dd7c:	e7f0      	b.n	800dd60 <_dtoa_r+0x9f0>
 800dd7e:	f1bb 0f00 	cmp.w	fp, #0
 800dd82:	bfcc      	ite	gt
 800dd84:	465e      	movgt	r6, fp
 800dd86:	2601      	movle	r6, #1
 800dd88:	443e      	add	r6, r7
 800dd8a:	f04f 0800 	mov.w	r8, #0
 800dd8e:	9901      	ldr	r1, [sp, #4]
 800dd90:	2201      	movs	r2, #1
 800dd92:	4648      	mov	r0, r9
 800dd94:	f000 fb50 	bl	800e438 <__lshift>
 800dd98:	4621      	mov	r1, r4
 800dd9a:	9001      	str	r0, [sp, #4]
 800dd9c:	f000 fbb8 	bl	800e510 <__mcmp>
 800dda0:	2800      	cmp	r0, #0
 800dda2:	dcb0      	bgt.n	800dd06 <_dtoa_r+0x996>
 800dda4:	d102      	bne.n	800ddac <_dtoa_r+0xa3c>
 800dda6:	f01a 0f01 	tst.w	sl, #1
 800ddaa:	d1ac      	bne.n	800dd06 <_dtoa_r+0x996>
 800ddac:	4633      	mov	r3, r6
 800ddae:	461e      	mov	r6, r3
 800ddb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddb4:	2a30      	cmp	r2, #48	@ 0x30
 800ddb6:	d0fa      	beq.n	800ddae <_dtoa_r+0xa3e>
 800ddb8:	e4e1      	b.n	800d77e <_dtoa_r+0x40e>
 800ddba:	429f      	cmp	r7, r3
 800ddbc:	d1a4      	bne.n	800dd08 <_dtoa_r+0x998>
 800ddbe:	9b05      	ldr	r3, [sp, #20]
 800ddc0:	3301      	adds	r3, #1
 800ddc2:	9305      	str	r3, [sp, #20]
 800ddc4:	2331      	movs	r3, #49	@ 0x31
 800ddc6:	703b      	strb	r3, [r7, #0]
 800ddc8:	e4d9      	b.n	800d77e <_dtoa_r+0x40e>
 800ddca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ddcc:	4f16      	ldr	r7, [pc, #88]	@ (800de28 <_dtoa_r+0xab8>)
 800ddce:	b11b      	cbz	r3, 800ddd8 <_dtoa_r+0xa68>
 800ddd0:	f107 0308 	add.w	r3, r7, #8
 800ddd4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ddd6:	6013      	str	r3, [r2, #0]
 800ddd8:	4638      	mov	r0, r7
 800ddda:	b011      	add	sp, #68	@ 0x44
 800dddc:	ecbd 8b02 	vpop	{d8}
 800dde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde4:	9b07      	ldr	r3, [sp, #28]
 800dde6:	2b01      	cmp	r3, #1
 800dde8:	f77f ae2c 	ble.w	800da44 <_dtoa_r+0x6d4>
 800ddec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ddee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ddf0:	2001      	movs	r0, #1
 800ddf2:	e64c      	b.n	800da8e <_dtoa_r+0x71e>
 800ddf4:	f1bb 0f00 	cmp.w	fp, #0
 800ddf8:	f77f aed8 	ble.w	800dbac <_dtoa_r+0x83c>
 800ddfc:	463e      	mov	r6, r7
 800ddfe:	9801      	ldr	r0, [sp, #4]
 800de00:	4621      	mov	r1, r4
 800de02:	f7ff fa2c 	bl	800d25e <quorem>
 800de06:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800de0a:	f806 ab01 	strb.w	sl, [r6], #1
 800de0e:	1bf2      	subs	r2, r6, r7
 800de10:	4593      	cmp	fp, r2
 800de12:	ddb4      	ble.n	800dd7e <_dtoa_r+0xa0e>
 800de14:	9901      	ldr	r1, [sp, #4]
 800de16:	2300      	movs	r3, #0
 800de18:	220a      	movs	r2, #10
 800de1a:	4648      	mov	r0, r9
 800de1c:	f000 f968 	bl	800e0f0 <__multadd>
 800de20:	9001      	str	r0, [sp, #4]
 800de22:	e7ec      	b.n	800ddfe <_dtoa_r+0xa8e>
 800de24:	0800f3f4 	.word	0x0800f3f4
 800de28:	0800f378 	.word	0x0800f378

0800de2c <_free_r>:
 800de2c:	b538      	push	{r3, r4, r5, lr}
 800de2e:	4605      	mov	r5, r0
 800de30:	2900      	cmp	r1, #0
 800de32:	d041      	beq.n	800deb8 <_free_r+0x8c>
 800de34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de38:	1f0c      	subs	r4, r1, #4
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	bfb8      	it	lt
 800de3e:	18e4      	addlt	r4, r4, r3
 800de40:	f000 f8e8 	bl	800e014 <__malloc_lock>
 800de44:	4a1d      	ldr	r2, [pc, #116]	@ (800debc <_free_r+0x90>)
 800de46:	6813      	ldr	r3, [r2, #0]
 800de48:	b933      	cbnz	r3, 800de58 <_free_r+0x2c>
 800de4a:	6063      	str	r3, [r4, #4]
 800de4c:	6014      	str	r4, [r2, #0]
 800de4e:	4628      	mov	r0, r5
 800de50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de54:	f000 b8e4 	b.w	800e020 <__malloc_unlock>
 800de58:	42a3      	cmp	r3, r4
 800de5a:	d908      	bls.n	800de6e <_free_r+0x42>
 800de5c:	6820      	ldr	r0, [r4, #0]
 800de5e:	1821      	adds	r1, r4, r0
 800de60:	428b      	cmp	r3, r1
 800de62:	bf01      	itttt	eq
 800de64:	6819      	ldreq	r1, [r3, #0]
 800de66:	685b      	ldreq	r3, [r3, #4]
 800de68:	1809      	addeq	r1, r1, r0
 800de6a:	6021      	streq	r1, [r4, #0]
 800de6c:	e7ed      	b.n	800de4a <_free_r+0x1e>
 800de6e:	461a      	mov	r2, r3
 800de70:	685b      	ldr	r3, [r3, #4]
 800de72:	b10b      	cbz	r3, 800de78 <_free_r+0x4c>
 800de74:	42a3      	cmp	r3, r4
 800de76:	d9fa      	bls.n	800de6e <_free_r+0x42>
 800de78:	6811      	ldr	r1, [r2, #0]
 800de7a:	1850      	adds	r0, r2, r1
 800de7c:	42a0      	cmp	r0, r4
 800de7e:	d10b      	bne.n	800de98 <_free_r+0x6c>
 800de80:	6820      	ldr	r0, [r4, #0]
 800de82:	4401      	add	r1, r0
 800de84:	1850      	adds	r0, r2, r1
 800de86:	4283      	cmp	r3, r0
 800de88:	6011      	str	r1, [r2, #0]
 800de8a:	d1e0      	bne.n	800de4e <_free_r+0x22>
 800de8c:	6818      	ldr	r0, [r3, #0]
 800de8e:	685b      	ldr	r3, [r3, #4]
 800de90:	6053      	str	r3, [r2, #4]
 800de92:	4408      	add	r0, r1
 800de94:	6010      	str	r0, [r2, #0]
 800de96:	e7da      	b.n	800de4e <_free_r+0x22>
 800de98:	d902      	bls.n	800dea0 <_free_r+0x74>
 800de9a:	230c      	movs	r3, #12
 800de9c:	602b      	str	r3, [r5, #0]
 800de9e:	e7d6      	b.n	800de4e <_free_r+0x22>
 800dea0:	6820      	ldr	r0, [r4, #0]
 800dea2:	1821      	adds	r1, r4, r0
 800dea4:	428b      	cmp	r3, r1
 800dea6:	bf04      	itt	eq
 800dea8:	6819      	ldreq	r1, [r3, #0]
 800deaa:	685b      	ldreq	r3, [r3, #4]
 800deac:	6063      	str	r3, [r4, #4]
 800deae:	bf04      	itt	eq
 800deb0:	1809      	addeq	r1, r1, r0
 800deb2:	6021      	streq	r1, [r4, #0]
 800deb4:	6054      	str	r4, [r2, #4]
 800deb6:	e7ca      	b.n	800de4e <_free_r+0x22>
 800deb8:	bd38      	pop	{r3, r4, r5, pc}
 800deba:	bf00      	nop
 800debc:	24000930 	.word	0x24000930

0800dec0 <malloc>:
 800dec0:	4b02      	ldr	r3, [pc, #8]	@ (800decc <malloc+0xc>)
 800dec2:	4601      	mov	r1, r0
 800dec4:	6818      	ldr	r0, [r3, #0]
 800dec6:	f000 b825 	b.w	800df14 <_malloc_r>
 800deca:	bf00      	nop
 800decc:	2400001c 	.word	0x2400001c

0800ded0 <sbrk_aligned>:
 800ded0:	b570      	push	{r4, r5, r6, lr}
 800ded2:	4e0f      	ldr	r6, [pc, #60]	@ (800df10 <sbrk_aligned+0x40>)
 800ded4:	460c      	mov	r4, r1
 800ded6:	6831      	ldr	r1, [r6, #0]
 800ded8:	4605      	mov	r5, r0
 800deda:	b911      	cbnz	r1, 800dee2 <sbrk_aligned+0x12>
 800dedc:	f000 fe3e 	bl	800eb5c <_sbrk_r>
 800dee0:	6030      	str	r0, [r6, #0]
 800dee2:	4621      	mov	r1, r4
 800dee4:	4628      	mov	r0, r5
 800dee6:	f000 fe39 	bl	800eb5c <_sbrk_r>
 800deea:	1c43      	adds	r3, r0, #1
 800deec:	d103      	bne.n	800def6 <sbrk_aligned+0x26>
 800deee:	f04f 34ff 	mov.w	r4, #4294967295
 800def2:	4620      	mov	r0, r4
 800def4:	bd70      	pop	{r4, r5, r6, pc}
 800def6:	1cc4      	adds	r4, r0, #3
 800def8:	f024 0403 	bic.w	r4, r4, #3
 800defc:	42a0      	cmp	r0, r4
 800defe:	d0f8      	beq.n	800def2 <sbrk_aligned+0x22>
 800df00:	1a21      	subs	r1, r4, r0
 800df02:	4628      	mov	r0, r5
 800df04:	f000 fe2a 	bl	800eb5c <_sbrk_r>
 800df08:	3001      	adds	r0, #1
 800df0a:	d1f2      	bne.n	800def2 <sbrk_aligned+0x22>
 800df0c:	e7ef      	b.n	800deee <sbrk_aligned+0x1e>
 800df0e:	bf00      	nop
 800df10:	2400092c 	.word	0x2400092c

0800df14 <_malloc_r>:
 800df14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df18:	1ccd      	adds	r5, r1, #3
 800df1a:	f025 0503 	bic.w	r5, r5, #3
 800df1e:	3508      	adds	r5, #8
 800df20:	2d0c      	cmp	r5, #12
 800df22:	bf38      	it	cc
 800df24:	250c      	movcc	r5, #12
 800df26:	2d00      	cmp	r5, #0
 800df28:	4606      	mov	r6, r0
 800df2a:	db01      	blt.n	800df30 <_malloc_r+0x1c>
 800df2c:	42a9      	cmp	r1, r5
 800df2e:	d904      	bls.n	800df3a <_malloc_r+0x26>
 800df30:	230c      	movs	r3, #12
 800df32:	6033      	str	r3, [r6, #0]
 800df34:	2000      	movs	r0, #0
 800df36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e010 <_malloc_r+0xfc>
 800df3e:	f000 f869 	bl	800e014 <__malloc_lock>
 800df42:	f8d8 3000 	ldr.w	r3, [r8]
 800df46:	461c      	mov	r4, r3
 800df48:	bb44      	cbnz	r4, 800df9c <_malloc_r+0x88>
 800df4a:	4629      	mov	r1, r5
 800df4c:	4630      	mov	r0, r6
 800df4e:	f7ff ffbf 	bl	800ded0 <sbrk_aligned>
 800df52:	1c43      	adds	r3, r0, #1
 800df54:	4604      	mov	r4, r0
 800df56:	d158      	bne.n	800e00a <_malloc_r+0xf6>
 800df58:	f8d8 4000 	ldr.w	r4, [r8]
 800df5c:	4627      	mov	r7, r4
 800df5e:	2f00      	cmp	r7, #0
 800df60:	d143      	bne.n	800dfea <_malloc_r+0xd6>
 800df62:	2c00      	cmp	r4, #0
 800df64:	d04b      	beq.n	800dffe <_malloc_r+0xea>
 800df66:	6823      	ldr	r3, [r4, #0]
 800df68:	4639      	mov	r1, r7
 800df6a:	4630      	mov	r0, r6
 800df6c:	eb04 0903 	add.w	r9, r4, r3
 800df70:	f000 fdf4 	bl	800eb5c <_sbrk_r>
 800df74:	4581      	cmp	r9, r0
 800df76:	d142      	bne.n	800dffe <_malloc_r+0xea>
 800df78:	6821      	ldr	r1, [r4, #0]
 800df7a:	1a6d      	subs	r5, r5, r1
 800df7c:	4629      	mov	r1, r5
 800df7e:	4630      	mov	r0, r6
 800df80:	f7ff ffa6 	bl	800ded0 <sbrk_aligned>
 800df84:	3001      	adds	r0, #1
 800df86:	d03a      	beq.n	800dffe <_malloc_r+0xea>
 800df88:	6823      	ldr	r3, [r4, #0]
 800df8a:	442b      	add	r3, r5
 800df8c:	6023      	str	r3, [r4, #0]
 800df8e:	f8d8 3000 	ldr.w	r3, [r8]
 800df92:	685a      	ldr	r2, [r3, #4]
 800df94:	bb62      	cbnz	r2, 800dff0 <_malloc_r+0xdc>
 800df96:	f8c8 7000 	str.w	r7, [r8]
 800df9a:	e00f      	b.n	800dfbc <_malloc_r+0xa8>
 800df9c:	6822      	ldr	r2, [r4, #0]
 800df9e:	1b52      	subs	r2, r2, r5
 800dfa0:	d420      	bmi.n	800dfe4 <_malloc_r+0xd0>
 800dfa2:	2a0b      	cmp	r2, #11
 800dfa4:	d917      	bls.n	800dfd6 <_malloc_r+0xc2>
 800dfa6:	1961      	adds	r1, r4, r5
 800dfa8:	42a3      	cmp	r3, r4
 800dfaa:	6025      	str	r5, [r4, #0]
 800dfac:	bf18      	it	ne
 800dfae:	6059      	strne	r1, [r3, #4]
 800dfb0:	6863      	ldr	r3, [r4, #4]
 800dfb2:	bf08      	it	eq
 800dfb4:	f8c8 1000 	streq.w	r1, [r8]
 800dfb8:	5162      	str	r2, [r4, r5]
 800dfba:	604b      	str	r3, [r1, #4]
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	f000 f82f 	bl	800e020 <__malloc_unlock>
 800dfc2:	f104 000b 	add.w	r0, r4, #11
 800dfc6:	1d23      	adds	r3, r4, #4
 800dfc8:	f020 0007 	bic.w	r0, r0, #7
 800dfcc:	1ac2      	subs	r2, r0, r3
 800dfce:	bf1c      	itt	ne
 800dfd0:	1a1b      	subne	r3, r3, r0
 800dfd2:	50a3      	strne	r3, [r4, r2]
 800dfd4:	e7af      	b.n	800df36 <_malloc_r+0x22>
 800dfd6:	6862      	ldr	r2, [r4, #4]
 800dfd8:	42a3      	cmp	r3, r4
 800dfda:	bf0c      	ite	eq
 800dfdc:	f8c8 2000 	streq.w	r2, [r8]
 800dfe0:	605a      	strne	r2, [r3, #4]
 800dfe2:	e7eb      	b.n	800dfbc <_malloc_r+0xa8>
 800dfe4:	4623      	mov	r3, r4
 800dfe6:	6864      	ldr	r4, [r4, #4]
 800dfe8:	e7ae      	b.n	800df48 <_malloc_r+0x34>
 800dfea:	463c      	mov	r4, r7
 800dfec:	687f      	ldr	r7, [r7, #4]
 800dfee:	e7b6      	b.n	800df5e <_malloc_r+0x4a>
 800dff0:	461a      	mov	r2, r3
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	42a3      	cmp	r3, r4
 800dff6:	d1fb      	bne.n	800dff0 <_malloc_r+0xdc>
 800dff8:	2300      	movs	r3, #0
 800dffa:	6053      	str	r3, [r2, #4]
 800dffc:	e7de      	b.n	800dfbc <_malloc_r+0xa8>
 800dffe:	230c      	movs	r3, #12
 800e000:	6033      	str	r3, [r6, #0]
 800e002:	4630      	mov	r0, r6
 800e004:	f000 f80c 	bl	800e020 <__malloc_unlock>
 800e008:	e794      	b.n	800df34 <_malloc_r+0x20>
 800e00a:	6005      	str	r5, [r0, #0]
 800e00c:	e7d6      	b.n	800dfbc <_malloc_r+0xa8>
 800e00e:	bf00      	nop
 800e010:	24000930 	.word	0x24000930

0800e014 <__malloc_lock>:
 800e014:	4801      	ldr	r0, [pc, #4]	@ (800e01c <__malloc_lock+0x8>)
 800e016:	f7ff b912 	b.w	800d23e <__retarget_lock_acquire_recursive>
 800e01a:	bf00      	nop
 800e01c:	24000928 	.word	0x24000928

0800e020 <__malloc_unlock>:
 800e020:	4801      	ldr	r0, [pc, #4]	@ (800e028 <__malloc_unlock+0x8>)
 800e022:	f7ff b90d 	b.w	800d240 <__retarget_lock_release_recursive>
 800e026:	bf00      	nop
 800e028:	24000928 	.word	0x24000928

0800e02c <_Balloc>:
 800e02c:	b570      	push	{r4, r5, r6, lr}
 800e02e:	69c6      	ldr	r6, [r0, #28]
 800e030:	4604      	mov	r4, r0
 800e032:	460d      	mov	r5, r1
 800e034:	b976      	cbnz	r6, 800e054 <_Balloc+0x28>
 800e036:	2010      	movs	r0, #16
 800e038:	f7ff ff42 	bl	800dec0 <malloc>
 800e03c:	4602      	mov	r2, r0
 800e03e:	61e0      	str	r0, [r4, #28]
 800e040:	b920      	cbnz	r0, 800e04c <_Balloc+0x20>
 800e042:	4b18      	ldr	r3, [pc, #96]	@ (800e0a4 <_Balloc+0x78>)
 800e044:	4818      	ldr	r0, [pc, #96]	@ (800e0a8 <_Balloc+0x7c>)
 800e046:	216b      	movs	r1, #107	@ 0x6b
 800e048:	f000 fd98 	bl	800eb7c <__assert_func>
 800e04c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e050:	6006      	str	r6, [r0, #0]
 800e052:	60c6      	str	r6, [r0, #12]
 800e054:	69e6      	ldr	r6, [r4, #28]
 800e056:	68f3      	ldr	r3, [r6, #12]
 800e058:	b183      	cbz	r3, 800e07c <_Balloc+0x50>
 800e05a:	69e3      	ldr	r3, [r4, #28]
 800e05c:	68db      	ldr	r3, [r3, #12]
 800e05e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e062:	b9b8      	cbnz	r0, 800e094 <_Balloc+0x68>
 800e064:	2101      	movs	r1, #1
 800e066:	fa01 f605 	lsl.w	r6, r1, r5
 800e06a:	1d72      	adds	r2, r6, #5
 800e06c:	0092      	lsls	r2, r2, #2
 800e06e:	4620      	mov	r0, r4
 800e070:	f000 fda2 	bl	800ebb8 <_calloc_r>
 800e074:	b160      	cbz	r0, 800e090 <_Balloc+0x64>
 800e076:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e07a:	e00e      	b.n	800e09a <_Balloc+0x6e>
 800e07c:	2221      	movs	r2, #33	@ 0x21
 800e07e:	2104      	movs	r1, #4
 800e080:	4620      	mov	r0, r4
 800e082:	f000 fd99 	bl	800ebb8 <_calloc_r>
 800e086:	69e3      	ldr	r3, [r4, #28]
 800e088:	60f0      	str	r0, [r6, #12]
 800e08a:	68db      	ldr	r3, [r3, #12]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d1e4      	bne.n	800e05a <_Balloc+0x2e>
 800e090:	2000      	movs	r0, #0
 800e092:	bd70      	pop	{r4, r5, r6, pc}
 800e094:	6802      	ldr	r2, [r0, #0]
 800e096:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e09a:	2300      	movs	r3, #0
 800e09c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0a0:	e7f7      	b.n	800e092 <_Balloc+0x66>
 800e0a2:	bf00      	nop
 800e0a4:	0800f385 	.word	0x0800f385
 800e0a8:	0800f405 	.word	0x0800f405

0800e0ac <_Bfree>:
 800e0ac:	b570      	push	{r4, r5, r6, lr}
 800e0ae:	69c6      	ldr	r6, [r0, #28]
 800e0b0:	4605      	mov	r5, r0
 800e0b2:	460c      	mov	r4, r1
 800e0b4:	b976      	cbnz	r6, 800e0d4 <_Bfree+0x28>
 800e0b6:	2010      	movs	r0, #16
 800e0b8:	f7ff ff02 	bl	800dec0 <malloc>
 800e0bc:	4602      	mov	r2, r0
 800e0be:	61e8      	str	r0, [r5, #28]
 800e0c0:	b920      	cbnz	r0, 800e0cc <_Bfree+0x20>
 800e0c2:	4b09      	ldr	r3, [pc, #36]	@ (800e0e8 <_Bfree+0x3c>)
 800e0c4:	4809      	ldr	r0, [pc, #36]	@ (800e0ec <_Bfree+0x40>)
 800e0c6:	218f      	movs	r1, #143	@ 0x8f
 800e0c8:	f000 fd58 	bl	800eb7c <__assert_func>
 800e0cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0d0:	6006      	str	r6, [r0, #0]
 800e0d2:	60c6      	str	r6, [r0, #12]
 800e0d4:	b13c      	cbz	r4, 800e0e6 <_Bfree+0x3a>
 800e0d6:	69eb      	ldr	r3, [r5, #28]
 800e0d8:	6862      	ldr	r2, [r4, #4]
 800e0da:	68db      	ldr	r3, [r3, #12]
 800e0dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e0e0:	6021      	str	r1, [r4, #0]
 800e0e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e0e6:	bd70      	pop	{r4, r5, r6, pc}
 800e0e8:	0800f385 	.word	0x0800f385
 800e0ec:	0800f405 	.word	0x0800f405

0800e0f0 <__multadd>:
 800e0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0f4:	690d      	ldr	r5, [r1, #16]
 800e0f6:	4607      	mov	r7, r0
 800e0f8:	460c      	mov	r4, r1
 800e0fa:	461e      	mov	r6, r3
 800e0fc:	f101 0c14 	add.w	ip, r1, #20
 800e100:	2000      	movs	r0, #0
 800e102:	f8dc 3000 	ldr.w	r3, [ip]
 800e106:	b299      	uxth	r1, r3
 800e108:	fb02 6101 	mla	r1, r2, r1, r6
 800e10c:	0c1e      	lsrs	r6, r3, #16
 800e10e:	0c0b      	lsrs	r3, r1, #16
 800e110:	fb02 3306 	mla	r3, r2, r6, r3
 800e114:	b289      	uxth	r1, r1
 800e116:	3001      	adds	r0, #1
 800e118:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e11c:	4285      	cmp	r5, r0
 800e11e:	f84c 1b04 	str.w	r1, [ip], #4
 800e122:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e126:	dcec      	bgt.n	800e102 <__multadd+0x12>
 800e128:	b30e      	cbz	r6, 800e16e <__multadd+0x7e>
 800e12a:	68a3      	ldr	r3, [r4, #8]
 800e12c:	42ab      	cmp	r3, r5
 800e12e:	dc19      	bgt.n	800e164 <__multadd+0x74>
 800e130:	6861      	ldr	r1, [r4, #4]
 800e132:	4638      	mov	r0, r7
 800e134:	3101      	adds	r1, #1
 800e136:	f7ff ff79 	bl	800e02c <_Balloc>
 800e13a:	4680      	mov	r8, r0
 800e13c:	b928      	cbnz	r0, 800e14a <__multadd+0x5a>
 800e13e:	4602      	mov	r2, r0
 800e140:	4b0c      	ldr	r3, [pc, #48]	@ (800e174 <__multadd+0x84>)
 800e142:	480d      	ldr	r0, [pc, #52]	@ (800e178 <__multadd+0x88>)
 800e144:	21ba      	movs	r1, #186	@ 0xba
 800e146:	f000 fd19 	bl	800eb7c <__assert_func>
 800e14a:	6922      	ldr	r2, [r4, #16]
 800e14c:	3202      	adds	r2, #2
 800e14e:	f104 010c 	add.w	r1, r4, #12
 800e152:	0092      	lsls	r2, r2, #2
 800e154:	300c      	adds	r0, #12
 800e156:	f7ff f874 	bl	800d242 <memcpy>
 800e15a:	4621      	mov	r1, r4
 800e15c:	4638      	mov	r0, r7
 800e15e:	f7ff ffa5 	bl	800e0ac <_Bfree>
 800e162:	4644      	mov	r4, r8
 800e164:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e168:	3501      	adds	r5, #1
 800e16a:	615e      	str	r6, [r3, #20]
 800e16c:	6125      	str	r5, [r4, #16]
 800e16e:	4620      	mov	r0, r4
 800e170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e174:	0800f3f4 	.word	0x0800f3f4
 800e178:	0800f405 	.word	0x0800f405

0800e17c <__hi0bits>:
 800e17c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e180:	4603      	mov	r3, r0
 800e182:	bf36      	itet	cc
 800e184:	0403      	lslcc	r3, r0, #16
 800e186:	2000      	movcs	r0, #0
 800e188:	2010      	movcc	r0, #16
 800e18a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e18e:	bf3c      	itt	cc
 800e190:	021b      	lslcc	r3, r3, #8
 800e192:	3008      	addcc	r0, #8
 800e194:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e198:	bf3c      	itt	cc
 800e19a:	011b      	lslcc	r3, r3, #4
 800e19c:	3004      	addcc	r0, #4
 800e19e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1a2:	bf3c      	itt	cc
 800e1a4:	009b      	lslcc	r3, r3, #2
 800e1a6:	3002      	addcc	r0, #2
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	db05      	blt.n	800e1b8 <__hi0bits+0x3c>
 800e1ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e1b0:	f100 0001 	add.w	r0, r0, #1
 800e1b4:	bf08      	it	eq
 800e1b6:	2020      	moveq	r0, #32
 800e1b8:	4770      	bx	lr

0800e1ba <__lo0bits>:
 800e1ba:	6803      	ldr	r3, [r0, #0]
 800e1bc:	4602      	mov	r2, r0
 800e1be:	f013 0007 	ands.w	r0, r3, #7
 800e1c2:	d00b      	beq.n	800e1dc <__lo0bits+0x22>
 800e1c4:	07d9      	lsls	r1, r3, #31
 800e1c6:	d421      	bmi.n	800e20c <__lo0bits+0x52>
 800e1c8:	0798      	lsls	r0, r3, #30
 800e1ca:	bf49      	itett	mi
 800e1cc:	085b      	lsrmi	r3, r3, #1
 800e1ce:	089b      	lsrpl	r3, r3, #2
 800e1d0:	2001      	movmi	r0, #1
 800e1d2:	6013      	strmi	r3, [r2, #0]
 800e1d4:	bf5c      	itt	pl
 800e1d6:	6013      	strpl	r3, [r2, #0]
 800e1d8:	2002      	movpl	r0, #2
 800e1da:	4770      	bx	lr
 800e1dc:	b299      	uxth	r1, r3
 800e1de:	b909      	cbnz	r1, 800e1e4 <__lo0bits+0x2a>
 800e1e0:	0c1b      	lsrs	r3, r3, #16
 800e1e2:	2010      	movs	r0, #16
 800e1e4:	b2d9      	uxtb	r1, r3
 800e1e6:	b909      	cbnz	r1, 800e1ec <__lo0bits+0x32>
 800e1e8:	3008      	adds	r0, #8
 800e1ea:	0a1b      	lsrs	r3, r3, #8
 800e1ec:	0719      	lsls	r1, r3, #28
 800e1ee:	bf04      	itt	eq
 800e1f0:	091b      	lsreq	r3, r3, #4
 800e1f2:	3004      	addeq	r0, #4
 800e1f4:	0799      	lsls	r1, r3, #30
 800e1f6:	bf04      	itt	eq
 800e1f8:	089b      	lsreq	r3, r3, #2
 800e1fa:	3002      	addeq	r0, #2
 800e1fc:	07d9      	lsls	r1, r3, #31
 800e1fe:	d403      	bmi.n	800e208 <__lo0bits+0x4e>
 800e200:	085b      	lsrs	r3, r3, #1
 800e202:	f100 0001 	add.w	r0, r0, #1
 800e206:	d003      	beq.n	800e210 <__lo0bits+0x56>
 800e208:	6013      	str	r3, [r2, #0]
 800e20a:	4770      	bx	lr
 800e20c:	2000      	movs	r0, #0
 800e20e:	4770      	bx	lr
 800e210:	2020      	movs	r0, #32
 800e212:	4770      	bx	lr

0800e214 <__i2b>:
 800e214:	b510      	push	{r4, lr}
 800e216:	460c      	mov	r4, r1
 800e218:	2101      	movs	r1, #1
 800e21a:	f7ff ff07 	bl	800e02c <_Balloc>
 800e21e:	4602      	mov	r2, r0
 800e220:	b928      	cbnz	r0, 800e22e <__i2b+0x1a>
 800e222:	4b05      	ldr	r3, [pc, #20]	@ (800e238 <__i2b+0x24>)
 800e224:	4805      	ldr	r0, [pc, #20]	@ (800e23c <__i2b+0x28>)
 800e226:	f240 1145 	movw	r1, #325	@ 0x145
 800e22a:	f000 fca7 	bl	800eb7c <__assert_func>
 800e22e:	2301      	movs	r3, #1
 800e230:	6144      	str	r4, [r0, #20]
 800e232:	6103      	str	r3, [r0, #16]
 800e234:	bd10      	pop	{r4, pc}
 800e236:	bf00      	nop
 800e238:	0800f3f4 	.word	0x0800f3f4
 800e23c:	0800f405 	.word	0x0800f405

0800e240 <__multiply>:
 800e240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e244:	4617      	mov	r7, r2
 800e246:	690a      	ldr	r2, [r1, #16]
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	429a      	cmp	r2, r3
 800e24c:	bfa8      	it	ge
 800e24e:	463b      	movge	r3, r7
 800e250:	4689      	mov	r9, r1
 800e252:	bfa4      	itt	ge
 800e254:	460f      	movge	r7, r1
 800e256:	4699      	movge	r9, r3
 800e258:	693d      	ldr	r5, [r7, #16]
 800e25a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e25e:	68bb      	ldr	r3, [r7, #8]
 800e260:	6879      	ldr	r1, [r7, #4]
 800e262:	eb05 060a 	add.w	r6, r5, sl
 800e266:	42b3      	cmp	r3, r6
 800e268:	b085      	sub	sp, #20
 800e26a:	bfb8      	it	lt
 800e26c:	3101      	addlt	r1, #1
 800e26e:	f7ff fedd 	bl	800e02c <_Balloc>
 800e272:	b930      	cbnz	r0, 800e282 <__multiply+0x42>
 800e274:	4602      	mov	r2, r0
 800e276:	4b41      	ldr	r3, [pc, #260]	@ (800e37c <__multiply+0x13c>)
 800e278:	4841      	ldr	r0, [pc, #260]	@ (800e380 <__multiply+0x140>)
 800e27a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e27e:	f000 fc7d 	bl	800eb7c <__assert_func>
 800e282:	f100 0414 	add.w	r4, r0, #20
 800e286:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e28a:	4623      	mov	r3, r4
 800e28c:	2200      	movs	r2, #0
 800e28e:	4573      	cmp	r3, lr
 800e290:	d320      	bcc.n	800e2d4 <__multiply+0x94>
 800e292:	f107 0814 	add.w	r8, r7, #20
 800e296:	f109 0114 	add.w	r1, r9, #20
 800e29a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e29e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e2a2:	9302      	str	r3, [sp, #8]
 800e2a4:	1beb      	subs	r3, r5, r7
 800e2a6:	3b15      	subs	r3, #21
 800e2a8:	f023 0303 	bic.w	r3, r3, #3
 800e2ac:	3304      	adds	r3, #4
 800e2ae:	3715      	adds	r7, #21
 800e2b0:	42bd      	cmp	r5, r7
 800e2b2:	bf38      	it	cc
 800e2b4:	2304      	movcc	r3, #4
 800e2b6:	9301      	str	r3, [sp, #4]
 800e2b8:	9b02      	ldr	r3, [sp, #8]
 800e2ba:	9103      	str	r1, [sp, #12]
 800e2bc:	428b      	cmp	r3, r1
 800e2be:	d80c      	bhi.n	800e2da <__multiply+0x9a>
 800e2c0:	2e00      	cmp	r6, #0
 800e2c2:	dd03      	ble.n	800e2cc <__multiply+0x8c>
 800e2c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d055      	beq.n	800e378 <__multiply+0x138>
 800e2cc:	6106      	str	r6, [r0, #16]
 800e2ce:	b005      	add	sp, #20
 800e2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2d4:	f843 2b04 	str.w	r2, [r3], #4
 800e2d8:	e7d9      	b.n	800e28e <__multiply+0x4e>
 800e2da:	f8b1 a000 	ldrh.w	sl, [r1]
 800e2de:	f1ba 0f00 	cmp.w	sl, #0
 800e2e2:	d01f      	beq.n	800e324 <__multiply+0xe4>
 800e2e4:	46c4      	mov	ip, r8
 800e2e6:	46a1      	mov	r9, r4
 800e2e8:	2700      	movs	r7, #0
 800e2ea:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e2ee:	f8d9 3000 	ldr.w	r3, [r9]
 800e2f2:	fa1f fb82 	uxth.w	fp, r2
 800e2f6:	b29b      	uxth	r3, r3
 800e2f8:	fb0a 330b 	mla	r3, sl, fp, r3
 800e2fc:	443b      	add	r3, r7
 800e2fe:	f8d9 7000 	ldr.w	r7, [r9]
 800e302:	0c12      	lsrs	r2, r2, #16
 800e304:	0c3f      	lsrs	r7, r7, #16
 800e306:	fb0a 7202 	mla	r2, sl, r2, r7
 800e30a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e30e:	b29b      	uxth	r3, r3
 800e310:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e314:	4565      	cmp	r5, ip
 800e316:	f849 3b04 	str.w	r3, [r9], #4
 800e31a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e31e:	d8e4      	bhi.n	800e2ea <__multiply+0xaa>
 800e320:	9b01      	ldr	r3, [sp, #4]
 800e322:	50e7      	str	r7, [r4, r3]
 800e324:	9b03      	ldr	r3, [sp, #12]
 800e326:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e32a:	3104      	adds	r1, #4
 800e32c:	f1b9 0f00 	cmp.w	r9, #0
 800e330:	d020      	beq.n	800e374 <__multiply+0x134>
 800e332:	6823      	ldr	r3, [r4, #0]
 800e334:	4647      	mov	r7, r8
 800e336:	46a4      	mov	ip, r4
 800e338:	f04f 0a00 	mov.w	sl, #0
 800e33c:	f8b7 b000 	ldrh.w	fp, [r7]
 800e340:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e344:	fb09 220b 	mla	r2, r9, fp, r2
 800e348:	4452      	add	r2, sl
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e350:	f84c 3b04 	str.w	r3, [ip], #4
 800e354:	f857 3b04 	ldr.w	r3, [r7], #4
 800e358:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e35c:	f8bc 3000 	ldrh.w	r3, [ip]
 800e360:	fb09 330a 	mla	r3, r9, sl, r3
 800e364:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e368:	42bd      	cmp	r5, r7
 800e36a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e36e:	d8e5      	bhi.n	800e33c <__multiply+0xfc>
 800e370:	9a01      	ldr	r2, [sp, #4]
 800e372:	50a3      	str	r3, [r4, r2]
 800e374:	3404      	adds	r4, #4
 800e376:	e79f      	b.n	800e2b8 <__multiply+0x78>
 800e378:	3e01      	subs	r6, #1
 800e37a:	e7a1      	b.n	800e2c0 <__multiply+0x80>
 800e37c:	0800f3f4 	.word	0x0800f3f4
 800e380:	0800f405 	.word	0x0800f405

0800e384 <__pow5mult>:
 800e384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e388:	4615      	mov	r5, r2
 800e38a:	f012 0203 	ands.w	r2, r2, #3
 800e38e:	4607      	mov	r7, r0
 800e390:	460e      	mov	r6, r1
 800e392:	d007      	beq.n	800e3a4 <__pow5mult+0x20>
 800e394:	4c25      	ldr	r4, [pc, #148]	@ (800e42c <__pow5mult+0xa8>)
 800e396:	3a01      	subs	r2, #1
 800e398:	2300      	movs	r3, #0
 800e39a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e39e:	f7ff fea7 	bl	800e0f0 <__multadd>
 800e3a2:	4606      	mov	r6, r0
 800e3a4:	10ad      	asrs	r5, r5, #2
 800e3a6:	d03d      	beq.n	800e424 <__pow5mult+0xa0>
 800e3a8:	69fc      	ldr	r4, [r7, #28]
 800e3aa:	b97c      	cbnz	r4, 800e3cc <__pow5mult+0x48>
 800e3ac:	2010      	movs	r0, #16
 800e3ae:	f7ff fd87 	bl	800dec0 <malloc>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	61f8      	str	r0, [r7, #28]
 800e3b6:	b928      	cbnz	r0, 800e3c4 <__pow5mult+0x40>
 800e3b8:	4b1d      	ldr	r3, [pc, #116]	@ (800e430 <__pow5mult+0xac>)
 800e3ba:	481e      	ldr	r0, [pc, #120]	@ (800e434 <__pow5mult+0xb0>)
 800e3bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e3c0:	f000 fbdc 	bl	800eb7c <__assert_func>
 800e3c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3c8:	6004      	str	r4, [r0, #0]
 800e3ca:	60c4      	str	r4, [r0, #12]
 800e3cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e3d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e3d4:	b94c      	cbnz	r4, 800e3ea <__pow5mult+0x66>
 800e3d6:	f240 2171 	movw	r1, #625	@ 0x271
 800e3da:	4638      	mov	r0, r7
 800e3dc:	f7ff ff1a 	bl	800e214 <__i2b>
 800e3e0:	2300      	movs	r3, #0
 800e3e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800e3e6:	4604      	mov	r4, r0
 800e3e8:	6003      	str	r3, [r0, #0]
 800e3ea:	f04f 0900 	mov.w	r9, #0
 800e3ee:	07eb      	lsls	r3, r5, #31
 800e3f0:	d50a      	bpl.n	800e408 <__pow5mult+0x84>
 800e3f2:	4631      	mov	r1, r6
 800e3f4:	4622      	mov	r2, r4
 800e3f6:	4638      	mov	r0, r7
 800e3f8:	f7ff ff22 	bl	800e240 <__multiply>
 800e3fc:	4631      	mov	r1, r6
 800e3fe:	4680      	mov	r8, r0
 800e400:	4638      	mov	r0, r7
 800e402:	f7ff fe53 	bl	800e0ac <_Bfree>
 800e406:	4646      	mov	r6, r8
 800e408:	106d      	asrs	r5, r5, #1
 800e40a:	d00b      	beq.n	800e424 <__pow5mult+0xa0>
 800e40c:	6820      	ldr	r0, [r4, #0]
 800e40e:	b938      	cbnz	r0, 800e420 <__pow5mult+0x9c>
 800e410:	4622      	mov	r2, r4
 800e412:	4621      	mov	r1, r4
 800e414:	4638      	mov	r0, r7
 800e416:	f7ff ff13 	bl	800e240 <__multiply>
 800e41a:	6020      	str	r0, [r4, #0]
 800e41c:	f8c0 9000 	str.w	r9, [r0]
 800e420:	4604      	mov	r4, r0
 800e422:	e7e4      	b.n	800e3ee <__pow5mult+0x6a>
 800e424:	4630      	mov	r0, r6
 800e426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e42a:	bf00      	nop
 800e42c:	0800f4b8 	.word	0x0800f4b8
 800e430:	0800f385 	.word	0x0800f385
 800e434:	0800f405 	.word	0x0800f405

0800e438 <__lshift>:
 800e438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e43c:	460c      	mov	r4, r1
 800e43e:	6849      	ldr	r1, [r1, #4]
 800e440:	6923      	ldr	r3, [r4, #16]
 800e442:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e446:	68a3      	ldr	r3, [r4, #8]
 800e448:	4607      	mov	r7, r0
 800e44a:	4691      	mov	r9, r2
 800e44c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e450:	f108 0601 	add.w	r6, r8, #1
 800e454:	42b3      	cmp	r3, r6
 800e456:	db0b      	blt.n	800e470 <__lshift+0x38>
 800e458:	4638      	mov	r0, r7
 800e45a:	f7ff fde7 	bl	800e02c <_Balloc>
 800e45e:	4605      	mov	r5, r0
 800e460:	b948      	cbnz	r0, 800e476 <__lshift+0x3e>
 800e462:	4602      	mov	r2, r0
 800e464:	4b28      	ldr	r3, [pc, #160]	@ (800e508 <__lshift+0xd0>)
 800e466:	4829      	ldr	r0, [pc, #164]	@ (800e50c <__lshift+0xd4>)
 800e468:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e46c:	f000 fb86 	bl	800eb7c <__assert_func>
 800e470:	3101      	adds	r1, #1
 800e472:	005b      	lsls	r3, r3, #1
 800e474:	e7ee      	b.n	800e454 <__lshift+0x1c>
 800e476:	2300      	movs	r3, #0
 800e478:	f100 0114 	add.w	r1, r0, #20
 800e47c:	f100 0210 	add.w	r2, r0, #16
 800e480:	4618      	mov	r0, r3
 800e482:	4553      	cmp	r3, sl
 800e484:	db33      	blt.n	800e4ee <__lshift+0xb6>
 800e486:	6920      	ldr	r0, [r4, #16]
 800e488:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e48c:	f104 0314 	add.w	r3, r4, #20
 800e490:	f019 091f 	ands.w	r9, r9, #31
 800e494:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e498:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e49c:	d02b      	beq.n	800e4f6 <__lshift+0xbe>
 800e49e:	f1c9 0e20 	rsb	lr, r9, #32
 800e4a2:	468a      	mov	sl, r1
 800e4a4:	2200      	movs	r2, #0
 800e4a6:	6818      	ldr	r0, [r3, #0]
 800e4a8:	fa00 f009 	lsl.w	r0, r0, r9
 800e4ac:	4310      	orrs	r0, r2
 800e4ae:	f84a 0b04 	str.w	r0, [sl], #4
 800e4b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4b6:	459c      	cmp	ip, r3
 800e4b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800e4bc:	d8f3      	bhi.n	800e4a6 <__lshift+0x6e>
 800e4be:	ebac 0304 	sub.w	r3, ip, r4
 800e4c2:	3b15      	subs	r3, #21
 800e4c4:	f023 0303 	bic.w	r3, r3, #3
 800e4c8:	3304      	adds	r3, #4
 800e4ca:	f104 0015 	add.w	r0, r4, #21
 800e4ce:	4560      	cmp	r0, ip
 800e4d0:	bf88      	it	hi
 800e4d2:	2304      	movhi	r3, #4
 800e4d4:	50ca      	str	r2, [r1, r3]
 800e4d6:	b10a      	cbz	r2, 800e4dc <__lshift+0xa4>
 800e4d8:	f108 0602 	add.w	r6, r8, #2
 800e4dc:	3e01      	subs	r6, #1
 800e4de:	4638      	mov	r0, r7
 800e4e0:	612e      	str	r6, [r5, #16]
 800e4e2:	4621      	mov	r1, r4
 800e4e4:	f7ff fde2 	bl	800e0ac <_Bfree>
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	e7c5      	b.n	800e482 <__lshift+0x4a>
 800e4f6:	3904      	subs	r1, #4
 800e4f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800e500:	459c      	cmp	ip, r3
 800e502:	d8f9      	bhi.n	800e4f8 <__lshift+0xc0>
 800e504:	e7ea      	b.n	800e4dc <__lshift+0xa4>
 800e506:	bf00      	nop
 800e508:	0800f3f4 	.word	0x0800f3f4
 800e50c:	0800f405 	.word	0x0800f405

0800e510 <__mcmp>:
 800e510:	690a      	ldr	r2, [r1, #16]
 800e512:	4603      	mov	r3, r0
 800e514:	6900      	ldr	r0, [r0, #16]
 800e516:	1a80      	subs	r0, r0, r2
 800e518:	b530      	push	{r4, r5, lr}
 800e51a:	d10e      	bne.n	800e53a <__mcmp+0x2a>
 800e51c:	3314      	adds	r3, #20
 800e51e:	3114      	adds	r1, #20
 800e520:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e524:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e528:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e52c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e530:	4295      	cmp	r5, r2
 800e532:	d003      	beq.n	800e53c <__mcmp+0x2c>
 800e534:	d205      	bcs.n	800e542 <__mcmp+0x32>
 800e536:	f04f 30ff 	mov.w	r0, #4294967295
 800e53a:	bd30      	pop	{r4, r5, pc}
 800e53c:	42a3      	cmp	r3, r4
 800e53e:	d3f3      	bcc.n	800e528 <__mcmp+0x18>
 800e540:	e7fb      	b.n	800e53a <__mcmp+0x2a>
 800e542:	2001      	movs	r0, #1
 800e544:	e7f9      	b.n	800e53a <__mcmp+0x2a>
	...

0800e548 <__mdiff>:
 800e548:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e54c:	4689      	mov	r9, r1
 800e54e:	4606      	mov	r6, r0
 800e550:	4611      	mov	r1, r2
 800e552:	4648      	mov	r0, r9
 800e554:	4614      	mov	r4, r2
 800e556:	f7ff ffdb 	bl	800e510 <__mcmp>
 800e55a:	1e05      	subs	r5, r0, #0
 800e55c:	d112      	bne.n	800e584 <__mdiff+0x3c>
 800e55e:	4629      	mov	r1, r5
 800e560:	4630      	mov	r0, r6
 800e562:	f7ff fd63 	bl	800e02c <_Balloc>
 800e566:	4602      	mov	r2, r0
 800e568:	b928      	cbnz	r0, 800e576 <__mdiff+0x2e>
 800e56a:	4b3f      	ldr	r3, [pc, #252]	@ (800e668 <__mdiff+0x120>)
 800e56c:	f240 2137 	movw	r1, #567	@ 0x237
 800e570:	483e      	ldr	r0, [pc, #248]	@ (800e66c <__mdiff+0x124>)
 800e572:	f000 fb03 	bl	800eb7c <__assert_func>
 800e576:	2301      	movs	r3, #1
 800e578:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e57c:	4610      	mov	r0, r2
 800e57e:	b003      	add	sp, #12
 800e580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e584:	bfbc      	itt	lt
 800e586:	464b      	movlt	r3, r9
 800e588:	46a1      	movlt	r9, r4
 800e58a:	4630      	mov	r0, r6
 800e58c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e590:	bfba      	itte	lt
 800e592:	461c      	movlt	r4, r3
 800e594:	2501      	movlt	r5, #1
 800e596:	2500      	movge	r5, #0
 800e598:	f7ff fd48 	bl	800e02c <_Balloc>
 800e59c:	4602      	mov	r2, r0
 800e59e:	b918      	cbnz	r0, 800e5a8 <__mdiff+0x60>
 800e5a0:	4b31      	ldr	r3, [pc, #196]	@ (800e668 <__mdiff+0x120>)
 800e5a2:	f240 2145 	movw	r1, #581	@ 0x245
 800e5a6:	e7e3      	b.n	800e570 <__mdiff+0x28>
 800e5a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e5ac:	6926      	ldr	r6, [r4, #16]
 800e5ae:	60c5      	str	r5, [r0, #12]
 800e5b0:	f109 0310 	add.w	r3, r9, #16
 800e5b4:	f109 0514 	add.w	r5, r9, #20
 800e5b8:	f104 0e14 	add.w	lr, r4, #20
 800e5bc:	f100 0b14 	add.w	fp, r0, #20
 800e5c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e5c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e5c8:	9301      	str	r3, [sp, #4]
 800e5ca:	46d9      	mov	r9, fp
 800e5cc:	f04f 0c00 	mov.w	ip, #0
 800e5d0:	9b01      	ldr	r3, [sp, #4]
 800e5d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e5d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e5da:	9301      	str	r3, [sp, #4]
 800e5dc:	fa1f f38a 	uxth.w	r3, sl
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	b283      	uxth	r3, r0
 800e5e4:	1acb      	subs	r3, r1, r3
 800e5e6:	0c00      	lsrs	r0, r0, #16
 800e5e8:	4463      	add	r3, ip
 800e5ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e5ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e5f2:	b29b      	uxth	r3, r3
 800e5f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e5f8:	4576      	cmp	r6, lr
 800e5fa:	f849 3b04 	str.w	r3, [r9], #4
 800e5fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e602:	d8e5      	bhi.n	800e5d0 <__mdiff+0x88>
 800e604:	1b33      	subs	r3, r6, r4
 800e606:	3b15      	subs	r3, #21
 800e608:	f023 0303 	bic.w	r3, r3, #3
 800e60c:	3415      	adds	r4, #21
 800e60e:	3304      	adds	r3, #4
 800e610:	42a6      	cmp	r6, r4
 800e612:	bf38      	it	cc
 800e614:	2304      	movcc	r3, #4
 800e616:	441d      	add	r5, r3
 800e618:	445b      	add	r3, fp
 800e61a:	461e      	mov	r6, r3
 800e61c:	462c      	mov	r4, r5
 800e61e:	4544      	cmp	r4, r8
 800e620:	d30e      	bcc.n	800e640 <__mdiff+0xf8>
 800e622:	f108 0103 	add.w	r1, r8, #3
 800e626:	1b49      	subs	r1, r1, r5
 800e628:	f021 0103 	bic.w	r1, r1, #3
 800e62c:	3d03      	subs	r5, #3
 800e62e:	45a8      	cmp	r8, r5
 800e630:	bf38      	it	cc
 800e632:	2100      	movcc	r1, #0
 800e634:	440b      	add	r3, r1
 800e636:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e63a:	b191      	cbz	r1, 800e662 <__mdiff+0x11a>
 800e63c:	6117      	str	r7, [r2, #16]
 800e63e:	e79d      	b.n	800e57c <__mdiff+0x34>
 800e640:	f854 1b04 	ldr.w	r1, [r4], #4
 800e644:	46e6      	mov	lr, ip
 800e646:	0c08      	lsrs	r0, r1, #16
 800e648:	fa1c fc81 	uxtah	ip, ip, r1
 800e64c:	4471      	add	r1, lr
 800e64e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e652:	b289      	uxth	r1, r1
 800e654:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e658:	f846 1b04 	str.w	r1, [r6], #4
 800e65c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e660:	e7dd      	b.n	800e61e <__mdiff+0xd6>
 800e662:	3f01      	subs	r7, #1
 800e664:	e7e7      	b.n	800e636 <__mdiff+0xee>
 800e666:	bf00      	nop
 800e668:	0800f3f4 	.word	0x0800f3f4
 800e66c:	0800f405 	.word	0x0800f405

0800e670 <__d2b>:
 800e670:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e674:	460f      	mov	r7, r1
 800e676:	2101      	movs	r1, #1
 800e678:	ec59 8b10 	vmov	r8, r9, d0
 800e67c:	4616      	mov	r6, r2
 800e67e:	f7ff fcd5 	bl	800e02c <_Balloc>
 800e682:	4604      	mov	r4, r0
 800e684:	b930      	cbnz	r0, 800e694 <__d2b+0x24>
 800e686:	4602      	mov	r2, r0
 800e688:	4b23      	ldr	r3, [pc, #140]	@ (800e718 <__d2b+0xa8>)
 800e68a:	4824      	ldr	r0, [pc, #144]	@ (800e71c <__d2b+0xac>)
 800e68c:	f240 310f 	movw	r1, #783	@ 0x30f
 800e690:	f000 fa74 	bl	800eb7c <__assert_func>
 800e694:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e698:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e69c:	b10d      	cbz	r5, 800e6a2 <__d2b+0x32>
 800e69e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e6a2:	9301      	str	r3, [sp, #4]
 800e6a4:	f1b8 0300 	subs.w	r3, r8, #0
 800e6a8:	d023      	beq.n	800e6f2 <__d2b+0x82>
 800e6aa:	4668      	mov	r0, sp
 800e6ac:	9300      	str	r3, [sp, #0]
 800e6ae:	f7ff fd84 	bl	800e1ba <__lo0bits>
 800e6b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e6b6:	b1d0      	cbz	r0, 800e6ee <__d2b+0x7e>
 800e6b8:	f1c0 0320 	rsb	r3, r0, #32
 800e6bc:	fa02 f303 	lsl.w	r3, r2, r3
 800e6c0:	430b      	orrs	r3, r1
 800e6c2:	40c2      	lsrs	r2, r0
 800e6c4:	6163      	str	r3, [r4, #20]
 800e6c6:	9201      	str	r2, [sp, #4]
 800e6c8:	9b01      	ldr	r3, [sp, #4]
 800e6ca:	61a3      	str	r3, [r4, #24]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	bf0c      	ite	eq
 800e6d0:	2201      	moveq	r2, #1
 800e6d2:	2202      	movne	r2, #2
 800e6d4:	6122      	str	r2, [r4, #16]
 800e6d6:	b1a5      	cbz	r5, 800e702 <__d2b+0x92>
 800e6d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e6dc:	4405      	add	r5, r0
 800e6de:	603d      	str	r5, [r7, #0]
 800e6e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e6e4:	6030      	str	r0, [r6, #0]
 800e6e6:	4620      	mov	r0, r4
 800e6e8:	b003      	add	sp, #12
 800e6ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6ee:	6161      	str	r1, [r4, #20]
 800e6f0:	e7ea      	b.n	800e6c8 <__d2b+0x58>
 800e6f2:	a801      	add	r0, sp, #4
 800e6f4:	f7ff fd61 	bl	800e1ba <__lo0bits>
 800e6f8:	9b01      	ldr	r3, [sp, #4]
 800e6fa:	6163      	str	r3, [r4, #20]
 800e6fc:	3020      	adds	r0, #32
 800e6fe:	2201      	movs	r2, #1
 800e700:	e7e8      	b.n	800e6d4 <__d2b+0x64>
 800e702:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e706:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e70a:	6038      	str	r0, [r7, #0]
 800e70c:	6918      	ldr	r0, [r3, #16]
 800e70e:	f7ff fd35 	bl	800e17c <__hi0bits>
 800e712:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e716:	e7e5      	b.n	800e6e4 <__d2b+0x74>
 800e718:	0800f3f4 	.word	0x0800f3f4
 800e71c:	0800f405 	.word	0x0800f405

0800e720 <__ssputs_r>:
 800e720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e724:	688e      	ldr	r6, [r1, #8]
 800e726:	461f      	mov	r7, r3
 800e728:	42be      	cmp	r6, r7
 800e72a:	680b      	ldr	r3, [r1, #0]
 800e72c:	4682      	mov	sl, r0
 800e72e:	460c      	mov	r4, r1
 800e730:	4690      	mov	r8, r2
 800e732:	d82d      	bhi.n	800e790 <__ssputs_r+0x70>
 800e734:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e738:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e73c:	d026      	beq.n	800e78c <__ssputs_r+0x6c>
 800e73e:	6965      	ldr	r5, [r4, #20]
 800e740:	6909      	ldr	r1, [r1, #16]
 800e742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e746:	eba3 0901 	sub.w	r9, r3, r1
 800e74a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e74e:	1c7b      	adds	r3, r7, #1
 800e750:	444b      	add	r3, r9
 800e752:	106d      	asrs	r5, r5, #1
 800e754:	429d      	cmp	r5, r3
 800e756:	bf38      	it	cc
 800e758:	461d      	movcc	r5, r3
 800e75a:	0553      	lsls	r3, r2, #21
 800e75c:	d527      	bpl.n	800e7ae <__ssputs_r+0x8e>
 800e75e:	4629      	mov	r1, r5
 800e760:	f7ff fbd8 	bl	800df14 <_malloc_r>
 800e764:	4606      	mov	r6, r0
 800e766:	b360      	cbz	r0, 800e7c2 <__ssputs_r+0xa2>
 800e768:	6921      	ldr	r1, [r4, #16]
 800e76a:	464a      	mov	r2, r9
 800e76c:	f7fe fd69 	bl	800d242 <memcpy>
 800e770:	89a3      	ldrh	r3, [r4, #12]
 800e772:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e77a:	81a3      	strh	r3, [r4, #12]
 800e77c:	6126      	str	r6, [r4, #16]
 800e77e:	6165      	str	r5, [r4, #20]
 800e780:	444e      	add	r6, r9
 800e782:	eba5 0509 	sub.w	r5, r5, r9
 800e786:	6026      	str	r6, [r4, #0]
 800e788:	60a5      	str	r5, [r4, #8]
 800e78a:	463e      	mov	r6, r7
 800e78c:	42be      	cmp	r6, r7
 800e78e:	d900      	bls.n	800e792 <__ssputs_r+0x72>
 800e790:	463e      	mov	r6, r7
 800e792:	6820      	ldr	r0, [r4, #0]
 800e794:	4632      	mov	r2, r6
 800e796:	4641      	mov	r1, r8
 800e798:	f000 f9c6 	bl	800eb28 <memmove>
 800e79c:	68a3      	ldr	r3, [r4, #8]
 800e79e:	1b9b      	subs	r3, r3, r6
 800e7a0:	60a3      	str	r3, [r4, #8]
 800e7a2:	6823      	ldr	r3, [r4, #0]
 800e7a4:	4433      	add	r3, r6
 800e7a6:	6023      	str	r3, [r4, #0]
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7ae:	462a      	mov	r2, r5
 800e7b0:	f000 fa28 	bl	800ec04 <_realloc_r>
 800e7b4:	4606      	mov	r6, r0
 800e7b6:	2800      	cmp	r0, #0
 800e7b8:	d1e0      	bne.n	800e77c <__ssputs_r+0x5c>
 800e7ba:	6921      	ldr	r1, [r4, #16]
 800e7bc:	4650      	mov	r0, sl
 800e7be:	f7ff fb35 	bl	800de2c <_free_r>
 800e7c2:	230c      	movs	r3, #12
 800e7c4:	f8ca 3000 	str.w	r3, [sl]
 800e7c8:	89a3      	ldrh	r3, [r4, #12]
 800e7ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7ce:	81a3      	strh	r3, [r4, #12]
 800e7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e7d4:	e7e9      	b.n	800e7aa <__ssputs_r+0x8a>
	...

0800e7d8 <_svfiprintf_r>:
 800e7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7dc:	4698      	mov	r8, r3
 800e7de:	898b      	ldrh	r3, [r1, #12]
 800e7e0:	061b      	lsls	r3, r3, #24
 800e7e2:	b09d      	sub	sp, #116	@ 0x74
 800e7e4:	4607      	mov	r7, r0
 800e7e6:	460d      	mov	r5, r1
 800e7e8:	4614      	mov	r4, r2
 800e7ea:	d510      	bpl.n	800e80e <_svfiprintf_r+0x36>
 800e7ec:	690b      	ldr	r3, [r1, #16]
 800e7ee:	b973      	cbnz	r3, 800e80e <_svfiprintf_r+0x36>
 800e7f0:	2140      	movs	r1, #64	@ 0x40
 800e7f2:	f7ff fb8f 	bl	800df14 <_malloc_r>
 800e7f6:	6028      	str	r0, [r5, #0]
 800e7f8:	6128      	str	r0, [r5, #16]
 800e7fa:	b930      	cbnz	r0, 800e80a <_svfiprintf_r+0x32>
 800e7fc:	230c      	movs	r3, #12
 800e7fe:	603b      	str	r3, [r7, #0]
 800e800:	f04f 30ff 	mov.w	r0, #4294967295
 800e804:	b01d      	add	sp, #116	@ 0x74
 800e806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e80a:	2340      	movs	r3, #64	@ 0x40
 800e80c:	616b      	str	r3, [r5, #20]
 800e80e:	2300      	movs	r3, #0
 800e810:	9309      	str	r3, [sp, #36]	@ 0x24
 800e812:	2320      	movs	r3, #32
 800e814:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e818:	f8cd 800c 	str.w	r8, [sp, #12]
 800e81c:	2330      	movs	r3, #48	@ 0x30
 800e81e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e9bc <_svfiprintf_r+0x1e4>
 800e822:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e826:	f04f 0901 	mov.w	r9, #1
 800e82a:	4623      	mov	r3, r4
 800e82c:	469a      	mov	sl, r3
 800e82e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e832:	b10a      	cbz	r2, 800e838 <_svfiprintf_r+0x60>
 800e834:	2a25      	cmp	r2, #37	@ 0x25
 800e836:	d1f9      	bne.n	800e82c <_svfiprintf_r+0x54>
 800e838:	ebba 0b04 	subs.w	fp, sl, r4
 800e83c:	d00b      	beq.n	800e856 <_svfiprintf_r+0x7e>
 800e83e:	465b      	mov	r3, fp
 800e840:	4622      	mov	r2, r4
 800e842:	4629      	mov	r1, r5
 800e844:	4638      	mov	r0, r7
 800e846:	f7ff ff6b 	bl	800e720 <__ssputs_r>
 800e84a:	3001      	adds	r0, #1
 800e84c:	f000 80a7 	beq.w	800e99e <_svfiprintf_r+0x1c6>
 800e850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e852:	445a      	add	r2, fp
 800e854:	9209      	str	r2, [sp, #36]	@ 0x24
 800e856:	f89a 3000 	ldrb.w	r3, [sl]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	f000 809f 	beq.w	800e99e <_svfiprintf_r+0x1c6>
 800e860:	2300      	movs	r3, #0
 800e862:	f04f 32ff 	mov.w	r2, #4294967295
 800e866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e86a:	f10a 0a01 	add.w	sl, sl, #1
 800e86e:	9304      	str	r3, [sp, #16]
 800e870:	9307      	str	r3, [sp, #28]
 800e872:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e876:	931a      	str	r3, [sp, #104]	@ 0x68
 800e878:	4654      	mov	r4, sl
 800e87a:	2205      	movs	r2, #5
 800e87c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e880:	484e      	ldr	r0, [pc, #312]	@ (800e9bc <_svfiprintf_r+0x1e4>)
 800e882:	f7f1 fd45 	bl	8000310 <memchr>
 800e886:	9a04      	ldr	r2, [sp, #16]
 800e888:	b9d8      	cbnz	r0, 800e8c2 <_svfiprintf_r+0xea>
 800e88a:	06d0      	lsls	r0, r2, #27
 800e88c:	bf44      	itt	mi
 800e88e:	2320      	movmi	r3, #32
 800e890:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e894:	0711      	lsls	r1, r2, #28
 800e896:	bf44      	itt	mi
 800e898:	232b      	movmi	r3, #43	@ 0x2b
 800e89a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e89e:	f89a 3000 	ldrb.w	r3, [sl]
 800e8a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8a4:	d015      	beq.n	800e8d2 <_svfiprintf_r+0xfa>
 800e8a6:	9a07      	ldr	r2, [sp, #28]
 800e8a8:	4654      	mov	r4, sl
 800e8aa:	2000      	movs	r0, #0
 800e8ac:	f04f 0c0a 	mov.w	ip, #10
 800e8b0:	4621      	mov	r1, r4
 800e8b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8b6:	3b30      	subs	r3, #48	@ 0x30
 800e8b8:	2b09      	cmp	r3, #9
 800e8ba:	d94b      	bls.n	800e954 <_svfiprintf_r+0x17c>
 800e8bc:	b1b0      	cbz	r0, 800e8ec <_svfiprintf_r+0x114>
 800e8be:	9207      	str	r2, [sp, #28]
 800e8c0:	e014      	b.n	800e8ec <_svfiprintf_r+0x114>
 800e8c2:	eba0 0308 	sub.w	r3, r0, r8
 800e8c6:	fa09 f303 	lsl.w	r3, r9, r3
 800e8ca:	4313      	orrs	r3, r2
 800e8cc:	9304      	str	r3, [sp, #16]
 800e8ce:	46a2      	mov	sl, r4
 800e8d0:	e7d2      	b.n	800e878 <_svfiprintf_r+0xa0>
 800e8d2:	9b03      	ldr	r3, [sp, #12]
 800e8d4:	1d19      	adds	r1, r3, #4
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	9103      	str	r1, [sp, #12]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	bfbb      	ittet	lt
 800e8de:	425b      	neglt	r3, r3
 800e8e0:	f042 0202 	orrlt.w	r2, r2, #2
 800e8e4:	9307      	strge	r3, [sp, #28]
 800e8e6:	9307      	strlt	r3, [sp, #28]
 800e8e8:	bfb8      	it	lt
 800e8ea:	9204      	strlt	r2, [sp, #16]
 800e8ec:	7823      	ldrb	r3, [r4, #0]
 800e8ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800e8f0:	d10a      	bne.n	800e908 <_svfiprintf_r+0x130>
 800e8f2:	7863      	ldrb	r3, [r4, #1]
 800e8f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8f6:	d132      	bne.n	800e95e <_svfiprintf_r+0x186>
 800e8f8:	9b03      	ldr	r3, [sp, #12]
 800e8fa:	1d1a      	adds	r2, r3, #4
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	9203      	str	r2, [sp, #12]
 800e900:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e904:	3402      	adds	r4, #2
 800e906:	9305      	str	r3, [sp, #20]
 800e908:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e9cc <_svfiprintf_r+0x1f4>
 800e90c:	7821      	ldrb	r1, [r4, #0]
 800e90e:	2203      	movs	r2, #3
 800e910:	4650      	mov	r0, sl
 800e912:	f7f1 fcfd 	bl	8000310 <memchr>
 800e916:	b138      	cbz	r0, 800e928 <_svfiprintf_r+0x150>
 800e918:	9b04      	ldr	r3, [sp, #16]
 800e91a:	eba0 000a 	sub.w	r0, r0, sl
 800e91e:	2240      	movs	r2, #64	@ 0x40
 800e920:	4082      	lsls	r2, r0
 800e922:	4313      	orrs	r3, r2
 800e924:	3401      	adds	r4, #1
 800e926:	9304      	str	r3, [sp, #16]
 800e928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e92c:	4824      	ldr	r0, [pc, #144]	@ (800e9c0 <_svfiprintf_r+0x1e8>)
 800e92e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e932:	2206      	movs	r2, #6
 800e934:	f7f1 fcec 	bl	8000310 <memchr>
 800e938:	2800      	cmp	r0, #0
 800e93a:	d036      	beq.n	800e9aa <_svfiprintf_r+0x1d2>
 800e93c:	4b21      	ldr	r3, [pc, #132]	@ (800e9c4 <_svfiprintf_r+0x1ec>)
 800e93e:	bb1b      	cbnz	r3, 800e988 <_svfiprintf_r+0x1b0>
 800e940:	9b03      	ldr	r3, [sp, #12]
 800e942:	3307      	adds	r3, #7
 800e944:	f023 0307 	bic.w	r3, r3, #7
 800e948:	3308      	adds	r3, #8
 800e94a:	9303      	str	r3, [sp, #12]
 800e94c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e94e:	4433      	add	r3, r6
 800e950:	9309      	str	r3, [sp, #36]	@ 0x24
 800e952:	e76a      	b.n	800e82a <_svfiprintf_r+0x52>
 800e954:	fb0c 3202 	mla	r2, ip, r2, r3
 800e958:	460c      	mov	r4, r1
 800e95a:	2001      	movs	r0, #1
 800e95c:	e7a8      	b.n	800e8b0 <_svfiprintf_r+0xd8>
 800e95e:	2300      	movs	r3, #0
 800e960:	3401      	adds	r4, #1
 800e962:	9305      	str	r3, [sp, #20]
 800e964:	4619      	mov	r1, r3
 800e966:	f04f 0c0a 	mov.w	ip, #10
 800e96a:	4620      	mov	r0, r4
 800e96c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e970:	3a30      	subs	r2, #48	@ 0x30
 800e972:	2a09      	cmp	r2, #9
 800e974:	d903      	bls.n	800e97e <_svfiprintf_r+0x1a6>
 800e976:	2b00      	cmp	r3, #0
 800e978:	d0c6      	beq.n	800e908 <_svfiprintf_r+0x130>
 800e97a:	9105      	str	r1, [sp, #20]
 800e97c:	e7c4      	b.n	800e908 <_svfiprintf_r+0x130>
 800e97e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e982:	4604      	mov	r4, r0
 800e984:	2301      	movs	r3, #1
 800e986:	e7f0      	b.n	800e96a <_svfiprintf_r+0x192>
 800e988:	ab03      	add	r3, sp, #12
 800e98a:	9300      	str	r3, [sp, #0]
 800e98c:	462a      	mov	r2, r5
 800e98e:	4b0e      	ldr	r3, [pc, #56]	@ (800e9c8 <_svfiprintf_r+0x1f0>)
 800e990:	a904      	add	r1, sp, #16
 800e992:	4638      	mov	r0, r7
 800e994:	f7fd fef4 	bl	800c780 <_printf_float>
 800e998:	1c42      	adds	r2, r0, #1
 800e99a:	4606      	mov	r6, r0
 800e99c:	d1d6      	bne.n	800e94c <_svfiprintf_r+0x174>
 800e99e:	89ab      	ldrh	r3, [r5, #12]
 800e9a0:	065b      	lsls	r3, r3, #25
 800e9a2:	f53f af2d 	bmi.w	800e800 <_svfiprintf_r+0x28>
 800e9a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9a8:	e72c      	b.n	800e804 <_svfiprintf_r+0x2c>
 800e9aa:	ab03      	add	r3, sp, #12
 800e9ac:	9300      	str	r3, [sp, #0]
 800e9ae:	462a      	mov	r2, r5
 800e9b0:	4b05      	ldr	r3, [pc, #20]	@ (800e9c8 <_svfiprintf_r+0x1f0>)
 800e9b2:	a904      	add	r1, sp, #16
 800e9b4:	4638      	mov	r0, r7
 800e9b6:	f7fe f96b 	bl	800cc90 <_printf_i>
 800e9ba:	e7ed      	b.n	800e998 <_svfiprintf_r+0x1c0>
 800e9bc:	0800f45e 	.word	0x0800f45e
 800e9c0:	0800f468 	.word	0x0800f468
 800e9c4:	0800c781 	.word	0x0800c781
 800e9c8:	0800e721 	.word	0x0800e721
 800e9cc:	0800f464 	.word	0x0800f464

0800e9d0 <__sflush_r>:
 800e9d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e9d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9d8:	0716      	lsls	r6, r2, #28
 800e9da:	4605      	mov	r5, r0
 800e9dc:	460c      	mov	r4, r1
 800e9de:	d454      	bmi.n	800ea8a <__sflush_r+0xba>
 800e9e0:	684b      	ldr	r3, [r1, #4]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	dc02      	bgt.n	800e9ec <__sflush_r+0x1c>
 800e9e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	dd48      	ble.n	800ea7e <__sflush_r+0xae>
 800e9ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e9ee:	2e00      	cmp	r6, #0
 800e9f0:	d045      	beq.n	800ea7e <__sflush_r+0xae>
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e9f8:	682f      	ldr	r7, [r5, #0]
 800e9fa:	6a21      	ldr	r1, [r4, #32]
 800e9fc:	602b      	str	r3, [r5, #0]
 800e9fe:	d030      	beq.n	800ea62 <__sflush_r+0x92>
 800ea00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea02:	89a3      	ldrh	r3, [r4, #12]
 800ea04:	0759      	lsls	r1, r3, #29
 800ea06:	d505      	bpl.n	800ea14 <__sflush_r+0x44>
 800ea08:	6863      	ldr	r3, [r4, #4]
 800ea0a:	1ad2      	subs	r2, r2, r3
 800ea0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea0e:	b10b      	cbz	r3, 800ea14 <__sflush_r+0x44>
 800ea10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea12:	1ad2      	subs	r2, r2, r3
 800ea14:	2300      	movs	r3, #0
 800ea16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea18:	6a21      	ldr	r1, [r4, #32]
 800ea1a:	4628      	mov	r0, r5
 800ea1c:	47b0      	blx	r6
 800ea1e:	1c43      	adds	r3, r0, #1
 800ea20:	89a3      	ldrh	r3, [r4, #12]
 800ea22:	d106      	bne.n	800ea32 <__sflush_r+0x62>
 800ea24:	6829      	ldr	r1, [r5, #0]
 800ea26:	291d      	cmp	r1, #29
 800ea28:	d82b      	bhi.n	800ea82 <__sflush_r+0xb2>
 800ea2a:	4a2a      	ldr	r2, [pc, #168]	@ (800ead4 <__sflush_r+0x104>)
 800ea2c:	40ca      	lsrs	r2, r1
 800ea2e:	07d6      	lsls	r6, r2, #31
 800ea30:	d527      	bpl.n	800ea82 <__sflush_r+0xb2>
 800ea32:	2200      	movs	r2, #0
 800ea34:	6062      	str	r2, [r4, #4]
 800ea36:	04d9      	lsls	r1, r3, #19
 800ea38:	6922      	ldr	r2, [r4, #16]
 800ea3a:	6022      	str	r2, [r4, #0]
 800ea3c:	d504      	bpl.n	800ea48 <__sflush_r+0x78>
 800ea3e:	1c42      	adds	r2, r0, #1
 800ea40:	d101      	bne.n	800ea46 <__sflush_r+0x76>
 800ea42:	682b      	ldr	r3, [r5, #0]
 800ea44:	b903      	cbnz	r3, 800ea48 <__sflush_r+0x78>
 800ea46:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea4a:	602f      	str	r7, [r5, #0]
 800ea4c:	b1b9      	cbz	r1, 800ea7e <__sflush_r+0xae>
 800ea4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea52:	4299      	cmp	r1, r3
 800ea54:	d002      	beq.n	800ea5c <__sflush_r+0x8c>
 800ea56:	4628      	mov	r0, r5
 800ea58:	f7ff f9e8 	bl	800de2c <_free_r>
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea60:	e00d      	b.n	800ea7e <__sflush_r+0xae>
 800ea62:	2301      	movs	r3, #1
 800ea64:	4628      	mov	r0, r5
 800ea66:	47b0      	blx	r6
 800ea68:	4602      	mov	r2, r0
 800ea6a:	1c50      	adds	r0, r2, #1
 800ea6c:	d1c9      	bne.n	800ea02 <__sflush_r+0x32>
 800ea6e:	682b      	ldr	r3, [r5, #0]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d0c6      	beq.n	800ea02 <__sflush_r+0x32>
 800ea74:	2b1d      	cmp	r3, #29
 800ea76:	d001      	beq.n	800ea7c <__sflush_r+0xac>
 800ea78:	2b16      	cmp	r3, #22
 800ea7a:	d11e      	bne.n	800eaba <__sflush_r+0xea>
 800ea7c:	602f      	str	r7, [r5, #0]
 800ea7e:	2000      	movs	r0, #0
 800ea80:	e022      	b.n	800eac8 <__sflush_r+0xf8>
 800ea82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea86:	b21b      	sxth	r3, r3
 800ea88:	e01b      	b.n	800eac2 <__sflush_r+0xf2>
 800ea8a:	690f      	ldr	r7, [r1, #16]
 800ea8c:	2f00      	cmp	r7, #0
 800ea8e:	d0f6      	beq.n	800ea7e <__sflush_r+0xae>
 800ea90:	0793      	lsls	r3, r2, #30
 800ea92:	680e      	ldr	r6, [r1, #0]
 800ea94:	bf08      	it	eq
 800ea96:	694b      	ldreq	r3, [r1, #20]
 800ea98:	600f      	str	r7, [r1, #0]
 800ea9a:	bf18      	it	ne
 800ea9c:	2300      	movne	r3, #0
 800ea9e:	eba6 0807 	sub.w	r8, r6, r7
 800eaa2:	608b      	str	r3, [r1, #8]
 800eaa4:	f1b8 0f00 	cmp.w	r8, #0
 800eaa8:	dde9      	ble.n	800ea7e <__sflush_r+0xae>
 800eaaa:	6a21      	ldr	r1, [r4, #32]
 800eaac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eaae:	4643      	mov	r3, r8
 800eab0:	463a      	mov	r2, r7
 800eab2:	4628      	mov	r0, r5
 800eab4:	47b0      	blx	r6
 800eab6:	2800      	cmp	r0, #0
 800eab8:	dc08      	bgt.n	800eacc <__sflush_r+0xfc>
 800eaba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eabe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eac2:	81a3      	strh	r3, [r4, #12]
 800eac4:	f04f 30ff 	mov.w	r0, #4294967295
 800eac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eacc:	4407      	add	r7, r0
 800eace:	eba8 0800 	sub.w	r8, r8, r0
 800ead2:	e7e7      	b.n	800eaa4 <__sflush_r+0xd4>
 800ead4:	20400001 	.word	0x20400001

0800ead8 <_fflush_r>:
 800ead8:	b538      	push	{r3, r4, r5, lr}
 800eada:	690b      	ldr	r3, [r1, #16]
 800eadc:	4605      	mov	r5, r0
 800eade:	460c      	mov	r4, r1
 800eae0:	b913      	cbnz	r3, 800eae8 <_fflush_r+0x10>
 800eae2:	2500      	movs	r5, #0
 800eae4:	4628      	mov	r0, r5
 800eae6:	bd38      	pop	{r3, r4, r5, pc}
 800eae8:	b118      	cbz	r0, 800eaf2 <_fflush_r+0x1a>
 800eaea:	6a03      	ldr	r3, [r0, #32]
 800eaec:	b90b      	cbnz	r3, 800eaf2 <_fflush_r+0x1a>
 800eaee:	f7fe fa79 	bl	800cfe4 <__sinit>
 800eaf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d0f3      	beq.n	800eae2 <_fflush_r+0xa>
 800eafa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eafc:	07d0      	lsls	r0, r2, #31
 800eafe:	d404      	bmi.n	800eb0a <_fflush_r+0x32>
 800eb00:	0599      	lsls	r1, r3, #22
 800eb02:	d402      	bmi.n	800eb0a <_fflush_r+0x32>
 800eb04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb06:	f7fe fb9a 	bl	800d23e <__retarget_lock_acquire_recursive>
 800eb0a:	4628      	mov	r0, r5
 800eb0c:	4621      	mov	r1, r4
 800eb0e:	f7ff ff5f 	bl	800e9d0 <__sflush_r>
 800eb12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb14:	07da      	lsls	r2, r3, #31
 800eb16:	4605      	mov	r5, r0
 800eb18:	d4e4      	bmi.n	800eae4 <_fflush_r+0xc>
 800eb1a:	89a3      	ldrh	r3, [r4, #12]
 800eb1c:	059b      	lsls	r3, r3, #22
 800eb1e:	d4e1      	bmi.n	800eae4 <_fflush_r+0xc>
 800eb20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb22:	f7fe fb8d 	bl	800d240 <__retarget_lock_release_recursive>
 800eb26:	e7dd      	b.n	800eae4 <_fflush_r+0xc>

0800eb28 <memmove>:
 800eb28:	4288      	cmp	r0, r1
 800eb2a:	b510      	push	{r4, lr}
 800eb2c:	eb01 0402 	add.w	r4, r1, r2
 800eb30:	d902      	bls.n	800eb38 <memmove+0x10>
 800eb32:	4284      	cmp	r4, r0
 800eb34:	4623      	mov	r3, r4
 800eb36:	d807      	bhi.n	800eb48 <memmove+0x20>
 800eb38:	1e43      	subs	r3, r0, #1
 800eb3a:	42a1      	cmp	r1, r4
 800eb3c:	d008      	beq.n	800eb50 <memmove+0x28>
 800eb3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb42:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb46:	e7f8      	b.n	800eb3a <memmove+0x12>
 800eb48:	4402      	add	r2, r0
 800eb4a:	4601      	mov	r1, r0
 800eb4c:	428a      	cmp	r2, r1
 800eb4e:	d100      	bne.n	800eb52 <memmove+0x2a>
 800eb50:	bd10      	pop	{r4, pc}
 800eb52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb5a:	e7f7      	b.n	800eb4c <memmove+0x24>

0800eb5c <_sbrk_r>:
 800eb5c:	b538      	push	{r3, r4, r5, lr}
 800eb5e:	4d06      	ldr	r5, [pc, #24]	@ (800eb78 <_sbrk_r+0x1c>)
 800eb60:	2300      	movs	r3, #0
 800eb62:	4604      	mov	r4, r0
 800eb64:	4608      	mov	r0, r1
 800eb66:	602b      	str	r3, [r5, #0]
 800eb68:	f7f3 fa78 	bl	800205c <_sbrk>
 800eb6c:	1c43      	adds	r3, r0, #1
 800eb6e:	d102      	bne.n	800eb76 <_sbrk_r+0x1a>
 800eb70:	682b      	ldr	r3, [r5, #0]
 800eb72:	b103      	cbz	r3, 800eb76 <_sbrk_r+0x1a>
 800eb74:	6023      	str	r3, [r4, #0]
 800eb76:	bd38      	pop	{r3, r4, r5, pc}
 800eb78:	24000924 	.word	0x24000924

0800eb7c <__assert_func>:
 800eb7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb7e:	4614      	mov	r4, r2
 800eb80:	461a      	mov	r2, r3
 800eb82:	4b09      	ldr	r3, [pc, #36]	@ (800eba8 <__assert_func+0x2c>)
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	4605      	mov	r5, r0
 800eb88:	68d8      	ldr	r0, [r3, #12]
 800eb8a:	b14c      	cbz	r4, 800eba0 <__assert_func+0x24>
 800eb8c:	4b07      	ldr	r3, [pc, #28]	@ (800ebac <__assert_func+0x30>)
 800eb8e:	9100      	str	r1, [sp, #0]
 800eb90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb94:	4906      	ldr	r1, [pc, #24]	@ (800ebb0 <__assert_func+0x34>)
 800eb96:	462b      	mov	r3, r5
 800eb98:	f000 f870 	bl	800ec7c <fiprintf>
 800eb9c:	f000 f880 	bl	800eca0 <abort>
 800eba0:	4b04      	ldr	r3, [pc, #16]	@ (800ebb4 <__assert_func+0x38>)
 800eba2:	461c      	mov	r4, r3
 800eba4:	e7f3      	b.n	800eb8e <__assert_func+0x12>
 800eba6:	bf00      	nop
 800eba8:	2400001c 	.word	0x2400001c
 800ebac:	0800f479 	.word	0x0800f479
 800ebb0:	0800f486 	.word	0x0800f486
 800ebb4:	0800f4b4 	.word	0x0800f4b4

0800ebb8 <_calloc_r>:
 800ebb8:	b570      	push	{r4, r5, r6, lr}
 800ebba:	fba1 5402 	umull	r5, r4, r1, r2
 800ebbe:	b934      	cbnz	r4, 800ebce <_calloc_r+0x16>
 800ebc0:	4629      	mov	r1, r5
 800ebc2:	f7ff f9a7 	bl	800df14 <_malloc_r>
 800ebc6:	4606      	mov	r6, r0
 800ebc8:	b928      	cbnz	r0, 800ebd6 <_calloc_r+0x1e>
 800ebca:	4630      	mov	r0, r6
 800ebcc:	bd70      	pop	{r4, r5, r6, pc}
 800ebce:	220c      	movs	r2, #12
 800ebd0:	6002      	str	r2, [r0, #0]
 800ebd2:	2600      	movs	r6, #0
 800ebd4:	e7f9      	b.n	800ebca <_calloc_r+0x12>
 800ebd6:	462a      	mov	r2, r5
 800ebd8:	4621      	mov	r1, r4
 800ebda:	f7fe fab2 	bl	800d142 <memset>
 800ebde:	e7f4      	b.n	800ebca <_calloc_r+0x12>

0800ebe0 <__ascii_mbtowc>:
 800ebe0:	b082      	sub	sp, #8
 800ebe2:	b901      	cbnz	r1, 800ebe6 <__ascii_mbtowc+0x6>
 800ebe4:	a901      	add	r1, sp, #4
 800ebe6:	b142      	cbz	r2, 800ebfa <__ascii_mbtowc+0x1a>
 800ebe8:	b14b      	cbz	r3, 800ebfe <__ascii_mbtowc+0x1e>
 800ebea:	7813      	ldrb	r3, [r2, #0]
 800ebec:	600b      	str	r3, [r1, #0]
 800ebee:	7812      	ldrb	r2, [r2, #0]
 800ebf0:	1e10      	subs	r0, r2, #0
 800ebf2:	bf18      	it	ne
 800ebf4:	2001      	movne	r0, #1
 800ebf6:	b002      	add	sp, #8
 800ebf8:	4770      	bx	lr
 800ebfa:	4610      	mov	r0, r2
 800ebfc:	e7fb      	b.n	800ebf6 <__ascii_mbtowc+0x16>
 800ebfe:	f06f 0001 	mvn.w	r0, #1
 800ec02:	e7f8      	b.n	800ebf6 <__ascii_mbtowc+0x16>

0800ec04 <_realloc_r>:
 800ec04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec08:	4607      	mov	r7, r0
 800ec0a:	4614      	mov	r4, r2
 800ec0c:	460d      	mov	r5, r1
 800ec0e:	b921      	cbnz	r1, 800ec1a <_realloc_r+0x16>
 800ec10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec14:	4611      	mov	r1, r2
 800ec16:	f7ff b97d 	b.w	800df14 <_malloc_r>
 800ec1a:	b92a      	cbnz	r2, 800ec28 <_realloc_r+0x24>
 800ec1c:	f7ff f906 	bl	800de2c <_free_r>
 800ec20:	4625      	mov	r5, r4
 800ec22:	4628      	mov	r0, r5
 800ec24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec28:	f000 f841 	bl	800ecae <_malloc_usable_size_r>
 800ec2c:	4284      	cmp	r4, r0
 800ec2e:	4606      	mov	r6, r0
 800ec30:	d802      	bhi.n	800ec38 <_realloc_r+0x34>
 800ec32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ec36:	d8f4      	bhi.n	800ec22 <_realloc_r+0x1e>
 800ec38:	4621      	mov	r1, r4
 800ec3a:	4638      	mov	r0, r7
 800ec3c:	f7ff f96a 	bl	800df14 <_malloc_r>
 800ec40:	4680      	mov	r8, r0
 800ec42:	b908      	cbnz	r0, 800ec48 <_realloc_r+0x44>
 800ec44:	4645      	mov	r5, r8
 800ec46:	e7ec      	b.n	800ec22 <_realloc_r+0x1e>
 800ec48:	42b4      	cmp	r4, r6
 800ec4a:	4622      	mov	r2, r4
 800ec4c:	4629      	mov	r1, r5
 800ec4e:	bf28      	it	cs
 800ec50:	4632      	movcs	r2, r6
 800ec52:	f7fe faf6 	bl	800d242 <memcpy>
 800ec56:	4629      	mov	r1, r5
 800ec58:	4638      	mov	r0, r7
 800ec5a:	f7ff f8e7 	bl	800de2c <_free_r>
 800ec5e:	e7f1      	b.n	800ec44 <_realloc_r+0x40>

0800ec60 <__ascii_wctomb>:
 800ec60:	4603      	mov	r3, r0
 800ec62:	4608      	mov	r0, r1
 800ec64:	b141      	cbz	r1, 800ec78 <__ascii_wctomb+0x18>
 800ec66:	2aff      	cmp	r2, #255	@ 0xff
 800ec68:	d904      	bls.n	800ec74 <__ascii_wctomb+0x14>
 800ec6a:	228a      	movs	r2, #138	@ 0x8a
 800ec6c:	601a      	str	r2, [r3, #0]
 800ec6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ec72:	4770      	bx	lr
 800ec74:	700a      	strb	r2, [r1, #0]
 800ec76:	2001      	movs	r0, #1
 800ec78:	4770      	bx	lr
	...

0800ec7c <fiprintf>:
 800ec7c:	b40e      	push	{r1, r2, r3}
 800ec7e:	b503      	push	{r0, r1, lr}
 800ec80:	4601      	mov	r1, r0
 800ec82:	ab03      	add	r3, sp, #12
 800ec84:	4805      	ldr	r0, [pc, #20]	@ (800ec9c <fiprintf+0x20>)
 800ec86:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec8a:	6800      	ldr	r0, [r0, #0]
 800ec8c:	9301      	str	r3, [sp, #4]
 800ec8e:	f000 f83f 	bl	800ed10 <_vfiprintf_r>
 800ec92:	b002      	add	sp, #8
 800ec94:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec98:	b003      	add	sp, #12
 800ec9a:	4770      	bx	lr
 800ec9c:	2400001c 	.word	0x2400001c

0800eca0 <abort>:
 800eca0:	b508      	push	{r3, lr}
 800eca2:	2006      	movs	r0, #6
 800eca4:	f000 fa08 	bl	800f0b8 <raise>
 800eca8:	2001      	movs	r0, #1
 800ecaa:	f7f3 f95f 	bl	8001f6c <_exit>

0800ecae <_malloc_usable_size_r>:
 800ecae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecb2:	1f18      	subs	r0, r3, #4
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	bfbc      	itt	lt
 800ecb8:	580b      	ldrlt	r3, [r1, r0]
 800ecba:	18c0      	addlt	r0, r0, r3
 800ecbc:	4770      	bx	lr

0800ecbe <__sfputc_r>:
 800ecbe:	6893      	ldr	r3, [r2, #8]
 800ecc0:	3b01      	subs	r3, #1
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	b410      	push	{r4}
 800ecc6:	6093      	str	r3, [r2, #8]
 800ecc8:	da08      	bge.n	800ecdc <__sfputc_r+0x1e>
 800ecca:	6994      	ldr	r4, [r2, #24]
 800eccc:	42a3      	cmp	r3, r4
 800ecce:	db01      	blt.n	800ecd4 <__sfputc_r+0x16>
 800ecd0:	290a      	cmp	r1, #10
 800ecd2:	d103      	bne.n	800ecdc <__sfputc_r+0x1e>
 800ecd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ecd8:	f000 b932 	b.w	800ef40 <__swbuf_r>
 800ecdc:	6813      	ldr	r3, [r2, #0]
 800ecde:	1c58      	adds	r0, r3, #1
 800ece0:	6010      	str	r0, [r2, #0]
 800ece2:	7019      	strb	r1, [r3, #0]
 800ece4:	4608      	mov	r0, r1
 800ece6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ecea:	4770      	bx	lr

0800ecec <__sfputs_r>:
 800ecec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecee:	4606      	mov	r6, r0
 800ecf0:	460f      	mov	r7, r1
 800ecf2:	4614      	mov	r4, r2
 800ecf4:	18d5      	adds	r5, r2, r3
 800ecf6:	42ac      	cmp	r4, r5
 800ecf8:	d101      	bne.n	800ecfe <__sfputs_r+0x12>
 800ecfa:	2000      	movs	r0, #0
 800ecfc:	e007      	b.n	800ed0e <__sfputs_r+0x22>
 800ecfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed02:	463a      	mov	r2, r7
 800ed04:	4630      	mov	r0, r6
 800ed06:	f7ff ffda 	bl	800ecbe <__sfputc_r>
 800ed0a:	1c43      	adds	r3, r0, #1
 800ed0c:	d1f3      	bne.n	800ecf6 <__sfputs_r+0xa>
 800ed0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ed10 <_vfiprintf_r>:
 800ed10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed14:	460d      	mov	r5, r1
 800ed16:	b09d      	sub	sp, #116	@ 0x74
 800ed18:	4614      	mov	r4, r2
 800ed1a:	4698      	mov	r8, r3
 800ed1c:	4606      	mov	r6, r0
 800ed1e:	b118      	cbz	r0, 800ed28 <_vfiprintf_r+0x18>
 800ed20:	6a03      	ldr	r3, [r0, #32]
 800ed22:	b90b      	cbnz	r3, 800ed28 <_vfiprintf_r+0x18>
 800ed24:	f7fe f95e 	bl	800cfe4 <__sinit>
 800ed28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed2a:	07d9      	lsls	r1, r3, #31
 800ed2c:	d405      	bmi.n	800ed3a <_vfiprintf_r+0x2a>
 800ed2e:	89ab      	ldrh	r3, [r5, #12]
 800ed30:	059a      	lsls	r2, r3, #22
 800ed32:	d402      	bmi.n	800ed3a <_vfiprintf_r+0x2a>
 800ed34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed36:	f7fe fa82 	bl	800d23e <__retarget_lock_acquire_recursive>
 800ed3a:	89ab      	ldrh	r3, [r5, #12]
 800ed3c:	071b      	lsls	r3, r3, #28
 800ed3e:	d501      	bpl.n	800ed44 <_vfiprintf_r+0x34>
 800ed40:	692b      	ldr	r3, [r5, #16]
 800ed42:	b99b      	cbnz	r3, 800ed6c <_vfiprintf_r+0x5c>
 800ed44:	4629      	mov	r1, r5
 800ed46:	4630      	mov	r0, r6
 800ed48:	f000 f938 	bl	800efbc <__swsetup_r>
 800ed4c:	b170      	cbz	r0, 800ed6c <_vfiprintf_r+0x5c>
 800ed4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed50:	07dc      	lsls	r4, r3, #31
 800ed52:	d504      	bpl.n	800ed5e <_vfiprintf_r+0x4e>
 800ed54:	f04f 30ff 	mov.w	r0, #4294967295
 800ed58:	b01d      	add	sp, #116	@ 0x74
 800ed5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed5e:	89ab      	ldrh	r3, [r5, #12]
 800ed60:	0598      	lsls	r0, r3, #22
 800ed62:	d4f7      	bmi.n	800ed54 <_vfiprintf_r+0x44>
 800ed64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed66:	f7fe fa6b 	bl	800d240 <__retarget_lock_release_recursive>
 800ed6a:	e7f3      	b.n	800ed54 <_vfiprintf_r+0x44>
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed70:	2320      	movs	r3, #32
 800ed72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed76:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed7a:	2330      	movs	r3, #48	@ 0x30
 800ed7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ef2c <_vfiprintf_r+0x21c>
 800ed80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed84:	f04f 0901 	mov.w	r9, #1
 800ed88:	4623      	mov	r3, r4
 800ed8a:	469a      	mov	sl, r3
 800ed8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed90:	b10a      	cbz	r2, 800ed96 <_vfiprintf_r+0x86>
 800ed92:	2a25      	cmp	r2, #37	@ 0x25
 800ed94:	d1f9      	bne.n	800ed8a <_vfiprintf_r+0x7a>
 800ed96:	ebba 0b04 	subs.w	fp, sl, r4
 800ed9a:	d00b      	beq.n	800edb4 <_vfiprintf_r+0xa4>
 800ed9c:	465b      	mov	r3, fp
 800ed9e:	4622      	mov	r2, r4
 800eda0:	4629      	mov	r1, r5
 800eda2:	4630      	mov	r0, r6
 800eda4:	f7ff ffa2 	bl	800ecec <__sfputs_r>
 800eda8:	3001      	adds	r0, #1
 800edaa:	f000 80a7 	beq.w	800eefc <_vfiprintf_r+0x1ec>
 800edae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edb0:	445a      	add	r2, fp
 800edb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800edb4:	f89a 3000 	ldrb.w	r3, [sl]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	f000 809f 	beq.w	800eefc <_vfiprintf_r+0x1ec>
 800edbe:	2300      	movs	r3, #0
 800edc0:	f04f 32ff 	mov.w	r2, #4294967295
 800edc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800edc8:	f10a 0a01 	add.w	sl, sl, #1
 800edcc:	9304      	str	r3, [sp, #16]
 800edce:	9307      	str	r3, [sp, #28]
 800edd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800edd4:	931a      	str	r3, [sp, #104]	@ 0x68
 800edd6:	4654      	mov	r4, sl
 800edd8:	2205      	movs	r2, #5
 800edda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edde:	4853      	ldr	r0, [pc, #332]	@ (800ef2c <_vfiprintf_r+0x21c>)
 800ede0:	f7f1 fa96 	bl	8000310 <memchr>
 800ede4:	9a04      	ldr	r2, [sp, #16]
 800ede6:	b9d8      	cbnz	r0, 800ee20 <_vfiprintf_r+0x110>
 800ede8:	06d1      	lsls	r1, r2, #27
 800edea:	bf44      	itt	mi
 800edec:	2320      	movmi	r3, #32
 800edee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800edf2:	0713      	lsls	r3, r2, #28
 800edf4:	bf44      	itt	mi
 800edf6:	232b      	movmi	r3, #43	@ 0x2b
 800edf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800edfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ee00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee02:	d015      	beq.n	800ee30 <_vfiprintf_r+0x120>
 800ee04:	9a07      	ldr	r2, [sp, #28]
 800ee06:	4654      	mov	r4, sl
 800ee08:	2000      	movs	r0, #0
 800ee0a:	f04f 0c0a 	mov.w	ip, #10
 800ee0e:	4621      	mov	r1, r4
 800ee10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee14:	3b30      	subs	r3, #48	@ 0x30
 800ee16:	2b09      	cmp	r3, #9
 800ee18:	d94b      	bls.n	800eeb2 <_vfiprintf_r+0x1a2>
 800ee1a:	b1b0      	cbz	r0, 800ee4a <_vfiprintf_r+0x13a>
 800ee1c:	9207      	str	r2, [sp, #28]
 800ee1e:	e014      	b.n	800ee4a <_vfiprintf_r+0x13a>
 800ee20:	eba0 0308 	sub.w	r3, r0, r8
 800ee24:	fa09 f303 	lsl.w	r3, r9, r3
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	9304      	str	r3, [sp, #16]
 800ee2c:	46a2      	mov	sl, r4
 800ee2e:	e7d2      	b.n	800edd6 <_vfiprintf_r+0xc6>
 800ee30:	9b03      	ldr	r3, [sp, #12]
 800ee32:	1d19      	adds	r1, r3, #4
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	9103      	str	r1, [sp, #12]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	bfbb      	ittet	lt
 800ee3c:	425b      	neglt	r3, r3
 800ee3e:	f042 0202 	orrlt.w	r2, r2, #2
 800ee42:	9307      	strge	r3, [sp, #28]
 800ee44:	9307      	strlt	r3, [sp, #28]
 800ee46:	bfb8      	it	lt
 800ee48:	9204      	strlt	r2, [sp, #16]
 800ee4a:	7823      	ldrb	r3, [r4, #0]
 800ee4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee4e:	d10a      	bne.n	800ee66 <_vfiprintf_r+0x156>
 800ee50:	7863      	ldrb	r3, [r4, #1]
 800ee52:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee54:	d132      	bne.n	800eebc <_vfiprintf_r+0x1ac>
 800ee56:	9b03      	ldr	r3, [sp, #12]
 800ee58:	1d1a      	adds	r2, r3, #4
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	9203      	str	r2, [sp, #12]
 800ee5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee62:	3402      	adds	r4, #2
 800ee64:	9305      	str	r3, [sp, #20]
 800ee66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ef3c <_vfiprintf_r+0x22c>
 800ee6a:	7821      	ldrb	r1, [r4, #0]
 800ee6c:	2203      	movs	r2, #3
 800ee6e:	4650      	mov	r0, sl
 800ee70:	f7f1 fa4e 	bl	8000310 <memchr>
 800ee74:	b138      	cbz	r0, 800ee86 <_vfiprintf_r+0x176>
 800ee76:	9b04      	ldr	r3, [sp, #16]
 800ee78:	eba0 000a 	sub.w	r0, r0, sl
 800ee7c:	2240      	movs	r2, #64	@ 0x40
 800ee7e:	4082      	lsls	r2, r0
 800ee80:	4313      	orrs	r3, r2
 800ee82:	3401      	adds	r4, #1
 800ee84:	9304      	str	r3, [sp, #16]
 800ee86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee8a:	4829      	ldr	r0, [pc, #164]	@ (800ef30 <_vfiprintf_r+0x220>)
 800ee8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee90:	2206      	movs	r2, #6
 800ee92:	f7f1 fa3d 	bl	8000310 <memchr>
 800ee96:	2800      	cmp	r0, #0
 800ee98:	d03f      	beq.n	800ef1a <_vfiprintf_r+0x20a>
 800ee9a:	4b26      	ldr	r3, [pc, #152]	@ (800ef34 <_vfiprintf_r+0x224>)
 800ee9c:	bb1b      	cbnz	r3, 800eee6 <_vfiprintf_r+0x1d6>
 800ee9e:	9b03      	ldr	r3, [sp, #12]
 800eea0:	3307      	adds	r3, #7
 800eea2:	f023 0307 	bic.w	r3, r3, #7
 800eea6:	3308      	adds	r3, #8
 800eea8:	9303      	str	r3, [sp, #12]
 800eeaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eeac:	443b      	add	r3, r7
 800eeae:	9309      	str	r3, [sp, #36]	@ 0x24
 800eeb0:	e76a      	b.n	800ed88 <_vfiprintf_r+0x78>
 800eeb2:	fb0c 3202 	mla	r2, ip, r2, r3
 800eeb6:	460c      	mov	r4, r1
 800eeb8:	2001      	movs	r0, #1
 800eeba:	e7a8      	b.n	800ee0e <_vfiprintf_r+0xfe>
 800eebc:	2300      	movs	r3, #0
 800eebe:	3401      	adds	r4, #1
 800eec0:	9305      	str	r3, [sp, #20]
 800eec2:	4619      	mov	r1, r3
 800eec4:	f04f 0c0a 	mov.w	ip, #10
 800eec8:	4620      	mov	r0, r4
 800eeca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eece:	3a30      	subs	r2, #48	@ 0x30
 800eed0:	2a09      	cmp	r2, #9
 800eed2:	d903      	bls.n	800eedc <_vfiprintf_r+0x1cc>
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d0c6      	beq.n	800ee66 <_vfiprintf_r+0x156>
 800eed8:	9105      	str	r1, [sp, #20]
 800eeda:	e7c4      	b.n	800ee66 <_vfiprintf_r+0x156>
 800eedc:	fb0c 2101 	mla	r1, ip, r1, r2
 800eee0:	4604      	mov	r4, r0
 800eee2:	2301      	movs	r3, #1
 800eee4:	e7f0      	b.n	800eec8 <_vfiprintf_r+0x1b8>
 800eee6:	ab03      	add	r3, sp, #12
 800eee8:	9300      	str	r3, [sp, #0]
 800eeea:	462a      	mov	r2, r5
 800eeec:	4b12      	ldr	r3, [pc, #72]	@ (800ef38 <_vfiprintf_r+0x228>)
 800eeee:	a904      	add	r1, sp, #16
 800eef0:	4630      	mov	r0, r6
 800eef2:	f7fd fc45 	bl	800c780 <_printf_float>
 800eef6:	4607      	mov	r7, r0
 800eef8:	1c78      	adds	r0, r7, #1
 800eefa:	d1d6      	bne.n	800eeaa <_vfiprintf_r+0x19a>
 800eefc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eefe:	07d9      	lsls	r1, r3, #31
 800ef00:	d405      	bmi.n	800ef0e <_vfiprintf_r+0x1fe>
 800ef02:	89ab      	ldrh	r3, [r5, #12]
 800ef04:	059a      	lsls	r2, r3, #22
 800ef06:	d402      	bmi.n	800ef0e <_vfiprintf_r+0x1fe>
 800ef08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef0a:	f7fe f999 	bl	800d240 <__retarget_lock_release_recursive>
 800ef0e:	89ab      	ldrh	r3, [r5, #12]
 800ef10:	065b      	lsls	r3, r3, #25
 800ef12:	f53f af1f 	bmi.w	800ed54 <_vfiprintf_r+0x44>
 800ef16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef18:	e71e      	b.n	800ed58 <_vfiprintf_r+0x48>
 800ef1a:	ab03      	add	r3, sp, #12
 800ef1c:	9300      	str	r3, [sp, #0]
 800ef1e:	462a      	mov	r2, r5
 800ef20:	4b05      	ldr	r3, [pc, #20]	@ (800ef38 <_vfiprintf_r+0x228>)
 800ef22:	a904      	add	r1, sp, #16
 800ef24:	4630      	mov	r0, r6
 800ef26:	f7fd feb3 	bl	800cc90 <_printf_i>
 800ef2a:	e7e4      	b.n	800eef6 <_vfiprintf_r+0x1e6>
 800ef2c:	0800f45e 	.word	0x0800f45e
 800ef30:	0800f468 	.word	0x0800f468
 800ef34:	0800c781 	.word	0x0800c781
 800ef38:	0800eced 	.word	0x0800eced
 800ef3c:	0800f464 	.word	0x0800f464

0800ef40 <__swbuf_r>:
 800ef40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef42:	460e      	mov	r6, r1
 800ef44:	4614      	mov	r4, r2
 800ef46:	4605      	mov	r5, r0
 800ef48:	b118      	cbz	r0, 800ef52 <__swbuf_r+0x12>
 800ef4a:	6a03      	ldr	r3, [r0, #32]
 800ef4c:	b90b      	cbnz	r3, 800ef52 <__swbuf_r+0x12>
 800ef4e:	f7fe f849 	bl	800cfe4 <__sinit>
 800ef52:	69a3      	ldr	r3, [r4, #24]
 800ef54:	60a3      	str	r3, [r4, #8]
 800ef56:	89a3      	ldrh	r3, [r4, #12]
 800ef58:	071a      	lsls	r2, r3, #28
 800ef5a:	d501      	bpl.n	800ef60 <__swbuf_r+0x20>
 800ef5c:	6923      	ldr	r3, [r4, #16]
 800ef5e:	b943      	cbnz	r3, 800ef72 <__swbuf_r+0x32>
 800ef60:	4621      	mov	r1, r4
 800ef62:	4628      	mov	r0, r5
 800ef64:	f000 f82a 	bl	800efbc <__swsetup_r>
 800ef68:	b118      	cbz	r0, 800ef72 <__swbuf_r+0x32>
 800ef6a:	f04f 37ff 	mov.w	r7, #4294967295
 800ef6e:	4638      	mov	r0, r7
 800ef70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef72:	6823      	ldr	r3, [r4, #0]
 800ef74:	6922      	ldr	r2, [r4, #16]
 800ef76:	1a98      	subs	r0, r3, r2
 800ef78:	6963      	ldr	r3, [r4, #20]
 800ef7a:	b2f6      	uxtb	r6, r6
 800ef7c:	4283      	cmp	r3, r0
 800ef7e:	4637      	mov	r7, r6
 800ef80:	dc05      	bgt.n	800ef8e <__swbuf_r+0x4e>
 800ef82:	4621      	mov	r1, r4
 800ef84:	4628      	mov	r0, r5
 800ef86:	f7ff fda7 	bl	800ead8 <_fflush_r>
 800ef8a:	2800      	cmp	r0, #0
 800ef8c:	d1ed      	bne.n	800ef6a <__swbuf_r+0x2a>
 800ef8e:	68a3      	ldr	r3, [r4, #8]
 800ef90:	3b01      	subs	r3, #1
 800ef92:	60a3      	str	r3, [r4, #8]
 800ef94:	6823      	ldr	r3, [r4, #0]
 800ef96:	1c5a      	adds	r2, r3, #1
 800ef98:	6022      	str	r2, [r4, #0]
 800ef9a:	701e      	strb	r6, [r3, #0]
 800ef9c:	6962      	ldr	r2, [r4, #20]
 800ef9e:	1c43      	adds	r3, r0, #1
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d004      	beq.n	800efae <__swbuf_r+0x6e>
 800efa4:	89a3      	ldrh	r3, [r4, #12]
 800efa6:	07db      	lsls	r3, r3, #31
 800efa8:	d5e1      	bpl.n	800ef6e <__swbuf_r+0x2e>
 800efaa:	2e0a      	cmp	r6, #10
 800efac:	d1df      	bne.n	800ef6e <__swbuf_r+0x2e>
 800efae:	4621      	mov	r1, r4
 800efb0:	4628      	mov	r0, r5
 800efb2:	f7ff fd91 	bl	800ead8 <_fflush_r>
 800efb6:	2800      	cmp	r0, #0
 800efb8:	d0d9      	beq.n	800ef6e <__swbuf_r+0x2e>
 800efba:	e7d6      	b.n	800ef6a <__swbuf_r+0x2a>

0800efbc <__swsetup_r>:
 800efbc:	b538      	push	{r3, r4, r5, lr}
 800efbe:	4b29      	ldr	r3, [pc, #164]	@ (800f064 <__swsetup_r+0xa8>)
 800efc0:	4605      	mov	r5, r0
 800efc2:	6818      	ldr	r0, [r3, #0]
 800efc4:	460c      	mov	r4, r1
 800efc6:	b118      	cbz	r0, 800efd0 <__swsetup_r+0x14>
 800efc8:	6a03      	ldr	r3, [r0, #32]
 800efca:	b90b      	cbnz	r3, 800efd0 <__swsetup_r+0x14>
 800efcc:	f7fe f80a 	bl	800cfe4 <__sinit>
 800efd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efd4:	0719      	lsls	r1, r3, #28
 800efd6:	d422      	bmi.n	800f01e <__swsetup_r+0x62>
 800efd8:	06da      	lsls	r2, r3, #27
 800efda:	d407      	bmi.n	800efec <__swsetup_r+0x30>
 800efdc:	2209      	movs	r2, #9
 800efde:	602a      	str	r2, [r5, #0]
 800efe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efe4:	81a3      	strh	r3, [r4, #12]
 800efe6:	f04f 30ff 	mov.w	r0, #4294967295
 800efea:	e033      	b.n	800f054 <__swsetup_r+0x98>
 800efec:	0758      	lsls	r0, r3, #29
 800efee:	d512      	bpl.n	800f016 <__swsetup_r+0x5a>
 800eff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eff2:	b141      	cbz	r1, 800f006 <__swsetup_r+0x4a>
 800eff4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eff8:	4299      	cmp	r1, r3
 800effa:	d002      	beq.n	800f002 <__swsetup_r+0x46>
 800effc:	4628      	mov	r0, r5
 800effe:	f7fe ff15 	bl	800de2c <_free_r>
 800f002:	2300      	movs	r3, #0
 800f004:	6363      	str	r3, [r4, #52]	@ 0x34
 800f006:	89a3      	ldrh	r3, [r4, #12]
 800f008:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f00c:	81a3      	strh	r3, [r4, #12]
 800f00e:	2300      	movs	r3, #0
 800f010:	6063      	str	r3, [r4, #4]
 800f012:	6923      	ldr	r3, [r4, #16]
 800f014:	6023      	str	r3, [r4, #0]
 800f016:	89a3      	ldrh	r3, [r4, #12]
 800f018:	f043 0308 	orr.w	r3, r3, #8
 800f01c:	81a3      	strh	r3, [r4, #12]
 800f01e:	6923      	ldr	r3, [r4, #16]
 800f020:	b94b      	cbnz	r3, 800f036 <__swsetup_r+0x7a>
 800f022:	89a3      	ldrh	r3, [r4, #12]
 800f024:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f02c:	d003      	beq.n	800f036 <__swsetup_r+0x7a>
 800f02e:	4621      	mov	r1, r4
 800f030:	4628      	mov	r0, r5
 800f032:	f000 f883 	bl	800f13c <__smakebuf_r>
 800f036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f03a:	f013 0201 	ands.w	r2, r3, #1
 800f03e:	d00a      	beq.n	800f056 <__swsetup_r+0x9a>
 800f040:	2200      	movs	r2, #0
 800f042:	60a2      	str	r2, [r4, #8]
 800f044:	6962      	ldr	r2, [r4, #20]
 800f046:	4252      	negs	r2, r2
 800f048:	61a2      	str	r2, [r4, #24]
 800f04a:	6922      	ldr	r2, [r4, #16]
 800f04c:	b942      	cbnz	r2, 800f060 <__swsetup_r+0xa4>
 800f04e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f052:	d1c5      	bne.n	800efe0 <__swsetup_r+0x24>
 800f054:	bd38      	pop	{r3, r4, r5, pc}
 800f056:	0799      	lsls	r1, r3, #30
 800f058:	bf58      	it	pl
 800f05a:	6962      	ldrpl	r2, [r4, #20]
 800f05c:	60a2      	str	r2, [r4, #8]
 800f05e:	e7f4      	b.n	800f04a <__swsetup_r+0x8e>
 800f060:	2000      	movs	r0, #0
 800f062:	e7f7      	b.n	800f054 <__swsetup_r+0x98>
 800f064:	2400001c 	.word	0x2400001c

0800f068 <_raise_r>:
 800f068:	291f      	cmp	r1, #31
 800f06a:	b538      	push	{r3, r4, r5, lr}
 800f06c:	4605      	mov	r5, r0
 800f06e:	460c      	mov	r4, r1
 800f070:	d904      	bls.n	800f07c <_raise_r+0x14>
 800f072:	2316      	movs	r3, #22
 800f074:	6003      	str	r3, [r0, #0]
 800f076:	f04f 30ff 	mov.w	r0, #4294967295
 800f07a:	bd38      	pop	{r3, r4, r5, pc}
 800f07c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f07e:	b112      	cbz	r2, 800f086 <_raise_r+0x1e>
 800f080:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f084:	b94b      	cbnz	r3, 800f09a <_raise_r+0x32>
 800f086:	4628      	mov	r0, r5
 800f088:	f000 f830 	bl	800f0ec <_getpid_r>
 800f08c:	4622      	mov	r2, r4
 800f08e:	4601      	mov	r1, r0
 800f090:	4628      	mov	r0, r5
 800f092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f096:	f000 b817 	b.w	800f0c8 <_kill_r>
 800f09a:	2b01      	cmp	r3, #1
 800f09c:	d00a      	beq.n	800f0b4 <_raise_r+0x4c>
 800f09e:	1c59      	adds	r1, r3, #1
 800f0a0:	d103      	bne.n	800f0aa <_raise_r+0x42>
 800f0a2:	2316      	movs	r3, #22
 800f0a4:	6003      	str	r3, [r0, #0]
 800f0a6:	2001      	movs	r0, #1
 800f0a8:	e7e7      	b.n	800f07a <_raise_r+0x12>
 800f0aa:	2100      	movs	r1, #0
 800f0ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f0b0:	4620      	mov	r0, r4
 800f0b2:	4798      	blx	r3
 800f0b4:	2000      	movs	r0, #0
 800f0b6:	e7e0      	b.n	800f07a <_raise_r+0x12>

0800f0b8 <raise>:
 800f0b8:	4b02      	ldr	r3, [pc, #8]	@ (800f0c4 <raise+0xc>)
 800f0ba:	4601      	mov	r1, r0
 800f0bc:	6818      	ldr	r0, [r3, #0]
 800f0be:	f7ff bfd3 	b.w	800f068 <_raise_r>
 800f0c2:	bf00      	nop
 800f0c4:	2400001c 	.word	0x2400001c

0800f0c8 <_kill_r>:
 800f0c8:	b538      	push	{r3, r4, r5, lr}
 800f0ca:	4d07      	ldr	r5, [pc, #28]	@ (800f0e8 <_kill_r+0x20>)
 800f0cc:	2300      	movs	r3, #0
 800f0ce:	4604      	mov	r4, r0
 800f0d0:	4608      	mov	r0, r1
 800f0d2:	4611      	mov	r1, r2
 800f0d4:	602b      	str	r3, [r5, #0]
 800f0d6:	f7f2 ff39 	bl	8001f4c <_kill>
 800f0da:	1c43      	adds	r3, r0, #1
 800f0dc:	d102      	bne.n	800f0e4 <_kill_r+0x1c>
 800f0de:	682b      	ldr	r3, [r5, #0]
 800f0e0:	b103      	cbz	r3, 800f0e4 <_kill_r+0x1c>
 800f0e2:	6023      	str	r3, [r4, #0]
 800f0e4:	bd38      	pop	{r3, r4, r5, pc}
 800f0e6:	bf00      	nop
 800f0e8:	24000924 	.word	0x24000924

0800f0ec <_getpid_r>:
 800f0ec:	f7f2 bf26 	b.w	8001f3c <_getpid>

0800f0f0 <__swhatbuf_r>:
 800f0f0:	b570      	push	{r4, r5, r6, lr}
 800f0f2:	460c      	mov	r4, r1
 800f0f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0f8:	2900      	cmp	r1, #0
 800f0fa:	b096      	sub	sp, #88	@ 0x58
 800f0fc:	4615      	mov	r5, r2
 800f0fe:	461e      	mov	r6, r3
 800f100:	da0d      	bge.n	800f11e <__swhatbuf_r+0x2e>
 800f102:	89a3      	ldrh	r3, [r4, #12]
 800f104:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f108:	f04f 0100 	mov.w	r1, #0
 800f10c:	bf14      	ite	ne
 800f10e:	2340      	movne	r3, #64	@ 0x40
 800f110:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f114:	2000      	movs	r0, #0
 800f116:	6031      	str	r1, [r6, #0]
 800f118:	602b      	str	r3, [r5, #0]
 800f11a:	b016      	add	sp, #88	@ 0x58
 800f11c:	bd70      	pop	{r4, r5, r6, pc}
 800f11e:	466a      	mov	r2, sp
 800f120:	f000 f848 	bl	800f1b4 <_fstat_r>
 800f124:	2800      	cmp	r0, #0
 800f126:	dbec      	blt.n	800f102 <__swhatbuf_r+0x12>
 800f128:	9901      	ldr	r1, [sp, #4]
 800f12a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f12e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f132:	4259      	negs	r1, r3
 800f134:	4159      	adcs	r1, r3
 800f136:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f13a:	e7eb      	b.n	800f114 <__swhatbuf_r+0x24>

0800f13c <__smakebuf_r>:
 800f13c:	898b      	ldrh	r3, [r1, #12]
 800f13e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f140:	079d      	lsls	r5, r3, #30
 800f142:	4606      	mov	r6, r0
 800f144:	460c      	mov	r4, r1
 800f146:	d507      	bpl.n	800f158 <__smakebuf_r+0x1c>
 800f148:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f14c:	6023      	str	r3, [r4, #0]
 800f14e:	6123      	str	r3, [r4, #16]
 800f150:	2301      	movs	r3, #1
 800f152:	6163      	str	r3, [r4, #20]
 800f154:	b003      	add	sp, #12
 800f156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f158:	ab01      	add	r3, sp, #4
 800f15a:	466a      	mov	r2, sp
 800f15c:	f7ff ffc8 	bl	800f0f0 <__swhatbuf_r>
 800f160:	9f00      	ldr	r7, [sp, #0]
 800f162:	4605      	mov	r5, r0
 800f164:	4639      	mov	r1, r7
 800f166:	4630      	mov	r0, r6
 800f168:	f7fe fed4 	bl	800df14 <_malloc_r>
 800f16c:	b948      	cbnz	r0, 800f182 <__smakebuf_r+0x46>
 800f16e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f172:	059a      	lsls	r2, r3, #22
 800f174:	d4ee      	bmi.n	800f154 <__smakebuf_r+0x18>
 800f176:	f023 0303 	bic.w	r3, r3, #3
 800f17a:	f043 0302 	orr.w	r3, r3, #2
 800f17e:	81a3      	strh	r3, [r4, #12]
 800f180:	e7e2      	b.n	800f148 <__smakebuf_r+0xc>
 800f182:	89a3      	ldrh	r3, [r4, #12]
 800f184:	6020      	str	r0, [r4, #0]
 800f186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f18a:	81a3      	strh	r3, [r4, #12]
 800f18c:	9b01      	ldr	r3, [sp, #4]
 800f18e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f192:	b15b      	cbz	r3, 800f1ac <__smakebuf_r+0x70>
 800f194:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f198:	4630      	mov	r0, r6
 800f19a:	f000 f81d 	bl	800f1d8 <_isatty_r>
 800f19e:	b128      	cbz	r0, 800f1ac <__smakebuf_r+0x70>
 800f1a0:	89a3      	ldrh	r3, [r4, #12]
 800f1a2:	f023 0303 	bic.w	r3, r3, #3
 800f1a6:	f043 0301 	orr.w	r3, r3, #1
 800f1aa:	81a3      	strh	r3, [r4, #12]
 800f1ac:	89a3      	ldrh	r3, [r4, #12]
 800f1ae:	431d      	orrs	r5, r3
 800f1b0:	81a5      	strh	r5, [r4, #12]
 800f1b2:	e7cf      	b.n	800f154 <__smakebuf_r+0x18>

0800f1b4 <_fstat_r>:
 800f1b4:	b538      	push	{r3, r4, r5, lr}
 800f1b6:	4d07      	ldr	r5, [pc, #28]	@ (800f1d4 <_fstat_r+0x20>)
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	4604      	mov	r4, r0
 800f1bc:	4608      	mov	r0, r1
 800f1be:	4611      	mov	r1, r2
 800f1c0:	602b      	str	r3, [r5, #0]
 800f1c2:	f7f2 ff23 	bl	800200c <_fstat>
 800f1c6:	1c43      	adds	r3, r0, #1
 800f1c8:	d102      	bne.n	800f1d0 <_fstat_r+0x1c>
 800f1ca:	682b      	ldr	r3, [r5, #0]
 800f1cc:	b103      	cbz	r3, 800f1d0 <_fstat_r+0x1c>
 800f1ce:	6023      	str	r3, [r4, #0]
 800f1d0:	bd38      	pop	{r3, r4, r5, pc}
 800f1d2:	bf00      	nop
 800f1d4:	24000924 	.word	0x24000924

0800f1d8 <_isatty_r>:
 800f1d8:	b538      	push	{r3, r4, r5, lr}
 800f1da:	4d06      	ldr	r5, [pc, #24]	@ (800f1f4 <_isatty_r+0x1c>)
 800f1dc:	2300      	movs	r3, #0
 800f1de:	4604      	mov	r4, r0
 800f1e0:	4608      	mov	r0, r1
 800f1e2:	602b      	str	r3, [r5, #0]
 800f1e4:	f7f2 ff22 	bl	800202c <_isatty>
 800f1e8:	1c43      	adds	r3, r0, #1
 800f1ea:	d102      	bne.n	800f1f2 <_isatty_r+0x1a>
 800f1ec:	682b      	ldr	r3, [r5, #0]
 800f1ee:	b103      	cbz	r3, 800f1f2 <_isatty_r+0x1a>
 800f1f0:	6023      	str	r3, [r4, #0]
 800f1f2:	bd38      	pop	{r3, r4, r5, pc}
 800f1f4:	24000924 	.word	0x24000924

0800f1f8 <_init>:
 800f1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1fa:	bf00      	nop
 800f1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f1fe:	bc08      	pop	{r3}
 800f200:	469e      	mov	lr, r3
 800f202:	4770      	bx	lr

0800f204 <_fini>:
 800f204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f206:	bf00      	nop
 800f208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f20a:	bc08      	pop	{r3}
 800f20c:	469e      	mov	lr, r3
 800f20e:	4770      	bx	lr
