// Seed: 2546361313
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    output tri id_14,
    output tri1 id_15,
    output supply0 id_16
);
  wire id_18;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1
    , id_5,
    input  tri   id_2,
    output tri1  id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
endmodule
