---
layout: page_course
permalink: "/curriculum-02-sem-2/CO2010/"

title: CO2010 Digital Circuits Design
semester: Semester 2
course_code: CO2010
course_title: Digital Circuits Design

credits: 4
type: Core

prerequisites: NULL
aims_and_objectives: "To introduce digital electronics with emphasis on practical design techniques for logic circuits, analysis of static and dynamic behavior of logic circuits and optimized circuit implementation with its principles in Boolean algebra.

To introduce the design of combinational and sequential logic circuits with gate level implementation.

To teach how simple combinational and sequential modules are used to build complete systems, reflecting real-world digital design."

modules: [{'id': 26, 'course_id': 2, 'topic': 'Introduction to logic circuits design', 'description': 'Purpose and role of logic circuits in computer systems, use of Boolean logic and basic logic gates in circuit design, levels of integration, overview of logic circuits design flow, digital electronic signals and different logic families.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 27, 'course_id': 2, 'topic': 'Number systems and data representation', 'description': 'Binary and hex number systems, binary representation of unsigned and signed decimals, binary arithmetic, character representation.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 28, 'course_id': 2, 'topic': 'Boolean Logic', 'description': 'Boolean logic operations, Boolean algebra laws and theorems, Boolean expressions, sum-of-products, and product-of-sums methods, simplifications of Boolean expressions, truth tables, Karnaugh maps, Quine Mc-Cluskey method, “don’t care” combinations.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 29, 'course_id': 2, 'topic': 'Basic logic circuits', 'description': 'Physical logic gate implementations for basic and derived Boolean operations, high-impedance condition and tri-state logic realizing Boolean expressions using two-level gate forms and multi-level gates, positive/negative/mixed-logic design conventions, physical properties of logic gates and design tradeoffs, interfacing different logic families, Hardware Description Languages and logic synthesis process, simulation and verification.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 30, 'course_id': 2, 'topic': 'Modular design of combinational logic circuits', 'description': 'Multiplexers, de-multiplexers, encoders, decoders, adders, subtractors, shifters, comparators, modular Arithmetic & Logic Unit.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 31, 'course_id': 2, 'topic': 'Modular design of sequential logic circuits and memory elements', 'description': 'Latches, gated/edge-triggered/master-slave operation, flip-flops, timing characteristics, registers, counters, shift-registers, serial-parallel conversion, timing diagrams, error detection and correction techniques, static memory, dynamic memory.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 32, 'course_id': 2, 'topic': 'Synchronous sequential logic circuits design', 'description': 'Analysis of synchronous circuits, Finite State Machine (FSM) models, state diagrams and state tables, FSM timing diagrams, state minimization, state assignment, assignment rules, next state and output equation realization', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 33, 'course_id': 2, 'topic': 'Asynchronous sequential logic circuits design', 'description': 'Analysis of asynchronous circuits, design procedure, flow tables, reduction of state and flow tables, and race-free state assignment.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}, {'id': 34, 'course_id': 2, 'topic': 'Programmable Logic', 'description': 'History of programmable logic, programmable logic architectures and their basic elements.', 'time_allocation': '{"lecture":null,"tutorial":null,"practical":null,"design":null,"assignment":null,"independent_learning":null}', 'created_at': '2024-11-13T15:39:44.000000Z', 'updated_at': '2024-11-13T15:39:44.000000Z', 'created_by': 13, 'updated_by': 13}]
textbooks_references: ['Morris Mano, Digital Design, 3rd Edition', 'William James Dally and R. Curtis Harting, Digital Design - A Systems Approach']

marks: {'practicals': 60, 'quizzes': None, 'assignments': None, 'tutorials': None, 'projects': None, 'participation': None, 'mid_exam': None, 'end_exam': 40}

last_edit: 2024-11-13T14:05:36.000000Z
gh_page: #
faq_page: #

---