/* Generated by Yosys 0.41+83 (git sha1 7045cf509, x86_64-w64-mingw32-g++ 13.2.1 -Os) */

/* cells_not_processed =  1  */
/* src = "pe1.v:1.1-28.10" */
module pe1(en, i, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  /* src = "pe1.v:3.11-3.13" */
  input en;
  wire en;
  /* src = "pe1.v:4.16-4.17" */
  input [7:0] i;
  wire [7:0] i;
  /* src = "pe1.v:6.21-6.22" */
  output [2:0] y;
  wire [2:0] y;
  NOT _16_ (
    .A(i[2]),
    .Y(_00_)
  );
  NOT _17_ (
    .A(i[4]),
    .Y(_01_)
  );
  NOT _18_ (
    .A(i[6]),
    .Y(_02_)
  );
  AND _19_ (
    .A(i[1]),
    .B(_00_),
    .Y(_03_)
  );
  OR _20_ (
    .A(i[3]),
    .B(_03_),
    .Y(_04_)
  );
  AND _21_ (
    .A(_01_),
    .B(_04_),
    .Y(_05_)
  );
  OR _22_ (
    .A(i[5]),
    .B(_05_),
    .Y(_06_)
  );
  AND _23_ (
    .A(_02_),
    .B(_06_),
    .Y(_07_)
  );
  OR _24_ (
    .A(i[7]),
    .B(_07_),
    .Y(_08_)
  );
  AND _25_ (
    .A(en),
    .B(_08_),
    .Y(y[0])
  );
  OR _26_ (
    .A(i[2]),
    .B(i[3]),
    .Y(_09_)
  );
  OR _27_ (
    .A(i[4]),
    .B(i[5]),
    .Y(_10_)
  );
  NOT _28_ (
    .A(_10_),
    .Y(_11_)
  );
  AND _29_ (
    .A(_09_),
    .B(_11_),
    .Y(_12_)
  );
  OR _30_ (
    .A(i[6]),
    .B(i[7]),
    .Y(_13_)
  );
  OR _31_ (
    .A(_12_),
    .B(_13_),
    .Y(_14_)
  );
  AND _32_ (
    .A(en),
    .B(_14_),
    .Y(y[1])
  );
  OR _33_ (
    .A(_10_),
    .B(_13_),
    .Y(_15_)
  );
  AND _34_ (
    .A(en),
    .B(_15_),
    .Y(y[2])
  );
endmodule
