<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › kyro › STG4000Ramdac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>STG4000Ramdac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/drivers/video/kyro/STG4000Ramdac.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2002 STMicroelectronics</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file COPYING in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;video/kyro.h&gt;</span>

<span class="cp">#include &quot;STG4000Reg.h&quot;</span>
<span class="cp">#include &quot;STG4000Interface.h&quot;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">STG_PIXEL_BUS_WIDTH</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>	<span class="cm">/* 128 bit bus width      */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">REF_CLOCK</span> <span class="o">=</span> <span class="mi">14318</span><span class="p">;</span>

<span class="kt">int</span> <span class="nf">InitialiseRamdac</span><span class="p">(</span><span class="k">volatile</span> <span class="n">STG4000REG</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="n">pSTGReg</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">displayDepth</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">displayWidth</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">displayHeight</span><span class="p">,</span>
		     <span class="n">s32</span> <span class="n">HSyncPolarity</span><span class="p">,</span>
		     <span class="n">s32</span> <span class="n">VSyncPolarity</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span> <span class="n">pixelClock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">F</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">R</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">P</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stride</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ulPdiv</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">physicalPixelDepth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Make sure DAC is in Reset */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">SoftwareReset</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CLEAR_BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">SoftwareReset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set Pixel Format */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACPixelFormat</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* Set LUT not used from 16bpp to 32 bpp ??? */</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">displayDepth</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="p">{</span>
			<span class="n">physicalPixelDepth</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">_16BPP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="p">{</span>
			<span class="cm">/* Set for 32 bits per pixel */</span>
			<span class="n">physicalPixelDepth</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">_32BPP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACPixelFormat</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Workout Bus transfer bandwidth according to pixel format */</span>
	<span class="n">ulPdiv</span> <span class="o">=</span> <span class="n">STG_PIXEL_BUS_WIDTH</span> <span class="o">/</span> <span class="n">physicalPixelDepth</span><span class="p">;</span>

	<span class="cm">/* Get Screen Stride in pixels */</span>
	<span class="n">stride</span> <span class="o">=</span> <span class="n">displayWidth</span><span class="p">;</span>

	<span class="cm">/* Set Primary size info */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACPrimSize</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span>
	    <span class="p">((((</span><span class="n">displayHeight</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="p">(((</span><span class="n">displayWidth</span> <span class="o">/</span> <span class="n">ulPdiv</span><span class="p">)</span> <span class="o">-</span>
					      <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">))</span>
	     <span class="o">|</span> <span class="p">(</span><span class="n">stride</span> <span class="o">/</span> <span class="n">ulPdiv</span><span class="p">));</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACPrimSize</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>


	<span class="cm">/* Set Pixel Clock */</span>
	<span class="o">*</span><span class="n">pixelClock</span> <span class="o">=</span> <span class="n">ProgramClock</span><span class="p">(</span><span class="n">REF_CLOCK</span><span class="p">,</span> <span class="o">*</span><span class="n">pixelClock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">F</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">R</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P</span><span class="p">);</span>

	<span class="cm">/* Set DAC PLL Mode */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACPLLMode</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>
	<span class="cm">/* tmp |= ((P-1) | ((F-2) &lt;&lt; 2) | ((R-2) &lt;&lt; 11)); */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">P</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">F</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">R</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">));</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACPLLMode</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Set Prim Address */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACPrimAddress</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACPrimAddress</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Set Cursor details with HW Cursor disabled */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACCursorCtrl</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SET_BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACCursorCtrl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACCursorAddr</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACCursorAddr</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Set Video Window */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACVidWinStart</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACVidWinStart</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACVidWinEnd</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACVidWinEnd</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Set DAC Border Color to default */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACBorderColor</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">23</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACBorderColor</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Set Graphics and Overlay Burst Control */</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACBurstCtrl</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">);</span>

	<span class="cm">/* Set CRC Trigger to default */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACCrcTrigger</span><span class="p">);</span>
	<span class="n">CLEAR_BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACCrcTrigger</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Set Video Port Control to default */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DigVidPortCtrl</span><span class="p">);</span>
	<span class="n">CLEAR_BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">CLEAR_BITS_FRM_TO</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DigVidPortCtrl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Ramdac control, turning output to the screen on and off */</span>
<span class="kt">void</span> <span class="nf">DisableRamdacOutput</span><span class="p">(</span><span class="k">volatile</span> <span class="n">STG4000REG</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="n">pSTGReg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Disable DAC for Graphics Stream Control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACStreamCtrl</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SET_BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACStreamCtrl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">EnableRamdacOutput</span><span class="p">(</span><span class="k">volatile</span> <span class="n">STG4000REG</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="n">pSTGReg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Enable DAC for Graphics Stream Control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">STG_READ_REG</span><span class="p">(</span><span class="n">DACStreamCtrl</span><span class="p">))</span> <span class="o">|</span> <span class="n">SET_BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">STG_WRITE_REG</span><span class="p">(</span><span class="n">DACStreamCtrl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
