MACHXL 2.1 R11 MACHFITR (3-31-95)
 (C) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1993, 1994, 1995

******************************************************************
* Design Name = Test.pds, Device = MACH435, Apr 15 16:29:22 2003 *
******************************************************************

***********************
* MACH FITTER OPTIONS *
***********************
SIGNAL PLACEMENT:
  Handling of Preplacements                      No Change
  Use placement data from                        Design file

FITTING OPTIONS:
  Global clocks routable as PT clocks?           N
  22V10/MACH1XX/2XX S/R Compatibility?           Y
  SET/RESET treated as DONT_CARE?                Y
  Reduce Unforced Global Clocks?                 N 
  Iterate between partitioning and place/route?  Y
  Balanced partitioning?                         Y
  Reduce Routes Per Placement?                   N
  Maximun Run Time                               run until completion

***************************
* DEVICE RESOURCE SUMMARY *
***************************
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                 2        0      2    -->     0%
  Clock/Input Pins                4        0      4    -->     0%
I/O Pins                         64        2     62    -->     3%
Input Registers                  64        0     64    -->     0%
Central Switch Matrix Outputs   264        1    263    -->     0%
Product Term Clusters           128        0    128    -->     0%
Logical Product Terms           640        1    639    -->     0%
Logic Macrocells                128        1    127    -->     0%
  > 1 PT Macrocells              ..        0    127
  1 PT Macrocells                ..        1      0
  Unusable Macrocells            ..        0     ..

******************************
* BLOCK PARTITIONING SUMMARY *
******************************
                                                      Macrocells  # of PT  
                  Logic   I/O    Inp    Macrocells    available   clusters 
          Fanin    PTs    Pins   Reg   Used Unusable  1PT   >1PT  available
|---------------------------------------------------------------------------|
Maximum     33     80      8      8     ..     ..         16        16
|---------------------------------------------------------------------------|
Block A      1      1      2      0      1      0      0     15     16
Block B      0      0      0      0      0      0      0     16     16
Block C      0      0      0      0      0      0      0     16     16
Block D      0      0      0      0      0      0      0     16     16
Block E      0      0      0      0      0      0      0     16     16
Block F      0      0      0      0      0      0      0     16     16
Block G      0      0      0      0      0      0      0     16     16
Block H      0      0      0      0      0      0      0     16     16

> Four rightmost columns above reflect last status of the placement process.

******************
* SIGNAL SUMMARY *
******************
                                 Pin/Node Logic
       Signals Block Loc PTs XOR   Type   Type    Fanout
|---------------------------------------------------------------------------|
            Q0   A     3  .   .    input   ...   A-------
            Q1   A     8  1   .   output   ...   --------
            Q1   A    A0  1   P  implied   C/.   --------

***********************
* TABULAR INFORMATION *
***********************

**********************************
* Signals - Equations Where Used *
**********************************
Signal Source :    Fanout List
|---------------------------------------------------------------------------|
            Q0:             Q1{A}
              {A}

Block A singular list (Input drives only one logic equation)
            Q0:             Q1


BLOCK A LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
A0      2               Q1  C/.  1  14  P  H   .  .  .   8  --------
A1      3 ................  ...  .  19  .  .   .  .  .  ..  ........
A2      4 ................  ...  .  20  .  .   .  .  .  ..  ........
A3      5 ................  ...  .  20  .  .   .  .  .  ..  ........
A4      6 ................  ...  .  20  .  .   .  .  .  ..  ........
A5      7 ................  ...  .  20  .  .   .  .  .  ..  ........
A6      8 ................  ...  .  20  .  .   .  .  .  ..  ........
A7      9 ................  ...  .  20  .  .   .  .  .  ..  ........
A8     10 ................  ...  .  20  .  .   .  .  .  ..  ........
A9     11 ................  ...  .  20  .  .   .  .  .  ..  ........
A10    12 ................  ...  .  20  .  .   .  .  .  ..  ........
A11    13 ................  ...  .  20  .  .   .  .  .  ..  ........
A12    14 ................  ...  .  20  .  .   .  .  .  ..  ........
A13    15 ................  ...  .  20  .  .   .  .  .  ..  ........
A14    16 ................  ...  .  15  .  .   .  .  .  ..  ........
A15    17 ................  ...  .  10  .  .   .  .  .  ..  ........
Air-0 130 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-1 131 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-2 132 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-3 133 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-4 134 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-5 135 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-6 136 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-7 137 ................  ...  .   .  .  .   .  .  .  ..  ........

BLOCK A I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
  3  ...   ...                Q0     input  A-------
  4  ...   ...  ................        ..  ........
  5  ...   ...  ................        ..  ........
  6  ...   ...  ................        ..  ........
  7  ...   ...  ................        ..  ........
  8    2   ...                Q1    output  --------
  9  ...   ...  ................        ..  ........
 10  ...   ...  ................        ..  ........


BLOCK A LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxA0              ...           ...     mxA17             ...           ...
mxA1              ...           ...     mxA18             ...           ...
mxA2              ...           ...     mxA19             ...           ...
mxA3              ...           ...     mxA20             ...           ...
mxA4              ...           ...     mxA21             ...           ...
mxA5              ...           ...     mxA22             ...           ...
mxA6              ...           ...     mxA23             ...           ...
mxA7              ...           ...     mxA24             ...           ...
mxA8               Q0         pin 3     mxA25             ...           ...
mxA9              ...           ...     mxA26             ...           ...
mxA10             ...           ...     mxA27             ...           ...
mxA11             ...           ...     mxA28             ...           ...
mxA12             ...           ...     mxA29             ...           ...
mxA13             ...           ...     mxA30             ...           ...
mxA14             ...           ...     mxA31             ...           ...
mxA15             ...           ...     mxA32             ...           ...
mxA16             ...           ...


MACH435 report file key:

A             - Asynchronous mode
AVAL          - Additional product terms available within the current
                steering allocation, plus those potentially available
                through resteering of free clusters.
B0            - Block Asynchronous Reset/Preset product term 0
B1            - Block Asynchronous Reset/Preset product term 1
C             - Combinatorial
Ck0           - Block clock generated from pin 20 or pin 23
Ck1           - Block clock generated from pin 20 or pin 23
Ck2           - Block clock generated from pin 62 or pin 65
Ck3           - Block clock generated from pin 62 or pin 65
clk           - Clock
CSM           - Central Switch Matrix
D             - D-type flip flop
G             - Ground
H             - High
implied       - Node occupying the macrocell drives the output pin
                but not defined in the design file.
inode         - Input node
Inp           - Input
ipair         - Input paired node
I/O           - Input or Output
L             - Low
L             - Latch
LOC           - Location
mcell <X>     - Source is macrocell from block <X>
Mux           - Multiplexer
mx            - Block Array input multiplexer
onode         - Output node
opair         - Output paired node
P             - Product Term
Pol           - Polarity
PT(s)         - Product term(s)
Reg           - Register
Res           - Reset control
RN_<pin_name> - Output node paired with <pin_name> created by Fitter.
S             - Synchronous mode
Set           - Preset control
T             - T-type flip flop
XOR           - Exclusive OR gate
<X>ir         - Input register in block <X>
.             - Not available or Not applicable

Partitioning 100% - Completed
Placement    100% - Completed
Routing      100% - Completed
%%% Fitting process is successful %%%
