\hypertarget{struct_s_y_s_c_f_g___type_def}{}\doxysection{SYSCFG\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{MEMRMP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}{CFGR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}{EXTICR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7f8a6a9ee35548c932fdbb25477d2022}{SCSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}{CFGR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a901a0c6a812dd3fe7c264491e9f404ef}{SWPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab01c5726111dca0af050e7ad1321457c}{SKR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System configuration controller. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}\label{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+CFGR1}

SYSCFG configuration register 1, Address offset\+: 0x04 ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}\label{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+CFGR2}

SYSCFG configuration register 2, Address offset\+: 0x1C ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}\label{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+EXTICR\mbox{[}4\mbox{]}}

SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}\label{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+MEMRMP}

SYSCFG memory remap register, Address offset\+: 0x00 ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a7f8a6a9ee35548c932fdbb25477d2022}\label{struct_s_y_s_c_f_g___type_def_a7f8a6a9ee35548c932fdbb25477d2022}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SCSR@{SCSR}}
\index{SCSR@{SCSR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCSR}{SCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+SCSR}

SYSCFG CCMSRAM control and status register, Address offset\+: 0x18 ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ab01c5726111dca0af050e7ad1321457c}\label{struct_s_y_s_c_f_g___type_def_ab01c5726111dca0af050e7ad1321457c}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SKR@{SKR}}
\index{SKR@{SKR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SKR}{SKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+SKR}

SYSCFG CCMSRAM Key Register, Address offset\+: 0x24 ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a901a0c6a812dd3fe7c264491e9f404ef}\label{struct_s_y_s_c_f_g___type_def_a901a0c6a812dd3fe7c264491e9f404ef}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SWPR@{SWPR}}
\index{SWPR@{SWPR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWPR}{SWPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+SWPR}

SYSCFG CCMSRAM write protection register, Address offset\+: 0x20 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
