{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507058241190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507058241300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 13:17:20 2017 " "Processing started: Tue Oct  3 13:17:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507058241300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058241300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proc_Pipeline -c Proc_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proc_Pipeline -c Proc_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058241300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507058243163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507058243163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmemstimulous.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmemstimulous.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrmemstimulous " "Found entity 1: instrmemstimulous" {  } { { "instrmemstimulous.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/instrmemstimulous.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add.v 1 1 " "Found 1 design units, including 1 entities, in source file Add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/Add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "adder1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/regfile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF.v 1 1 " "Found 1 design units, including 1 entities, in source file D_FF.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/D_FF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegBit.v 1 1 " "Found 1 design units, including 1 entities, in source file RegBit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegBit " "Found entity 1: RegBit" {  } { { "RegBit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/RegBit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmore.v 1 1 " "Found 1 design units, including 1 entities, in source file andmore.v" { { "Info" "ISGN_ENTITY_NAME" "1 andmore " "Found entity 1: andmore" {  } { { "andmore.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/andmore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file dec5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec5to32 " "Found entity 1: dec5to32" {  } { { "dec5to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x32to32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32x32to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32x32to32 " "Found entity 1: mux32x32to32" {  } { { "mux32x32to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32x32to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu1bit " "Found entity 1: alu1bit" {  } { { "alu1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/addsub.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file dataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/dataMem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/zero_extend.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32to32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32to32 " "Found entity 1: mux2x32to32" {  } { { "mux2x32to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux2x32to32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/sign_extend.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/shift_left_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5to5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5to5 " "Found entity 1: mux2x5to5" {  } { { "mux2x5to5.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux2x5to5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/Control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl_Block.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl_Block.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl_Block " "Found entity 1: ALUControl_Block" {  } { { "ALUControl_Block.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ALUControl_Block.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JRControl_Block.v 1 1 " "Found 1 design units, including 1 entities, in source file JRControl_Block.v" { { "Info" "ISGN_ENTITY_NAME" "1 JRControl_Block " "Found entity 1: JRControl_Block" {  } { { "JRControl_Block.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/JRControl_Block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardingUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ForwardingUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x32to32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x32to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x32to32 " "Found entity 1: mux3x32to32" {  } { { "mux3x32to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux3x32to32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StallControl.v 1 1 " "Found 1 design units, including 1 entities, in source file StallControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 StallControl " "Found entity 1: StallControl" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_block.v 1 1 " "Found 1 design units, including 1 entities, in source file flush_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_block " "Found entity 1: flush_block" {  } { { "flush_block.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/flush_block.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Discard_Instr.v 1 1 " "Found 1 design units, including 1 entities, in source file Discard_Instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discard_Instr " "Found entity 1: Discard_Instr" {  } { { "Discard_Instr.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/Discard_Instr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507058279521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058279521 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 adder1bit.v(8) " "Verilog HDL Implicit Net warning at adder1bit.v(8): created implicit net for \"c1\"" {  } { { "adder1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 adder1bit.v(9) " "Verilog HDL Implicit Net warning at adder1bit.v(9): created implicit net for \"c2\"" {  } { { "adder1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 adder1bit.v(10) " "Verilog HDL Implicit Net warning at adder1bit.v(10): created implicit net for \"c3\"" {  } { { "adder1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 andmore.v(4) " "Verilog HDL Implicit Net warning at andmore.v(4): created implicit net for \"f1\"" {  } { { "andmore.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/andmore.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nota dec5to32.v(4) " "Verilog HDL Implicit Net warning at dec5to32.v(4): created implicit net for \"Nota\"" {  } { { "dec5to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notb dec5to32.v(5) " "Verilog HDL Implicit Net warning at dec5to32.v(5): created implicit net for \"Notb\"" {  } { { "dec5to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notc dec5to32.v(6) " "Verilog HDL Implicit Net warning at dec5to32.v(6): created implicit net for \"Notc\"" {  } { { "dec5to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notd dec5to32.v(7) " "Verilog HDL Implicit Net warning at dec5to32.v(7): created implicit net for \"Notd\"" {  } { { "dec5to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Note dec5to32.v(8) " "Verilog HDL Implicit Net warning at dec5to32.v(8): created implicit net for \"Note\"" {  } { { "dec5to32.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g3 mux32to1.v(44) " "Verilog HDL Implicit Net warning at mux32to1.v(44): created implicit net for \"g3\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g4 mux32to1.v(45) " "Verilog HDL Implicit Net warning at mux32to1.v(45): created implicit net for \"g4\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g5 mux32to1.v(46) " "Verilog HDL Implicit Net warning at mux32to1.v(46): created implicit net for \"g5\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g6 mux32to1.v(47) " "Verilog HDL Implicit Net warning at mux32to1.v(47): created implicit net for \"g6\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g7 mux32to1.v(48) " "Verilog HDL Implicit Net warning at mux32to1.v(48): created implicit net for \"g7\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g8 mux32to1.v(49) " "Verilog HDL Implicit Net warning at mux32to1.v(49): created implicit net for \"g8\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g9 mux32to1.v(50) " "Verilog HDL Implicit Net warning at mux32to1.v(50): created implicit net for \"g9\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g10 mux32to1.v(51) " "Verilog HDL Implicit Net warning at mux32to1.v(51): created implicit net for \"g10\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g11 mux32to1.v(52) " "Verilog HDL Implicit Net warning at mux32to1.v(52): created implicit net for \"g11\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g12 mux32to1.v(53) " "Verilog HDL Implicit Net warning at mux32to1.v(53): created implicit net for \"g12\"" {  } { { "mux32to1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notcr31 alu.v(45) " "Verilog HDL Implicit Net warning at alu.v(45): created implicit net for \"notcr31\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addsub31Out alu.v(50) " "Verilog HDL Implicit Net warning at alu.v(50): created implicit net for \"addsub31Out\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crrout31 alu.v(50) " "Verilog HDL Implicit Net warning at alu.v(50): created implicit net for \"crrout31\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 alu.v(53) " "Verilog HDL Implicit Net warning at alu.v(53): created implicit net for \"o1\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 alu.v(54) " "Verilog HDL Implicit Net warning at alu.v(54): created implicit net for \"o2\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 alu.v(55) " "Verilog HDL Implicit Net warning at alu.v(55): created implicit net for \"o3\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o4 alu.v(56) " "Verilog HDL Implicit Net warning at alu.v(56): created implicit net for \"o4\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o5 alu.v(57) " "Verilog HDL Implicit Net warning at alu.v(57): created implicit net for \"o5\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o6 alu.v(58) " "Verilog HDL Implicit Net warning at alu.v(58): created implicit net for \"o6\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o7 alu.v(59) " "Verilog HDL Implicit Net warning at alu.v(59): created implicit net for \"o7\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o8 alu.v(60) " "Verilog HDL Implicit Net warning at alu.v(60): created implicit net for \"o8\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o9 alu.v(61) " "Verilog HDL Implicit Net warning at alu.v(61): created implicit net for \"o9\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o10 alu.v(62) " "Verilog HDL Implicit Net warning at alu.v(62): created implicit net for \"o10\"" {  } { { "alu.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addsubOut alu1bit.v(6) " "Verilog HDL Implicit Net warning at alu1bit.v(6): created implicit net for \"addsubOut\"" {  } { { "alu1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorOut alu1bit.v(7) " "Verilog HDL Implicit Net warning at alu1bit.v(7): created implicit net for \"xorOut\"" {  } { { "alu1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorlessOut alu1bit.v(8) " "Verilog HDL Implicit Net warning at alu1bit.v(8): created implicit net for \"xorlessOut\"" {  } { { "alu1bit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notb addsub.v(5) " "Verilog HDL Implicit Net warning at addsub.v(5): created implicit net for \"notb\"" {  } { { "addsub.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/addsub.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 addsub.v(6) " "Verilog HDL Implicit Net warning at addsub.v(6): created implicit net for \"b1\"" {  } { { "addsub.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/addsub.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 adder.v(8) " "Verilog HDL Implicit Net warning at adder.v(8): created implicit net for \"c1\"" {  } { { "adder.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 adder.v(9) " "Verilog HDL Implicit Net warning at adder.v(9): created implicit net for \"c2\"" {  } { { "adder.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 adder.v(10) " "Verilog HDL Implicit Net warning at adder.v(10): created implicit net for \"c3\"" {  } { { "adder.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel mux21.v(7) " "Verilog HDL Implicit Net warning at mux21.v(7): created implicit net for \"nsel\"" {  } { { "mux21.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 mux21.v(8) " "Verilog HDL Implicit Net warning at mux21.v(8): created implicit net for \"O1\"" {  } { { "mux21.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 mux21.v(9) " "Verilog HDL Implicit Net warning at mux21.v(9): created implicit net for \"O2\"" {  } { { "mux21.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel mux2_1.v(6) " "Verilog HDL Implicit Net warning at mux2_1.v(6): created implicit net for \"nsel\"" {  } { { "mux2_1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 mux2_1.v(7) " "Verilog HDL Implicit Net warning at mux2_1.v(7): created implicit net for \"O1\"" {  } { { "mux2_1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 mux2_1.v(8) " "Verilog HDL Implicit Net warning at mux2_1.v(8): created implicit net for \"O2\"" {  } { { "mux2_1.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a ForwardingUnit.v(12) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(12): created implicit net for \"a\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b ForwardingUnit.v(13) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(13): created implicit net for \"b\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x ForwardingUnit.v(14) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(14): created implicit net for \"x\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c ForwardingUnit.v(18) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(18): created implicit net for \"c\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d ForwardingUnit.v(19) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(19): created implicit net for \"d\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y ForwardingUnit.v(20) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(20): created implicit net for \"y\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notx ForwardingUnit.v(25) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(25): created implicit net for \"notx\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 ForwardingUnit.v(29) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(29): created implicit net for \"b1\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 ForwardingUnit.v(30) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(30): created implicit net for \"d1\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1 ForwardingUnit.v(31) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(31): created implicit net for \"x1\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 ForwardingUnit.v(32) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(32): created implicit net for \"y1\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notx1 ForwardingUnit.v(35) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(35): created implicit net for \"notx1\"" {  } { { "ForwardingUnit.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrRsRt StallControl.v(37) " "Verilog HDL Implicit Net warning at StallControl.v(37): created implicit net for \"OrRsRt\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOrRsRt StallControl.v(38) " "Verilog HDL Implicit Net warning at StallControl.v(38): created implicit net for \"notOrRsRt\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrRtRt StallControl.v(46) " "Verilog HDL Implicit Net warning at StallControl.v(46): created implicit net for \"OrRtRt\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOrRtRt StallControl.v(47) " "Verilog HDL Implicit Net warning at StallControl.v(47): created implicit net for \"notOrRtRt\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec1 StallControl.v(55) " "Verilog HDL Implicit Net warning at StallControl.v(55): created implicit net for \"ec1\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec2 StallControl.v(63) " "Verilog HDL Implicit Net warning at StallControl.v(63): created implicit net for \"ec2\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorop StallControl.v(66) " "Verilog HDL Implicit Net warning at StallControl.v(66): created implicit net for \"xorop\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xoroprt StallControl.v(67) " "Verilog HDL Implicit Net warning at StallControl.v(67): created implicit net for \"xoroprt\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrOut StallControl.v(68) " "Verilog HDL Implicit Net warning at StallControl.v(68): created implicit net for \"OrOut\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Condition StallControl.v(69) " "Verilog HDL Implicit Net warning at StallControl.v(69): created implicit net for \"Condition\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notflush flush_block.v(15) " "Verilog HDL Implicit Net warning at flush_block.v(15): created implicit net for \"notflush\"" {  } { { "flush_block.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/flush_block.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279525 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "EX_rt packed StallControl.v(10) " "Verilog HDL Port Declaration warning at StallControl.v(10): data type declaration for \"EX_rt\" declares packed dimensions but the port declaration declaration does not" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1507058279550 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EX_rt StallControl.v(8) " "HDL info at StallControl.v(8): see declaration for object \"EX_rt\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279550 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ID_rs packed StallControl.v(10) " "Verilog HDL Port Declaration warning at StallControl.v(10): data type declaration for \"ID_rs\" declares packed dimensions but the port declaration declaration does not" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1507058279551 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ID_rs StallControl.v(8) " "HDL info at StallControl.v(8): see declaration for object \"ID_rs\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279551 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ID_rt packed StallControl.v(10) " "Verilog HDL Port Declaration warning at StallControl.v(10): data type declaration for \"ID_rt\" declares packed dimensions but the port declaration declaration does not" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1507058279551 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ID_rt StallControl.v(8) " "HDL info at StallControl.v(8): see declaration for object \"ID_rt\"" {  } { { "StallControl.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058279551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstructionMem " "Elaborating entity \"InstructionMem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507058280397 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 1023 InstructionMem.v(49) " "Verilog HDL warning at InstructionMem.v(49): number of words (15) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 49 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1507058280626 "|InstructionMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 InstructionMem.v(6) " "Net \"instrmem.data_a\" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1507058280626 "|InstructionMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 InstructionMem.v(6) " "Net \"instrmem.waddr_a\" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1507058280626 "|InstructionMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 InstructionMem.v(6) " "Net \"instrmem.we_a\" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1507058280626 "|InstructionMem"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1507058282598 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1507058282598 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instrmem " "RAM logic \"instrmem\" is uninferred due to asynchronous read logic" {  } { { "InstructionMem.v" "instrmem" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1507058283111 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1507058283111 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/fabastorga06/Escritorio/ProyectoACI/processor/db/Proc_Pipeline.ram0_InstructionMem_c85af554.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/fabastorga06/Escritorio/ProyectoACI/processor/db/Proc_Pipeline.ram0_InstructionMem_c85af554.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1507058283184 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507058283674 "|InstructionMem|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[24\] GND " "Pin \"instruction\[24\]\" is stuck at GND" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507058283674 "|InstructionMem|instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507058283674 "|InstructionMem|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507058283674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507058283841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507058285138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507058285138 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[12\] " "No output dependent on input pin \"address\[12\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[13\] " "No output dependent on input pin \"address\[13\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[14\] " "No output dependent on input pin \"address\[14\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[15\] " "No output dependent on input pin \"address\[15\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[16\] " "No output dependent on input pin \"address\[16\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[17\] " "No output dependent on input pin \"address\[17\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[18\] " "No output dependent on input pin \"address\[18\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[19\] " "No output dependent on input pin \"address\[19\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[20\] " "No output dependent on input pin \"address\[20\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[21\] " "No output dependent on input pin \"address\[21\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[22\] " "No output dependent on input pin \"address\[22\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[23\] " "No output dependent on input pin \"address\[23\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[24\] " "No output dependent on input pin \"address\[24\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[25\] " "No output dependent on input pin \"address\[25\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[26\] " "No output dependent on input pin \"address\[26\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[27\] " "No output dependent on input pin \"address\[27\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[28\] " "No output dependent on input pin \"address\[28\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[29\] " "No output dependent on input pin \"address\[29\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[30\] " "No output dependent on input pin \"address\[30\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[31\] " "No output dependent on input pin \"address\[31\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507058286247 "|InstructionMem|address[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507058286247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507058286258 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507058286258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507058286258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507058286258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507058286283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 13:18:06 2017 " "Processing ended: Tue Oct  3 13:18:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507058286283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507058286283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507058286283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507058286283 ""}
