// Seed: 1290913046
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5
);
  assign module_1.id_9 = 0;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_15 = 32'd75,
    parameter id_4  = 32'd9
) (
    input tri0 id_0,
    output supply0 id_1
    , _id_15,
    output tri0 id_2,
    input tri id_3,
    output supply1 _id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    input tri1 id_12,
    output supply0 id_13
);
  wire id_16;
  logic [1  ==  id_4 : id_15] id_17;
  ;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_3,
      id_3,
      id_9,
      id_1
  );
endmodule
