Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep  5 00:26:59 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul12/timing_report.txt -append
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (23)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src21_reg[0]/C
src21_reg[1]/C
src22_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src21_reg[0]/D
src21_reg[1]/D
src22_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  169          inf        0.000                      0                  169           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.778ns (54.717%)  route 3.954ns (45.283%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.897     1.238    compressor/comp/gpc0/O1[2]
    SLICE_X1Y71                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.097     1.335 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.335    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y71                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.787 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.371    compressor/comp/gpc34/dst[0]
    SLICE_X1Y72                                                       r  compressor/comp/gpc34/lut5_prop0/I4
    SLICE_X1Y72          LUT5 (Prop_lut5_I4_O)        0.234     2.605 r  compressor/comp/gpc34/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.605    compressor/comp/gpc34/lut5_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/comp/gpc34/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.012 r  compressor/comp/gpc34/carry4_inst0/O[2]
                         net (fo=2, routed)           0.699     3.711    compressor/ra/ra/rowadder_0/cascade_fa_24/src7[1]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop7/I1
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.230     3.941 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop7/O
                         net (fo=1, routed)           0.000     3.941    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[7]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst1/S[3]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.240 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.240    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[7]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.329 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.329    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[11]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.559 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/O[1]
                         net (fo=1, routed)           1.774     6.333    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     8.731 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.731    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.729ns  (logic 4.349ns (49.825%)  route 4.380ns (50.175%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.623 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[0]
                         net (fo=1, routed)           1.684     6.307    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     8.729 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.729    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.723ns  (logic 4.487ns (51.434%)  route 4.236ns (48.566%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     4.553    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y76                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.783 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[1]
                         net (fo=1, routed)           1.540     6.323    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400     8.723 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.723    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 4.413ns (50.752%)  route 4.282ns (49.248%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.694 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[1]
                         net (fo=1, routed)           1.586     6.280    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     8.695 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.695    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 4.436ns (51.134%)  route 4.240ns (48.866%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     4.553    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y76                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.734 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[2]
                         net (fo=1, routed)           1.543     6.278    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398     8.676 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.676    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 4.708ns (54.325%)  route 3.959ns (45.675%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.897     1.238    compressor/comp/gpc0/O1[2]
    SLICE_X1Y71                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.097     1.335 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.335    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y71                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.787 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.371    compressor/comp/gpc34/dst[0]
    SLICE_X1Y72                                                       r  compressor/comp/gpc34/lut5_prop0/I4
    SLICE_X1Y72          LUT5 (Prop_lut5_I4_O)        0.234     2.605 r  compressor/comp/gpc34/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.605    compressor/comp/gpc34/lut5_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/comp/gpc34/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.012 r  compressor/comp/gpc34/carry4_inst0/O[2]
                         net (fo=2, routed)           0.699     3.711    compressor/ra/ra/rowadder_0/cascade_fa_24/src7[1]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop7/I1
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.230     3.941 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop7/O
                         net (fo=1, routed)           0.000     3.941    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[7]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst1/S[3]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.240 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.240    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[7]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.329 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.329    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[11]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.488 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/O[0]
                         net (fo=1, routed)           1.779     6.267    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.667 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.667    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.657ns  (logic 4.377ns (50.554%)  route 4.281ns (49.446%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.645 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[2]
                         net (fo=1, routed)           1.584     6.230    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     8.657 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.657    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.651ns  (logic 4.420ns (51.091%)  route 4.231ns (48.909%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.698 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[3]
                         net (fo=1, routed)           1.535     6.233    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418     8.651 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.651    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.648ns  (logic 4.411ns (51.006%)  route 4.237ns (48.994%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     4.553    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y76                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.712 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[0]
                         net (fo=1, routed)           1.541     6.253    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395     8.648 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.648    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 4.499ns (52.207%)  route 4.119ns (47.793%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=7, routed)           1.137     1.478    compressor/comp/gpc3/src9[0]
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/lut5_prop1/I4
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.097     1.575 r  compressor/comp/gpc3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.575    compressor/comp/gpc3/lut5_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/comp/gpc3/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.977 r  compressor/comp/gpc3/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.842     2.819    compressor/comp/gpc36/src1[5]
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/lut5_prop2/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     2.916 r  compressor/comp/gpc36/lut5_prop2/O
                         net (fo=1, routed)           0.000     2.916    compressor/comp/gpc36/lut5_prop2_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc36/carry4_inst0/S[2]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.105 r  compressor/comp/gpc36/carry4_inst0/O[2]
                         net (fo=2, routed)           0.710     3.815    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.230     4.045 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.045    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     4.464    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     4.553    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y76                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.787 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[3]
                         net (fo=1, routed)           1.423     6.210    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408     8.618 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.618    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src15_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.077%)  route 0.123ns (48.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  src15_reg[6]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[6]/Q
                         net (fo=5, routed)           0.123     0.251    src15[6]
    SLICE_X4Y75          FDRE                                         r  src15_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.038%)  route 0.123ns (48.962%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[9]/Q
                         net (fo=5, routed)           0.123     0.251    src10[9]
    SLICE_X5Y72          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.083%)  route 0.110ns (43.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[4]/Q
                         net (fo=2, routed)           0.110     0.251    src5[4]
    SLICE_X2Y72          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE                         0.000     0.000 r  src14_reg[5]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[5]/Q
                         net (fo=2, routed)           0.126     0.254    src14[5]
    SLICE_X5Y76          FDRE                                         r  src14_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  src15_reg[4]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src15[4]
    SLICE_X4Y75          FDRE                                         r  src15_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[6]/Q
                         net (fo=2, routed)           0.126     0.254    src9[6]
    SLICE_X3Y71          FDRE                                         r  src9_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=3, routed)           0.126     0.254    src9[7]
    SLICE_X3Y71          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE                         0.000     0.000 r  src12_reg[4]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src12[4]
    SLICE_X4Y76          FDRE                                         r  src12_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE                         0.000     0.000 r  src14_reg[6]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[6]/Q
                         net (fo=5, routed)           0.126     0.254    src14[6]
    SLICE_X5Y76          FDRE                                         r  src14_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.530%)  route 0.130ns (50.470%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src10_reg[7]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[7]/Q
                         net (fo=5, routed)           0.130     0.258    src10[7]
    SLICE_X5Y72          FDRE                                         r  src10_reg[8]/D
  -------------------------------------------------------------------    -------------------





