#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  3 14:57:41 2020
# Process ID: 7220
# Current directory: C:/eFPGA/7_6_VERDER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14380 C:\eFPGA\7_6_VERDER\7_6_VERDER.xpr
# Log file: C:/eFPGA/7_6_VERDER/vivado.log
# Journal file: C:/eFPGA/7_6_VERDER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/7_6_VERDER/7_6_VERDER.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO2]
set_property name gpio_rtl [get_bd_intf_ports pl_led_g_0]
open_run impl_1
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_axi_gpio_1_1_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 24
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_intf_ports gpio_rtl]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO2]
save_bd_design
set_property name gpio_rtl [get_bd_intf_ports pl_led_g_0]
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_intf_ports gpio_rtl]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
endgroup
reset_run design_1_axi_gpio_1_1_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 24
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
