

================================================================
== Vivado HLS Report for 'cnn_conv_d54x54_k3x3'
================================================================
* Date:           Mon Apr 12 14:54:56 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d54x54_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.99|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2993|  2993|  2994|  2994|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |                            |                 |  Latency  |  Interval | Pipeline |
        |          Instance          |      Module     | min | max | min | max |   Type   |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |grp_fixed_point_mul_fu_529  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_536  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_543  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_550  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_557  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_565  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_573  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_580  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_588  |fixed_point_mul  |    7|    7|    1|    1| function |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2|     2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    54|    54|         2|          1|          1|    54|    yes   |
        |- Loop 3  |     4|     4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  2925|  2925|        11|          1|          1|  2916|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    749|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     36|    1766|   3218|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    447|
|Register         |        -|      -|     918|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     36|    2684|   4416|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     16|       2|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |cnn_conv_d54x54_k3x3_CTRL_s_axi_U  |cnn_conv_d54x54_k3x3_CTRL_s_axi  |        0|      0|  416|  680|
    |grp_fixed_point_mul_fu_529         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_536         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_543         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_550         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_557         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_565         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_573         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_580         |fixed_point_mul                  |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_588         |fixed_point_mul                  |        0|      4|  150|  282|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                              |                                 |        0|     36| 1766| 3218|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuffer_0_U  |cnn_conv_d54x54_kcud  |        2|  0|   0|    54|   32|     1|         1728|
    |lineBuffer_1_U  |cnn_conv_d54x54_kcud  |        2|  0|   0|    54|   32|     1|         1728|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|   108|   64|     2|         3456|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next7_fu_830_p2       |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_next_fu_648_p2        |     +    |      0|  0|   3|           3|           1|
    |readCount_fu_949_p2                  |     +    |      0|  0|  32|          32|           1|
    |result_4_2_2_i_fu_1139_p2            |     +    |      0|  0|  27|          27|          27|
    |tmp1_fu_1035_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp4_fu_1053_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp5_fu_1063_p2                      |     +    |      0|  0|  25|          25|          25|
    |tmp6_fu_1077_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp7_fu_1091_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp8_fu_1105_p2                      |     +    |      0|  0|  25|          25|          25|
    |tmp9_fu_1129_p2                      |     +    |      0|  0|  26|          26|          26|
    |tmp_s_fu_710_p2                      |     +    |      0|  0|   5|           5|           5|
    |writeCount_fu_1114_p2                |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_610_p2                        |     +    |      0|  0|   5|           5|           1|
    |x_2_fu_631_p2                        |     +    |      0|  0|   6|           6|           1|
    |x_3_fu_732_p2                        |     +    |      0|  0|   2|           1|           2|
    |x_4_fu_960_p2                        |     +    |      0|  0|   6|           6|           1|
    |y9_fu_668_p2                         |     +    |      0|  0|   2|           1|           2|
    |y_s_fu_850_p2                        |     +    |      0|  0|   6|           6|           1|
    |ap_condition_965                     |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_726_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_692_p2                       |   icmp   |      0|  0|   1|           2|           1|
    |cond_mid1_fu_686_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |exitcond1_fu_604_p2                  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond2_fu_836_p2                  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond4_fu_625_p2                  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_flatten8_fu_824_p2          |   icmp   |      0|  0|   5|          12|          12|
    |exitcond_flatten_fu_642_p2           |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_654_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_1_i_fu_916_p2                    |   icmp   |      0|  0|   3|           6|           5|
    |tmp_2_i_fu_882_p2                    |   icmp   |      0|  0|   3|           6|           5|
    |tmp_2_i_mid1_fu_876_p2               |   icmp   |      0|  0|   3|           6|           5|
    |tmp_5_fu_943_p2                      |   icmp   |      0|  0|  11|          32|          12|
    |tmp_i_15_fu_910_p2                   |   icmp   |      0|  0|   3|           6|           1|
    |tmp_i_fu_862_p2                      |   icmp   |      0|  0|   3|           6|           1|
    |tmp_i_mid1_fu_856_p2                 |   icmp   |      0|  0|   3|           6|           1|
    |tmp_last_V_fu_1181_p2                |   icmp   |      0|  0|  11|          32|          12|
    |ap_condition_1744                    |    or    |      0|  0|   1|           1|           1|
    |p_i_fu_934_p2                        |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_922_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp3_fu_928_p2                       |    or    |      0|  0|   1|           1|           1|
    |cond_mid2_fu_698_p3                  |  select  |      0|  0|   1|           1|           1|
    |result_fu_1157_p3                    |  select  |      0|  0|  27|           1|           1|
    |tmp_2_i_mid2_fu_888_p3               |  select  |      0|  0|   1|           1|           1|
    |tmp_2_mid2_v_fu_674_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_data_V_2_fu_1173_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_i_mid2_fu_868_p3                 |  select  |      0|  0|   1|           1|           1|
    |window_1_1_2_fu_738_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_fu_745_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_2_fu_752_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_759_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_5_fu_766_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_6_fu_773_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_780_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_8_fu_787_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_9_fu_794_p3               |  select  |      0|  0|  32|           1|          32|
    |x4_mid2_fu_660_p3                    |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_842_p3              |  select  |      0|  0|   6|           1|           1|
    |y_assign_mid2_fu_896_p3              |  select  |      0|  0|   6|           1|           6|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 749|         483|         642|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter10       |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten6_reg_462        |  12|          2|   12|         24|
    |indvar_flatten_reg_393         |   3|          2|    3|          6|
    |lineBuffer_0_address0          |   6|          4|    6|         24|
    |lineBuffer_1_address0          |   6|          4|    6|         24|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_200             |  32|          2|   32|         64|
    |window_1_0_phi_fu_520_p4       |  32|          2|   32|         64|
    |window_1_0_reg_517             |  32|          2|   32|         64|
    |window_1_1_phi_fu_509_p4       |  32|          2|   32|         64|
    |window_1_1_reg_506             |  32|          2|   32|         64|
    |window_2_0_phi_fu_498_p4       |  32|          2|   32|         64|
    |window_2_0_reg_495             |  32|          2|   32|         64|
    |window_2_1_fu_192              |  32|          2|   32|         64|
    |writeCount_1_fu_196            |  32|          2|   32|         64|
    |x1_phi_fu_385_p4               |   6|          2|    6|         12|
    |x1_reg_381                     |   6|          2|    6|         12|
    |x4_reg_451                     |   2|          2|    2|          4|
    |x_assign_reg_484               |   6|          2|    6|         12|
    |x_phi_fu_373_p4                |   5|          2|    5|         10|
    |x_reg_369                      |   5|          2|    5|         10|
    |y3_phi_fu_408_p4               |   2|          2|    2|          4|
    |y3_reg_404                     |   2|          2|    2|          4|
    |y_assign_reg_473               |   6|          2|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 447|        101|  444|        938|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10                                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9                                 |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1369  |   6|   0|    6|          0|
    |cond1_reg_1259                                          |   1|   0|    1|          0|
    |cond_mid2_reg_1241                                      |   1|   0|    1|          0|
    |ctrl_read_reg_1193                                      |  32|   0|   32|          0|
    |exitcond1_reg_1198                                      |   1|   0|    1|          0|
    |exitcond4_reg_1207                                      |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1345                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_1222                               |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_state                               |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state                               |   2|   0|    2|          0|
    |indvar_flatten6_reg_462                                 |  12|   0|   12|          0|
    |indvar_flatten_reg_393                                  |   3|   0|    3|          0|
    |lineBuffer_0_addr_2_reg_1363                            |   6|   0|    6|          0|
    |lineBuffer_1_addr_2_reg_1369                            |   6|   0|    6|          0|
    |outStream_V_data_V_1_payload_A                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd                               |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                                |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                              |   2|   0|    2|          0|
    |p_i_reg_1359                                            |   1|   0|    1|          0|
    |readCount_1_fu_200                                      |  32|   0|   32|          0|
    |tmp5_reg_1395                                           |  25|   0|   25|          0|
    |tmp6_reg_1400                                           |  24|   0|   24|          0|
    |tmp8_reg_1405                                           |  25|   0|   25|          0|
    |tmp_2_mid2_v_reg_1231                                   |   2|   0|    2|          0|
    |tmp_5_reg_1375                                          |   1|   0|    1|          0|
    |tmp_8_reg_1340                                          |   1|   0|    1|          0|
    |tmp_9_reg_1236                                          |   1|   0|    1|          0|
    |windowRightCol_1_reg_1390                               |  32|   0|   32|          0|
    |window_0_0_fu_176                                       |  32|   0|   32|          0|
    |window_0_0_read_as_fu_172                               |  32|   0|   32|          0|
    |window_0_1_fu_180                                       |  32|   0|   32|          0|
    |window_1_0_read_as_fu_184                               |  32|   0|   32|          0|
    |window_1_0_reg_517                                      |  32|   0|   32|          0|
    |window_1_1_1_reg_439                                    |  32|   0|   32|          0|
    |window_1_1_reg_506                                      |  32|   0|   32|          0|
    |window_1_2_1_reg_427                                    |  32|   0|   32|          0|
    |window_2_0_read_as_fu_188                               |  32|   0|   32|          0|
    |window_2_0_reg_495                                      |  32|   0|   32|          0|
    |window_2_1_1_reg_415                                    |  32|   0|   32|          0|
    |window_2_1_2_reg_1384                                   |  32|   0|   32|          0|
    |window_2_1_fu_192                                       |  32|   0|   32|          0|
    |window_2_2_fu_168                                       |  32|   0|   32|          0|
    |writeCount_1_fu_196                                     |  32|   0|   32|          0|
    |x1_reg_381                                              |   6|   0|    6|          0|
    |x4_reg_451                                              |   2|   0|    2|          0|
    |x_1_reg_1202                                            |   5|   0|    5|          0|
    |x_2_reg_1211                                            |   6|   0|    6|          0|
    |x_assign_reg_484                                        |   6|   0|    6|          0|
    |x_reg_369                                               |   5|   0|    5|          0|
    |y3_reg_404                                              |   2|   0|    2|          0|
    |y_assign_reg_473                                        |   6|   0|    6|          0|
    |exitcond_flatten8_reg_1345                              |   0|   1|    1|          0|
    |p_i_reg_1359                                            |   0|   1|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 918|   2|  920|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_AWADDR   |  in |    7|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_ARADDR   |  in |    7|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |         CTRL         |    pointer   |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |         CTRL         |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_conv_d54x54_k3x3 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_conv_d54x54_k3x3 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_conv_d54x54_k3x3 | return value |
|inStream_TDATA      |  in |   32|    axis    |   inStream_V_data_V  |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TREADY     | out |    1|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |   inStream_V_keep_V  |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |   inStream_V_strb_V  |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |   inStream_V_user_V  |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |   inStream_V_last_V  |    pointer   |
|inStream_TID        |  in |    5|    axis    |    inStream_V_id_V   |    pointer   |
|outStream_TDATA     | out |   32|    axis    |  outStream_V_data_V  |    pointer   |
|outStream_TVALID    | out |    1|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TREADY    |  in |    1|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TDEST     | out |    6|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TKEEP     | out |    4|    axis    |  outStream_V_keep_V  |    pointer   |
|outStream_TSTRB     | out |    4|    axis    |  outStream_V_strb_V  |    pointer   |
|outStream_TUSER     | out |    2|    axis    |  outStream_V_user_V  |    pointer   |
|outStream_TLAST     | out |    1|    axis    |  outStream_V_last_V  |    pointer   |
|outStream_TID       | out |    5|    axis    |   outStream_V_id_V   |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 11, States = { 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	22  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	11  / true
22 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: StgValue_23 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_8), !map !65

ST_1: StgValue_24 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_7), !map !71

ST_1: StgValue_25 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_6), !map !77

ST_1: StgValue_26 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_5), !map !83

ST_1: StgValue_27 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_4), !map !89

ST_1: StgValue_28 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_3), !map !95

ST_1: StgValue_29 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2), !map !101

ST_1: StgValue_30 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1), !map !107

ST_1: StgValue_31 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0), !map !113

ST_1: StgValue_32 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !119

ST_1: StgValue_33 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !123

ST_1: StgValue_34 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !127

ST_1: StgValue_35 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !131

ST_1: StgValue_36 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !135

ST_1: StgValue_37 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !139

ST_1: StgValue_38 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !143

ST_1: StgValue_39 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !147

ST_1: StgValue_40 (42)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !151

ST_1: StgValue_41 (43)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !155

ST_1: StgValue_42 (44)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !159

ST_1: StgValue_43 (45)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !163

ST_1: StgValue_44 (46)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !167

ST_1: StgValue_45 (47)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !171

ST_1: StgValue_46 (48)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !175

ST_1: StgValue_47 (49)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cnn_conv_d54x54_k3x3_1) nounwind

ST_1: ctrl_read (50)  [1/1] 1.00ns
:25  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: lineBuffer_0 (51)  [1/1] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:89
:26  %lineBuffer_0 = alloca [54 x i32], align 4

ST_1: lineBuffer_1 (52)  [1/1] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:89
:27  %lineBuffer_1 = alloca [54 x i32], align 4

ST_1: StgValue_51 (53)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:81
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_52 (54)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:82
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_53 (55)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:83
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_54 (56)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0, i32* %kernel_1, i32* %kernel_2, i32* %kernel_3, i32* %kernel_4, i32* %kernel_5, i32* %kernel_6, i32* %kernel_7, i32* %kernel_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_55 (57)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:85
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_56 (58)  [1/1] 1.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:33  br label %1


 <State 2>: 3.28ns
ST_2: x (60)  [1/1] 0.00ns
:0  %x = phi i5 [ -12, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (61)  [1/1] 1.91ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:1  %exitcond1 = icmp eq i5 %x, -10

ST_2: StgValue_59 (62)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

ST_2: empty_5 (69)  [2/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:99
:5  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: x_1 (74)  [1/1] 1.72ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:10  %x_1 = add i5 %x, 1


 <State 3>: 2.71ns
ST_3: x_cast (64)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:0  %x_cast = sext i5 %x to i6

ST_3: x_cast1 (65)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:1  %x_cast1 = zext i6 %x_cast to i32

ST_3: empty (66)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (67)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_66 (68)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:98
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (69)  [1/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:99
:5  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (70)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:99
:6  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_addr (71)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:7  %lineBuffer_0_addr = getelementptr [54 x i32]* %lineBuffer_0, i32 0, i32 %x_cast1

ST_3: StgValue_70 (72)  [1/1] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:100
:8  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

ST_3: empty_6 (73)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:101
:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_3: StgValue_72 (75)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:97
:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_73 (77)  [1/1] 1.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 3.31ns
ST_5: x1 (79)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
.preheader86.0:0  %x1 = phi i6 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (80)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
.preheader86.0:1  %exitcond4 = icmp eq i6 %x1, -10

ST_5: x_2 (81)  [1/1] 1.72ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
.preheader86.0:2  %x_2 = add i6 %x1, 1

ST_5: StgValue_77 (82)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

ST_5: empty_8 (88)  [2/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:107
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 6>: 2.71ns
ST_6: x1_cast (84)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
:0  %x1_cast = zext i6 %x1 to i32

ST_6: empty_7 (85)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54)

ST_6: tmp_1 (86)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_82 (87)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:106
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (88)  [1/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:107
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_1 (89)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:107
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: lineBuffer_1_addr (90)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
:6  %lineBuffer_1_addr = getelementptr [54 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

ST_6: StgValue_86 (91)  [1/1] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:108
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

ST_6: empty_9 (92)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:109
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

ST_6: StgValue_88 (93)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:105
:9  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: window_2_2 (95)  [1/1] 0.00ns
.preheader84.preheader:0  %window_2_2 = alloca i32

ST_7: StgValue_90 (96)  [1/1] 1.57ns
.preheader84.preheader:1  br label %.preheader84


 <State 8>: 7.16ns
ST_8: indvar_flatten (98)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (99)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader84:1  %y3 = phi i2 [ %tmp_2_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_2_1_1 (100)  [1/1] 0.00ns
.preheader84:2  %window_2_1_1 = phi i32 [ %window_2_2_7, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_2_1 (101)  [1/1] 0.00ns
.preheader84:3  %window_1_2_1 = phi i32 [ %window_2_2_8, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (102)  [1/1] 0.00ns
.preheader84:4  %window_1_1_1 = phi i32 [ %window_2_2_9, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (103)  [1/1] 0.00ns
.preheader84:5  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (104)  [1/1] 1.62ns
.preheader84:6  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (105)  [1/1] 0.80ns
.preheader84:7  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_99 (106)  [1/1] 0.00ns
.preheader84:8  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (110)  [1/1] 1.36ns  loc: cnn_conv_d54x54_k3x3/core.cpp:117
.preheader85:2  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (111)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:117
.preheader85:3  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (112)  [1/1] 0.80ns  loc: cnn_conv_d54x54_k3x3/core.cpp:116
.preheader85:4  %y9 = add i2 1, %y3

ST_8: tmp_2_mid2_v (113)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:5  %tmp_2_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_9 (114)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:6  %tmp_9 = trunc i2 %tmp_2_mid2_v to i1

ST_8: cond_mid1 (115)  [1/1] 1.36ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:7  %cond_mid1 = icmp eq i2 %y3, 0

ST_8: cond (116)  [1/1] 1.36ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:8  %cond = icmp eq i2 %y3, 1

ST_8: cond_mid2 (117)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:9  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x4_cast19_cast (118)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:117
.preheader85:10  %x4_cast19_cast = zext i2 %x4_mid2 to i5

ST_8: tmp_s (121)  [1/1] 1.72ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:13  %tmp_s = add i5 -13, %x4_cast19_cast

ST_8: tmp_cast1 (122)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:14  %tmp_cast1 = sext i5 %tmp_s to i6

ST_8: tmp_cast (123)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:15  %tmp_cast = zext i6 %tmp_cast1 to i32

ST_8: lineBuffer_0_addr_1 (124)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:16  %lineBuffer_0_addr_1 = getelementptr [54 x i32]* %lineBuffer_0, i32 0, i32 %tmp_cast

ST_8: lineBuffer_1_addr_1 (125)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:17  %lineBuffer_1_addr_1 = getelementptr [54 x i32]* %lineBuffer_1, i32 0, i32 %tmp_cast

ST_8: lineBuffer_0_load (126)  [2/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:18  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_8: lineBuffer_1_load (127)  [2/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:19  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_8: cond1 (129)  [1/1] 1.36ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:21  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: x_3 (139)  [1/1] 0.80ns  loc: cnn_conv_d54x54_k3x3/core.cpp:117
.preheader85:31  %x_3 = add i2 1, %x4_mid2


 <State 9>: 5.45ns
ST_9: window_2_2_load_1 (108)  [1/1] 0.00ns
.preheader85:0  %window_2_2_load_1 = load i32* %window_2_2

ST_9: empty_10 (109)  [1/1] 0.00ns
.preheader85:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_4 (119)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:117
.preheader85:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_121 (120)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:118
.preheader85:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: lineBuffer_0_load (126)  [1/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:18  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_9: lineBuffer_1_load (127)  [1/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:19  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_9: window_1_1_2 (128)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:20  %window_1_1_2 = select i1 %tmp_9, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

ST_9: window_2_2_1 (130)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_8)
.preheader85:22  %window_2_2_1 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2

ST_9: window_2_2_2 (131)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_9)
.preheader85:23  %window_2_2_2 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1

ST_9: window_2_2_4 (132)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_6)
.preheader85:24  %window_2_2_4 = select i1 %cond1, i32 %window_2_2_load_1, i32 %window_1_1_2

ST_9: window_2_2_5 (133)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_7)
.preheader85:25  %window_2_2_5 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1

ST_9: window_2_2_6 (134)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:26  %window_2_2_6 = select i1 %cond_mid2, i32 %window_2_2_load_1, i32 %window_2_2_4

ST_9: window_2_2_7 (135)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:27  %window_2_2_7 = select i1 %cond_mid2, i32 %window_2_1_1, i32 %window_2_2_5

ST_9: window_2_2_8 (136)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:28  %window_2_2_8 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_2_1

ST_9: window_2_2_9 (137)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:29  %window_2_2_9 = select i1 %cond_mid2, i32 %window_2_2_2, i32 %window_1_1_1

ST_9: empty_11 (138)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:120
.preheader85:30  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_134 (140)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader85:32  store i32 %window_2_2_6, i32* %window_2_2

ST_9: StgValue_135 (141)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:117
.preheader85:33  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (143)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (144)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (145)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (146)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: window_2_0_read_as (147)  [1/1] 0.00ns
.preheader83.preheader:4  %window_2_0_read_as = alloca i32

ST_10: window_2_2_load (148)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader83.preheader:5  %window_2_2_load = load i32* %window_2_2

ST_10: window_2_1 (149)  [1/1] 0.00ns
.preheader83.preheader:6  %window_2_1 = alloca i32

ST_10: writeCount_1 (150)  [1/1] 0.00ns
.preheader83.preheader:7  %writeCount_1 = alloca i32

ST_10: readCount_1 (151)  [1/1] 0.00ns
.preheader83.preheader:8  %readCount_1 = alloca i32

ST_10: tmp_8 (152)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:58->cnn_conv_d54x54_k3x3/core.cpp:135
.preheader83.preheader:9  %tmp_8 = trunc i32 %ctrl_read to i1

ST_10: StgValue_146 (153)  [1/1] 1.57ns
.preheader83.preheader:10  store i32 56, i32* %readCount_1

ST_10: StgValue_147 (154)  [1/1] 1.57ns
.preheader83.preheader:11  store i32 0, i32* %writeCount_1

ST_10: StgValue_148 (155)  [1/1] 1.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader83.preheader:12  store i32 %window_2_2_load, i32* %window_2_1

ST_10: StgValue_149 (156)  [1/1] 1.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:124
.preheader83.preheader:13  br label %.preheader82


 <State 11>: 7.99ns
ST_11: indvar_flatten6 (158)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i12 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

ST_11: y_assign (159)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
.preheader82:1  %y_assign = phi i6 [ 0, %.preheader83.preheader ], [ %y_assign_mid2, %._crit_edge88 ]

ST_11: x_assign (163)  [1/1] 0.00ns
.preheader82:5  %x_assign = phi i6 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

ST_11: exitcond_flatten8 (170)  [1/1] 2.14ns
.preheader82:12  %exitcond_flatten8 = icmp eq i12 %indvar_flatten6, -1180

ST_11: indvar_flatten_next7 (171)  [1/1] 1.84ns
.preheader82:13  %indvar_flatten_next7 = add i12 %indvar_flatten6, 1

ST_11: empty_14 (178)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2916, i64 2916, i64 2916)

ST_11: exitcond2 (179)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
.preheader83:1  %exitcond2 = icmp eq i6 %x_assign, -10

ST_11: x_assign_mid2 (180)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i6 0, i6 %x_assign

ST_11: y_s (181)  [1/1] 1.72ns  loc: cnn_conv_d54x54_k3x3/core.cpp:124
.preheader83:3  %y_s = add i6 %y_assign, 1

ST_11: tmp_i_mid1 (182)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129
.preheader83:4  %tmp_i_mid1 = icmp eq i6 %y_s, 0

ST_11: tmp_i (183)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129
.preheader83:5  %tmp_i = icmp eq i6 %y_assign, 0

ST_11: tmp_i_mid2 (184)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129 (grouped into LUT with out node tmp2)
.preheader83:6  %tmp_i_mid2 = select i1 %exitcond2, i1 %tmp_i_mid1, i1 %tmp_i

ST_11: tmp_2_i_mid1 (185)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129
.preheader83:7  %tmp_2_i_mid1 = icmp ugt i6 %y_s, -12

ST_11: tmp_2_i (186)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129
.preheader83:8  %tmp_2_i = icmp ugt i6 %y_assign, -12

ST_11: tmp_2_i_mid2 (187)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129 (grouped into LUT with out node p_i)
.preheader83:9  %tmp_2_i_mid2 = select i1 %exitcond2, i1 %tmp_2_i_mid1, i1 %tmp_2_i

ST_11: y_assign_mid2 (188)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
.preheader83:10  %y_assign_mid2 = select i1 %exitcond2, i6 %y_s, i6 %y_assign

ST_11: x_assign_cast (189)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
.preheader83:11  %x_assign_cast = zext i6 %x_assign_mid2 to i32

ST_11: tmp_3 (190)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
.preheader83:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_168 (191)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:126
.preheader83:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp_i_15 (192)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129
.preheader83:14  %tmp_i_15 = icmp eq i6 %x_assign_mid2, 0

ST_11: tmp_1_i (193)  [1/1] 1.94ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129
.preheader83:15  %tmp_1_i = icmp ugt i6 %x_assign_mid2, -12

ST_11: tmp2 (194)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129 (out node of the LUT)
.preheader83:16  %tmp2 = or i1 %tmp_i_15, %tmp_i_mid2

ST_11: tmp3 (195)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129 (grouped into LUT with out node p_i)
.preheader83:17  %tmp3 = or i1 %tmp_1_i, %tmp_2_i_mid2

ST_11: p_i (196)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:40->cnn_conv_d54x54_k3x3/core.cpp:129 (out node of the LUT)
.preheader83:18  %p_i = or i1 %tmp3, %tmp2

ST_11: StgValue_174 (197)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:129
.preheader83:19  br i1 %p_i, label %._crit_edge, label %_ifconv1

ST_11: readCount_1_load (255)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:154
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

ST_11: lineBuffer_0_addr_2 (256)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [54 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast

ST_11: windowRightCol_0 (257)  [2/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:147
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_11: lineBuffer_1_addr_2 (258)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [54 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast

ST_11: windowRightCol_1 (259)  [2/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:149
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_11: tmp_5 (261)  [1/1] 2.52ns  loc: cnn_conv_d54x54_k3x3/core.cpp:154
._crit_edge:6  %tmp_5 = icmp slt i32 %readCount_1_load, 2916

ST_11: StgValue_181 (263)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:154
._crit_edge:8  br i1 %tmp_5, label %4, label %._crit_edge88

ST_11: empty_12 (265)  [2/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:155
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (267)  [1/1] 2.44ns  loc: cnn_conv_d54x54_k3x3/core.cpp:156
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_184 (268)  [1/1] 1.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:156
:3  store i32 %readCount, i32* %readCount_1

ST_11: x_4 (275)  [1/1] 1.72ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
._crit_edge88:3  %x_4 = add i6 %x_assign_mid2, 1


 <State 12>: 5.42ns
ST_12: window_2_0 (160)  [1/1] 0.00ns
.preheader82:2  %window_2_0 = phi i32 [ %window_2_1_1, %.preheader83.preheader ], [ %window_2_1_2, %._crit_edge88 ]

ST_12: window_1_1 (161)  [1/1] 0.00ns
.preheader82:3  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

ST_12: window_1_0 (162)  [1/1] 0.00ns
.preheader82:4  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

ST_12: window_0_0_read_as_1 (164)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
.preheader82:6  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (165)  [1/1] 0.00ns
.preheader82:7  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (166)  [1/1] 0.00ns
.preheader82:8  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (167)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
.preheader82:9  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: window_2_0_read_as_1 (168)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
.preheader82:10  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_12: window_2_1_2 (169)  [1/1] 0.00ns
.preheader82:11  %window_2_1_2 = load i32* %window_2_1

ST_12: StgValue_195 (172)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader82:14  store i32 %window_2_0, i32* %window_2_0_read_as

ST_12: StgValue_196 (173)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:119
.preheader82:15  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_197 (174)  [1/1] 0.00ns
.preheader82:16  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_198 (175)  [1/1] 0.00ns
.preheader82:17  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_199 (176)  [1/1] 0.00ns
.preheader82:18  br i1 %exitcond_flatten8, label %5, label %.preheader83

ST_12: window_0_1_load_1 (199)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:0  %window_0_1_load_1 = load i32* %window_0_1

ST_12: kernel_0_read (202)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:3  %kernel_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0)

ST_12: kernel_1_read (203)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:4  %kernel_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1)

ST_12: kernel_2_read (204)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:5  %kernel_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2)

ST_12: kernel_3_read (205)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:6  %kernel_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_3)

ST_12: kernel_4_read (206)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:7  %kernel_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_4)

ST_12: kernel_5_read (207)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:8  %kernel_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_5)

ST_12: kernel_6_read (208)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:9  %kernel_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_6)

ST_12: kernel_7_read (209)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:10  %kernel_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_7)

ST_12: kernel_8_read (210)  [1/1] 1.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:11  %kernel_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_8)

ST_12: tmp_9_0_i (211)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_12: tmp_9_0_1_i (212)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_12: tmp_9_0_2_i (213)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_12: tmp_9_1_i (214)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_12: tmp_9_1_1_i (215)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_12: tmp_9_1_2_i (216)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_12: tmp_9_2_i (217)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_12: tmp_9_2_1_i (218)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_12: tmp_9_2_2_i (219)  [8/8] 3.81ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_12: windowRightCol_0 (257)  [1/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:147
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_12: windowRightCol_1 (259)  [1/2] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:149
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_12: StgValue_221 (260)  [1/1] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:149
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

ST_12: StgValue_222 (262)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:147
._crit_edge:7  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: empty_12 (265)  [1/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:155
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (266)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:155
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_225 (269)  [1/1] 1.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:155
:4  store i32 %tmp_data_V_4, i32* %window_2_1

ST_12: StgValue_226 (270)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:157
:5  br label %._crit_edge88


 <State 13>: 6.08ns
ST_13: tmp_9_0_i (211)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_13: tmp_9_0_1_i (212)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_13: tmp_9_0_2_i (213)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_13: tmp_9_1_i (214)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_13: tmp_9_1_1_i (215)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_13: tmp_9_1_2_i (216)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_13: tmp_9_2_i (217)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_13: tmp_9_2_1_i (218)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_13: tmp_9_2_2_i (219)  [7/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_13: window_2_2_10 (272)  [1/1] 0.00ns
._crit_edge88:0  %window_2_2_10 = load i32* %window_2_1

ST_13: StgValue_237 (273)  [1/1] 2.71ns  loc: cnn_conv_d54x54_k3x3/core.cpp:158
._crit_edge88:1  store i32 %window_2_2_10, i32* %lineBuffer_1_addr_2, align 4

ST_13: empty_13 (274)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:171
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)

ST_13: StgValue_239 (276)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:125
._crit_edge88:4  br label %.preheader82


 <State 14>: 6.08ns
ST_14: tmp_9_0_i (211)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_14: tmp_9_0_1_i (212)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_14: tmp_9_0_2_i (213)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_14: tmp_9_1_i (214)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_14: tmp_9_1_1_i (215)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_14: tmp_9_1_2_i (216)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_14: tmp_9_2_i (217)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_14: tmp_9_2_1_i (218)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_14: tmp_9_2_2_i (219)  [6/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 15>: 6.08ns
ST_15: tmp_9_0_i (211)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_15: tmp_9_0_1_i (212)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_15: tmp_9_0_2_i (213)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_15: tmp_9_1_i (214)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_15: tmp_9_1_1_i (215)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_15: tmp_9_1_2_i (216)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_15: tmp_9_2_i (217)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_15: tmp_9_2_1_i (218)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_15: tmp_9_2_2_i (219)  [5/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 16>: 6.08ns
ST_16: tmp_9_0_i (211)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_16: tmp_9_0_1_i (212)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_16: tmp_9_0_2_i (213)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_16: tmp_9_1_i (214)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_16: tmp_9_1_1_i (215)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_16: tmp_9_1_2_i (216)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_16: tmp_9_2_i (217)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_16: tmp_9_2_1_i (218)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_16: tmp_9_2_2_i (219)  [4/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 17>: 6.08ns
ST_17: tmp_9_0_i (211)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_17: tmp_9_0_1_i (212)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_17: tmp_9_0_2_i (213)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_17: tmp_9_1_i (214)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_17: tmp_9_1_1_i (215)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_17: tmp_9_1_2_i (216)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_17: tmp_9_2_i (217)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_17: tmp_9_2_1_i (218)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_17: tmp_9_2_2_i (219)  [3/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 18>: 6.08ns
ST_18: tmp_9_0_i (211)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_18: tmp_9_0_1_i (212)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_18: tmp_9_0_2_i (213)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_18: tmp_9_1_i (214)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_18: tmp_9_1_1_i (215)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_18: tmp_9_1_2_i (216)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_18: tmp_9_2_i (217)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_18: tmp_9_2_1_i (218)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_18: tmp_9_2_2_i (219)  [2/8] 6.08ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 19>: 7.97ns
ST_19: tmp_9_0_i (211)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_19: tmp_9_0_1_i (212)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_19: tmp_9_0_2_i (213)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_19: tmp_9_1_i (214)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_19: tmp_9_1_1_i (215)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_19: tmp_9_1_2_i (216)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_19: tmp_9_2_i (217)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_19: tmp_9_2_1_i (218)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_19: tmp_9_2_2_i (219)  [1/8] 3.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_19: tmp11_trunc_ext_cast (220)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:21  %tmp11_trunc_ext_cast = sext i23 %tmp_9_2_i to i24

ST_19: tmp11_trunc25_ext_ca (221)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:22  %tmp11_trunc25_ext_ca = sext i23 %tmp_9_2_1_i to i24

ST_19: tmp1 (222)  [1/1] 2.20ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:23  %tmp1 = add i24 %tmp11_trunc25_ext_ca, %tmp11_trunc_ext_cast

ST_19: tmp11_cast (223)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:24  %tmp11_cast = sext i24 %tmp1 to i25

ST_19: tmp12_trunc_ext_cast (224)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:25  %tmp12_trunc_ext_cast = sext i23 %tmp_9_1_1_i to i24

ST_19: tmp12_trunc24_ext_ca (225)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:26  %tmp12_trunc24_ext_ca = sext i23 %tmp_9_1_2_i to i24

ST_19: tmp4 (226)  [1/1] 2.20ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:27  %tmp4 = add i24 %tmp12_trunc_ext_cast, %tmp12_trunc24_ext_ca

ST_19: tmp12_cast (227)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:28  %tmp12_cast = sext i24 %tmp4 to i25

ST_19: tmp5 (228)  [1/1] 2.20ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:29  %tmp5 = add i25 %tmp11_cast, %tmp12_cast

ST_19: tmp14_trunc_ext_cast (230)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:31  %tmp14_trunc_ext_cast = sext i23 %tmp_9_0_i to i24

ST_19: tmp14_trunc23_ext_ca (231)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:32  %tmp14_trunc23_ext_ca = sext i23 %tmp_9_0_1_i to i24

ST_19: tmp6 (232)  [1/1] 2.20ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:33  %tmp6 = add i24 %tmp14_trunc23_ext_ca, %tmp14_trunc_ext_cast

ST_19: tmp16_trunc_ext_cast (234)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:35  %tmp16_trunc_ext_cast = sext i23 %tmp_9_0_2_i to i24

ST_19: tmp16_trunc26_ext_ca (235)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:36  %tmp16_trunc26_ext_ca = sext i23 %tmp_9_2_2_i to i24

ST_19: tmp7 (236)  [1/1] 2.20ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:37  %tmp7 = add i24 %tmp16_trunc26_ext_ca, %tmp16_trunc_ext_cast

ST_19: tmp16_cast (237)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:38  %tmp16_cast = sext i24 %tmp7 to i25

ST_19: tmp15_trunc_ext_cast (238)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:39  %tmp15_trunc_ext_cast = sext i23 %tmp_9_1_i to i25

ST_19: tmp8 (239)  [1/1] 2.20ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:40  %tmp8 = add i25 %tmp15_trunc_ext_cast, %tmp16_cast


 <State 20>: 6.01ns
ST_20: writeCount_1_load (200)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:133
_ifconv1:1  %writeCount_1_load = load i32* %writeCount_1

ST_20: writeCount (201)  [1/1] 2.44ns  loc: cnn_conv_d54x54_k3x3/core.cpp:133
_ifconv1:2  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_20: tmp10_cast (229)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:30  %tmp10_cast = sext i25 %tmp5 to i27

ST_20: tmp14_cast (233)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:34  %tmp14_cast = sext i24 %tmp6 to i26

ST_20: tmp15_cast (240)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:41  %tmp15_cast = sext i25 %tmp8 to i26

ST_20: tmp9 (241)  [1/1] 2.32ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:42  %tmp9 = add i26 %tmp14_cast, %tmp15_cast

ST_20: tmp13_cast (242)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:43  %tmp13_cast = sext i26 %tmp9 to i27

ST_20: result_4_2_2_i (243)  [1/1] 2.32ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135
_ifconv1:44  %result_4_2_2_i = add i27 %tmp10_cast, %tmp13_cast

ST_20: result_4_2_2_i_cast1 (244)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:53->cnn_conv_d54x54_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:45  %result_4_2_2_i_cast1 = sext i27 %result_4_2_2_i to i32

ST_20: tmp_10 (245)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:59->cnn_conv_d54x54_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:46  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %result_4_2_2_i, i32 26)

ST_20: result (246)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:59->cnn_conv_d54x54_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:47  %result = select i1 %tmp_10, i27 0, i27 %result_4_2_2_i

ST_20: result_cast1 (247)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:59->cnn_conv_d54x54_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:48  %result_cast1 = sext i27 %result to i31

ST_20: result_cast (248)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:59->cnn_conv_d54x54_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:49  %result_cast = zext i31 %result_cast1 to i32

ST_20: tmp_data_V_2 (249)  [1/1] 1.37ns  loc: cnn_conv_d54x54_k3x3/core.cpp:143 (out node of the LUT)
_ifconv1:50  %tmp_data_V_2 = select i1 %tmp_8, i32 %result_cast, i32 %result_4_2_2_i_cast1

ST_20: tmp_last_V (250)  [1/1] 2.52ns  loc: cnn_conv_d54x54_k3x3/core.cpp:66->cnn_conv_d54x54_k3x3/core.cpp:141
_ifconv1:51  %tmp_last_V = icmp eq i32 %writeCount, 2704

ST_20: StgValue_327 (251)  [2/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:143
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_20: StgValue_328 (252)  [1/1] 1.57ns  loc: cnn_conv_d54x54_k3x3/core.cpp:65->cnn_conv_d54x54_k3x3/core.cpp:141
_ifconv1:53  store i32 %writeCount, i32* %writeCount_1


 <State 21>: 0.00ns
ST_21: StgValue_329 (251)  [1/2] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:143
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_21: StgValue_330 (253)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:144
_ifconv1:54  br label %._crit_edge


 <State 22>: 0.00ns
ST_22: StgValue_331 (278)  [1/1] 0.00ns  loc: cnn_conv_d54x54_k3x3/core.cpp:173
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (specbitsmap      ) [ 00000000000000000000000]
StgValue_24          (specbitsmap      ) [ 00000000000000000000000]
StgValue_25          (specbitsmap      ) [ 00000000000000000000000]
StgValue_26          (specbitsmap      ) [ 00000000000000000000000]
StgValue_27          (specbitsmap      ) [ 00000000000000000000000]
StgValue_28          (specbitsmap      ) [ 00000000000000000000000]
StgValue_29          (specbitsmap      ) [ 00000000000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000000000]
StgValue_32          (specbitsmap      ) [ 00000000000000000000000]
StgValue_33          (specbitsmap      ) [ 00000000000000000000000]
StgValue_34          (specbitsmap      ) [ 00000000000000000000000]
StgValue_35          (specbitsmap      ) [ 00000000000000000000000]
StgValue_36          (specbitsmap      ) [ 00000000000000000000000]
StgValue_37          (specbitsmap      ) [ 00000000000000000000000]
StgValue_38          (specbitsmap      ) [ 00000000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000]
StgValue_47          (spectopmodule    ) [ 00000000000000000000000]
ctrl_read            (read             ) [ 00111111111000000000000]
lineBuffer_0         (alloca           ) [ 00111111111111111111110]
lineBuffer_1         (alloca           ) [ 00111111111111111111110]
StgValue_51          (specinterface    ) [ 00000000000000000000000]
StgValue_52          (specinterface    ) [ 00000000000000000000000]
StgValue_53          (specinterface    ) [ 00000000000000000000000]
StgValue_54          (specinterface    ) [ 00000000000000000000000]
StgValue_55          (specinterface    ) [ 00000000000000000000000]
StgValue_56          (br               ) [ 01110000000000000000000]
x                    (phi              ) [ 00110000000000000000000]
exitcond1            (icmp             ) [ 00110000000000000000000]
StgValue_59          (br               ) [ 00000000000000000000000]
x_1                  (add              ) [ 01110000000000000000000]
x_cast               (sext             ) [ 00000000000000000000000]
x_cast1              (zext             ) [ 00000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000000]
StgValue_66          (specpipeline     ) [ 00000000000000000000000]
empty_5              (read             ) [ 00000000000000000000000]
tmp_data_V           (extractvalue     ) [ 00000000000000000000000]
lineBuffer_0_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_70          (store            ) [ 00000000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000000]
StgValue_72          (br               ) [ 01110000000000000000000]
StgValue_73          (br               ) [ 00001110000000000000000]
x1                   (phi              ) [ 00000110000000000000000]
exitcond4            (icmp             ) [ 00000110000000000000000]
x_2                  (add              ) [ 00001110000000000000000]
StgValue_77          (br               ) [ 00000000000000000000000]
x1_cast              (zext             ) [ 00000000000000000000000]
empty_7              (speclooptripcount) [ 00000000000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000000000]
StgValue_82          (specpipeline     ) [ 00000000000000000000000]
empty_8              (read             ) [ 00000000000000000000000]
tmp_data_V_1         (extractvalue     ) [ 00000000000000000000000]
lineBuffer_1_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_86          (store            ) [ 00000000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000]
StgValue_88          (br               ) [ 00001110000000000000000]
window_2_2           (alloca           ) [ 00000000111000000000000]
StgValue_90          (br               ) [ 00000001110000000000000]
indvar_flatten       (phi              ) [ 00000000100000000000000]
y3                   (phi              ) [ 00000000100000000000000]
window_2_1_1         (phi              ) [ 00000000111111111111110]
window_1_2_1         (phi              ) [ 00000000111111111111110]
window_1_1_1         (phi              ) [ 00000000111111111111110]
x4                   (phi              ) [ 00000000100000000000000]
exitcond_flatten     (icmp             ) [ 00000000110000000000000]
indvar_flatten_next  (add              ) [ 00000001110000000000000]
StgValue_99          (br               ) [ 00000000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000000]
x4_mid2              (select           ) [ 00000000000000000000000]
y9                   (add              ) [ 00000000000000000000000]
tmp_2_mid2_v         (select           ) [ 00000001110000000000000]
tmp_9                (trunc            ) [ 00000000110000000000000]
cond_mid1            (icmp             ) [ 00000000000000000000000]
cond                 (icmp             ) [ 00000000000000000000000]
cond_mid2            (select           ) [ 00000000110000000000000]
x4_cast19_cast       (zext             ) [ 00000000000000000000000]
tmp_s                (add              ) [ 00000000000000000000000]
tmp_cast1            (sext             ) [ 00000000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000000]
lineBuffer_0_addr_1  (getelementptr    ) [ 00000000110000000000000]
lineBuffer_1_addr_1  (getelementptr    ) [ 00000000110000000000000]
cond1                (icmp             ) [ 00000000110000000000000]
x_3                  (add              ) [ 00000001110000000000000]
window_2_2_load_1    (load             ) [ 00000000000000000000000]
empty_10             (speclooptripcount) [ 00000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000]
StgValue_121         (specpipeline     ) [ 00000000000000000000000]
lineBuffer_0_load    (load             ) [ 00000000000000000000000]
lineBuffer_1_load    (load             ) [ 00000000000000000000000]
window_1_1_2         (select           ) [ 00000000000000000000000]
window_2_2_1         (select           ) [ 00000000000000000000000]
window_2_2_2         (select           ) [ 00000000000000000000000]
window_2_2_4         (select           ) [ 00000000000000000000000]
window_2_2_5         (select           ) [ 00000000000000000000000]
window_2_2_6         (select           ) [ 00000000000000000000000]
window_2_2_7         (select           ) [ 00000001110000000000000]
window_2_2_8         (select           ) [ 00000001110000000000000]
window_2_2_9         (select           ) [ 00000001110000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000]
StgValue_134         (store            ) [ 00000000000000000000000]
StgValue_135         (br               ) [ 00000001110000000000000]
window_0_0_read_as   (alloca           ) [ 00000000000111111111110]
window_0_0           (alloca           ) [ 00000000000111111111110]
window_0_1           (alloca           ) [ 00000000000111111111110]
window_1_0_read_as   (alloca           ) [ 00000000000111111111110]
window_2_0_read_as   (alloca           ) [ 00000000000111111111110]
window_2_2_load      (load             ) [ 00000000000000000000000]
window_2_1           (alloca           ) [ 00000000001111111111110]
writeCount_1         (alloca           ) [ 00000000001111111111110]
readCount_1          (alloca           ) [ 00000000001111111111110]
tmp_8                (trunc            ) [ 00000000000111111111110]
StgValue_146         (store            ) [ 00000000000000000000000]
StgValue_147         (store            ) [ 00000000000000000000000]
StgValue_148         (store            ) [ 00000000000000000000000]
StgValue_149         (br               ) [ 00000000001111111111110]
indvar_flatten6      (phi              ) [ 00000000000100111111110]
y_assign             (phi              ) [ 00000000000100111111110]
x_assign             (phi              ) [ 00000000000100111111110]
exitcond_flatten8    (icmp             ) [ 00000000000111111111110]
indvar_flatten_next7 (add              ) [ 00000000001111111111110]
empty_14             (speclooptripcount) [ 00000000000000000000000]
exitcond2            (icmp             ) [ 00000000000000000000000]
x_assign_mid2        (select           ) [ 00000000000000000000000]
y_s                  (add              ) [ 00000000000000000000000]
tmp_i_mid1           (icmp             ) [ 00000000000000000000000]
tmp_i                (icmp             ) [ 00000000000000000000000]
tmp_i_mid2           (select           ) [ 00000000000000000000000]
tmp_2_i_mid1         (icmp             ) [ 00000000000000000000000]
tmp_2_i              (icmp             ) [ 00000000000000000000000]
tmp_2_i_mid2         (select           ) [ 00000000000000000000000]
y_assign_mid2        (select           ) [ 00000000001111111111110]
x_assign_cast        (zext             ) [ 00000000000000000000000]
tmp_3                (specregionbegin  ) [ 00000000000111000000000]
StgValue_168         (specpipeline     ) [ 00000000000000000000000]
tmp_i_15             (icmp             ) [ 00000000000000000000000]
tmp_1_i              (icmp             ) [ 00000000000000000000000]
tmp2                 (or               ) [ 00000000000000000000000]
tmp3                 (or               ) [ 00000000000000000000000]
p_i                  (or               ) [ 00000000000111111111110]
StgValue_174         (br               ) [ 00000000000000000000000]
readCount_1_load     (load             ) [ 00000000000000000000000]
lineBuffer_0_addr_2  (getelementptr    ) [ 00000000000110000000000]
lineBuffer_1_addr_2  (getelementptr    ) [ 00000000000111000000000]
tmp_5                (icmp             ) [ 00000000000111111111110]
StgValue_181         (br               ) [ 00000000000000000000000]
readCount            (add              ) [ 00000000000000000000000]
StgValue_184         (store            ) [ 00000000000000000000000]
x_4                  (add              ) [ 00000000001111111111110]
window_2_0           (phi              ) [ 00000000000110111111110]
window_1_1           (phi              ) [ 00000000001111111111110]
window_1_0           (phi              ) [ 00000000000110111111110]
window_0_0_read_as_1 (load             ) [ 00000000000000000000000]
window_0_0_load      (load             ) [ 00000000000000000000000]
window_0_1_load      (load             ) [ 00000000000000000000000]
window_1_0_read_as_1 (load             ) [ 00000000000000000000000]
window_2_0_read_as_1 (load             ) [ 00000000000000000000000]
window_2_1_2         (load             ) [ 00000000001111111111110]
StgValue_195         (store            ) [ 00000000000000000000000]
StgValue_196         (store            ) [ 00000000000000000000000]
StgValue_197         (store            ) [ 00000000000000000000000]
StgValue_198         (store            ) [ 00000000000000000000000]
StgValue_199         (br               ) [ 00000000000000000000000]
window_0_1_load_1    (load             ) [ 00000000000000000000000]
kernel_0_read        (read             ) [ 00000000000000000000000]
kernel_1_read        (read             ) [ 00000000000000000000000]
kernel_2_read        (read             ) [ 00000000000000000000000]
kernel_3_read        (read             ) [ 00000000000000000000000]
kernel_4_read        (read             ) [ 00000000000000000000000]
kernel_5_read        (read             ) [ 00000000000000000000000]
kernel_6_read        (read             ) [ 00000000000000000000000]
kernel_7_read        (read             ) [ 00000000000000000000000]
kernel_8_read        (read             ) [ 00000000000000000000000]
windowRightCol_0     (load             ) [ 00000000000000000000000]
windowRightCol_1     (load             ) [ 00000000001111111111110]
StgValue_221         (store            ) [ 00000000000000000000000]
StgValue_222         (store            ) [ 00000000000000000000000]
empty_12             (read             ) [ 00000000000000000000000]
tmp_data_V_4         (extractvalue     ) [ 00000000000000000000000]
StgValue_225         (store            ) [ 00000000000000000000000]
StgValue_226         (br               ) [ 00000000000000000000000]
window_2_2_10        (load             ) [ 00000000000000000000000]
StgValue_237         (store            ) [ 00000000000000000000000]
empty_13             (specregionend    ) [ 00000000000000000000000]
StgValue_239         (br               ) [ 00000000001111111111110]
tmp_9_0_i            (call             ) [ 00000000000000000000000]
tmp_9_0_1_i          (call             ) [ 00000000000000000000000]
tmp_9_0_2_i          (call             ) [ 00000000000000000000000]
tmp_9_1_i            (call             ) [ 00000000000000000000000]
tmp_9_1_1_i          (call             ) [ 00000000000000000000000]
tmp_9_1_2_i          (call             ) [ 00000000000000000000000]
tmp_9_2_i            (call             ) [ 00000000000000000000000]
tmp_9_2_1_i          (call             ) [ 00000000000000000000000]
tmp_9_2_2_i          (call             ) [ 00000000000000000000000]
tmp11_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp11_trunc25_ext_ca (sext             ) [ 00000000000000000000000]
tmp1                 (add              ) [ 00000000000000000000000]
tmp11_cast           (sext             ) [ 00000000000000000000000]
tmp12_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp12_trunc24_ext_ca (sext             ) [ 00000000000000000000000]
tmp4                 (add              ) [ 00000000000000000000000]
tmp12_cast           (sext             ) [ 00000000000000000000000]
tmp5                 (add              ) [ 00000000000100000000100]
tmp14_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp14_trunc23_ext_ca (sext             ) [ 00000000000000000000000]
tmp6                 (add              ) [ 00000000000100000000100]
tmp16_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp16_trunc26_ext_ca (sext             ) [ 00000000000000000000000]
tmp7                 (add              ) [ 00000000000000000000000]
tmp16_cast           (sext             ) [ 00000000000000000000000]
tmp15_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp8                 (add              ) [ 00000000000100000000100]
writeCount_1_load    (load             ) [ 00000000000000000000000]
writeCount           (add              ) [ 00000000000000000000000]
tmp10_cast           (sext             ) [ 00000000000000000000000]
tmp14_cast           (sext             ) [ 00000000000000000000000]
tmp15_cast           (sext             ) [ 00000000000000000000000]
tmp9                 (add              ) [ 00000000000000000000000]
tmp13_cast           (sext             ) [ 00000000000000000000000]
result_4_2_2_i       (add              ) [ 00000000000000000000000]
result_4_2_2_i_cast1 (sext             ) [ 00000000000000000000000]
tmp_10               (bitselect        ) [ 00000000000000000000000]
result               (select           ) [ 00000000000000000000000]
result_cast1         (sext             ) [ 00000000000000000000000]
result_cast          (zext             ) [ 00000000000000000000000]
tmp_data_V_2         (select           ) [ 00000000000100000000010]
tmp_last_V           (icmp             ) [ 00000000000100000000010]
StgValue_328         (store            ) [ 00000000000000000000000]
StgValue_329         (write            ) [ 00000000000000000000000]
StgValue_330         (br               ) [ 00000000000000000000000]
StgValue_331         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_conv_d54x54_k3x3_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixed_point_mul"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="lineBuffer_0_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="lineBuffer_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_2_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="window_0_0_read_as_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="window_0_0_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="window_0_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="window_1_0_read_as_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="window_2_0_read_as_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="window_2_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="writeCount_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="readCount_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ctrl_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="54" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="0" index="3" bw="4" slack="0"/>
<pin id="215" dir="0" index="4" bw="2" slack="0"/>
<pin id="216" dir="0" index="5" bw="1" slack="0"/>
<pin id="217" dir="0" index="6" bw="5" slack="0"/>
<pin id="218" dir="0" index="7" bw="6" slack="0"/>
<pin id="219" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="kernel_0_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_read/12 "/>
</bind>
</comp>

<comp id="234" class="1004" name="kernel_1_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_read/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_2_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_read/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernel_3_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_read/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="kernel_4_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_read/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="kernel_5_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_read/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="kernel_6_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_read/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="kernel_7_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_read/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="kernel_8_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_read/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="0" index="3" bw="4" slack="0"/>
<pin id="287" dir="0" index="4" bw="2" slack="0"/>
<pin id="288" dir="0" index="5" bw="1" slack="0"/>
<pin id="289" dir="0" index="6" bw="5" slack="0"/>
<pin id="290" dir="0" index="7" bw="6" slack="0"/>
<pin id="291" dir="0" index="8" bw="32" slack="0"/>
<pin id="292" dir="0" index="9" bw="1" slack="0"/>
<pin id="293" dir="0" index="10" bw="1" slack="0"/>
<pin id="294" dir="0" index="11" bw="1" slack="0"/>
<pin id="295" dir="0" index="12" bw="1" slack="0"/>
<pin id="296" dir="0" index="13" bw="1" slack="0"/>
<pin id="297" dir="0" index="14" bw="1" slack="0"/>
<pin id="298" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_327/20 "/>
</bind>
</comp>

<comp id="312" class="1004" name="lineBuffer_0_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="1"/>
<pin id="363" dir="0" index="4" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_70/3 lineBuffer_0_load/8 windowRightCol_0/11 StgValue_221/12 "/>
</bind>
</comp>

<comp id="323" class="1004" name="lineBuffer_1_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="2"/>
<pin id="367" dir="0" index="4" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_86/6 lineBuffer_1_load/8 windowRightCol_1/11 StgValue_237/13 "/>
</bind>
</comp>

<comp id="334" class="1004" name="lineBuffer_0_addr_1_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_1/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="lineBuffer_1_addr_1_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_1/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="lineBuffer_0_addr_2_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_2/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lineBuffer_1_addr_2_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_2/11 "/>
</bind>
</comp>

<comp id="369" class="1005" name="x_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="1"/>
<pin id="371" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="x_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="x1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="x1_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="indvar_flatten_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="indvar_flatten_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="404" class="1005" name="y3_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="y3_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="415" class="1005" name="window_2_1_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="window_2_1_1_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="427" class="1005" name="window_1_2_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="window_1_2_1_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="1" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="439" class="1005" name="window_1_1_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="window_1_1_1_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="451" class="1005" name="x4_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="x4_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="462" class="1005" name="indvar_flatten6_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="1"/>
<pin id="464" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="indvar_flatten6_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="12" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="473" class="1005" name="y_assign_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="1"/>
<pin id="475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="y_assign_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="484" class="1005" name="x_assign_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="1"/>
<pin id="486" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="x_assign_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="495" class="1005" name="window_2_0_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="window_2_0_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="3"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="32" slack="0"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/12 "/>
</bind>
</comp>

<comp id="506" class="1005" name="window_1_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="window_1_1_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="3"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="window_1_0_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="window_1_0_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="3"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="32" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fixed_point_mul_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="23" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_i/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_fixed_point_mul_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="23" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="32" slack="0"/>
<pin id="540" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_1_i/12 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fixed_point_mul_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="23" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_2_i/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fixed_point_mul_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="23" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_i/12 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_fixed_point_mul_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="23" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_1_i/12 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_fixed_point_mul_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="23" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_2_i/12 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_fixed_point_mul_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="23" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_i/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fixed_point_mul_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="23" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_1_i/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_fixed_point_mul_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="23" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="0"/>
<pin id="592" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_2_i/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="54" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_load_1/9 window_2_2_load/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="exitcond1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="x_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="x_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="1"/>
<pin id="618" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="x_cast1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="exitcond4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="0" index="1" bw="6" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="x_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="x1_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x1_cast/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exitcond_flatten_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="0" index="1" bw="3" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="indvar_flatten_next_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="exitcond_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="0" index="1" bw="2" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="x4_mid2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="2" slack="0"/>
<pin id="663" dir="0" index="2" bw="2" slack="0"/>
<pin id="664" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="y9_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="2" slack="0"/>
<pin id="671" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_2_mid2_v_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="2" slack="0"/>
<pin id="677" dir="0" index="2" bw="2" slack="0"/>
<pin id="678" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2_v/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_9_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="cond_mid1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="0" index="1" bw="2" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="cond_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="0" index="1" bw="2" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="cond_mid2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="x4_cast19_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x4_cast19_cast/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_s_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="0"/>
<pin id="712" dir="0" index="1" bw="2" slack="0"/>
<pin id="713" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_cast1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast1/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="cond1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="0" index="1" bw="2" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="x_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="2" slack="0"/>
<pin id="735" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="window_1_1_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="0" index="2" bw="32" slack="0"/>
<pin id="742" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="window_2_2_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="0" index="1" bw="32" slack="1"/>
<pin id="748" dir="0" index="2" bw="32" slack="0"/>
<pin id="749" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="window_2_2_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="32" slack="1"/>
<pin id="756" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_2/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="window_2_2_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="32" slack="0"/>
<pin id="763" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="window_2_2_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="32" slack="1"/>
<pin id="770" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="window_2_2_6_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="32" slack="0"/>
<pin id="777" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/9 "/>
</bind>
</comp>

<comp id="780" class="1004" name="window_2_2_7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="window_2_2_8_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="32" slack="1"/>
<pin id="791" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="window_2_2_9_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="32" slack="1"/>
<pin id="798" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_9/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="StgValue_134_store_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="2"/>
<pin id="804" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_8_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="6"/>
<pin id="808" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="StgValue_146_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="StgValue_147_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/10 "/>
</bind>
</comp>

<comp id="819" class="1004" name="StgValue_148_store_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="exitcond_flatten8_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="12" slack="0"/>
<pin id="826" dir="0" index="1" bw="12" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="indvar_flatten_next7_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="exitcond2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="6" slack="0"/>
<pin id="838" dir="0" index="1" bw="6" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="x_assign_mid2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="6" slack="0"/>
<pin id="845" dir="0" index="2" bw="6" slack="0"/>
<pin id="846" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="850" class="1004" name="y_s_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="6" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_i_mid1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="6" slack="0"/>
<pin id="858" dir="0" index="1" bw="6" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_mid1/11 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_i_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="0"/>
<pin id="864" dir="0" index="1" bw="6" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_i_mid2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2/11 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_2_i_mid1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="6" slack="0"/>
<pin id="878" dir="0" index="1" bw="6" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_mid1/11 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_2_i_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="6" slack="0"/>
<pin id="884" dir="0" index="1" bw="6" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/11 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_2_i_mid2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i_mid2/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="y_assign_mid2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="6" slack="0"/>
<pin id="899" dir="0" index="2" bw="6" slack="0"/>
<pin id="900" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/11 "/>
</bind>
</comp>

<comp id="904" class="1004" name="x_assign_cast_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="0"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_i_15_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="6" slack="0"/>
<pin id="912" dir="0" index="1" bw="6" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_15/11 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_1_i_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="0"/>
<pin id="918" dir="0" index="1" bw="6" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/11 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/11 "/>
</bind>
</comp>

<comp id="934" class="1004" name="p_i_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i/11 "/>
</bind>
</comp>

<comp id="940" class="1004" name="readCount_1_load_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="949" class="1004" name="readCount_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="StgValue_184_store_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="1"/>
<pin id="958" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/11 "/>
</bind>
</comp>

<comp id="960" class="1004" name="x_4_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="window_0_0_read_as_1_load_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="2"/>
<pin id="968" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="970" class="1004" name="window_0_0_load_load_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="2"/>
<pin id="972" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="974" class="1004" name="window_0_1_load_load_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="2"/>
<pin id="976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="977" class="1004" name="window_1_0_read_as_1_load_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="2"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="window_2_0_read_as_1_load_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="2"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="window_2_1_2_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="2"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_2/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="StgValue_195_store_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="2"/>
<pin id="992" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/12 "/>
</bind>
</comp>

<comp id="994" class="1004" name="StgValue_196_store_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="2"/>
<pin id="997" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_196/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="StgValue_197_store_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="2"/>
<pin id="1002" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/12 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="StgValue_198_store_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="2"/>
<pin id="1007" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/12 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="window_0_1_load_1_load_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="2"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/12 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="StgValue_222_store_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="2"/>
<pin id="1016" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_222/12 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="StgValue_225_store_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="0" index="1" bw="32" slack="2"/>
<pin id="1021" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_225/12 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="window_2_2_10_load_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="3"/>
<pin id="1025" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_10/13 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp11_trunc_ext_cast_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="23" slack="0"/>
<pin id="1029" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp11_trunc25_ext_ca_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="23" slack="0"/>
<pin id="1033" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_trunc25_ext_ca/19 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="23" slack="0"/>
<pin id="1037" dir="0" index="1" bw="23" slack="0"/>
<pin id="1038" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/19 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp11_cast_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="24" slack="0"/>
<pin id="1043" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/19 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp12_trunc_ext_cast_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="23" slack="0"/>
<pin id="1047" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp12_trunc24_ext_ca_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="23" slack="0"/>
<pin id="1051" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_trunc24_ext_ca/19 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp4_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="23" slack="0"/>
<pin id="1055" dir="0" index="1" bw="23" slack="0"/>
<pin id="1056" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/19 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp12_cast_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="24" slack="0"/>
<pin id="1061" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_cast/19 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp5_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="24" slack="0"/>
<pin id="1065" dir="0" index="1" bw="24" slack="0"/>
<pin id="1066" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/19 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp14_trunc_ext_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="23" slack="0"/>
<pin id="1071" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp14_trunc23_ext_ca_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="23" slack="0"/>
<pin id="1075" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_trunc23_ext_ca/19 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp6_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="23" slack="0"/>
<pin id="1079" dir="0" index="1" bw="23" slack="0"/>
<pin id="1080" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/19 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp16_trunc_ext_cast_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="23" slack="0"/>
<pin id="1085" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp16_trunc26_ext_ca_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="23" slack="0"/>
<pin id="1089" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_trunc26_ext_ca/19 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="23" slack="0"/>
<pin id="1093" dir="0" index="1" bw="23" slack="0"/>
<pin id="1094" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/19 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp16_cast_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="24" slack="0"/>
<pin id="1099" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_cast/19 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp15_trunc_ext_cast_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="23" slack="0"/>
<pin id="1103" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp8_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="23" slack="0"/>
<pin id="1107" dir="0" index="1" bw="24" slack="0"/>
<pin id="1108" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/19 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="writeCount_1_load_load_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="10"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/20 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="writeCount_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/20 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp10_cast_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="25" slack="1"/>
<pin id="1122" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/20 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp14_cast_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="24" slack="1"/>
<pin id="1125" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_cast/20 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp15_cast_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="25" slack="1"/>
<pin id="1128" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_cast/20 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="tmp9_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="24" slack="0"/>
<pin id="1131" dir="0" index="1" bw="25" slack="0"/>
<pin id="1132" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/20 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp13_cast_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="26" slack="0"/>
<pin id="1137" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp13_cast/20 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="result_4_2_2_i_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="25" slack="0"/>
<pin id="1141" dir="0" index="1" bw="26" slack="0"/>
<pin id="1142" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_4_2_2_i/20 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="result_4_2_2_i_cast1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="27" slack="0"/>
<pin id="1147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_4_2_2_i_cast1/20 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_10_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="27" slack="0"/>
<pin id="1152" dir="0" index="2" bw="6" slack="0"/>
<pin id="1153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="result_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="27" slack="0"/>
<pin id="1160" dir="0" index="2" bw="27" slack="0"/>
<pin id="1161" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/20 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="result_cast1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="27" slack="0"/>
<pin id="1167" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_cast1/20 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="result_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="27" slack="0"/>
<pin id="1171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/20 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_data_V_2_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="10"/>
<pin id="1175" dir="0" index="1" bw="32" slack="0"/>
<pin id="1176" dir="0" index="2" bw="32" slack="0"/>
<pin id="1177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_2/20 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_last_V_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="0"/>
<pin id="1183" dir="0" index="1" bw="32" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/20 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="StgValue_328_store_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="0"/>
<pin id="1190" dir="0" index="1" bw="32" slack="10"/>
<pin id="1191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_328/20 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="ctrl_read_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="6"/>
<pin id="1195" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="1198" class="1005" name="exitcond1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="1"/>
<pin id="1200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="x_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="5" slack="0"/>
<pin id="1204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="exitcond4_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="x_2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="6" slack="0"/>
<pin id="1213" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="window_2_2_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="2"/>
<pin id="1218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_2 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="exitcond_flatten_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1226" class="1005" name="indvar_flatten_next_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="3" slack="0"/>
<pin id="1228" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1231" class="1005" name="tmp_2_mid2_v_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="2" slack="0"/>
<pin id="1233" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_mid2_v "/>
</bind>
</comp>

<comp id="1236" class="1005" name="tmp_9_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="cond_mid2_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="lineBuffer_0_addr_1_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="6" slack="1"/>
<pin id="1251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_1 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="lineBuffer_1_addr_1_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="6" slack="1"/>
<pin id="1256" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_1 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="cond1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="x_3_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="2" slack="0"/>
<pin id="1269" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="window_2_2_7_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="1"/>
<pin id="1274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="window_2_2_8_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="window_2_2_9_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_9 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="window_0_0_read_as_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="2"/>
<pin id="1289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1293" class="1005" name="window_0_0_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="2"/>
<pin id="1295" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="window_0_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="2"/>
<pin id="1301" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="window_1_0_read_as_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="2"/>
<pin id="1308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1312" class="1005" name="window_2_0_read_as_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="2"/>
<pin id="1314" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1318" class="1005" name="window_2_1_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="0"/>
<pin id="1320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="writeCount_1_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="readCount_1_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="0"/>
<pin id="1335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="tmp_8_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="10"/>
<pin id="1342" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="exitcond_flatten8_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="indvar_flatten_next7_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="12" slack="0"/>
<pin id="1351" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="y_assign_mid2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="6" slack="0"/>
<pin id="1356" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="p_i_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1363" class="1005" name="lineBuffer_0_addr_2_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="6" slack="1"/>
<pin id="1365" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="lineBuffer_1_addr_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="6" slack="1"/>
<pin id="1371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="tmp_5_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="x_4_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="6" slack="0"/>
<pin id="1381" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="window_2_1_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="0"/>
<pin id="1386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="windowRightCol_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="0"/>
<pin id="1392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="windowRightCol_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="tmp5_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="25" slack="1"/>
<pin id="1397" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="tmp6_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="24" slack="1"/>
<pin id="1402" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="tmp8_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="25" slack="1"/>
<pin id="1407" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="tmp_data_V_2_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="1"/>
<pin id="1412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="tmp_last_V_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="210" pin=5"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="210" pin=7"/></net>

<net id="232"><net_src comp="140" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="140" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="140" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="140" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="140" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="140" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="140" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="140" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="140" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="299"><net_src comp="152" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="282" pin=7"/></net>

<net id="307"><net_src comp="154" pin="0"/><net_sink comp="282" pin=9"/></net>

<net id="308"><net_src comp="156" pin="0"/><net_sink comp="282" pin=10"/></net>

<net id="309"><net_src comp="116" pin="0"/><net_sink comp="282" pin=11"/></net>

<net id="310"><net_src comp="158" pin="0"/><net_sink comp="282" pin=13"/></net>

<net id="311"><net_src comp="94" pin="0"/><net_sink comp="282" pin=14"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="353"><net_src comp="64" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="348" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="365"><net_src comp="329" pin="2"/><net_sink comp="318" pin=4"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="384"><net_src comp="94" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="392"><net_src comp="385" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="396"><net_src comp="104" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="106" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="108" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="426"><net_src comp="419" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="430"><net_src comp="108" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="438"><net_src comp="431" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="442"><net_src comp="108" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="454"><net_src comp="106" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="126" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="94" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="94" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="504"><net_src comp="415" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="498" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="515"><net_src comp="427" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="509" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="526"><net_src comp="439" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="506" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="520" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="534"><net_src comp="142" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="228" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="142" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="234" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="142" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="240" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="142" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="246" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="142" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="520" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="252" pin="2"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="142" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="509" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="258" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="142" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="264" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="142" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="498" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="270" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="142" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="276" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="210" pin="8"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="608"><net_src comp="373" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="74" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="373" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="78" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="369" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="629"><net_src comp="385" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="96" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="385" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="381" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="646"><net_src comp="397" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="110" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="397" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="112" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="455" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="114" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="106" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="455" pin="4"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="106" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="408" pin="4"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="654" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="408" pin="4"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="408" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="116" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="408" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="106" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="654" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="686" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="692" pin="2"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="660" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="118" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="730"><net_src comp="660" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="106" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="106" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="660" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="318" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="329" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="427" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="751"><net_src comp="738" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="738" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="758"><net_src comp="439" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="764"><net_src comp="601" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="738" pin="3"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="738" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="415" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="601" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="779"><net_src comp="759" pin="3"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="415" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="766" pin="3"/><net_sink comp="780" pin=2"/></net>

<net id="792"><net_src comp="745" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="427" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="752" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="439" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="773" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="813"><net_src comp="124" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="64" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="601" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="466" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="128" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="466" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="130" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="488" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="96" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="94" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="488" pin="4"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="477" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="98" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="94" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="477" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="94" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="836" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="856" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="862" pin="2"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="850" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="134" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="477" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="134" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="836" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="876" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="882" pin="2"/><net_sink comp="888" pin=2"/></net>

<net id="901"><net_src comp="836" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="850" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="477" pin="4"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="842" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="914"><net_src comp="842" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="94" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="842" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="134" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="910" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="868" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="916" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="888" pin="3"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="922" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="138" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="940" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="56" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="949" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="842" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="98" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="966" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="973"><net_src comp="970" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="980"><net_src comp="977" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="984"><net_src comp="981" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="988"><net_src comp="985" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="993"><net_src comp="498" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="998"><net_src comp="520" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="1003"><net_src comp="974" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="970" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="1009" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1017"><net_src comp="318" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="595" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1023" pin="1"/><net_sink comp="329" pin=4"/></net>

<net id="1030"><net_src comp="573" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="580" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1027" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="557" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="565" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1045" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="1041" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="529" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="536" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1073" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1069" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="543" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="588" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1083" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1100"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="550" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1109"><net_src comp="1101" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1097" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1118"><net_src comp="1111" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="56" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1133"><net_src comp="1123" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1138"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1143"><net_src comp="1120" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1135" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1148"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1154"><net_src comp="144" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1139" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="146" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1162"><net_src comp="1149" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="148" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="1139" pin="2"/><net_sink comp="1157" pin=2"/></net>

<net id="1168"><net_src comp="1157" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1178"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1179"><net_src comp="1145" pin="1"/><net_sink comp="1173" pin=2"/></net>

<net id="1180"><net_src comp="1173" pin="3"/><net_sink comp="282" pin=8"/></net>

<net id="1185"><net_src comp="1114" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="150" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1187"><net_src comp="1181" pin="2"/><net_sink comp="282" pin=12"/></net>

<net id="1192"><net_src comp="1114" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="204" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1201"><net_src comp="604" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="610" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1210"><net_src comp="625" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="631" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1219"><net_src comp="168" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1225"><net_src comp="642" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="648" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1234"><net_src comp="674" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1239"><net_src comp="682" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1244"><net_src comp="698" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1247"><net_src comp="1241" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1248"><net_src comp="1241" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1252"><net_src comp="334" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1257"><net_src comp="340" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1262"><net_src comp="726" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1270"><net_src comp="732" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1275"><net_src comp="780" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1280"><net_src comp="787" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1285"><net_src comp="794" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1290"><net_src comp="172" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1296"><net_src comp="176" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1302"><net_src comp="180" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1305"><net_src comp="1299" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1309"><net_src comp="184" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1315"><net_src comp="188" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1321"><net_src comp="192" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1324"><net_src comp="1318" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1325"><net_src comp="1318" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1329"><net_src comp="196" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1336"><net_src comp="200" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1343"><net_src comp="806" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1348"><net_src comp="824" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1352"><net_src comp="830" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1357"><net_src comp="896" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1362"><net_src comp="934" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="348" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="318" pin=3"/></net>

<net id="1372"><net_src comp="355" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="329" pin=3"/></net>

<net id="1378"><net_src comp="943" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="960" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1387"><net_src comp="985" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1393"><net_src comp="329" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1398"><net_src comp="1063" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1403"><net_src comp="1077" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1408"><net_src comp="1105" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1413"><net_src comp="1173" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="282" pin=8"/></net>

<net id="1418"><net_src comp="1181" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="282" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {21 }
	Port: outStream_V_keep_V | {21 }
	Port: outStream_V_strb_V | {21 }
	Port: outStream_V_user_V | {21 }
	Port: outStream_V_last_V | {21 }
	Port: outStream_V_id_V | {21 }
	Port: outStream_V_dest_V | {21 }
 - Input state : 
	Port: cnn_conv_d54x54_k3x3 : inStream_V_data_V | {2 5 11 }
	Port: cnn_conv_d54x54_k3x3 : inStream_V_keep_V | {2 5 11 }
	Port: cnn_conv_d54x54_k3x3 : inStream_V_strb_V | {2 5 11 }
	Port: cnn_conv_d54x54_k3x3 : inStream_V_user_V | {2 5 11 }
	Port: cnn_conv_d54x54_k3x3 : inStream_V_last_V | {2 5 11 }
	Port: cnn_conv_d54x54_k3x3 : inStream_V_id_V | {2 5 11 }
	Port: cnn_conv_d54x54_k3x3 : inStream_V_dest_V | {2 5 11 }
	Port: cnn_conv_d54x54_k3x3 : ctrl | {1 }
	Port: cnn_conv_d54x54_k3x3 : kernel_0 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_1 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_2 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_3 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_4 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_5 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_6 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_7 | {12 }
	Port: cnn_conv_d54x54_k3x3 : kernel_8 | {12 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_59 : 2
		x_1 : 1
	State 3
		x_cast1 : 1
		lineBuffer_0_addr : 2
		StgValue_70 : 3
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_77 : 2
	State 6
		lineBuffer_1_addr : 1
		StgValue_86 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_99 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_2_mid2_v : 2
		tmp_9 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x4_cast19_cast : 3
		tmp_s : 4
		tmp_cast1 : 5
		tmp_cast : 6
		lineBuffer_0_addr_1 : 7
		lineBuffer_1_addr_1 : 7
		lineBuffer_0_load : 8
		lineBuffer_1_load : 8
		cond1 : 3
		x_3 : 3
	State 9
		window_1_1_2 : 1
		window_2_2_1 : 2
		window_2_2_2 : 2
		window_2_2_4 : 2
		window_2_2_5 : 2
		window_2_2_6 : 3
		window_2_2_7 : 3
		window_2_2_8 : 3
		window_2_2_9 : 3
		empty_11 : 1
		StgValue_134 : 4
	State 10
		StgValue_146 : 1
		StgValue_147 : 1
		StgValue_148 : 1
	State 11
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		tmp_i_mid1 : 2
		tmp_i : 1
		tmp_i_mid2 : 3
		tmp_2_i_mid1 : 2
		tmp_2_i : 1
		tmp_2_i_mid2 : 3
		y_assign_mid2 : 2
		x_assign_cast : 3
		tmp_i_15 : 3
		tmp_1_i : 3
		tmp2 : 4
		tmp3 : 4
		p_i : 4
		StgValue_174 : 4
		lineBuffer_0_addr_2 : 4
		windowRightCol_0 : 5
		lineBuffer_1_addr_2 : 4
		windowRightCol_1 : 5
		tmp_5 : 1
		StgValue_181 : 2
		readCount : 1
		StgValue_184 : 2
		x_4 : 3
	State 12
		StgValue_195 : 1
		StgValue_196 : 1
		StgValue_197 : 1
		StgValue_198 : 1
		StgValue_221 : 1
		StgValue_222 : 1
		StgValue_225 : 1
	State 13
		StgValue_237 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp11_trunc_ext_cast : 1
		tmp11_trunc25_ext_ca : 1
		tmp1 : 2
		tmp11_cast : 3
		tmp12_trunc_ext_cast : 1
		tmp12_trunc24_ext_ca : 1
		tmp4 : 2
		tmp12_cast : 3
		tmp5 : 4
		tmp14_trunc_ext_cast : 1
		tmp14_trunc23_ext_ca : 1
		tmp6 : 2
		tmp16_trunc_ext_cast : 1
		tmp16_trunc26_ext_ca : 1
		tmp7 : 2
		tmp16_cast : 3
		tmp15_trunc_ext_cast : 1
		tmp8 : 4
	State 20
		writeCount : 1
		tmp9 : 1
		tmp13_cast : 2
		result_4_2_2_i : 3
		result_4_2_2_i_cast1 : 4
		tmp_10 : 4
		result : 5
		result_cast1 : 6
		result_cast : 7
		tmp_data_V_2 : 8
		tmp_last_V : 2
		StgValue_327 : 9
		StgValue_328 : 2
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |  grp_fixed_point_mul_fu_529  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_536  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_543  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_550  |    4    |   150   |   217   |
|   call   |  grp_fixed_point_mul_fu_557  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_565  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_573  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_580  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_588  |    4    |   150   |   217   |
|----------|------------------------------|---------|---------|---------|
|          |        x4_mid2_fu_660        |    0    |    0    |    2    |
|          |      tmp_2_mid2_v_fu_674     |    0    |    0    |    2    |
|          |       cond_mid2_fu_698       |    0    |    0    |    1    |
|          |      window_1_1_2_fu_738     |    0    |    0    |    32   |
|          |      window_2_2_1_fu_745     |    0    |    0    |    32   |
|          |      window_2_2_2_fu_752     |    0    |    0    |    32   |
|          |      window_2_2_4_fu_759     |    0    |    0    |    32   |
|          |      window_2_2_5_fu_766     |    0    |    0    |    32   |
|  select  |      window_2_2_6_fu_773     |    0    |    0    |    32   |
|          |      window_2_2_7_fu_780     |    0    |    0    |    32   |
|          |      window_2_2_8_fu_787     |    0    |    0    |    32   |
|          |      window_2_2_9_fu_794     |    0    |    0    |    32   |
|          |     x_assign_mid2_fu_842     |    0    |    0    |    6    |
|          |       tmp_i_mid2_fu_868      |    0    |    0    |    1    |
|          |      tmp_2_i_mid2_fu_888     |    0    |    0    |    1    |
|          |     y_assign_mid2_fu_896     |    0    |    0    |    6    |
|          |        result_fu_1157        |    0    |    0    |    27   |
|          |     tmp_data_V_2_fu_1173     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_610          |    0    |    0    |    5    |
|          |          x_2_fu_631          |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_648  |    0    |    0    |    3    |
|          |           y9_fu_668          |    0    |    0    |    2    |
|          |         tmp_s_fu_710         |    0    |    0    |    5    |
|          |          x_3_fu_732          |    0    |    0    |    2    |
|          |  indvar_flatten_next7_fu_830 |    0    |    0    |    12   |
|          |          y_s_fu_850          |    0    |    0    |    6    |
|          |       readCount_fu_949       |    0    |    0    |    32   |
|    add   |          x_4_fu_960          |    0    |    0    |    6    |
|          |         tmp1_fu_1035         |    0    |    0    |    23   |
|          |         tmp4_fu_1053         |    0    |    0    |    23   |
|          |         tmp5_fu_1063         |    0    |    0    |    24   |
|          |         tmp6_fu_1077         |    0    |    0    |    23   |
|          |         tmp7_fu_1091         |    0    |    0    |    23   |
|          |         tmp8_fu_1105         |    0    |    0    |    24   |
|          |      writeCount_fu_1114      |    0    |    0    |    32   |
|          |         tmp9_fu_1129         |    0    |    0    |    25   |
|          |    result_4_2_2_i_fu_1139    |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_604       |    0    |    0    |    2    |
|          |       exitcond4_fu_625       |    0    |    0    |    3    |
|          |    exitcond_flatten_fu_642   |    0    |    0    |    2    |
|          |        exitcond_fu_654       |    0    |    0    |    1    |
|          |       cond_mid1_fu_686       |    0    |    0    |    1    |
|          |          cond_fu_692         |    0    |    0    |    1    |
|          |         cond1_fu_726         |    0    |    0    |    1    |
|          |   exitcond_flatten8_fu_824   |    0    |    0    |    5    |
|   icmp   |       exitcond2_fu_836       |    0    |    0    |    3    |
|          |       tmp_i_mid1_fu_856      |    0    |    0    |    3    |
|          |         tmp_i_fu_862         |    0    |    0    |    3    |
|          |      tmp_2_i_mid1_fu_876     |    0    |    0    |    3    |
|          |        tmp_2_i_fu_882        |    0    |    0    |    3    |
|          |        tmp_i_15_fu_910       |    0    |    0    |    3    |
|          |        tmp_1_i_fu_916        |    0    |    0    |    3    |
|          |         tmp_5_fu_943         |    0    |    0    |    11   |
|          |      tmp_last_V_fu_1181      |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp2_fu_922         |    0    |    0    |    1    |
|    or    |          tmp3_fu_928         |    0    |    0    |    1    |
|          |          p_i_fu_934          |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |     ctrl_read_read_fu_204    |    0    |    0    |    0    |
|          |        grp_read_fu_210       |    0    |    0    |    0    |
|          |   kernel_0_read_read_fu_228  |    0    |    0    |    0    |
|          |   kernel_1_read_read_fu_234  |    0    |    0    |    0    |
|          |   kernel_2_read_read_fu_240  |    0    |    0    |    0    |
|   read   |   kernel_3_read_read_fu_246  |    0    |    0    |    0    |
|          |   kernel_4_read_read_fu_252  |    0    |    0    |    0    |
|          |   kernel_5_read_read_fu_258  |    0    |    0    |    0    |
|          |   kernel_6_read_read_fu_264  |    0    |    0    |    0    |
|          |   kernel_7_read_read_fu_270  |    0    |    0    |    0    |
|          |   kernel_8_read_read_fu_276  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_282       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|          grp_fu_595          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         x_cast_fu_616        |    0    |    0    |    0    |
|          |       tmp_cast1_fu_716       |    0    |    0    |    0    |
|          | tmp11_trunc_ext_cast_fu_1027 |    0    |    0    |    0    |
|          | tmp11_trunc25_ext_ca_fu_1031 |    0    |    0    |    0    |
|          |      tmp11_cast_fu_1041      |    0    |    0    |    0    |
|          | tmp12_trunc_ext_cast_fu_1045 |    0    |    0    |    0    |
|          | tmp12_trunc24_ext_ca_fu_1049 |    0    |    0    |    0    |
|          |      tmp12_cast_fu_1059      |    0    |    0    |    0    |
|          | tmp14_trunc_ext_cast_fu_1069 |    0    |    0    |    0    |
|   sext   | tmp14_trunc23_ext_ca_fu_1073 |    0    |    0    |    0    |
|          | tmp16_trunc_ext_cast_fu_1083 |    0    |    0    |    0    |
|          | tmp16_trunc26_ext_ca_fu_1087 |    0    |    0    |    0    |
|          |      tmp16_cast_fu_1097      |    0    |    0    |    0    |
|          | tmp15_trunc_ext_cast_fu_1101 |    0    |    0    |    0    |
|          |      tmp10_cast_fu_1120      |    0    |    0    |    0    |
|          |      tmp14_cast_fu_1123      |    0    |    0    |    0    |
|          |      tmp15_cast_fu_1126      |    0    |    0    |    0    |
|          |      tmp13_cast_fu_1135      |    0    |    0    |    0    |
|          | result_4_2_2_i_cast1_fu_1145 |    0    |    0    |    0    |
|          |     result_cast1_fu_1165     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        x_cast1_fu_620        |    0    |    0    |    0    |
|          |        x1_cast_fu_637        |    0    |    0    |    0    |
|   zext   |     x4_cast19_cast_fu_706    |    0    |    0    |    0    |
|          |        tmp_cast_fu_720       |    0    |    0    |    0    |
|          |     x_assign_cast_fu_904     |    0    |    0    |    0    |
|          |      result_cast_fu_1169     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_9_fu_682         |    0    |    0    |    0    |
|          |         tmp_8_fu_806         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|        tmp_10_fu_1149        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    36   |   1350  |   2683  |
|----------|------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|lineBuffer_0|    2   |    0   |    0   |
|lineBuffer_1|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cond1_reg_1259       |    1   |
|      cond_mid2_reg_1241     |    1   |
|      ctrl_read_reg_1193     |   32   |
|      exitcond1_reg_1198     |    1   |
|      exitcond4_reg_1207     |    1   |
|  exitcond_flatten8_reg_1345 |    1   |
|  exitcond_flatten_reg_1222  |    1   |
|   indvar_flatten6_reg_462   |   12   |
|indvar_flatten_next7_reg_1349|   12   |
| indvar_flatten_next_reg_1226|    3   |
|    indvar_flatten_reg_393   |    3   |
| lineBuffer_0_addr_1_reg_1249|    6   |
| lineBuffer_0_addr_2_reg_1363|    6   |
| lineBuffer_1_addr_1_reg_1254|    6   |
| lineBuffer_1_addr_2_reg_1369|    6   |
|         p_i_reg_1359        |    1   |
|     readCount_1_reg_1333    |   32   |
|        tmp5_reg_1395        |   25   |
|        tmp6_reg_1400        |   24   |
|        tmp8_reg_1405        |   25   |
|    tmp_2_mid2_v_reg_1231    |    2   |
|        tmp_5_reg_1375       |    1   |
|        tmp_8_reg_1340       |    1   |
|        tmp_9_reg_1236       |    1   |
|    tmp_data_V_2_reg_1410    |   32   |
|     tmp_last_V_reg_1415     |    1   |
|  windowRightCol_1_reg_1390  |   32   |
| window_0_0_read_as_reg_1287 |   32   |
|     window_0_0_reg_1293     |   32   |
|     window_0_1_reg_1299     |   32   |
| window_1_0_read_as_reg_1306 |   32   |
|      window_1_0_reg_517     |   32   |
|     window_1_1_1_reg_439    |   32   |
|      window_1_1_reg_506     |   32   |
|     window_1_2_1_reg_427    |   32   |
| window_2_0_read_as_reg_1312 |   32   |
|      window_2_0_reg_495     |   32   |
|     window_2_1_1_reg_415    |   32   |
|    window_2_1_2_reg_1384    |   32   |
|     window_2_1_reg_1318     |   32   |
|    window_2_2_7_reg_1272    |   32   |
|    window_2_2_8_reg_1277    |   32   |
|    window_2_2_9_reg_1282    |   32   |
|     window_2_2_reg_1216     |   32   |
|    writeCount_1_reg_1326    |   32   |
|          x1_reg_381         |    6   |
|          x4_reg_451         |    2   |
|         x_1_reg_1202        |    5   |
|         x_2_reg_1211        |    6   |
|         x_3_reg_1267        |    2   |
|         x_4_reg_1379        |    6   |
|       x_assign_reg_484      |    6   |
|          x_reg_369          |    5   |
|          y3_reg_404         |    2   |
|    y_assign_mid2_reg_1354   |    6   |
|       y_assign_reg_473      |    6   |
+-----------------------------+--------+
|            Total            |   897  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_282      |  p8  |   2  |  32  |   64   ||    32   |
|      grp_write_fu_282      |  p12 |   2  |   1  |    2   ||    1    |
|      grp_access_fu_318     |  p0  |   5  |   6  |   30   ||    6    |
|      grp_access_fu_329     |  p0  |   5  |   6  |   30   ||    6    |
|          x_reg_369         |  p0  |   2  |   5  |   10   ||    5    |
|         x1_reg_381         |  p0  |   2  |   6  |   12   ||    6    |
|    window_2_1_1_reg_415    |  p0  |   2  |  32  |   64   ||    32   |
|    window_1_2_1_reg_427    |  p0  |   2  |  32  |   64   ||    32   |
|    window_1_1_1_reg_439    |  p0  |   2  |  32  |   64   ||    32   |
| grp_fixed_point_mul_fu_588 |  p1  |   2  |  32  |   64   ||    32   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   404  ||  16.446 ||   184   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   36   |    -   |  1350  |  2683  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   184  |
|  Register |    -   |    -   |    -   |   897  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   36   |   16   |  2247  |  2867  |
+-----------+--------+--------+--------+--------+--------+
