Running: xsim.dir/Lab7_2verilog_tb_behav/xsimk.exe -simmode gui -wdb Lab7_2verilog_tb_behav.wdb -simrunnum 0 -socket 55170
Design successfully loaded
Design Loading Memory Usage: 7200 KB (Peak: 7200 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 7888 KB (Peak: 7888 KB)
Simulation CPU Usage: 15 ms
