
MJSGadget.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104b0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad8  08010570  08010570  00011570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011048  08011048  00013218  2**0
                  CONTENTS
  4 .ARM          00000008  08011048  08011048  00012048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011050  08011050  00013218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011050  08011050  00012050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011054  08011054  00012054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  08011058  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dec  20000218  08011270  00013218  2**2
                  ALLOC
 10 ._user_heap_stack 00000504  20002004  08011270  00014004  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00013218  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d0ca  00000000  00000000  00013240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005008  00000000  00000000  0003030a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001880  00000000  00000000  00035318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012b2  00000000  00000000  00036b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001add3  00000000  00000000  00037e4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025858  00000000  00000000  00052c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e9aa  00000000  00000000  00078475  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106e1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ad4  00000000  00000000  00106e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010d938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000218 	.word	0x20000218
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08010558 	.word	0x08010558

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000021c 	.word	0x2000021c
 8000104:	08010558 	.word	0x08010558

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 ffd3 	bl	80023e8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 ff13 	bl	8002278 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 ffc5 	bl	80023e8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 ffbb 	bl	80023e8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 ff3d 	bl	8002300 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 ff33 	bl	8002300 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fc6f 	bl	8000d94 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fbef 	bl	8000ca4 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fc61 	bl	8000d94 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc57 	bl	8000d94 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fbfd 	bl	8000cf4 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fbf3 	bl	8000cf4 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	@ (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f834 	bl	80005b8 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4699      	mov	r9, r3
 8000562:	0c03      	lsrs	r3, r0, #16
 8000564:	469c      	mov	ip, r3
 8000566:	0413      	lsls	r3, r2, #16
 8000568:	4647      	mov	r7, r8
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	001d      	movs	r5, r3
 800056e:	000e      	movs	r6, r1
 8000570:	4661      	mov	r1, ip
 8000572:	0404      	lsls	r4, r0, #16
 8000574:	0c24      	lsrs	r4, r4, #16
 8000576:	b580      	push	{r7, lr}
 8000578:	0007      	movs	r7, r0
 800057a:	0c10      	lsrs	r0, r2, #16
 800057c:	434b      	muls	r3, r1
 800057e:	4365      	muls	r5, r4
 8000580:	4341      	muls	r1, r0
 8000582:	4360      	muls	r0, r4
 8000584:	0c2c      	lsrs	r4, r5, #16
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	1824      	adds	r4, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	42a3      	cmp	r3, r4
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	@ 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4356      	muls	r6, r2
 800059e:	0c23      	lsrs	r3, r4, #16
 80005a0:	042d      	lsls	r5, r5, #16
 80005a2:	0c2d      	lsrs	r5, r5, #16
 80005a4:	1989      	adds	r1, r1, r6
 80005a6:	4463      	add	r3, ip
 80005a8:	0424      	lsls	r4, r4, #16
 80005aa:	1960      	adds	r0, r4, r5
 80005ac:	18c9      	adds	r1, r1, r3
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			@ (mov r8, r8)

080005b8 <__udivmoddi4>:
 80005b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ba:	4657      	mov	r7, sl
 80005bc:	464e      	mov	r6, r9
 80005be:	4645      	mov	r5, r8
 80005c0:	46de      	mov	lr, fp
 80005c2:	b5e0      	push	{r5, r6, r7, lr}
 80005c4:	0004      	movs	r4, r0
 80005c6:	000d      	movs	r5, r1
 80005c8:	4692      	mov	sl, r2
 80005ca:	4699      	mov	r9, r3
 80005cc:	b083      	sub	sp, #12
 80005ce:	428b      	cmp	r3, r1
 80005d0:	d830      	bhi.n	8000634 <__udivmoddi4+0x7c>
 80005d2:	d02d      	beq.n	8000630 <__udivmoddi4+0x78>
 80005d4:	4649      	mov	r1, r9
 80005d6:	4650      	mov	r0, sl
 80005d8:	f002 ff2e 	bl	8003438 <__clzdi2>
 80005dc:	0029      	movs	r1, r5
 80005de:	0006      	movs	r6, r0
 80005e0:	0020      	movs	r0, r4
 80005e2:	f002 ff29 	bl	8003438 <__clzdi2>
 80005e6:	1a33      	subs	r3, r6, r0
 80005e8:	4698      	mov	r8, r3
 80005ea:	3b20      	subs	r3, #32
 80005ec:	d434      	bmi.n	8000658 <__udivmoddi4+0xa0>
 80005ee:	469b      	mov	fp, r3
 80005f0:	4653      	mov	r3, sl
 80005f2:	465a      	mov	r2, fp
 80005f4:	4093      	lsls	r3, r2
 80005f6:	4642      	mov	r2, r8
 80005f8:	001f      	movs	r7, r3
 80005fa:	4653      	mov	r3, sl
 80005fc:	4093      	lsls	r3, r2
 80005fe:	001e      	movs	r6, r3
 8000600:	42af      	cmp	r7, r5
 8000602:	d83b      	bhi.n	800067c <__udivmoddi4+0xc4>
 8000604:	42af      	cmp	r7, r5
 8000606:	d100      	bne.n	800060a <__udivmoddi4+0x52>
 8000608:	e079      	b.n	80006fe <__udivmoddi4+0x146>
 800060a:	465b      	mov	r3, fp
 800060c:	1ba4      	subs	r4, r4, r6
 800060e:	41bd      	sbcs	r5, r7
 8000610:	2b00      	cmp	r3, #0
 8000612:	da00      	bge.n	8000616 <__udivmoddi4+0x5e>
 8000614:	e076      	b.n	8000704 <__udivmoddi4+0x14c>
 8000616:	2200      	movs	r2, #0
 8000618:	2300      	movs	r3, #0
 800061a:	9200      	str	r2, [sp, #0]
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	2301      	movs	r3, #1
 8000620:	465a      	mov	r2, fp
 8000622:	4093      	lsls	r3, r2
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2301      	movs	r3, #1
 8000628:	4642      	mov	r2, r8
 800062a:	4093      	lsls	r3, r2
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	e029      	b.n	8000684 <__udivmoddi4+0xcc>
 8000630:	4282      	cmp	r2, r0
 8000632:	d9cf      	bls.n	80005d4 <__udivmoddi4+0x1c>
 8000634:	2200      	movs	r2, #0
 8000636:	2300      	movs	r3, #0
 8000638:	9200      	str	r2, [sp, #0]
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <__udivmoddi4+0x8e>
 8000642:	601c      	str	r4, [r3, #0]
 8000644:	605d      	str	r5, [r3, #4]
 8000646:	9800      	ldr	r0, [sp, #0]
 8000648:	9901      	ldr	r1, [sp, #4]
 800064a:	b003      	add	sp, #12
 800064c:	bcf0      	pop	{r4, r5, r6, r7}
 800064e:	46bb      	mov	fp, r7
 8000650:	46b2      	mov	sl, r6
 8000652:	46a9      	mov	r9, r5
 8000654:	46a0      	mov	r8, r4
 8000656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000658:	4642      	mov	r2, r8
 800065a:	469b      	mov	fp, r3
 800065c:	2320      	movs	r3, #32
 800065e:	1a9b      	subs	r3, r3, r2
 8000660:	4652      	mov	r2, sl
 8000662:	40da      	lsrs	r2, r3
 8000664:	4641      	mov	r1, r8
 8000666:	0013      	movs	r3, r2
 8000668:	464a      	mov	r2, r9
 800066a:	408a      	lsls	r2, r1
 800066c:	0017      	movs	r7, r2
 800066e:	4642      	mov	r2, r8
 8000670:	431f      	orrs	r7, r3
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	001e      	movs	r6, r3
 8000678:	42af      	cmp	r7, r5
 800067a:	d9c3      	bls.n	8000604 <__udivmoddi4+0x4c>
 800067c:	2200      	movs	r2, #0
 800067e:	2300      	movs	r3, #0
 8000680:	9200      	str	r2, [sp, #0]
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	4643      	mov	r3, r8
 8000686:	2b00      	cmp	r3, #0
 8000688:	d0d8      	beq.n	800063c <__udivmoddi4+0x84>
 800068a:	07fb      	lsls	r3, r7, #31
 800068c:	0872      	lsrs	r2, r6, #1
 800068e:	431a      	orrs	r2, r3
 8000690:	4646      	mov	r6, r8
 8000692:	087b      	lsrs	r3, r7, #1
 8000694:	e00e      	b.n	80006b4 <__udivmoddi4+0xfc>
 8000696:	42ab      	cmp	r3, r5
 8000698:	d101      	bne.n	800069e <__udivmoddi4+0xe6>
 800069a:	42a2      	cmp	r2, r4
 800069c:	d80c      	bhi.n	80006b8 <__udivmoddi4+0x100>
 800069e:	1aa4      	subs	r4, r4, r2
 80006a0:	419d      	sbcs	r5, r3
 80006a2:	2001      	movs	r0, #1
 80006a4:	1924      	adds	r4, r4, r4
 80006a6:	416d      	adcs	r5, r5
 80006a8:	2100      	movs	r1, #0
 80006aa:	3e01      	subs	r6, #1
 80006ac:	1824      	adds	r4, r4, r0
 80006ae:	414d      	adcs	r5, r1
 80006b0:	2e00      	cmp	r6, #0
 80006b2:	d006      	beq.n	80006c2 <__udivmoddi4+0x10a>
 80006b4:	42ab      	cmp	r3, r5
 80006b6:	d9ee      	bls.n	8000696 <__udivmoddi4+0xde>
 80006b8:	3e01      	subs	r6, #1
 80006ba:	1924      	adds	r4, r4, r4
 80006bc:	416d      	adcs	r5, r5
 80006be:	2e00      	cmp	r6, #0
 80006c0:	d1f8      	bne.n	80006b4 <__udivmoddi4+0xfc>
 80006c2:	9800      	ldr	r0, [sp, #0]
 80006c4:	9901      	ldr	r1, [sp, #4]
 80006c6:	465b      	mov	r3, fp
 80006c8:	1900      	adds	r0, r0, r4
 80006ca:	4169      	adcs	r1, r5
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	db24      	blt.n	800071a <__udivmoddi4+0x162>
 80006d0:	002b      	movs	r3, r5
 80006d2:	465a      	mov	r2, fp
 80006d4:	4644      	mov	r4, r8
 80006d6:	40d3      	lsrs	r3, r2
 80006d8:	002a      	movs	r2, r5
 80006da:	40e2      	lsrs	r2, r4
 80006dc:	001c      	movs	r4, r3
 80006de:	465b      	mov	r3, fp
 80006e0:	0015      	movs	r5, r2
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	db2a      	blt.n	800073c <__udivmoddi4+0x184>
 80006e6:	0026      	movs	r6, r4
 80006e8:	409e      	lsls	r6, r3
 80006ea:	0033      	movs	r3, r6
 80006ec:	0026      	movs	r6, r4
 80006ee:	4647      	mov	r7, r8
 80006f0:	40be      	lsls	r6, r7
 80006f2:	0032      	movs	r2, r6
 80006f4:	1a80      	subs	r0, r0, r2
 80006f6:	4199      	sbcs	r1, r3
 80006f8:	9000      	str	r0, [sp, #0]
 80006fa:	9101      	str	r1, [sp, #4]
 80006fc:	e79e      	b.n	800063c <__udivmoddi4+0x84>
 80006fe:	42a3      	cmp	r3, r4
 8000700:	d8bc      	bhi.n	800067c <__udivmoddi4+0xc4>
 8000702:	e782      	b.n	800060a <__udivmoddi4+0x52>
 8000704:	4642      	mov	r2, r8
 8000706:	2320      	movs	r3, #32
 8000708:	2100      	movs	r1, #0
 800070a:	1a9b      	subs	r3, r3, r2
 800070c:	2200      	movs	r2, #0
 800070e:	9100      	str	r1, [sp, #0]
 8000710:	9201      	str	r2, [sp, #4]
 8000712:	2201      	movs	r2, #1
 8000714:	40da      	lsrs	r2, r3
 8000716:	9201      	str	r2, [sp, #4]
 8000718:	e785      	b.n	8000626 <__udivmoddi4+0x6e>
 800071a:	4642      	mov	r2, r8
 800071c:	2320      	movs	r3, #32
 800071e:	1a9b      	subs	r3, r3, r2
 8000720:	002a      	movs	r2, r5
 8000722:	4646      	mov	r6, r8
 8000724:	409a      	lsls	r2, r3
 8000726:	0023      	movs	r3, r4
 8000728:	40f3      	lsrs	r3, r6
 800072a:	4644      	mov	r4, r8
 800072c:	4313      	orrs	r3, r2
 800072e:	002a      	movs	r2, r5
 8000730:	40e2      	lsrs	r2, r4
 8000732:	001c      	movs	r4, r3
 8000734:	465b      	mov	r3, fp
 8000736:	0015      	movs	r5, r2
 8000738:	2b00      	cmp	r3, #0
 800073a:	dad4      	bge.n	80006e6 <__udivmoddi4+0x12e>
 800073c:	4642      	mov	r2, r8
 800073e:	002f      	movs	r7, r5
 8000740:	2320      	movs	r3, #32
 8000742:	0026      	movs	r6, r4
 8000744:	4097      	lsls	r7, r2
 8000746:	1a9b      	subs	r3, r3, r2
 8000748:	40de      	lsrs	r6, r3
 800074a:	003b      	movs	r3, r7
 800074c:	4333      	orrs	r3, r6
 800074e:	e7cd      	b.n	80006ec <__udivmoddi4+0x134>

08000750 <__aeabi_fadd>:
 8000750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000752:	46ce      	mov	lr, r9
 8000754:	4647      	mov	r7, r8
 8000756:	0243      	lsls	r3, r0, #9
 8000758:	0a5a      	lsrs	r2, r3, #9
 800075a:	024e      	lsls	r6, r1, #9
 800075c:	0045      	lsls	r5, r0, #1
 800075e:	0fc4      	lsrs	r4, r0, #31
 8000760:	0048      	lsls	r0, r1, #1
 8000762:	4691      	mov	r9, r2
 8000764:	0e2d      	lsrs	r5, r5, #24
 8000766:	0a72      	lsrs	r2, r6, #9
 8000768:	0e00      	lsrs	r0, r0, #24
 800076a:	4694      	mov	ip, r2
 800076c:	b580      	push	{r7, lr}
 800076e:	099b      	lsrs	r3, r3, #6
 8000770:	0fc9      	lsrs	r1, r1, #31
 8000772:	09b6      	lsrs	r6, r6, #6
 8000774:	1a2a      	subs	r2, r5, r0
 8000776:	428c      	cmp	r4, r1
 8000778:	d021      	beq.n	80007be <__aeabi_fadd+0x6e>
 800077a:	2a00      	cmp	r2, #0
 800077c:	dd0d      	ble.n	800079a <__aeabi_fadd+0x4a>
 800077e:	2800      	cmp	r0, #0
 8000780:	d12d      	bne.n	80007de <__aeabi_fadd+0x8e>
 8000782:	2e00      	cmp	r6, #0
 8000784:	d100      	bne.n	8000788 <__aeabi_fadd+0x38>
 8000786:	e08d      	b.n	80008a4 <__aeabi_fadd+0x154>
 8000788:	1e51      	subs	r1, r2, #1
 800078a:	2a01      	cmp	r2, #1
 800078c:	d100      	bne.n	8000790 <__aeabi_fadd+0x40>
 800078e:	e11d      	b.n	80009cc <__aeabi_fadd+0x27c>
 8000790:	2aff      	cmp	r2, #255	@ 0xff
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x46>
 8000794:	e0ab      	b.n	80008ee <__aeabi_fadd+0x19e>
 8000796:	000a      	movs	r2, r1
 8000798:	e027      	b.n	80007ea <__aeabi_fadd+0x9a>
 800079a:	2a00      	cmp	r2, #0
 800079c:	d04d      	beq.n	800083a <__aeabi_fadd+0xea>
 800079e:	1b42      	subs	r2, r0, r5
 80007a0:	2d00      	cmp	r5, #0
 80007a2:	d000      	beq.n	80007a6 <__aeabi_fadd+0x56>
 80007a4:	e0cc      	b.n	8000940 <__aeabi_fadd+0x1f0>
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d100      	bne.n	80007ac <__aeabi_fadd+0x5c>
 80007aa:	e079      	b.n	80008a0 <__aeabi_fadd+0x150>
 80007ac:	1e54      	subs	r4, r2, #1
 80007ae:	2a01      	cmp	r2, #1
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fadd+0x64>
 80007b2:	e128      	b.n	8000a06 <__aeabi_fadd+0x2b6>
 80007b4:	2aff      	cmp	r2, #255	@ 0xff
 80007b6:	d100      	bne.n	80007ba <__aeabi_fadd+0x6a>
 80007b8:	e097      	b.n	80008ea <__aeabi_fadd+0x19a>
 80007ba:	0022      	movs	r2, r4
 80007bc:	e0c5      	b.n	800094a <__aeabi_fadd+0x1fa>
 80007be:	2a00      	cmp	r2, #0
 80007c0:	dc00      	bgt.n	80007c4 <__aeabi_fadd+0x74>
 80007c2:	e096      	b.n	80008f2 <__aeabi_fadd+0x1a2>
 80007c4:	2800      	cmp	r0, #0
 80007c6:	d04f      	beq.n	8000868 <__aeabi_fadd+0x118>
 80007c8:	2dff      	cmp	r5, #255	@ 0xff
 80007ca:	d100      	bne.n	80007ce <__aeabi_fadd+0x7e>
 80007cc:	e08f      	b.n	80008ee <__aeabi_fadd+0x19e>
 80007ce:	2180      	movs	r1, #128	@ 0x80
 80007d0:	04c9      	lsls	r1, r1, #19
 80007d2:	430e      	orrs	r6, r1
 80007d4:	2a1b      	cmp	r2, #27
 80007d6:	dd51      	ble.n	800087c <__aeabi_fadd+0x12c>
 80007d8:	002a      	movs	r2, r5
 80007da:	3301      	adds	r3, #1
 80007dc:	e018      	b.n	8000810 <__aeabi_fadd+0xc0>
 80007de:	2dff      	cmp	r5, #255	@ 0xff
 80007e0:	d100      	bne.n	80007e4 <__aeabi_fadd+0x94>
 80007e2:	e084      	b.n	80008ee <__aeabi_fadd+0x19e>
 80007e4:	2180      	movs	r1, #128	@ 0x80
 80007e6:	04c9      	lsls	r1, r1, #19
 80007e8:	430e      	orrs	r6, r1
 80007ea:	2101      	movs	r1, #1
 80007ec:	2a1b      	cmp	r2, #27
 80007ee:	dc08      	bgt.n	8000802 <__aeabi_fadd+0xb2>
 80007f0:	0031      	movs	r1, r6
 80007f2:	2020      	movs	r0, #32
 80007f4:	40d1      	lsrs	r1, r2
 80007f6:	1a82      	subs	r2, r0, r2
 80007f8:	4096      	lsls	r6, r2
 80007fa:	0032      	movs	r2, r6
 80007fc:	1e50      	subs	r0, r2, #1
 80007fe:	4182      	sbcs	r2, r0
 8000800:	4311      	orrs	r1, r2
 8000802:	1a5b      	subs	r3, r3, r1
 8000804:	015a      	lsls	r2, r3, #5
 8000806:	d459      	bmi.n	80008bc <__aeabi_fadd+0x16c>
 8000808:	2107      	movs	r1, #7
 800080a:	002a      	movs	r2, r5
 800080c:	4019      	ands	r1, r3
 800080e:	d049      	beq.n	80008a4 <__aeabi_fadd+0x154>
 8000810:	210f      	movs	r1, #15
 8000812:	4019      	ands	r1, r3
 8000814:	2904      	cmp	r1, #4
 8000816:	d000      	beq.n	800081a <__aeabi_fadd+0xca>
 8000818:	3304      	adds	r3, #4
 800081a:	0159      	lsls	r1, r3, #5
 800081c:	d542      	bpl.n	80008a4 <__aeabi_fadd+0x154>
 800081e:	1c50      	adds	r0, r2, #1
 8000820:	2afe      	cmp	r2, #254	@ 0xfe
 8000822:	d03a      	beq.n	800089a <__aeabi_fadd+0x14a>
 8000824:	019b      	lsls	r3, r3, #6
 8000826:	b2c0      	uxtb	r0, r0
 8000828:	0a5b      	lsrs	r3, r3, #9
 800082a:	05c0      	lsls	r0, r0, #23
 800082c:	4318      	orrs	r0, r3
 800082e:	07e4      	lsls	r4, r4, #31
 8000830:	4320      	orrs	r0, r4
 8000832:	bcc0      	pop	{r6, r7}
 8000834:	46b9      	mov	r9, r7
 8000836:	46b0      	mov	r8, r6
 8000838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800083a:	20fe      	movs	r0, #254	@ 0xfe
 800083c:	4680      	mov	r8, r0
 800083e:	1c6f      	adds	r7, r5, #1
 8000840:	0038      	movs	r0, r7
 8000842:	4647      	mov	r7, r8
 8000844:	4207      	tst	r7, r0
 8000846:	d000      	beq.n	800084a <__aeabi_fadd+0xfa>
 8000848:	e08e      	b.n	8000968 <__aeabi_fadd+0x218>
 800084a:	2d00      	cmp	r5, #0
 800084c:	d000      	beq.n	8000850 <__aeabi_fadd+0x100>
 800084e:	e0b4      	b.n	80009ba <__aeabi_fadd+0x26a>
 8000850:	2b00      	cmp	r3, #0
 8000852:	d100      	bne.n	8000856 <__aeabi_fadd+0x106>
 8000854:	e0db      	b.n	8000a0e <__aeabi_fadd+0x2be>
 8000856:	2e00      	cmp	r6, #0
 8000858:	d06c      	beq.n	8000934 <__aeabi_fadd+0x1e4>
 800085a:	1b98      	subs	r0, r3, r6
 800085c:	0145      	lsls	r5, r0, #5
 800085e:	d400      	bmi.n	8000862 <__aeabi_fadd+0x112>
 8000860:	e0f7      	b.n	8000a52 <__aeabi_fadd+0x302>
 8000862:	000c      	movs	r4, r1
 8000864:	1af3      	subs	r3, r6, r3
 8000866:	e03d      	b.n	80008e4 <__aeabi_fadd+0x194>
 8000868:	2e00      	cmp	r6, #0
 800086a:	d01b      	beq.n	80008a4 <__aeabi_fadd+0x154>
 800086c:	1e51      	subs	r1, r2, #1
 800086e:	2a01      	cmp	r2, #1
 8000870:	d100      	bne.n	8000874 <__aeabi_fadd+0x124>
 8000872:	e082      	b.n	800097a <__aeabi_fadd+0x22a>
 8000874:	2aff      	cmp	r2, #255	@ 0xff
 8000876:	d03a      	beq.n	80008ee <__aeabi_fadd+0x19e>
 8000878:	000a      	movs	r2, r1
 800087a:	e7ab      	b.n	80007d4 <__aeabi_fadd+0x84>
 800087c:	0031      	movs	r1, r6
 800087e:	2020      	movs	r0, #32
 8000880:	40d1      	lsrs	r1, r2
 8000882:	1a82      	subs	r2, r0, r2
 8000884:	4096      	lsls	r6, r2
 8000886:	0032      	movs	r2, r6
 8000888:	1e50      	subs	r0, r2, #1
 800088a:	4182      	sbcs	r2, r0
 800088c:	430a      	orrs	r2, r1
 800088e:	189b      	adds	r3, r3, r2
 8000890:	015a      	lsls	r2, r3, #5
 8000892:	d5b9      	bpl.n	8000808 <__aeabi_fadd+0xb8>
 8000894:	1c6a      	adds	r2, r5, #1
 8000896:	2dfe      	cmp	r5, #254	@ 0xfe
 8000898:	d175      	bne.n	8000986 <__aeabi_fadd+0x236>
 800089a:	20ff      	movs	r0, #255	@ 0xff
 800089c:	2300      	movs	r3, #0
 800089e:	e7c4      	b.n	800082a <__aeabi_fadd+0xda>
 80008a0:	000c      	movs	r4, r1
 80008a2:	0033      	movs	r3, r6
 80008a4:	08db      	lsrs	r3, r3, #3
 80008a6:	2aff      	cmp	r2, #255	@ 0xff
 80008a8:	d146      	bne.n	8000938 <__aeabi_fadd+0x1e8>
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d0f5      	beq.n	800089a <__aeabi_fadd+0x14a>
 80008ae:	2280      	movs	r2, #128	@ 0x80
 80008b0:	03d2      	lsls	r2, r2, #15
 80008b2:	4313      	orrs	r3, r2
 80008b4:	025b      	lsls	r3, r3, #9
 80008b6:	20ff      	movs	r0, #255	@ 0xff
 80008b8:	0a5b      	lsrs	r3, r3, #9
 80008ba:	e7b6      	b.n	800082a <__aeabi_fadd+0xda>
 80008bc:	019f      	lsls	r7, r3, #6
 80008be:	09bf      	lsrs	r7, r7, #6
 80008c0:	0038      	movs	r0, r7
 80008c2:	f002 fd9b 	bl	80033fc <__clzsi2>
 80008c6:	3805      	subs	r0, #5
 80008c8:	4087      	lsls	r7, r0
 80008ca:	4285      	cmp	r5, r0
 80008cc:	dc24      	bgt.n	8000918 <__aeabi_fadd+0x1c8>
 80008ce:	003b      	movs	r3, r7
 80008d0:	2120      	movs	r1, #32
 80008d2:	1b42      	subs	r2, r0, r5
 80008d4:	3201      	adds	r2, #1
 80008d6:	40d3      	lsrs	r3, r2
 80008d8:	1a8a      	subs	r2, r1, r2
 80008da:	4097      	lsls	r7, r2
 80008dc:	1e7a      	subs	r2, r7, #1
 80008de:	4197      	sbcs	r7, r2
 80008e0:	2200      	movs	r2, #0
 80008e2:	433b      	orrs	r3, r7
 80008e4:	0759      	lsls	r1, r3, #29
 80008e6:	d193      	bne.n	8000810 <__aeabi_fadd+0xc0>
 80008e8:	e797      	b.n	800081a <__aeabi_fadd+0xca>
 80008ea:	000c      	movs	r4, r1
 80008ec:	0033      	movs	r3, r6
 80008ee:	08db      	lsrs	r3, r3, #3
 80008f0:	e7db      	b.n	80008aa <__aeabi_fadd+0x15a>
 80008f2:	2a00      	cmp	r2, #0
 80008f4:	d014      	beq.n	8000920 <__aeabi_fadd+0x1d0>
 80008f6:	1b42      	subs	r2, r0, r5
 80008f8:	2d00      	cmp	r5, #0
 80008fa:	d14b      	bne.n	8000994 <__aeabi_fadd+0x244>
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d0d0      	beq.n	80008a2 <__aeabi_fadd+0x152>
 8000900:	1e51      	subs	r1, r2, #1
 8000902:	2a01      	cmp	r2, #1
 8000904:	d100      	bne.n	8000908 <__aeabi_fadd+0x1b8>
 8000906:	e09e      	b.n	8000a46 <__aeabi_fadd+0x2f6>
 8000908:	2aff      	cmp	r2, #255	@ 0xff
 800090a:	d0ef      	beq.n	80008ec <__aeabi_fadd+0x19c>
 800090c:	000a      	movs	r2, r1
 800090e:	2a1b      	cmp	r2, #27
 8000910:	dd5f      	ble.n	80009d2 <__aeabi_fadd+0x282>
 8000912:	0002      	movs	r2, r0
 8000914:	1c73      	adds	r3, r6, #1
 8000916:	e77b      	b.n	8000810 <__aeabi_fadd+0xc0>
 8000918:	4b50      	ldr	r3, [pc, #320]	@ (8000a5c <__aeabi_fadd+0x30c>)
 800091a:	1a2a      	subs	r2, r5, r0
 800091c:	403b      	ands	r3, r7
 800091e:	e7e1      	b.n	80008e4 <__aeabi_fadd+0x194>
 8000920:	21fe      	movs	r1, #254	@ 0xfe
 8000922:	1c6a      	adds	r2, r5, #1
 8000924:	4211      	tst	r1, r2
 8000926:	d13b      	bne.n	80009a0 <__aeabi_fadd+0x250>
 8000928:	2d00      	cmp	r5, #0
 800092a:	d15d      	bne.n	80009e8 <__aeabi_fadd+0x298>
 800092c:	2b00      	cmp	r3, #0
 800092e:	d07f      	beq.n	8000a30 <__aeabi_fadd+0x2e0>
 8000930:	2e00      	cmp	r6, #0
 8000932:	d17f      	bne.n	8000a34 <__aeabi_fadd+0x2e4>
 8000934:	2200      	movs	r2, #0
 8000936:	08db      	lsrs	r3, r3, #3
 8000938:	025b      	lsls	r3, r3, #9
 800093a:	0a5b      	lsrs	r3, r3, #9
 800093c:	b2d0      	uxtb	r0, r2
 800093e:	e774      	b.n	800082a <__aeabi_fadd+0xda>
 8000940:	28ff      	cmp	r0, #255	@ 0xff
 8000942:	d0d2      	beq.n	80008ea <__aeabi_fadd+0x19a>
 8000944:	2480      	movs	r4, #128	@ 0x80
 8000946:	04e4      	lsls	r4, r4, #19
 8000948:	4323      	orrs	r3, r4
 800094a:	2401      	movs	r4, #1
 800094c:	2a1b      	cmp	r2, #27
 800094e:	dc07      	bgt.n	8000960 <__aeabi_fadd+0x210>
 8000950:	001c      	movs	r4, r3
 8000952:	2520      	movs	r5, #32
 8000954:	40d4      	lsrs	r4, r2
 8000956:	1aaa      	subs	r2, r5, r2
 8000958:	4093      	lsls	r3, r2
 800095a:	1e5a      	subs	r2, r3, #1
 800095c:	4193      	sbcs	r3, r2
 800095e:	431c      	orrs	r4, r3
 8000960:	1b33      	subs	r3, r6, r4
 8000962:	0005      	movs	r5, r0
 8000964:	000c      	movs	r4, r1
 8000966:	e74d      	b.n	8000804 <__aeabi_fadd+0xb4>
 8000968:	1b9f      	subs	r7, r3, r6
 800096a:	017a      	lsls	r2, r7, #5
 800096c:	d422      	bmi.n	80009b4 <__aeabi_fadd+0x264>
 800096e:	2f00      	cmp	r7, #0
 8000970:	d1a6      	bne.n	80008c0 <__aeabi_fadd+0x170>
 8000972:	2400      	movs	r4, #0
 8000974:	2000      	movs	r0, #0
 8000976:	2300      	movs	r3, #0
 8000978:	e757      	b.n	800082a <__aeabi_fadd+0xda>
 800097a:	199b      	adds	r3, r3, r6
 800097c:	2501      	movs	r5, #1
 800097e:	3201      	adds	r2, #1
 8000980:	0159      	lsls	r1, r3, #5
 8000982:	d400      	bmi.n	8000986 <__aeabi_fadd+0x236>
 8000984:	e740      	b.n	8000808 <__aeabi_fadd+0xb8>
 8000986:	2101      	movs	r1, #1
 8000988:	4835      	ldr	r0, [pc, #212]	@ (8000a60 <__aeabi_fadd+0x310>)
 800098a:	4019      	ands	r1, r3
 800098c:	085b      	lsrs	r3, r3, #1
 800098e:	4003      	ands	r3, r0
 8000990:	430b      	orrs	r3, r1
 8000992:	e7a7      	b.n	80008e4 <__aeabi_fadd+0x194>
 8000994:	28ff      	cmp	r0, #255	@ 0xff
 8000996:	d0a9      	beq.n	80008ec <__aeabi_fadd+0x19c>
 8000998:	2180      	movs	r1, #128	@ 0x80
 800099a:	04c9      	lsls	r1, r1, #19
 800099c:	430b      	orrs	r3, r1
 800099e:	e7b6      	b.n	800090e <__aeabi_fadd+0x1be>
 80009a0:	2aff      	cmp	r2, #255	@ 0xff
 80009a2:	d100      	bne.n	80009a6 <__aeabi_fadd+0x256>
 80009a4:	e779      	b.n	800089a <__aeabi_fadd+0x14a>
 80009a6:	199b      	adds	r3, r3, r6
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	0759      	lsls	r1, r3, #29
 80009ac:	d000      	beq.n	80009b0 <__aeabi_fadd+0x260>
 80009ae:	e72f      	b.n	8000810 <__aeabi_fadd+0xc0>
 80009b0:	08db      	lsrs	r3, r3, #3
 80009b2:	e7c1      	b.n	8000938 <__aeabi_fadd+0x1e8>
 80009b4:	000c      	movs	r4, r1
 80009b6:	1af7      	subs	r7, r6, r3
 80009b8:	e782      	b.n	80008c0 <__aeabi_fadd+0x170>
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d12c      	bne.n	8000a18 <__aeabi_fadd+0x2c8>
 80009be:	2e00      	cmp	r6, #0
 80009c0:	d193      	bne.n	80008ea <__aeabi_fadd+0x19a>
 80009c2:	2380      	movs	r3, #128	@ 0x80
 80009c4:	2400      	movs	r4, #0
 80009c6:	20ff      	movs	r0, #255	@ 0xff
 80009c8:	03db      	lsls	r3, r3, #15
 80009ca:	e72e      	b.n	800082a <__aeabi_fadd+0xda>
 80009cc:	2501      	movs	r5, #1
 80009ce:	1b9b      	subs	r3, r3, r6
 80009d0:	e718      	b.n	8000804 <__aeabi_fadd+0xb4>
 80009d2:	0019      	movs	r1, r3
 80009d4:	2520      	movs	r5, #32
 80009d6:	40d1      	lsrs	r1, r2
 80009d8:	1aaa      	subs	r2, r5, r2
 80009da:	4093      	lsls	r3, r2
 80009dc:	1e5a      	subs	r2, r3, #1
 80009de:	4193      	sbcs	r3, r2
 80009e0:	430b      	orrs	r3, r1
 80009e2:	0005      	movs	r5, r0
 80009e4:	199b      	adds	r3, r3, r6
 80009e6:	e753      	b.n	8000890 <__aeabi_fadd+0x140>
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d100      	bne.n	80009ee <__aeabi_fadd+0x29e>
 80009ec:	e77e      	b.n	80008ec <__aeabi_fadd+0x19c>
 80009ee:	2e00      	cmp	r6, #0
 80009f0:	d100      	bne.n	80009f4 <__aeabi_fadd+0x2a4>
 80009f2:	e77c      	b.n	80008ee <__aeabi_fadd+0x19e>
 80009f4:	2280      	movs	r2, #128	@ 0x80
 80009f6:	03d2      	lsls	r2, r2, #15
 80009f8:	4591      	cmp	r9, r2
 80009fa:	d302      	bcc.n	8000a02 <__aeabi_fadd+0x2b2>
 80009fc:	4594      	cmp	ip, r2
 80009fe:	d200      	bcs.n	8000a02 <__aeabi_fadd+0x2b2>
 8000a00:	0033      	movs	r3, r6
 8000a02:	08db      	lsrs	r3, r3, #3
 8000a04:	e753      	b.n	80008ae <__aeabi_fadd+0x15e>
 8000a06:	000c      	movs	r4, r1
 8000a08:	1af3      	subs	r3, r6, r3
 8000a0a:	3501      	adds	r5, #1
 8000a0c:	e6fa      	b.n	8000804 <__aeabi_fadd+0xb4>
 8000a0e:	2e00      	cmp	r6, #0
 8000a10:	d0af      	beq.n	8000972 <__aeabi_fadd+0x222>
 8000a12:	000c      	movs	r4, r1
 8000a14:	0033      	movs	r3, r6
 8000a16:	e78d      	b.n	8000934 <__aeabi_fadd+0x1e4>
 8000a18:	2e00      	cmp	r6, #0
 8000a1a:	d100      	bne.n	8000a1e <__aeabi_fadd+0x2ce>
 8000a1c:	e767      	b.n	80008ee <__aeabi_fadd+0x19e>
 8000a1e:	2280      	movs	r2, #128	@ 0x80
 8000a20:	03d2      	lsls	r2, r2, #15
 8000a22:	4591      	cmp	r9, r2
 8000a24:	d3ed      	bcc.n	8000a02 <__aeabi_fadd+0x2b2>
 8000a26:	4594      	cmp	ip, r2
 8000a28:	d2eb      	bcs.n	8000a02 <__aeabi_fadd+0x2b2>
 8000a2a:	000c      	movs	r4, r1
 8000a2c:	0033      	movs	r3, r6
 8000a2e:	e7e8      	b.n	8000a02 <__aeabi_fadd+0x2b2>
 8000a30:	0033      	movs	r3, r6
 8000a32:	e77f      	b.n	8000934 <__aeabi_fadd+0x1e4>
 8000a34:	199b      	adds	r3, r3, r6
 8000a36:	2200      	movs	r2, #0
 8000a38:	0159      	lsls	r1, r3, #5
 8000a3a:	d5b9      	bpl.n	80009b0 <__aeabi_fadd+0x260>
 8000a3c:	4a07      	ldr	r2, [pc, #28]	@ (8000a5c <__aeabi_fadd+0x30c>)
 8000a3e:	4013      	ands	r3, r2
 8000a40:	08db      	lsrs	r3, r3, #3
 8000a42:	2201      	movs	r2, #1
 8000a44:	e778      	b.n	8000938 <__aeabi_fadd+0x1e8>
 8000a46:	199b      	adds	r3, r3, r6
 8000a48:	3201      	adds	r2, #1
 8000a4a:	3501      	adds	r5, #1
 8000a4c:	0159      	lsls	r1, r3, #5
 8000a4e:	d49a      	bmi.n	8000986 <__aeabi_fadd+0x236>
 8000a50:	e6da      	b.n	8000808 <__aeabi_fadd+0xb8>
 8000a52:	1e03      	subs	r3, r0, #0
 8000a54:	d08d      	beq.n	8000972 <__aeabi_fadd+0x222>
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	e76e      	b.n	8000938 <__aeabi_fadd+0x1e8>
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	fbffffff 	.word	0xfbffffff
 8000a60:	7dffffff 	.word	0x7dffffff

08000a64 <__aeabi_fdiv>:
 8000a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a66:	464f      	mov	r7, r9
 8000a68:	4646      	mov	r6, r8
 8000a6a:	46d6      	mov	lr, sl
 8000a6c:	0244      	lsls	r4, r0, #9
 8000a6e:	b5c0      	push	{r6, r7, lr}
 8000a70:	0047      	lsls	r7, r0, #1
 8000a72:	1c0e      	adds	r6, r1, #0
 8000a74:	0a64      	lsrs	r4, r4, #9
 8000a76:	0e3f      	lsrs	r7, r7, #24
 8000a78:	0fc5      	lsrs	r5, r0, #31
 8000a7a:	2f00      	cmp	r7, #0
 8000a7c:	d03c      	beq.n	8000af8 <__aeabi_fdiv+0x94>
 8000a7e:	2fff      	cmp	r7, #255	@ 0xff
 8000a80:	d042      	beq.n	8000b08 <__aeabi_fdiv+0xa4>
 8000a82:	2300      	movs	r3, #0
 8000a84:	2280      	movs	r2, #128	@ 0x80
 8000a86:	4699      	mov	r9, r3
 8000a88:	469a      	mov	sl, r3
 8000a8a:	00e4      	lsls	r4, r4, #3
 8000a8c:	04d2      	lsls	r2, r2, #19
 8000a8e:	4314      	orrs	r4, r2
 8000a90:	3f7f      	subs	r7, #127	@ 0x7f
 8000a92:	0273      	lsls	r3, r6, #9
 8000a94:	0a5b      	lsrs	r3, r3, #9
 8000a96:	4698      	mov	r8, r3
 8000a98:	0073      	lsls	r3, r6, #1
 8000a9a:	0e1b      	lsrs	r3, r3, #24
 8000a9c:	0ff6      	lsrs	r6, r6, #31
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d01b      	beq.n	8000ada <__aeabi_fdiv+0x76>
 8000aa2:	2bff      	cmp	r3, #255	@ 0xff
 8000aa4:	d013      	beq.n	8000ace <__aeabi_fdiv+0x6a>
 8000aa6:	4642      	mov	r2, r8
 8000aa8:	2180      	movs	r1, #128	@ 0x80
 8000aaa:	00d2      	lsls	r2, r2, #3
 8000aac:	04c9      	lsls	r1, r1, #19
 8000aae:	4311      	orrs	r1, r2
 8000ab0:	4688      	mov	r8, r1
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	3b7f      	subs	r3, #127	@ 0x7f
 8000ab6:	0029      	movs	r1, r5
 8000ab8:	1aff      	subs	r7, r7, r3
 8000aba:	464b      	mov	r3, r9
 8000abc:	4071      	eors	r1, r6
 8000abe:	b2c9      	uxtb	r1, r1
 8000ac0:	2b0f      	cmp	r3, #15
 8000ac2:	d900      	bls.n	8000ac6 <__aeabi_fdiv+0x62>
 8000ac4:	e0b5      	b.n	8000c32 <__aeabi_fdiv+0x1ce>
 8000ac6:	4a74      	ldr	r2, [pc, #464]	@ (8000c98 <__aeabi_fdiv+0x234>)
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	58d3      	ldr	r3, [r2, r3]
 8000acc:	469f      	mov	pc, r3
 8000ace:	4643      	mov	r3, r8
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d13f      	bne.n	8000b54 <__aeabi_fdiv+0xf0>
 8000ad4:	3fff      	subs	r7, #255	@ 0xff
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	e003      	b.n	8000ae2 <__aeabi_fdiv+0x7e>
 8000ada:	4643      	mov	r3, r8
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d12d      	bne.n	8000b3c <__aeabi_fdiv+0xd8>
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	0029      	movs	r1, r5
 8000ae4:	464a      	mov	r2, r9
 8000ae6:	4071      	eors	r1, r6
 8000ae8:	b2c9      	uxtb	r1, r1
 8000aea:	431a      	orrs	r2, r3
 8000aec:	2a0e      	cmp	r2, #14
 8000aee:	d838      	bhi.n	8000b62 <__aeabi_fdiv+0xfe>
 8000af0:	486a      	ldr	r0, [pc, #424]	@ (8000c9c <__aeabi_fdiv+0x238>)
 8000af2:	0092      	lsls	r2, r2, #2
 8000af4:	5882      	ldr	r2, [r0, r2]
 8000af6:	4697      	mov	pc, r2
 8000af8:	2c00      	cmp	r4, #0
 8000afa:	d113      	bne.n	8000b24 <__aeabi_fdiv+0xc0>
 8000afc:	2304      	movs	r3, #4
 8000afe:	4699      	mov	r9, r3
 8000b00:	3b03      	subs	r3, #3
 8000b02:	2700      	movs	r7, #0
 8000b04:	469a      	mov	sl, r3
 8000b06:	e7c4      	b.n	8000a92 <__aeabi_fdiv+0x2e>
 8000b08:	2c00      	cmp	r4, #0
 8000b0a:	d105      	bne.n	8000b18 <__aeabi_fdiv+0xb4>
 8000b0c:	2308      	movs	r3, #8
 8000b0e:	4699      	mov	r9, r3
 8000b10:	3b06      	subs	r3, #6
 8000b12:	27ff      	movs	r7, #255	@ 0xff
 8000b14:	469a      	mov	sl, r3
 8000b16:	e7bc      	b.n	8000a92 <__aeabi_fdiv+0x2e>
 8000b18:	230c      	movs	r3, #12
 8000b1a:	4699      	mov	r9, r3
 8000b1c:	3b09      	subs	r3, #9
 8000b1e:	27ff      	movs	r7, #255	@ 0xff
 8000b20:	469a      	mov	sl, r3
 8000b22:	e7b6      	b.n	8000a92 <__aeabi_fdiv+0x2e>
 8000b24:	0020      	movs	r0, r4
 8000b26:	f002 fc69 	bl	80033fc <__clzsi2>
 8000b2a:	2776      	movs	r7, #118	@ 0x76
 8000b2c:	1f43      	subs	r3, r0, #5
 8000b2e:	409c      	lsls	r4, r3
 8000b30:	2300      	movs	r3, #0
 8000b32:	427f      	negs	r7, r7
 8000b34:	4699      	mov	r9, r3
 8000b36:	469a      	mov	sl, r3
 8000b38:	1a3f      	subs	r7, r7, r0
 8000b3a:	e7aa      	b.n	8000a92 <__aeabi_fdiv+0x2e>
 8000b3c:	4640      	mov	r0, r8
 8000b3e:	f002 fc5d 	bl	80033fc <__clzsi2>
 8000b42:	4642      	mov	r2, r8
 8000b44:	1f43      	subs	r3, r0, #5
 8000b46:	409a      	lsls	r2, r3
 8000b48:	2376      	movs	r3, #118	@ 0x76
 8000b4a:	425b      	negs	r3, r3
 8000b4c:	1a1b      	subs	r3, r3, r0
 8000b4e:	4690      	mov	r8, r2
 8000b50:	2000      	movs	r0, #0
 8000b52:	e7b0      	b.n	8000ab6 <__aeabi_fdiv+0x52>
 8000b54:	2303      	movs	r3, #3
 8000b56:	464a      	mov	r2, r9
 8000b58:	431a      	orrs	r2, r3
 8000b5a:	4691      	mov	r9, r2
 8000b5c:	2003      	movs	r0, #3
 8000b5e:	33fc      	adds	r3, #252	@ 0xfc
 8000b60:	e7a9      	b.n	8000ab6 <__aeabi_fdiv+0x52>
 8000b62:	000d      	movs	r5, r1
 8000b64:	20ff      	movs	r0, #255	@ 0xff
 8000b66:	2200      	movs	r2, #0
 8000b68:	05c0      	lsls	r0, r0, #23
 8000b6a:	07ed      	lsls	r5, r5, #31
 8000b6c:	4310      	orrs	r0, r2
 8000b6e:	4328      	orrs	r0, r5
 8000b70:	bce0      	pop	{r5, r6, r7}
 8000b72:	46ba      	mov	sl, r7
 8000b74:	46b1      	mov	r9, r6
 8000b76:	46a8      	mov	r8, r5
 8000b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b7a:	000d      	movs	r5, r1
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	2200      	movs	r2, #0
 8000b80:	e7f2      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000b82:	4653      	mov	r3, sl
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d0ed      	beq.n	8000b64 <__aeabi_fdiv+0x100>
 8000b88:	2b03      	cmp	r3, #3
 8000b8a:	d033      	beq.n	8000bf4 <__aeabi_fdiv+0x190>
 8000b8c:	46a0      	mov	r8, r4
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d105      	bne.n	8000b9e <__aeabi_fdiv+0x13a>
 8000b92:	2000      	movs	r0, #0
 8000b94:	2200      	movs	r2, #0
 8000b96:	e7e7      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000b98:	0035      	movs	r5, r6
 8000b9a:	2803      	cmp	r0, #3
 8000b9c:	d07a      	beq.n	8000c94 <__aeabi_fdiv+0x230>
 8000b9e:	003b      	movs	r3, r7
 8000ba0:	337f      	adds	r3, #127	@ 0x7f
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	dd2d      	ble.n	8000c02 <__aeabi_fdiv+0x19e>
 8000ba6:	4642      	mov	r2, r8
 8000ba8:	0752      	lsls	r2, r2, #29
 8000baa:	d007      	beq.n	8000bbc <__aeabi_fdiv+0x158>
 8000bac:	220f      	movs	r2, #15
 8000bae:	4641      	mov	r1, r8
 8000bb0:	400a      	ands	r2, r1
 8000bb2:	2a04      	cmp	r2, #4
 8000bb4:	d002      	beq.n	8000bbc <__aeabi_fdiv+0x158>
 8000bb6:	2204      	movs	r2, #4
 8000bb8:	4694      	mov	ip, r2
 8000bba:	44e0      	add	r8, ip
 8000bbc:	4642      	mov	r2, r8
 8000bbe:	0112      	lsls	r2, r2, #4
 8000bc0:	d505      	bpl.n	8000bce <__aeabi_fdiv+0x16a>
 8000bc2:	4642      	mov	r2, r8
 8000bc4:	4b36      	ldr	r3, [pc, #216]	@ (8000ca0 <__aeabi_fdiv+0x23c>)
 8000bc6:	401a      	ands	r2, r3
 8000bc8:	003b      	movs	r3, r7
 8000bca:	4690      	mov	r8, r2
 8000bcc:	3380      	adds	r3, #128	@ 0x80
 8000bce:	2bfe      	cmp	r3, #254	@ 0xfe
 8000bd0:	dcc8      	bgt.n	8000b64 <__aeabi_fdiv+0x100>
 8000bd2:	4642      	mov	r2, r8
 8000bd4:	0192      	lsls	r2, r2, #6
 8000bd6:	0a52      	lsrs	r2, r2, #9
 8000bd8:	b2d8      	uxtb	r0, r3
 8000bda:	e7c5      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000bdc:	2280      	movs	r2, #128	@ 0x80
 8000bde:	2500      	movs	r5, #0
 8000be0:	20ff      	movs	r0, #255	@ 0xff
 8000be2:	03d2      	lsls	r2, r2, #15
 8000be4:	e7c0      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000be6:	2280      	movs	r2, #128	@ 0x80
 8000be8:	03d2      	lsls	r2, r2, #15
 8000bea:	4214      	tst	r4, r2
 8000bec:	d002      	beq.n	8000bf4 <__aeabi_fdiv+0x190>
 8000bee:	4643      	mov	r3, r8
 8000bf0:	4213      	tst	r3, r2
 8000bf2:	d049      	beq.n	8000c88 <__aeabi_fdiv+0x224>
 8000bf4:	2280      	movs	r2, #128	@ 0x80
 8000bf6:	03d2      	lsls	r2, r2, #15
 8000bf8:	4322      	orrs	r2, r4
 8000bfa:	0252      	lsls	r2, r2, #9
 8000bfc:	20ff      	movs	r0, #255	@ 0xff
 8000bfe:	0a52      	lsrs	r2, r2, #9
 8000c00:	e7b2      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000c02:	2201      	movs	r2, #1
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	2b1b      	cmp	r3, #27
 8000c08:	dcc3      	bgt.n	8000b92 <__aeabi_fdiv+0x12e>
 8000c0a:	4642      	mov	r2, r8
 8000c0c:	40da      	lsrs	r2, r3
 8000c0e:	4643      	mov	r3, r8
 8000c10:	379e      	adds	r7, #158	@ 0x9e
 8000c12:	40bb      	lsls	r3, r7
 8000c14:	1e59      	subs	r1, r3, #1
 8000c16:	418b      	sbcs	r3, r1
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	0753      	lsls	r3, r2, #29
 8000c1c:	d004      	beq.n	8000c28 <__aeabi_fdiv+0x1c4>
 8000c1e:	230f      	movs	r3, #15
 8000c20:	4013      	ands	r3, r2
 8000c22:	2b04      	cmp	r3, #4
 8000c24:	d000      	beq.n	8000c28 <__aeabi_fdiv+0x1c4>
 8000c26:	3204      	adds	r2, #4
 8000c28:	0153      	lsls	r3, r2, #5
 8000c2a:	d529      	bpl.n	8000c80 <__aeabi_fdiv+0x21c>
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	2200      	movs	r2, #0
 8000c30:	e79a      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000c32:	4642      	mov	r2, r8
 8000c34:	0163      	lsls	r3, r4, #5
 8000c36:	0155      	lsls	r5, r2, #5
 8000c38:	42ab      	cmp	r3, r5
 8000c3a:	d215      	bcs.n	8000c68 <__aeabi_fdiv+0x204>
 8000c3c:	201b      	movs	r0, #27
 8000c3e:	2200      	movs	r2, #0
 8000c40:	3f01      	subs	r7, #1
 8000c42:	2601      	movs	r6, #1
 8000c44:	001c      	movs	r4, r3
 8000c46:	0052      	lsls	r2, r2, #1
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	2c00      	cmp	r4, #0
 8000c4c:	db01      	blt.n	8000c52 <__aeabi_fdiv+0x1ee>
 8000c4e:	429d      	cmp	r5, r3
 8000c50:	d801      	bhi.n	8000c56 <__aeabi_fdiv+0x1f2>
 8000c52:	1b5b      	subs	r3, r3, r5
 8000c54:	4332      	orrs	r2, r6
 8000c56:	3801      	subs	r0, #1
 8000c58:	2800      	cmp	r0, #0
 8000c5a:	d1f3      	bne.n	8000c44 <__aeabi_fdiv+0x1e0>
 8000c5c:	1e58      	subs	r0, r3, #1
 8000c5e:	4183      	sbcs	r3, r0
 8000c60:	4313      	orrs	r3, r2
 8000c62:	4698      	mov	r8, r3
 8000c64:	000d      	movs	r5, r1
 8000c66:	e79a      	b.n	8000b9e <__aeabi_fdiv+0x13a>
 8000c68:	201a      	movs	r0, #26
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	1b5b      	subs	r3, r3, r5
 8000c6e:	e7e8      	b.n	8000c42 <__aeabi_fdiv+0x1de>
 8000c70:	3b02      	subs	r3, #2
 8000c72:	425a      	negs	r2, r3
 8000c74:	4153      	adcs	r3, r2
 8000c76:	425b      	negs	r3, r3
 8000c78:	0035      	movs	r5, r6
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	b2d8      	uxtb	r0, r3
 8000c7e:	e773      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000c80:	0192      	lsls	r2, r2, #6
 8000c82:	2000      	movs	r0, #0
 8000c84:	0a52      	lsrs	r2, r2, #9
 8000c86:	e76f      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000c88:	431a      	orrs	r2, r3
 8000c8a:	0252      	lsls	r2, r2, #9
 8000c8c:	0035      	movs	r5, r6
 8000c8e:	20ff      	movs	r0, #255	@ 0xff
 8000c90:	0a52      	lsrs	r2, r2, #9
 8000c92:	e769      	b.n	8000b68 <__aeabi_fdiv+0x104>
 8000c94:	4644      	mov	r4, r8
 8000c96:	e7ad      	b.n	8000bf4 <__aeabi_fdiv+0x190>
 8000c98:	08010b7c 	.word	0x08010b7c
 8000c9c:	08010bbc 	.word	0x08010bbc
 8000ca0:	f7ffffff 	.word	0xf7ffffff

08000ca4 <__eqsf2>:
 8000ca4:	b570      	push	{r4, r5, r6, lr}
 8000ca6:	0042      	lsls	r2, r0, #1
 8000ca8:	024e      	lsls	r6, r1, #9
 8000caa:	004c      	lsls	r4, r1, #1
 8000cac:	0245      	lsls	r5, r0, #9
 8000cae:	0a6d      	lsrs	r5, r5, #9
 8000cb0:	0e12      	lsrs	r2, r2, #24
 8000cb2:	0fc3      	lsrs	r3, r0, #31
 8000cb4:	0a76      	lsrs	r6, r6, #9
 8000cb6:	0e24      	lsrs	r4, r4, #24
 8000cb8:	0fc9      	lsrs	r1, r1, #31
 8000cba:	2aff      	cmp	r2, #255	@ 0xff
 8000cbc:	d010      	beq.n	8000ce0 <__eqsf2+0x3c>
 8000cbe:	2cff      	cmp	r4, #255	@ 0xff
 8000cc0:	d00c      	beq.n	8000cdc <__eqsf2+0x38>
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	42a2      	cmp	r2, r4
 8000cc6:	d10a      	bne.n	8000cde <__eqsf2+0x3a>
 8000cc8:	42b5      	cmp	r5, r6
 8000cca:	d108      	bne.n	8000cde <__eqsf2+0x3a>
 8000ccc:	428b      	cmp	r3, r1
 8000cce:	d00f      	beq.n	8000cf0 <__eqsf2+0x4c>
 8000cd0:	2a00      	cmp	r2, #0
 8000cd2:	d104      	bne.n	8000cde <__eqsf2+0x3a>
 8000cd4:	0028      	movs	r0, r5
 8000cd6:	1e43      	subs	r3, r0, #1
 8000cd8:	4198      	sbcs	r0, r3
 8000cda:	e000      	b.n	8000cde <__eqsf2+0x3a>
 8000cdc:	2001      	movs	r0, #1
 8000cde:	bd70      	pop	{r4, r5, r6, pc}
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	2cff      	cmp	r4, #255	@ 0xff
 8000ce4:	d1fb      	bne.n	8000cde <__eqsf2+0x3a>
 8000ce6:	4335      	orrs	r5, r6
 8000ce8:	d1f9      	bne.n	8000cde <__eqsf2+0x3a>
 8000cea:	404b      	eors	r3, r1
 8000cec:	0018      	movs	r0, r3
 8000cee:	e7f6      	b.n	8000cde <__eqsf2+0x3a>
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	e7f4      	b.n	8000cde <__eqsf2+0x3a>

08000cf4 <__gesf2>:
 8000cf4:	b530      	push	{r4, r5, lr}
 8000cf6:	0042      	lsls	r2, r0, #1
 8000cf8:	0244      	lsls	r4, r0, #9
 8000cfa:	024d      	lsls	r5, r1, #9
 8000cfc:	0fc3      	lsrs	r3, r0, #31
 8000cfe:	0048      	lsls	r0, r1, #1
 8000d00:	0a64      	lsrs	r4, r4, #9
 8000d02:	0e12      	lsrs	r2, r2, #24
 8000d04:	0a6d      	lsrs	r5, r5, #9
 8000d06:	0e00      	lsrs	r0, r0, #24
 8000d08:	0fc9      	lsrs	r1, r1, #31
 8000d0a:	2aff      	cmp	r2, #255	@ 0xff
 8000d0c:	d019      	beq.n	8000d42 <__gesf2+0x4e>
 8000d0e:	28ff      	cmp	r0, #255	@ 0xff
 8000d10:	d00b      	beq.n	8000d2a <__gesf2+0x36>
 8000d12:	2a00      	cmp	r2, #0
 8000d14:	d11e      	bne.n	8000d54 <__gesf2+0x60>
 8000d16:	2800      	cmp	r0, #0
 8000d18:	d10b      	bne.n	8000d32 <__gesf2+0x3e>
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d027      	beq.n	8000d6e <__gesf2+0x7a>
 8000d1e:	2c00      	cmp	r4, #0
 8000d20:	d134      	bne.n	8000d8c <__gesf2+0x98>
 8000d22:	2900      	cmp	r1, #0
 8000d24:	d02f      	beq.n	8000d86 <__gesf2+0x92>
 8000d26:	0008      	movs	r0, r1
 8000d28:	bd30      	pop	{r4, r5, pc}
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d128      	bne.n	8000d80 <__gesf2+0x8c>
 8000d2e:	2a00      	cmp	r2, #0
 8000d30:	d101      	bne.n	8000d36 <__gesf2+0x42>
 8000d32:	2c00      	cmp	r4, #0
 8000d34:	d0f5      	beq.n	8000d22 <__gesf2+0x2e>
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d107      	bne.n	8000d4a <__gesf2+0x56>
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d023      	beq.n	8000d86 <__gesf2+0x92>
 8000d3e:	0018      	movs	r0, r3
 8000d40:	e7f2      	b.n	8000d28 <__gesf2+0x34>
 8000d42:	2c00      	cmp	r4, #0
 8000d44:	d11c      	bne.n	8000d80 <__gesf2+0x8c>
 8000d46:	28ff      	cmp	r0, #255	@ 0xff
 8000d48:	d014      	beq.n	8000d74 <__gesf2+0x80>
 8000d4a:	1e58      	subs	r0, r3, #1
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	4018      	ands	r0, r3
 8000d50:	3801      	subs	r0, #1
 8000d52:	e7e9      	b.n	8000d28 <__gesf2+0x34>
 8000d54:	2800      	cmp	r0, #0
 8000d56:	d0f8      	beq.n	8000d4a <__gesf2+0x56>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d1f6      	bne.n	8000d4a <__gesf2+0x56>
 8000d5c:	4282      	cmp	r2, r0
 8000d5e:	dcf4      	bgt.n	8000d4a <__gesf2+0x56>
 8000d60:	dbeb      	blt.n	8000d3a <__gesf2+0x46>
 8000d62:	42ac      	cmp	r4, r5
 8000d64:	d8f1      	bhi.n	8000d4a <__gesf2+0x56>
 8000d66:	2000      	movs	r0, #0
 8000d68:	42ac      	cmp	r4, r5
 8000d6a:	d2dd      	bcs.n	8000d28 <__gesf2+0x34>
 8000d6c:	e7e5      	b.n	8000d3a <__gesf2+0x46>
 8000d6e:	2c00      	cmp	r4, #0
 8000d70:	d0da      	beq.n	8000d28 <__gesf2+0x34>
 8000d72:	e7ea      	b.n	8000d4a <__gesf2+0x56>
 8000d74:	2d00      	cmp	r5, #0
 8000d76:	d103      	bne.n	8000d80 <__gesf2+0x8c>
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d1e6      	bne.n	8000d4a <__gesf2+0x56>
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	e7d3      	b.n	8000d28 <__gesf2+0x34>
 8000d80:	2002      	movs	r0, #2
 8000d82:	4240      	negs	r0, r0
 8000d84:	e7d0      	b.n	8000d28 <__gesf2+0x34>
 8000d86:	2001      	movs	r0, #1
 8000d88:	4240      	negs	r0, r0
 8000d8a:	e7cd      	b.n	8000d28 <__gesf2+0x34>
 8000d8c:	428b      	cmp	r3, r1
 8000d8e:	d0e8      	beq.n	8000d62 <__gesf2+0x6e>
 8000d90:	e7db      	b.n	8000d4a <__gesf2+0x56>
 8000d92:	46c0      	nop			@ (mov r8, r8)

08000d94 <__lesf2>:
 8000d94:	b530      	push	{r4, r5, lr}
 8000d96:	0042      	lsls	r2, r0, #1
 8000d98:	0244      	lsls	r4, r0, #9
 8000d9a:	024d      	lsls	r5, r1, #9
 8000d9c:	0fc3      	lsrs	r3, r0, #31
 8000d9e:	0048      	lsls	r0, r1, #1
 8000da0:	0a64      	lsrs	r4, r4, #9
 8000da2:	0e12      	lsrs	r2, r2, #24
 8000da4:	0a6d      	lsrs	r5, r5, #9
 8000da6:	0e00      	lsrs	r0, r0, #24
 8000da8:	0fc9      	lsrs	r1, r1, #31
 8000daa:	2aff      	cmp	r2, #255	@ 0xff
 8000dac:	d01a      	beq.n	8000de4 <__lesf2+0x50>
 8000dae:	28ff      	cmp	r0, #255	@ 0xff
 8000db0:	d00e      	beq.n	8000dd0 <__lesf2+0x3c>
 8000db2:	2a00      	cmp	r2, #0
 8000db4:	d11e      	bne.n	8000df4 <__lesf2+0x60>
 8000db6:	2800      	cmp	r0, #0
 8000db8:	d10e      	bne.n	8000dd8 <__lesf2+0x44>
 8000dba:	2d00      	cmp	r5, #0
 8000dbc:	d02a      	beq.n	8000e14 <__lesf2+0x80>
 8000dbe:	2c00      	cmp	r4, #0
 8000dc0:	d00c      	beq.n	8000ddc <__lesf2+0x48>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d01d      	beq.n	8000e02 <__lesf2+0x6e>
 8000dc6:	1e58      	subs	r0, r3, #1
 8000dc8:	2302      	movs	r3, #2
 8000dca:	4018      	ands	r0, r3
 8000dcc:	3801      	subs	r0, #1
 8000dce:	e010      	b.n	8000df2 <__lesf2+0x5e>
 8000dd0:	2d00      	cmp	r5, #0
 8000dd2:	d10d      	bne.n	8000df0 <__lesf2+0x5c>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	d120      	bne.n	8000e1a <__lesf2+0x86>
 8000dd8:	2c00      	cmp	r4, #0
 8000dda:	d11e      	bne.n	8000e1a <__lesf2+0x86>
 8000ddc:	2900      	cmp	r1, #0
 8000dde:	d023      	beq.n	8000e28 <__lesf2+0x94>
 8000de0:	0008      	movs	r0, r1
 8000de2:	e006      	b.n	8000df2 <__lesf2+0x5e>
 8000de4:	2c00      	cmp	r4, #0
 8000de6:	d103      	bne.n	8000df0 <__lesf2+0x5c>
 8000de8:	28ff      	cmp	r0, #255	@ 0xff
 8000dea:	d1ec      	bne.n	8000dc6 <__lesf2+0x32>
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d017      	beq.n	8000e20 <__lesf2+0x8c>
 8000df0:	2002      	movs	r0, #2
 8000df2:	bd30      	pop	{r4, r5, pc}
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d0e6      	beq.n	8000dc6 <__lesf2+0x32>
 8000df8:	428b      	cmp	r3, r1
 8000dfa:	d1e4      	bne.n	8000dc6 <__lesf2+0x32>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	dce2      	bgt.n	8000dc6 <__lesf2+0x32>
 8000e00:	db04      	blt.n	8000e0c <__lesf2+0x78>
 8000e02:	42ac      	cmp	r4, r5
 8000e04:	d8df      	bhi.n	8000dc6 <__lesf2+0x32>
 8000e06:	2000      	movs	r0, #0
 8000e08:	42ac      	cmp	r4, r5
 8000e0a:	d2f2      	bcs.n	8000df2 <__lesf2+0x5e>
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d00b      	beq.n	8000e28 <__lesf2+0x94>
 8000e10:	0018      	movs	r0, r3
 8000e12:	e7ee      	b.n	8000df2 <__lesf2+0x5e>
 8000e14:	2c00      	cmp	r4, #0
 8000e16:	d0ec      	beq.n	8000df2 <__lesf2+0x5e>
 8000e18:	e7d5      	b.n	8000dc6 <__lesf2+0x32>
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d1d3      	bne.n	8000dc6 <__lesf2+0x32>
 8000e1e:	e7f5      	b.n	8000e0c <__lesf2+0x78>
 8000e20:	2000      	movs	r0, #0
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d0e5      	beq.n	8000df2 <__lesf2+0x5e>
 8000e26:	e7ce      	b.n	8000dc6 <__lesf2+0x32>
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4240      	negs	r0, r0
 8000e2c:	e7e1      	b.n	8000df2 <__lesf2+0x5e>
 8000e2e:	46c0      	nop			@ (mov r8, r8)

08000e30 <__aeabi_fmul>:
 8000e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e32:	464f      	mov	r7, r9
 8000e34:	4646      	mov	r6, r8
 8000e36:	46d6      	mov	lr, sl
 8000e38:	0243      	lsls	r3, r0, #9
 8000e3a:	0a5b      	lsrs	r3, r3, #9
 8000e3c:	0045      	lsls	r5, r0, #1
 8000e3e:	b5c0      	push	{r6, r7, lr}
 8000e40:	4699      	mov	r9, r3
 8000e42:	1c0f      	adds	r7, r1, #0
 8000e44:	0e2d      	lsrs	r5, r5, #24
 8000e46:	0fc6      	lsrs	r6, r0, #31
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_fmul+0x1e>
 8000e4c:	e088      	b.n	8000f60 <__aeabi_fmul+0x130>
 8000e4e:	2dff      	cmp	r5, #255	@ 0xff
 8000e50:	d100      	bne.n	8000e54 <__aeabi_fmul+0x24>
 8000e52:	e08d      	b.n	8000f70 <__aeabi_fmul+0x140>
 8000e54:	2280      	movs	r2, #128	@ 0x80
 8000e56:	00db      	lsls	r3, r3, #3
 8000e58:	04d2      	lsls	r2, r2, #19
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	4691      	mov	r9, r2
 8000e60:	4698      	mov	r8, r3
 8000e62:	469a      	mov	sl, r3
 8000e64:	3d7f      	subs	r5, #127	@ 0x7f
 8000e66:	027c      	lsls	r4, r7, #9
 8000e68:	007b      	lsls	r3, r7, #1
 8000e6a:	0a64      	lsrs	r4, r4, #9
 8000e6c:	0e1b      	lsrs	r3, r3, #24
 8000e6e:	0fff      	lsrs	r7, r7, #31
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d068      	beq.n	8000f46 <__aeabi_fmul+0x116>
 8000e74:	2bff      	cmp	r3, #255	@ 0xff
 8000e76:	d021      	beq.n	8000ebc <__aeabi_fmul+0x8c>
 8000e78:	2280      	movs	r2, #128	@ 0x80
 8000e7a:	00e4      	lsls	r4, r4, #3
 8000e7c:	04d2      	lsls	r2, r2, #19
 8000e7e:	4314      	orrs	r4, r2
 8000e80:	4642      	mov	r2, r8
 8000e82:	3b7f      	subs	r3, #127	@ 0x7f
 8000e84:	195b      	adds	r3, r3, r5
 8000e86:	2100      	movs	r1, #0
 8000e88:	1c5d      	adds	r5, r3, #1
 8000e8a:	2a0a      	cmp	r2, #10
 8000e8c:	dc2e      	bgt.n	8000eec <__aeabi_fmul+0xbc>
 8000e8e:	407e      	eors	r6, r7
 8000e90:	4642      	mov	r2, r8
 8000e92:	2a02      	cmp	r2, #2
 8000e94:	dc23      	bgt.n	8000ede <__aeabi_fmul+0xae>
 8000e96:	3a01      	subs	r2, #1
 8000e98:	2a01      	cmp	r2, #1
 8000e9a:	d900      	bls.n	8000e9e <__aeabi_fmul+0x6e>
 8000e9c:	e0bd      	b.n	800101a <__aeabi_fmul+0x1ea>
 8000e9e:	2902      	cmp	r1, #2
 8000ea0:	d06e      	beq.n	8000f80 <__aeabi_fmul+0x150>
 8000ea2:	2901      	cmp	r1, #1
 8000ea4:	d12c      	bne.n	8000f00 <__aeabi_fmul+0xd0>
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	05c0      	lsls	r0, r0, #23
 8000eac:	07f6      	lsls	r6, r6, #31
 8000eae:	4310      	orrs	r0, r2
 8000eb0:	4330      	orrs	r0, r6
 8000eb2:	bce0      	pop	{r5, r6, r7}
 8000eb4:	46ba      	mov	sl, r7
 8000eb6:	46b1      	mov	r9, r6
 8000eb8:	46a8      	mov	r8, r5
 8000eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ebc:	002b      	movs	r3, r5
 8000ebe:	33ff      	adds	r3, #255	@ 0xff
 8000ec0:	2c00      	cmp	r4, #0
 8000ec2:	d065      	beq.n	8000f90 <__aeabi_fmul+0x160>
 8000ec4:	2203      	movs	r2, #3
 8000ec6:	4641      	mov	r1, r8
 8000ec8:	4311      	orrs	r1, r2
 8000eca:	0032      	movs	r2, r6
 8000ecc:	3501      	adds	r5, #1
 8000ece:	4688      	mov	r8, r1
 8000ed0:	407a      	eors	r2, r7
 8000ed2:	35ff      	adds	r5, #255	@ 0xff
 8000ed4:	290a      	cmp	r1, #10
 8000ed6:	dd00      	ble.n	8000eda <__aeabi_fmul+0xaa>
 8000ed8:	e0d8      	b.n	800108c <__aeabi_fmul+0x25c>
 8000eda:	0016      	movs	r6, r2
 8000edc:	2103      	movs	r1, #3
 8000ede:	4640      	mov	r0, r8
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4082      	lsls	r2, r0
 8000ee4:	20a6      	movs	r0, #166	@ 0xa6
 8000ee6:	00c0      	lsls	r0, r0, #3
 8000ee8:	4202      	tst	r2, r0
 8000eea:	d020      	beq.n	8000f2e <__aeabi_fmul+0xfe>
 8000eec:	4653      	mov	r3, sl
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d046      	beq.n	8000f80 <__aeabi_fmul+0x150>
 8000ef2:	2b03      	cmp	r3, #3
 8000ef4:	d100      	bne.n	8000ef8 <__aeabi_fmul+0xc8>
 8000ef6:	e0bb      	b.n	8001070 <__aeabi_fmul+0x240>
 8000ef8:	4651      	mov	r1, sl
 8000efa:	464c      	mov	r4, r9
 8000efc:	2901      	cmp	r1, #1
 8000efe:	d0d2      	beq.n	8000ea6 <__aeabi_fmul+0x76>
 8000f00:	002b      	movs	r3, r5
 8000f02:	337f      	adds	r3, #127	@ 0x7f
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	dd70      	ble.n	8000fea <__aeabi_fmul+0x1ba>
 8000f08:	0762      	lsls	r2, r4, #29
 8000f0a:	d004      	beq.n	8000f16 <__aeabi_fmul+0xe6>
 8000f0c:	220f      	movs	r2, #15
 8000f0e:	4022      	ands	r2, r4
 8000f10:	2a04      	cmp	r2, #4
 8000f12:	d000      	beq.n	8000f16 <__aeabi_fmul+0xe6>
 8000f14:	3404      	adds	r4, #4
 8000f16:	0122      	lsls	r2, r4, #4
 8000f18:	d503      	bpl.n	8000f22 <__aeabi_fmul+0xf2>
 8000f1a:	4b63      	ldr	r3, [pc, #396]	@ (80010a8 <__aeabi_fmul+0x278>)
 8000f1c:	401c      	ands	r4, r3
 8000f1e:	002b      	movs	r3, r5
 8000f20:	3380      	adds	r3, #128	@ 0x80
 8000f22:	2bfe      	cmp	r3, #254	@ 0xfe
 8000f24:	dc2c      	bgt.n	8000f80 <__aeabi_fmul+0x150>
 8000f26:	01a2      	lsls	r2, r4, #6
 8000f28:	0a52      	lsrs	r2, r2, #9
 8000f2a:	b2d8      	uxtb	r0, r3
 8000f2c:	e7bd      	b.n	8000eaa <__aeabi_fmul+0x7a>
 8000f2e:	2090      	movs	r0, #144	@ 0x90
 8000f30:	0080      	lsls	r0, r0, #2
 8000f32:	4202      	tst	r2, r0
 8000f34:	d127      	bne.n	8000f86 <__aeabi_fmul+0x156>
 8000f36:	38b9      	subs	r0, #185	@ 0xb9
 8000f38:	38ff      	subs	r0, #255	@ 0xff
 8000f3a:	4210      	tst	r0, r2
 8000f3c:	d06d      	beq.n	800101a <__aeabi_fmul+0x1ea>
 8000f3e:	003e      	movs	r6, r7
 8000f40:	46a1      	mov	r9, r4
 8000f42:	468a      	mov	sl, r1
 8000f44:	e7d2      	b.n	8000eec <__aeabi_fmul+0xbc>
 8000f46:	2c00      	cmp	r4, #0
 8000f48:	d141      	bne.n	8000fce <__aeabi_fmul+0x19e>
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	4642      	mov	r2, r8
 8000f4e:	431a      	orrs	r2, r3
 8000f50:	4690      	mov	r8, r2
 8000f52:	002b      	movs	r3, r5
 8000f54:	4642      	mov	r2, r8
 8000f56:	2101      	movs	r1, #1
 8000f58:	1c5d      	adds	r5, r3, #1
 8000f5a:	2a0a      	cmp	r2, #10
 8000f5c:	dd97      	ble.n	8000e8e <__aeabi_fmul+0x5e>
 8000f5e:	e7c5      	b.n	8000eec <__aeabi_fmul+0xbc>
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d126      	bne.n	8000fb2 <__aeabi_fmul+0x182>
 8000f64:	2304      	movs	r3, #4
 8000f66:	4698      	mov	r8, r3
 8000f68:	3b03      	subs	r3, #3
 8000f6a:	2500      	movs	r5, #0
 8000f6c:	469a      	mov	sl, r3
 8000f6e:	e77a      	b.n	8000e66 <__aeabi_fmul+0x36>
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d118      	bne.n	8000fa6 <__aeabi_fmul+0x176>
 8000f74:	2308      	movs	r3, #8
 8000f76:	4698      	mov	r8, r3
 8000f78:	3b06      	subs	r3, #6
 8000f7a:	25ff      	movs	r5, #255	@ 0xff
 8000f7c:	469a      	mov	sl, r3
 8000f7e:	e772      	b.n	8000e66 <__aeabi_fmul+0x36>
 8000f80:	20ff      	movs	r0, #255	@ 0xff
 8000f82:	2200      	movs	r2, #0
 8000f84:	e791      	b.n	8000eaa <__aeabi_fmul+0x7a>
 8000f86:	2280      	movs	r2, #128	@ 0x80
 8000f88:	2600      	movs	r6, #0
 8000f8a:	20ff      	movs	r0, #255	@ 0xff
 8000f8c:	03d2      	lsls	r2, r2, #15
 8000f8e:	e78c      	b.n	8000eaa <__aeabi_fmul+0x7a>
 8000f90:	4641      	mov	r1, r8
 8000f92:	2202      	movs	r2, #2
 8000f94:	3501      	adds	r5, #1
 8000f96:	4311      	orrs	r1, r2
 8000f98:	4688      	mov	r8, r1
 8000f9a:	35ff      	adds	r5, #255	@ 0xff
 8000f9c:	290a      	cmp	r1, #10
 8000f9e:	dca5      	bgt.n	8000eec <__aeabi_fmul+0xbc>
 8000fa0:	2102      	movs	r1, #2
 8000fa2:	407e      	eors	r6, r7
 8000fa4:	e774      	b.n	8000e90 <__aeabi_fmul+0x60>
 8000fa6:	230c      	movs	r3, #12
 8000fa8:	4698      	mov	r8, r3
 8000faa:	3b09      	subs	r3, #9
 8000fac:	25ff      	movs	r5, #255	@ 0xff
 8000fae:	469a      	mov	sl, r3
 8000fb0:	e759      	b.n	8000e66 <__aeabi_fmul+0x36>
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f002 fa22 	bl	80033fc <__clzsi2>
 8000fb8:	464a      	mov	r2, r9
 8000fba:	1f43      	subs	r3, r0, #5
 8000fbc:	2576      	movs	r5, #118	@ 0x76
 8000fbe:	409a      	lsls	r2, r3
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	426d      	negs	r5, r5
 8000fc4:	4691      	mov	r9, r2
 8000fc6:	4698      	mov	r8, r3
 8000fc8:	469a      	mov	sl, r3
 8000fca:	1a2d      	subs	r5, r5, r0
 8000fcc:	e74b      	b.n	8000e66 <__aeabi_fmul+0x36>
 8000fce:	0020      	movs	r0, r4
 8000fd0:	f002 fa14 	bl	80033fc <__clzsi2>
 8000fd4:	4642      	mov	r2, r8
 8000fd6:	1f43      	subs	r3, r0, #5
 8000fd8:	409c      	lsls	r4, r3
 8000fda:	1a2b      	subs	r3, r5, r0
 8000fdc:	3b76      	subs	r3, #118	@ 0x76
 8000fde:	2100      	movs	r1, #0
 8000fe0:	1c5d      	adds	r5, r3, #1
 8000fe2:	2a0a      	cmp	r2, #10
 8000fe4:	dc00      	bgt.n	8000fe8 <__aeabi_fmul+0x1b8>
 8000fe6:	e752      	b.n	8000e8e <__aeabi_fmul+0x5e>
 8000fe8:	e780      	b.n	8000eec <__aeabi_fmul+0xbc>
 8000fea:	2201      	movs	r2, #1
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b1b      	cmp	r3, #27
 8000ff0:	dd00      	ble.n	8000ff4 <__aeabi_fmul+0x1c4>
 8000ff2:	e758      	b.n	8000ea6 <__aeabi_fmul+0x76>
 8000ff4:	359e      	adds	r5, #158	@ 0x9e
 8000ff6:	0022      	movs	r2, r4
 8000ff8:	40ac      	lsls	r4, r5
 8000ffa:	40da      	lsrs	r2, r3
 8000ffc:	1e63      	subs	r3, r4, #1
 8000ffe:	419c      	sbcs	r4, r3
 8001000:	4322      	orrs	r2, r4
 8001002:	0753      	lsls	r3, r2, #29
 8001004:	d004      	beq.n	8001010 <__aeabi_fmul+0x1e0>
 8001006:	230f      	movs	r3, #15
 8001008:	4013      	ands	r3, r2
 800100a:	2b04      	cmp	r3, #4
 800100c:	d000      	beq.n	8001010 <__aeabi_fmul+0x1e0>
 800100e:	3204      	adds	r2, #4
 8001010:	0153      	lsls	r3, r2, #5
 8001012:	d537      	bpl.n	8001084 <__aeabi_fmul+0x254>
 8001014:	2001      	movs	r0, #1
 8001016:	2200      	movs	r2, #0
 8001018:	e747      	b.n	8000eaa <__aeabi_fmul+0x7a>
 800101a:	0c21      	lsrs	r1, r4, #16
 800101c:	464a      	mov	r2, r9
 800101e:	0424      	lsls	r4, r4, #16
 8001020:	0c24      	lsrs	r4, r4, #16
 8001022:	0027      	movs	r7, r4
 8001024:	0c10      	lsrs	r0, r2, #16
 8001026:	0412      	lsls	r2, r2, #16
 8001028:	0c12      	lsrs	r2, r2, #16
 800102a:	4344      	muls	r4, r0
 800102c:	4357      	muls	r7, r2
 800102e:	4348      	muls	r0, r1
 8001030:	4351      	muls	r1, r2
 8001032:	0c3a      	lsrs	r2, r7, #16
 8001034:	1909      	adds	r1, r1, r4
 8001036:	1852      	adds	r2, r2, r1
 8001038:	4294      	cmp	r4, r2
 800103a:	d903      	bls.n	8001044 <__aeabi_fmul+0x214>
 800103c:	2180      	movs	r1, #128	@ 0x80
 800103e:	0249      	lsls	r1, r1, #9
 8001040:	468c      	mov	ip, r1
 8001042:	4460      	add	r0, ip
 8001044:	043f      	lsls	r7, r7, #16
 8001046:	0411      	lsls	r1, r2, #16
 8001048:	0c3f      	lsrs	r7, r7, #16
 800104a:	19c9      	adds	r1, r1, r7
 800104c:	018c      	lsls	r4, r1, #6
 800104e:	1e67      	subs	r7, r4, #1
 8001050:	41bc      	sbcs	r4, r7
 8001052:	0c12      	lsrs	r2, r2, #16
 8001054:	0e89      	lsrs	r1, r1, #26
 8001056:	1812      	adds	r2, r2, r0
 8001058:	430c      	orrs	r4, r1
 800105a:	0192      	lsls	r2, r2, #6
 800105c:	4314      	orrs	r4, r2
 800105e:	0112      	lsls	r2, r2, #4
 8001060:	d50e      	bpl.n	8001080 <__aeabi_fmul+0x250>
 8001062:	2301      	movs	r3, #1
 8001064:	0862      	lsrs	r2, r4, #1
 8001066:	401c      	ands	r4, r3
 8001068:	4314      	orrs	r4, r2
 800106a:	e749      	b.n	8000f00 <__aeabi_fmul+0xd0>
 800106c:	003e      	movs	r6, r7
 800106e:	46a1      	mov	r9, r4
 8001070:	2280      	movs	r2, #128	@ 0x80
 8001072:	464b      	mov	r3, r9
 8001074:	03d2      	lsls	r2, r2, #15
 8001076:	431a      	orrs	r2, r3
 8001078:	0252      	lsls	r2, r2, #9
 800107a:	20ff      	movs	r0, #255	@ 0xff
 800107c:	0a52      	lsrs	r2, r2, #9
 800107e:	e714      	b.n	8000eaa <__aeabi_fmul+0x7a>
 8001080:	001d      	movs	r5, r3
 8001082:	e73d      	b.n	8000f00 <__aeabi_fmul+0xd0>
 8001084:	0192      	lsls	r2, r2, #6
 8001086:	2000      	movs	r0, #0
 8001088:	0a52      	lsrs	r2, r2, #9
 800108a:	e70e      	b.n	8000eaa <__aeabi_fmul+0x7a>
 800108c:	290f      	cmp	r1, #15
 800108e:	d1ed      	bne.n	800106c <__aeabi_fmul+0x23c>
 8001090:	2280      	movs	r2, #128	@ 0x80
 8001092:	464b      	mov	r3, r9
 8001094:	03d2      	lsls	r2, r2, #15
 8001096:	4213      	tst	r3, r2
 8001098:	d0ea      	beq.n	8001070 <__aeabi_fmul+0x240>
 800109a:	4214      	tst	r4, r2
 800109c:	d1e8      	bne.n	8001070 <__aeabi_fmul+0x240>
 800109e:	003e      	movs	r6, r7
 80010a0:	20ff      	movs	r0, #255	@ 0xff
 80010a2:	4322      	orrs	r2, r4
 80010a4:	e701      	b.n	8000eaa <__aeabi_fmul+0x7a>
 80010a6:	46c0      	nop			@ (mov r8, r8)
 80010a8:	f7ffffff 	.word	0xf7ffffff

080010ac <__aeabi_fsub>:
 80010ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ae:	4647      	mov	r7, r8
 80010b0:	46ce      	mov	lr, r9
 80010b2:	024e      	lsls	r6, r1, #9
 80010b4:	0243      	lsls	r3, r0, #9
 80010b6:	0045      	lsls	r5, r0, #1
 80010b8:	0a72      	lsrs	r2, r6, #9
 80010ba:	0fc4      	lsrs	r4, r0, #31
 80010bc:	0048      	lsls	r0, r1, #1
 80010be:	b580      	push	{r7, lr}
 80010c0:	4694      	mov	ip, r2
 80010c2:	0a5f      	lsrs	r7, r3, #9
 80010c4:	0e2d      	lsrs	r5, r5, #24
 80010c6:	099b      	lsrs	r3, r3, #6
 80010c8:	0e00      	lsrs	r0, r0, #24
 80010ca:	0fc9      	lsrs	r1, r1, #31
 80010cc:	09b6      	lsrs	r6, r6, #6
 80010ce:	28ff      	cmp	r0, #255	@ 0xff
 80010d0:	d024      	beq.n	800111c <__aeabi_fsub+0x70>
 80010d2:	2201      	movs	r2, #1
 80010d4:	4051      	eors	r1, r2
 80010d6:	1a2a      	subs	r2, r5, r0
 80010d8:	428c      	cmp	r4, r1
 80010da:	d00f      	beq.n	80010fc <__aeabi_fsub+0x50>
 80010dc:	2a00      	cmp	r2, #0
 80010de:	dc00      	bgt.n	80010e2 <__aeabi_fsub+0x36>
 80010e0:	e16a      	b.n	80013b8 <__aeabi_fsub+0x30c>
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d135      	bne.n	8001152 <__aeabi_fsub+0xa6>
 80010e6:	2e00      	cmp	r6, #0
 80010e8:	d100      	bne.n	80010ec <__aeabi_fsub+0x40>
 80010ea:	e0a2      	b.n	8001232 <__aeabi_fsub+0x186>
 80010ec:	1e51      	subs	r1, r2, #1
 80010ee:	2a01      	cmp	r2, #1
 80010f0:	d100      	bne.n	80010f4 <__aeabi_fsub+0x48>
 80010f2:	e124      	b.n	800133e <__aeabi_fsub+0x292>
 80010f4:	2aff      	cmp	r2, #255	@ 0xff
 80010f6:	d021      	beq.n	800113c <__aeabi_fsub+0x90>
 80010f8:	000a      	movs	r2, r1
 80010fa:	e02f      	b.n	800115c <__aeabi_fsub+0xb0>
 80010fc:	2a00      	cmp	r2, #0
 80010fe:	dc00      	bgt.n	8001102 <__aeabi_fsub+0x56>
 8001100:	e167      	b.n	80013d2 <__aeabi_fsub+0x326>
 8001102:	2800      	cmp	r0, #0
 8001104:	d05e      	beq.n	80011c4 <__aeabi_fsub+0x118>
 8001106:	2dff      	cmp	r5, #255	@ 0xff
 8001108:	d018      	beq.n	800113c <__aeabi_fsub+0x90>
 800110a:	2180      	movs	r1, #128	@ 0x80
 800110c:	04c9      	lsls	r1, r1, #19
 800110e:	430e      	orrs	r6, r1
 8001110:	2a1b      	cmp	r2, #27
 8001112:	dc00      	bgt.n	8001116 <__aeabi_fsub+0x6a>
 8001114:	e076      	b.n	8001204 <__aeabi_fsub+0x158>
 8001116:	002a      	movs	r2, r5
 8001118:	3301      	adds	r3, #1
 800111a:	e032      	b.n	8001182 <__aeabi_fsub+0xd6>
 800111c:	002a      	movs	r2, r5
 800111e:	3aff      	subs	r2, #255	@ 0xff
 8001120:	4691      	mov	r9, r2
 8001122:	2e00      	cmp	r6, #0
 8001124:	d042      	beq.n	80011ac <__aeabi_fsub+0x100>
 8001126:	428c      	cmp	r4, r1
 8001128:	d055      	beq.n	80011d6 <__aeabi_fsub+0x12a>
 800112a:	464a      	mov	r2, r9
 800112c:	2a00      	cmp	r2, #0
 800112e:	d100      	bne.n	8001132 <__aeabi_fsub+0x86>
 8001130:	e09c      	b.n	800126c <__aeabi_fsub+0x1c0>
 8001132:	2d00      	cmp	r5, #0
 8001134:	d100      	bne.n	8001138 <__aeabi_fsub+0x8c>
 8001136:	e077      	b.n	8001228 <__aeabi_fsub+0x17c>
 8001138:	000c      	movs	r4, r1
 800113a:	0033      	movs	r3, r6
 800113c:	08db      	lsrs	r3, r3, #3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d100      	bne.n	8001144 <__aeabi_fsub+0x98>
 8001142:	e06e      	b.n	8001222 <__aeabi_fsub+0x176>
 8001144:	2280      	movs	r2, #128	@ 0x80
 8001146:	03d2      	lsls	r2, r2, #15
 8001148:	4313      	orrs	r3, r2
 800114a:	025b      	lsls	r3, r3, #9
 800114c:	20ff      	movs	r0, #255	@ 0xff
 800114e:	0a5b      	lsrs	r3, r3, #9
 8001150:	e024      	b.n	800119c <__aeabi_fsub+0xf0>
 8001152:	2dff      	cmp	r5, #255	@ 0xff
 8001154:	d0f2      	beq.n	800113c <__aeabi_fsub+0x90>
 8001156:	2180      	movs	r1, #128	@ 0x80
 8001158:	04c9      	lsls	r1, r1, #19
 800115a:	430e      	orrs	r6, r1
 800115c:	2101      	movs	r1, #1
 800115e:	2a1b      	cmp	r2, #27
 8001160:	dc08      	bgt.n	8001174 <__aeabi_fsub+0xc8>
 8001162:	0031      	movs	r1, r6
 8001164:	2020      	movs	r0, #32
 8001166:	40d1      	lsrs	r1, r2
 8001168:	1a82      	subs	r2, r0, r2
 800116a:	4096      	lsls	r6, r2
 800116c:	0032      	movs	r2, r6
 800116e:	1e50      	subs	r0, r2, #1
 8001170:	4182      	sbcs	r2, r0
 8001172:	4311      	orrs	r1, r2
 8001174:	1a5b      	subs	r3, r3, r1
 8001176:	015a      	lsls	r2, r3, #5
 8001178:	d460      	bmi.n	800123c <__aeabi_fsub+0x190>
 800117a:	2107      	movs	r1, #7
 800117c:	002a      	movs	r2, r5
 800117e:	4019      	ands	r1, r3
 8001180:	d057      	beq.n	8001232 <__aeabi_fsub+0x186>
 8001182:	210f      	movs	r1, #15
 8001184:	4019      	ands	r1, r3
 8001186:	2904      	cmp	r1, #4
 8001188:	d000      	beq.n	800118c <__aeabi_fsub+0xe0>
 800118a:	3304      	adds	r3, #4
 800118c:	0159      	lsls	r1, r3, #5
 800118e:	d550      	bpl.n	8001232 <__aeabi_fsub+0x186>
 8001190:	1c50      	adds	r0, r2, #1
 8001192:	2afe      	cmp	r2, #254	@ 0xfe
 8001194:	d045      	beq.n	8001222 <__aeabi_fsub+0x176>
 8001196:	019b      	lsls	r3, r3, #6
 8001198:	b2c0      	uxtb	r0, r0
 800119a:	0a5b      	lsrs	r3, r3, #9
 800119c:	05c0      	lsls	r0, r0, #23
 800119e:	4318      	orrs	r0, r3
 80011a0:	07e4      	lsls	r4, r4, #31
 80011a2:	4320      	orrs	r0, r4
 80011a4:	bcc0      	pop	{r6, r7}
 80011a6:	46b9      	mov	r9, r7
 80011a8:	46b0      	mov	r8, r6
 80011aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011ac:	2201      	movs	r2, #1
 80011ae:	4051      	eors	r1, r2
 80011b0:	428c      	cmp	r4, r1
 80011b2:	d1ba      	bne.n	800112a <__aeabi_fsub+0x7e>
 80011b4:	464a      	mov	r2, r9
 80011b6:	2a00      	cmp	r2, #0
 80011b8:	d010      	beq.n	80011dc <__aeabi_fsub+0x130>
 80011ba:	2d00      	cmp	r5, #0
 80011bc:	d100      	bne.n	80011c0 <__aeabi_fsub+0x114>
 80011be:	e098      	b.n	80012f2 <__aeabi_fsub+0x246>
 80011c0:	2300      	movs	r3, #0
 80011c2:	e7bb      	b.n	800113c <__aeabi_fsub+0x90>
 80011c4:	2e00      	cmp	r6, #0
 80011c6:	d034      	beq.n	8001232 <__aeabi_fsub+0x186>
 80011c8:	1e51      	subs	r1, r2, #1
 80011ca:	2a01      	cmp	r2, #1
 80011cc:	d06e      	beq.n	80012ac <__aeabi_fsub+0x200>
 80011ce:	2aff      	cmp	r2, #255	@ 0xff
 80011d0:	d0b4      	beq.n	800113c <__aeabi_fsub+0x90>
 80011d2:	000a      	movs	r2, r1
 80011d4:	e79c      	b.n	8001110 <__aeabi_fsub+0x64>
 80011d6:	2a00      	cmp	r2, #0
 80011d8:	d000      	beq.n	80011dc <__aeabi_fsub+0x130>
 80011da:	e088      	b.n	80012ee <__aeabi_fsub+0x242>
 80011dc:	20fe      	movs	r0, #254	@ 0xfe
 80011de:	1c6a      	adds	r2, r5, #1
 80011e0:	4210      	tst	r0, r2
 80011e2:	d000      	beq.n	80011e6 <__aeabi_fsub+0x13a>
 80011e4:	e092      	b.n	800130c <__aeabi_fsub+0x260>
 80011e6:	2d00      	cmp	r5, #0
 80011e8:	d000      	beq.n	80011ec <__aeabi_fsub+0x140>
 80011ea:	e0a4      	b.n	8001336 <__aeabi_fsub+0x28a>
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d100      	bne.n	80011f2 <__aeabi_fsub+0x146>
 80011f0:	e0cb      	b.n	800138a <__aeabi_fsub+0x2de>
 80011f2:	2e00      	cmp	r6, #0
 80011f4:	d000      	beq.n	80011f8 <__aeabi_fsub+0x14c>
 80011f6:	e0ca      	b.n	800138e <__aeabi_fsub+0x2e2>
 80011f8:	2200      	movs	r2, #0
 80011fa:	08db      	lsrs	r3, r3, #3
 80011fc:	025b      	lsls	r3, r3, #9
 80011fe:	0a5b      	lsrs	r3, r3, #9
 8001200:	b2d0      	uxtb	r0, r2
 8001202:	e7cb      	b.n	800119c <__aeabi_fsub+0xf0>
 8001204:	0031      	movs	r1, r6
 8001206:	2020      	movs	r0, #32
 8001208:	40d1      	lsrs	r1, r2
 800120a:	1a82      	subs	r2, r0, r2
 800120c:	4096      	lsls	r6, r2
 800120e:	0032      	movs	r2, r6
 8001210:	1e50      	subs	r0, r2, #1
 8001212:	4182      	sbcs	r2, r0
 8001214:	430a      	orrs	r2, r1
 8001216:	189b      	adds	r3, r3, r2
 8001218:	015a      	lsls	r2, r3, #5
 800121a:	d5ae      	bpl.n	800117a <__aeabi_fsub+0xce>
 800121c:	1c6a      	adds	r2, r5, #1
 800121e:	2dfe      	cmp	r5, #254	@ 0xfe
 8001220:	d14a      	bne.n	80012b8 <__aeabi_fsub+0x20c>
 8001222:	20ff      	movs	r0, #255	@ 0xff
 8001224:	2300      	movs	r3, #0
 8001226:	e7b9      	b.n	800119c <__aeabi_fsub+0xf0>
 8001228:	22ff      	movs	r2, #255	@ 0xff
 800122a:	2b00      	cmp	r3, #0
 800122c:	d14b      	bne.n	80012c6 <__aeabi_fsub+0x21a>
 800122e:	000c      	movs	r4, r1
 8001230:	0033      	movs	r3, r6
 8001232:	08db      	lsrs	r3, r3, #3
 8001234:	2aff      	cmp	r2, #255	@ 0xff
 8001236:	d100      	bne.n	800123a <__aeabi_fsub+0x18e>
 8001238:	e781      	b.n	800113e <__aeabi_fsub+0x92>
 800123a:	e7df      	b.n	80011fc <__aeabi_fsub+0x150>
 800123c:	019f      	lsls	r7, r3, #6
 800123e:	09bf      	lsrs	r7, r7, #6
 8001240:	0038      	movs	r0, r7
 8001242:	f002 f8db 	bl	80033fc <__clzsi2>
 8001246:	3805      	subs	r0, #5
 8001248:	4087      	lsls	r7, r0
 800124a:	4285      	cmp	r5, r0
 800124c:	dc21      	bgt.n	8001292 <__aeabi_fsub+0x1e6>
 800124e:	003b      	movs	r3, r7
 8001250:	2120      	movs	r1, #32
 8001252:	1b42      	subs	r2, r0, r5
 8001254:	3201      	adds	r2, #1
 8001256:	40d3      	lsrs	r3, r2
 8001258:	1a8a      	subs	r2, r1, r2
 800125a:	4097      	lsls	r7, r2
 800125c:	1e7a      	subs	r2, r7, #1
 800125e:	4197      	sbcs	r7, r2
 8001260:	2200      	movs	r2, #0
 8001262:	433b      	orrs	r3, r7
 8001264:	0759      	lsls	r1, r3, #29
 8001266:	d000      	beq.n	800126a <__aeabi_fsub+0x1be>
 8001268:	e78b      	b.n	8001182 <__aeabi_fsub+0xd6>
 800126a:	e78f      	b.n	800118c <__aeabi_fsub+0xe0>
 800126c:	20fe      	movs	r0, #254	@ 0xfe
 800126e:	1c6a      	adds	r2, r5, #1
 8001270:	4210      	tst	r0, r2
 8001272:	d112      	bne.n	800129a <__aeabi_fsub+0x1ee>
 8001274:	2d00      	cmp	r5, #0
 8001276:	d152      	bne.n	800131e <__aeabi_fsub+0x272>
 8001278:	2b00      	cmp	r3, #0
 800127a:	d07c      	beq.n	8001376 <__aeabi_fsub+0x2ca>
 800127c:	2e00      	cmp	r6, #0
 800127e:	d0bb      	beq.n	80011f8 <__aeabi_fsub+0x14c>
 8001280:	1b9a      	subs	r2, r3, r6
 8001282:	0150      	lsls	r0, r2, #5
 8001284:	d400      	bmi.n	8001288 <__aeabi_fsub+0x1dc>
 8001286:	e08b      	b.n	80013a0 <__aeabi_fsub+0x2f4>
 8001288:	2401      	movs	r4, #1
 800128a:	2200      	movs	r2, #0
 800128c:	1af3      	subs	r3, r6, r3
 800128e:	400c      	ands	r4, r1
 8001290:	e7e8      	b.n	8001264 <__aeabi_fsub+0x1b8>
 8001292:	4b56      	ldr	r3, [pc, #344]	@ (80013ec <__aeabi_fsub+0x340>)
 8001294:	1a2a      	subs	r2, r5, r0
 8001296:	403b      	ands	r3, r7
 8001298:	e7e4      	b.n	8001264 <__aeabi_fsub+0x1b8>
 800129a:	1b9f      	subs	r7, r3, r6
 800129c:	017a      	lsls	r2, r7, #5
 800129e:	d446      	bmi.n	800132e <__aeabi_fsub+0x282>
 80012a0:	2f00      	cmp	r7, #0
 80012a2:	d1cd      	bne.n	8001240 <__aeabi_fsub+0x194>
 80012a4:	2400      	movs	r4, #0
 80012a6:	2000      	movs	r0, #0
 80012a8:	2300      	movs	r3, #0
 80012aa:	e777      	b.n	800119c <__aeabi_fsub+0xf0>
 80012ac:	199b      	adds	r3, r3, r6
 80012ae:	2501      	movs	r5, #1
 80012b0:	3201      	adds	r2, #1
 80012b2:	0159      	lsls	r1, r3, #5
 80012b4:	d400      	bmi.n	80012b8 <__aeabi_fsub+0x20c>
 80012b6:	e760      	b.n	800117a <__aeabi_fsub+0xce>
 80012b8:	2101      	movs	r1, #1
 80012ba:	484d      	ldr	r0, [pc, #308]	@ (80013f0 <__aeabi_fsub+0x344>)
 80012bc:	4019      	ands	r1, r3
 80012be:	085b      	lsrs	r3, r3, #1
 80012c0:	4003      	ands	r3, r0
 80012c2:	430b      	orrs	r3, r1
 80012c4:	e7ce      	b.n	8001264 <__aeabi_fsub+0x1b8>
 80012c6:	1e57      	subs	r7, r2, #1
 80012c8:	2a01      	cmp	r2, #1
 80012ca:	d05a      	beq.n	8001382 <__aeabi_fsub+0x2d6>
 80012cc:	000c      	movs	r4, r1
 80012ce:	2aff      	cmp	r2, #255	@ 0xff
 80012d0:	d033      	beq.n	800133a <__aeabi_fsub+0x28e>
 80012d2:	2201      	movs	r2, #1
 80012d4:	2f1b      	cmp	r7, #27
 80012d6:	dc07      	bgt.n	80012e8 <__aeabi_fsub+0x23c>
 80012d8:	2120      	movs	r1, #32
 80012da:	1bc9      	subs	r1, r1, r7
 80012dc:	001a      	movs	r2, r3
 80012de:	408b      	lsls	r3, r1
 80012e0:	40fa      	lsrs	r2, r7
 80012e2:	1e59      	subs	r1, r3, #1
 80012e4:	418b      	sbcs	r3, r1
 80012e6:	431a      	orrs	r2, r3
 80012e8:	0005      	movs	r5, r0
 80012ea:	1ab3      	subs	r3, r6, r2
 80012ec:	e743      	b.n	8001176 <__aeabi_fsub+0xca>
 80012ee:	2d00      	cmp	r5, #0
 80012f0:	d123      	bne.n	800133a <__aeabi_fsub+0x28e>
 80012f2:	22ff      	movs	r2, #255	@ 0xff
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d09b      	beq.n	8001230 <__aeabi_fsub+0x184>
 80012f8:	1e51      	subs	r1, r2, #1
 80012fa:	2a01      	cmp	r2, #1
 80012fc:	d0d6      	beq.n	80012ac <__aeabi_fsub+0x200>
 80012fe:	2aff      	cmp	r2, #255	@ 0xff
 8001300:	d01b      	beq.n	800133a <__aeabi_fsub+0x28e>
 8001302:	291b      	cmp	r1, #27
 8001304:	dd2c      	ble.n	8001360 <__aeabi_fsub+0x2b4>
 8001306:	0002      	movs	r2, r0
 8001308:	1c73      	adds	r3, r6, #1
 800130a:	e73a      	b.n	8001182 <__aeabi_fsub+0xd6>
 800130c:	2aff      	cmp	r2, #255	@ 0xff
 800130e:	d088      	beq.n	8001222 <__aeabi_fsub+0x176>
 8001310:	199b      	adds	r3, r3, r6
 8001312:	085b      	lsrs	r3, r3, #1
 8001314:	0759      	lsls	r1, r3, #29
 8001316:	d000      	beq.n	800131a <__aeabi_fsub+0x26e>
 8001318:	e733      	b.n	8001182 <__aeabi_fsub+0xd6>
 800131a:	08db      	lsrs	r3, r3, #3
 800131c:	e76e      	b.n	80011fc <__aeabi_fsub+0x150>
 800131e:	2b00      	cmp	r3, #0
 8001320:	d110      	bne.n	8001344 <__aeabi_fsub+0x298>
 8001322:	2e00      	cmp	r6, #0
 8001324:	d043      	beq.n	80013ae <__aeabi_fsub+0x302>
 8001326:	2401      	movs	r4, #1
 8001328:	0033      	movs	r3, r6
 800132a:	400c      	ands	r4, r1
 800132c:	e706      	b.n	800113c <__aeabi_fsub+0x90>
 800132e:	2401      	movs	r4, #1
 8001330:	1af7      	subs	r7, r6, r3
 8001332:	400c      	ands	r4, r1
 8001334:	e784      	b.n	8001240 <__aeabi_fsub+0x194>
 8001336:	2b00      	cmp	r3, #0
 8001338:	d104      	bne.n	8001344 <__aeabi_fsub+0x298>
 800133a:	0033      	movs	r3, r6
 800133c:	e6fe      	b.n	800113c <__aeabi_fsub+0x90>
 800133e:	2501      	movs	r5, #1
 8001340:	1b9b      	subs	r3, r3, r6
 8001342:	e718      	b.n	8001176 <__aeabi_fsub+0xca>
 8001344:	2e00      	cmp	r6, #0
 8001346:	d100      	bne.n	800134a <__aeabi_fsub+0x29e>
 8001348:	e6f8      	b.n	800113c <__aeabi_fsub+0x90>
 800134a:	2280      	movs	r2, #128	@ 0x80
 800134c:	03d2      	lsls	r2, r2, #15
 800134e:	4297      	cmp	r7, r2
 8001350:	d304      	bcc.n	800135c <__aeabi_fsub+0x2b0>
 8001352:	4594      	cmp	ip, r2
 8001354:	d202      	bcs.n	800135c <__aeabi_fsub+0x2b0>
 8001356:	2401      	movs	r4, #1
 8001358:	0033      	movs	r3, r6
 800135a:	400c      	ands	r4, r1
 800135c:	08db      	lsrs	r3, r3, #3
 800135e:	e6f1      	b.n	8001144 <__aeabi_fsub+0x98>
 8001360:	001a      	movs	r2, r3
 8001362:	2520      	movs	r5, #32
 8001364:	40ca      	lsrs	r2, r1
 8001366:	1a69      	subs	r1, r5, r1
 8001368:	408b      	lsls	r3, r1
 800136a:	1e59      	subs	r1, r3, #1
 800136c:	418b      	sbcs	r3, r1
 800136e:	4313      	orrs	r3, r2
 8001370:	0005      	movs	r5, r0
 8001372:	199b      	adds	r3, r3, r6
 8001374:	e750      	b.n	8001218 <__aeabi_fsub+0x16c>
 8001376:	2e00      	cmp	r6, #0
 8001378:	d094      	beq.n	80012a4 <__aeabi_fsub+0x1f8>
 800137a:	2401      	movs	r4, #1
 800137c:	0033      	movs	r3, r6
 800137e:	400c      	ands	r4, r1
 8001380:	e73a      	b.n	80011f8 <__aeabi_fsub+0x14c>
 8001382:	000c      	movs	r4, r1
 8001384:	2501      	movs	r5, #1
 8001386:	1af3      	subs	r3, r6, r3
 8001388:	e6f5      	b.n	8001176 <__aeabi_fsub+0xca>
 800138a:	0033      	movs	r3, r6
 800138c:	e734      	b.n	80011f8 <__aeabi_fsub+0x14c>
 800138e:	199b      	adds	r3, r3, r6
 8001390:	2200      	movs	r2, #0
 8001392:	0159      	lsls	r1, r3, #5
 8001394:	d5c1      	bpl.n	800131a <__aeabi_fsub+0x26e>
 8001396:	4a15      	ldr	r2, [pc, #84]	@ (80013ec <__aeabi_fsub+0x340>)
 8001398:	4013      	ands	r3, r2
 800139a:	08db      	lsrs	r3, r3, #3
 800139c:	2201      	movs	r2, #1
 800139e:	e72d      	b.n	80011fc <__aeabi_fsub+0x150>
 80013a0:	2a00      	cmp	r2, #0
 80013a2:	d100      	bne.n	80013a6 <__aeabi_fsub+0x2fa>
 80013a4:	e77e      	b.n	80012a4 <__aeabi_fsub+0x1f8>
 80013a6:	0013      	movs	r3, r2
 80013a8:	2200      	movs	r2, #0
 80013aa:	08db      	lsrs	r3, r3, #3
 80013ac:	e726      	b.n	80011fc <__aeabi_fsub+0x150>
 80013ae:	2380      	movs	r3, #128	@ 0x80
 80013b0:	2400      	movs	r4, #0
 80013b2:	20ff      	movs	r0, #255	@ 0xff
 80013b4:	03db      	lsls	r3, r3, #15
 80013b6:	e6f1      	b.n	800119c <__aeabi_fsub+0xf0>
 80013b8:	2a00      	cmp	r2, #0
 80013ba:	d100      	bne.n	80013be <__aeabi_fsub+0x312>
 80013bc:	e756      	b.n	800126c <__aeabi_fsub+0x1c0>
 80013be:	1b47      	subs	r7, r0, r5
 80013c0:	003a      	movs	r2, r7
 80013c2:	2d00      	cmp	r5, #0
 80013c4:	d100      	bne.n	80013c8 <__aeabi_fsub+0x31c>
 80013c6:	e730      	b.n	800122a <__aeabi_fsub+0x17e>
 80013c8:	2280      	movs	r2, #128	@ 0x80
 80013ca:	04d2      	lsls	r2, r2, #19
 80013cc:	000c      	movs	r4, r1
 80013ce:	4313      	orrs	r3, r2
 80013d0:	e77f      	b.n	80012d2 <__aeabi_fsub+0x226>
 80013d2:	2a00      	cmp	r2, #0
 80013d4:	d100      	bne.n	80013d8 <__aeabi_fsub+0x32c>
 80013d6:	e701      	b.n	80011dc <__aeabi_fsub+0x130>
 80013d8:	1b41      	subs	r1, r0, r5
 80013da:	2d00      	cmp	r5, #0
 80013dc:	d101      	bne.n	80013e2 <__aeabi_fsub+0x336>
 80013de:	000a      	movs	r2, r1
 80013e0:	e788      	b.n	80012f4 <__aeabi_fsub+0x248>
 80013e2:	2280      	movs	r2, #128	@ 0x80
 80013e4:	04d2      	lsls	r2, r2, #19
 80013e6:	4313      	orrs	r3, r2
 80013e8:	e78b      	b.n	8001302 <__aeabi_fsub+0x256>
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	fbffffff 	.word	0xfbffffff
 80013f0:	7dffffff 	.word	0x7dffffff

080013f4 <__aeabi_fcmpun>:
 80013f4:	0243      	lsls	r3, r0, #9
 80013f6:	024a      	lsls	r2, r1, #9
 80013f8:	0040      	lsls	r0, r0, #1
 80013fa:	0049      	lsls	r1, r1, #1
 80013fc:	0a5b      	lsrs	r3, r3, #9
 80013fe:	0a52      	lsrs	r2, r2, #9
 8001400:	0e09      	lsrs	r1, r1, #24
 8001402:	0e00      	lsrs	r0, r0, #24
 8001404:	28ff      	cmp	r0, #255	@ 0xff
 8001406:	d006      	beq.n	8001416 <__aeabi_fcmpun+0x22>
 8001408:	2000      	movs	r0, #0
 800140a:	29ff      	cmp	r1, #255	@ 0xff
 800140c:	d102      	bne.n	8001414 <__aeabi_fcmpun+0x20>
 800140e:	1e53      	subs	r3, r2, #1
 8001410:	419a      	sbcs	r2, r3
 8001412:	0010      	movs	r0, r2
 8001414:	4770      	bx	lr
 8001416:	38fe      	subs	r0, #254	@ 0xfe
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1fb      	bne.n	8001414 <__aeabi_fcmpun+0x20>
 800141c:	e7f4      	b.n	8001408 <__aeabi_fcmpun+0x14>
 800141e:	46c0      	nop			@ (mov r8, r8)

08001420 <__aeabi_f2iz>:
 8001420:	0241      	lsls	r1, r0, #9
 8001422:	0042      	lsls	r2, r0, #1
 8001424:	0fc3      	lsrs	r3, r0, #31
 8001426:	0a49      	lsrs	r1, r1, #9
 8001428:	2000      	movs	r0, #0
 800142a:	0e12      	lsrs	r2, r2, #24
 800142c:	2a7e      	cmp	r2, #126	@ 0x7e
 800142e:	dd03      	ble.n	8001438 <__aeabi_f2iz+0x18>
 8001430:	2a9d      	cmp	r2, #157	@ 0x9d
 8001432:	dd02      	ble.n	800143a <__aeabi_f2iz+0x1a>
 8001434:	4a09      	ldr	r2, [pc, #36]	@ (800145c <__aeabi_f2iz+0x3c>)
 8001436:	1898      	adds	r0, r3, r2
 8001438:	4770      	bx	lr
 800143a:	2080      	movs	r0, #128	@ 0x80
 800143c:	0400      	lsls	r0, r0, #16
 800143e:	4301      	orrs	r1, r0
 8001440:	2a95      	cmp	r2, #149	@ 0x95
 8001442:	dc07      	bgt.n	8001454 <__aeabi_f2iz+0x34>
 8001444:	2096      	movs	r0, #150	@ 0x96
 8001446:	1a82      	subs	r2, r0, r2
 8001448:	40d1      	lsrs	r1, r2
 800144a:	4248      	negs	r0, r1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d1f3      	bne.n	8001438 <__aeabi_f2iz+0x18>
 8001450:	0008      	movs	r0, r1
 8001452:	e7f1      	b.n	8001438 <__aeabi_f2iz+0x18>
 8001454:	3a96      	subs	r2, #150	@ 0x96
 8001456:	4091      	lsls	r1, r2
 8001458:	e7f7      	b.n	800144a <__aeabi_f2iz+0x2a>
 800145a:	46c0      	nop			@ (mov r8, r8)
 800145c:	7fffffff 	.word	0x7fffffff

08001460 <__aeabi_i2f>:
 8001460:	b570      	push	{r4, r5, r6, lr}
 8001462:	2800      	cmp	r0, #0
 8001464:	d013      	beq.n	800148e <__aeabi_i2f+0x2e>
 8001466:	17c3      	asrs	r3, r0, #31
 8001468:	18c5      	adds	r5, r0, r3
 800146a:	405d      	eors	r5, r3
 800146c:	0fc4      	lsrs	r4, r0, #31
 800146e:	0028      	movs	r0, r5
 8001470:	f001 ffc4 	bl	80033fc <__clzsi2>
 8001474:	239e      	movs	r3, #158	@ 0x9e
 8001476:	0001      	movs	r1, r0
 8001478:	1a1b      	subs	r3, r3, r0
 800147a:	2b96      	cmp	r3, #150	@ 0x96
 800147c:	dc0f      	bgt.n	800149e <__aeabi_i2f+0x3e>
 800147e:	2808      	cmp	r0, #8
 8001480:	d034      	beq.n	80014ec <__aeabi_i2f+0x8c>
 8001482:	3908      	subs	r1, #8
 8001484:	408d      	lsls	r5, r1
 8001486:	026d      	lsls	r5, r5, #9
 8001488:	0a6d      	lsrs	r5, r5, #9
 800148a:	b2d8      	uxtb	r0, r3
 800148c:	e002      	b.n	8001494 <__aeabi_i2f+0x34>
 800148e:	2400      	movs	r4, #0
 8001490:	2000      	movs	r0, #0
 8001492:	2500      	movs	r5, #0
 8001494:	05c0      	lsls	r0, r0, #23
 8001496:	4328      	orrs	r0, r5
 8001498:	07e4      	lsls	r4, r4, #31
 800149a:	4320      	orrs	r0, r4
 800149c:	bd70      	pop	{r4, r5, r6, pc}
 800149e:	2b99      	cmp	r3, #153	@ 0x99
 80014a0:	dc16      	bgt.n	80014d0 <__aeabi_i2f+0x70>
 80014a2:	1f42      	subs	r2, r0, #5
 80014a4:	2805      	cmp	r0, #5
 80014a6:	d000      	beq.n	80014aa <__aeabi_i2f+0x4a>
 80014a8:	4095      	lsls	r5, r2
 80014aa:	002a      	movs	r2, r5
 80014ac:	4811      	ldr	r0, [pc, #68]	@ (80014f4 <__aeabi_i2f+0x94>)
 80014ae:	4002      	ands	r2, r0
 80014b0:	076e      	lsls	r6, r5, #29
 80014b2:	d009      	beq.n	80014c8 <__aeabi_i2f+0x68>
 80014b4:	260f      	movs	r6, #15
 80014b6:	4035      	ands	r5, r6
 80014b8:	2d04      	cmp	r5, #4
 80014ba:	d005      	beq.n	80014c8 <__aeabi_i2f+0x68>
 80014bc:	3204      	adds	r2, #4
 80014be:	0155      	lsls	r5, r2, #5
 80014c0:	d502      	bpl.n	80014c8 <__aeabi_i2f+0x68>
 80014c2:	239f      	movs	r3, #159	@ 0x9f
 80014c4:	4002      	ands	r2, r0
 80014c6:	1a5b      	subs	r3, r3, r1
 80014c8:	0192      	lsls	r2, r2, #6
 80014ca:	0a55      	lsrs	r5, r2, #9
 80014cc:	b2d8      	uxtb	r0, r3
 80014ce:	e7e1      	b.n	8001494 <__aeabi_i2f+0x34>
 80014d0:	2205      	movs	r2, #5
 80014d2:	1a12      	subs	r2, r2, r0
 80014d4:	0028      	movs	r0, r5
 80014d6:	40d0      	lsrs	r0, r2
 80014d8:	0002      	movs	r2, r0
 80014da:	0008      	movs	r0, r1
 80014dc:	301b      	adds	r0, #27
 80014de:	4085      	lsls	r5, r0
 80014e0:	0028      	movs	r0, r5
 80014e2:	1e45      	subs	r5, r0, #1
 80014e4:	41a8      	sbcs	r0, r5
 80014e6:	4302      	orrs	r2, r0
 80014e8:	0015      	movs	r5, r2
 80014ea:	e7de      	b.n	80014aa <__aeabi_i2f+0x4a>
 80014ec:	026d      	lsls	r5, r5, #9
 80014ee:	2096      	movs	r0, #150	@ 0x96
 80014f0:	0a6d      	lsrs	r5, r5, #9
 80014f2:	e7cf      	b.n	8001494 <__aeabi_i2f+0x34>
 80014f4:	fbffffff 	.word	0xfbffffff

080014f8 <__aeabi_ui2f>:
 80014f8:	b570      	push	{r4, r5, r6, lr}
 80014fa:	1e04      	subs	r4, r0, #0
 80014fc:	d00e      	beq.n	800151c <__aeabi_ui2f+0x24>
 80014fe:	f001 ff7d 	bl	80033fc <__clzsi2>
 8001502:	239e      	movs	r3, #158	@ 0x9e
 8001504:	0001      	movs	r1, r0
 8001506:	1a1b      	subs	r3, r3, r0
 8001508:	2b96      	cmp	r3, #150	@ 0x96
 800150a:	dc0c      	bgt.n	8001526 <__aeabi_ui2f+0x2e>
 800150c:	2808      	cmp	r0, #8
 800150e:	d02f      	beq.n	8001570 <__aeabi_ui2f+0x78>
 8001510:	3908      	subs	r1, #8
 8001512:	408c      	lsls	r4, r1
 8001514:	0264      	lsls	r4, r4, #9
 8001516:	0a64      	lsrs	r4, r4, #9
 8001518:	b2d8      	uxtb	r0, r3
 800151a:	e001      	b.n	8001520 <__aeabi_ui2f+0x28>
 800151c:	2000      	movs	r0, #0
 800151e:	2400      	movs	r4, #0
 8001520:	05c0      	lsls	r0, r0, #23
 8001522:	4320      	orrs	r0, r4
 8001524:	bd70      	pop	{r4, r5, r6, pc}
 8001526:	2b99      	cmp	r3, #153	@ 0x99
 8001528:	dc16      	bgt.n	8001558 <__aeabi_ui2f+0x60>
 800152a:	1f42      	subs	r2, r0, #5
 800152c:	2805      	cmp	r0, #5
 800152e:	d000      	beq.n	8001532 <__aeabi_ui2f+0x3a>
 8001530:	4094      	lsls	r4, r2
 8001532:	0022      	movs	r2, r4
 8001534:	4810      	ldr	r0, [pc, #64]	@ (8001578 <__aeabi_ui2f+0x80>)
 8001536:	4002      	ands	r2, r0
 8001538:	0765      	lsls	r5, r4, #29
 800153a:	d009      	beq.n	8001550 <__aeabi_ui2f+0x58>
 800153c:	250f      	movs	r5, #15
 800153e:	402c      	ands	r4, r5
 8001540:	2c04      	cmp	r4, #4
 8001542:	d005      	beq.n	8001550 <__aeabi_ui2f+0x58>
 8001544:	3204      	adds	r2, #4
 8001546:	0154      	lsls	r4, r2, #5
 8001548:	d502      	bpl.n	8001550 <__aeabi_ui2f+0x58>
 800154a:	239f      	movs	r3, #159	@ 0x9f
 800154c:	4002      	ands	r2, r0
 800154e:	1a5b      	subs	r3, r3, r1
 8001550:	0192      	lsls	r2, r2, #6
 8001552:	0a54      	lsrs	r4, r2, #9
 8001554:	b2d8      	uxtb	r0, r3
 8001556:	e7e3      	b.n	8001520 <__aeabi_ui2f+0x28>
 8001558:	0002      	movs	r2, r0
 800155a:	0020      	movs	r0, r4
 800155c:	321b      	adds	r2, #27
 800155e:	4090      	lsls	r0, r2
 8001560:	0002      	movs	r2, r0
 8001562:	1e50      	subs	r0, r2, #1
 8001564:	4182      	sbcs	r2, r0
 8001566:	2005      	movs	r0, #5
 8001568:	1a40      	subs	r0, r0, r1
 800156a:	40c4      	lsrs	r4, r0
 800156c:	4314      	orrs	r4, r2
 800156e:	e7e0      	b.n	8001532 <__aeabi_ui2f+0x3a>
 8001570:	0264      	lsls	r4, r4, #9
 8001572:	2096      	movs	r0, #150	@ 0x96
 8001574:	0a64      	lsrs	r4, r4, #9
 8001576:	e7d3      	b.n	8001520 <__aeabi_ui2f+0x28>
 8001578:	fbffffff 	.word	0xfbffffff

0800157c <__aeabi_dadd>:
 800157c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800157e:	4657      	mov	r7, sl
 8001580:	464e      	mov	r6, r9
 8001582:	4645      	mov	r5, r8
 8001584:	46de      	mov	lr, fp
 8001586:	b5e0      	push	{r5, r6, r7, lr}
 8001588:	b083      	sub	sp, #12
 800158a:	9000      	str	r0, [sp, #0]
 800158c:	9101      	str	r1, [sp, #4]
 800158e:	030c      	lsls	r4, r1, #12
 8001590:	004f      	lsls	r7, r1, #1
 8001592:	0fce      	lsrs	r6, r1, #31
 8001594:	0a61      	lsrs	r1, r4, #9
 8001596:	9c00      	ldr	r4, [sp, #0]
 8001598:	031d      	lsls	r5, r3, #12
 800159a:	0f64      	lsrs	r4, r4, #29
 800159c:	430c      	orrs	r4, r1
 800159e:	9900      	ldr	r1, [sp, #0]
 80015a0:	9200      	str	r2, [sp, #0]
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	00c8      	lsls	r0, r1, #3
 80015a6:	0059      	lsls	r1, r3, #1
 80015a8:	0d4b      	lsrs	r3, r1, #21
 80015aa:	4699      	mov	r9, r3
 80015ac:	9a00      	ldr	r2, [sp, #0]
 80015ae:	9b01      	ldr	r3, [sp, #4]
 80015b0:	0a6d      	lsrs	r5, r5, #9
 80015b2:	0fd9      	lsrs	r1, r3, #31
 80015b4:	0f53      	lsrs	r3, r2, #29
 80015b6:	432b      	orrs	r3, r5
 80015b8:	469a      	mov	sl, r3
 80015ba:	9b00      	ldr	r3, [sp, #0]
 80015bc:	0d7f      	lsrs	r7, r7, #21
 80015be:	00da      	lsls	r2, r3, #3
 80015c0:	4694      	mov	ip, r2
 80015c2:	464a      	mov	r2, r9
 80015c4:	46b0      	mov	r8, r6
 80015c6:	1aba      	subs	r2, r7, r2
 80015c8:	428e      	cmp	r6, r1
 80015ca:	d100      	bne.n	80015ce <__aeabi_dadd+0x52>
 80015cc:	e0b0      	b.n	8001730 <__aeabi_dadd+0x1b4>
 80015ce:	2a00      	cmp	r2, #0
 80015d0:	dc00      	bgt.n	80015d4 <__aeabi_dadd+0x58>
 80015d2:	e078      	b.n	80016c6 <__aeabi_dadd+0x14a>
 80015d4:	4649      	mov	r1, r9
 80015d6:	2900      	cmp	r1, #0
 80015d8:	d100      	bne.n	80015dc <__aeabi_dadd+0x60>
 80015da:	e0e9      	b.n	80017b0 <__aeabi_dadd+0x234>
 80015dc:	49c9      	ldr	r1, [pc, #804]	@ (8001904 <__aeabi_dadd+0x388>)
 80015de:	428f      	cmp	r7, r1
 80015e0:	d100      	bne.n	80015e4 <__aeabi_dadd+0x68>
 80015e2:	e195      	b.n	8001910 <__aeabi_dadd+0x394>
 80015e4:	2501      	movs	r5, #1
 80015e6:	2a38      	cmp	r2, #56	@ 0x38
 80015e8:	dc16      	bgt.n	8001618 <__aeabi_dadd+0x9c>
 80015ea:	2180      	movs	r1, #128	@ 0x80
 80015ec:	4653      	mov	r3, sl
 80015ee:	0409      	lsls	r1, r1, #16
 80015f0:	430b      	orrs	r3, r1
 80015f2:	469a      	mov	sl, r3
 80015f4:	2a1f      	cmp	r2, #31
 80015f6:	dd00      	ble.n	80015fa <__aeabi_dadd+0x7e>
 80015f8:	e1e7      	b.n	80019ca <__aeabi_dadd+0x44e>
 80015fa:	2120      	movs	r1, #32
 80015fc:	4655      	mov	r5, sl
 80015fe:	1a8b      	subs	r3, r1, r2
 8001600:	4661      	mov	r1, ip
 8001602:	409d      	lsls	r5, r3
 8001604:	40d1      	lsrs	r1, r2
 8001606:	430d      	orrs	r5, r1
 8001608:	4661      	mov	r1, ip
 800160a:	4099      	lsls	r1, r3
 800160c:	1e4b      	subs	r3, r1, #1
 800160e:	4199      	sbcs	r1, r3
 8001610:	4653      	mov	r3, sl
 8001612:	40d3      	lsrs	r3, r2
 8001614:	430d      	orrs	r5, r1
 8001616:	1ae4      	subs	r4, r4, r3
 8001618:	1b45      	subs	r5, r0, r5
 800161a:	42a8      	cmp	r0, r5
 800161c:	4180      	sbcs	r0, r0
 800161e:	4240      	negs	r0, r0
 8001620:	1a24      	subs	r4, r4, r0
 8001622:	0223      	lsls	r3, r4, #8
 8001624:	d400      	bmi.n	8001628 <__aeabi_dadd+0xac>
 8001626:	e10f      	b.n	8001848 <__aeabi_dadd+0x2cc>
 8001628:	0264      	lsls	r4, r4, #9
 800162a:	0a64      	lsrs	r4, r4, #9
 800162c:	2c00      	cmp	r4, #0
 800162e:	d100      	bne.n	8001632 <__aeabi_dadd+0xb6>
 8001630:	e139      	b.n	80018a6 <__aeabi_dadd+0x32a>
 8001632:	0020      	movs	r0, r4
 8001634:	f001 fee2 	bl	80033fc <__clzsi2>
 8001638:	0003      	movs	r3, r0
 800163a:	3b08      	subs	r3, #8
 800163c:	2120      	movs	r1, #32
 800163e:	0028      	movs	r0, r5
 8001640:	1aca      	subs	r2, r1, r3
 8001642:	40d0      	lsrs	r0, r2
 8001644:	409c      	lsls	r4, r3
 8001646:	0002      	movs	r2, r0
 8001648:	409d      	lsls	r5, r3
 800164a:	4322      	orrs	r2, r4
 800164c:	429f      	cmp	r7, r3
 800164e:	dd00      	ble.n	8001652 <__aeabi_dadd+0xd6>
 8001650:	e173      	b.n	800193a <__aeabi_dadd+0x3be>
 8001652:	1bd8      	subs	r0, r3, r7
 8001654:	3001      	adds	r0, #1
 8001656:	1a09      	subs	r1, r1, r0
 8001658:	002c      	movs	r4, r5
 800165a:	408d      	lsls	r5, r1
 800165c:	40c4      	lsrs	r4, r0
 800165e:	1e6b      	subs	r3, r5, #1
 8001660:	419d      	sbcs	r5, r3
 8001662:	0013      	movs	r3, r2
 8001664:	40c2      	lsrs	r2, r0
 8001666:	408b      	lsls	r3, r1
 8001668:	4325      	orrs	r5, r4
 800166a:	2700      	movs	r7, #0
 800166c:	0014      	movs	r4, r2
 800166e:	431d      	orrs	r5, r3
 8001670:	076b      	lsls	r3, r5, #29
 8001672:	d009      	beq.n	8001688 <__aeabi_dadd+0x10c>
 8001674:	230f      	movs	r3, #15
 8001676:	402b      	ands	r3, r5
 8001678:	2b04      	cmp	r3, #4
 800167a:	d005      	beq.n	8001688 <__aeabi_dadd+0x10c>
 800167c:	1d2b      	adds	r3, r5, #4
 800167e:	42ab      	cmp	r3, r5
 8001680:	41ad      	sbcs	r5, r5
 8001682:	426d      	negs	r5, r5
 8001684:	1964      	adds	r4, r4, r5
 8001686:	001d      	movs	r5, r3
 8001688:	0223      	lsls	r3, r4, #8
 800168a:	d400      	bmi.n	800168e <__aeabi_dadd+0x112>
 800168c:	e12d      	b.n	80018ea <__aeabi_dadd+0x36e>
 800168e:	4a9d      	ldr	r2, [pc, #628]	@ (8001904 <__aeabi_dadd+0x388>)
 8001690:	3701      	adds	r7, #1
 8001692:	4297      	cmp	r7, r2
 8001694:	d100      	bne.n	8001698 <__aeabi_dadd+0x11c>
 8001696:	e0d3      	b.n	8001840 <__aeabi_dadd+0x2c4>
 8001698:	4646      	mov	r6, r8
 800169a:	499b      	ldr	r1, [pc, #620]	@ (8001908 <__aeabi_dadd+0x38c>)
 800169c:	08ed      	lsrs	r5, r5, #3
 800169e:	4021      	ands	r1, r4
 80016a0:	074a      	lsls	r2, r1, #29
 80016a2:	432a      	orrs	r2, r5
 80016a4:	057c      	lsls	r4, r7, #21
 80016a6:	024d      	lsls	r5, r1, #9
 80016a8:	0b2d      	lsrs	r5, r5, #12
 80016aa:	0d64      	lsrs	r4, r4, #21
 80016ac:	0524      	lsls	r4, r4, #20
 80016ae:	432c      	orrs	r4, r5
 80016b0:	07f6      	lsls	r6, r6, #31
 80016b2:	4334      	orrs	r4, r6
 80016b4:	0010      	movs	r0, r2
 80016b6:	0021      	movs	r1, r4
 80016b8:	b003      	add	sp, #12
 80016ba:	bcf0      	pop	{r4, r5, r6, r7}
 80016bc:	46bb      	mov	fp, r7
 80016be:	46b2      	mov	sl, r6
 80016c0:	46a9      	mov	r9, r5
 80016c2:	46a0      	mov	r8, r4
 80016c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016c6:	2a00      	cmp	r2, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dadd+0x150>
 80016ca:	e084      	b.n	80017d6 <__aeabi_dadd+0x25a>
 80016cc:	464a      	mov	r2, r9
 80016ce:	1bd2      	subs	r2, r2, r7
 80016d0:	2f00      	cmp	r7, #0
 80016d2:	d000      	beq.n	80016d6 <__aeabi_dadd+0x15a>
 80016d4:	e16d      	b.n	80019b2 <__aeabi_dadd+0x436>
 80016d6:	0025      	movs	r5, r4
 80016d8:	4305      	orrs	r5, r0
 80016da:	d100      	bne.n	80016de <__aeabi_dadd+0x162>
 80016dc:	e127      	b.n	800192e <__aeabi_dadd+0x3b2>
 80016de:	1e56      	subs	r6, r2, #1
 80016e0:	2a01      	cmp	r2, #1
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dadd+0x16a>
 80016e4:	e23b      	b.n	8001b5e <__aeabi_dadd+0x5e2>
 80016e6:	4d87      	ldr	r5, [pc, #540]	@ (8001904 <__aeabi_dadd+0x388>)
 80016e8:	42aa      	cmp	r2, r5
 80016ea:	d100      	bne.n	80016ee <__aeabi_dadd+0x172>
 80016ec:	e26a      	b.n	8001bc4 <__aeabi_dadd+0x648>
 80016ee:	2501      	movs	r5, #1
 80016f0:	2e38      	cmp	r6, #56	@ 0x38
 80016f2:	dc12      	bgt.n	800171a <__aeabi_dadd+0x19e>
 80016f4:	0032      	movs	r2, r6
 80016f6:	2a1f      	cmp	r2, #31
 80016f8:	dd00      	ble.n	80016fc <__aeabi_dadd+0x180>
 80016fa:	e1f8      	b.n	8001aee <__aeabi_dadd+0x572>
 80016fc:	2620      	movs	r6, #32
 80016fe:	0025      	movs	r5, r4
 8001700:	1ab6      	subs	r6, r6, r2
 8001702:	0007      	movs	r7, r0
 8001704:	4653      	mov	r3, sl
 8001706:	40b0      	lsls	r0, r6
 8001708:	40d4      	lsrs	r4, r2
 800170a:	40b5      	lsls	r5, r6
 800170c:	40d7      	lsrs	r7, r2
 800170e:	1e46      	subs	r6, r0, #1
 8001710:	41b0      	sbcs	r0, r6
 8001712:	1b1b      	subs	r3, r3, r4
 8001714:	469a      	mov	sl, r3
 8001716:	433d      	orrs	r5, r7
 8001718:	4305      	orrs	r5, r0
 800171a:	4662      	mov	r2, ip
 800171c:	1b55      	subs	r5, r2, r5
 800171e:	45ac      	cmp	ip, r5
 8001720:	4192      	sbcs	r2, r2
 8001722:	4653      	mov	r3, sl
 8001724:	4252      	negs	r2, r2
 8001726:	000e      	movs	r6, r1
 8001728:	464f      	mov	r7, r9
 800172a:	4688      	mov	r8, r1
 800172c:	1a9c      	subs	r4, r3, r2
 800172e:	e778      	b.n	8001622 <__aeabi_dadd+0xa6>
 8001730:	2a00      	cmp	r2, #0
 8001732:	dc00      	bgt.n	8001736 <__aeabi_dadd+0x1ba>
 8001734:	e08e      	b.n	8001854 <__aeabi_dadd+0x2d8>
 8001736:	4649      	mov	r1, r9
 8001738:	2900      	cmp	r1, #0
 800173a:	d175      	bne.n	8001828 <__aeabi_dadd+0x2ac>
 800173c:	4661      	mov	r1, ip
 800173e:	4653      	mov	r3, sl
 8001740:	4319      	orrs	r1, r3
 8001742:	d100      	bne.n	8001746 <__aeabi_dadd+0x1ca>
 8001744:	e0f6      	b.n	8001934 <__aeabi_dadd+0x3b8>
 8001746:	1e51      	subs	r1, r2, #1
 8001748:	2a01      	cmp	r2, #1
 800174a:	d100      	bne.n	800174e <__aeabi_dadd+0x1d2>
 800174c:	e191      	b.n	8001a72 <__aeabi_dadd+0x4f6>
 800174e:	4d6d      	ldr	r5, [pc, #436]	@ (8001904 <__aeabi_dadd+0x388>)
 8001750:	42aa      	cmp	r2, r5
 8001752:	d100      	bne.n	8001756 <__aeabi_dadd+0x1da>
 8001754:	e0dc      	b.n	8001910 <__aeabi_dadd+0x394>
 8001756:	2501      	movs	r5, #1
 8001758:	2938      	cmp	r1, #56	@ 0x38
 800175a:	dc14      	bgt.n	8001786 <__aeabi_dadd+0x20a>
 800175c:	000a      	movs	r2, r1
 800175e:	2a1f      	cmp	r2, #31
 8001760:	dd00      	ble.n	8001764 <__aeabi_dadd+0x1e8>
 8001762:	e1a2      	b.n	8001aaa <__aeabi_dadd+0x52e>
 8001764:	2120      	movs	r1, #32
 8001766:	4653      	mov	r3, sl
 8001768:	1a89      	subs	r1, r1, r2
 800176a:	408b      	lsls	r3, r1
 800176c:	001d      	movs	r5, r3
 800176e:	4663      	mov	r3, ip
 8001770:	40d3      	lsrs	r3, r2
 8001772:	431d      	orrs	r5, r3
 8001774:	4663      	mov	r3, ip
 8001776:	408b      	lsls	r3, r1
 8001778:	0019      	movs	r1, r3
 800177a:	1e4b      	subs	r3, r1, #1
 800177c:	4199      	sbcs	r1, r3
 800177e:	4653      	mov	r3, sl
 8001780:	40d3      	lsrs	r3, r2
 8001782:	430d      	orrs	r5, r1
 8001784:	18e4      	adds	r4, r4, r3
 8001786:	182d      	adds	r5, r5, r0
 8001788:	4285      	cmp	r5, r0
 800178a:	4180      	sbcs	r0, r0
 800178c:	4240      	negs	r0, r0
 800178e:	1824      	adds	r4, r4, r0
 8001790:	0223      	lsls	r3, r4, #8
 8001792:	d559      	bpl.n	8001848 <__aeabi_dadd+0x2cc>
 8001794:	4b5b      	ldr	r3, [pc, #364]	@ (8001904 <__aeabi_dadd+0x388>)
 8001796:	3701      	adds	r7, #1
 8001798:	429f      	cmp	r7, r3
 800179a:	d051      	beq.n	8001840 <__aeabi_dadd+0x2c4>
 800179c:	2101      	movs	r1, #1
 800179e:	4b5a      	ldr	r3, [pc, #360]	@ (8001908 <__aeabi_dadd+0x38c>)
 80017a0:	086a      	lsrs	r2, r5, #1
 80017a2:	401c      	ands	r4, r3
 80017a4:	4029      	ands	r1, r5
 80017a6:	430a      	orrs	r2, r1
 80017a8:	07e5      	lsls	r5, r4, #31
 80017aa:	4315      	orrs	r5, r2
 80017ac:	0864      	lsrs	r4, r4, #1
 80017ae:	e75f      	b.n	8001670 <__aeabi_dadd+0xf4>
 80017b0:	4661      	mov	r1, ip
 80017b2:	4653      	mov	r3, sl
 80017b4:	4319      	orrs	r1, r3
 80017b6:	d100      	bne.n	80017ba <__aeabi_dadd+0x23e>
 80017b8:	e0bc      	b.n	8001934 <__aeabi_dadd+0x3b8>
 80017ba:	1e51      	subs	r1, r2, #1
 80017bc:	2a01      	cmp	r2, #1
 80017be:	d100      	bne.n	80017c2 <__aeabi_dadd+0x246>
 80017c0:	e164      	b.n	8001a8c <__aeabi_dadd+0x510>
 80017c2:	4d50      	ldr	r5, [pc, #320]	@ (8001904 <__aeabi_dadd+0x388>)
 80017c4:	42aa      	cmp	r2, r5
 80017c6:	d100      	bne.n	80017ca <__aeabi_dadd+0x24e>
 80017c8:	e16a      	b.n	8001aa0 <__aeabi_dadd+0x524>
 80017ca:	2501      	movs	r5, #1
 80017cc:	2938      	cmp	r1, #56	@ 0x38
 80017ce:	dd00      	ble.n	80017d2 <__aeabi_dadd+0x256>
 80017d0:	e722      	b.n	8001618 <__aeabi_dadd+0x9c>
 80017d2:	000a      	movs	r2, r1
 80017d4:	e70e      	b.n	80015f4 <__aeabi_dadd+0x78>
 80017d6:	4a4d      	ldr	r2, [pc, #308]	@ (800190c <__aeabi_dadd+0x390>)
 80017d8:	1c7d      	adds	r5, r7, #1
 80017da:	4215      	tst	r5, r2
 80017dc:	d000      	beq.n	80017e0 <__aeabi_dadd+0x264>
 80017de:	e0d0      	b.n	8001982 <__aeabi_dadd+0x406>
 80017e0:	0025      	movs	r5, r4
 80017e2:	4662      	mov	r2, ip
 80017e4:	4653      	mov	r3, sl
 80017e6:	4305      	orrs	r5, r0
 80017e8:	431a      	orrs	r2, r3
 80017ea:	2f00      	cmp	r7, #0
 80017ec:	d000      	beq.n	80017f0 <__aeabi_dadd+0x274>
 80017ee:	e137      	b.n	8001a60 <__aeabi_dadd+0x4e4>
 80017f0:	2d00      	cmp	r5, #0
 80017f2:	d100      	bne.n	80017f6 <__aeabi_dadd+0x27a>
 80017f4:	e1a8      	b.n	8001b48 <__aeabi_dadd+0x5cc>
 80017f6:	2a00      	cmp	r2, #0
 80017f8:	d100      	bne.n	80017fc <__aeabi_dadd+0x280>
 80017fa:	e16a      	b.n	8001ad2 <__aeabi_dadd+0x556>
 80017fc:	4663      	mov	r3, ip
 80017fe:	1ac5      	subs	r5, r0, r3
 8001800:	4653      	mov	r3, sl
 8001802:	1ae2      	subs	r2, r4, r3
 8001804:	42a8      	cmp	r0, r5
 8001806:	419b      	sbcs	r3, r3
 8001808:	425b      	negs	r3, r3
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	021a      	lsls	r2, r3, #8
 800180e:	d400      	bmi.n	8001812 <__aeabi_dadd+0x296>
 8001810:	e203      	b.n	8001c1a <__aeabi_dadd+0x69e>
 8001812:	4663      	mov	r3, ip
 8001814:	1a1d      	subs	r5, r3, r0
 8001816:	45ac      	cmp	ip, r5
 8001818:	4192      	sbcs	r2, r2
 800181a:	4653      	mov	r3, sl
 800181c:	4252      	negs	r2, r2
 800181e:	1b1c      	subs	r4, r3, r4
 8001820:	000e      	movs	r6, r1
 8001822:	4688      	mov	r8, r1
 8001824:	1aa4      	subs	r4, r4, r2
 8001826:	e723      	b.n	8001670 <__aeabi_dadd+0xf4>
 8001828:	4936      	ldr	r1, [pc, #216]	@ (8001904 <__aeabi_dadd+0x388>)
 800182a:	428f      	cmp	r7, r1
 800182c:	d070      	beq.n	8001910 <__aeabi_dadd+0x394>
 800182e:	2501      	movs	r5, #1
 8001830:	2a38      	cmp	r2, #56	@ 0x38
 8001832:	dca8      	bgt.n	8001786 <__aeabi_dadd+0x20a>
 8001834:	2180      	movs	r1, #128	@ 0x80
 8001836:	4653      	mov	r3, sl
 8001838:	0409      	lsls	r1, r1, #16
 800183a:	430b      	orrs	r3, r1
 800183c:	469a      	mov	sl, r3
 800183e:	e78e      	b.n	800175e <__aeabi_dadd+0x1e2>
 8001840:	003c      	movs	r4, r7
 8001842:	2500      	movs	r5, #0
 8001844:	2200      	movs	r2, #0
 8001846:	e731      	b.n	80016ac <__aeabi_dadd+0x130>
 8001848:	2307      	movs	r3, #7
 800184a:	402b      	ands	r3, r5
 800184c:	2b00      	cmp	r3, #0
 800184e:	d000      	beq.n	8001852 <__aeabi_dadd+0x2d6>
 8001850:	e710      	b.n	8001674 <__aeabi_dadd+0xf8>
 8001852:	e093      	b.n	800197c <__aeabi_dadd+0x400>
 8001854:	2a00      	cmp	r2, #0
 8001856:	d074      	beq.n	8001942 <__aeabi_dadd+0x3c6>
 8001858:	464a      	mov	r2, r9
 800185a:	1bd2      	subs	r2, r2, r7
 800185c:	2f00      	cmp	r7, #0
 800185e:	d100      	bne.n	8001862 <__aeabi_dadd+0x2e6>
 8001860:	e0c7      	b.n	80019f2 <__aeabi_dadd+0x476>
 8001862:	4928      	ldr	r1, [pc, #160]	@ (8001904 <__aeabi_dadd+0x388>)
 8001864:	4589      	cmp	r9, r1
 8001866:	d100      	bne.n	800186a <__aeabi_dadd+0x2ee>
 8001868:	e185      	b.n	8001b76 <__aeabi_dadd+0x5fa>
 800186a:	2501      	movs	r5, #1
 800186c:	2a38      	cmp	r2, #56	@ 0x38
 800186e:	dc12      	bgt.n	8001896 <__aeabi_dadd+0x31a>
 8001870:	2180      	movs	r1, #128	@ 0x80
 8001872:	0409      	lsls	r1, r1, #16
 8001874:	430c      	orrs	r4, r1
 8001876:	2a1f      	cmp	r2, #31
 8001878:	dd00      	ble.n	800187c <__aeabi_dadd+0x300>
 800187a:	e1ab      	b.n	8001bd4 <__aeabi_dadd+0x658>
 800187c:	2120      	movs	r1, #32
 800187e:	0025      	movs	r5, r4
 8001880:	1a89      	subs	r1, r1, r2
 8001882:	0007      	movs	r7, r0
 8001884:	4088      	lsls	r0, r1
 8001886:	408d      	lsls	r5, r1
 8001888:	40d7      	lsrs	r7, r2
 800188a:	1e41      	subs	r1, r0, #1
 800188c:	4188      	sbcs	r0, r1
 800188e:	40d4      	lsrs	r4, r2
 8001890:	433d      	orrs	r5, r7
 8001892:	4305      	orrs	r5, r0
 8001894:	44a2      	add	sl, r4
 8001896:	4465      	add	r5, ip
 8001898:	4565      	cmp	r5, ip
 800189a:	4192      	sbcs	r2, r2
 800189c:	4252      	negs	r2, r2
 800189e:	4452      	add	r2, sl
 80018a0:	0014      	movs	r4, r2
 80018a2:	464f      	mov	r7, r9
 80018a4:	e774      	b.n	8001790 <__aeabi_dadd+0x214>
 80018a6:	0028      	movs	r0, r5
 80018a8:	f001 fda8 	bl	80033fc <__clzsi2>
 80018ac:	0003      	movs	r3, r0
 80018ae:	3318      	adds	r3, #24
 80018b0:	2b1f      	cmp	r3, #31
 80018b2:	dc00      	bgt.n	80018b6 <__aeabi_dadd+0x33a>
 80018b4:	e6c2      	b.n	800163c <__aeabi_dadd+0xc0>
 80018b6:	002a      	movs	r2, r5
 80018b8:	3808      	subs	r0, #8
 80018ba:	4082      	lsls	r2, r0
 80018bc:	429f      	cmp	r7, r3
 80018be:	dd00      	ble.n	80018c2 <__aeabi_dadd+0x346>
 80018c0:	e0a9      	b.n	8001a16 <__aeabi_dadd+0x49a>
 80018c2:	1bdb      	subs	r3, r3, r7
 80018c4:	1c58      	adds	r0, r3, #1
 80018c6:	281f      	cmp	r0, #31
 80018c8:	dc00      	bgt.n	80018cc <__aeabi_dadd+0x350>
 80018ca:	e1ac      	b.n	8001c26 <__aeabi_dadd+0x6aa>
 80018cc:	0015      	movs	r5, r2
 80018ce:	3b1f      	subs	r3, #31
 80018d0:	40dd      	lsrs	r5, r3
 80018d2:	2820      	cmp	r0, #32
 80018d4:	d005      	beq.n	80018e2 <__aeabi_dadd+0x366>
 80018d6:	2340      	movs	r3, #64	@ 0x40
 80018d8:	1a1b      	subs	r3, r3, r0
 80018da:	409a      	lsls	r2, r3
 80018dc:	1e53      	subs	r3, r2, #1
 80018de:	419a      	sbcs	r2, r3
 80018e0:	4315      	orrs	r5, r2
 80018e2:	2307      	movs	r3, #7
 80018e4:	2700      	movs	r7, #0
 80018e6:	402b      	ands	r3, r5
 80018e8:	e7b0      	b.n	800184c <__aeabi_dadd+0x2d0>
 80018ea:	08ed      	lsrs	r5, r5, #3
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <__aeabi_dadd+0x388>)
 80018ee:	0762      	lsls	r2, r4, #29
 80018f0:	432a      	orrs	r2, r5
 80018f2:	08e4      	lsrs	r4, r4, #3
 80018f4:	429f      	cmp	r7, r3
 80018f6:	d00f      	beq.n	8001918 <__aeabi_dadd+0x39c>
 80018f8:	0324      	lsls	r4, r4, #12
 80018fa:	0b25      	lsrs	r5, r4, #12
 80018fc:	057c      	lsls	r4, r7, #21
 80018fe:	0d64      	lsrs	r4, r4, #21
 8001900:	e6d4      	b.n	80016ac <__aeabi_dadd+0x130>
 8001902:	46c0      	nop			@ (mov r8, r8)
 8001904:	000007ff 	.word	0x000007ff
 8001908:	ff7fffff 	.word	0xff7fffff
 800190c:	000007fe 	.word	0x000007fe
 8001910:	08c0      	lsrs	r0, r0, #3
 8001912:	0762      	lsls	r2, r4, #29
 8001914:	4302      	orrs	r2, r0
 8001916:	08e4      	lsrs	r4, r4, #3
 8001918:	0013      	movs	r3, r2
 800191a:	4323      	orrs	r3, r4
 800191c:	d100      	bne.n	8001920 <__aeabi_dadd+0x3a4>
 800191e:	e186      	b.n	8001c2e <__aeabi_dadd+0x6b2>
 8001920:	2580      	movs	r5, #128	@ 0x80
 8001922:	032d      	lsls	r5, r5, #12
 8001924:	4325      	orrs	r5, r4
 8001926:	032d      	lsls	r5, r5, #12
 8001928:	4cc3      	ldr	r4, [pc, #780]	@ (8001c38 <__aeabi_dadd+0x6bc>)
 800192a:	0b2d      	lsrs	r5, r5, #12
 800192c:	e6be      	b.n	80016ac <__aeabi_dadd+0x130>
 800192e:	4660      	mov	r0, ip
 8001930:	4654      	mov	r4, sl
 8001932:	000e      	movs	r6, r1
 8001934:	0017      	movs	r7, r2
 8001936:	08c5      	lsrs	r5, r0, #3
 8001938:	e7d8      	b.n	80018ec <__aeabi_dadd+0x370>
 800193a:	4cc0      	ldr	r4, [pc, #768]	@ (8001c3c <__aeabi_dadd+0x6c0>)
 800193c:	1aff      	subs	r7, r7, r3
 800193e:	4014      	ands	r4, r2
 8001940:	e696      	b.n	8001670 <__aeabi_dadd+0xf4>
 8001942:	4abf      	ldr	r2, [pc, #764]	@ (8001c40 <__aeabi_dadd+0x6c4>)
 8001944:	1c79      	adds	r1, r7, #1
 8001946:	4211      	tst	r1, r2
 8001948:	d16b      	bne.n	8001a22 <__aeabi_dadd+0x4a6>
 800194a:	0022      	movs	r2, r4
 800194c:	4302      	orrs	r2, r0
 800194e:	2f00      	cmp	r7, #0
 8001950:	d000      	beq.n	8001954 <__aeabi_dadd+0x3d8>
 8001952:	e0db      	b.n	8001b0c <__aeabi_dadd+0x590>
 8001954:	2a00      	cmp	r2, #0
 8001956:	d100      	bne.n	800195a <__aeabi_dadd+0x3de>
 8001958:	e12d      	b.n	8001bb6 <__aeabi_dadd+0x63a>
 800195a:	4662      	mov	r2, ip
 800195c:	4653      	mov	r3, sl
 800195e:	431a      	orrs	r2, r3
 8001960:	d100      	bne.n	8001964 <__aeabi_dadd+0x3e8>
 8001962:	e0b6      	b.n	8001ad2 <__aeabi_dadd+0x556>
 8001964:	4663      	mov	r3, ip
 8001966:	18c5      	adds	r5, r0, r3
 8001968:	4285      	cmp	r5, r0
 800196a:	4180      	sbcs	r0, r0
 800196c:	4454      	add	r4, sl
 800196e:	4240      	negs	r0, r0
 8001970:	1824      	adds	r4, r4, r0
 8001972:	0223      	lsls	r3, r4, #8
 8001974:	d502      	bpl.n	800197c <__aeabi_dadd+0x400>
 8001976:	000f      	movs	r7, r1
 8001978:	4bb0      	ldr	r3, [pc, #704]	@ (8001c3c <__aeabi_dadd+0x6c0>)
 800197a:	401c      	ands	r4, r3
 800197c:	003a      	movs	r2, r7
 800197e:	0028      	movs	r0, r5
 8001980:	e7d8      	b.n	8001934 <__aeabi_dadd+0x3b8>
 8001982:	4662      	mov	r2, ip
 8001984:	1a85      	subs	r5, r0, r2
 8001986:	42a8      	cmp	r0, r5
 8001988:	4192      	sbcs	r2, r2
 800198a:	4653      	mov	r3, sl
 800198c:	4252      	negs	r2, r2
 800198e:	4691      	mov	r9, r2
 8001990:	1ae3      	subs	r3, r4, r3
 8001992:	001a      	movs	r2, r3
 8001994:	464b      	mov	r3, r9
 8001996:	1ad2      	subs	r2, r2, r3
 8001998:	0013      	movs	r3, r2
 800199a:	4691      	mov	r9, r2
 800199c:	021a      	lsls	r2, r3, #8
 800199e:	d454      	bmi.n	8001a4a <__aeabi_dadd+0x4ce>
 80019a0:	464a      	mov	r2, r9
 80019a2:	464c      	mov	r4, r9
 80019a4:	432a      	orrs	r2, r5
 80019a6:	d000      	beq.n	80019aa <__aeabi_dadd+0x42e>
 80019a8:	e640      	b.n	800162c <__aeabi_dadd+0xb0>
 80019aa:	2600      	movs	r6, #0
 80019ac:	2400      	movs	r4, #0
 80019ae:	2500      	movs	r5, #0
 80019b0:	e67c      	b.n	80016ac <__aeabi_dadd+0x130>
 80019b2:	4da1      	ldr	r5, [pc, #644]	@ (8001c38 <__aeabi_dadd+0x6bc>)
 80019b4:	45a9      	cmp	r9, r5
 80019b6:	d100      	bne.n	80019ba <__aeabi_dadd+0x43e>
 80019b8:	e090      	b.n	8001adc <__aeabi_dadd+0x560>
 80019ba:	2501      	movs	r5, #1
 80019bc:	2a38      	cmp	r2, #56	@ 0x38
 80019be:	dd00      	ble.n	80019c2 <__aeabi_dadd+0x446>
 80019c0:	e6ab      	b.n	800171a <__aeabi_dadd+0x19e>
 80019c2:	2580      	movs	r5, #128	@ 0x80
 80019c4:	042d      	lsls	r5, r5, #16
 80019c6:	432c      	orrs	r4, r5
 80019c8:	e695      	b.n	80016f6 <__aeabi_dadd+0x17a>
 80019ca:	0011      	movs	r1, r2
 80019cc:	4655      	mov	r5, sl
 80019ce:	3920      	subs	r1, #32
 80019d0:	40cd      	lsrs	r5, r1
 80019d2:	46a9      	mov	r9, r5
 80019d4:	2a20      	cmp	r2, #32
 80019d6:	d006      	beq.n	80019e6 <__aeabi_dadd+0x46a>
 80019d8:	2140      	movs	r1, #64	@ 0x40
 80019da:	4653      	mov	r3, sl
 80019dc:	1a8a      	subs	r2, r1, r2
 80019de:	4093      	lsls	r3, r2
 80019e0:	4662      	mov	r2, ip
 80019e2:	431a      	orrs	r2, r3
 80019e4:	4694      	mov	ip, r2
 80019e6:	4665      	mov	r5, ip
 80019e8:	1e6b      	subs	r3, r5, #1
 80019ea:	419d      	sbcs	r5, r3
 80019ec:	464b      	mov	r3, r9
 80019ee:	431d      	orrs	r5, r3
 80019f0:	e612      	b.n	8001618 <__aeabi_dadd+0x9c>
 80019f2:	0021      	movs	r1, r4
 80019f4:	4301      	orrs	r1, r0
 80019f6:	d100      	bne.n	80019fa <__aeabi_dadd+0x47e>
 80019f8:	e0c4      	b.n	8001b84 <__aeabi_dadd+0x608>
 80019fa:	1e51      	subs	r1, r2, #1
 80019fc:	2a01      	cmp	r2, #1
 80019fe:	d100      	bne.n	8001a02 <__aeabi_dadd+0x486>
 8001a00:	e0fb      	b.n	8001bfa <__aeabi_dadd+0x67e>
 8001a02:	4d8d      	ldr	r5, [pc, #564]	@ (8001c38 <__aeabi_dadd+0x6bc>)
 8001a04:	42aa      	cmp	r2, r5
 8001a06:	d100      	bne.n	8001a0a <__aeabi_dadd+0x48e>
 8001a08:	e0b5      	b.n	8001b76 <__aeabi_dadd+0x5fa>
 8001a0a:	2501      	movs	r5, #1
 8001a0c:	2938      	cmp	r1, #56	@ 0x38
 8001a0e:	dd00      	ble.n	8001a12 <__aeabi_dadd+0x496>
 8001a10:	e741      	b.n	8001896 <__aeabi_dadd+0x31a>
 8001a12:	000a      	movs	r2, r1
 8001a14:	e72f      	b.n	8001876 <__aeabi_dadd+0x2fa>
 8001a16:	4c89      	ldr	r4, [pc, #548]	@ (8001c3c <__aeabi_dadd+0x6c0>)
 8001a18:	1aff      	subs	r7, r7, r3
 8001a1a:	4014      	ands	r4, r2
 8001a1c:	0762      	lsls	r2, r4, #29
 8001a1e:	08e4      	lsrs	r4, r4, #3
 8001a20:	e76a      	b.n	80018f8 <__aeabi_dadd+0x37c>
 8001a22:	4a85      	ldr	r2, [pc, #532]	@ (8001c38 <__aeabi_dadd+0x6bc>)
 8001a24:	4291      	cmp	r1, r2
 8001a26:	d100      	bne.n	8001a2a <__aeabi_dadd+0x4ae>
 8001a28:	e0e3      	b.n	8001bf2 <__aeabi_dadd+0x676>
 8001a2a:	4663      	mov	r3, ip
 8001a2c:	18c2      	adds	r2, r0, r3
 8001a2e:	4282      	cmp	r2, r0
 8001a30:	4180      	sbcs	r0, r0
 8001a32:	0023      	movs	r3, r4
 8001a34:	4240      	negs	r0, r0
 8001a36:	4453      	add	r3, sl
 8001a38:	181b      	adds	r3, r3, r0
 8001a3a:	07dd      	lsls	r5, r3, #31
 8001a3c:	085c      	lsrs	r4, r3, #1
 8001a3e:	2307      	movs	r3, #7
 8001a40:	0852      	lsrs	r2, r2, #1
 8001a42:	4315      	orrs	r5, r2
 8001a44:	000f      	movs	r7, r1
 8001a46:	402b      	ands	r3, r5
 8001a48:	e700      	b.n	800184c <__aeabi_dadd+0x2d0>
 8001a4a:	4663      	mov	r3, ip
 8001a4c:	1a1d      	subs	r5, r3, r0
 8001a4e:	45ac      	cmp	ip, r5
 8001a50:	4192      	sbcs	r2, r2
 8001a52:	4653      	mov	r3, sl
 8001a54:	4252      	negs	r2, r2
 8001a56:	1b1c      	subs	r4, r3, r4
 8001a58:	000e      	movs	r6, r1
 8001a5a:	4688      	mov	r8, r1
 8001a5c:	1aa4      	subs	r4, r4, r2
 8001a5e:	e5e5      	b.n	800162c <__aeabi_dadd+0xb0>
 8001a60:	2d00      	cmp	r5, #0
 8001a62:	d000      	beq.n	8001a66 <__aeabi_dadd+0x4ea>
 8001a64:	e091      	b.n	8001b8a <__aeabi_dadd+0x60e>
 8001a66:	2a00      	cmp	r2, #0
 8001a68:	d138      	bne.n	8001adc <__aeabi_dadd+0x560>
 8001a6a:	2480      	movs	r4, #128	@ 0x80
 8001a6c:	2600      	movs	r6, #0
 8001a6e:	0324      	lsls	r4, r4, #12
 8001a70:	e756      	b.n	8001920 <__aeabi_dadd+0x3a4>
 8001a72:	4663      	mov	r3, ip
 8001a74:	18c5      	adds	r5, r0, r3
 8001a76:	4285      	cmp	r5, r0
 8001a78:	4180      	sbcs	r0, r0
 8001a7a:	4454      	add	r4, sl
 8001a7c:	4240      	negs	r0, r0
 8001a7e:	1824      	adds	r4, r4, r0
 8001a80:	2701      	movs	r7, #1
 8001a82:	0223      	lsls	r3, r4, #8
 8001a84:	d400      	bmi.n	8001a88 <__aeabi_dadd+0x50c>
 8001a86:	e6df      	b.n	8001848 <__aeabi_dadd+0x2cc>
 8001a88:	2702      	movs	r7, #2
 8001a8a:	e687      	b.n	800179c <__aeabi_dadd+0x220>
 8001a8c:	4663      	mov	r3, ip
 8001a8e:	1ac5      	subs	r5, r0, r3
 8001a90:	42a8      	cmp	r0, r5
 8001a92:	4180      	sbcs	r0, r0
 8001a94:	4653      	mov	r3, sl
 8001a96:	4240      	negs	r0, r0
 8001a98:	1ae4      	subs	r4, r4, r3
 8001a9a:	2701      	movs	r7, #1
 8001a9c:	1a24      	subs	r4, r4, r0
 8001a9e:	e5c0      	b.n	8001622 <__aeabi_dadd+0xa6>
 8001aa0:	0762      	lsls	r2, r4, #29
 8001aa2:	08c0      	lsrs	r0, r0, #3
 8001aa4:	4302      	orrs	r2, r0
 8001aa6:	08e4      	lsrs	r4, r4, #3
 8001aa8:	e736      	b.n	8001918 <__aeabi_dadd+0x39c>
 8001aaa:	0011      	movs	r1, r2
 8001aac:	4653      	mov	r3, sl
 8001aae:	3920      	subs	r1, #32
 8001ab0:	40cb      	lsrs	r3, r1
 8001ab2:	4699      	mov	r9, r3
 8001ab4:	2a20      	cmp	r2, #32
 8001ab6:	d006      	beq.n	8001ac6 <__aeabi_dadd+0x54a>
 8001ab8:	2140      	movs	r1, #64	@ 0x40
 8001aba:	4653      	mov	r3, sl
 8001abc:	1a8a      	subs	r2, r1, r2
 8001abe:	4093      	lsls	r3, r2
 8001ac0:	4662      	mov	r2, ip
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	4694      	mov	ip, r2
 8001ac6:	4665      	mov	r5, ip
 8001ac8:	1e6b      	subs	r3, r5, #1
 8001aca:	419d      	sbcs	r5, r3
 8001acc:	464b      	mov	r3, r9
 8001ace:	431d      	orrs	r5, r3
 8001ad0:	e659      	b.n	8001786 <__aeabi_dadd+0x20a>
 8001ad2:	0762      	lsls	r2, r4, #29
 8001ad4:	08c0      	lsrs	r0, r0, #3
 8001ad6:	4302      	orrs	r2, r0
 8001ad8:	08e4      	lsrs	r4, r4, #3
 8001ada:	e70d      	b.n	80018f8 <__aeabi_dadd+0x37c>
 8001adc:	4653      	mov	r3, sl
 8001ade:	075a      	lsls	r2, r3, #29
 8001ae0:	4663      	mov	r3, ip
 8001ae2:	08d8      	lsrs	r0, r3, #3
 8001ae4:	4653      	mov	r3, sl
 8001ae6:	000e      	movs	r6, r1
 8001ae8:	4302      	orrs	r2, r0
 8001aea:	08dc      	lsrs	r4, r3, #3
 8001aec:	e714      	b.n	8001918 <__aeabi_dadd+0x39c>
 8001aee:	0015      	movs	r5, r2
 8001af0:	0026      	movs	r6, r4
 8001af2:	3d20      	subs	r5, #32
 8001af4:	40ee      	lsrs	r6, r5
 8001af6:	2a20      	cmp	r2, #32
 8001af8:	d003      	beq.n	8001b02 <__aeabi_dadd+0x586>
 8001afa:	2540      	movs	r5, #64	@ 0x40
 8001afc:	1aaa      	subs	r2, r5, r2
 8001afe:	4094      	lsls	r4, r2
 8001b00:	4320      	orrs	r0, r4
 8001b02:	1e42      	subs	r2, r0, #1
 8001b04:	4190      	sbcs	r0, r2
 8001b06:	0005      	movs	r5, r0
 8001b08:	4335      	orrs	r5, r6
 8001b0a:	e606      	b.n	800171a <__aeabi_dadd+0x19e>
 8001b0c:	2a00      	cmp	r2, #0
 8001b0e:	d07c      	beq.n	8001c0a <__aeabi_dadd+0x68e>
 8001b10:	4662      	mov	r2, ip
 8001b12:	4653      	mov	r3, sl
 8001b14:	08c0      	lsrs	r0, r0, #3
 8001b16:	431a      	orrs	r2, r3
 8001b18:	d100      	bne.n	8001b1c <__aeabi_dadd+0x5a0>
 8001b1a:	e6fa      	b.n	8001912 <__aeabi_dadd+0x396>
 8001b1c:	0762      	lsls	r2, r4, #29
 8001b1e:	4310      	orrs	r0, r2
 8001b20:	2280      	movs	r2, #128	@ 0x80
 8001b22:	08e4      	lsrs	r4, r4, #3
 8001b24:	0312      	lsls	r2, r2, #12
 8001b26:	4214      	tst	r4, r2
 8001b28:	d008      	beq.n	8001b3c <__aeabi_dadd+0x5c0>
 8001b2a:	08d9      	lsrs	r1, r3, #3
 8001b2c:	4211      	tst	r1, r2
 8001b2e:	d105      	bne.n	8001b3c <__aeabi_dadd+0x5c0>
 8001b30:	4663      	mov	r3, ip
 8001b32:	08d8      	lsrs	r0, r3, #3
 8001b34:	4653      	mov	r3, sl
 8001b36:	000c      	movs	r4, r1
 8001b38:	075b      	lsls	r3, r3, #29
 8001b3a:	4318      	orrs	r0, r3
 8001b3c:	0f42      	lsrs	r2, r0, #29
 8001b3e:	00c0      	lsls	r0, r0, #3
 8001b40:	08c0      	lsrs	r0, r0, #3
 8001b42:	0752      	lsls	r2, r2, #29
 8001b44:	4302      	orrs	r2, r0
 8001b46:	e6e7      	b.n	8001918 <__aeabi_dadd+0x39c>
 8001b48:	2a00      	cmp	r2, #0
 8001b4a:	d100      	bne.n	8001b4e <__aeabi_dadd+0x5d2>
 8001b4c:	e72d      	b.n	80019aa <__aeabi_dadd+0x42e>
 8001b4e:	4663      	mov	r3, ip
 8001b50:	08d8      	lsrs	r0, r3, #3
 8001b52:	4653      	mov	r3, sl
 8001b54:	075a      	lsls	r2, r3, #29
 8001b56:	000e      	movs	r6, r1
 8001b58:	4302      	orrs	r2, r0
 8001b5a:	08dc      	lsrs	r4, r3, #3
 8001b5c:	e6cc      	b.n	80018f8 <__aeabi_dadd+0x37c>
 8001b5e:	4663      	mov	r3, ip
 8001b60:	1a1d      	subs	r5, r3, r0
 8001b62:	45ac      	cmp	ip, r5
 8001b64:	4192      	sbcs	r2, r2
 8001b66:	4653      	mov	r3, sl
 8001b68:	4252      	negs	r2, r2
 8001b6a:	1b1c      	subs	r4, r3, r4
 8001b6c:	000e      	movs	r6, r1
 8001b6e:	4688      	mov	r8, r1
 8001b70:	1aa4      	subs	r4, r4, r2
 8001b72:	3701      	adds	r7, #1
 8001b74:	e555      	b.n	8001622 <__aeabi_dadd+0xa6>
 8001b76:	4663      	mov	r3, ip
 8001b78:	08d9      	lsrs	r1, r3, #3
 8001b7a:	4653      	mov	r3, sl
 8001b7c:	075a      	lsls	r2, r3, #29
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	08dc      	lsrs	r4, r3, #3
 8001b82:	e6c9      	b.n	8001918 <__aeabi_dadd+0x39c>
 8001b84:	4660      	mov	r0, ip
 8001b86:	4654      	mov	r4, sl
 8001b88:	e6d4      	b.n	8001934 <__aeabi_dadd+0x3b8>
 8001b8a:	08c0      	lsrs	r0, r0, #3
 8001b8c:	2a00      	cmp	r2, #0
 8001b8e:	d100      	bne.n	8001b92 <__aeabi_dadd+0x616>
 8001b90:	e6bf      	b.n	8001912 <__aeabi_dadd+0x396>
 8001b92:	0762      	lsls	r2, r4, #29
 8001b94:	4310      	orrs	r0, r2
 8001b96:	2280      	movs	r2, #128	@ 0x80
 8001b98:	08e4      	lsrs	r4, r4, #3
 8001b9a:	0312      	lsls	r2, r2, #12
 8001b9c:	4214      	tst	r4, r2
 8001b9e:	d0cd      	beq.n	8001b3c <__aeabi_dadd+0x5c0>
 8001ba0:	08dd      	lsrs	r5, r3, #3
 8001ba2:	4215      	tst	r5, r2
 8001ba4:	d1ca      	bne.n	8001b3c <__aeabi_dadd+0x5c0>
 8001ba6:	4663      	mov	r3, ip
 8001ba8:	08d8      	lsrs	r0, r3, #3
 8001baa:	4653      	mov	r3, sl
 8001bac:	075b      	lsls	r3, r3, #29
 8001bae:	000e      	movs	r6, r1
 8001bb0:	002c      	movs	r4, r5
 8001bb2:	4318      	orrs	r0, r3
 8001bb4:	e7c2      	b.n	8001b3c <__aeabi_dadd+0x5c0>
 8001bb6:	4663      	mov	r3, ip
 8001bb8:	08d9      	lsrs	r1, r3, #3
 8001bba:	4653      	mov	r3, sl
 8001bbc:	075a      	lsls	r2, r3, #29
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	08dc      	lsrs	r4, r3, #3
 8001bc2:	e699      	b.n	80018f8 <__aeabi_dadd+0x37c>
 8001bc4:	4663      	mov	r3, ip
 8001bc6:	08d8      	lsrs	r0, r3, #3
 8001bc8:	4653      	mov	r3, sl
 8001bca:	075a      	lsls	r2, r3, #29
 8001bcc:	000e      	movs	r6, r1
 8001bce:	4302      	orrs	r2, r0
 8001bd0:	08dc      	lsrs	r4, r3, #3
 8001bd2:	e6a1      	b.n	8001918 <__aeabi_dadd+0x39c>
 8001bd4:	0011      	movs	r1, r2
 8001bd6:	0027      	movs	r7, r4
 8001bd8:	3920      	subs	r1, #32
 8001bda:	40cf      	lsrs	r7, r1
 8001bdc:	2a20      	cmp	r2, #32
 8001bde:	d003      	beq.n	8001be8 <__aeabi_dadd+0x66c>
 8001be0:	2140      	movs	r1, #64	@ 0x40
 8001be2:	1a8a      	subs	r2, r1, r2
 8001be4:	4094      	lsls	r4, r2
 8001be6:	4320      	orrs	r0, r4
 8001be8:	1e42      	subs	r2, r0, #1
 8001bea:	4190      	sbcs	r0, r2
 8001bec:	0005      	movs	r5, r0
 8001bee:	433d      	orrs	r5, r7
 8001bf0:	e651      	b.n	8001896 <__aeabi_dadd+0x31a>
 8001bf2:	000c      	movs	r4, r1
 8001bf4:	2500      	movs	r5, #0
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	e558      	b.n	80016ac <__aeabi_dadd+0x130>
 8001bfa:	4460      	add	r0, ip
 8001bfc:	4560      	cmp	r0, ip
 8001bfe:	4192      	sbcs	r2, r2
 8001c00:	4454      	add	r4, sl
 8001c02:	4252      	negs	r2, r2
 8001c04:	0005      	movs	r5, r0
 8001c06:	18a4      	adds	r4, r4, r2
 8001c08:	e73a      	b.n	8001a80 <__aeabi_dadd+0x504>
 8001c0a:	4653      	mov	r3, sl
 8001c0c:	075a      	lsls	r2, r3, #29
 8001c0e:	4663      	mov	r3, ip
 8001c10:	08d9      	lsrs	r1, r3, #3
 8001c12:	4653      	mov	r3, sl
 8001c14:	430a      	orrs	r2, r1
 8001c16:	08dc      	lsrs	r4, r3, #3
 8001c18:	e67e      	b.n	8001918 <__aeabi_dadd+0x39c>
 8001c1a:	001a      	movs	r2, r3
 8001c1c:	001c      	movs	r4, r3
 8001c1e:	432a      	orrs	r2, r5
 8001c20:	d000      	beq.n	8001c24 <__aeabi_dadd+0x6a8>
 8001c22:	e6ab      	b.n	800197c <__aeabi_dadd+0x400>
 8001c24:	e6c1      	b.n	80019aa <__aeabi_dadd+0x42e>
 8001c26:	2120      	movs	r1, #32
 8001c28:	2500      	movs	r5, #0
 8001c2a:	1a09      	subs	r1, r1, r0
 8001c2c:	e519      	b.n	8001662 <__aeabi_dadd+0xe6>
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2500      	movs	r5, #0
 8001c32:	4c01      	ldr	r4, [pc, #4]	@ (8001c38 <__aeabi_dadd+0x6bc>)
 8001c34:	e53a      	b.n	80016ac <__aeabi_dadd+0x130>
 8001c36:	46c0      	nop			@ (mov r8, r8)
 8001c38:	000007ff 	.word	0x000007ff
 8001c3c:	ff7fffff 	.word	0xff7fffff
 8001c40:	000007fe 	.word	0x000007fe

08001c44 <__aeabi_ddiv>:
 8001c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c46:	46de      	mov	lr, fp
 8001c48:	4645      	mov	r5, r8
 8001c4a:	4657      	mov	r7, sl
 8001c4c:	464e      	mov	r6, r9
 8001c4e:	b5e0      	push	{r5, r6, r7, lr}
 8001c50:	b087      	sub	sp, #28
 8001c52:	9200      	str	r2, [sp, #0]
 8001c54:	9301      	str	r3, [sp, #4]
 8001c56:	030b      	lsls	r3, r1, #12
 8001c58:	0b1b      	lsrs	r3, r3, #12
 8001c5a:	469b      	mov	fp, r3
 8001c5c:	0fca      	lsrs	r2, r1, #31
 8001c5e:	004b      	lsls	r3, r1, #1
 8001c60:	0004      	movs	r4, r0
 8001c62:	4680      	mov	r8, r0
 8001c64:	0d5b      	lsrs	r3, r3, #21
 8001c66:	9202      	str	r2, [sp, #8]
 8001c68:	d100      	bne.n	8001c6c <__aeabi_ddiv+0x28>
 8001c6a:	e16a      	b.n	8001f42 <__aeabi_ddiv+0x2fe>
 8001c6c:	4ad4      	ldr	r2, [pc, #848]	@ (8001fc0 <__aeabi_ddiv+0x37c>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d100      	bne.n	8001c74 <__aeabi_ddiv+0x30>
 8001c72:	e18c      	b.n	8001f8e <__aeabi_ddiv+0x34a>
 8001c74:	4659      	mov	r1, fp
 8001c76:	0f42      	lsrs	r2, r0, #29
 8001c78:	00c9      	lsls	r1, r1, #3
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	2180      	movs	r1, #128	@ 0x80
 8001c7e:	0409      	lsls	r1, r1, #16
 8001c80:	4311      	orrs	r1, r2
 8001c82:	00c2      	lsls	r2, r0, #3
 8001c84:	4690      	mov	r8, r2
 8001c86:	4acf      	ldr	r2, [pc, #828]	@ (8001fc4 <__aeabi_ddiv+0x380>)
 8001c88:	4689      	mov	r9, r1
 8001c8a:	4692      	mov	sl, r2
 8001c8c:	449a      	add	sl, r3
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2400      	movs	r4, #0
 8001c92:	9303      	str	r3, [sp, #12]
 8001c94:	9e00      	ldr	r6, [sp, #0]
 8001c96:	9f01      	ldr	r7, [sp, #4]
 8001c98:	033b      	lsls	r3, r7, #12
 8001c9a:	0b1b      	lsrs	r3, r3, #12
 8001c9c:	469b      	mov	fp, r3
 8001c9e:	007b      	lsls	r3, r7, #1
 8001ca0:	0030      	movs	r0, r6
 8001ca2:	0d5b      	lsrs	r3, r3, #21
 8001ca4:	0ffd      	lsrs	r5, r7, #31
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d100      	bne.n	8001cac <__aeabi_ddiv+0x68>
 8001caa:	e128      	b.n	8001efe <__aeabi_ddiv+0x2ba>
 8001cac:	4ac4      	ldr	r2, [pc, #784]	@ (8001fc0 <__aeabi_ddiv+0x37c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d100      	bne.n	8001cb4 <__aeabi_ddiv+0x70>
 8001cb2:	e177      	b.n	8001fa4 <__aeabi_ddiv+0x360>
 8001cb4:	4659      	mov	r1, fp
 8001cb6:	0f72      	lsrs	r2, r6, #29
 8001cb8:	00c9      	lsls	r1, r1, #3
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	2180      	movs	r1, #128	@ 0x80
 8001cbe:	0409      	lsls	r1, r1, #16
 8001cc0:	4311      	orrs	r1, r2
 8001cc2:	468b      	mov	fp, r1
 8001cc4:	49bf      	ldr	r1, [pc, #764]	@ (8001fc4 <__aeabi_ddiv+0x380>)
 8001cc6:	00f2      	lsls	r2, r6, #3
 8001cc8:	468c      	mov	ip, r1
 8001cca:	4651      	mov	r1, sl
 8001ccc:	4463      	add	r3, ip
 8001cce:	1acb      	subs	r3, r1, r3
 8001cd0:	469a      	mov	sl, r3
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	9e02      	ldr	r6, [sp, #8]
 8001cd6:	406e      	eors	r6, r5
 8001cd8:	2c0f      	cmp	r4, #15
 8001cda:	d827      	bhi.n	8001d2c <__aeabi_ddiv+0xe8>
 8001cdc:	49ba      	ldr	r1, [pc, #744]	@ (8001fc8 <__aeabi_ddiv+0x384>)
 8001cde:	00a4      	lsls	r4, r4, #2
 8001ce0:	5909      	ldr	r1, [r1, r4]
 8001ce2:	468f      	mov	pc, r1
 8001ce4:	46cb      	mov	fp, r9
 8001ce6:	4642      	mov	r2, r8
 8001ce8:	9e02      	ldr	r6, [sp, #8]
 8001cea:	9b03      	ldr	r3, [sp, #12]
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d016      	beq.n	8001d1e <__aeabi_ddiv+0xda>
 8001cf0:	2b03      	cmp	r3, #3
 8001cf2:	d100      	bne.n	8001cf6 <__aeabi_ddiv+0xb2>
 8001cf4:	e2a6      	b.n	8002244 <__aeabi_ddiv+0x600>
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d000      	beq.n	8001cfc <__aeabi_ddiv+0xb8>
 8001cfa:	e0df      	b.n	8001ebc <__aeabi_ddiv+0x278>
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2300      	movs	r3, #0
 8001d00:	2400      	movs	r4, #0
 8001d02:	4690      	mov	r8, r2
 8001d04:	051b      	lsls	r3, r3, #20
 8001d06:	4323      	orrs	r3, r4
 8001d08:	07f6      	lsls	r6, r6, #31
 8001d0a:	4333      	orrs	r3, r6
 8001d0c:	4640      	mov	r0, r8
 8001d0e:	0019      	movs	r1, r3
 8001d10:	b007      	add	sp, #28
 8001d12:	bcf0      	pop	{r4, r5, r6, r7}
 8001d14:	46bb      	mov	fp, r7
 8001d16:	46b2      	mov	sl, r6
 8001d18:	46a9      	mov	r9, r5
 8001d1a:	46a0      	mov	r8, r4
 8001d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2400      	movs	r4, #0
 8001d22:	4690      	mov	r8, r2
 8001d24:	4ba6      	ldr	r3, [pc, #664]	@ (8001fc0 <__aeabi_ddiv+0x37c>)
 8001d26:	e7ed      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 8001d28:	002e      	movs	r6, r5
 8001d2a:	e7df      	b.n	8001cec <__aeabi_ddiv+0xa8>
 8001d2c:	45cb      	cmp	fp, r9
 8001d2e:	d200      	bcs.n	8001d32 <__aeabi_ddiv+0xee>
 8001d30:	e1d4      	b.n	80020dc <__aeabi_ddiv+0x498>
 8001d32:	d100      	bne.n	8001d36 <__aeabi_ddiv+0xf2>
 8001d34:	e1cf      	b.n	80020d6 <__aeabi_ddiv+0x492>
 8001d36:	2301      	movs	r3, #1
 8001d38:	425b      	negs	r3, r3
 8001d3a:	469c      	mov	ip, r3
 8001d3c:	4644      	mov	r4, r8
 8001d3e:	4648      	mov	r0, r9
 8001d40:	2700      	movs	r7, #0
 8001d42:	44e2      	add	sl, ip
 8001d44:	465b      	mov	r3, fp
 8001d46:	0e15      	lsrs	r5, r2, #24
 8001d48:	021b      	lsls	r3, r3, #8
 8001d4a:	431d      	orrs	r5, r3
 8001d4c:	0c19      	lsrs	r1, r3, #16
 8001d4e:	042b      	lsls	r3, r5, #16
 8001d50:	0212      	lsls	r2, r2, #8
 8001d52:	9500      	str	r5, [sp, #0]
 8001d54:	0c1d      	lsrs	r5, r3, #16
 8001d56:	4691      	mov	r9, r2
 8001d58:	9102      	str	r1, [sp, #8]
 8001d5a:	9503      	str	r5, [sp, #12]
 8001d5c:	f7fe fa76 	bl	800024c <__aeabi_uidivmod>
 8001d60:	0002      	movs	r2, r0
 8001d62:	436a      	muls	r2, r5
 8001d64:	040b      	lsls	r3, r1, #16
 8001d66:	0c21      	lsrs	r1, r4, #16
 8001d68:	4680      	mov	r8, r0
 8001d6a:	4319      	orrs	r1, r3
 8001d6c:	428a      	cmp	r2, r1
 8001d6e:	d909      	bls.n	8001d84 <__aeabi_ddiv+0x140>
 8001d70:	9d00      	ldr	r5, [sp, #0]
 8001d72:	2301      	movs	r3, #1
 8001d74:	46ac      	mov	ip, r5
 8001d76:	425b      	negs	r3, r3
 8001d78:	4461      	add	r1, ip
 8001d7a:	469c      	mov	ip, r3
 8001d7c:	44e0      	add	r8, ip
 8001d7e:	428d      	cmp	r5, r1
 8001d80:	d800      	bhi.n	8001d84 <__aeabi_ddiv+0x140>
 8001d82:	e1fb      	b.n	800217c <__aeabi_ddiv+0x538>
 8001d84:	1a88      	subs	r0, r1, r2
 8001d86:	9902      	ldr	r1, [sp, #8]
 8001d88:	f7fe fa60 	bl	800024c <__aeabi_uidivmod>
 8001d8c:	9a03      	ldr	r2, [sp, #12]
 8001d8e:	0424      	lsls	r4, r4, #16
 8001d90:	4342      	muls	r2, r0
 8001d92:	0409      	lsls	r1, r1, #16
 8001d94:	0c24      	lsrs	r4, r4, #16
 8001d96:	0003      	movs	r3, r0
 8001d98:	430c      	orrs	r4, r1
 8001d9a:	42a2      	cmp	r2, r4
 8001d9c:	d906      	bls.n	8001dac <__aeabi_ddiv+0x168>
 8001d9e:	9900      	ldr	r1, [sp, #0]
 8001da0:	3b01      	subs	r3, #1
 8001da2:	468c      	mov	ip, r1
 8001da4:	4464      	add	r4, ip
 8001da6:	42a1      	cmp	r1, r4
 8001da8:	d800      	bhi.n	8001dac <__aeabi_ddiv+0x168>
 8001daa:	e1e1      	b.n	8002170 <__aeabi_ddiv+0x52c>
 8001dac:	1aa0      	subs	r0, r4, r2
 8001dae:	4642      	mov	r2, r8
 8001db0:	0412      	lsls	r2, r2, #16
 8001db2:	431a      	orrs	r2, r3
 8001db4:	4693      	mov	fp, r2
 8001db6:	464b      	mov	r3, r9
 8001db8:	4659      	mov	r1, fp
 8001dba:	0c1b      	lsrs	r3, r3, #16
 8001dbc:	001d      	movs	r5, r3
 8001dbe:	9304      	str	r3, [sp, #16]
 8001dc0:	040b      	lsls	r3, r1, #16
 8001dc2:	4649      	mov	r1, r9
 8001dc4:	0409      	lsls	r1, r1, #16
 8001dc6:	0c09      	lsrs	r1, r1, #16
 8001dc8:	000c      	movs	r4, r1
 8001dca:	0c1b      	lsrs	r3, r3, #16
 8001dcc:	435c      	muls	r4, r3
 8001dce:	0c12      	lsrs	r2, r2, #16
 8001dd0:	436b      	muls	r3, r5
 8001dd2:	4688      	mov	r8, r1
 8001dd4:	4351      	muls	r1, r2
 8001dd6:	436a      	muls	r2, r5
 8001dd8:	0c25      	lsrs	r5, r4, #16
 8001dda:	46ac      	mov	ip, r5
 8001ddc:	185b      	adds	r3, r3, r1
 8001dde:	4463      	add	r3, ip
 8001de0:	4299      	cmp	r1, r3
 8001de2:	d903      	bls.n	8001dec <__aeabi_ddiv+0x1a8>
 8001de4:	2180      	movs	r1, #128	@ 0x80
 8001de6:	0249      	lsls	r1, r1, #9
 8001de8:	468c      	mov	ip, r1
 8001dea:	4462      	add	r2, ip
 8001dec:	0c19      	lsrs	r1, r3, #16
 8001dee:	0424      	lsls	r4, r4, #16
 8001df0:	041b      	lsls	r3, r3, #16
 8001df2:	0c24      	lsrs	r4, r4, #16
 8001df4:	188a      	adds	r2, r1, r2
 8001df6:	191c      	adds	r4, r3, r4
 8001df8:	4290      	cmp	r0, r2
 8001dfa:	d302      	bcc.n	8001e02 <__aeabi_ddiv+0x1be>
 8001dfc:	d116      	bne.n	8001e2c <__aeabi_ddiv+0x1e8>
 8001dfe:	42a7      	cmp	r7, r4
 8001e00:	d214      	bcs.n	8001e2c <__aeabi_ddiv+0x1e8>
 8001e02:	465b      	mov	r3, fp
 8001e04:	9d00      	ldr	r5, [sp, #0]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	444f      	add	r7, r9
 8001e0a:	9305      	str	r3, [sp, #20]
 8001e0c:	454f      	cmp	r7, r9
 8001e0e:	419b      	sbcs	r3, r3
 8001e10:	46ac      	mov	ip, r5
 8001e12:	425b      	negs	r3, r3
 8001e14:	4463      	add	r3, ip
 8001e16:	18c0      	adds	r0, r0, r3
 8001e18:	4285      	cmp	r5, r0
 8001e1a:	d300      	bcc.n	8001e1e <__aeabi_ddiv+0x1da>
 8001e1c:	e1a1      	b.n	8002162 <__aeabi_ddiv+0x51e>
 8001e1e:	4282      	cmp	r2, r0
 8001e20:	d900      	bls.n	8001e24 <__aeabi_ddiv+0x1e0>
 8001e22:	e1f6      	b.n	8002212 <__aeabi_ddiv+0x5ce>
 8001e24:	d100      	bne.n	8001e28 <__aeabi_ddiv+0x1e4>
 8001e26:	e1f1      	b.n	800220c <__aeabi_ddiv+0x5c8>
 8001e28:	9b05      	ldr	r3, [sp, #20]
 8001e2a:	469b      	mov	fp, r3
 8001e2c:	1b3c      	subs	r4, r7, r4
 8001e2e:	42a7      	cmp	r7, r4
 8001e30:	41bf      	sbcs	r7, r7
 8001e32:	9d00      	ldr	r5, [sp, #0]
 8001e34:	1a80      	subs	r0, r0, r2
 8001e36:	427f      	negs	r7, r7
 8001e38:	1bc0      	subs	r0, r0, r7
 8001e3a:	4285      	cmp	r5, r0
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_ddiv+0x1fc>
 8001e3e:	e1d0      	b.n	80021e2 <__aeabi_ddiv+0x59e>
 8001e40:	9902      	ldr	r1, [sp, #8]
 8001e42:	f7fe fa03 	bl	800024c <__aeabi_uidivmod>
 8001e46:	9a03      	ldr	r2, [sp, #12]
 8001e48:	040b      	lsls	r3, r1, #16
 8001e4a:	4342      	muls	r2, r0
 8001e4c:	0c21      	lsrs	r1, r4, #16
 8001e4e:	0007      	movs	r7, r0
 8001e50:	4319      	orrs	r1, r3
 8001e52:	428a      	cmp	r2, r1
 8001e54:	d900      	bls.n	8001e58 <__aeabi_ddiv+0x214>
 8001e56:	e178      	b.n	800214a <__aeabi_ddiv+0x506>
 8001e58:	1a88      	subs	r0, r1, r2
 8001e5a:	9902      	ldr	r1, [sp, #8]
 8001e5c:	f7fe f9f6 	bl	800024c <__aeabi_uidivmod>
 8001e60:	9a03      	ldr	r2, [sp, #12]
 8001e62:	0424      	lsls	r4, r4, #16
 8001e64:	4342      	muls	r2, r0
 8001e66:	0409      	lsls	r1, r1, #16
 8001e68:	0c24      	lsrs	r4, r4, #16
 8001e6a:	0003      	movs	r3, r0
 8001e6c:	430c      	orrs	r4, r1
 8001e6e:	42a2      	cmp	r2, r4
 8001e70:	d900      	bls.n	8001e74 <__aeabi_ddiv+0x230>
 8001e72:	e15d      	b.n	8002130 <__aeabi_ddiv+0x4ec>
 8001e74:	4641      	mov	r1, r8
 8001e76:	1aa4      	subs	r4, r4, r2
 8001e78:	043a      	lsls	r2, r7, #16
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	9d04      	ldr	r5, [sp, #16]
 8001e7e:	0413      	lsls	r3, r2, #16
 8001e80:	0c1b      	lsrs	r3, r3, #16
 8001e82:	4359      	muls	r1, r3
 8001e84:	4647      	mov	r7, r8
 8001e86:	436b      	muls	r3, r5
 8001e88:	469c      	mov	ip, r3
 8001e8a:	0c10      	lsrs	r0, r2, #16
 8001e8c:	4347      	muls	r7, r0
 8001e8e:	0c0b      	lsrs	r3, r1, #16
 8001e90:	44bc      	add	ip, r7
 8001e92:	4463      	add	r3, ip
 8001e94:	4368      	muls	r0, r5
 8001e96:	429f      	cmp	r7, r3
 8001e98:	d903      	bls.n	8001ea2 <__aeabi_ddiv+0x25e>
 8001e9a:	2580      	movs	r5, #128	@ 0x80
 8001e9c:	026d      	lsls	r5, r5, #9
 8001e9e:	46ac      	mov	ip, r5
 8001ea0:	4460      	add	r0, ip
 8001ea2:	0c1f      	lsrs	r7, r3, #16
 8001ea4:	0409      	lsls	r1, r1, #16
 8001ea6:	041b      	lsls	r3, r3, #16
 8001ea8:	0c09      	lsrs	r1, r1, #16
 8001eaa:	183f      	adds	r7, r7, r0
 8001eac:	185b      	adds	r3, r3, r1
 8001eae:	42bc      	cmp	r4, r7
 8001eb0:	d200      	bcs.n	8001eb4 <__aeabi_ddiv+0x270>
 8001eb2:	e102      	b.n	80020ba <__aeabi_ddiv+0x476>
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_ddiv+0x274>
 8001eb6:	e0fd      	b.n	80020b4 <__aeabi_ddiv+0x470>
 8001eb8:	2301      	movs	r3, #1
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	4b43      	ldr	r3, [pc, #268]	@ (8001fcc <__aeabi_ddiv+0x388>)
 8001ebe:	4453      	add	r3, sl
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	dc00      	bgt.n	8001ec6 <__aeabi_ddiv+0x282>
 8001ec4:	e0ae      	b.n	8002024 <__aeabi_ddiv+0x3e0>
 8001ec6:	0751      	lsls	r1, r2, #29
 8001ec8:	d000      	beq.n	8001ecc <__aeabi_ddiv+0x288>
 8001eca:	e198      	b.n	80021fe <__aeabi_ddiv+0x5ba>
 8001ecc:	4659      	mov	r1, fp
 8001ece:	01c9      	lsls	r1, r1, #7
 8001ed0:	d506      	bpl.n	8001ee0 <__aeabi_ddiv+0x29c>
 8001ed2:	4659      	mov	r1, fp
 8001ed4:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd0 <__aeabi_ddiv+0x38c>)
 8001ed6:	4019      	ands	r1, r3
 8001ed8:	2380      	movs	r3, #128	@ 0x80
 8001eda:	468b      	mov	fp, r1
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	4453      	add	r3, sl
 8001ee0:	493c      	ldr	r1, [pc, #240]	@ (8001fd4 <__aeabi_ddiv+0x390>)
 8001ee2:	428b      	cmp	r3, r1
 8001ee4:	dd00      	ble.n	8001ee8 <__aeabi_ddiv+0x2a4>
 8001ee6:	e71a      	b.n	8001d1e <__aeabi_ddiv+0xda>
 8001ee8:	4659      	mov	r1, fp
 8001eea:	08d2      	lsrs	r2, r2, #3
 8001eec:	0749      	lsls	r1, r1, #29
 8001eee:	4311      	orrs	r1, r2
 8001ef0:	465a      	mov	r2, fp
 8001ef2:	055b      	lsls	r3, r3, #21
 8001ef4:	0254      	lsls	r4, r2, #9
 8001ef6:	4688      	mov	r8, r1
 8001ef8:	0b24      	lsrs	r4, r4, #12
 8001efa:	0d5b      	lsrs	r3, r3, #21
 8001efc:	e702      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 8001efe:	465a      	mov	r2, fp
 8001f00:	9b00      	ldr	r3, [sp, #0]
 8001f02:	431a      	orrs	r2, r3
 8001f04:	d100      	bne.n	8001f08 <__aeabi_ddiv+0x2c4>
 8001f06:	e07e      	b.n	8002006 <__aeabi_ddiv+0x3c2>
 8001f08:	465b      	mov	r3, fp
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d100      	bne.n	8001f10 <__aeabi_ddiv+0x2cc>
 8001f0e:	e100      	b.n	8002112 <__aeabi_ddiv+0x4ce>
 8001f10:	4658      	mov	r0, fp
 8001f12:	f001 fa73 	bl	80033fc <__clzsi2>
 8001f16:	0002      	movs	r2, r0
 8001f18:	0003      	movs	r3, r0
 8001f1a:	3a0b      	subs	r2, #11
 8001f1c:	271d      	movs	r7, #29
 8001f1e:	9e00      	ldr	r6, [sp, #0]
 8001f20:	1aba      	subs	r2, r7, r2
 8001f22:	0019      	movs	r1, r3
 8001f24:	4658      	mov	r0, fp
 8001f26:	40d6      	lsrs	r6, r2
 8001f28:	3908      	subs	r1, #8
 8001f2a:	4088      	lsls	r0, r1
 8001f2c:	0032      	movs	r2, r6
 8001f2e:	4302      	orrs	r2, r0
 8001f30:	4693      	mov	fp, r2
 8001f32:	9a00      	ldr	r2, [sp, #0]
 8001f34:	408a      	lsls	r2, r1
 8001f36:	4928      	ldr	r1, [pc, #160]	@ (8001fd8 <__aeabi_ddiv+0x394>)
 8001f38:	4453      	add	r3, sl
 8001f3a:	468a      	mov	sl, r1
 8001f3c:	449a      	add	sl, r3
 8001f3e:	2300      	movs	r3, #0
 8001f40:	e6c8      	b.n	8001cd4 <__aeabi_ddiv+0x90>
 8001f42:	465b      	mov	r3, fp
 8001f44:	4303      	orrs	r3, r0
 8001f46:	4699      	mov	r9, r3
 8001f48:	d056      	beq.n	8001ff8 <__aeabi_ddiv+0x3b4>
 8001f4a:	465b      	mov	r3, fp
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d100      	bne.n	8001f52 <__aeabi_ddiv+0x30e>
 8001f50:	e0cd      	b.n	80020ee <__aeabi_ddiv+0x4aa>
 8001f52:	4658      	mov	r0, fp
 8001f54:	f001 fa52 	bl	80033fc <__clzsi2>
 8001f58:	230b      	movs	r3, #11
 8001f5a:	425b      	negs	r3, r3
 8001f5c:	469c      	mov	ip, r3
 8001f5e:	0002      	movs	r2, r0
 8001f60:	4484      	add	ip, r0
 8001f62:	4666      	mov	r6, ip
 8001f64:	231d      	movs	r3, #29
 8001f66:	1b9b      	subs	r3, r3, r6
 8001f68:	0026      	movs	r6, r4
 8001f6a:	0011      	movs	r1, r2
 8001f6c:	4658      	mov	r0, fp
 8001f6e:	40de      	lsrs	r6, r3
 8001f70:	3908      	subs	r1, #8
 8001f72:	4088      	lsls	r0, r1
 8001f74:	0033      	movs	r3, r6
 8001f76:	4303      	orrs	r3, r0
 8001f78:	4699      	mov	r9, r3
 8001f7a:	0023      	movs	r3, r4
 8001f7c:	408b      	lsls	r3, r1
 8001f7e:	4698      	mov	r8, r3
 8001f80:	4b16      	ldr	r3, [pc, #88]	@ (8001fdc <__aeabi_ddiv+0x398>)
 8001f82:	2400      	movs	r4, #0
 8001f84:	1a9b      	subs	r3, r3, r2
 8001f86:	469a      	mov	sl, r3
 8001f88:	2300      	movs	r3, #0
 8001f8a:	9303      	str	r3, [sp, #12]
 8001f8c:	e682      	b.n	8001c94 <__aeabi_ddiv+0x50>
 8001f8e:	465a      	mov	r2, fp
 8001f90:	4302      	orrs	r2, r0
 8001f92:	4691      	mov	r9, r2
 8001f94:	d12a      	bne.n	8001fec <__aeabi_ddiv+0x3a8>
 8001f96:	2200      	movs	r2, #0
 8001f98:	469a      	mov	sl, r3
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	4690      	mov	r8, r2
 8001f9e:	2408      	movs	r4, #8
 8001fa0:	9303      	str	r3, [sp, #12]
 8001fa2:	e677      	b.n	8001c94 <__aeabi_ddiv+0x50>
 8001fa4:	465a      	mov	r2, fp
 8001fa6:	9b00      	ldr	r3, [sp, #0]
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe0 <__aeabi_ddiv+0x39c>)
 8001fac:	469c      	mov	ip, r3
 8001fae:	44e2      	add	sl, ip
 8001fb0:	2a00      	cmp	r2, #0
 8001fb2:	d117      	bne.n	8001fe4 <__aeabi_ddiv+0x3a0>
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	431c      	orrs	r4, r3
 8001fb8:	2300      	movs	r3, #0
 8001fba:	469b      	mov	fp, r3
 8001fbc:	3302      	adds	r3, #2
 8001fbe:	e689      	b.n	8001cd4 <__aeabi_ddiv+0x90>
 8001fc0:	000007ff 	.word	0x000007ff
 8001fc4:	fffffc01 	.word	0xfffffc01
 8001fc8:	08010bf8 	.word	0x08010bf8
 8001fcc:	000003ff 	.word	0x000003ff
 8001fd0:	feffffff 	.word	0xfeffffff
 8001fd4:	000007fe 	.word	0x000007fe
 8001fd8:	000003f3 	.word	0x000003f3
 8001fdc:	fffffc0d 	.word	0xfffffc0d
 8001fe0:	fffff801 	.word	0xfffff801
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	0032      	movs	r2, r6
 8001fe8:	431c      	orrs	r4, r3
 8001fea:	e673      	b.n	8001cd4 <__aeabi_ddiv+0x90>
 8001fec:	469a      	mov	sl, r3
 8001fee:	2303      	movs	r3, #3
 8001ff0:	46d9      	mov	r9, fp
 8001ff2:	240c      	movs	r4, #12
 8001ff4:	9303      	str	r3, [sp, #12]
 8001ff6:	e64d      	b.n	8001c94 <__aeabi_ddiv+0x50>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	4698      	mov	r8, r3
 8001ffc:	469a      	mov	sl, r3
 8001ffe:	3301      	adds	r3, #1
 8002000:	2404      	movs	r4, #4
 8002002:	9303      	str	r3, [sp, #12]
 8002004:	e646      	b.n	8001c94 <__aeabi_ddiv+0x50>
 8002006:	2301      	movs	r3, #1
 8002008:	431c      	orrs	r4, r3
 800200a:	2300      	movs	r3, #0
 800200c:	469b      	mov	fp, r3
 800200e:	3301      	adds	r3, #1
 8002010:	e660      	b.n	8001cd4 <__aeabi_ddiv+0x90>
 8002012:	2300      	movs	r3, #0
 8002014:	2480      	movs	r4, #128	@ 0x80
 8002016:	4698      	mov	r8, r3
 8002018:	2600      	movs	r6, #0
 800201a:	4b92      	ldr	r3, [pc, #584]	@ (8002264 <__aeabi_ddiv+0x620>)
 800201c:	0324      	lsls	r4, r4, #12
 800201e:	e671      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 8002020:	2201      	movs	r2, #1
 8002022:	4252      	negs	r2, r2
 8002024:	2101      	movs	r1, #1
 8002026:	1ac9      	subs	r1, r1, r3
 8002028:	2938      	cmp	r1, #56	@ 0x38
 800202a:	dd00      	ble.n	800202e <__aeabi_ddiv+0x3ea>
 800202c:	e666      	b.n	8001cfc <__aeabi_ddiv+0xb8>
 800202e:	291f      	cmp	r1, #31
 8002030:	dc00      	bgt.n	8002034 <__aeabi_ddiv+0x3f0>
 8002032:	e0ab      	b.n	800218c <__aeabi_ddiv+0x548>
 8002034:	201f      	movs	r0, #31
 8002036:	4240      	negs	r0, r0
 8002038:	1ac3      	subs	r3, r0, r3
 800203a:	4658      	mov	r0, fp
 800203c:	40d8      	lsrs	r0, r3
 800203e:	0003      	movs	r3, r0
 8002040:	2920      	cmp	r1, #32
 8002042:	d004      	beq.n	800204e <__aeabi_ddiv+0x40a>
 8002044:	4658      	mov	r0, fp
 8002046:	4988      	ldr	r1, [pc, #544]	@ (8002268 <__aeabi_ddiv+0x624>)
 8002048:	4451      	add	r1, sl
 800204a:	4088      	lsls	r0, r1
 800204c:	4302      	orrs	r2, r0
 800204e:	1e51      	subs	r1, r2, #1
 8002050:	418a      	sbcs	r2, r1
 8002052:	431a      	orrs	r2, r3
 8002054:	2307      	movs	r3, #7
 8002056:	0019      	movs	r1, r3
 8002058:	2400      	movs	r4, #0
 800205a:	4011      	ands	r1, r2
 800205c:	4213      	tst	r3, r2
 800205e:	d00c      	beq.n	800207a <__aeabi_ddiv+0x436>
 8002060:	230f      	movs	r3, #15
 8002062:	4013      	ands	r3, r2
 8002064:	2b04      	cmp	r3, #4
 8002066:	d100      	bne.n	800206a <__aeabi_ddiv+0x426>
 8002068:	e0f9      	b.n	800225e <__aeabi_ddiv+0x61a>
 800206a:	1d11      	adds	r1, r2, #4
 800206c:	4291      	cmp	r1, r2
 800206e:	419b      	sbcs	r3, r3
 8002070:	000a      	movs	r2, r1
 8002072:	425b      	negs	r3, r3
 8002074:	0759      	lsls	r1, r3, #29
 8002076:	025b      	lsls	r3, r3, #9
 8002078:	0b1c      	lsrs	r4, r3, #12
 800207a:	08d2      	lsrs	r2, r2, #3
 800207c:	430a      	orrs	r2, r1
 800207e:	4690      	mov	r8, r2
 8002080:	2300      	movs	r3, #0
 8002082:	e63f      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 8002084:	2480      	movs	r4, #128	@ 0x80
 8002086:	464b      	mov	r3, r9
 8002088:	0324      	lsls	r4, r4, #12
 800208a:	4223      	tst	r3, r4
 800208c:	d009      	beq.n	80020a2 <__aeabi_ddiv+0x45e>
 800208e:	465b      	mov	r3, fp
 8002090:	4223      	tst	r3, r4
 8002092:	d106      	bne.n	80020a2 <__aeabi_ddiv+0x45e>
 8002094:	431c      	orrs	r4, r3
 8002096:	0324      	lsls	r4, r4, #12
 8002098:	002e      	movs	r6, r5
 800209a:	4690      	mov	r8, r2
 800209c:	4b71      	ldr	r3, [pc, #452]	@ (8002264 <__aeabi_ddiv+0x620>)
 800209e:	0b24      	lsrs	r4, r4, #12
 80020a0:	e630      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 80020a2:	2480      	movs	r4, #128	@ 0x80
 80020a4:	464b      	mov	r3, r9
 80020a6:	0324      	lsls	r4, r4, #12
 80020a8:	431c      	orrs	r4, r3
 80020aa:	0324      	lsls	r4, r4, #12
 80020ac:	9e02      	ldr	r6, [sp, #8]
 80020ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002264 <__aeabi_ddiv+0x620>)
 80020b0:	0b24      	lsrs	r4, r4, #12
 80020b2:	e627      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d100      	bne.n	80020ba <__aeabi_ddiv+0x476>
 80020b8:	e700      	b.n	8001ebc <__aeabi_ddiv+0x278>
 80020ba:	9800      	ldr	r0, [sp, #0]
 80020bc:	1e51      	subs	r1, r2, #1
 80020be:	4684      	mov	ip, r0
 80020c0:	4464      	add	r4, ip
 80020c2:	4284      	cmp	r4, r0
 80020c4:	d200      	bcs.n	80020c8 <__aeabi_ddiv+0x484>
 80020c6:	e084      	b.n	80021d2 <__aeabi_ddiv+0x58e>
 80020c8:	42bc      	cmp	r4, r7
 80020ca:	d200      	bcs.n	80020ce <__aeabi_ddiv+0x48a>
 80020cc:	e0ae      	b.n	800222c <__aeabi_ddiv+0x5e8>
 80020ce:	d100      	bne.n	80020d2 <__aeabi_ddiv+0x48e>
 80020d0:	e0c1      	b.n	8002256 <__aeabi_ddiv+0x612>
 80020d2:	000a      	movs	r2, r1
 80020d4:	e6f0      	b.n	8001eb8 <__aeabi_ddiv+0x274>
 80020d6:	4542      	cmp	r2, r8
 80020d8:	d900      	bls.n	80020dc <__aeabi_ddiv+0x498>
 80020da:	e62c      	b.n	8001d36 <__aeabi_ddiv+0xf2>
 80020dc:	464b      	mov	r3, r9
 80020de:	07dc      	lsls	r4, r3, #31
 80020e0:	0858      	lsrs	r0, r3, #1
 80020e2:	4643      	mov	r3, r8
 80020e4:	085b      	lsrs	r3, r3, #1
 80020e6:	431c      	orrs	r4, r3
 80020e8:	4643      	mov	r3, r8
 80020ea:	07df      	lsls	r7, r3, #31
 80020ec:	e62a      	b.n	8001d44 <__aeabi_ddiv+0x100>
 80020ee:	f001 f985 	bl	80033fc <__clzsi2>
 80020f2:	2315      	movs	r3, #21
 80020f4:	469c      	mov	ip, r3
 80020f6:	4484      	add	ip, r0
 80020f8:	0002      	movs	r2, r0
 80020fa:	4663      	mov	r3, ip
 80020fc:	3220      	adds	r2, #32
 80020fe:	2b1c      	cmp	r3, #28
 8002100:	dc00      	bgt.n	8002104 <__aeabi_ddiv+0x4c0>
 8002102:	e72e      	b.n	8001f62 <__aeabi_ddiv+0x31e>
 8002104:	0023      	movs	r3, r4
 8002106:	3808      	subs	r0, #8
 8002108:	4083      	lsls	r3, r0
 800210a:	4699      	mov	r9, r3
 800210c:	2300      	movs	r3, #0
 800210e:	4698      	mov	r8, r3
 8002110:	e736      	b.n	8001f80 <__aeabi_ddiv+0x33c>
 8002112:	f001 f973 	bl	80033fc <__clzsi2>
 8002116:	0002      	movs	r2, r0
 8002118:	0003      	movs	r3, r0
 800211a:	3215      	adds	r2, #21
 800211c:	3320      	adds	r3, #32
 800211e:	2a1c      	cmp	r2, #28
 8002120:	dc00      	bgt.n	8002124 <__aeabi_ddiv+0x4e0>
 8002122:	e6fb      	b.n	8001f1c <__aeabi_ddiv+0x2d8>
 8002124:	9900      	ldr	r1, [sp, #0]
 8002126:	3808      	subs	r0, #8
 8002128:	4081      	lsls	r1, r0
 800212a:	2200      	movs	r2, #0
 800212c:	468b      	mov	fp, r1
 800212e:	e702      	b.n	8001f36 <__aeabi_ddiv+0x2f2>
 8002130:	9900      	ldr	r1, [sp, #0]
 8002132:	3b01      	subs	r3, #1
 8002134:	468c      	mov	ip, r1
 8002136:	4464      	add	r4, ip
 8002138:	42a1      	cmp	r1, r4
 800213a:	d900      	bls.n	800213e <__aeabi_ddiv+0x4fa>
 800213c:	e69a      	b.n	8001e74 <__aeabi_ddiv+0x230>
 800213e:	42a2      	cmp	r2, r4
 8002140:	d800      	bhi.n	8002144 <__aeabi_ddiv+0x500>
 8002142:	e697      	b.n	8001e74 <__aeabi_ddiv+0x230>
 8002144:	1e83      	subs	r3, r0, #2
 8002146:	4464      	add	r4, ip
 8002148:	e694      	b.n	8001e74 <__aeabi_ddiv+0x230>
 800214a:	46ac      	mov	ip, r5
 800214c:	4461      	add	r1, ip
 800214e:	3f01      	subs	r7, #1
 8002150:	428d      	cmp	r5, r1
 8002152:	d900      	bls.n	8002156 <__aeabi_ddiv+0x512>
 8002154:	e680      	b.n	8001e58 <__aeabi_ddiv+0x214>
 8002156:	428a      	cmp	r2, r1
 8002158:	d800      	bhi.n	800215c <__aeabi_ddiv+0x518>
 800215a:	e67d      	b.n	8001e58 <__aeabi_ddiv+0x214>
 800215c:	1e87      	subs	r7, r0, #2
 800215e:	4461      	add	r1, ip
 8002160:	e67a      	b.n	8001e58 <__aeabi_ddiv+0x214>
 8002162:	4285      	cmp	r5, r0
 8002164:	d000      	beq.n	8002168 <__aeabi_ddiv+0x524>
 8002166:	e65f      	b.n	8001e28 <__aeabi_ddiv+0x1e4>
 8002168:	45b9      	cmp	r9, r7
 800216a:	d900      	bls.n	800216e <__aeabi_ddiv+0x52a>
 800216c:	e65c      	b.n	8001e28 <__aeabi_ddiv+0x1e4>
 800216e:	e656      	b.n	8001e1e <__aeabi_ddiv+0x1da>
 8002170:	42a2      	cmp	r2, r4
 8002172:	d800      	bhi.n	8002176 <__aeabi_ddiv+0x532>
 8002174:	e61a      	b.n	8001dac <__aeabi_ddiv+0x168>
 8002176:	1e83      	subs	r3, r0, #2
 8002178:	4464      	add	r4, ip
 800217a:	e617      	b.n	8001dac <__aeabi_ddiv+0x168>
 800217c:	428a      	cmp	r2, r1
 800217e:	d800      	bhi.n	8002182 <__aeabi_ddiv+0x53e>
 8002180:	e600      	b.n	8001d84 <__aeabi_ddiv+0x140>
 8002182:	46ac      	mov	ip, r5
 8002184:	1e83      	subs	r3, r0, #2
 8002186:	4698      	mov	r8, r3
 8002188:	4461      	add	r1, ip
 800218a:	e5fb      	b.n	8001d84 <__aeabi_ddiv+0x140>
 800218c:	4837      	ldr	r0, [pc, #220]	@ (800226c <__aeabi_ddiv+0x628>)
 800218e:	0014      	movs	r4, r2
 8002190:	4450      	add	r0, sl
 8002192:	4082      	lsls	r2, r0
 8002194:	465b      	mov	r3, fp
 8002196:	0017      	movs	r7, r2
 8002198:	4083      	lsls	r3, r0
 800219a:	40cc      	lsrs	r4, r1
 800219c:	1e7a      	subs	r2, r7, #1
 800219e:	4197      	sbcs	r7, r2
 80021a0:	4323      	orrs	r3, r4
 80021a2:	433b      	orrs	r3, r7
 80021a4:	001a      	movs	r2, r3
 80021a6:	465b      	mov	r3, fp
 80021a8:	40cb      	lsrs	r3, r1
 80021aa:	0751      	lsls	r1, r2, #29
 80021ac:	d009      	beq.n	80021c2 <__aeabi_ddiv+0x57e>
 80021ae:	210f      	movs	r1, #15
 80021b0:	4011      	ands	r1, r2
 80021b2:	2904      	cmp	r1, #4
 80021b4:	d005      	beq.n	80021c2 <__aeabi_ddiv+0x57e>
 80021b6:	1d11      	adds	r1, r2, #4
 80021b8:	4291      	cmp	r1, r2
 80021ba:	4192      	sbcs	r2, r2
 80021bc:	4252      	negs	r2, r2
 80021be:	189b      	adds	r3, r3, r2
 80021c0:	000a      	movs	r2, r1
 80021c2:	0219      	lsls	r1, r3, #8
 80021c4:	d400      	bmi.n	80021c8 <__aeabi_ddiv+0x584>
 80021c6:	e755      	b.n	8002074 <__aeabi_ddiv+0x430>
 80021c8:	2200      	movs	r2, #0
 80021ca:	2301      	movs	r3, #1
 80021cc:	2400      	movs	r4, #0
 80021ce:	4690      	mov	r8, r2
 80021d0:	e598      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 80021d2:	000a      	movs	r2, r1
 80021d4:	42bc      	cmp	r4, r7
 80021d6:	d000      	beq.n	80021da <__aeabi_ddiv+0x596>
 80021d8:	e66e      	b.n	8001eb8 <__aeabi_ddiv+0x274>
 80021da:	454b      	cmp	r3, r9
 80021dc:	d000      	beq.n	80021e0 <__aeabi_ddiv+0x59c>
 80021de:	e66b      	b.n	8001eb8 <__aeabi_ddiv+0x274>
 80021e0:	e66c      	b.n	8001ebc <__aeabi_ddiv+0x278>
 80021e2:	4b23      	ldr	r3, [pc, #140]	@ (8002270 <__aeabi_ddiv+0x62c>)
 80021e4:	4a23      	ldr	r2, [pc, #140]	@ (8002274 <__aeabi_ddiv+0x630>)
 80021e6:	4453      	add	r3, sl
 80021e8:	4592      	cmp	sl, r2
 80021ea:	da00      	bge.n	80021ee <__aeabi_ddiv+0x5aa>
 80021ec:	e718      	b.n	8002020 <__aeabi_ddiv+0x3dc>
 80021ee:	2101      	movs	r1, #1
 80021f0:	4249      	negs	r1, r1
 80021f2:	1d0a      	adds	r2, r1, #4
 80021f4:	428a      	cmp	r2, r1
 80021f6:	4189      	sbcs	r1, r1
 80021f8:	4249      	negs	r1, r1
 80021fa:	448b      	add	fp, r1
 80021fc:	e666      	b.n	8001ecc <__aeabi_ddiv+0x288>
 80021fe:	210f      	movs	r1, #15
 8002200:	4011      	ands	r1, r2
 8002202:	2904      	cmp	r1, #4
 8002204:	d100      	bne.n	8002208 <__aeabi_ddiv+0x5c4>
 8002206:	e661      	b.n	8001ecc <__aeabi_ddiv+0x288>
 8002208:	0011      	movs	r1, r2
 800220a:	e7f2      	b.n	80021f2 <__aeabi_ddiv+0x5ae>
 800220c:	42bc      	cmp	r4, r7
 800220e:	d800      	bhi.n	8002212 <__aeabi_ddiv+0x5ce>
 8002210:	e60a      	b.n	8001e28 <__aeabi_ddiv+0x1e4>
 8002212:	2302      	movs	r3, #2
 8002214:	425b      	negs	r3, r3
 8002216:	469c      	mov	ip, r3
 8002218:	9900      	ldr	r1, [sp, #0]
 800221a:	444f      	add	r7, r9
 800221c:	454f      	cmp	r7, r9
 800221e:	419b      	sbcs	r3, r3
 8002220:	44e3      	add	fp, ip
 8002222:	468c      	mov	ip, r1
 8002224:	425b      	negs	r3, r3
 8002226:	4463      	add	r3, ip
 8002228:	18c0      	adds	r0, r0, r3
 800222a:	e5ff      	b.n	8001e2c <__aeabi_ddiv+0x1e8>
 800222c:	4649      	mov	r1, r9
 800222e:	9d00      	ldr	r5, [sp, #0]
 8002230:	0048      	lsls	r0, r1, #1
 8002232:	4548      	cmp	r0, r9
 8002234:	4189      	sbcs	r1, r1
 8002236:	46ac      	mov	ip, r5
 8002238:	4249      	negs	r1, r1
 800223a:	4461      	add	r1, ip
 800223c:	4681      	mov	r9, r0
 800223e:	3a02      	subs	r2, #2
 8002240:	1864      	adds	r4, r4, r1
 8002242:	e7c7      	b.n	80021d4 <__aeabi_ddiv+0x590>
 8002244:	2480      	movs	r4, #128	@ 0x80
 8002246:	465b      	mov	r3, fp
 8002248:	0324      	lsls	r4, r4, #12
 800224a:	431c      	orrs	r4, r3
 800224c:	0324      	lsls	r4, r4, #12
 800224e:	4690      	mov	r8, r2
 8002250:	4b04      	ldr	r3, [pc, #16]	@ (8002264 <__aeabi_ddiv+0x620>)
 8002252:	0b24      	lsrs	r4, r4, #12
 8002254:	e556      	b.n	8001d04 <__aeabi_ddiv+0xc0>
 8002256:	4599      	cmp	r9, r3
 8002258:	d3e8      	bcc.n	800222c <__aeabi_ddiv+0x5e8>
 800225a:	000a      	movs	r2, r1
 800225c:	e7bd      	b.n	80021da <__aeabi_ddiv+0x596>
 800225e:	2300      	movs	r3, #0
 8002260:	e708      	b.n	8002074 <__aeabi_ddiv+0x430>
 8002262:	46c0      	nop			@ (mov r8, r8)
 8002264:	000007ff 	.word	0x000007ff
 8002268:	0000043e 	.word	0x0000043e
 800226c:	0000041e 	.word	0x0000041e
 8002270:	000003ff 	.word	0x000003ff
 8002274:	fffffc02 	.word	0xfffffc02

08002278 <__eqdf2>:
 8002278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227a:	4657      	mov	r7, sl
 800227c:	46de      	mov	lr, fp
 800227e:	464e      	mov	r6, r9
 8002280:	4645      	mov	r5, r8
 8002282:	b5e0      	push	{r5, r6, r7, lr}
 8002284:	000d      	movs	r5, r1
 8002286:	0004      	movs	r4, r0
 8002288:	0fe8      	lsrs	r0, r5, #31
 800228a:	4683      	mov	fp, r0
 800228c:	0309      	lsls	r1, r1, #12
 800228e:	0fd8      	lsrs	r0, r3, #31
 8002290:	0b09      	lsrs	r1, r1, #12
 8002292:	4682      	mov	sl, r0
 8002294:	4819      	ldr	r0, [pc, #100]	@ (80022fc <__eqdf2+0x84>)
 8002296:	468c      	mov	ip, r1
 8002298:	031f      	lsls	r7, r3, #12
 800229a:	0069      	lsls	r1, r5, #1
 800229c:	005e      	lsls	r6, r3, #1
 800229e:	0d49      	lsrs	r1, r1, #21
 80022a0:	0b3f      	lsrs	r7, r7, #12
 80022a2:	0d76      	lsrs	r6, r6, #21
 80022a4:	4281      	cmp	r1, r0
 80022a6:	d018      	beq.n	80022da <__eqdf2+0x62>
 80022a8:	4286      	cmp	r6, r0
 80022aa:	d00f      	beq.n	80022cc <__eqdf2+0x54>
 80022ac:	2001      	movs	r0, #1
 80022ae:	42b1      	cmp	r1, r6
 80022b0:	d10d      	bne.n	80022ce <__eqdf2+0x56>
 80022b2:	45bc      	cmp	ip, r7
 80022b4:	d10b      	bne.n	80022ce <__eqdf2+0x56>
 80022b6:	4294      	cmp	r4, r2
 80022b8:	d109      	bne.n	80022ce <__eqdf2+0x56>
 80022ba:	45d3      	cmp	fp, sl
 80022bc:	d01c      	beq.n	80022f8 <__eqdf2+0x80>
 80022be:	2900      	cmp	r1, #0
 80022c0:	d105      	bne.n	80022ce <__eqdf2+0x56>
 80022c2:	4660      	mov	r0, ip
 80022c4:	4320      	orrs	r0, r4
 80022c6:	1e43      	subs	r3, r0, #1
 80022c8:	4198      	sbcs	r0, r3
 80022ca:	e000      	b.n	80022ce <__eqdf2+0x56>
 80022cc:	2001      	movs	r0, #1
 80022ce:	bcf0      	pop	{r4, r5, r6, r7}
 80022d0:	46bb      	mov	fp, r7
 80022d2:	46b2      	mov	sl, r6
 80022d4:	46a9      	mov	r9, r5
 80022d6:	46a0      	mov	r8, r4
 80022d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022da:	2001      	movs	r0, #1
 80022dc:	428e      	cmp	r6, r1
 80022de:	d1f6      	bne.n	80022ce <__eqdf2+0x56>
 80022e0:	4661      	mov	r1, ip
 80022e2:	4339      	orrs	r1, r7
 80022e4:	000f      	movs	r7, r1
 80022e6:	4317      	orrs	r7, r2
 80022e8:	4327      	orrs	r7, r4
 80022ea:	d1f0      	bne.n	80022ce <__eqdf2+0x56>
 80022ec:	465b      	mov	r3, fp
 80022ee:	4652      	mov	r2, sl
 80022f0:	1a98      	subs	r0, r3, r2
 80022f2:	1e43      	subs	r3, r0, #1
 80022f4:	4198      	sbcs	r0, r3
 80022f6:	e7ea      	b.n	80022ce <__eqdf2+0x56>
 80022f8:	2000      	movs	r0, #0
 80022fa:	e7e8      	b.n	80022ce <__eqdf2+0x56>
 80022fc:	000007ff 	.word	0x000007ff

08002300 <__gedf2>:
 8002300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002302:	4657      	mov	r7, sl
 8002304:	464e      	mov	r6, r9
 8002306:	4645      	mov	r5, r8
 8002308:	46de      	mov	lr, fp
 800230a:	b5e0      	push	{r5, r6, r7, lr}
 800230c:	000d      	movs	r5, r1
 800230e:	030f      	lsls	r7, r1, #12
 8002310:	0b39      	lsrs	r1, r7, #12
 8002312:	b083      	sub	sp, #12
 8002314:	0004      	movs	r4, r0
 8002316:	4680      	mov	r8, r0
 8002318:	9101      	str	r1, [sp, #4]
 800231a:	0058      	lsls	r0, r3, #1
 800231c:	0fe9      	lsrs	r1, r5, #31
 800231e:	4f31      	ldr	r7, [pc, #196]	@ (80023e4 <__gedf2+0xe4>)
 8002320:	0d40      	lsrs	r0, r0, #21
 8002322:	468c      	mov	ip, r1
 8002324:	006e      	lsls	r6, r5, #1
 8002326:	0319      	lsls	r1, r3, #12
 8002328:	4682      	mov	sl, r0
 800232a:	4691      	mov	r9, r2
 800232c:	0d76      	lsrs	r6, r6, #21
 800232e:	0b09      	lsrs	r1, r1, #12
 8002330:	0fd8      	lsrs	r0, r3, #31
 8002332:	42be      	cmp	r6, r7
 8002334:	d01f      	beq.n	8002376 <__gedf2+0x76>
 8002336:	45ba      	cmp	sl, r7
 8002338:	d00f      	beq.n	800235a <__gedf2+0x5a>
 800233a:	2e00      	cmp	r6, #0
 800233c:	d12f      	bne.n	800239e <__gedf2+0x9e>
 800233e:	4655      	mov	r5, sl
 8002340:	9e01      	ldr	r6, [sp, #4]
 8002342:	4334      	orrs	r4, r6
 8002344:	2d00      	cmp	r5, #0
 8002346:	d127      	bne.n	8002398 <__gedf2+0x98>
 8002348:	430a      	orrs	r2, r1
 800234a:	d03a      	beq.n	80023c2 <__gedf2+0xc2>
 800234c:	2c00      	cmp	r4, #0
 800234e:	d145      	bne.n	80023dc <__gedf2+0xdc>
 8002350:	2800      	cmp	r0, #0
 8002352:	d11a      	bne.n	800238a <__gedf2+0x8a>
 8002354:	2001      	movs	r0, #1
 8002356:	4240      	negs	r0, r0
 8002358:	e017      	b.n	800238a <__gedf2+0x8a>
 800235a:	4311      	orrs	r1, r2
 800235c:	d13b      	bne.n	80023d6 <__gedf2+0xd6>
 800235e:	2e00      	cmp	r6, #0
 8002360:	d102      	bne.n	8002368 <__gedf2+0x68>
 8002362:	9f01      	ldr	r7, [sp, #4]
 8002364:	4327      	orrs	r7, r4
 8002366:	d0f3      	beq.n	8002350 <__gedf2+0x50>
 8002368:	4584      	cmp	ip, r0
 800236a:	d109      	bne.n	8002380 <__gedf2+0x80>
 800236c:	4663      	mov	r3, ip
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f0      	beq.n	8002354 <__gedf2+0x54>
 8002372:	4660      	mov	r0, ip
 8002374:	e009      	b.n	800238a <__gedf2+0x8a>
 8002376:	9f01      	ldr	r7, [sp, #4]
 8002378:	4327      	orrs	r7, r4
 800237a:	d12c      	bne.n	80023d6 <__gedf2+0xd6>
 800237c:	45b2      	cmp	sl, r6
 800237e:	d024      	beq.n	80023ca <__gedf2+0xca>
 8002380:	4663      	mov	r3, ip
 8002382:	2002      	movs	r0, #2
 8002384:	3b01      	subs	r3, #1
 8002386:	4018      	ands	r0, r3
 8002388:	3801      	subs	r0, #1
 800238a:	b003      	add	sp, #12
 800238c:	bcf0      	pop	{r4, r5, r6, r7}
 800238e:	46bb      	mov	fp, r7
 8002390:	46b2      	mov	sl, r6
 8002392:	46a9      	mov	r9, r5
 8002394:	46a0      	mov	r8, r4
 8002396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002398:	2c00      	cmp	r4, #0
 800239a:	d0d9      	beq.n	8002350 <__gedf2+0x50>
 800239c:	e7e4      	b.n	8002368 <__gedf2+0x68>
 800239e:	4654      	mov	r4, sl
 80023a0:	2c00      	cmp	r4, #0
 80023a2:	d0ed      	beq.n	8002380 <__gedf2+0x80>
 80023a4:	4584      	cmp	ip, r0
 80023a6:	d1eb      	bne.n	8002380 <__gedf2+0x80>
 80023a8:	4556      	cmp	r6, sl
 80023aa:	dce9      	bgt.n	8002380 <__gedf2+0x80>
 80023ac:	dbde      	blt.n	800236c <__gedf2+0x6c>
 80023ae:	9b01      	ldr	r3, [sp, #4]
 80023b0:	428b      	cmp	r3, r1
 80023b2:	d8e5      	bhi.n	8002380 <__gedf2+0x80>
 80023b4:	d1da      	bne.n	800236c <__gedf2+0x6c>
 80023b6:	45c8      	cmp	r8, r9
 80023b8:	d8e2      	bhi.n	8002380 <__gedf2+0x80>
 80023ba:	2000      	movs	r0, #0
 80023bc:	45c8      	cmp	r8, r9
 80023be:	d2e4      	bcs.n	800238a <__gedf2+0x8a>
 80023c0:	e7d4      	b.n	800236c <__gedf2+0x6c>
 80023c2:	2000      	movs	r0, #0
 80023c4:	2c00      	cmp	r4, #0
 80023c6:	d0e0      	beq.n	800238a <__gedf2+0x8a>
 80023c8:	e7da      	b.n	8002380 <__gedf2+0x80>
 80023ca:	4311      	orrs	r1, r2
 80023cc:	d103      	bne.n	80023d6 <__gedf2+0xd6>
 80023ce:	4584      	cmp	ip, r0
 80023d0:	d1d6      	bne.n	8002380 <__gedf2+0x80>
 80023d2:	2000      	movs	r0, #0
 80023d4:	e7d9      	b.n	800238a <__gedf2+0x8a>
 80023d6:	2002      	movs	r0, #2
 80023d8:	4240      	negs	r0, r0
 80023da:	e7d6      	b.n	800238a <__gedf2+0x8a>
 80023dc:	4584      	cmp	ip, r0
 80023de:	d0e6      	beq.n	80023ae <__gedf2+0xae>
 80023e0:	e7ce      	b.n	8002380 <__gedf2+0x80>
 80023e2:	46c0      	nop			@ (mov r8, r8)
 80023e4:	000007ff 	.word	0x000007ff

080023e8 <__ledf2>:
 80023e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ea:	4657      	mov	r7, sl
 80023ec:	464e      	mov	r6, r9
 80023ee:	4645      	mov	r5, r8
 80023f0:	46de      	mov	lr, fp
 80023f2:	b5e0      	push	{r5, r6, r7, lr}
 80023f4:	000d      	movs	r5, r1
 80023f6:	030f      	lsls	r7, r1, #12
 80023f8:	0004      	movs	r4, r0
 80023fa:	4680      	mov	r8, r0
 80023fc:	0fe8      	lsrs	r0, r5, #31
 80023fe:	0b39      	lsrs	r1, r7, #12
 8002400:	4684      	mov	ip, r0
 8002402:	b083      	sub	sp, #12
 8002404:	0058      	lsls	r0, r3, #1
 8002406:	4f30      	ldr	r7, [pc, #192]	@ (80024c8 <__ledf2+0xe0>)
 8002408:	0d40      	lsrs	r0, r0, #21
 800240a:	9101      	str	r1, [sp, #4]
 800240c:	031e      	lsls	r6, r3, #12
 800240e:	0069      	lsls	r1, r5, #1
 8002410:	4682      	mov	sl, r0
 8002412:	4691      	mov	r9, r2
 8002414:	0d49      	lsrs	r1, r1, #21
 8002416:	0b36      	lsrs	r6, r6, #12
 8002418:	0fd8      	lsrs	r0, r3, #31
 800241a:	42b9      	cmp	r1, r7
 800241c:	d020      	beq.n	8002460 <__ledf2+0x78>
 800241e:	45ba      	cmp	sl, r7
 8002420:	d00f      	beq.n	8002442 <__ledf2+0x5a>
 8002422:	2900      	cmp	r1, #0
 8002424:	d12b      	bne.n	800247e <__ledf2+0x96>
 8002426:	9901      	ldr	r1, [sp, #4]
 8002428:	430c      	orrs	r4, r1
 800242a:	4651      	mov	r1, sl
 800242c:	2900      	cmp	r1, #0
 800242e:	d137      	bne.n	80024a0 <__ledf2+0xb8>
 8002430:	4332      	orrs	r2, r6
 8002432:	d038      	beq.n	80024a6 <__ledf2+0xbe>
 8002434:	2c00      	cmp	r4, #0
 8002436:	d144      	bne.n	80024c2 <__ledf2+0xda>
 8002438:	2800      	cmp	r0, #0
 800243a:	d119      	bne.n	8002470 <__ledf2+0x88>
 800243c:	2001      	movs	r0, #1
 800243e:	4240      	negs	r0, r0
 8002440:	e016      	b.n	8002470 <__ledf2+0x88>
 8002442:	4316      	orrs	r6, r2
 8002444:	d113      	bne.n	800246e <__ledf2+0x86>
 8002446:	2900      	cmp	r1, #0
 8002448:	d102      	bne.n	8002450 <__ledf2+0x68>
 800244a:	9f01      	ldr	r7, [sp, #4]
 800244c:	4327      	orrs	r7, r4
 800244e:	d0f3      	beq.n	8002438 <__ledf2+0x50>
 8002450:	4584      	cmp	ip, r0
 8002452:	d020      	beq.n	8002496 <__ledf2+0xae>
 8002454:	4663      	mov	r3, ip
 8002456:	2002      	movs	r0, #2
 8002458:	3b01      	subs	r3, #1
 800245a:	4018      	ands	r0, r3
 800245c:	3801      	subs	r0, #1
 800245e:	e007      	b.n	8002470 <__ledf2+0x88>
 8002460:	9f01      	ldr	r7, [sp, #4]
 8002462:	4327      	orrs	r7, r4
 8002464:	d103      	bne.n	800246e <__ledf2+0x86>
 8002466:	458a      	cmp	sl, r1
 8002468:	d1f4      	bne.n	8002454 <__ledf2+0x6c>
 800246a:	4316      	orrs	r6, r2
 800246c:	d01f      	beq.n	80024ae <__ledf2+0xc6>
 800246e:	2002      	movs	r0, #2
 8002470:	b003      	add	sp, #12
 8002472:	bcf0      	pop	{r4, r5, r6, r7}
 8002474:	46bb      	mov	fp, r7
 8002476:	46b2      	mov	sl, r6
 8002478:	46a9      	mov	r9, r5
 800247a:	46a0      	mov	r8, r4
 800247c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247e:	4654      	mov	r4, sl
 8002480:	2c00      	cmp	r4, #0
 8002482:	d0e7      	beq.n	8002454 <__ledf2+0x6c>
 8002484:	4584      	cmp	ip, r0
 8002486:	d1e5      	bne.n	8002454 <__ledf2+0x6c>
 8002488:	4551      	cmp	r1, sl
 800248a:	dce3      	bgt.n	8002454 <__ledf2+0x6c>
 800248c:	db03      	blt.n	8002496 <__ledf2+0xae>
 800248e:	9b01      	ldr	r3, [sp, #4]
 8002490:	42b3      	cmp	r3, r6
 8002492:	d8df      	bhi.n	8002454 <__ledf2+0x6c>
 8002494:	d00f      	beq.n	80024b6 <__ledf2+0xce>
 8002496:	4663      	mov	r3, ip
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0cf      	beq.n	800243c <__ledf2+0x54>
 800249c:	4660      	mov	r0, ip
 800249e:	e7e7      	b.n	8002470 <__ledf2+0x88>
 80024a0:	2c00      	cmp	r4, #0
 80024a2:	d0c9      	beq.n	8002438 <__ledf2+0x50>
 80024a4:	e7d4      	b.n	8002450 <__ledf2+0x68>
 80024a6:	2000      	movs	r0, #0
 80024a8:	2c00      	cmp	r4, #0
 80024aa:	d0e1      	beq.n	8002470 <__ledf2+0x88>
 80024ac:	e7d2      	b.n	8002454 <__ledf2+0x6c>
 80024ae:	4584      	cmp	ip, r0
 80024b0:	d1d0      	bne.n	8002454 <__ledf2+0x6c>
 80024b2:	2000      	movs	r0, #0
 80024b4:	e7dc      	b.n	8002470 <__ledf2+0x88>
 80024b6:	45c8      	cmp	r8, r9
 80024b8:	d8cc      	bhi.n	8002454 <__ledf2+0x6c>
 80024ba:	2000      	movs	r0, #0
 80024bc:	45c8      	cmp	r8, r9
 80024be:	d2d7      	bcs.n	8002470 <__ledf2+0x88>
 80024c0:	e7e9      	b.n	8002496 <__ledf2+0xae>
 80024c2:	4584      	cmp	ip, r0
 80024c4:	d0e3      	beq.n	800248e <__ledf2+0xa6>
 80024c6:	e7c5      	b.n	8002454 <__ledf2+0x6c>
 80024c8:	000007ff 	.word	0x000007ff

080024cc <__aeabi_dmul>:
 80024cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ce:	4657      	mov	r7, sl
 80024d0:	46de      	mov	lr, fp
 80024d2:	464e      	mov	r6, r9
 80024d4:	4645      	mov	r5, r8
 80024d6:	b5e0      	push	{r5, r6, r7, lr}
 80024d8:	001f      	movs	r7, r3
 80024da:	030b      	lsls	r3, r1, #12
 80024dc:	0b1b      	lsrs	r3, r3, #12
 80024de:	0016      	movs	r6, r2
 80024e0:	469a      	mov	sl, r3
 80024e2:	0fca      	lsrs	r2, r1, #31
 80024e4:	004b      	lsls	r3, r1, #1
 80024e6:	0004      	movs	r4, r0
 80024e8:	4693      	mov	fp, r2
 80024ea:	b087      	sub	sp, #28
 80024ec:	0d5b      	lsrs	r3, r3, #21
 80024ee:	d100      	bne.n	80024f2 <__aeabi_dmul+0x26>
 80024f0:	e0d5      	b.n	800269e <__aeabi_dmul+0x1d2>
 80024f2:	4abb      	ldr	r2, [pc, #748]	@ (80027e0 <__aeabi_dmul+0x314>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d100      	bne.n	80024fa <__aeabi_dmul+0x2e>
 80024f8:	e0f8      	b.n	80026ec <__aeabi_dmul+0x220>
 80024fa:	4651      	mov	r1, sl
 80024fc:	0f42      	lsrs	r2, r0, #29
 80024fe:	00c9      	lsls	r1, r1, #3
 8002500:	430a      	orrs	r2, r1
 8002502:	2180      	movs	r1, #128	@ 0x80
 8002504:	0409      	lsls	r1, r1, #16
 8002506:	4311      	orrs	r1, r2
 8002508:	00c2      	lsls	r2, r0, #3
 800250a:	4691      	mov	r9, r2
 800250c:	4ab5      	ldr	r2, [pc, #724]	@ (80027e4 <__aeabi_dmul+0x318>)
 800250e:	468a      	mov	sl, r1
 8002510:	189d      	adds	r5, r3, r2
 8002512:	2300      	movs	r3, #0
 8002514:	4698      	mov	r8, r3
 8002516:	9302      	str	r3, [sp, #8]
 8002518:	033c      	lsls	r4, r7, #12
 800251a:	007b      	lsls	r3, r7, #1
 800251c:	0ffa      	lsrs	r2, r7, #31
 800251e:	0030      	movs	r0, r6
 8002520:	0b24      	lsrs	r4, r4, #12
 8002522:	0d5b      	lsrs	r3, r3, #21
 8002524:	9200      	str	r2, [sp, #0]
 8002526:	d100      	bne.n	800252a <__aeabi_dmul+0x5e>
 8002528:	e096      	b.n	8002658 <__aeabi_dmul+0x18c>
 800252a:	4aad      	ldr	r2, [pc, #692]	@ (80027e0 <__aeabi_dmul+0x314>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d031      	beq.n	8002594 <__aeabi_dmul+0xc8>
 8002530:	0f72      	lsrs	r2, r6, #29
 8002532:	00e4      	lsls	r4, r4, #3
 8002534:	4322      	orrs	r2, r4
 8002536:	2480      	movs	r4, #128	@ 0x80
 8002538:	0424      	lsls	r4, r4, #16
 800253a:	4314      	orrs	r4, r2
 800253c:	4aa9      	ldr	r2, [pc, #676]	@ (80027e4 <__aeabi_dmul+0x318>)
 800253e:	00f0      	lsls	r0, r6, #3
 8002540:	4694      	mov	ip, r2
 8002542:	4463      	add	r3, ip
 8002544:	195b      	adds	r3, r3, r5
 8002546:	1c5a      	adds	r2, r3, #1
 8002548:	9201      	str	r2, [sp, #4]
 800254a:	4642      	mov	r2, r8
 800254c:	2600      	movs	r6, #0
 800254e:	2a0a      	cmp	r2, #10
 8002550:	dc42      	bgt.n	80025d8 <__aeabi_dmul+0x10c>
 8002552:	465a      	mov	r2, fp
 8002554:	9900      	ldr	r1, [sp, #0]
 8002556:	404a      	eors	r2, r1
 8002558:	4693      	mov	fp, r2
 800255a:	4642      	mov	r2, r8
 800255c:	2a02      	cmp	r2, #2
 800255e:	dc32      	bgt.n	80025c6 <__aeabi_dmul+0xfa>
 8002560:	3a01      	subs	r2, #1
 8002562:	2a01      	cmp	r2, #1
 8002564:	d900      	bls.n	8002568 <__aeabi_dmul+0x9c>
 8002566:	e149      	b.n	80027fc <__aeabi_dmul+0x330>
 8002568:	2e02      	cmp	r6, #2
 800256a:	d100      	bne.n	800256e <__aeabi_dmul+0xa2>
 800256c:	e0ca      	b.n	8002704 <__aeabi_dmul+0x238>
 800256e:	2e01      	cmp	r6, #1
 8002570:	d13d      	bne.n	80025ee <__aeabi_dmul+0x122>
 8002572:	2300      	movs	r3, #0
 8002574:	2400      	movs	r4, #0
 8002576:	2200      	movs	r2, #0
 8002578:	0010      	movs	r0, r2
 800257a:	465a      	mov	r2, fp
 800257c:	051b      	lsls	r3, r3, #20
 800257e:	4323      	orrs	r3, r4
 8002580:	07d2      	lsls	r2, r2, #31
 8002582:	4313      	orrs	r3, r2
 8002584:	0019      	movs	r1, r3
 8002586:	b007      	add	sp, #28
 8002588:	bcf0      	pop	{r4, r5, r6, r7}
 800258a:	46bb      	mov	fp, r7
 800258c:	46b2      	mov	sl, r6
 800258e:	46a9      	mov	r9, r5
 8002590:	46a0      	mov	r8, r4
 8002592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002594:	4b92      	ldr	r3, [pc, #584]	@ (80027e0 <__aeabi_dmul+0x314>)
 8002596:	4326      	orrs	r6, r4
 8002598:	18eb      	adds	r3, r5, r3
 800259a:	2e00      	cmp	r6, #0
 800259c:	d100      	bne.n	80025a0 <__aeabi_dmul+0xd4>
 800259e:	e0bb      	b.n	8002718 <__aeabi_dmul+0x24c>
 80025a0:	2203      	movs	r2, #3
 80025a2:	4641      	mov	r1, r8
 80025a4:	4311      	orrs	r1, r2
 80025a6:	465a      	mov	r2, fp
 80025a8:	4688      	mov	r8, r1
 80025aa:	9900      	ldr	r1, [sp, #0]
 80025ac:	404a      	eors	r2, r1
 80025ae:	2180      	movs	r1, #128	@ 0x80
 80025b0:	0109      	lsls	r1, r1, #4
 80025b2:	468c      	mov	ip, r1
 80025b4:	0029      	movs	r1, r5
 80025b6:	4461      	add	r1, ip
 80025b8:	9101      	str	r1, [sp, #4]
 80025ba:	4641      	mov	r1, r8
 80025bc:	290a      	cmp	r1, #10
 80025be:	dd00      	ble.n	80025c2 <__aeabi_dmul+0xf6>
 80025c0:	e233      	b.n	8002a2a <__aeabi_dmul+0x55e>
 80025c2:	4693      	mov	fp, r2
 80025c4:	2603      	movs	r6, #3
 80025c6:	4642      	mov	r2, r8
 80025c8:	2701      	movs	r7, #1
 80025ca:	4097      	lsls	r7, r2
 80025cc:	21a6      	movs	r1, #166	@ 0xa6
 80025ce:	003a      	movs	r2, r7
 80025d0:	00c9      	lsls	r1, r1, #3
 80025d2:	400a      	ands	r2, r1
 80025d4:	420f      	tst	r7, r1
 80025d6:	d031      	beq.n	800263c <__aeabi_dmul+0x170>
 80025d8:	9e02      	ldr	r6, [sp, #8]
 80025da:	2e02      	cmp	r6, #2
 80025dc:	d100      	bne.n	80025e0 <__aeabi_dmul+0x114>
 80025de:	e235      	b.n	8002a4c <__aeabi_dmul+0x580>
 80025e0:	2e03      	cmp	r6, #3
 80025e2:	d100      	bne.n	80025e6 <__aeabi_dmul+0x11a>
 80025e4:	e1d2      	b.n	800298c <__aeabi_dmul+0x4c0>
 80025e6:	4654      	mov	r4, sl
 80025e8:	4648      	mov	r0, r9
 80025ea:	2e01      	cmp	r6, #1
 80025ec:	d0c1      	beq.n	8002572 <__aeabi_dmul+0xa6>
 80025ee:	9a01      	ldr	r2, [sp, #4]
 80025f0:	4b7d      	ldr	r3, [pc, #500]	@ (80027e8 <__aeabi_dmul+0x31c>)
 80025f2:	4694      	mov	ip, r2
 80025f4:	4463      	add	r3, ip
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	dc00      	bgt.n	80025fc <__aeabi_dmul+0x130>
 80025fa:	e0c0      	b.n	800277e <__aeabi_dmul+0x2b2>
 80025fc:	0742      	lsls	r2, r0, #29
 80025fe:	d009      	beq.n	8002614 <__aeabi_dmul+0x148>
 8002600:	220f      	movs	r2, #15
 8002602:	4002      	ands	r2, r0
 8002604:	2a04      	cmp	r2, #4
 8002606:	d005      	beq.n	8002614 <__aeabi_dmul+0x148>
 8002608:	1d02      	adds	r2, r0, #4
 800260a:	4282      	cmp	r2, r0
 800260c:	4180      	sbcs	r0, r0
 800260e:	4240      	negs	r0, r0
 8002610:	1824      	adds	r4, r4, r0
 8002612:	0010      	movs	r0, r2
 8002614:	01e2      	lsls	r2, r4, #7
 8002616:	d506      	bpl.n	8002626 <__aeabi_dmul+0x15a>
 8002618:	4b74      	ldr	r3, [pc, #464]	@ (80027ec <__aeabi_dmul+0x320>)
 800261a:	9a01      	ldr	r2, [sp, #4]
 800261c:	401c      	ands	r4, r3
 800261e:	2380      	movs	r3, #128	@ 0x80
 8002620:	4694      	mov	ip, r2
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	4463      	add	r3, ip
 8002626:	4a72      	ldr	r2, [pc, #456]	@ (80027f0 <__aeabi_dmul+0x324>)
 8002628:	4293      	cmp	r3, r2
 800262a:	dc6b      	bgt.n	8002704 <__aeabi_dmul+0x238>
 800262c:	0762      	lsls	r2, r4, #29
 800262e:	08c0      	lsrs	r0, r0, #3
 8002630:	0264      	lsls	r4, r4, #9
 8002632:	055b      	lsls	r3, r3, #21
 8002634:	4302      	orrs	r2, r0
 8002636:	0b24      	lsrs	r4, r4, #12
 8002638:	0d5b      	lsrs	r3, r3, #21
 800263a:	e79d      	b.n	8002578 <__aeabi_dmul+0xac>
 800263c:	2190      	movs	r1, #144	@ 0x90
 800263e:	0089      	lsls	r1, r1, #2
 8002640:	420f      	tst	r7, r1
 8002642:	d163      	bne.n	800270c <__aeabi_dmul+0x240>
 8002644:	2288      	movs	r2, #136	@ 0x88
 8002646:	423a      	tst	r2, r7
 8002648:	d100      	bne.n	800264c <__aeabi_dmul+0x180>
 800264a:	e0d7      	b.n	80027fc <__aeabi_dmul+0x330>
 800264c:	9b00      	ldr	r3, [sp, #0]
 800264e:	46a2      	mov	sl, r4
 8002650:	469b      	mov	fp, r3
 8002652:	4681      	mov	r9, r0
 8002654:	9602      	str	r6, [sp, #8]
 8002656:	e7bf      	b.n	80025d8 <__aeabi_dmul+0x10c>
 8002658:	0023      	movs	r3, r4
 800265a:	4333      	orrs	r3, r6
 800265c:	d100      	bne.n	8002660 <__aeabi_dmul+0x194>
 800265e:	e07f      	b.n	8002760 <__aeabi_dmul+0x294>
 8002660:	2c00      	cmp	r4, #0
 8002662:	d100      	bne.n	8002666 <__aeabi_dmul+0x19a>
 8002664:	e1ad      	b.n	80029c2 <__aeabi_dmul+0x4f6>
 8002666:	0020      	movs	r0, r4
 8002668:	f000 fec8 	bl	80033fc <__clzsi2>
 800266c:	0002      	movs	r2, r0
 800266e:	0003      	movs	r3, r0
 8002670:	3a0b      	subs	r2, #11
 8002672:	201d      	movs	r0, #29
 8002674:	0019      	movs	r1, r3
 8002676:	1a82      	subs	r2, r0, r2
 8002678:	0030      	movs	r0, r6
 800267a:	3908      	subs	r1, #8
 800267c:	40d0      	lsrs	r0, r2
 800267e:	408c      	lsls	r4, r1
 8002680:	4304      	orrs	r4, r0
 8002682:	0030      	movs	r0, r6
 8002684:	4088      	lsls	r0, r1
 8002686:	4a5b      	ldr	r2, [pc, #364]	@ (80027f4 <__aeabi_dmul+0x328>)
 8002688:	1aeb      	subs	r3, r5, r3
 800268a:	4694      	mov	ip, r2
 800268c:	4463      	add	r3, ip
 800268e:	1c5a      	adds	r2, r3, #1
 8002690:	9201      	str	r2, [sp, #4]
 8002692:	4642      	mov	r2, r8
 8002694:	2600      	movs	r6, #0
 8002696:	2a0a      	cmp	r2, #10
 8002698:	dc00      	bgt.n	800269c <__aeabi_dmul+0x1d0>
 800269a:	e75a      	b.n	8002552 <__aeabi_dmul+0x86>
 800269c:	e79c      	b.n	80025d8 <__aeabi_dmul+0x10c>
 800269e:	4653      	mov	r3, sl
 80026a0:	4303      	orrs	r3, r0
 80026a2:	4699      	mov	r9, r3
 80026a4:	d054      	beq.n	8002750 <__aeabi_dmul+0x284>
 80026a6:	4653      	mov	r3, sl
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d100      	bne.n	80026ae <__aeabi_dmul+0x1e2>
 80026ac:	e177      	b.n	800299e <__aeabi_dmul+0x4d2>
 80026ae:	4650      	mov	r0, sl
 80026b0:	f000 fea4 	bl	80033fc <__clzsi2>
 80026b4:	230b      	movs	r3, #11
 80026b6:	425b      	negs	r3, r3
 80026b8:	469c      	mov	ip, r3
 80026ba:	0002      	movs	r2, r0
 80026bc:	4484      	add	ip, r0
 80026be:	0011      	movs	r1, r2
 80026c0:	4650      	mov	r0, sl
 80026c2:	3908      	subs	r1, #8
 80026c4:	4088      	lsls	r0, r1
 80026c6:	231d      	movs	r3, #29
 80026c8:	4680      	mov	r8, r0
 80026ca:	4660      	mov	r0, ip
 80026cc:	1a1b      	subs	r3, r3, r0
 80026ce:	0020      	movs	r0, r4
 80026d0:	40d8      	lsrs	r0, r3
 80026d2:	0003      	movs	r3, r0
 80026d4:	4640      	mov	r0, r8
 80026d6:	4303      	orrs	r3, r0
 80026d8:	469a      	mov	sl, r3
 80026da:	0023      	movs	r3, r4
 80026dc:	408b      	lsls	r3, r1
 80026de:	4699      	mov	r9, r3
 80026e0:	2300      	movs	r3, #0
 80026e2:	4d44      	ldr	r5, [pc, #272]	@ (80027f4 <__aeabi_dmul+0x328>)
 80026e4:	4698      	mov	r8, r3
 80026e6:	1aad      	subs	r5, r5, r2
 80026e8:	9302      	str	r3, [sp, #8]
 80026ea:	e715      	b.n	8002518 <__aeabi_dmul+0x4c>
 80026ec:	4652      	mov	r2, sl
 80026ee:	4302      	orrs	r2, r0
 80026f0:	4691      	mov	r9, r2
 80026f2:	d126      	bne.n	8002742 <__aeabi_dmul+0x276>
 80026f4:	2200      	movs	r2, #0
 80026f6:	001d      	movs	r5, r3
 80026f8:	2302      	movs	r3, #2
 80026fa:	4692      	mov	sl, r2
 80026fc:	3208      	adds	r2, #8
 80026fe:	4690      	mov	r8, r2
 8002700:	9302      	str	r3, [sp, #8]
 8002702:	e709      	b.n	8002518 <__aeabi_dmul+0x4c>
 8002704:	2400      	movs	r4, #0
 8002706:	2200      	movs	r2, #0
 8002708:	4b35      	ldr	r3, [pc, #212]	@ (80027e0 <__aeabi_dmul+0x314>)
 800270a:	e735      	b.n	8002578 <__aeabi_dmul+0xac>
 800270c:	2300      	movs	r3, #0
 800270e:	2480      	movs	r4, #128	@ 0x80
 8002710:	469b      	mov	fp, r3
 8002712:	0324      	lsls	r4, r4, #12
 8002714:	4b32      	ldr	r3, [pc, #200]	@ (80027e0 <__aeabi_dmul+0x314>)
 8002716:	e72f      	b.n	8002578 <__aeabi_dmul+0xac>
 8002718:	2202      	movs	r2, #2
 800271a:	4641      	mov	r1, r8
 800271c:	4311      	orrs	r1, r2
 800271e:	2280      	movs	r2, #128	@ 0x80
 8002720:	0112      	lsls	r2, r2, #4
 8002722:	4694      	mov	ip, r2
 8002724:	002a      	movs	r2, r5
 8002726:	4462      	add	r2, ip
 8002728:	4688      	mov	r8, r1
 800272a:	9201      	str	r2, [sp, #4]
 800272c:	290a      	cmp	r1, #10
 800272e:	dd00      	ble.n	8002732 <__aeabi_dmul+0x266>
 8002730:	e752      	b.n	80025d8 <__aeabi_dmul+0x10c>
 8002732:	465a      	mov	r2, fp
 8002734:	2000      	movs	r0, #0
 8002736:	9900      	ldr	r1, [sp, #0]
 8002738:	0004      	movs	r4, r0
 800273a:	404a      	eors	r2, r1
 800273c:	4693      	mov	fp, r2
 800273e:	2602      	movs	r6, #2
 8002740:	e70b      	b.n	800255a <__aeabi_dmul+0x8e>
 8002742:	220c      	movs	r2, #12
 8002744:	001d      	movs	r5, r3
 8002746:	2303      	movs	r3, #3
 8002748:	4681      	mov	r9, r0
 800274a:	4690      	mov	r8, r2
 800274c:	9302      	str	r3, [sp, #8]
 800274e:	e6e3      	b.n	8002518 <__aeabi_dmul+0x4c>
 8002750:	2300      	movs	r3, #0
 8002752:	469a      	mov	sl, r3
 8002754:	3304      	adds	r3, #4
 8002756:	4698      	mov	r8, r3
 8002758:	3b03      	subs	r3, #3
 800275a:	2500      	movs	r5, #0
 800275c:	9302      	str	r3, [sp, #8]
 800275e:	e6db      	b.n	8002518 <__aeabi_dmul+0x4c>
 8002760:	4642      	mov	r2, r8
 8002762:	3301      	adds	r3, #1
 8002764:	431a      	orrs	r2, r3
 8002766:	002b      	movs	r3, r5
 8002768:	4690      	mov	r8, r2
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	9201      	str	r2, [sp, #4]
 800276e:	4642      	mov	r2, r8
 8002770:	2400      	movs	r4, #0
 8002772:	2000      	movs	r0, #0
 8002774:	2601      	movs	r6, #1
 8002776:	2a0a      	cmp	r2, #10
 8002778:	dc00      	bgt.n	800277c <__aeabi_dmul+0x2b0>
 800277a:	e6ea      	b.n	8002552 <__aeabi_dmul+0x86>
 800277c:	e72c      	b.n	80025d8 <__aeabi_dmul+0x10c>
 800277e:	2201      	movs	r2, #1
 8002780:	1ad2      	subs	r2, r2, r3
 8002782:	2a38      	cmp	r2, #56	@ 0x38
 8002784:	dd00      	ble.n	8002788 <__aeabi_dmul+0x2bc>
 8002786:	e6f4      	b.n	8002572 <__aeabi_dmul+0xa6>
 8002788:	2a1f      	cmp	r2, #31
 800278a:	dc00      	bgt.n	800278e <__aeabi_dmul+0x2c2>
 800278c:	e12a      	b.n	80029e4 <__aeabi_dmul+0x518>
 800278e:	211f      	movs	r1, #31
 8002790:	4249      	negs	r1, r1
 8002792:	1acb      	subs	r3, r1, r3
 8002794:	0021      	movs	r1, r4
 8002796:	40d9      	lsrs	r1, r3
 8002798:	000b      	movs	r3, r1
 800279a:	2a20      	cmp	r2, #32
 800279c:	d005      	beq.n	80027aa <__aeabi_dmul+0x2de>
 800279e:	4a16      	ldr	r2, [pc, #88]	@ (80027f8 <__aeabi_dmul+0x32c>)
 80027a0:	9d01      	ldr	r5, [sp, #4]
 80027a2:	4694      	mov	ip, r2
 80027a4:	4465      	add	r5, ip
 80027a6:	40ac      	lsls	r4, r5
 80027a8:	4320      	orrs	r0, r4
 80027aa:	1e42      	subs	r2, r0, #1
 80027ac:	4190      	sbcs	r0, r2
 80027ae:	4318      	orrs	r0, r3
 80027b0:	2307      	movs	r3, #7
 80027b2:	0019      	movs	r1, r3
 80027b4:	2400      	movs	r4, #0
 80027b6:	4001      	ands	r1, r0
 80027b8:	4203      	tst	r3, r0
 80027ba:	d00c      	beq.n	80027d6 <__aeabi_dmul+0x30a>
 80027bc:	230f      	movs	r3, #15
 80027be:	4003      	ands	r3, r0
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d100      	bne.n	80027c6 <__aeabi_dmul+0x2fa>
 80027c4:	e140      	b.n	8002a48 <__aeabi_dmul+0x57c>
 80027c6:	1d03      	adds	r3, r0, #4
 80027c8:	4283      	cmp	r3, r0
 80027ca:	41a4      	sbcs	r4, r4
 80027cc:	0018      	movs	r0, r3
 80027ce:	4264      	negs	r4, r4
 80027d0:	0761      	lsls	r1, r4, #29
 80027d2:	0264      	lsls	r4, r4, #9
 80027d4:	0b24      	lsrs	r4, r4, #12
 80027d6:	08c2      	lsrs	r2, r0, #3
 80027d8:	2300      	movs	r3, #0
 80027da:	430a      	orrs	r2, r1
 80027dc:	e6cc      	b.n	8002578 <__aeabi_dmul+0xac>
 80027de:	46c0      	nop			@ (mov r8, r8)
 80027e0:	000007ff 	.word	0x000007ff
 80027e4:	fffffc01 	.word	0xfffffc01
 80027e8:	000003ff 	.word	0x000003ff
 80027ec:	feffffff 	.word	0xfeffffff
 80027f0:	000007fe 	.word	0x000007fe
 80027f4:	fffffc0d 	.word	0xfffffc0d
 80027f8:	0000043e 	.word	0x0000043e
 80027fc:	4649      	mov	r1, r9
 80027fe:	464a      	mov	r2, r9
 8002800:	0409      	lsls	r1, r1, #16
 8002802:	0c09      	lsrs	r1, r1, #16
 8002804:	000d      	movs	r5, r1
 8002806:	0c16      	lsrs	r6, r2, #16
 8002808:	0c02      	lsrs	r2, r0, #16
 800280a:	0400      	lsls	r0, r0, #16
 800280c:	0c00      	lsrs	r0, r0, #16
 800280e:	4345      	muls	r5, r0
 8002810:	46ac      	mov	ip, r5
 8002812:	0005      	movs	r5, r0
 8002814:	4375      	muls	r5, r6
 8002816:	46a8      	mov	r8, r5
 8002818:	0015      	movs	r5, r2
 800281a:	000f      	movs	r7, r1
 800281c:	4375      	muls	r5, r6
 800281e:	9200      	str	r2, [sp, #0]
 8002820:	9502      	str	r5, [sp, #8]
 8002822:	002a      	movs	r2, r5
 8002824:	9d00      	ldr	r5, [sp, #0]
 8002826:	436f      	muls	r7, r5
 8002828:	4665      	mov	r5, ip
 800282a:	0c2d      	lsrs	r5, r5, #16
 800282c:	46a9      	mov	r9, r5
 800282e:	4447      	add	r7, r8
 8002830:	444f      	add	r7, r9
 8002832:	45b8      	cmp	r8, r7
 8002834:	d905      	bls.n	8002842 <__aeabi_dmul+0x376>
 8002836:	0015      	movs	r5, r2
 8002838:	2280      	movs	r2, #128	@ 0x80
 800283a:	0252      	lsls	r2, r2, #9
 800283c:	4690      	mov	r8, r2
 800283e:	4445      	add	r5, r8
 8002840:	9502      	str	r5, [sp, #8]
 8002842:	0c3d      	lsrs	r5, r7, #16
 8002844:	9503      	str	r5, [sp, #12]
 8002846:	4665      	mov	r5, ip
 8002848:	042d      	lsls	r5, r5, #16
 800284a:	043f      	lsls	r7, r7, #16
 800284c:	0c2d      	lsrs	r5, r5, #16
 800284e:	46ac      	mov	ip, r5
 8002850:	003d      	movs	r5, r7
 8002852:	4465      	add	r5, ip
 8002854:	9504      	str	r5, [sp, #16]
 8002856:	0c25      	lsrs	r5, r4, #16
 8002858:	0424      	lsls	r4, r4, #16
 800285a:	0c24      	lsrs	r4, r4, #16
 800285c:	46ac      	mov	ip, r5
 800285e:	0025      	movs	r5, r4
 8002860:	4375      	muls	r5, r6
 8002862:	46a8      	mov	r8, r5
 8002864:	4665      	mov	r5, ip
 8002866:	000f      	movs	r7, r1
 8002868:	4369      	muls	r1, r5
 800286a:	4441      	add	r1, r8
 800286c:	4689      	mov	r9, r1
 800286e:	4367      	muls	r7, r4
 8002870:	0c39      	lsrs	r1, r7, #16
 8002872:	4449      	add	r1, r9
 8002874:	436e      	muls	r6, r5
 8002876:	4588      	cmp	r8, r1
 8002878:	d903      	bls.n	8002882 <__aeabi_dmul+0x3b6>
 800287a:	2280      	movs	r2, #128	@ 0x80
 800287c:	0252      	lsls	r2, r2, #9
 800287e:	4690      	mov	r8, r2
 8002880:	4446      	add	r6, r8
 8002882:	0c0d      	lsrs	r5, r1, #16
 8002884:	46a8      	mov	r8, r5
 8002886:	0035      	movs	r5, r6
 8002888:	4445      	add	r5, r8
 800288a:	9505      	str	r5, [sp, #20]
 800288c:	9d03      	ldr	r5, [sp, #12]
 800288e:	043f      	lsls	r7, r7, #16
 8002890:	46a8      	mov	r8, r5
 8002892:	0c3f      	lsrs	r7, r7, #16
 8002894:	0409      	lsls	r1, r1, #16
 8002896:	19c9      	adds	r1, r1, r7
 8002898:	4488      	add	r8, r1
 800289a:	4645      	mov	r5, r8
 800289c:	9503      	str	r5, [sp, #12]
 800289e:	4655      	mov	r5, sl
 80028a0:	042e      	lsls	r6, r5, #16
 80028a2:	0c36      	lsrs	r6, r6, #16
 80028a4:	0c2f      	lsrs	r7, r5, #16
 80028a6:	0035      	movs	r5, r6
 80028a8:	4345      	muls	r5, r0
 80028aa:	4378      	muls	r0, r7
 80028ac:	4681      	mov	r9, r0
 80028ae:	0038      	movs	r0, r7
 80028b0:	46a8      	mov	r8, r5
 80028b2:	0c2d      	lsrs	r5, r5, #16
 80028b4:	46aa      	mov	sl, r5
 80028b6:	9a00      	ldr	r2, [sp, #0]
 80028b8:	4350      	muls	r0, r2
 80028ba:	4372      	muls	r2, r6
 80028bc:	444a      	add	r2, r9
 80028be:	4452      	add	r2, sl
 80028c0:	4591      	cmp	r9, r2
 80028c2:	d903      	bls.n	80028cc <__aeabi_dmul+0x400>
 80028c4:	2580      	movs	r5, #128	@ 0x80
 80028c6:	026d      	lsls	r5, r5, #9
 80028c8:	46a9      	mov	r9, r5
 80028ca:	4448      	add	r0, r9
 80028cc:	0c15      	lsrs	r5, r2, #16
 80028ce:	46a9      	mov	r9, r5
 80028d0:	4645      	mov	r5, r8
 80028d2:	042d      	lsls	r5, r5, #16
 80028d4:	0c2d      	lsrs	r5, r5, #16
 80028d6:	46a8      	mov	r8, r5
 80028d8:	4665      	mov	r5, ip
 80028da:	437d      	muls	r5, r7
 80028dc:	0412      	lsls	r2, r2, #16
 80028de:	4448      	add	r0, r9
 80028e0:	4490      	add	r8, r2
 80028e2:	46a9      	mov	r9, r5
 80028e4:	0032      	movs	r2, r6
 80028e6:	4665      	mov	r5, ip
 80028e8:	4362      	muls	r2, r4
 80028ea:	436e      	muls	r6, r5
 80028ec:	437c      	muls	r4, r7
 80028ee:	0c17      	lsrs	r7, r2, #16
 80028f0:	1936      	adds	r6, r6, r4
 80028f2:	19bf      	adds	r7, r7, r6
 80028f4:	42bc      	cmp	r4, r7
 80028f6:	d903      	bls.n	8002900 <__aeabi_dmul+0x434>
 80028f8:	2480      	movs	r4, #128	@ 0x80
 80028fa:	0264      	lsls	r4, r4, #9
 80028fc:	46a4      	mov	ip, r4
 80028fe:	44e1      	add	r9, ip
 8002900:	9c02      	ldr	r4, [sp, #8]
 8002902:	9e03      	ldr	r6, [sp, #12]
 8002904:	46a4      	mov	ip, r4
 8002906:	9d05      	ldr	r5, [sp, #20]
 8002908:	4466      	add	r6, ip
 800290a:	428e      	cmp	r6, r1
 800290c:	4189      	sbcs	r1, r1
 800290e:	46ac      	mov	ip, r5
 8002910:	0412      	lsls	r2, r2, #16
 8002912:	043c      	lsls	r4, r7, #16
 8002914:	0c12      	lsrs	r2, r2, #16
 8002916:	18a2      	adds	r2, r4, r2
 8002918:	4462      	add	r2, ip
 800291a:	4249      	negs	r1, r1
 800291c:	1854      	adds	r4, r2, r1
 800291e:	4446      	add	r6, r8
 8002920:	46a4      	mov	ip, r4
 8002922:	4546      	cmp	r6, r8
 8002924:	41a4      	sbcs	r4, r4
 8002926:	4682      	mov	sl, r0
 8002928:	4264      	negs	r4, r4
 800292a:	46a0      	mov	r8, r4
 800292c:	42aa      	cmp	r2, r5
 800292e:	4192      	sbcs	r2, r2
 8002930:	458c      	cmp	ip, r1
 8002932:	4189      	sbcs	r1, r1
 8002934:	44e2      	add	sl, ip
 8002936:	44d0      	add	r8, sl
 8002938:	4249      	negs	r1, r1
 800293a:	4252      	negs	r2, r2
 800293c:	430a      	orrs	r2, r1
 800293e:	45a0      	cmp	r8, r4
 8002940:	41a4      	sbcs	r4, r4
 8002942:	4582      	cmp	sl, r0
 8002944:	4189      	sbcs	r1, r1
 8002946:	4264      	negs	r4, r4
 8002948:	4249      	negs	r1, r1
 800294a:	430c      	orrs	r4, r1
 800294c:	4641      	mov	r1, r8
 800294e:	0c3f      	lsrs	r7, r7, #16
 8002950:	19d2      	adds	r2, r2, r7
 8002952:	1912      	adds	r2, r2, r4
 8002954:	0dcc      	lsrs	r4, r1, #23
 8002956:	9904      	ldr	r1, [sp, #16]
 8002958:	0270      	lsls	r0, r6, #9
 800295a:	4308      	orrs	r0, r1
 800295c:	1e41      	subs	r1, r0, #1
 800295e:	4188      	sbcs	r0, r1
 8002960:	4641      	mov	r1, r8
 8002962:	444a      	add	r2, r9
 8002964:	0df6      	lsrs	r6, r6, #23
 8002966:	0252      	lsls	r2, r2, #9
 8002968:	4330      	orrs	r0, r6
 800296a:	0249      	lsls	r1, r1, #9
 800296c:	4314      	orrs	r4, r2
 800296e:	4308      	orrs	r0, r1
 8002970:	01d2      	lsls	r2, r2, #7
 8002972:	d535      	bpl.n	80029e0 <__aeabi_dmul+0x514>
 8002974:	2201      	movs	r2, #1
 8002976:	0843      	lsrs	r3, r0, #1
 8002978:	4002      	ands	r2, r0
 800297a:	4313      	orrs	r3, r2
 800297c:	07e0      	lsls	r0, r4, #31
 800297e:	4318      	orrs	r0, r3
 8002980:	0864      	lsrs	r4, r4, #1
 8002982:	e634      	b.n	80025ee <__aeabi_dmul+0x122>
 8002984:	9b00      	ldr	r3, [sp, #0]
 8002986:	46a2      	mov	sl, r4
 8002988:	469b      	mov	fp, r3
 800298a:	4681      	mov	r9, r0
 800298c:	2480      	movs	r4, #128	@ 0x80
 800298e:	4653      	mov	r3, sl
 8002990:	0324      	lsls	r4, r4, #12
 8002992:	431c      	orrs	r4, r3
 8002994:	0324      	lsls	r4, r4, #12
 8002996:	464a      	mov	r2, r9
 8002998:	4b2e      	ldr	r3, [pc, #184]	@ (8002a54 <__aeabi_dmul+0x588>)
 800299a:	0b24      	lsrs	r4, r4, #12
 800299c:	e5ec      	b.n	8002578 <__aeabi_dmul+0xac>
 800299e:	f000 fd2d 	bl	80033fc <__clzsi2>
 80029a2:	2315      	movs	r3, #21
 80029a4:	469c      	mov	ip, r3
 80029a6:	4484      	add	ip, r0
 80029a8:	0002      	movs	r2, r0
 80029aa:	4663      	mov	r3, ip
 80029ac:	3220      	adds	r2, #32
 80029ae:	2b1c      	cmp	r3, #28
 80029b0:	dc00      	bgt.n	80029b4 <__aeabi_dmul+0x4e8>
 80029b2:	e684      	b.n	80026be <__aeabi_dmul+0x1f2>
 80029b4:	2300      	movs	r3, #0
 80029b6:	4699      	mov	r9, r3
 80029b8:	0023      	movs	r3, r4
 80029ba:	3808      	subs	r0, #8
 80029bc:	4083      	lsls	r3, r0
 80029be:	469a      	mov	sl, r3
 80029c0:	e68e      	b.n	80026e0 <__aeabi_dmul+0x214>
 80029c2:	f000 fd1b 	bl	80033fc <__clzsi2>
 80029c6:	0002      	movs	r2, r0
 80029c8:	0003      	movs	r3, r0
 80029ca:	3215      	adds	r2, #21
 80029cc:	3320      	adds	r3, #32
 80029ce:	2a1c      	cmp	r2, #28
 80029d0:	dc00      	bgt.n	80029d4 <__aeabi_dmul+0x508>
 80029d2:	e64e      	b.n	8002672 <__aeabi_dmul+0x1a6>
 80029d4:	0002      	movs	r2, r0
 80029d6:	0034      	movs	r4, r6
 80029d8:	3a08      	subs	r2, #8
 80029da:	2000      	movs	r0, #0
 80029dc:	4094      	lsls	r4, r2
 80029de:	e652      	b.n	8002686 <__aeabi_dmul+0x1ba>
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	e604      	b.n	80025ee <__aeabi_dmul+0x122>
 80029e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a58 <__aeabi_dmul+0x58c>)
 80029e6:	0021      	movs	r1, r4
 80029e8:	469c      	mov	ip, r3
 80029ea:	0003      	movs	r3, r0
 80029ec:	9d01      	ldr	r5, [sp, #4]
 80029ee:	40d3      	lsrs	r3, r2
 80029f0:	4465      	add	r5, ip
 80029f2:	40a9      	lsls	r1, r5
 80029f4:	4319      	orrs	r1, r3
 80029f6:	0003      	movs	r3, r0
 80029f8:	40ab      	lsls	r3, r5
 80029fa:	1e58      	subs	r0, r3, #1
 80029fc:	4183      	sbcs	r3, r0
 80029fe:	4319      	orrs	r1, r3
 8002a00:	0008      	movs	r0, r1
 8002a02:	40d4      	lsrs	r4, r2
 8002a04:	074b      	lsls	r3, r1, #29
 8002a06:	d009      	beq.n	8002a1c <__aeabi_dmul+0x550>
 8002a08:	230f      	movs	r3, #15
 8002a0a:	400b      	ands	r3, r1
 8002a0c:	2b04      	cmp	r3, #4
 8002a0e:	d005      	beq.n	8002a1c <__aeabi_dmul+0x550>
 8002a10:	1d0b      	adds	r3, r1, #4
 8002a12:	428b      	cmp	r3, r1
 8002a14:	4180      	sbcs	r0, r0
 8002a16:	4240      	negs	r0, r0
 8002a18:	1824      	adds	r4, r4, r0
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	0223      	lsls	r3, r4, #8
 8002a1e:	d400      	bmi.n	8002a22 <__aeabi_dmul+0x556>
 8002a20:	e6d6      	b.n	80027d0 <__aeabi_dmul+0x304>
 8002a22:	2301      	movs	r3, #1
 8002a24:	2400      	movs	r4, #0
 8002a26:	2200      	movs	r2, #0
 8002a28:	e5a6      	b.n	8002578 <__aeabi_dmul+0xac>
 8002a2a:	290f      	cmp	r1, #15
 8002a2c:	d1aa      	bne.n	8002984 <__aeabi_dmul+0x4b8>
 8002a2e:	2380      	movs	r3, #128	@ 0x80
 8002a30:	4652      	mov	r2, sl
 8002a32:	031b      	lsls	r3, r3, #12
 8002a34:	421a      	tst	r2, r3
 8002a36:	d0a9      	beq.n	800298c <__aeabi_dmul+0x4c0>
 8002a38:	421c      	tst	r4, r3
 8002a3a:	d1a7      	bne.n	800298c <__aeabi_dmul+0x4c0>
 8002a3c:	431c      	orrs	r4, r3
 8002a3e:	9b00      	ldr	r3, [sp, #0]
 8002a40:	0002      	movs	r2, r0
 8002a42:	469b      	mov	fp, r3
 8002a44:	4b03      	ldr	r3, [pc, #12]	@ (8002a54 <__aeabi_dmul+0x588>)
 8002a46:	e597      	b.n	8002578 <__aeabi_dmul+0xac>
 8002a48:	2400      	movs	r4, #0
 8002a4a:	e6c1      	b.n	80027d0 <__aeabi_dmul+0x304>
 8002a4c:	2400      	movs	r4, #0
 8002a4e:	4b01      	ldr	r3, [pc, #4]	@ (8002a54 <__aeabi_dmul+0x588>)
 8002a50:	0022      	movs	r2, r4
 8002a52:	e591      	b.n	8002578 <__aeabi_dmul+0xac>
 8002a54:	000007ff 	.word	0x000007ff
 8002a58:	0000041e 	.word	0x0000041e

08002a5c <__aeabi_dsub>:
 8002a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a5e:	464e      	mov	r6, r9
 8002a60:	4645      	mov	r5, r8
 8002a62:	46de      	mov	lr, fp
 8002a64:	4657      	mov	r7, sl
 8002a66:	b5e0      	push	{r5, r6, r7, lr}
 8002a68:	b085      	sub	sp, #20
 8002a6a:	9000      	str	r0, [sp, #0]
 8002a6c:	9101      	str	r1, [sp, #4]
 8002a6e:	030c      	lsls	r4, r1, #12
 8002a70:	004f      	lsls	r7, r1, #1
 8002a72:	0fce      	lsrs	r6, r1, #31
 8002a74:	0a61      	lsrs	r1, r4, #9
 8002a76:	9c00      	ldr	r4, [sp, #0]
 8002a78:	46b0      	mov	r8, r6
 8002a7a:	0f64      	lsrs	r4, r4, #29
 8002a7c:	430c      	orrs	r4, r1
 8002a7e:	9900      	ldr	r1, [sp, #0]
 8002a80:	0d7f      	lsrs	r7, r7, #21
 8002a82:	00c8      	lsls	r0, r1, #3
 8002a84:	0011      	movs	r1, r2
 8002a86:	001a      	movs	r2, r3
 8002a88:	031b      	lsls	r3, r3, #12
 8002a8a:	469c      	mov	ip, r3
 8002a8c:	9100      	str	r1, [sp, #0]
 8002a8e:	9201      	str	r2, [sp, #4]
 8002a90:	0051      	lsls	r1, r2, #1
 8002a92:	0d4b      	lsrs	r3, r1, #21
 8002a94:	4699      	mov	r9, r3
 8002a96:	9b01      	ldr	r3, [sp, #4]
 8002a98:	9d00      	ldr	r5, [sp, #0]
 8002a9a:	0fd9      	lsrs	r1, r3, #31
 8002a9c:	4663      	mov	r3, ip
 8002a9e:	0f6a      	lsrs	r2, r5, #29
 8002aa0:	0a5b      	lsrs	r3, r3, #9
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	00ea      	lsls	r2, r5, #3
 8002aa6:	4694      	mov	ip, r2
 8002aa8:	4693      	mov	fp, r2
 8002aaa:	4ac1      	ldr	r2, [pc, #772]	@ (8002db0 <__aeabi_dsub+0x354>)
 8002aac:	9003      	str	r0, [sp, #12]
 8002aae:	9302      	str	r3, [sp, #8]
 8002ab0:	4591      	cmp	r9, r2
 8002ab2:	d100      	bne.n	8002ab6 <__aeabi_dsub+0x5a>
 8002ab4:	e0cd      	b.n	8002c52 <__aeabi_dsub+0x1f6>
 8002ab6:	2501      	movs	r5, #1
 8002ab8:	4069      	eors	r1, r5
 8002aba:	464d      	mov	r5, r9
 8002abc:	1b7d      	subs	r5, r7, r5
 8002abe:	46aa      	mov	sl, r5
 8002ac0:	428e      	cmp	r6, r1
 8002ac2:	d100      	bne.n	8002ac6 <__aeabi_dsub+0x6a>
 8002ac4:	e080      	b.n	8002bc8 <__aeabi_dsub+0x16c>
 8002ac6:	2d00      	cmp	r5, #0
 8002ac8:	dc00      	bgt.n	8002acc <__aeabi_dsub+0x70>
 8002aca:	e335      	b.n	8003138 <__aeabi_dsub+0x6dc>
 8002acc:	4649      	mov	r1, r9
 8002ace:	2900      	cmp	r1, #0
 8002ad0:	d100      	bne.n	8002ad4 <__aeabi_dsub+0x78>
 8002ad2:	e0df      	b.n	8002c94 <__aeabi_dsub+0x238>
 8002ad4:	4297      	cmp	r7, r2
 8002ad6:	d100      	bne.n	8002ada <__aeabi_dsub+0x7e>
 8002ad8:	e194      	b.n	8002e04 <__aeabi_dsub+0x3a8>
 8002ada:	4652      	mov	r2, sl
 8002adc:	2501      	movs	r5, #1
 8002ade:	2a38      	cmp	r2, #56	@ 0x38
 8002ae0:	dc19      	bgt.n	8002b16 <__aeabi_dsub+0xba>
 8002ae2:	2280      	movs	r2, #128	@ 0x80
 8002ae4:	9b02      	ldr	r3, [sp, #8]
 8002ae6:	0412      	lsls	r2, r2, #16
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	9302      	str	r3, [sp, #8]
 8002aec:	4652      	mov	r2, sl
 8002aee:	2a1f      	cmp	r2, #31
 8002af0:	dd00      	ble.n	8002af4 <__aeabi_dsub+0x98>
 8002af2:	e1e3      	b.n	8002ebc <__aeabi_dsub+0x460>
 8002af4:	4653      	mov	r3, sl
 8002af6:	2220      	movs	r2, #32
 8002af8:	4661      	mov	r1, ip
 8002afa:	9d02      	ldr	r5, [sp, #8]
 8002afc:	1ad2      	subs	r2, r2, r3
 8002afe:	4095      	lsls	r5, r2
 8002b00:	40d9      	lsrs	r1, r3
 8002b02:	430d      	orrs	r5, r1
 8002b04:	4661      	mov	r1, ip
 8002b06:	4091      	lsls	r1, r2
 8002b08:	000a      	movs	r2, r1
 8002b0a:	1e51      	subs	r1, r2, #1
 8002b0c:	418a      	sbcs	r2, r1
 8002b0e:	4315      	orrs	r5, r2
 8002b10:	9a02      	ldr	r2, [sp, #8]
 8002b12:	40da      	lsrs	r2, r3
 8002b14:	1aa4      	subs	r4, r4, r2
 8002b16:	1b45      	subs	r5, r0, r5
 8002b18:	42a8      	cmp	r0, r5
 8002b1a:	4180      	sbcs	r0, r0
 8002b1c:	4240      	negs	r0, r0
 8002b1e:	1a24      	subs	r4, r4, r0
 8002b20:	0223      	lsls	r3, r4, #8
 8002b22:	d400      	bmi.n	8002b26 <__aeabi_dsub+0xca>
 8002b24:	e13d      	b.n	8002da2 <__aeabi_dsub+0x346>
 8002b26:	0264      	lsls	r4, r4, #9
 8002b28:	0a64      	lsrs	r4, r4, #9
 8002b2a:	2c00      	cmp	r4, #0
 8002b2c:	d100      	bne.n	8002b30 <__aeabi_dsub+0xd4>
 8002b2e:	e147      	b.n	8002dc0 <__aeabi_dsub+0x364>
 8002b30:	0020      	movs	r0, r4
 8002b32:	f000 fc63 	bl	80033fc <__clzsi2>
 8002b36:	0003      	movs	r3, r0
 8002b38:	3b08      	subs	r3, #8
 8002b3a:	2120      	movs	r1, #32
 8002b3c:	0028      	movs	r0, r5
 8002b3e:	1aca      	subs	r2, r1, r3
 8002b40:	40d0      	lsrs	r0, r2
 8002b42:	409c      	lsls	r4, r3
 8002b44:	0002      	movs	r2, r0
 8002b46:	409d      	lsls	r5, r3
 8002b48:	4322      	orrs	r2, r4
 8002b4a:	429f      	cmp	r7, r3
 8002b4c:	dd00      	ble.n	8002b50 <__aeabi_dsub+0xf4>
 8002b4e:	e177      	b.n	8002e40 <__aeabi_dsub+0x3e4>
 8002b50:	1bd8      	subs	r0, r3, r7
 8002b52:	3001      	adds	r0, #1
 8002b54:	1a09      	subs	r1, r1, r0
 8002b56:	002c      	movs	r4, r5
 8002b58:	408d      	lsls	r5, r1
 8002b5a:	40c4      	lsrs	r4, r0
 8002b5c:	1e6b      	subs	r3, r5, #1
 8002b5e:	419d      	sbcs	r5, r3
 8002b60:	0013      	movs	r3, r2
 8002b62:	40c2      	lsrs	r2, r0
 8002b64:	408b      	lsls	r3, r1
 8002b66:	4325      	orrs	r5, r4
 8002b68:	2700      	movs	r7, #0
 8002b6a:	0014      	movs	r4, r2
 8002b6c:	431d      	orrs	r5, r3
 8002b6e:	076b      	lsls	r3, r5, #29
 8002b70:	d009      	beq.n	8002b86 <__aeabi_dsub+0x12a>
 8002b72:	230f      	movs	r3, #15
 8002b74:	402b      	ands	r3, r5
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d005      	beq.n	8002b86 <__aeabi_dsub+0x12a>
 8002b7a:	1d2b      	adds	r3, r5, #4
 8002b7c:	42ab      	cmp	r3, r5
 8002b7e:	41ad      	sbcs	r5, r5
 8002b80:	426d      	negs	r5, r5
 8002b82:	1964      	adds	r4, r4, r5
 8002b84:	001d      	movs	r5, r3
 8002b86:	0223      	lsls	r3, r4, #8
 8002b88:	d400      	bmi.n	8002b8c <__aeabi_dsub+0x130>
 8002b8a:	e140      	b.n	8002e0e <__aeabi_dsub+0x3b2>
 8002b8c:	4a88      	ldr	r2, [pc, #544]	@ (8002db0 <__aeabi_dsub+0x354>)
 8002b8e:	3701      	adds	r7, #1
 8002b90:	4297      	cmp	r7, r2
 8002b92:	d100      	bne.n	8002b96 <__aeabi_dsub+0x13a>
 8002b94:	e101      	b.n	8002d9a <__aeabi_dsub+0x33e>
 8002b96:	2601      	movs	r6, #1
 8002b98:	4643      	mov	r3, r8
 8002b9a:	4986      	ldr	r1, [pc, #536]	@ (8002db4 <__aeabi_dsub+0x358>)
 8002b9c:	08ed      	lsrs	r5, r5, #3
 8002b9e:	4021      	ands	r1, r4
 8002ba0:	074a      	lsls	r2, r1, #29
 8002ba2:	432a      	orrs	r2, r5
 8002ba4:	057c      	lsls	r4, r7, #21
 8002ba6:	024d      	lsls	r5, r1, #9
 8002ba8:	0b2d      	lsrs	r5, r5, #12
 8002baa:	0d64      	lsrs	r4, r4, #21
 8002bac:	401e      	ands	r6, r3
 8002bae:	0524      	lsls	r4, r4, #20
 8002bb0:	432c      	orrs	r4, r5
 8002bb2:	07f6      	lsls	r6, r6, #31
 8002bb4:	4334      	orrs	r4, r6
 8002bb6:	0010      	movs	r0, r2
 8002bb8:	0021      	movs	r1, r4
 8002bba:	b005      	add	sp, #20
 8002bbc:	bcf0      	pop	{r4, r5, r6, r7}
 8002bbe:	46bb      	mov	fp, r7
 8002bc0:	46b2      	mov	sl, r6
 8002bc2:	46a9      	mov	r9, r5
 8002bc4:	46a0      	mov	r8, r4
 8002bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bc8:	2d00      	cmp	r5, #0
 8002bca:	dc00      	bgt.n	8002bce <__aeabi_dsub+0x172>
 8002bcc:	e2d0      	b.n	8003170 <__aeabi_dsub+0x714>
 8002bce:	4649      	mov	r1, r9
 8002bd0:	2900      	cmp	r1, #0
 8002bd2:	d000      	beq.n	8002bd6 <__aeabi_dsub+0x17a>
 8002bd4:	e0d4      	b.n	8002d80 <__aeabi_dsub+0x324>
 8002bd6:	4661      	mov	r1, ip
 8002bd8:	9b02      	ldr	r3, [sp, #8]
 8002bda:	4319      	orrs	r1, r3
 8002bdc:	d100      	bne.n	8002be0 <__aeabi_dsub+0x184>
 8002bde:	e12b      	b.n	8002e38 <__aeabi_dsub+0x3dc>
 8002be0:	1e69      	subs	r1, r5, #1
 8002be2:	2d01      	cmp	r5, #1
 8002be4:	d100      	bne.n	8002be8 <__aeabi_dsub+0x18c>
 8002be6:	e1d9      	b.n	8002f9c <__aeabi_dsub+0x540>
 8002be8:	4295      	cmp	r5, r2
 8002bea:	d100      	bne.n	8002bee <__aeabi_dsub+0x192>
 8002bec:	e10a      	b.n	8002e04 <__aeabi_dsub+0x3a8>
 8002bee:	2501      	movs	r5, #1
 8002bf0:	2938      	cmp	r1, #56	@ 0x38
 8002bf2:	dc17      	bgt.n	8002c24 <__aeabi_dsub+0x1c8>
 8002bf4:	468a      	mov	sl, r1
 8002bf6:	4653      	mov	r3, sl
 8002bf8:	2b1f      	cmp	r3, #31
 8002bfa:	dd00      	ble.n	8002bfe <__aeabi_dsub+0x1a2>
 8002bfc:	e1e7      	b.n	8002fce <__aeabi_dsub+0x572>
 8002bfe:	2220      	movs	r2, #32
 8002c00:	1ad2      	subs	r2, r2, r3
 8002c02:	9b02      	ldr	r3, [sp, #8]
 8002c04:	4661      	mov	r1, ip
 8002c06:	4093      	lsls	r3, r2
 8002c08:	001d      	movs	r5, r3
 8002c0a:	4653      	mov	r3, sl
 8002c0c:	40d9      	lsrs	r1, r3
 8002c0e:	4663      	mov	r3, ip
 8002c10:	4093      	lsls	r3, r2
 8002c12:	001a      	movs	r2, r3
 8002c14:	430d      	orrs	r5, r1
 8002c16:	1e51      	subs	r1, r2, #1
 8002c18:	418a      	sbcs	r2, r1
 8002c1a:	4653      	mov	r3, sl
 8002c1c:	4315      	orrs	r5, r2
 8002c1e:	9a02      	ldr	r2, [sp, #8]
 8002c20:	40da      	lsrs	r2, r3
 8002c22:	18a4      	adds	r4, r4, r2
 8002c24:	182d      	adds	r5, r5, r0
 8002c26:	4285      	cmp	r5, r0
 8002c28:	4180      	sbcs	r0, r0
 8002c2a:	4240      	negs	r0, r0
 8002c2c:	1824      	adds	r4, r4, r0
 8002c2e:	0223      	lsls	r3, r4, #8
 8002c30:	d400      	bmi.n	8002c34 <__aeabi_dsub+0x1d8>
 8002c32:	e0b6      	b.n	8002da2 <__aeabi_dsub+0x346>
 8002c34:	4b5e      	ldr	r3, [pc, #376]	@ (8002db0 <__aeabi_dsub+0x354>)
 8002c36:	3701      	adds	r7, #1
 8002c38:	429f      	cmp	r7, r3
 8002c3a:	d100      	bne.n	8002c3e <__aeabi_dsub+0x1e2>
 8002c3c:	e0ad      	b.n	8002d9a <__aeabi_dsub+0x33e>
 8002c3e:	2101      	movs	r1, #1
 8002c40:	4b5c      	ldr	r3, [pc, #368]	@ (8002db4 <__aeabi_dsub+0x358>)
 8002c42:	086a      	lsrs	r2, r5, #1
 8002c44:	401c      	ands	r4, r3
 8002c46:	4029      	ands	r1, r5
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	07e5      	lsls	r5, r4, #31
 8002c4c:	4315      	orrs	r5, r2
 8002c4e:	0864      	lsrs	r4, r4, #1
 8002c50:	e78d      	b.n	8002b6e <__aeabi_dsub+0x112>
 8002c52:	4a59      	ldr	r2, [pc, #356]	@ (8002db8 <__aeabi_dsub+0x35c>)
 8002c54:	9b02      	ldr	r3, [sp, #8]
 8002c56:	4692      	mov	sl, r2
 8002c58:	4662      	mov	r2, ip
 8002c5a:	44ba      	add	sl, r7
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	d02c      	beq.n	8002cba <__aeabi_dsub+0x25e>
 8002c60:	428e      	cmp	r6, r1
 8002c62:	d02e      	beq.n	8002cc2 <__aeabi_dsub+0x266>
 8002c64:	4652      	mov	r2, sl
 8002c66:	2a00      	cmp	r2, #0
 8002c68:	d060      	beq.n	8002d2c <__aeabi_dsub+0x2d0>
 8002c6a:	2f00      	cmp	r7, #0
 8002c6c:	d100      	bne.n	8002c70 <__aeabi_dsub+0x214>
 8002c6e:	e0db      	b.n	8002e28 <__aeabi_dsub+0x3cc>
 8002c70:	4663      	mov	r3, ip
 8002c72:	000e      	movs	r6, r1
 8002c74:	9c02      	ldr	r4, [sp, #8]
 8002c76:	08d8      	lsrs	r0, r3, #3
 8002c78:	0762      	lsls	r2, r4, #29
 8002c7a:	4302      	orrs	r2, r0
 8002c7c:	08e4      	lsrs	r4, r4, #3
 8002c7e:	0013      	movs	r3, r2
 8002c80:	4323      	orrs	r3, r4
 8002c82:	d100      	bne.n	8002c86 <__aeabi_dsub+0x22a>
 8002c84:	e254      	b.n	8003130 <__aeabi_dsub+0x6d4>
 8002c86:	2580      	movs	r5, #128	@ 0x80
 8002c88:	032d      	lsls	r5, r5, #12
 8002c8a:	4325      	orrs	r5, r4
 8002c8c:	032d      	lsls	r5, r5, #12
 8002c8e:	4c48      	ldr	r4, [pc, #288]	@ (8002db0 <__aeabi_dsub+0x354>)
 8002c90:	0b2d      	lsrs	r5, r5, #12
 8002c92:	e78c      	b.n	8002bae <__aeabi_dsub+0x152>
 8002c94:	4661      	mov	r1, ip
 8002c96:	9b02      	ldr	r3, [sp, #8]
 8002c98:	4319      	orrs	r1, r3
 8002c9a:	d100      	bne.n	8002c9e <__aeabi_dsub+0x242>
 8002c9c:	e0cc      	b.n	8002e38 <__aeabi_dsub+0x3dc>
 8002c9e:	0029      	movs	r1, r5
 8002ca0:	3901      	subs	r1, #1
 8002ca2:	2d01      	cmp	r5, #1
 8002ca4:	d100      	bne.n	8002ca8 <__aeabi_dsub+0x24c>
 8002ca6:	e188      	b.n	8002fba <__aeabi_dsub+0x55e>
 8002ca8:	4295      	cmp	r5, r2
 8002caa:	d100      	bne.n	8002cae <__aeabi_dsub+0x252>
 8002cac:	e0aa      	b.n	8002e04 <__aeabi_dsub+0x3a8>
 8002cae:	2501      	movs	r5, #1
 8002cb0:	2938      	cmp	r1, #56	@ 0x38
 8002cb2:	dd00      	ble.n	8002cb6 <__aeabi_dsub+0x25a>
 8002cb4:	e72f      	b.n	8002b16 <__aeabi_dsub+0xba>
 8002cb6:	468a      	mov	sl, r1
 8002cb8:	e718      	b.n	8002aec <__aeabi_dsub+0x90>
 8002cba:	2201      	movs	r2, #1
 8002cbc:	4051      	eors	r1, r2
 8002cbe:	428e      	cmp	r6, r1
 8002cc0:	d1d0      	bne.n	8002c64 <__aeabi_dsub+0x208>
 8002cc2:	4653      	mov	r3, sl
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d100      	bne.n	8002cca <__aeabi_dsub+0x26e>
 8002cc8:	e0be      	b.n	8002e48 <__aeabi_dsub+0x3ec>
 8002cca:	2f00      	cmp	r7, #0
 8002ccc:	d000      	beq.n	8002cd0 <__aeabi_dsub+0x274>
 8002cce:	e138      	b.n	8002f42 <__aeabi_dsub+0x4e6>
 8002cd0:	46ca      	mov	sl, r9
 8002cd2:	0022      	movs	r2, r4
 8002cd4:	4302      	orrs	r2, r0
 8002cd6:	d100      	bne.n	8002cda <__aeabi_dsub+0x27e>
 8002cd8:	e1e2      	b.n	80030a0 <__aeabi_dsub+0x644>
 8002cda:	4653      	mov	r3, sl
 8002cdc:	1e59      	subs	r1, r3, #1
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d100      	bne.n	8002ce4 <__aeabi_dsub+0x288>
 8002ce2:	e20d      	b.n	8003100 <__aeabi_dsub+0x6a4>
 8002ce4:	4a32      	ldr	r2, [pc, #200]	@ (8002db0 <__aeabi_dsub+0x354>)
 8002ce6:	4592      	cmp	sl, r2
 8002ce8:	d100      	bne.n	8002cec <__aeabi_dsub+0x290>
 8002cea:	e1d2      	b.n	8003092 <__aeabi_dsub+0x636>
 8002cec:	2701      	movs	r7, #1
 8002cee:	2938      	cmp	r1, #56	@ 0x38
 8002cf0:	dc13      	bgt.n	8002d1a <__aeabi_dsub+0x2be>
 8002cf2:	291f      	cmp	r1, #31
 8002cf4:	dd00      	ble.n	8002cf8 <__aeabi_dsub+0x29c>
 8002cf6:	e1ee      	b.n	80030d6 <__aeabi_dsub+0x67a>
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	9b02      	ldr	r3, [sp, #8]
 8002cfc:	1a52      	subs	r2, r2, r1
 8002cfe:	0025      	movs	r5, r4
 8002d00:	0007      	movs	r7, r0
 8002d02:	469a      	mov	sl, r3
 8002d04:	40cc      	lsrs	r4, r1
 8002d06:	4090      	lsls	r0, r2
 8002d08:	4095      	lsls	r5, r2
 8002d0a:	40cf      	lsrs	r7, r1
 8002d0c:	44a2      	add	sl, r4
 8002d0e:	1e42      	subs	r2, r0, #1
 8002d10:	4190      	sbcs	r0, r2
 8002d12:	4653      	mov	r3, sl
 8002d14:	432f      	orrs	r7, r5
 8002d16:	4307      	orrs	r7, r0
 8002d18:	9302      	str	r3, [sp, #8]
 8002d1a:	003d      	movs	r5, r7
 8002d1c:	4465      	add	r5, ip
 8002d1e:	4565      	cmp	r5, ip
 8002d20:	4192      	sbcs	r2, r2
 8002d22:	9b02      	ldr	r3, [sp, #8]
 8002d24:	4252      	negs	r2, r2
 8002d26:	464f      	mov	r7, r9
 8002d28:	18d4      	adds	r4, r2, r3
 8002d2a:	e780      	b.n	8002c2e <__aeabi_dsub+0x1d2>
 8002d2c:	4a23      	ldr	r2, [pc, #140]	@ (8002dbc <__aeabi_dsub+0x360>)
 8002d2e:	1c7d      	adds	r5, r7, #1
 8002d30:	4215      	tst	r5, r2
 8002d32:	d000      	beq.n	8002d36 <__aeabi_dsub+0x2da>
 8002d34:	e0aa      	b.n	8002e8c <__aeabi_dsub+0x430>
 8002d36:	4662      	mov	r2, ip
 8002d38:	0025      	movs	r5, r4
 8002d3a:	9b02      	ldr	r3, [sp, #8]
 8002d3c:	4305      	orrs	r5, r0
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	2f00      	cmp	r7, #0
 8002d42:	d000      	beq.n	8002d46 <__aeabi_dsub+0x2ea>
 8002d44:	e0f5      	b.n	8002f32 <__aeabi_dsub+0x4d6>
 8002d46:	2d00      	cmp	r5, #0
 8002d48:	d100      	bne.n	8002d4c <__aeabi_dsub+0x2f0>
 8002d4a:	e16b      	b.n	8003024 <__aeabi_dsub+0x5c8>
 8002d4c:	2a00      	cmp	r2, #0
 8002d4e:	d100      	bne.n	8002d52 <__aeabi_dsub+0x2f6>
 8002d50:	e152      	b.n	8002ff8 <__aeabi_dsub+0x59c>
 8002d52:	4663      	mov	r3, ip
 8002d54:	1ac5      	subs	r5, r0, r3
 8002d56:	9b02      	ldr	r3, [sp, #8]
 8002d58:	1ae2      	subs	r2, r4, r3
 8002d5a:	42a8      	cmp	r0, r5
 8002d5c:	419b      	sbcs	r3, r3
 8002d5e:	425b      	negs	r3, r3
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	021a      	lsls	r2, r3, #8
 8002d64:	d400      	bmi.n	8002d68 <__aeabi_dsub+0x30c>
 8002d66:	e1d5      	b.n	8003114 <__aeabi_dsub+0x6b8>
 8002d68:	4663      	mov	r3, ip
 8002d6a:	1a1d      	subs	r5, r3, r0
 8002d6c:	45ac      	cmp	ip, r5
 8002d6e:	4192      	sbcs	r2, r2
 8002d70:	2601      	movs	r6, #1
 8002d72:	9b02      	ldr	r3, [sp, #8]
 8002d74:	4252      	negs	r2, r2
 8002d76:	1b1c      	subs	r4, r3, r4
 8002d78:	4688      	mov	r8, r1
 8002d7a:	1aa4      	subs	r4, r4, r2
 8002d7c:	400e      	ands	r6, r1
 8002d7e:	e6f6      	b.n	8002b6e <__aeabi_dsub+0x112>
 8002d80:	4297      	cmp	r7, r2
 8002d82:	d03f      	beq.n	8002e04 <__aeabi_dsub+0x3a8>
 8002d84:	4652      	mov	r2, sl
 8002d86:	2501      	movs	r5, #1
 8002d88:	2a38      	cmp	r2, #56	@ 0x38
 8002d8a:	dd00      	ble.n	8002d8e <__aeabi_dsub+0x332>
 8002d8c:	e74a      	b.n	8002c24 <__aeabi_dsub+0x1c8>
 8002d8e:	2280      	movs	r2, #128	@ 0x80
 8002d90:	9b02      	ldr	r3, [sp, #8]
 8002d92:	0412      	lsls	r2, r2, #16
 8002d94:	4313      	orrs	r3, r2
 8002d96:	9302      	str	r3, [sp, #8]
 8002d98:	e72d      	b.n	8002bf6 <__aeabi_dsub+0x19a>
 8002d9a:	003c      	movs	r4, r7
 8002d9c:	2500      	movs	r5, #0
 8002d9e:	2200      	movs	r2, #0
 8002da0:	e705      	b.n	8002bae <__aeabi_dsub+0x152>
 8002da2:	2307      	movs	r3, #7
 8002da4:	402b      	ands	r3, r5
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d000      	beq.n	8002dac <__aeabi_dsub+0x350>
 8002daa:	e6e2      	b.n	8002b72 <__aeabi_dsub+0x116>
 8002dac:	e06b      	b.n	8002e86 <__aeabi_dsub+0x42a>
 8002dae:	46c0      	nop			@ (mov r8, r8)
 8002db0:	000007ff 	.word	0x000007ff
 8002db4:	ff7fffff 	.word	0xff7fffff
 8002db8:	fffff801 	.word	0xfffff801
 8002dbc:	000007fe 	.word	0x000007fe
 8002dc0:	0028      	movs	r0, r5
 8002dc2:	f000 fb1b 	bl	80033fc <__clzsi2>
 8002dc6:	0003      	movs	r3, r0
 8002dc8:	3318      	adds	r3, #24
 8002dca:	2b1f      	cmp	r3, #31
 8002dcc:	dc00      	bgt.n	8002dd0 <__aeabi_dsub+0x374>
 8002dce:	e6b4      	b.n	8002b3a <__aeabi_dsub+0xde>
 8002dd0:	002a      	movs	r2, r5
 8002dd2:	3808      	subs	r0, #8
 8002dd4:	4082      	lsls	r2, r0
 8002dd6:	429f      	cmp	r7, r3
 8002dd8:	dd00      	ble.n	8002ddc <__aeabi_dsub+0x380>
 8002dda:	e0b9      	b.n	8002f50 <__aeabi_dsub+0x4f4>
 8002ddc:	1bdb      	subs	r3, r3, r7
 8002dde:	1c58      	adds	r0, r3, #1
 8002de0:	281f      	cmp	r0, #31
 8002de2:	dc00      	bgt.n	8002de6 <__aeabi_dsub+0x38a>
 8002de4:	e1a0      	b.n	8003128 <__aeabi_dsub+0x6cc>
 8002de6:	0015      	movs	r5, r2
 8002de8:	3b1f      	subs	r3, #31
 8002dea:	40dd      	lsrs	r5, r3
 8002dec:	2820      	cmp	r0, #32
 8002dee:	d005      	beq.n	8002dfc <__aeabi_dsub+0x3a0>
 8002df0:	2340      	movs	r3, #64	@ 0x40
 8002df2:	1a1b      	subs	r3, r3, r0
 8002df4:	409a      	lsls	r2, r3
 8002df6:	1e53      	subs	r3, r2, #1
 8002df8:	419a      	sbcs	r2, r3
 8002dfa:	4315      	orrs	r5, r2
 8002dfc:	2307      	movs	r3, #7
 8002dfe:	2700      	movs	r7, #0
 8002e00:	402b      	ands	r3, r5
 8002e02:	e7d0      	b.n	8002da6 <__aeabi_dsub+0x34a>
 8002e04:	08c0      	lsrs	r0, r0, #3
 8002e06:	0762      	lsls	r2, r4, #29
 8002e08:	4302      	orrs	r2, r0
 8002e0a:	08e4      	lsrs	r4, r4, #3
 8002e0c:	e737      	b.n	8002c7e <__aeabi_dsub+0x222>
 8002e0e:	08ea      	lsrs	r2, r5, #3
 8002e10:	0763      	lsls	r3, r4, #29
 8002e12:	431a      	orrs	r2, r3
 8002e14:	4bd3      	ldr	r3, [pc, #844]	@ (8003164 <__aeabi_dsub+0x708>)
 8002e16:	08e4      	lsrs	r4, r4, #3
 8002e18:	429f      	cmp	r7, r3
 8002e1a:	d100      	bne.n	8002e1e <__aeabi_dsub+0x3c2>
 8002e1c:	e72f      	b.n	8002c7e <__aeabi_dsub+0x222>
 8002e1e:	0324      	lsls	r4, r4, #12
 8002e20:	0b25      	lsrs	r5, r4, #12
 8002e22:	057c      	lsls	r4, r7, #21
 8002e24:	0d64      	lsrs	r4, r4, #21
 8002e26:	e6c2      	b.n	8002bae <__aeabi_dsub+0x152>
 8002e28:	46ca      	mov	sl, r9
 8002e2a:	0022      	movs	r2, r4
 8002e2c:	4302      	orrs	r2, r0
 8002e2e:	d158      	bne.n	8002ee2 <__aeabi_dsub+0x486>
 8002e30:	4663      	mov	r3, ip
 8002e32:	000e      	movs	r6, r1
 8002e34:	9c02      	ldr	r4, [sp, #8]
 8002e36:	9303      	str	r3, [sp, #12]
 8002e38:	9b03      	ldr	r3, [sp, #12]
 8002e3a:	4657      	mov	r7, sl
 8002e3c:	08da      	lsrs	r2, r3, #3
 8002e3e:	e7e7      	b.n	8002e10 <__aeabi_dsub+0x3b4>
 8002e40:	4cc9      	ldr	r4, [pc, #804]	@ (8003168 <__aeabi_dsub+0x70c>)
 8002e42:	1aff      	subs	r7, r7, r3
 8002e44:	4014      	ands	r4, r2
 8002e46:	e692      	b.n	8002b6e <__aeabi_dsub+0x112>
 8002e48:	4dc8      	ldr	r5, [pc, #800]	@ (800316c <__aeabi_dsub+0x710>)
 8002e4a:	1c7a      	adds	r2, r7, #1
 8002e4c:	422a      	tst	r2, r5
 8002e4e:	d000      	beq.n	8002e52 <__aeabi_dsub+0x3f6>
 8002e50:	e084      	b.n	8002f5c <__aeabi_dsub+0x500>
 8002e52:	0022      	movs	r2, r4
 8002e54:	4302      	orrs	r2, r0
 8002e56:	2f00      	cmp	r7, #0
 8002e58:	d000      	beq.n	8002e5c <__aeabi_dsub+0x400>
 8002e5a:	e0ef      	b.n	800303c <__aeabi_dsub+0x5e0>
 8002e5c:	2a00      	cmp	r2, #0
 8002e5e:	d100      	bne.n	8002e62 <__aeabi_dsub+0x406>
 8002e60:	e0e5      	b.n	800302e <__aeabi_dsub+0x5d2>
 8002e62:	4662      	mov	r2, ip
 8002e64:	9902      	ldr	r1, [sp, #8]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	d100      	bne.n	8002e6c <__aeabi_dsub+0x410>
 8002e6a:	e0c5      	b.n	8002ff8 <__aeabi_dsub+0x59c>
 8002e6c:	4663      	mov	r3, ip
 8002e6e:	18c5      	adds	r5, r0, r3
 8002e70:	468c      	mov	ip, r1
 8002e72:	4285      	cmp	r5, r0
 8002e74:	4180      	sbcs	r0, r0
 8002e76:	4464      	add	r4, ip
 8002e78:	4240      	negs	r0, r0
 8002e7a:	1824      	adds	r4, r4, r0
 8002e7c:	0223      	lsls	r3, r4, #8
 8002e7e:	d502      	bpl.n	8002e86 <__aeabi_dsub+0x42a>
 8002e80:	4bb9      	ldr	r3, [pc, #740]	@ (8003168 <__aeabi_dsub+0x70c>)
 8002e82:	3701      	adds	r7, #1
 8002e84:	401c      	ands	r4, r3
 8002e86:	46ba      	mov	sl, r7
 8002e88:	9503      	str	r5, [sp, #12]
 8002e8a:	e7d5      	b.n	8002e38 <__aeabi_dsub+0x3dc>
 8002e8c:	4662      	mov	r2, ip
 8002e8e:	1a85      	subs	r5, r0, r2
 8002e90:	42a8      	cmp	r0, r5
 8002e92:	4192      	sbcs	r2, r2
 8002e94:	4252      	negs	r2, r2
 8002e96:	4691      	mov	r9, r2
 8002e98:	9b02      	ldr	r3, [sp, #8]
 8002e9a:	1ae3      	subs	r3, r4, r3
 8002e9c:	001a      	movs	r2, r3
 8002e9e:	464b      	mov	r3, r9
 8002ea0:	1ad2      	subs	r2, r2, r3
 8002ea2:	0013      	movs	r3, r2
 8002ea4:	4691      	mov	r9, r2
 8002ea6:	021a      	lsls	r2, r3, #8
 8002ea8:	d46c      	bmi.n	8002f84 <__aeabi_dsub+0x528>
 8002eaa:	464a      	mov	r2, r9
 8002eac:	464c      	mov	r4, r9
 8002eae:	432a      	orrs	r2, r5
 8002eb0:	d000      	beq.n	8002eb4 <__aeabi_dsub+0x458>
 8002eb2:	e63a      	b.n	8002b2a <__aeabi_dsub+0xce>
 8002eb4:	2600      	movs	r6, #0
 8002eb6:	2400      	movs	r4, #0
 8002eb8:	2500      	movs	r5, #0
 8002eba:	e678      	b.n	8002bae <__aeabi_dsub+0x152>
 8002ebc:	9902      	ldr	r1, [sp, #8]
 8002ebe:	4653      	mov	r3, sl
 8002ec0:	000d      	movs	r5, r1
 8002ec2:	3a20      	subs	r2, #32
 8002ec4:	40d5      	lsrs	r5, r2
 8002ec6:	2b20      	cmp	r3, #32
 8002ec8:	d006      	beq.n	8002ed8 <__aeabi_dsub+0x47c>
 8002eca:	2240      	movs	r2, #64	@ 0x40
 8002ecc:	1ad2      	subs	r2, r2, r3
 8002ece:	000b      	movs	r3, r1
 8002ed0:	4093      	lsls	r3, r2
 8002ed2:	4662      	mov	r2, ip
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	4693      	mov	fp, r2
 8002ed8:	465b      	mov	r3, fp
 8002eda:	1e5a      	subs	r2, r3, #1
 8002edc:	4193      	sbcs	r3, r2
 8002ede:	431d      	orrs	r5, r3
 8002ee0:	e619      	b.n	8002b16 <__aeabi_dsub+0xba>
 8002ee2:	4653      	mov	r3, sl
 8002ee4:	1e5a      	subs	r2, r3, #1
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d100      	bne.n	8002eec <__aeabi_dsub+0x490>
 8002eea:	e0c6      	b.n	800307a <__aeabi_dsub+0x61e>
 8002eec:	4e9d      	ldr	r6, [pc, #628]	@ (8003164 <__aeabi_dsub+0x708>)
 8002eee:	45b2      	cmp	sl, r6
 8002ef0:	d100      	bne.n	8002ef4 <__aeabi_dsub+0x498>
 8002ef2:	e6bd      	b.n	8002c70 <__aeabi_dsub+0x214>
 8002ef4:	4688      	mov	r8, r1
 8002ef6:	000e      	movs	r6, r1
 8002ef8:	2501      	movs	r5, #1
 8002efa:	2a38      	cmp	r2, #56	@ 0x38
 8002efc:	dc10      	bgt.n	8002f20 <__aeabi_dsub+0x4c4>
 8002efe:	2a1f      	cmp	r2, #31
 8002f00:	dc7f      	bgt.n	8003002 <__aeabi_dsub+0x5a6>
 8002f02:	2120      	movs	r1, #32
 8002f04:	0025      	movs	r5, r4
 8002f06:	1a89      	subs	r1, r1, r2
 8002f08:	0007      	movs	r7, r0
 8002f0a:	4088      	lsls	r0, r1
 8002f0c:	408d      	lsls	r5, r1
 8002f0e:	40d7      	lsrs	r7, r2
 8002f10:	40d4      	lsrs	r4, r2
 8002f12:	1e41      	subs	r1, r0, #1
 8002f14:	4188      	sbcs	r0, r1
 8002f16:	9b02      	ldr	r3, [sp, #8]
 8002f18:	433d      	orrs	r5, r7
 8002f1a:	1b1b      	subs	r3, r3, r4
 8002f1c:	4305      	orrs	r5, r0
 8002f1e:	9302      	str	r3, [sp, #8]
 8002f20:	4662      	mov	r2, ip
 8002f22:	1b55      	subs	r5, r2, r5
 8002f24:	45ac      	cmp	ip, r5
 8002f26:	4192      	sbcs	r2, r2
 8002f28:	9b02      	ldr	r3, [sp, #8]
 8002f2a:	4252      	negs	r2, r2
 8002f2c:	464f      	mov	r7, r9
 8002f2e:	1a9c      	subs	r4, r3, r2
 8002f30:	e5f6      	b.n	8002b20 <__aeabi_dsub+0xc4>
 8002f32:	2d00      	cmp	r5, #0
 8002f34:	d000      	beq.n	8002f38 <__aeabi_dsub+0x4dc>
 8002f36:	e0b7      	b.n	80030a8 <__aeabi_dsub+0x64c>
 8002f38:	2a00      	cmp	r2, #0
 8002f3a:	d100      	bne.n	8002f3e <__aeabi_dsub+0x4e2>
 8002f3c:	e0f0      	b.n	8003120 <__aeabi_dsub+0x6c4>
 8002f3e:	2601      	movs	r6, #1
 8002f40:	400e      	ands	r6, r1
 8002f42:	4663      	mov	r3, ip
 8002f44:	9802      	ldr	r0, [sp, #8]
 8002f46:	08d9      	lsrs	r1, r3, #3
 8002f48:	0742      	lsls	r2, r0, #29
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	08c4      	lsrs	r4, r0, #3
 8002f4e:	e696      	b.n	8002c7e <__aeabi_dsub+0x222>
 8002f50:	4c85      	ldr	r4, [pc, #532]	@ (8003168 <__aeabi_dsub+0x70c>)
 8002f52:	1aff      	subs	r7, r7, r3
 8002f54:	4014      	ands	r4, r2
 8002f56:	0762      	lsls	r2, r4, #29
 8002f58:	08e4      	lsrs	r4, r4, #3
 8002f5a:	e760      	b.n	8002e1e <__aeabi_dsub+0x3c2>
 8002f5c:	4981      	ldr	r1, [pc, #516]	@ (8003164 <__aeabi_dsub+0x708>)
 8002f5e:	428a      	cmp	r2, r1
 8002f60:	d100      	bne.n	8002f64 <__aeabi_dsub+0x508>
 8002f62:	e0c9      	b.n	80030f8 <__aeabi_dsub+0x69c>
 8002f64:	4663      	mov	r3, ip
 8002f66:	18c1      	adds	r1, r0, r3
 8002f68:	4281      	cmp	r1, r0
 8002f6a:	4180      	sbcs	r0, r0
 8002f6c:	9b02      	ldr	r3, [sp, #8]
 8002f6e:	4240      	negs	r0, r0
 8002f70:	18e3      	adds	r3, r4, r3
 8002f72:	181b      	adds	r3, r3, r0
 8002f74:	07dd      	lsls	r5, r3, #31
 8002f76:	085c      	lsrs	r4, r3, #1
 8002f78:	2307      	movs	r3, #7
 8002f7a:	0849      	lsrs	r1, r1, #1
 8002f7c:	430d      	orrs	r5, r1
 8002f7e:	0017      	movs	r7, r2
 8002f80:	402b      	ands	r3, r5
 8002f82:	e710      	b.n	8002da6 <__aeabi_dsub+0x34a>
 8002f84:	4663      	mov	r3, ip
 8002f86:	1a1d      	subs	r5, r3, r0
 8002f88:	45ac      	cmp	ip, r5
 8002f8a:	4192      	sbcs	r2, r2
 8002f8c:	2601      	movs	r6, #1
 8002f8e:	9b02      	ldr	r3, [sp, #8]
 8002f90:	4252      	negs	r2, r2
 8002f92:	1b1c      	subs	r4, r3, r4
 8002f94:	4688      	mov	r8, r1
 8002f96:	1aa4      	subs	r4, r4, r2
 8002f98:	400e      	ands	r6, r1
 8002f9a:	e5c6      	b.n	8002b2a <__aeabi_dsub+0xce>
 8002f9c:	4663      	mov	r3, ip
 8002f9e:	18c5      	adds	r5, r0, r3
 8002fa0:	9b02      	ldr	r3, [sp, #8]
 8002fa2:	4285      	cmp	r5, r0
 8002fa4:	4180      	sbcs	r0, r0
 8002fa6:	469c      	mov	ip, r3
 8002fa8:	4240      	negs	r0, r0
 8002faa:	4464      	add	r4, ip
 8002fac:	1824      	adds	r4, r4, r0
 8002fae:	2701      	movs	r7, #1
 8002fb0:	0223      	lsls	r3, r4, #8
 8002fb2:	d400      	bmi.n	8002fb6 <__aeabi_dsub+0x55a>
 8002fb4:	e6f5      	b.n	8002da2 <__aeabi_dsub+0x346>
 8002fb6:	2702      	movs	r7, #2
 8002fb8:	e641      	b.n	8002c3e <__aeabi_dsub+0x1e2>
 8002fba:	4663      	mov	r3, ip
 8002fbc:	1ac5      	subs	r5, r0, r3
 8002fbe:	42a8      	cmp	r0, r5
 8002fc0:	4180      	sbcs	r0, r0
 8002fc2:	9b02      	ldr	r3, [sp, #8]
 8002fc4:	4240      	negs	r0, r0
 8002fc6:	1ae4      	subs	r4, r4, r3
 8002fc8:	2701      	movs	r7, #1
 8002fca:	1a24      	subs	r4, r4, r0
 8002fcc:	e5a8      	b.n	8002b20 <__aeabi_dsub+0xc4>
 8002fce:	9d02      	ldr	r5, [sp, #8]
 8002fd0:	4652      	mov	r2, sl
 8002fd2:	002b      	movs	r3, r5
 8002fd4:	3a20      	subs	r2, #32
 8002fd6:	40d3      	lsrs	r3, r2
 8002fd8:	0019      	movs	r1, r3
 8002fda:	4653      	mov	r3, sl
 8002fdc:	2b20      	cmp	r3, #32
 8002fde:	d006      	beq.n	8002fee <__aeabi_dsub+0x592>
 8002fe0:	2240      	movs	r2, #64	@ 0x40
 8002fe2:	1ad2      	subs	r2, r2, r3
 8002fe4:	002b      	movs	r3, r5
 8002fe6:	4093      	lsls	r3, r2
 8002fe8:	4662      	mov	r2, ip
 8002fea:	431a      	orrs	r2, r3
 8002fec:	4693      	mov	fp, r2
 8002fee:	465d      	mov	r5, fp
 8002ff0:	1e6b      	subs	r3, r5, #1
 8002ff2:	419d      	sbcs	r5, r3
 8002ff4:	430d      	orrs	r5, r1
 8002ff6:	e615      	b.n	8002c24 <__aeabi_dsub+0x1c8>
 8002ff8:	0762      	lsls	r2, r4, #29
 8002ffa:	08c0      	lsrs	r0, r0, #3
 8002ffc:	4302      	orrs	r2, r0
 8002ffe:	08e4      	lsrs	r4, r4, #3
 8003000:	e70d      	b.n	8002e1e <__aeabi_dsub+0x3c2>
 8003002:	0011      	movs	r1, r2
 8003004:	0027      	movs	r7, r4
 8003006:	3920      	subs	r1, #32
 8003008:	40cf      	lsrs	r7, r1
 800300a:	2a20      	cmp	r2, #32
 800300c:	d005      	beq.n	800301a <__aeabi_dsub+0x5be>
 800300e:	2140      	movs	r1, #64	@ 0x40
 8003010:	1a8a      	subs	r2, r1, r2
 8003012:	4094      	lsls	r4, r2
 8003014:	0025      	movs	r5, r4
 8003016:	4305      	orrs	r5, r0
 8003018:	9503      	str	r5, [sp, #12]
 800301a:	9d03      	ldr	r5, [sp, #12]
 800301c:	1e6a      	subs	r2, r5, #1
 800301e:	4195      	sbcs	r5, r2
 8003020:	433d      	orrs	r5, r7
 8003022:	e77d      	b.n	8002f20 <__aeabi_dsub+0x4c4>
 8003024:	2a00      	cmp	r2, #0
 8003026:	d100      	bne.n	800302a <__aeabi_dsub+0x5ce>
 8003028:	e744      	b.n	8002eb4 <__aeabi_dsub+0x458>
 800302a:	2601      	movs	r6, #1
 800302c:	400e      	ands	r6, r1
 800302e:	4663      	mov	r3, ip
 8003030:	08d9      	lsrs	r1, r3, #3
 8003032:	9b02      	ldr	r3, [sp, #8]
 8003034:	075a      	lsls	r2, r3, #29
 8003036:	430a      	orrs	r2, r1
 8003038:	08dc      	lsrs	r4, r3, #3
 800303a:	e6f0      	b.n	8002e1e <__aeabi_dsub+0x3c2>
 800303c:	2a00      	cmp	r2, #0
 800303e:	d028      	beq.n	8003092 <__aeabi_dsub+0x636>
 8003040:	4662      	mov	r2, ip
 8003042:	9f02      	ldr	r7, [sp, #8]
 8003044:	08c0      	lsrs	r0, r0, #3
 8003046:	433a      	orrs	r2, r7
 8003048:	d100      	bne.n	800304c <__aeabi_dsub+0x5f0>
 800304a:	e6dc      	b.n	8002e06 <__aeabi_dsub+0x3aa>
 800304c:	0762      	lsls	r2, r4, #29
 800304e:	4310      	orrs	r0, r2
 8003050:	2280      	movs	r2, #128	@ 0x80
 8003052:	08e4      	lsrs	r4, r4, #3
 8003054:	0312      	lsls	r2, r2, #12
 8003056:	4214      	tst	r4, r2
 8003058:	d009      	beq.n	800306e <__aeabi_dsub+0x612>
 800305a:	08fd      	lsrs	r5, r7, #3
 800305c:	4215      	tst	r5, r2
 800305e:	d106      	bne.n	800306e <__aeabi_dsub+0x612>
 8003060:	4663      	mov	r3, ip
 8003062:	2601      	movs	r6, #1
 8003064:	002c      	movs	r4, r5
 8003066:	08d8      	lsrs	r0, r3, #3
 8003068:	077b      	lsls	r3, r7, #29
 800306a:	4318      	orrs	r0, r3
 800306c:	400e      	ands	r6, r1
 800306e:	0f42      	lsrs	r2, r0, #29
 8003070:	00c0      	lsls	r0, r0, #3
 8003072:	08c0      	lsrs	r0, r0, #3
 8003074:	0752      	lsls	r2, r2, #29
 8003076:	4302      	orrs	r2, r0
 8003078:	e601      	b.n	8002c7e <__aeabi_dsub+0x222>
 800307a:	4663      	mov	r3, ip
 800307c:	1a1d      	subs	r5, r3, r0
 800307e:	45ac      	cmp	ip, r5
 8003080:	4192      	sbcs	r2, r2
 8003082:	9b02      	ldr	r3, [sp, #8]
 8003084:	4252      	negs	r2, r2
 8003086:	1b1c      	subs	r4, r3, r4
 8003088:	000e      	movs	r6, r1
 800308a:	4688      	mov	r8, r1
 800308c:	2701      	movs	r7, #1
 800308e:	1aa4      	subs	r4, r4, r2
 8003090:	e546      	b.n	8002b20 <__aeabi_dsub+0xc4>
 8003092:	4663      	mov	r3, ip
 8003094:	08d9      	lsrs	r1, r3, #3
 8003096:	9b02      	ldr	r3, [sp, #8]
 8003098:	075a      	lsls	r2, r3, #29
 800309a:	430a      	orrs	r2, r1
 800309c:	08dc      	lsrs	r4, r3, #3
 800309e:	e5ee      	b.n	8002c7e <__aeabi_dsub+0x222>
 80030a0:	4663      	mov	r3, ip
 80030a2:	9c02      	ldr	r4, [sp, #8]
 80030a4:	9303      	str	r3, [sp, #12]
 80030a6:	e6c7      	b.n	8002e38 <__aeabi_dsub+0x3dc>
 80030a8:	08c0      	lsrs	r0, r0, #3
 80030aa:	2a00      	cmp	r2, #0
 80030ac:	d100      	bne.n	80030b0 <__aeabi_dsub+0x654>
 80030ae:	e6aa      	b.n	8002e06 <__aeabi_dsub+0x3aa>
 80030b0:	0762      	lsls	r2, r4, #29
 80030b2:	4310      	orrs	r0, r2
 80030b4:	2280      	movs	r2, #128	@ 0x80
 80030b6:	08e4      	lsrs	r4, r4, #3
 80030b8:	0312      	lsls	r2, r2, #12
 80030ba:	4214      	tst	r4, r2
 80030bc:	d0d7      	beq.n	800306e <__aeabi_dsub+0x612>
 80030be:	9f02      	ldr	r7, [sp, #8]
 80030c0:	08fd      	lsrs	r5, r7, #3
 80030c2:	4215      	tst	r5, r2
 80030c4:	d1d3      	bne.n	800306e <__aeabi_dsub+0x612>
 80030c6:	4663      	mov	r3, ip
 80030c8:	2601      	movs	r6, #1
 80030ca:	08d8      	lsrs	r0, r3, #3
 80030cc:	077b      	lsls	r3, r7, #29
 80030ce:	002c      	movs	r4, r5
 80030d0:	4318      	orrs	r0, r3
 80030d2:	400e      	ands	r6, r1
 80030d4:	e7cb      	b.n	800306e <__aeabi_dsub+0x612>
 80030d6:	000a      	movs	r2, r1
 80030d8:	0027      	movs	r7, r4
 80030da:	3a20      	subs	r2, #32
 80030dc:	40d7      	lsrs	r7, r2
 80030de:	2920      	cmp	r1, #32
 80030e0:	d005      	beq.n	80030ee <__aeabi_dsub+0x692>
 80030e2:	2240      	movs	r2, #64	@ 0x40
 80030e4:	1a52      	subs	r2, r2, r1
 80030e6:	4094      	lsls	r4, r2
 80030e8:	0025      	movs	r5, r4
 80030ea:	4305      	orrs	r5, r0
 80030ec:	9503      	str	r5, [sp, #12]
 80030ee:	9d03      	ldr	r5, [sp, #12]
 80030f0:	1e6a      	subs	r2, r5, #1
 80030f2:	4195      	sbcs	r5, r2
 80030f4:	432f      	orrs	r7, r5
 80030f6:	e610      	b.n	8002d1a <__aeabi_dsub+0x2be>
 80030f8:	0014      	movs	r4, r2
 80030fa:	2500      	movs	r5, #0
 80030fc:	2200      	movs	r2, #0
 80030fe:	e556      	b.n	8002bae <__aeabi_dsub+0x152>
 8003100:	9b02      	ldr	r3, [sp, #8]
 8003102:	4460      	add	r0, ip
 8003104:	4699      	mov	r9, r3
 8003106:	4560      	cmp	r0, ip
 8003108:	4192      	sbcs	r2, r2
 800310a:	444c      	add	r4, r9
 800310c:	4252      	negs	r2, r2
 800310e:	0005      	movs	r5, r0
 8003110:	18a4      	adds	r4, r4, r2
 8003112:	e74c      	b.n	8002fae <__aeabi_dsub+0x552>
 8003114:	001a      	movs	r2, r3
 8003116:	001c      	movs	r4, r3
 8003118:	432a      	orrs	r2, r5
 800311a:	d000      	beq.n	800311e <__aeabi_dsub+0x6c2>
 800311c:	e6b3      	b.n	8002e86 <__aeabi_dsub+0x42a>
 800311e:	e6c9      	b.n	8002eb4 <__aeabi_dsub+0x458>
 8003120:	2480      	movs	r4, #128	@ 0x80
 8003122:	2600      	movs	r6, #0
 8003124:	0324      	lsls	r4, r4, #12
 8003126:	e5ae      	b.n	8002c86 <__aeabi_dsub+0x22a>
 8003128:	2120      	movs	r1, #32
 800312a:	2500      	movs	r5, #0
 800312c:	1a09      	subs	r1, r1, r0
 800312e:	e517      	b.n	8002b60 <__aeabi_dsub+0x104>
 8003130:	2200      	movs	r2, #0
 8003132:	2500      	movs	r5, #0
 8003134:	4c0b      	ldr	r4, [pc, #44]	@ (8003164 <__aeabi_dsub+0x708>)
 8003136:	e53a      	b.n	8002bae <__aeabi_dsub+0x152>
 8003138:	2d00      	cmp	r5, #0
 800313a:	d100      	bne.n	800313e <__aeabi_dsub+0x6e2>
 800313c:	e5f6      	b.n	8002d2c <__aeabi_dsub+0x2d0>
 800313e:	464b      	mov	r3, r9
 8003140:	1bda      	subs	r2, r3, r7
 8003142:	4692      	mov	sl, r2
 8003144:	2f00      	cmp	r7, #0
 8003146:	d100      	bne.n	800314a <__aeabi_dsub+0x6ee>
 8003148:	e66f      	b.n	8002e2a <__aeabi_dsub+0x3ce>
 800314a:	2a38      	cmp	r2, #56	@ 0x38
 800314c:	dc05      	bgt.n	800315a <__aeabi_dsub+0x6fe>
 800314e:	2680      	movs	r6, #128	@ 0x80
 8003150:	0436      	lsls	r6, r6, #16
 8003152:	4334      	orrs	r4, r6
 8003154:	4688      	mov	r8, r1
 8003156:	000e      	movs	r6, r1
 8003158:	e6d1      	b.n	8002efe <__aeabi_dsub+0x4a2>
 800315a:	4688      	mov	r8, r1
 800315c:	000e      	movs	r6, r1
 800315e:	2501      	movs	r5, #1
 8003160:	e6de      	b.n	8002f20 <__aeabi_dsub+0x4c4>
 8003162:	46c0      	nop			@ (mov r8, r8)
 8003164:	000007ff 	.word	0x000007ff
 8003168:	ff7fffff 	.word	0xff7fffff
 800316c:	000007fe 	.word	0x000007fe
 8003170:	2d00      	cmp	r5, #0
 8003172:	d100      	bne.n	8003176 <__aeabi_dsub+0x71a>
 8003174:	e668      	b.n	8002e48 <__aeabi_dsub+0x3ec>
 8003176:	464b      	mov	r3, r9
 8003178:	1bd9      	subs	r1, r3, r7
 800317a:	2f00      	cmp	r7, #0
 800317c:	d101      	bne.n	8003182 <__aeabi_dsub+0x726>
 800317e:	468a      	mov	sl, r1
 8003180:	e5a7      	b.n	8002cd2 <__aeabi_dsub+0x276>
 8003182:	2701      	movs	r7, #1
 8003184:	2938      	cmp	r1, #56	@ 0x38
 8003186:	dd00      	ble.n	800318a <__aeabi_dsub+0x72e>
 8003188:	e5c7      	b.n	8002d1a <__aeabi_dsub+0x2be>
 800318a:	2280      	movs	r2, #128	@ 0x80
 800318c:	0412      	lsls	r2, r2, #16
 800318e:	4314      	orrs	r4, r2
 8003190:	e5af      	b.n	8002cf2 <__aeabi_dsub+0x296>
 8003192:	46c0      	nop			@ (mov r8, r8)

08003194 <__aeabi_dcmpun>:
 8003194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003196:	46c6      	mov	lr, r8
 8003198:	031e      	lsls	r6, r3, #12
 800319a:	0b36      	lsrs	r6, r6, #12
 800319c:	46b0      	mov	r8, r6
 800319e:	4e0d      	ldr	r6, [pc, #52]	@ (80031d4 <__aeabi_dcmpun+0x40>)
 80031a0:	030c      	lsls	r4, r1, #12
 80031a2:	004d      	lsls	r5, r1, #1
 80031a4:	005f      	lsls	r7, r3, #1
 80031a6:	b500      	push	{lr}
 80031a8:	0b24      	lsrs	r4, r4, #12
 80031aa:	0d6d      	lsrs	r5, r5, #21
 80031ac:	0d7f      	lsrs	r7, r7, #21
 80031ae:	42b5      	cmp	r5, r6
 80031b0:	d00b      	beq.n	80031ca <__aeabi_dcmpun+0x36>
 80031b2:	4908      	ldr	r1, [pc, #32]	@ (80031d4 <__aeabi_dcmpun+0x40>)
 80031b4:	2000      	movs	r0, #0
 80031b6:	428f      	cmp	r7, r1
 80031b8:	d104      	bne.n	80031c4 <__aeabi_dcmpun+0x30>
 80031ba:	4646      	mov	r6, r8
 80031bc:	4316      	orrs	r6, r2
 80031be:	0030      	movs	r0, r6
 80031c0:	1e43      	subs	r3, r0, #1
 80031c2:	4198      	sbcs	r0, r3
 80031c4:	bc80      	pop	{r7}
 80031c6:	46b8      	mov	r8, r7
 80031c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031ca:	4304      	orrs	r4, r0
 80031cc:	2001      	movs	r0, #1
 80031ce:	2c00      	cmp	r4, #0
 80031d0:	d1f8      	bne.n	80031c4 <__aeabi_dcmpun+0x30>
 80031d2:	e7ee      	b.n	80031b2 <__aeabi_dcmpun+0x1e>
 80031d4:	000007ff 	.word	0x000007ff

080031d8 <__aeabi_d2iz>:
 80031d8:	000b      	movs	r3, r1
 80031da:	0002      	movs	r2, r0
 80031dc:	b570      	push	{r4, r5, r6, lr}
 80031de:	4d16      	ldr	r5, [pc, #88]	@ (8003238 <__aeabi_d2iz+0x60>)
 80031e0:	030c      	lsls	r4, r1, #12
 80031e2:	b082      	sub	sp, #8
 80031e4:	0049      	lsls	r1, r1, #1
 80031e6:	2000      	movs	r0, #0
 80031e8:	9200      	str	r2, [sp, #0]
 80031ea:	9301      	str	r3, [sp, #4]
 80031ec:	0b24      	lsrs	r4, r4, #12
 80031ee:	0d49      	lsrs	r1, r1, #21
 80031f0:	0fde      	lsrs	r6, r3, #31
 80031f2:	42a9      	cmp	r1, r5
 80031f4:	dd04      	ble.n	8003200 <__aeabi_d2iz+0x28>
 80031f6:	4811      	ldr	r0, [pc, #68]	@ (800323c <__aeabi_d2iz+0x64>)
 80031f8:	4281      	cmp	r1, r0
 80031fa:	dd03      	ble.n	8003204 <__aeabi_d2iz+0x2c>
 80031fc:	4b10      	ldr	r3, [pc, #64]	@ (8003240 <__aeabi_d2iz+0x68>)
 80031fe:	18f0      	adds	r0, r6, r3
 8003200:	b002      	add	sp, #8
 8003202:	bd70      	pop	{r4, r5, r6, pc}
 8003204:	2080      	movs	r0, #128	@ 0x80
 8003206:	0340      	lsls	r0, r0, #13
 8003208:	4320      	orrs	r0, r4
 800320a:	4c0e      	ldr	r4, [pc, #56]	@ (8003244 <__aeabi_d2iz+0x6c>)
 800320c:	1a64      	subs	r4, r4, r1
 800320e:	2c1f      	cmp	r4, #31
 8003210:	dd08      	ble.n	8003224 <__aeabi_d2iz+0x4c>
 8003212:	4b0d      	ldr	r3, [pc, #52]	@ (8003248 <__aeabi_d2iz+0x70>)
 8003214:	1a5b      	subs	r3, r3, r1
 8003216:	40d8      	lsrs	r0, r3
 8003218:	0003      	movs	r3, r0
 800321a:	4258      	negs	r0, r3
 800321c:	2e00      	cmp	r6, #0
 800321e:	d1ef      	bne.n	8003200 <__aeabi_d2iz+0x28>
 8003220:	0018      	movs	r0, r3
 8003222:	e7ed      	b.n	8003200 <__aeabi_d2iz+0x28>
 8003224:	4b09      	ldr	r3, [pc, #36]	@ (800324c <__aeabi_d2iz+0x74>)
 8003226:	9a00      	ldr	r2, [sp, #0]
 8003228:	469c      	mov	ip, r3
 800322a:	0003      	movs	r3, r0
 800322c:	4461      	add	r1, ip
 800322e:	408b      	lsls	r3, r1
 8003230:	40e2      	lsrs	r2, r4
 8003232:	4313      	orrs	r3, r2
 8003234:	e7f1      	b.n	800321a <__aeabi_d2iz+0x42>
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	000003fe 	.word	0x000003fe
 800323c:	0000041d 	.word	0x0000041d
 8003240:	7fffffff 	.word	0x7fffffff
 8003244:	00000433 	.word	0x00000433
 8003248:	00000413 	.word	0x00000413
 800324c:	fffffbed 	.word	0xfffffbed

08003250 <__aeabi_i2d>:
 8003250:	b570      	push	{r4, r5, r6, lr}
 8003252:	2800      	cmp	r0, #0
 8003254:	d016      	beq.n	8003284 <__aeabi_i2d+0x34>
 8003256:	17c3      	asrs	r3, r0, #31
 8003258:	18c5      	adds	r5, r0, r3
 800325a:	405d      	eors	r5, r3
 800325c:	0fc4      	lsrs	r4, r0, #31
 800325e:	0028      	movs	r0, r5
 8003260:	f000 f8cc 	bl	80033fc <__clzsi2>
 8003264:	4b10      	ldr	r3, [pc, #64]	@ (80032a8 <__aeabi_i2d+0x58>)
 8003266:	1a1b      	subs	r3, r3, r0
 8003268:	055b      	lsls	r3, r3, #21
 800326a:	0d5b      	lsrs	r3, r3, #21
 800326c:	280a      	cmp	r0, #10
 800326e:	dc14      	bgt.n	800329a <__aeabi_i2d+0x4a>
 8003270:	0002      	movs	r2, r0
 8003272:	002e      	movs	r6, r5
 8003274:	3215      	adds	r2, #21
 8003276:	4096      	lsls	r6, r2
 8003278:	220b      	movs	r2, #11
 800327a:	1a12      	subs	r2, r2, r0
 800327c:	40d5      	lsrs	r5, r2
 800327e:	032d      	lsls	r5, r5, #12
 8003280:	0b2d      	lsrs	r5, r5, #12
 8003282:	e003      	b.n	800328c <__aeabi_i2d+0x3c>
 8003284:	2400      	movs	r4, #0
 8003286:	2300      	movs	r3, #0
 8003288:	2500      	movs	r5, #0
 800328a:	2600      	movs	r6, #0
 800328c:	051b      	lsls	r3, r3, #20
 800328e:	432b      	orrs	r3, r5
 8003290:	07e4      	lsls	r4, r4, #31
 8003292:	4323      	orrs	r3, r4
 8003294:	0030      	movs	r0, r6
 8003296:	0019      	movs	r1, r3
 8003298:	bd70      	pop	{r4, r5, r6, pc}
 800329a:	380b      	subs	r0, #11
 800329c:	4085      	lsls	r5, r0
 800329e:	032d      	lsls	r5, r5, #12
 80032a0:	2600      	movs	r6, #0
 80032a2:	0b2d      	lsrs	r5, r5, #12
 80032a4:	e7f2      	b.n	800328c <__aeabi_i2d+0x3c>
 80032a6:	46c0      	nop			@ (mov r8, r8)
 80032a8:	0000041e 	.word	0x0000041e

080032ac <__aeabi_ui2d>:
 80032ac:	b510      	push	{r4, lr}
 80032ae:	1e04      	subs	r4, r0, #0
 80032b0:	d010      	beq.n	80032d4 <__aeabi_ui2d+0x28>
 80032b2:	f000 f8a3 	bl	80033fc <__clzsi2>
 80032b6:	4b0e      	ldr	r3, [pc, #56]	@ (80032f0 <__aeabi_ui2d+0x44>)
 80032b8:	1a1b      	subs	r3, r3, r0
 80032ba:	055b      	lsls	r3, r3, #21
 80032bc:	0d5b      	lsrs	r3, r3, #21
 80032be:	280a      	cmp	r0, #10
 80032c0:	dc0f      	bgt.n	80032e2 <__aeabi_ui2d+0x36>
 80032c2:	220b      	movs	r2, #11
 80032c4:	0021      	movs	r1, r4
 80032c6:	1a12      	subs	r2, r2, r0
 80032c8:	40d1      	lsrs	r1, r2
 80032ca:	3015      	adds	r0, #21
 80032cc:	030a      	lsls	r2, r1, #12
 80032ce:	4084      	lsls	r4, r0
 80032d0:	0b12      	lsrs	r2, r2, #12
 80032d2:	e001      	b.n	80032d8 <__aeabi_ui2d+0x2c>
 80032d4:	2300      	movs	r3, #0
 80032d6:	2200      	movs	r2, #0
 80032d8:	051b      	lsls	r3, r3, #20
 80032da:	4313      	orrs	r3, r2
 80032dc:	0020      	movs	r0, r4
 80032de:	0019      	movs	r1, r3
 80032e0:	bd10      	pop	{r4, pc}
 80032e2:	0022      	movs	r2, r4
 80032e4:	380b      	subs	r0, #11
 80032e6:	4082      	lsls	r2, r0
 80032e8:	0312      	lsls	r2, r2, #12
 80032ea:	2400      	movs	r4, #0
 80032ec:	0b12      	lsrs	r2, r2, #12
 80032ee:	e7f3      	b.n	80032d8 <__aeabi_ui2d+0x2c>
 80032f0:	0000041e 	.word	0x0000041e

080032f4 <__aeabi_d2f>:
 80032f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032f6:	004b      	lsls	r3, r1, #1
 80032f8:	030f      	lsls	r7, r1, #12
 80032fa:	0d5b      	lsrs	r3, r3, #21
 80032fc:	4c3b      	ldr	r4, [pc, #236]	@ (80033ec <__aeabi_d2f+0xf8>)
 80032fe:	0f45      	lsrs	r5, r0, #29
 8003300:	b083      	sub	sp, #12
 8003302:	0a7f      	lsrs	r7, r7, #9
 8003304:	1c5e      	adds	r6, r3, #1
 8003306:	432f      	orrs	r7, r5
 8003308:	9000      	str	r0, [sp, #0]
 800330a:	9101      	str	r1, [sp, #4]
 800330c:	0fca      	lsrs	r2, r1, #31
 800330e:	00c5      	lsls	r5, r0, #3
 8003310:	4226      	tst	r6, r4
 8003312:	d00b      	beq.n	800332c <__aeabi_d2f+0x38>
 8003314:	4936      	ldr	r1, [pc, #216]	@ (80033f0 <__aeabi_d2f+0xfc>)
 8003316:	185c      	adds	r4, r3, r1
 8003318:	2cfe      	cmp	r4, #254	@ 0xfe
 800331a:	dd13      	ble.n	8003344 <__aeabi_d2f+0x50>
 800331c:	20ff      	movs	r0, #255	@ 0xff
 800331e:	2300      	movs	r3, #0
 8003320:	05c0      	lsls	r0, r0, #23
 8003322:	4318      	orrs	r0, r3
 8003324:	07d2      	lsls	r2, r2, #31
 8003326:	4310      	orrs	r0, r2
 8003328:	b003      	add	sp, #12
 800332a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800332c:	2b00      	cmp	r3, #0
 800332e:	d102      	bne.n	8003336 <__aeabi_d2f+0x42>
 8003330:	2000      	movs	r0, #0
 8003332:	2300      	movs	r3, #0
 8003334:	e7f4      	b.n	8003320 <__aeabi_d2f+0x2c>
 8003336:	433d      	orrs	r5, r7
 8003338:	d0f0      	beq.n	800331c <__aeabi_d2f+0x28>
 800333a:	2380      	movs	r3, #128	@ 0x80
 800333c:	03db      	lsls	r3, r3, #15
 800333e:	20ff      	movs	r0, #255	@ 0xff
 8003340:	433b      	orrs	r3, r7
 8003342:	e7ed      	b.n	8003320 <__aeabi_d2f+0x2c>
 8003344:	2c00      	cmp	r4, #0
 8003346:	dd14      	ble.n	8003372 <__aeabi_d2f+0x7e>
 8003348:	9b00      	ldr	r3, [sp, #0]
 800334a:	00ff      	lsls	r7, r7, #3
 800334c:	019b      	lsls	r3, r3, #6
 800334e:	1e58      	subs	r0, r3, #1
 8003350:	4183      	sbcs	r3, r0
 8003352:	0f69      	lsrs	r1, r5, #29
 8003354:	433b      	orrs	r3, r7
 8003356:	430b      	orrs	r3, r1
 8003358:	0759      	lsls	r1, r3, #29
 800335a:	d041      	beq.n	80033e0 <__aeabi_d2f+0xec>
 800335c:	210f      	movs	r1, #15
 800335e:	4019      	ands	r1, r3
 8003360:	2904      	cmp	r1, #4
 8003362:	d028      	beq.n	80033b6 <__aeabi_d2f+0xc2>
 8003364:	3304      	adds	r3, #4
 8003366:	0159      	lsls	r1, r3, #5
 8003368:	d525      	bpl.n	80033b6 <__aeabi_d2f+0xc2>
 800336a:	3401      	adds	r4, #1
 800336c:	2300      	movs	r3, #0
 800336e:	b2e0      	uxtb	r0, r4
 8003370:	e7d6      	b.n	8003320 <__aeabi_d2f+0x2c>
 8003372:	0021      	movs	r1, r4
 8003374:	3117      	adds	r1, #23
 8003376:	dbdb      	blt.n	8003330 <__aeabi_d2f+0x3c>
 8003378:	2180      	movs	r1, #128	@ 0x80
 800337a:	201e      	movs	r0, #30
 800337c:	0409      	lsls	r1, r1, #16
 800337e:	4339      	orrs	r1, r7
 8003380:	1b00      	subs	r0, r0, r4
 8003382:	281f      	cmp	r0, #31
 8003384:	dd1b      	ble.n	80033be <__aeabi_d2f+0xca>
 8003386:	2602      	movs	r6, #2
 8003388:	4276      	negs	r6, r6
 800338a:	1b34      	subs	r4, r6, r4
 800338c:	000e      	movs	r6, r1
 800338e:	40e6      	lsrs	r6, r4
 8003390:	0034      	movs	r4, r6
 8003392:	2820      	cmp	r0, #32
 8003394:	d004      	beq.n	80033a0 <__aeabi_d2f+0xac>
 8003396:	4817      	ldr	r0, [pc, #92]	@ (80033f4 <__aeabi_d2f+0x100>)
 8003398:	4684      	mov	ip, r0
 800339a:	4463      	add	r3, ip
 800339c:	4099      	lsls	r1, r3
 800339e:	430d      	orrs	r5, r1
 80033a0:	002b      	movs	r3, r5
 80033a2:	1e59      	subs	r1, r3, #1
 80033a4:	418b      	sbcs	r3, r1
 80033a6:	4323      	orrs	r3, r4
 80033a8:	0759      	lsls	r1, r3, #29
 80033aa:	d015      	beq.n	80033d8 <__aeabi_d2f+0xe4>
 80033ac:	210f      	movs	r1, #15
 80033ae:	2400      	movs	r4, #0
 80033b0:	4019      	ands	r1, r3
 80033b2:	2904      	cmp	r1, #4
 80033b4:	d117      	bne.n	80033e6 <__aeabi_d2f+0xf2>
 80033b6:	019b      	lsls	r3, r3, #6
 80033b8:	0a5b      	lsrs	r3, r3, #9
 80033ba:	b2e0      	uxtb	r0, r4
 80033bc:	e7b0      	b.n	8003320 <__aeabi_d2f+0x2c>
 80033be:	4c0e      	ldr	r4, [pc, #56]	@ (80033f8 <__aeabi_d2f+0x104>)
 80033c0:	191c      	adds	r4, r3, r4
 80033c2:	002b      	movs	r3, r5
 80033c4:	40a5      	lsls	r5, r4
 80033c6:	40c3      	lsrs	r3, r0
 80033c8:	40a1      	lsls	r1, r4
 80033ca:	1e68      	subs	r0, r5, #1
 80033cc:	4185      	sbcs	r5, r0
 80033ce:	4329      	orrs	r1, r5
 80033d0:	430b      	orrs	r3, r1
 80033d2:	2400      	movs	r4, #0
 80033d4:	0759      	lsls	r1, r3, #29
 80033d6:	d1c1      	bne.n	800335c <__aeabi_d2f+0x68>
 80033d8:	019b      	lsls	r3, r3, #6
 80033da:	2000      	movs	r0, #0
 80033dc:	0a5b      	lsrs	r3, r3, #9
 80033de:	e79f      	b.n	8003320 <__aeabi_d2f+0x2c>
 80033e0:	08db      	lsrs	r3, r3, #3
 80033e2:	b2e0      	uxtb	r0, r4
 80033e4:	e79c      	b.n	8003320 <__aeabi_d2f+0x2c>
 80033e6:	3304      	adds	r3, #4
 80033e8:	e7e5      	b.n	80033b6 <__aeabi_d2f+0xc2>
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	000007fe 	.word	0x000007fe
 80033f0:	fffffc80 	.word	0xfffffc80
 80033f4:	fffffca2 	.word	0xfffffca2
 80033f8:	fffffc82 	.word	0xfffffc82

080033fc <__clzsi2>:
 80033fc:	211c      	movs	r1, #28
 80033fe:	2301      	movs	r3, #1
 8003400:	041b      	lsls	r3, r3, #16
 8003402:	4298      	cmp	r0, r3
 8003404:	d301      	bcc.n	800340a <__clzsi2+0xe>
 8003406:	0c00      	lsrs	r0, r0, #16
 8003408:	3910      	subs	r1, #16
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	4298      	cmp	r0, r3
 800340e:	d301      	bcc.n	8003414 <__clzsi2+0x18>
 8003410:	0a00      	lsrs	r0, r0, #8
 8003412:	3908      	subs	r1, #8
 8003414:	091b      	lsrs	r3, r3, #4
 8003416:	4298      	cmp	r0, r3
 8003418:	d301      	bcc.n	800341e <__clzsi2+0x22>
 800341a:	0900      	lsrs	r0, r0, #4
 800341c:	3904      	subs	r1, #4
 800341e:	a202      	add	r2, pc, #8	@ (adr r2, 8003428 <__clzsi2+0x2c>)
 8003420:	5c10      	ldrb	r0, [r2, r0]
 8003422:	1840      	adds	r0, r0, r1
 8003424:	4770      	bx	lr
 8003426:	46c0      	nop			@ (mov r8, r8)
 8003428:	02020304 	.word	0x02020304
 800342c:	01010101 	.word	0x01010101
	...

08003438 <__clzdi2>:
 8003438:	b510      	push	{r4, lr}
 800343a:	2900      	cmp	r1, #0
 800343c:	d103      	bne.n	8003446 <__clzdi2+0xe>
 800343e:	f7ff ffdd 	bl	80033fc <__clzsi2>
 8003442:	3020      	adds	r0, #32
 8003444:	e002      	b.n	800344c <__clzdi2+0x14>
 8003446:	0008      	movs	r0, r1
 8003448:	f7ff ffd8 	bl	80033fc <__clzsi2>
 800344c:	bd10      	pop	{r4, pc}
 800344e:	46c0      	nop			@ (mov r8, r8)

08003450 <ESP_Init>:
static ESP_States EspState = ESP_STATE_INIT;

//TODO: Add de-init if ESP is off. Otherwise there is going to be 3.3V on the ESP.


void ESP_Init(UART_HandleTypeDef* espUart) {
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  EspUart = espUart;
 8003458:	4b04      	ldr	r3, [pc, #16]	@ (800346c <ESP_Init+0x1c>)
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	601a      	str	r2, [r3, #0]
  EspState = ESP_STATE_INIT;
 800345e:	4b04      	ldr	r3, [pc, #16]	@ (8003470 <ESP_Init+0x20>)
 8003460:	2202      	movs	r2, #2
 8003462:	701a      	strb	r2, [r3, #0]
}
 8003464:	46c0      	nop			@ (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b002      	add	sp, #8
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20000234 	.word	0x20000234
 8003470:	20000000 	.word	0x20000000

08003474 <ESP_Send>:

static bool ESP_Send(uint8_t* command, uint8_t length) {
 8003474:	b5b0      	push	{r4, r5, r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	000a      	movs	r2, r1
 800347e:	1cfb      	adds	r3, r7, #3
 8003480:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(EspUart, command, length);
 8003482:	4b0f      	ldr	r3, [pc, #60]	@ (80034c0 <ESP_Send+0x4c>)
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	1cfb      	adds	r3, r7, #3
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	b29a      	uxth	r2, r3
 800348c:	250f      	movs	r5, #15
 800348e:	197c      	adds	r4, r7, r5
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	0019      	movs	r1, r3
 8003494:	f008 fb38 	bl	800bb08 <HAL_UART_Transmit_DMA>
 8003498:	0003      	movs	r3, r0
 800349a:	7023      	strb	r3, [r4, #0]
  if (status != HAL_OK) {
 800349c:	197b      	adds	r3, r7, r5
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d007      	beq.n	80034b4 <ESP_Send+0x40>
    Debug("Error in HAL_UART_Transmit_DMA");
 80034a4:	4a07      	ldr	r2, [pc, #28]	@ (80034c4 <ESP_Send+0x50>)
 80034a6:	4b08      	ldr	r3, [pc, #32]	@ (80034c8 <ESP_Send+0x54>)
 80034a8:	0019      	movs	r1, r3
 80034aa:	2003      	movs	r0, #3
 80034ac:	f003 f858 	bl	8006560 <CreateLine>
    return false;
 80034b0:	2300      	movs	r3, #0
 80034b2:	e000      	b.n	80034b6 <ESP_Send+0x42>
  }
  return true;
 80034b4:	2301      	movs	r3, #1
}
 80034b6:	0018      	movs	r0, r3
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b004      	add	sp, #16
 80034bc:	bdb0      	pop	{r4, r5, r7, pc}
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	20000234 	.word	0x20000234
 80034c4:	08010570 	.word	0x08010570
 80034c8:	08010590 	.word	0x08010590

080034cc <ESP_Receive>:

static bool ESP_Receive(uint8_t* reply, uint8_t length) {
 80034cc:	b5b0      	push	{r4, r5, r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	000a      	movs	r2, r1
 80034d6:	1cfb      	adds	r3, r7, #3
 80034d8:	701a      	strb	r2, [r3, #0]
//  HAL_UART_DMAStop(EspUart);
  RxComplete = false;
 80034da:	4b12      	ldr	r3, [pc, #72]	@ (8003524 <ESP_Receive+0x58>)
 80034dc:	2200      	movs	r2, #0
 80034de:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_UART_Receive_DMA(EspUart, reply, length);
 80034e0:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <ESP_Receive+0x5c>)
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	1cfb      	adds	r3, r7, #3
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	250f      	movs	r5, #15
 80034ec:	197c      	adds	r4, r7, r5
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	0019      	movs	r1, r3
 80034f2:	f008 fb99 	bl	800bc28 <HAL_UART_Receive_DMA>
 80034f6:	0003      	movs	r3, r0
 80034f8:	7023      	strb	r3, [r4, #0]
  if (status != HAL_OK) {
 80034fa:	197b      	adds	r3, r7, r5
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <ESP_Receive+0x4c>
    Debug("Error in HAL_UART_Receive_DMA.");
 8003502:	4a0a      	ldr	r2, [pc, #40]	@ (800352c <ESP_Receive+0x60>)
 8003504:	4b0a      	ldr	r3, [pc, #40]	@ (8003530 <ESP_Receive+0x64>)
 8003506:	0019      	movs	r1, r3
 8003508:	2003      	movs	r0, #3
 800350a:	f003 f829 	bl	8006560 <CreateLine>
    RxComplete = true;
 800350e:	4b05      	ldr	r3, [pc, #20]	@ (8003524 <ESP_Receive+0x58>)
 8003510:	2201      	movs	r2, #1
 8003512:	701a      	strb	r2, [r3, #0]
    return false;
 8003514:	2300      	movs	r3, #0
 8003516:	e000      	b.n	800351a <ESP_Receive+0x4e>
  }
  return true;
 8003518:	2301      	movs	r3, #1
}
 800351a:	0018      	movs	r0, r3
 800351c:	46bd      	mov	sp, r7
 800351e:	b004      	add	sp, #16
 8003520:	bdb0      	pop	{r4, r5, r7, pc}
 8003522:	46c0      	nop			@ (mov r8, r8)
 8003524:	20000238 	.word	0x20000238
 8003528:	20000234 	.word	0x20000234
 800352c:	08010594 	.word	0x08010594
 8003530:	08010590 	.word	0x08010590

08003534 <HAL_UART_RxCpltCallback>:

// Callback for reception complete
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  if (huart == EspUart) {
 800353c:	4b08      	ldr	r3, [pc, #32]	@ (8003560 <HAL_UART_RxCpltCallback+0x2c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	429a      	cmp	r2, r3
 8003544:	d108      	bne.n	8003558 <HAL_UART_RxCpltCallback+0x24>
    RxComplete = true;
 8003546:	4b07      	ldr	r3, [pc, #28]	@ (8003564 <HAL_UART_RxCpltCallback+0x30>)
 8003548:	2201      	movs	r2, #1
 800354a:	701a      	strb	r2, [r3, #0]
    Debug("RxComplete");
 800354c:	4a06      	ldr	r2, [pc, #24]	@ (8003568 <HAL_UART_RxCpltCallback+0x34>)
 800354e:	4b07      	ldr	r3, [pc, #28]	@ (800356c <HAL_UART_RxCpltCallback+0x38>)
 8003550:	0019      	movs	r1, r3
 8003552:	2003      	movs	r0, #3
 8003554:	f003 f804 	bl	8006560 <CreateLine>
  }
}
 8003558:	46c0      	nop			@ (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	b002      	add	sp, #8
 800355e:	bd80      	pop	{r7, pc}
 8003560:	20000234 	.word	0x20000234
 8003564:	20000238 	.word	0x20000238
 8003568:	080105b4 	.word	0x080105b4
 800356c:	08010590 	.word	0x08010590

08003570 <HAL_UART_ErrorCallback>:

// Callback for UART error
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  if (huart == EspUart) {
 8003578:	4b05      	ldr	r3, [pc, #20]	@ (8003590 <HAL_UART_ErrorCallback+0x20>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	429a      	cmp	r2, r3
 8003580:	d102      	bne.n	8003588 <HAL_UART_ErrorCallback+0x18>
    // Handle error
    EspState = ESP_STATE_ERROR;
 8003582:	4b04      	ldr	r3, [pc, #16]	@ (8003594 <HAL_UART_ErrorCallback+0x24>)
 8003584:	2206      	movs	r2, #6
 8003586:	701a      	strb	r2, [r3, #0]
  }
}
 8003588:	46c0      	nop			@ (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	b002      	add	sp, #8
 800358e:	bd80      	pop	{r7, pc}
 8003590:	20000234 	.word	0x20000234
 8003594:	20000000 	.word	0x20000000

08003598 <SetCommandBuffer>:

void SetCommandBuffer(const char* command) {
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
    strncpy(CommandBuffer, command, ESP_MAX_BUFFER_SIZE);
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <SetCommandBuffer+0x24>)
 80035a4:	22ff      	movs	r2, #255	@ 0xff
 80035a6:	0018      	movs	r0, r3
 80035a8:	f00a fc68 	bl	800de7c <strncpy>
    CommandEchoed = false; // Reset the flag when a new command is sent
 80035ac:	4b04      	ldr	r3, [pc, #16]	@ (80035c0 <SetCommandBuffer+0x28>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	701a      	strb	r2, [r3, #0]
}
 80035b2:	46c0      	nop			@ (mov r8, r8)
 80035b4:	46bd      	mov	sp, r7
 80035b6:	b002      	add	sp, #8
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	20000540 	.word	0x20000540
 80035c0:	2000063f 	.word	0x2000063f

080035c4 <ParseBuffer>:

void ParseBuffer(uint8_t* buffer, uint16_t len) {
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	000a      	movs	r2, r1
 80035ce:	1cbb      	adds	r3, r7, #2
 80035d0:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 80035d2:	230e      	movs	r3, #14
 80035d4:	18fb      	adds	r3, r7, r3
 80035d6:	2200      	movs	r2, #0
 80035d8:	801a      	strh	r2, [r3, #0]
 80035da:	e08a      	b.n	80036f2 <ParseBuffer+0x12e>
        char c = buffer[i];
 80035dc:	230e      	movs	r3, #14
 80035de:	18fb      	adds	r3, r7, r3
 80035e0:	881b      	ldrh	r3, [r3, #0]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	18d2      	adds	r2, r2, r3
 80035e6:	200d      	movs	r0, #13
 80035e8:	183b      	adds	r3, r7, r0
 80035ea:	7812      	ldrb	r2, [r2, #0]
 80035ec:	701a      	strb	r2, [r3, #0]

        // Add the new character to the temp buffer
        TempBuffer[TempIndex++] = c;
 80035ee:	4b47      	ldr	r3, [pc, #284]	@ (800370c <ParseBuffer+0x148>)
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	1c5a      	adds	r2, r3, #1
 80035f4:	b291      	uxth	r1, r2
 80035f6:	4a45      	ldr	r2, [pc, #276]	@ (800370c <ParseBuffer+0x148>)
 80035f8:	8011      	strh	r1, [r2, #0]
 80035fa:	0019      	movs	r1, r3
 80035fc:	4b44      	ldr	r3, [pc, #272]	@ (8003710 <ParseBuffer+0x14c>)
 80035fe:	183a      	adds	r2, r7, r0
 8003600:	7812      	ldrb	r2, [r2, #0]
 8003602:	545a      	strb	r2, [r3, r1]

        // Check if we've reached the end of a line (i.e., "\r\n")
        if (c == '\n' && TempIndex > 1 && TempBuffer[TempIndex - 2] == '\r') {
 8003604:	183b      	adds	r3, r7, r0
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b0a      	cmp	r3, #10
 800360a:	d000      	beq.n	800360e <ParseBuffer+0x4a>
 800360c:	e06b      	b.n	80036e6 <ParseBuffer+0x122>
 800360e:	4b3f      	ldr	r3, [pc, #252]	@ (800370c <ParseBuffer+0x148>)
 8003610:	881b      	ldrh	r3, [r3, #0]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d967      	bls.n	80036e6 <ParseBuffer+0x122>
 8003616:	4b3d      	ldr	r3, [pc, #244]	@ (800370c <ParseBuffer+0x148>)
 8003618:	881b      	ldrh	r3, [r3, #0]
 800361a:	3b02      	subs	r3, #2
 800361c:	4a3c      	ldr	r2, [pc, #240]	@ (8003710 <ParseBuffer+0x14c>)
 800361e:	5cd3      	ldrb	r3, [r2, r3]
 8003620:	2b0d      	cmp	r3, #13
 8003622:	d160      	bne.n	80036e6 <ParseBuffer+0x122>
            // Null-terminate the string
            TempBuffer[TempIndex] = '\0';
 8003624:	4b39      	ldr	r3, [pc, #228]	@ (800370c <ParseBuffer+0x148>)
 8003626:	881b      	ldrh	r3, [r3, #0]
 8003628:	001a      	movs	r2, r3
 800362a:	4b39      	ldr	r3, [pc, #228]	@ (8003710 <ParseBuffer+0x14c>)
 800362c:	2100      	movs	r1, #0
 800362e:	5499      	strb	r1, [r3, r2]
            if (CommandEchoed) {
 8003630:	4b38      	ldr	r3, [pc, #224]	@ (8003714 <ParseBuffer+0x150>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d034      	beq.n	80036a2 <ParseBuffer+0xde>
              // Command is echoed.
              // Copying last response to buffer.
              if(strstr(TempBuffer, AT_RESPONSE_OK) != NULL) {
 8003638:	4a37      	ldr	r2, [pc, #220]	@ (8003718 <ParseBuffer+0x154>)
 800363a:	4b35      	ldr	r3, [pc, #212]	@ (8003710 <ParseBuffer+0x14c>)
 800363c:	0011      	movs	r1, r2
 800363e:	0018      	movs	r0, r3
 8003640:	f00a fc30 	bl	800dea4 <strstr>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d009      	beq.n	800365c <ParseBuffer+0x98>
                Debug("Found OK, stop parsing.");
 8003648:	4a34      	ldr	r2, [pc, #208]	@ (800371c <ParseBuffer+0x158>)
 800364a:	4b35      	ldr	r3, [pc, #212]	@ (8003720 <ParseBuffer+0x15c>)
 800364c:	0019      	movs	r1, r3
 800364e:	2003      	movs	r0, #3
 8003650:	f002 ff86 	bl	8006560 <CreateLine>
                EspState = ESP_STATE_SEND_AT;
 8003654:	4b33      	ldr	r3, [pc, #204]	@ (8003724 <ParseBuffer+0x160>)
 8003656:	2204      	movs	r2, #4
 8003658:	701a      	strb	r2, [r3, #0]
                break;
 800365a:	e053      	b.n	8003704 <ParseBuffer+0x140>
              }
              if(strstr(TempBuffer, AT_RESPONSE_OK) != NULL) {
 800365c:	4a2e      	ldr	r2, [pc, #184]	@ (8003718 <ParseBuffer+0x154>)
 800365e:	4b2c      	ldr	r3, [pc, #176]	@ (8003710 <ParseBuffer+0x14c>)
 8003660:	0011      	movs	r1, r2
 8003662:	0018      	movs	r0, r3
 8003664:	f00a fc1e 	bl	800dea4 <strstr>
 8003668:	1e03      	subs	r3, r0, #0
 800366a:	d009      	beq.n	8003680 <ParseBuffer+0xbc>
                Debug("Found ERROR, stop parsing.");
 800366c:	4a2e      	ldr	r2, [pc, #184]	@ (8003728 <ParseBuffer+0x164>)
 800366e:	4b2c      	ldr	r3, [pc, #176]	@ (8003720 <ParseBuffer+0x15c>)
 8003670:	0019      	movs	r1, r3
 8003672:	2003      	movs	r0, #3
 8003674:	f002 ff74 	bl	8006560 <CreateLine>
                EspState = ESP_STATE_ERROR;
 8003678:	4b2a      	ldr	r3, [pc, #168]	@ (8003724 <ParseBuffer+0x160>)
 800367a:	2206      	movs	r2, #6
 800367c:	701a      	strb	r2, [r3, #0]
                break;
 800367e:	e041      	b.n	8003704 <ParseBuffer+0x140>
              }
              memcpy(LastATResponse, TempBuffer, ESP_MAX_BUFFER_SIZE);
 8003680:	4a2a      	ldr	r2, [pc, #168]	@ (800372c <ParseBuffer+0x168>)
 8003682:	4b23      	ldr	r3, [pc, #140]	@ (8003710 <ParseBuffer+0x14c>)
 8003684:	0010      	movs	r0, r2
 8003686:	0019      	movs	r1, r3
 8003688:	23ff      	movs	r3, #255	@ 0xff
 800368a:	001a      	movs	r2, r3
 800368c:	f00a fcaa 	bl	800dfe4 <memcpy>
              // Response handled, resetting buffer.
              TempIndex = 0;
 8003690:	4b1e      	ldr	r3, [pc, #120]	@ (800370c <ParseBuffer+0x148>)
 8003692:	2200      	movs	r2, #0
 8003694:	801a      	strh	r2, [r3, #0]
              // Clear the buffer
              memset(TempBuffer, 0, ESP_MAX_BUFFER_SIZE);
 8003696:	4b1e      	ldr	r3, [pc, #120]	@ (8003710 <ParseBuffer+0x14c>)
 8003698:	22ff      	movs	r2, #255	@ 0xff
 800369a:	2100      	movs	r1, #0
 800369c:	0018      	movs	r0, r3
 800369e:	f00a fbe5 	bl	800de6c <memset>
            }
            // Check if the received string matches the last sent command (echo)
            if (!CommandEchoed && strstr(TempBuffer, CommandBuffer) != NULL) {
 80036a2:	4b1c      	ldr	r3, [pc, #112]	@ (8003714 <ParseBuffer+0x150>)
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	2201      	movs	r2, #1
 80036a8:	4053      	eors	r3, r2
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d013      	beq.n	80036d8 <ParseBuffer+0x114>
 80036b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003730 <ParseBuffer+0x16c>)
 80036b2:	4b17      	ldr	r3, [pc, #92]	@ (8003710 <ParseBuffer+0x14c>)
 80036b4:	0011      	movs	r1, r2
 80036b6:	0018      	movs	r0, r3
 80036b8:	f00a fbf4 	bl	800dea4 <strstr>
 80036bc:	1e03      	subs	r3, r0, #0
 80036be:	d00b      	beq.n	80036d8 <ParseBuffer+0x114>
                CommandEchoed = true;
 80036c0:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <ParseBuffer+0x150>)
 80036c2:	2201      	movs	r2, #1
 80036c4:	701a      	strb	r2, [r3, #0]
                // Reseting index and clearing buffer.
                TempIndex = 0;
 80036c6:	4b11      	ldr	r3, [pc, #68]	@ (800370c <ParseBuffer+0x148>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	801a      	strh	r2, [r3, #0]
                memset(TempBuffer, 0, ESP_MAX_BUFFER_SIZE);
 80036cc:	4b10      	ldr	r3, [pc, #64]	@ (8003710 <ParseBuffer+0x14c>)
 80036ce:	22ff      	movs	r2, #255	@ 0xff
 80036d0:	2100      	movs	r1, #0
 80036d2:	0018      	movs	r0, r3
 80036d4:	f00a fbca 	bl	800de6c <memset>
            }

          // If TempIndex reaches TEMP_BUFFER_SIZE, reset to prevent overflow
          if (TempIndex >= ESP_MAX_BUFFER_SIZE - 1) {
 80036d8:	4b0c      	ldr	r3, [pc, #48]	@ (800370c <ParseBuffer+0x148>)
 80036da:	881b      	ldrh	r3, [r3, #0]
 80036dc:	2bfd      	cmp	r3, #253	@ 0xfd
 80036de:	d902      	bls.n	80036e6 <ParseBuffer+0x122>
              TempIndex = 0;
 80036e0:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <ParseBuffer+0x148>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 80036e6:	210e      	movs	r1, #14
 80036e8:	187b      	adds	r3, r7, r1
 80036ea:	881a      	ldrh	r2, [r3, #0]
 80036ec:	187b      	adds	r3, r7, r1
 80036ee:	3201      	adds	r2, #1
 80036f0:	801a      	strh	r2, [r3, #0]
 80036f2:	230e      	movs	r3, #14
 80036f4:	18fa      	adds	r2, r7, r3
 80036f6:	1cbb      	adds	r3, r7, #2
 80036f8:	8812      	ldrh	r2, [r2, #0]
 80036fa:	881b      	ldrh	r3, [r3, #0]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d200      	bcs.n	8003702 <ParseBuffer+0x13e>
 8003700:	e76c      	b.n	80035dc <ParseBuffer+0x18>
          }
       }
    }
}
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	46c0      	nop			@ (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	b004      	add	sp, #16
 800370a:	bd80      	pop	{r7, pc}
 800370c:	2000043e 	.word	0x2000043e
 8003710:	20000440 	.word	0x20000440
 8003714:	2000063f 	.word	0x2000063f
 8003718:	080105c0 	.word	0x080105c0
 800371c:	080105c4 	.word	0x080105c4
 8003720:	08010590 	.word	0x08010590
 8003724:	20000000 	.word	0x20000000
 8003728:	080105dc 	.word	0x080105dc
 800372c:	2000033c 	.word	0x2000033c
 8003730:	20000540 	.word	0x20000540

08003734 <DMA_ProcessBuffer>:

void DMA_ProcessBuffer(void) {
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
    uint16_t pos = ESP_MAX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart4_rx);
 800373a:	4b2b      	ldr	r3, [pc, #172]	@ (80037e8 <DMA_ProcessBuffer+0xb4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	b29a      	uxth	r2, r3
 8003742:	1dbb      	adds	r3, r7, #6
 8003744:	21ff      	movs	r1, #255	@ 0xff
 8003746:	1a8a      	subs	r2, r1, r2
 8003748:	801a      	strh	r2, [r3, #0]
    if(pos > ESP_MAX_BUFFER_SIZE) {
 800374a:	1dbb      	adds	r3, r7, #6
 800374c:	881b      	ldrh	r3, [r3, #0]
 800374e:	2bff      	cmp	r3, #255	@ 0xff
 8003750:	d902      	bls.n	8003758 <DMA_ProcessBuffer+0x24>
      pos = ESP_MAX_BUFFER_SIZE;
 8003752:	1dbb      	adds	r3, r7, #6
 8003754:	22ff      	movs	r2, #255	@ 0xff
 8003756:	801a      	strh	r2, [r3, #0]
    }
    if (pos != OldPos) {
 8003758:	4b24      	ldr	r3, [pc, #144]	@ (80037ec <DMA_ProcessBuffer+0xb8>)
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	b2db      	uxtb	r3, r3
 800375e:	001a      	movs	r2, r3
 8003760:	1dbb      	adds	r3, r7, #6
 8003762:	881b      	ldrh	r3, [r3, #0]
 8003764:	4293      	cmp	r3, r2
 8003766:	d03b      	beq.n	80037e0 <DMA_ProcessBuffer+0xac>
        if (pos > OldPos) {
 8003768:	4b20      	ldr	r3, [pc, #128]	@ (80037ec <DMA_ProcessBuffer+0xb8>)
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	b2db      	uxtb	r3, r3
 800376e:	001a      	movs	r2, r3
 8003770:	1dbb      	adds	r3, r7, #6
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	4293      	cmp	r3, r2
 8003776:	d912      	bls.n	800379e <DMA_ProcessBuffer+0x6a>
            // Direct parsing
            ParseBuffer(&RxBuffer[OldPos], pos - OldPos);
 8003778:	4b1c      	ldr	r3, [pc, #112]	@ (80037ec <DMA_ProcessBuffer+0xb8>)
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	b2db      	uxtb	r3, r3
 800377e:	001a      	movs	r2, r3
 8003780:	4b1b      	ldr	r3, [pc, #108]	@ (80037f0 <DMA_ProcessBuffer+0xbc>)
 8003782:	18d2      	adds	r2, r2, r3
 8003784:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <DMA_ProcessBuffer+0xb8>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	b2db      	uxtb	r3, r3
 800378a:	0019      	movs	r1, r3
 800378c:	1dbb      	adds	r3, r7, #6
 800378e:	881b      	ldrh	r3, [r3, #0]
 8003790:	1a5b      	subs	r3, r3, r1
 8003792:	b29b      	uxth	r3, r3
 8003794:	0019      	movs	r1, r3
 8003796:	0010      	movs	r0, r2
 8003798:	f7ff ff14 	bl	80035c4 <ParseBuffer>
 800379c:	e01b      	b.n	80037d6 <DMA_ProcessBuffer+0xa2>
        } else {
            // Buffer wrap-around
            ParseBuffer(&RxBuffer[OldPos], ESP_MAX_BUFFER_SIZE - OldPos);
 800379e:	4b13      	ldr	r3, [pc, #76]	@ (80037ec <DMA_ProcessBuffer+0xb8>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	001a      	movs	r2, r3
 80037a6:	4b12      	ldr	r3, [pc, #72]	@ (80037f0 <DMA_ProcessBuffer+0xbc>)
 80037a8:	18d2      	adds	r2, r2, r3
 80037aa:	4b10      	ldr	r3, [pc, #64]	@ (80037ec <DMA_ProcessBuffer+0xb8>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	0019      	movs	r1, r3
 80037b2:	23ff      	movs	r3, #255	@ 0xff
 80037b4:	1a5b      	subs	r3, r3, r1
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	0019      	movs	r1, r3
 80037ba:	0010      	movs	r0, r2
 80037bc:	f7ff ff02 	bl	80035c4 <ParseBuffer>
            if (pos > 0) {
 80037c0:	1dbb      	adds	r3, r7, #6
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d006      	beq.n	80037d6 <DMA_ProcessBuffer+0xa2>
                ParseBuffer(&RxBuffer[0], pos);
 80037c8:	1dbb      	adds	r3, r7, #6
 80037ca:	881a      	ldrh	r2, [r3, #0]
 80037cc:	4b08      	ldr	r3, [pc, #32]	@ (80037f0 <DMA_ProcessBuffer+0xbc>)
 80037ce:	0011      	movs	r1, r2
 80037d0:	0018      	movs	r0, r3
 80037d2:	f7ff fef7 	bl	80035c4 <ParseBuffer>
            }
        }
        OldPos = pos;
 80037d6:	1dbb      	adds	r3, r7, #6
 80037d8:	881b      	ldrh	r3, [r3, #0]
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	4b03      	ldr	r3, [pc, #12]	@ (80037ec <DMA_ProcessBuffer+0xb8>)
 80037de:	701a      	strb	r2, [r3, #0]
    }
}
 80037e0:	46c0      	nop			@ (mov r8, r8)
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b002      	add	sp, #8
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	20001314 	.word	0x20001314
 80037ec:	2000043c 	.word	0x2000043c
 80037f0:	2000023c 	.word	0x2000023c

080037f4 <ESP_Upkeep>:

void ESP_Upkeep(void) {
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
  switch (EspState) {
 80037fa:	4b2a      	ldr	r3, [pc, #168]	@ (80038a4 <ESP_Upkeep+0xb0>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b06      	cmp	r3, #6
 8003800:	d844      	bhi.n	800388c <ESP_Upkeep+0x98>
 8003802:	009a      	lsls	r2, r3, #2
 8003804:	4b28      	ldr	r3, [pc, #160]	@ (80038a8 <ESP_Upkeep+0xb4>)
 8003806:	18d3      	adds	r3, r2, r3
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	469f      	mov	pc, r3
    case ESP_STATE_OFF:
      // Turning off the ESP
      // Disable UART

//      EspTurnedOn = false;
      EspState = ESP_STATE_IDLE;
 800380c:	4b25      	ldr	r3, [pc, #148]	@ (80038a4 <ESP_Upkeep+0xb0>)
 800380e:	2201      	movs	r2, #1
 8003810:	701a      	strb	r2, [r3, #0]
      break;
 8003812:	e042      	b.n	800389a <ESP_Upkeep+0xa6>
    case ESP_STATE_INIT:
      // TODO: Add turning on the ESP32 and wait for ready after, so we know for sure that the ESP is on.
      // Initialization state
//      StartUpTime = GetCurrentHalTicks() + ESP_START_UP_TIME;
//      StartUpDone = false;
      if(!EspTurnedOn) {
 8003814:	4b25      	ldr	r3, [pc, #148]	@ (80038ac <ESP_Upkeep+0xb8>)
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2201      	movs	r2, #1
 800381a:	4053      	eors	r3, r2
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d002      	beq.n	8003828 <ESP_Upkeep+0x34>
//        HAL_GPIO_WritePin(Wireless_PSU_EN_GPIO_Port, Wireless_PSU_EN_Pin, GPIO_PIN_SET);
        // Reset ESP, so we're sure that we're in the right state.
//        HAL_GPIO_WritePin(ESP32_EN_GPIO_Port, ESP32_EN_Pin, GPIO_PIN_SET);
//        HAL_GPIO_WritePin(ESP32_EN_GPIO_Port, ESP32_EN_Pin, GPIO_PIN_RESET);

        EspTurnedOn = true;
 8003822:	4b22      	ldr	r3, [pc, #136]	@ (80038ac <ESP_Upkeep+0xb8>)
 8003824:	2201      	movs	r2, #1
 8003826:	701a      	strb	r2, [r3, #0]
      }
      // Wait for ESP to be ready
      // Start reading DMA buffer for AT commands
      // TODO: Fix the warning for the macro definition
      if(ESP_Receive(RxBuffer, ESP_MAX_BUFFER_SIZE)) {
 8003828:	4b21      	ldr	r3, [pc, #132]	@ (80038b0 <ESP_Upkeep+0xbc>)
 800382a:	21ff      	movs	r1, #255	@ 0xff
 800382c:	0018      	movs	r0, r3
 800382e:	f7ff fe4d 	bl	80034cc <ESP_Receive>
 8003832:	1e03      	subs	r3, r0, #0
 8003834:	d030      	beq.n	8003898 <ESP_Upkeep+0xa4>
        char* atCommand = "AT+GMR\r\n";
 8003836:	4b1f      	ldr	r3, [pc, #124]	@ (80038b4 <ESP_Upkeep+0xc0>)
 8003838:	607b      	str	r3, [r7, #4]
        SetCommandBuffer(atCommand);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	0018      	movs	r0, r3
 800383e:	f7ff feab 	bl	8003598 <SetCommandBuffer>
        if(ESP_Send((uint8_t*)atCommand, strlen(atCommand))) {
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	0018      	movs	r0, r3
 8003846:	f7fc fc5f 	bl	8000108 <strlen>
 800384a:	0003      	movs	r3, r0
 800384c:	b2da      	uxtb	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	0011      	movs	r1, r2
 8003852:	0018      	movs	r0, r3
 8003854:	f7ff fe0e 	bl	8003474 <ESP_Send>
 8003858:	1e03      	subs	r3, r0, #0
 800385a:	d01d      	beq.n	8003898 <ESP_Upkeep+0xa4>
          EspState = ESP_STATE_WAIT_FOR_READY;
 800385c:	4b11      	ldr	r3, [pc, #68]	@ (80038a4 <ESP_Upkeep+0xb0>)
 800385e:	2203      	movs	r2, #3
 8003860:	701a      	strb	r2, [r3, #0]
        }
      }
      break;
 8003862:	e019      	b.n	8003898 <ESP_Upkeep+0xa4>

    case ESP_STATE_WAIT_FOR_READY:
      // Start parsing to read startup response.
      DMA_ProcessBuffer();
 8003864:	f7ff ff66 	bl	8003734 <DMA_ProcessBuffer>
//      // Set reset command
//      SetCommandBuffer(atCommand);
//      if(ESP_Send(atCommand)) {
//      }
      // Start parsing again, repeat
      break;
 8003868:	e017      	b.n	800389a <ESP_Upkeep+0xa6>

    case ESP_STATE_SEND_AT:
      Debug("Succesfully parsed buffer");
 800386a:	4a13      	ldr	r2, [pc, #76]	@ (80038b8 <ESP_Upkeep+0xc4>)
 800386c:	4b13      	ldr	r3, [pc, #76]	@ (80038bc <ESP_Upkeep+0xc8>)
 800386e:	0019      	movs	r1, r3
 8003870:	2003      	movs	r0, #3
 8003872:	f002 fe75 	bl	8006560 <CreateLine>
      // TODO:
      break;
 8003876:	e010      	b.n	800389a <ESP_Upkeep+0xa6>

      break;

    case ESP_STATE_ERROR:
      // Handle error state
      Debug("ESP Error occurred");
 8003878:	4a11      	ldr	r2, [pc, #68]	@ (80038c0 <ESP_Upkeep+0xcc>)
 800387a:	4b10      	ldr	r3, [pc, #64]	@ (80038bc <ESP_Upkeep+0xc8>)
 800387c:	0019      	movs	r1, r3
 800387e:	2003      	movs	r0, #3
 8003880:	f002 fe6e 	bl	8006560 <CreateLine>
      EspState = ESP_STATE_INIT;
 8003884:	4b07      	ldr	r3, [pc, #28]	@ (80038a4 <ESP_Upkeep+0xb0>)
 8003886:	2202      	movs	r2, #2
 8003888:	701a      	strb	r2, [r3, #0]
      break;
 800388a:	e006      	b.n	800389a <ESP_Upkeep+0xa6>

    default:
      // Handle unexpected state
      EspState = ESP_STATE_ERROR;
 800388c:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <ESP_Upkeep+0xb0>)
 800388e:	2206      	movs	r2, #6
 8003890:	701a      	strb	r2, [r3, #0]
      break;
 8003892:	e002      	b.n	800389a <ESP_Upkeep+0xa6>
      break;
 8003894:	46c0      	nop			@ (mov r8, r8)
 8003896:	e000      	b.n	800389a <ESP_Upkeep+0xa6>
      break;
 8003898:	46c0      	nop			@ (mov r8, r8)
  }
}
 800389a:	46c0      	nop			@ (mov r8, r8)
 800389c:	46bd      	mov	sp, r7
 800389e:	b002      	add	sp, #8
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	46c0      	nop			@ (mov r8, r8)
 80038a4:	20000000 	.word	0x20000000
 80038a8:	08010c38 	.word	0x08010c38
 80038ac:	2000043b 	.word	0x2000043b
 80038b0:	2000023c 	.word	0x2000023c
 80038b4:	080105f8 	.word	0x080105f8
 80038b8:	08010604 	.word	0x08010604
 80038bc:	08010590 	.word	0x08010590
 80038c0:	08010620 	.word	0x08010620

080038c4 <I2CSensors_Init>:
static I2C_HandleTypeDef* SensorI2C = NULL;

static bool ReadI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes);
static bool WriteI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes);

void I2CSensors_Init(I2C_HandleTypeDef* sensorI2C) {
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
    SensorI2C = sensorI2C;
 80038cc:	4b09      	ldr	r3, [pc, #36]	@ (80038f4 <I2CSensors_Init+0x30>)
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	601a      	str	r2, [r3, #0]
    HT_Init(ReadI2C, WriteI2C);
 80038d2:	4a09      	ldr	r2, [pc, #36]	@ (80038f8 <I2CSensors_Init+0x34>)
 80038d4:	4b09      	ldr	r3, [pc, #36]	@ (80038fc <I2CSensors_Init+0x38>)
 80038d6:	0011      	movs	r1, r2
 80038d8:	0018      	movs	r0, r3
 80038da:	f000 f9d9 	bl	8003c90 <HT_Init>
    Gas_Init(ReadI2C, WriteI2C);
 80038de:	4a06      	ldr	r2, [pc, #24]	@ (80038f8 <I2CSensors_Init+0x34>)
 80038e0:	4b06      	ldr	r3, [pc, #24]	@ (80038fc <I2CSensors_Init+0x38>)
 80038e2:	0011      	movs	r1, r2
 80038e4:	0018      	movs	r0, r3
 80038e6:	f000 f8a9 	bl	8003a3c <Gas_Init>
}
 80038ea:	46c0      	nop			@ (mov r8, r8)
 80038ec:	46bd      	mov	sp, r7
 80038ee:	b002      	add	sp, #8
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	46c0      	nop			@ (mov r8, r8)
 80038f4:	20000640 	.word	0x20000640
 80038f8:	08003955 	.word	0x08003955
 80038fc:	08003901 	.word	0x08003901

08003900 <ReadI2C>:

static bool ReadI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 8003900:	b5b0      	push	{r4, r5, r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6039      	str	r1, [r7, #0]
 8003908:	0011      	movs	r1, r2
 800390a:	1dfb      	adds	r3, r7, #7
 800390c:	1c02      	adds	r2, r0, #0
 800390e:	701a      	strb	r2, [r3, #0]
 8003910:	1dbb      	adds	r3, r7, #6
 8003912:	1c0a      	adds	r2, r1, #0
 8003914:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Receive_DMA(SensorI2C, (address << 1), buffer, nrBytes);
 8003916:	4b0e      	ldr	r3, [pc, #56]	@ (8003950 <ReadI2C+0x50>)
 8003918:	6818      	ldr	r0, [r3, #0]
 800391a:	1dfb      	adds	r3, r7, #7
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	b29b      	uxth	r3, r3
 8003920:	18db      	adds	r3, r3, r3
 8003922:	b299      	uxth	r1, r3
 8003924:	1dbb      	adds	r3, r7, #6
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	b29b      	uxth	r3, r3
 800392a:	250f      	movs	r5, #15
 800392c:	197c      	adds	r4, r7, r5
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	f004 fa20 	bl	8007d74 <HAL_I2C_Master_Receive_DMA>
 8003934:	0003      	movs	r3, r0
 8003936:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 8003938:	197b      	adds	r3, r7, r5
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d001      	beq.n	8003944 <ReadI2C+0x44>
        return false;
 8003940:	2300      	movs	r3, #0
 8003942:	e000      	b.n	8003946 <ReadI2C+0x46>
    }
    return true;
 8003944:	2301      	movs	r3, #1
}
 8003946:	0018      	movs	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	b004      	add	sp, #16
 800394c:	bdb0      	pop	{r4, r5, r7, pc}
 800394e:	46c0      	nop			@ (mov r8, r8)
 8003950:	20000640 	.word	0x20000640

08003954 <WriteI2C>:

static bool WriteI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 8003954:	b5b0      	push	{r4, r5, r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6039      	str	r1, [r7, #0]
 800395c:	0011      	movs	r1, r2
 800395e:	1dfb      	adds	r3, r7, #7
 8003960:	1c02      	adds	r2, r0, #0
 8003962:	701a      	strb	r2, [r3, #0]
 8003964:	1dbb      	adds	r3, r7, #6
 8003966:	1c0a      	adds	r2, r1, #0
 8003968:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit_DMA(SensorI2C, (address << 1), buffer, nrBytes);
 800396a:	4b0e      	ldr	r3, [pc, #56]	@ (80039a4 <WriteI2C+0x50>)
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	1dfb      	adds	r3, r7, #7
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	b29b      	uxth	r3, r3
 8003974:	18db      	adds	r3, r3, r3
 8003976:	b299      	uxth	r1, r3
 8003978:	1dbb      	adds	r3, r7, #6
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	b29b      	uxth	r3, r3
 800397e:	250f      	movs	r5, #15
 8003980:	197c      	adds	r4, r7, r5
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	f004 f8f0 	bl	8007b68 <HAL_I2C_Master_Transmit_DMA>
 8003988:	0003      	movs	r3, r0
 800398a:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 800398c:	197b      	adds	r3, r7, r5
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <WriteI2C+0x44>
        return false;
 8003994:	2300      	movs	r3, #0
 8003996:	e000      	b.n	800399a <WriteI2C+0x46>
    }
    return true;
 8003998:	2301      	movs	r3, #1
}
 800399a:	0018      	movs	r0, r3
 800399c:	46bd      	mov	sp, r7
 800399e:	b004      	add	sp, #16
 80039a0:	bdb0      	pop	{r4, r5, r7, pc}
 80039a2:	46c0      	nop			@ (mov r8, r8)
 80039a4:	20000640 	.word	0x20000640

080039a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80039ae:	4b10      	ldr	r3, [pc, #64]	@ (80039f0 <MX_DMA_Init+0x48>)
 80039b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039b2:	4b0f      	ldr	r3, [pc, #60]	@ (80039f0 <MX_DMA_Init+0x48>)
 80039b4:	2101      	movs	r1, #1
 80039b6:	430a      	orrs	r2, r1
 80039b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80039ba:	4b0d      	ldr	r3, [pc, #52]	@ (80039f0 <MX_DMA_Init+0x48>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	2201      	movs	r2, #1
 80039c0:	4013      	ands	r3, r2
 80039c2:	607b      	str	r3, [r7, #4]
 80039c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80039c6:	2200      	movs	r2, #0
 80039c8:	2100      	movs	r1, #0
 80039ca:	200a      	movs	r0, #10
 80039cc:	f003 fac0 	bl	8006f50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80039d0:	200a      	movs	r0, #10
 80039d2:	f003 fad2 	bl	8006f7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 3, 0);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2103      	movs	r1, #3
 80039da:	200b      	movs	r0, #11
 80039dc:	f003 fab8 	bl	8006f50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80039e0:	200b      	movs	r0, #11
 80039e2:	f003 faca 	bl	8006f7a <HAL_NVIC_EnableIRQ>

}
 80039e6:	46c0      	nop			@ (mov r8, r8)
 80039e8:	46bd      	mov	sp, r7
 80039ea:	b002      	add	sp, #8
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	46c0      	nop			@ (mov r8, r8)
 80039f0:	40021000 	.word	0x40021000

080039f4 <Gadget_Init>:
//    .VOC_measurementEnabled = true,
//    .PM_measurementEnabled = false,
//    .MIC_measurementEnabled = true
//};

void Gadget_Init(I2C_HandleTypeDef* sensorI2C, I2S_HandleTypeDef* micI2s, UART_HandleTypeDef* espUart) {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  // TODO: Add gadget re-init. So it works after sleep mode again.
  // Check battery power
  // Init sensor + peripherals
  Meas_SetEnabledSensors(SensorSetTest);
 8003a00:	4b0b      	ldr	r3, [pc, #44]	@ (8003a30 <Gadget_Init+0x3c>)
 8003a02:	6818      	ldr	r0, [r3, #0]
 8003a04:	f000 fd8e 	bl	8004524 <Meas_SetEnabledSensors>
  Meas_Init(sensorI2C, micI2s);
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	0011      	movs	r1, r2
 8003a0e:	0018      	movs	r0, r3
 8003a10:	f000 fca8 	bl	8004364 <Meas_Init>
  // Working on ESP, disabling it now
  ESP_Init(espUart);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	0018      	movs	r0, r3
 8003a18:	f7ff fd1a 	bl	8003450 <ESP_Init>
//  Gadget_SetSleepDuration();
  Info("Gadget initialised.");
 8003a1c:	4a05      	ldr	r2, [pc, #20]	@ (8003a34 <Gadget_Init+0x40>)
 8003a1e:	4b06      	ldr	r3, [pc, #24]	@ (8003a38 <Gadget_Init+0x44>)
 8003a20:	0019      	movs	r1, r3
 8003a22:	2002      	movs	r0, #2
 8003a24:	f002 fd9c 	bl	8006560 <CreateLine>
}
 8003a28:	46c0      	nop			@ (mov r8, r8)
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	b004      	add	sp, #16
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	20000004 	.word	0x20000004
 8003a34:	08010634 	.word	0x08010634
 8003a38:	08010648 	.word	0x08010648

08003a3c <Gas_Init>:

#include "gasSensor.h"
#include "stm32l0xx_it.h"
#include "utils.h"

void Gas_Init(I2CReadCb readFunction, I2CWriteCB writeFunction) {
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  SGP_Init(readFunction, writeFunction);
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	0011      	movs	r1, r2
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f001 fe07 	bl	8005660 <SGP_Init>
}
 8003a52:	46c0      	nop			@ (mov r8, r8)
 8003a54:	46bd      	mov	sp, r7
 8003a56:	b002      	add	sp, #8
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <Gas_StartMeasurement>:

void Gas_StartMeasurement(void){
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	af00      	add	r7, sp, #0
  SGP_StartMeasurement();
 8003a5e:	f001 fe19 	bl	8005694 <SGP_StartMeasurement>
}
 8003a62:	46c0      	nop			@ (mov r8, r8)
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <Gas_GetMeasurementValues>:

bool Gas_GetMeasurementValues(int32_t* vocIndex) {
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  return SGP_GetMeasurementValues(vocIndex);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	0018      	movs	r0, r3
 8003a74:	f001 fe66 	bl	8005744 <SGP_GetMeasurementValues>
 8003a78:	0003      	movs	r3, r0
}
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	b002      	add	sp, #8
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <Gas_DeviceConnected>:

bool Gas_DeviceConnected(void) {
 8003a82:	b580      	push	{r7, lr}
 8003a84:	af00      	add	r7, sp, #0
  return SGP_DeviceConnected();
 8003a86:	f001 ff67 	bl	8005958 <SGP_DeviceConnected>
 8003a8a:	0003      	movs	r3, r0
}
 8003a8c:	0018      	movs	r0, r3
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
	...

08003a94 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003a94:	b590      	push	{r4, r7, lr}
 8003a96:	b08b      	sub	sp, #44	@ 0x2c
 8003a98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a9a:	2414      	movs	r4, #20
 8003a9c:	193b      	adds	r3, r7, r4
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	2314      	movs	r3, #20
 8003aa2:	001a      	movs	r2, r3
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	f00a f9e1 	bl	800de6c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aaa:	4b70      	ldr	r3, [pc, #448]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aae:	4b6f      	ldr	r3, [pc, #444]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003ab0:	2104      	movs	r1, #4
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ab6:	4b6d      	ldr	r3, [pc, #436]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aba:	2204      	movs	r2, #4
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ac2:	4b6a      	ldr	r3, [pc, #424]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ac6:	4b69      	ldr	r3, [pc, #420]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003ac8:	2180      	movs	r1, #128	@ 0x80
 8003aca:	430a      	orrs	r2, r1
 8003acc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ace:	4b67      	ldr	r3, [pc, #412]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad2:	2280      	movs	r2, #128	@ 0x80
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60fb      	str	r3, [r7, #12]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ada:	4b64      	ldr	r3, [pc, #400]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ade:	4b63      	ldr	r3, [pc, #396]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ae6:	4b61      	ldr	r3, [pc, #388]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aea:	2201      	movs	r2, #1
 8003aec:	4013      	ands	r3, r2
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003af2:	4b5e      	ldr	r3, [pc, #376]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003af6:	4b5d      	ldr	r3, [pc, #372]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003af8:	2102      	movs	r1, #2
 8003afa:	430a      	orrs	r2, r1
 8003afc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003afe:	4b5b      	ldr	r3, [pc, #364]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	2202      	movs	r2, #2
 8003b04:	4013      	ands	r3, r2
 8003b06:	607b      	str	r3, [r7, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b0a:	4b58      	ldr	r3, [pc, #352]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b0e:	4b57      	ldr	r3, [pc, #348]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003b10:	2108      	movs	r1, #8
 8003b12:	430a      	orrs	r2, r1
 8003b14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003b16:	4b55      	ldr	r3, [pc, #340]	@ (8003c6c <MX_GPIO_Init+0x1d8>)
 8003b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1a:	2208      	movs	r2, #8
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	603b      	str	r3, [r7, #0]
 8003b20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP32_EN_GPIO_Port, ESP32_EN_Pin, GPIO_PIN_SET);
 8003b22:	4b53      	ldr	r3, [pc, #332]	@ (8003c70 <MX_GPIO_Init+0x1dc>)
 8003b24:	2201      	movs	r2, #1
 8003b26:	2101      	movs	r1, #1
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f003 ff4f 	bl	80079cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP32_BOOT_GPIO_Port, ESP32_BOOT_Pin, GPIO_PIN_RESET);
 8003b2e:	4b50      	ldr	r3, [pc, #320]	@ (8003c70 <MX_GPIO_Init+0x1dc>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	2102      	movs	r1, #2
 8003b34:	0018      	movs	r0, r3
 8003b36:	f003 ff49 	bl	80079cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MCU_LED_C_R_Pin|MCU_LED_C_G_Pin|MCU_LED_C_B_Pin, GPIO_PIN_SET);
 8003b3a:	494e      	ldr	r1, [pc, #312]	@ (8003c74 <MX_GPIO_Init+0x1e0>)
 8003b3c:	4b4e      	ldr	r3, [pc, #312]	@ (8003c78 <MX_GPIO_Init+0x1e4>)
 8003b3e:	2201      	movs	r2, #1
 8003b40:	0018      	movs	r0, r3
 8003b42:	f003 ff43 	bl	80079cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Wireless_PSU_EN_GPIO_Port, Wireless_PSU_EN_Pin, GPIO_PIN_SET);
 8003b46:	2380      	movs	r3, #128	@ 0x80
 8003b48:	011b      	lsls	r3, r3, #4
 8003b4a:	484c      	ldr	r0, [pc, #304]	@ (8003c7c <MX_GPIO_Init+0x1e8>)
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	0019      	movs	r1, r3
 8003b50:	f003 ff3c 	bl	80079cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC9
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8003b54:	193b      	adds	r3, r7, r4
 8003b56:	4a4a      	ldr	r2, [pc, #296]	@ (8003c80 <MX_GPIO_Init+0x1ec>)
 8003b58:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b5a:	193b      	adds	r3, r7, r4
 8003b5c:	2203      	movs	r2, #3
 8003b5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b60:	193b      	adds	r3, r7, r4
 8003b62:	2200      	movs	r2, #0
 8003b64:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b66:	193b      	adds	r3, r7, r4
 8003b68:	4a44      	ldr	r2, [pc, #272]	@ (8003c7c <MX_GPIO_Init+0x1e8>)
 8003b6a:	0019      	movs	r1, r3
 8003b6c:	0010      	movs	r0, r2
 8003b6e:	f003 fccd 	bl	800750c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = ESP32_EN_Pin|ESP32_BOOT_Pin;
 8003b72:	193b      	adds	r3, r7, r4
 8003b74:	2203      	movs	r2, #3
 8003b76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b78:	193b      	adds	r3, r7, r4
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7e:	193b      	adds	r3, r7, r4
 8003b80:	2200      	movs	r2, #0
 8003b82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b84:	193b      	adds	r3, r7, r4
 8003b86:	2200      	movs	r2, #0
 8003b88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003b8a:	193b      	adds	r3, r7, r4
 8003b8c:	4a38      	ldr	r2, [pc, #224]	@ (8003c70 <MX_GPIO_Init+0x1dc>)
 8003b8e:	0019      	movs	r1, r3
 8003b90:	0010      	movs	r0, r2
 8003b92:	f003 fcbb 	bl	800750c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_15;
 8003b96:	193b      	adds	r3, r7, r4
 8003b98:	4a3a      	ldr	r2, [pc, #232]	@ (8003c84 <MX_GPIO_Init+0x1f0>)
 8003b9a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b9c:	193b      	adds	r3, r7, r4
 8003b9e:	2203      	movs	r2, #3
 8003ba0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba2:	193b      	adds	r3, r7, r4
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba8:	193a      	adds	r2, r7, r4
 8003baa:	23a0      	movs	r3, #160	@ 0xa0
 8003bac:	05db      	lsls	r3, r3, #23
 8003bae:	0011      	movs	r1, r2
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f003 fcab 	bl	800750c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VusbDetect_Pin|Wireless_PSU_PG_Pin;
 8003bb6:	193b      	adds	r3, r7, r4
 8003bb8:	22c0      	movs	r2, #192	@ 0xc0
 8003bba:	0052      	lsls	r2, r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bbe:	193b      	adds	r3, r7, r4
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc4:	193b      	adds	r3, r7, r4
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bca:	193a      	adds	r2, r7, r4
 8003bcc:	23a0      	movs	r3, #160	@ 0xa0
 8003bce:	05db      	lsls	r3, r3, #23
 8003bd0:	0011      	movs	r1, r2
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	f003 fc9a 	bl	800750c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MCU_LED_C_R_Pin|MCU_LED_C_G_Pin|MCU_LED_C_B_Pin;
 8003bd8:	193b      	adds	r3, r7, r4
 8003bda:	4a26      	ldr	r2, [pc, #152]	@ (8003c74 <MX_GPIO_Init+0x1e0>)
 8003bdc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bde:	193b      	adds	r3, r7, r4
 8003be0:	2201      	movs	r2, #1
 8003be2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be4:	193b      	adds	r3, r7, r4
 8003be6:	2200      	movs	r2, #0
 8003be8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bea:	193b      	adds	r3, r7, r4
 8003bec:	2200      	movs	r2, #0
 8003bee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bf0:	193b      	adds	r3, r7, r4
 8003bf2:	4a21      	ldr	r2, [pc, #132]	@ (8003c78 <MX_GPIO_Init+0x1e4>)
 8003bf4:	0019      	movs	r1, r3
 8003bf6:	0010      	movs	r0, r2
 8003bf8:	f003 fc88 	bl	800750c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB14 PB3
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14|GPIO_PIN_3
 8003bfc:	193b      	adds	r3, r7, r4
 8003bfe:	4a22      	ldr	r2, [pc, #136]	@ (8003c88 <MX_GPIO_Init+0x1f4>)
 8003c00:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c02:	193b      	adds	r3, r7, r4
 8003c04:	2203      	movs	r2, #3
 8003c06:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c08:	193b      	adds	r3, r7, r4
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c0e:	193b      	adds	r3, r7, r4
 8003c10:	4a19      	ldr	r2, [pc, #100]	@ (8003c78 <MX_GPIO_Init+0x1e4>)
 8003c12:	0019      	movs	r1, r3
 8003c14:	0010      	movs	r0, r2
 8003c16:	f003 fc79 	bl	800750c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Wireless_PSU_EN_Pin;
 8003c1a:	0021      	movs	r1, r4
 8003c1c:	187b      	adds	r3, r7, r1
 8003c1e:	2280      	movs	r2, #128	@ 0x80
 8003c20:	0112      	lsls	r2, r2, #4
 8003c22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c24:	000c      	movs	r4, r1
 8003c26:	193b      	adds	r3, r7, r4
 8003c28:	2201      	movs	r2, #1
 8003c2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2c:	193b      	adds	r3, r7, r4
 8003c2e:	2200      	movs	r2, #0
 8003c30:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c32:	193b      	adds	r3, r7, r4
 8003c34:	2200      	movs	r2, #0
 8003c36:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Wireless_PSU_EN_GPIO_Port, &GPIO_InitStruct);
 8003c38:	193b      	adds	r3, r7, r4
 8003c3a:	4a10      	ldr	r2, [pc, #64]	@ (8003c7c <MX_GPIO_Init+0x1e8>)
 8003c3c:	0019      	movs	r1, r3
 8003c3e:	0010      	movs	r0, r2
 8003c40:	f003 fc64 	bl	800750c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 8003c44:	0021      	movs	r1, r4
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2204      	movs	r2, #4
 8003c4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c4c:	187b      	adds	r3, r7, r1
 8003c4e:	2200      	movs	r2, #0
 8003c50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c52:	187b      	adds	r3, r7, r1
 8003c54:	2200      	movs	r2, #0
 8003c56:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8003c58:	187b      	adds	r3, r7, r1
 8003c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8003c8c <MX_GPIO_Init+0x1f8>)
 8003c5c:	0019      	movs	r1, r3
 8003c5e:	0010      	movs	r0, r2
 8003c60:	f003 fc54 	bl	800750c <HAL_GPIO_Init>

}
 8003c64:	46c0      	nop			@ (mov r8, r8)
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b00b      	add	sp, #44	@ 0x2c
 8003c6a:	bd90      	pop	{r4, r7, pc}
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	50001c00 	.word	0x50001c00
 8003c74:	00000301 	.word	0x00000301
 8003c78:	50000400 	.word	0x50000400
 8003c7c:	50000800 	.word	0x50000800
 8003c80:	0000323f 	.word	0x0000323f
 8003c84:	00008070 	.word	0x00008070
 8003c88:	0000403e 	.word	0x0000403e
 8003c8c:	50000c00 	.word	0x50000c00

08003c90 <HT_Init>:
#include <stdlib.h>
#include "humidTemp.h"
#include "utils.h"
#include "wsenHIDS.h"

void HT_Init(I2CReadCb readFunction, I2CWriteCB writeFunction) {
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  HIDS_Init(readFunction, writeFunction);
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	0011      	movs	r1, r2
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f002 fdb5 	bl	8006810 <HIDS_Init>
}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	b002      	add	sp, #8
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HT_StartMeasurement>:

void HT_StartMeasurement() {
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	af00      	add	r7, sp, #0
  HIDS_StartMeasurement();
 8003cb2:	f002 fdcf 	bl	8006854 <HIDS_StartMeasurement>
}
 8003cb6:	46c0      	nop			@ (mov r8, r8)
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HT_GetMeasurementValues>:

void HT_SetMeasurementDuration(uint32_t duration) {
  HIDS_SetMeasurementDuration(duration);
}

bool HT_GetMeasurementValues(float* humidity_perc, float* temperature) {
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  return HIDS_GetMeasurementValues(humidity_perc, temperature);
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	0011      	movs	r1, r2
 8003ccc:	0018      	movs	r0, r3
 8003cce:	f002 fe9d 	bl	8006a0c <HIDS_GetMeasurementValues>
 8003cd2:	0003      	movs	r3, r0
}
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b002      	add	sp, #8
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <HT_DeviceConnected>:

bool HT_DeviceConnected() {
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  return HIDS_DeviceConnected();
 8003ce0:	f002 fe38 	bl	8006954 <HIDS_DeviceConnected>
 8003ce4:	0003      	movs	r3, r0
}
 8003ce6:	0018      	movs	r0, r3
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d64 <MX_I2C1_Init+0x78>)
 8003cf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8003cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8003d68 <MX_I2C1_Init+0x7c>)
 8003cfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003cfc:	4b18      	ldr	r3, [pc, #96]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d02:	4b17      	ldr	r3, [pc, #92]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d08:	4b15      	ldr	r3, [pc, #84]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003d0e:	4b14      	ldr	r3, [pc, #80]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003d14:	4b12      	ldr	r3, [pc, #72]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d1a:	4b11      	ldr	r3, [pc, #68]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d20:	4b0f      	ldr	r3, [pc, #60]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003d26:	4b0e      	ldr	r3, [pc, #56]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f003 fe87 	bl	8007a3c <HAL_I2C_Init>
 8003d2e:	1e03      	subs	r3, r0, #0
 8003d30:	d001      	beq.n	8003d36 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003d32:	f000 fac5 	bl	80042c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003d36:	4b0a      	ldr	r3, [pc, #40]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d38:	2100      	movs	r1, #0
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	f005 fdf6 	bl	800992c <HAL_I2CEx_ConfigAnalogFilter>
 8003d40:	1e03      	subs	r3, r0, #0
 8003d42:	d001      	beq.n	8003d48 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003d44:	f000 fabc 	bl	80042c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003d48:	4b05      	ldr	r3, [pc, #20]	@ (8003d60 <MX_I2C1_Init+0x74>)
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f005 fe39 	bl	80099c4 <HAL_I2CEx_ConfigDigitalFilter>
 8003d52:	1e03      	subs	r3, r0, #0
 8003d54:	d001      	beq.n	8003d5a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003d56:	f000 fab3 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003d5a:	46c0      	nop			@ (mov r8, r8)
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	20000644 	.word	0x20000644
 8003d64:	40005400 	.word	0x40005400
 8003d68:	00503d58 	.word	0x00503d58

08003d6c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003d70:	4b1b      	ldr	r3, [pc, #108]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d72:	4a1c      	ldr	r2, [pc, #112]	@ (8003de4 <MX_I2C2_Init+0x78>)
 8003d74:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
 8003d76:	4b1a      	ldr	r3, [pc, #104]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d78:	4a1b      	ldr	r2, [pc, #108]	@ (8003de8 <MX_I2C2_Init+0x7c>)
 8003d7a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003d7c:	4b18      	ldr	r3, [pc, #96]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d82:	4b17      	ldr	r3, [pc, #92]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d84:	2201      	movs	r2, #1
 8003d86:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d88:	4b15      	ldr	r3, [pc, #84]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003d8e:	4b14      	ldr	r3, [pc, #80]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003d94:	4b12      	ldr	r3, [pc, #72]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d9a:	4b11      	ldr	r3, [pc, #68]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003da0:	4b0f      	ldr	r3, [pc, #60]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003da6:	4b0e      	ldr	r3, [pc, #56]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003da8:	0018      	movs	r0, r3
 8003daa:	f003 fe47 	bl	8007a3c <HAL_I2C_Init>
 8003dae:	1e03      	subs	r3, r0, #0
 8003db0:	d001      	beq.n	8003db6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003db2:	f000 fa85 	bl	80042c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003db6:	4b0a      	ldr	r3, [pc, #40]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003db8:	2100      	movs	r1, #0
 8003dba:	0018      	movs	r0, r3
 8003dbc:	f005 fdb6 	bl	800992c <HAL_I2CEx_ConfigAnalogFilter>
 8003dc0:	1e03      	subs	r3, r0, #0
 8003dc2:	d001      	beq.n	8003dc8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003dc4:	f000 fa7c 	bl	80042c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003dc8:	4b05      	ldr	r3, [pc, #20]	@ (8003de0 <MX_I2C2_Init+0x74>)
 8003dca:	2100      	movs	r1, #0
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f005 fdf9 	bl	80099c4 <HAL_I2CEx_ConfigDigitalFilter>
 8003dd2:	1e03      	subs	r3, r0, #0
 8003dd4:	d001      	beq.n	8003dda <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003dd6:	f000 fa73 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	20000698 	.word	0x20000698
 8003de4:	40005800 	.word	0x40005800
 8003de8:	00503d58 	.word	0x00503d58

08003dec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003dec:	b590      	push	{r4, r7, lr}
 8003dee:	b08b      	sub	sp, #44	@ 0x2c
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df4:	2414      	movs	r4, #20
 8003df6:	193b      	adds	r3, r7, r4
 8003df8:	0018      	movs	r0, r3
 8003dfa:	2314      	movs	r3, #20
 8003dfc:	001a      	movs	r2, r3
 8003dfe:	2100      	movs	r1, #0
 8003e00:	f00a f834 	bl	800de6c <memset>
  if(i2cHandle->Instance==I2C1)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a5d      	ldr	r2, [pc, #372]	@ (8003f80 <HAL_I2C_MspInit+0x194>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d000      	beq.n	8003e10 <HAL_I2C_MspInit+0x24>
 8003e0e:	e083      	b.n	8003f18 <HAL_I2C_MspInit+0x12c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e10:	4b5c      	ldr	r3, [pc, #368]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e14:	4b5b      	ldr	r3, [pc, #364]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003e16:	2102      	movs	r1, #2
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e1c:	4b59      	ldr	r3, [pc, #356]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	2202      	movs	r2, #2
 8003e22:	4013      	ands	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
 8003e26:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e28:	0021      	movs	r1, r4
 8003e2a:	187b      	adds	r3, r7, r1
 8003e2c:	22c0      	movs	r2, #192	@ 0xc0
 8003e2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	2212      	movs	r2, #18
 8003e34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e36:	187b      	adds	r3, r7, r1
 8003e38:	2200      	movs	r2, #0
 8003e3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e3c:	187b      	adds	r3, r7, r1
 8003e3e:	2203      	movs	r2, #3
 8003e40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003e42:	187b      	adds	r3, r7, r1
 8003e44:	2201      	movs	r2, #1
 8003e46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e48:	187b      	adds	r3, r7, r1
 8003e4a:	4a4f      	ldr	r2, [pc, #316]	@ (8003f88 <HAL_I2C_MspInit+0x19c>)
 8003e4c:	0019      	movs	r1, r3
 8003e4e:	0010      	movs	r0, r2
 8003e50:	f003 fb5c 	bl	800750c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e54:	4b4b      	ldr	r3, [pc, #300]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003e56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e58:	4b4a      	ldr	r3, [pc, #296]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003e5a:	2180      	movs	r1, #128	@ 0x80
 8003e5c:	0389      	lsls	r1, r1, #14
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8003e62:	4b4a      	ldr	r3, [pc, #296]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e64:	4a4a      	ldr	r2, [pc, #296]	@ (8003f90 <HAL_I2C_MspInit+0x1a4>)
 8003e66:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 8003e68:	4b48      	ldr	r3, [pc, #288]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e6a:	2206      	movs	r2, #6
 8003e6c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e6e:	4b47      	ldr	r3, [pc, #284]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e74:	4b45      	ldr	r3, [pc, #276]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e7a:	4b44      	ldr	r3, [pc, #272]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e7c:	2280      	movs	r2, #128	@ 0x80
 8003e7e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e80:	4b42      	ldr	r3, [pc, #264]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e86:	4b41      	ldr	r3, [pc, #260]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003e8c:	4b3f      	ldr	r3, [pc, #252]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e92:	4b3e      	ldr	r3, [pc, #248]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003e98:	4b3c      	ldr	r3, [pc, #240]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f003 f88a 	bl	8006fb4 <HAL_DMA_Init>
 8003ea0:	1e03      	subs	r3, r0, #0
 8003ea2:	d001      	beq.n	8003ea8 <HAL_I2C_MspInit+0xbc>
    {
      Error_Handler();
 8003ea4:	f000 fa0c 	bl	80042c0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a38      	ldr	r2, [pc, #224]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003eac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003eae:	4b37      	ldr	r3, [pc, #220]	@ (8003f8c <HAL_I2C_MspInit+0x1a0>)
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8003eb4:	4b37      	ldr	r3, [pc, #220]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003eb6:	4a38      	ldr	r2, [pc, #224]	@ (8003f98 <HAL_I2C_MspInit+0x1ac>)
 8003eb8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_6;
 8003eba:	4b36      	ldr	r3, [pc, #216]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003ebc:	2206      	movs	r2, #6
 8003ebe:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ec0:	4b34      	ldr	r3, [pc, #208]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003ec2:	2210      	movs	r2, #16
 8003ec4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ec6:	4b33      	ldr	r3, [pc, #204]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ecc:	4b31      	ldr	r3, [pc, #196]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003ece:	2280      	movs	r2, #128	@ 0x80
 8003ed0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ed2:	4b30      	ldr	r3, [pc, #192]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ed8:	4b2e      	ldr	r3, [pc, #184]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003ede:	4b2d      	ldr	r3, [pc, #180]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003eea:	4b2a      	ldr	r3, [pc, #168]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003eec:	0018      	movs	r0, r3
 8003eee:	f003 f861 	bl	8006fb4 <HAL_DMA_Init>
 8003ef2:	1e03      	subs	r3, r0, #0
 8003ef4:	d001      	beq.n	8003efa <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8003ef6:	f000 f9e3 	bl	80042c0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a25      	ldr	r2, [pc, #148]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003efe:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f00:	4b24      	ldr	r3, [pc, #144]	@ (8003f94 <HAL_I2C_MspInit+0x1a8>)
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8003f06:	2200      	movs	r2, #0
 8003f08:	2100      	movs	r1, #0
 8003f0a:	2017      	movs	r0, #23
 8003f0c:	f003 f820 	bl	8006f50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8003f10:	2017      	movs	r0, #23
 8003f12:	f003 f832 	bl	8006f7a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8003f16:	e02e      	b.n	8003f76 <HAL_I2C_MspInit+0x18a>
  else if(i2cHandle->Instance==I2C2)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a1f      	ldr	r2, [pc, #124]	@ (8003f9c <HAL_I2C_MspInit+0x1b0>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d129      	bne.n	8003f76 <HAL_I2C_MspInit+0x18a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f22:	4b18      	ldr	r3, [pc, #96]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f26:	4b17      	ldr	r3, [pc, #92]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003f28:	2102      	movs	r1, #2
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003f2e:	4b15      	ldr	r3, [pc, #84]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f32:	2202      	movs	r2, #2
 8003f34:	4013      	ands	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003f3a:	2114      	movs	r1, #20
 8003f3c:	187b      	adds	r3, r7, r1
 8003f3e:	22c0      	movs	r2, #192	@ 0xc0
 8003f40:	0112      	lsls	r2, r2, #4
 8003f42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f44:	187b      	adds	r3, r7, r1
 8003f46:	2212      	movs	r2, #18
 8003f48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f4a:	187b      	adds	r3, r7, r1
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f50:	187b      	adds	r3, r7, r1
 8003f52:	2203      	movs	r2, #3
 8003f54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8003f56:	187b      	adds	r3, r7, r1
 8003f58:	2206      	movs	r2, #6
 8003f5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f5c:	187b      	adds	r3, r7, r1
 8003f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f88 <HAL_I2C_MspInit+0x19c>)
 8003f60:	0019      	movs	r1, r3
 8003f62:	0010      	movs	r0, r2
 8003f64:	f003 fad2 	bl	800750c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003f68:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003f6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f6c:	4b05      	ldr	r3, [pc, #20]	@ (8003f84 <HAL_I2C_MspInit+0x198>)
 8003f6e:	2180      	movs	r1, #128	@ 0x80
 8003f70:	03c9      	lsls	r1, r1, #15
 8003f72:	430a      	orrs	r2, r1
 8003f74:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003f76:	46c0      	nop			@ (mov r8, r8)
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	b00b      	add	sp, #44	@ 0x2c
 8003f7c:	bd90      	pop	{r4, r7, pc}
 8003f7e:	46c0      	nop			@ (mov r8, r8)
 8003f80:	40005400 	.word	0x40005400
 8003f84:	40021000 	.word	0x40021000
 8003f88:	50000400 	.word	0x50000400
 8003f8c:	200006ec 	.word	0x200006ec
 8003f90:	40020030 	.word	0x40020030
 8003f94:	20000734 	.word	0x20000734
 8003f98:	4002001c 	.word	0x4002001c
 8003f9c:	40005800 	.word	0x40005800

08003fa0 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8003fa4:	4b10      	ldr	r3, [pc, #64]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fa6:	4a11      	ldr	r2, [pc, #68]	@ (8003fec <MX_I2S2_Init+0x4c>)
 8003fa8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8003faa:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fac:	22c0      	movs	r2, #192	@ 0xc0
 8003fae:	0092      	lsls	r2, r2, #2
 8003fb0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 8003fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fb4:	2210      	movs	r2, #16
 8003fb6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_32B;
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fba:	2205      	movs	r2, #5
 8003fbc:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8003fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8003fc4:	4b08      	ldr	r3, [pc, #32]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fc6:	22fa      	movs	r2, #250	@ 0xfa
 8003fc8:	0152      	lsls	r2, r2, #5
 8003fca:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8003fcc:	4b06      	ldr	r3, [pc, #24]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fce:	2208      	movs	r2, #8
 8003fd0:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8003fd2:	4b05      	ldr	r3, [pc, #20]	@ (8003fe8 <MX_I2S2_Init+0x48>)
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f005 fd41 	bl	8009a5c <HAL_I2S_Init>
 8003fda:	1e03      	subs	r3, r0, #0
 8003fdc:	d001      	beq.n	8003fe2 <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8003fde:	f000 f96f 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8003fe2:	46c0      	nop			@ (mov r8, r8)
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	2000077c 	.word	0x2000077c
 8003fec:	40003800 	.word	0x40003800

08003ff0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8003ff0:	b590      	push	{r4, r7, lr}
 8003ff2:	b089      	sub	sp, #36	@ 0x24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff8:	240c      	movs	r4, #12
 8003ffa:	193b      	adds	r3, r7, r4
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	2314      	movs	r3, #20
 8004000:	001a      	movs	r2, r3
 8004002:	2100      	movs	r1, #0
 8004004:	f009 ff32 	bl	800de6c <memset>
  if(i2sHandle->Instance==SPI2)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a2d      	ldr	r2, [pc, #180]	@ (80040c4 <HAL_I2S_MspInit+0xd4>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d154      	bne.n	80040bc <HAL_I2S_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004012:	4b2d      	ldr	r3, [pc, #180]	@ (80040c8 <HAL_I2S_MspInit+0xd8>)
 8004014:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004016:	4b2c      	ldr	r3, [pc, #176]	@ (80040c8 <HAL_I2S_MspInit+0xd8>)
 8004018:	2180      	movs	r1, #128	@ 0x80
 800401a:	01c9      	lsls	r1, r1, #7
 800401c:	430a      	orrs	r2, r1
 800401e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004020:	4b29      	ldr	r3, [pc, #164]	@ (80040c8 <HAL_I2S_MspInit+0xd8>)
 8004022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004024:	4b28      	ldr	r3, [pc, #160]	@ (80040c8 <HAL_I2S_MspInit+0xd8>)
 8004026:	2102      	movs	r1, #2
 8004028:	430a      	orrs	r2, r1
 800402a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800402c:	4b26      	ldr	r3, [pc, #152]	@ (80040c8 <HAL_I2S_MspInit+0xd8>)
 800402e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004030:	2202      	movs	r2, #2
 8004032:	4013      	ands	r3, r2
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8004038:	193b      	adds	r3, r7, r4
 800403a:	22b0      	movs	r2, #176	@ 0xb0
 800403c:	0212      	lsls	r2, r2, #8
 800403e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004040:	0021      	movs	r1, r4
 8004042:	187b      	adds	r3, r7, r1
 8004044:	2202      	movs	r2, #2
 8004046:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004048:	187b      	adds	r3, r7, r1
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800404e:	187b      	adds	r3, r7, r1
 8004050:	2200      	movs	r2, #0
 8004052:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8004054:	187b      	adds	r3, r7, r1
 8004056:	2200      	movs	r2, #0
 8004058:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800405a:	187b      	adds	r3, r7, r1
 800405c:	4a1b      	ldr	r2, [pc, #108]	@ (80040cc <HAL_I2S_MspInit+0xdc>)
 800405e:	0019      	movs	r1, r3
 8004060:	0010      	movs	r0, r2
 8004062:	f003 fa53 	bl	800750c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8004066:	4b1a      	ldr	r3, [pc, #104]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 8004068:	4a1a      	ldr	r2, [pc, #104]	@ (80040d4 <HAL_I2S_MspInit+0xe4>)
 800406a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 800406c:	4b18      	ldr	r3, [pc, #96]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 800406e:	2202      	movs	r2, #2
 8004070:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004072:	4b17      	ldr	r3, [pc, #92]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 8004074:	2200      	movs	r2, #0
 8004076:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004078:	4b15      	ldr	r3, [pc, #84]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 800407a:	2200      	movs	r2, #0
 800407c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800407e:	4b14      	ldr	r3, [pc, #80]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 8004080:	2280      	movs	r2, #128	@ 0x80
 8004082:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004084:	4b12      	ldr	r3, [pc, #72]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 8004086:	2280      	movs	r2, #128	@ 0x80
 8004088:	0052      	lsls	r2, r2, #1
 800408a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800408c:	4b10      	ldr	r3, [pc, #64]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 800408e:	2280      	movs	r2, #128	@ 0x80
 8004090:	00d2      	lsls	r2, r2, #3
 8004092:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8004094:	4b0e      	ldr	r3, [pc, #56]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 8004096:	2220      	movs	r2, #32
 8004098:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800409a:	4b0d      	ldr	r3, [pc, #52]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 800409c:	2200      	movs	r2, #0
 800409e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80040a0:	4b0b      	ldr	r3, [pc, #44]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 80040a2:	0018      	movs	r0, r3
 80040a4:	f002 ff86 	bl	8006fb4 <HAL_DMA_Init>
 80040a8:	1e03      	subs	r3, r0, #0
 80040aa:	d001      	beq.n	80040b0 <HAL_I2S_MspInit+0xc0>
    {
      Error_Handler();
 80040ac:	f000 f908 	bl	80042c0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a07      	ldr	r2, [pc, #28]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 80040b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80040b6:	4b06      	ldr	r3, [pc, #24]	@ (80040d0 <HAL_I2S_MspInit+0xe0>)
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80040bc:	46c0      	nop			@ (mov r8, r8)
 80040be:	46bd      	mov	sp, r7
 80040c0:	b009      	add	sp, #36	@ 0x24
 80040c2:	bd90      	pop	{r4, r7, pc}
 80040c4:	40003800 	.word	0x40003800
 80040c8:	40021000 	.word	0x40021000
 80040cc:	50000400 	.word	0x50000400
 80040d0:	200007b8 	.word	0x200007b8
 80040d4:	40020044 	.word	0x40020044

080040d8 <HAL_I2S_MspDeInit>:

void HAL_I2S_MspDeInit(I2S_HandleTypeDef* i2sHandle)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]

  if(i2sHandle->Instance==SPI2)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a0c      	ldr	r2, [pc, #48]	@ (8004118 <HAL_I2S_MspDeInit+0x40>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d111      	bne.n	800410e <HAL_I2S_MspDeInit+0x36>
  {
  /* USER CODE BEGIN SPI2_MspDeInit 0 */

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 80040ea:	4b0c      	ldr	r3, [pc, #48]	@ (800411c <HAL_I2S_MspDeInit+0x44>)
 80040ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ee:	4b0b      	ldr	r3, [pc, #44]	@ (800411c <HAL_I2S_MspDeInit+0x44>)
 80040f0:	490b      	ldr	r1, [pc, #44]	@ (8004120 <HAL_I2S_MspDeInit+0x48>)
 80040f2:	400a      	ands	r2, r1
 80040f4:	639a      	str	r2, [r3, #56]	@ 0x38
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15);
 80040f6:	23b0      	movs	r3, #176	@ 0xb0
 80040f8:	021b      	lsls	r3, r3, #8
 80040fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004124 <HAL_I2S_MspDeInit+0x4c>)
 80040fc:	0019      	movs	r1, r3
 80040fe:	0010      	movs	r0, r2
 8004100:	f003 fb82 	bl	8007808 <HAL_GPIO_DeInit>

    /* I2S2 DMA DeInit */
    HAL_DMA_DeInit(i2sHandle->hdmarx);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004108:	0018      	movs	r0, r3
 800410a:	f002 ffcb 	bl	80070a4 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
}
 800410e:	46c0      	nop			@ (mov r8, r8)
 8004110:	46bd      	mov	sp, r7
 8004112:	b002      	add	sp, #8
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	40003800 	.word	0x40003800
 800411c:	40021000 	.word	0x40021000
 8004120:	ffffbfff 	.word	0xffffbfff
 8004124:	50000400 	.word	0x50000400

08004128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800412e:	f002 fdcf 	bl	8006cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004132:	f000 f853 	bl	80041dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004136:	f7ff fcad 	bl	8003a94 <MX_GPIO_Init>
  MX_DMA_Init();
 800413a:	f7ff fc35 	bl	80039a8 <MX_DMA_Init>
  MX_I2C1_Init();
 800413e:	f7ff fdd5 	bl	8003cec <MX_I2C1_Init>
  MX_I2S2_Init();
 8004142:	f7ff ff2d 	bl	8003fa0 <MX_I2S2_Init>
  MX_USART4_UART_Init();
 8004146:	f002 f849 	bl	80061dc <MX_USART4_UART_Init>
  MX_USART1_UART_Init();
 800414a:	f002 f813 	bl	8006174 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 800414e:	f7ff fe0d 	bl	8003d6c <MX_I2C2_Init>
  MX_USB_PCD_Init();
 8004152:	f002 f971 	bl	8006438 <MX_USB_PCD_Init>
  MX_TIM2_Init();
 8004156:	f001 fe83 	bl	8005e60 <MX_TIM2_Init>
  MX_TIM3_Init();
 800415a:	f001 ff01 	bl	8005f60 <MX_TIM3_Init>
	 * : Default network: Sensor community
	 * : Different modes for outside and inside (check solar?)
	 * : Add CLI via usb-c
	 * : Network not found? Sleep
	 */
  uint32_t LedBlinkTimestamp = HAL_GetTick() + LED_BLINK_INTERVAL;
 800415e:	f002 fe1d 	bl	8006d9c <HAL_GetTick>
 8004162:	0003      	movs	r3, r0
 8004164:	22fa      	movs	r2, #250	@ 0xfa
 8004166:	0092      	lsls	r2, r2, #2
 8004168:	4694      	mov	ip, r2
 800416a:	4463      	add	r3, ip
 800416c:	607b      	str	r3, [r7, #4]
  SetVerboseLevel(VERBOSE_ALL);
 800416e:	2003      	movs	r0, #3
 8004170:	f002 fa72 	bl	8006658 <SetVerboseLevel>
  BinaryReleaseInfo();
 8004174:	f002 fa88 	bl	8006688 <BinaryReleaseInfo>
  Gadget_Init(&hi2c1, &hi2s2, &huart4);
 8004178:	4a15      	ldr	r2, [pc, #84]	@ (80041d0 <main+0xa8>)
 800417a:	4916      	ldr	r1, [pc, #88]	@ (80041d4 <main+0xac>)
 800417c:	4b16      	ldr	r3, [pc, #88]	@ (80041d8 <main+0xb0>)
 800417e:	0018      	movs	r0, r3
 8004180:	f7ff fc38 	bl	80039f4 <Gadget_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  // Upkeep gadget
//    UpkeepGadget();
    ESP_Upkeep();
 8004184:	f7ff fb36 	bl	80037f4 <ESP_Upkeep>
//    Info("Hello?");
    if(TimestampIsReached(LedBlinkTimestamp)) {
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	0018      	movs	r0, r3
 800418c:	f002 f992 	bl	80064b4 <TimestampIsReached>
 8004190:	1e03      	subs	r3, r0, #0
 8004192:	d0f7      	beq.n	8004184 <main+0x5c>
      // Red LED
      HAL_GPIO_TogglePin(MCU_LED_B_R_GPIO_Port, MCU_LED_B_R_Pin);
 8004194:	23a0      	movs	r3, #160	@ 0xa0
 8004196:	05db      	lsls	r3, r3, #23
 8004198:	2101      	movs	r1, #1
 800419a:	0018      	movs	r0, r3
 800419c:	f003 fc33 	bl	8007a06 <HAL_GPIO_TogglePin>
      HAL_GPIO_WritePin(MCU_LED_B_G_GPIO_Port, MCU_LED_B_G_Pin, 1);
 80041a0:	23a0      	movs	r3, #160	@ 0xa0
 80041a2:	05db      	lsls	r3, r3, #23
 80041a4:	2201      	movs	r2, #1
 80041a6:	2104      	movs	r1, #4
 80041a8:	0018      	movs	r0, r3
 80041aa:	f003 fc0f 	bl	80079cc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(MCU_LED_B_B_GPIO_Port, MCU_LED_B_B_Pin, 1);
 80041ae:	23a0      	movs	r3, #160	@ 0xa0
 80041b0:	05db      	lsls	r3, r3, #23
 80041b2:	2201      	movs	r2, #1
 80041b4:	2108      	movs	r1, #8
 80041b6:	0018      	movs	r0, r3
 80041b8:	f003 fc08 	bl	80079cc <HAL_GPIO_WritePin>
      LedBlinkTimestamp = HAL_GetTick() + LED_BLINK_INTERVAL;
 80041bc:	f002 fdee 	bl	8006d9c <HAL_GetTick>
 80041c0:	0003      	movs	r3, r0
 80041c2:	22fa      	movs	r2, #250	@ 0xfa
 80041c4:	0092      	lsls	r2, r2, #2
 80041c6:	4694      	mov	ip, r2
 80041c8:	4463      	add	r3, ip
 80041ca:	607b      	str	r3, [r7, #4]
    ESP_Upkeep();
 80041cc:	e7da      	b.n	8004184 <main+0x5c>
 80041ce:	46c0      	nop			@ (mov r8, r8)
 80041d0:	2000125c 	.word	0x2000125c
 80041d4:	2000077c 	.word	0x2000077c
 80041d8:	20000644 	.word	0x20000644

080041dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041dc:	b590      	push	{r4, r7, lr}
 80041de:	b09d      	sub	sp, #116	@ 0x74
 80041e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041e2:	2438      	movs	r4, #56	@ 0x38
 80041e4:	193b      	adds	r3, r7, r4
 80041e6:	0018      	movs	r0, r3
 80041e8:	2338      	movs	r3, #56	@ 0x38
 80041ea:	001a      	movs	r2, r3
 80041ec:	2100      	movs	r1, #0
 80041ee:	f009 fe3d 	bl	800de6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041f2:	2324      	movs	r3, #36	@ 0x24
 80041f4:	18fb      	adds	r3, r7, r3
 80041f6:	0018      	movs	r0, r3
 80041f8:	2314      	movs	r3, #20
 80041fa:	001a      	movs	r2, r3
 80041fc:	2100      	movs	r1, #0
 80041fe:	f009 fe35 	bl	800de6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004202:	003b      	movs	r3, r7
 8004204:	0018      	movs	r0, r3
 8004206:	2324      	movs	r3, #36	@ 0x24
 8004208:	001a      	movs	r2, r3
 800420a:	2100      	movs	r1, #0
 800420c:	f009 fe2e 	bl	800de6c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004210:	4b29      	ldr	r3, [pc, #164]	@ (80042b8 <SystemClock_Config+0xdc>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a29      	ldr	r2, [pc, #164]	@ (80042bc <SystemClock_Config+0xe0>)
 8004216:	401a      	ands	r2, r3
 8004218:	4b27      	ldr	r3, [pc, #156]	@ (80042b8 <SystemClock_Config+0xdc>)
 800421a:	2180      	movs	r1, #128	@ 0x80
 800421c:	0109      	lsls	r1, r1, #4
 800421e:	430a      	orrs	r2, r1
 8004220:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8004222:	0021      	movs	r1, r4
 8004224:	187b      	adds	r3, r7, r1
 8004226:	2222      	movs	r2, #34	@ 0x22
 8004228:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800422a:	187b      	adds	r3, r7, r1
 800422c:	2201      	movs	r2, #1
 800422e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004230:	187b      	adds	r3, r7, r1
 8004232:	2210      	movs	r2, #16
 8004234:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004236:	187b      	adds	r3, r7, r1
 8004238:	2201      	movs	r2, #1
 800423a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800423c:	187b      	adds	r3, r7, r1
 800423e:	2200      	movs	r2, #0
 8004240:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004242:	187b      	adds	r3, r7, r1
 8004244:	0018      	movs	r0, r3
 8004246:	f006 f881 	bl	800a34c <HAL_RCC_OscConfig>
 800424a:	1e03      	subs	r3, r0, #0
 800424c:	d001      	beq.n	8004252 <SystemClock_Config+0x76>
  {
    Error_Handler();
 800424e:	f000 f837 	bl	80042c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004252:	2124      	movs	r1, #36	@ 0x24
 8004254:	187b      	adds	r3, r7, r1
 8004256:	220f      	movs	r2, #15
 8004258:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800425a:	187b      	adds	r3, r7, r1
 800425c:	2201      	movs	r2, #1
 800425e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004260:	187b      	adds	r3, r7, r1
 8004262:	2200      	movs	r2, #0
 8004264:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004266:	187b      	adds	r3, r7, r1
 8004268:	2200      	movs	r2, #0
 800426a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800426c:	187b      	adds	r3, r7, r1
 800426e:	2200      	movs	r2, #0
 8004270:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004272:	187b      	adds	r3, r7, r1
 8004274:	2100      	movs	r1, #0
 8004276:	0018      	movs	r0, r3
 8004278:	f006 fc3c 	bl	800aaf4 <HAL_RCC_ClockConfig>
 800427c:	1e03      	subs	r3, r0, #0
 800427e:	d001      	beq.n	8004284 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8004280:	f000 f81e 	bl	80042c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8004284:	003b      	movs	r3, r7
 8004286:	2249      	movs	r2, #73	@ 0x49
 8004288:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800428a:	003b      	movs	r3, r7
 800428c:	2200      	movs	r2, #0
 800428e:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004290:	003b      	movs	r3, r7
 8004292:	2200      	movs	r2, #0
 8004294:	615a      	str	r2, [r3, #20]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004296:	003b      	movs	r3, r7
 8004298:	2280      	movs	r2, #128	@ 0x80
 800429a:	04d2      	lsls	r2, r2, #19
 800429c:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800429e:	003b      	movs	r3, r7
 80042a0:	0018      	movs	r0, r3
 80042a2:	f006 fe4b 	bl	800af3c <HAL_RCCEx_PeriphCLKConfig>
 80042a6:	1e03      	subs	r3, r0, #0
 80042a8:	d001      	beq.n	80042ae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80042aa:	f000 f809 	bl	80042c0 <Error_Handler>
  }
}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	46bd      	mov	sp, r7
 80042b2:	b01d      	add	sp, #116	@ 0x74
 80042b4:	bd90      	pop	{r4, r7, pc}
 80042b6:	46c0      	nop			@ (mov r8, r8)
 80042b8:	40007000 	.word	0x40007000
 80042bc:	ffffe7ff 	.word	0xffffe7ff

080042c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042c4:	b672      	cpsid	i
}
 80042c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042c8:	46c0      	nop			@ (mov r8, r8)
 80042ca:	e7fd      	b.n	80042c8 <Error_Handler+0x8>

080042cc <HT_StartMeasurementWrapper>:
static MeasurementParameters Measurements[MEAS_MEASUREMENT_COUNT];
static EnabledMeasurements MeasEnabled;
static MeasurementState MeasState = MEAS_STATE_INIT;
static uint8_t CurrentMeasurementIndex = 0;

static void HT_StartMeasurementWrapper(void) {
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  HT_StartMeasurement();
 80042d0:	f7ff fced 	bl	8003cae <HT_StartMeasurement>
}
 80042d4:	46c0      	nop			@ (mov r8, r8)
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <HT_IsMeasurementDoneWrapper>:

static bool HT_IsMeasurementDoneWrapper(void) {
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  return HT_GetMeasurementValues(&MeasurementCtx.humidityPerc, &MeasurementCtx.temperature);
 80042e0:	4a04      	ldr	r2, [pc, #16]	@ (80042f4 <HT_IsMeasurementDoneWrapper+0x18>)
 80042e2:	4b05      	ldr	r3, [pc, #20]	@ (80042f8 <HT_IsMeasurementDoneWrapper+0x1c>)
 80042e4:	0011      	movs	r1, r2
 80042e6:	0018      	movs	r0, r3
 80042e8:	f7ff fce8 	bl	8003cbc <HT_GetMeasurementValues>
 80042ec:	0003      	movs	r3, r0
}
 80042ee:	0018      	movs	r0, r3
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20000804 	.word	0x20000804
 80042f8:	20000800 	.word	0x20000800

080042fc <VOC_StartMeasurementWrapper>:

static void VOC_StartMeasurementWrapper(void) {
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  Gas_StartMeasurement();
 8004300:	f7ff fbab 	bl	8003a5a <Gas_StartMeasurement>
}
 8004304:	46c0      	nop			@ (mov r8, r8)
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
	...

0800430c <VOC_IsMeasurementDoneWrapper>:

static bool VOC_IsMeasurementDoneWrapper(void) {
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  return Gas_GetMeasurementValues(&MeasurementCtx.vocIndex);
 8004310:	4b03      	ldr	r3, [pc, #12]	@ (8004320 <VOC_IsMeasurementDoneWrapper+0x14>)
 8004312:	0018      	movs	r0, r3
 8004314:	f7ff fba8 	bl	8003a68 <Gas_GetMeasurementValues>
 8004318:	0003      	movs	r3, r0
}
 800431a:	0018      	movs	r0, r3
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	20000808 	.word	0x20000808

08004324 <PM_StartMeasurementWrapper>:

static void PM_StartMeasurementWrapper(void) {
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
}
 8004328:	46c0      	nop			@ (mov r8, r8)
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <PM_IsMeasurementDoneWrapper>:

static bool PM_IsMeasurementDoneWrapper(void) {
 800432e:	b580      	push	{r7, lr}
 8004330:	af00      	add	r7, sp, #0
  return true;
 8004332:	2301      	movs	r3, #1
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <MIC_StartMeasurementWrapper>:

static void MIC_StartMeasurementWrapper(void) {
 800433a:	b580      	push	{r7, lr}
 800433c:	af00      	add	r7, sp, #0
  MIC_Start(SAMPLE_RATE_8K, NR_SAMPLES_128);
 800433e:	2380      	movs	r3, #128	@ 0x80
 8004340:	009a      	lsls	r2, r3, #2
 8004342:	23fa      	movs	r3, #250	@ 0xfa
 8004344:	015b      	lsls	r3, r3, #5
 8004346:	0011      	movs	r1, r2
 8004348:	0018      	movs	r0, r3
 800434a:	f000 f97d 	bl	8004648 <MIC_Start>
}
 800434e:	46c0      	nop			@ (mov r8, r8)
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <MIC_IsMeasurementDoneWrapper>:

static bool MIC_IsMeasurementDoneWrapper(void) {
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  return MIC_MeasurementDone();
 8004358:	f000 fa0e 	bl	8004778 <MIC_MeasurementDone>
 800435c:	0003      	movs	r3, r0
}
 800435e:	0018      	movs	r0, r3
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <Meas_Init>:

void Meas_Init(I2C_HandleTypeDef* sensorI2C, I2S_HandleTypeDef* micI2s) {
 8004364:	b5b0      	push	{r4, r5, r7, lr}
 8004366:	b094      	sub	sp, #80	@ 0x50
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  MeasState = MEAS_STATE_INIT;
 800436e:	4b5b      	ldr	r3, [pc, #364]	@ (80044dc <Meas_Init+0x178>)
 8004370:	2200      	movs	r2, #0
 8004372:	701a      	strb	r2, [r3, #0]
  if(MeasEnabled.HT_measurementEnabled || MeasEnabled.VOC_measurementEnabled) {
 8004374:	4b5a      	ldr	r3, [pc, #360]	@ (80044e0 <Meas_Init+0x17c>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d103      	bne.n	8004384 <Meas_Init+0x20>
 800437c:	4b58      	ldr	r3, [pc, #352]	@ (80044e0 <Meas_Init+0x17c>)
 800437e:	785b      	ldrb	r3, [r3, #1]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d027      	beq.n	80043d4 <Meas_Init+0x70>
    I2CSensors_Init(sensorI2C);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	0018      	movs	r0, r3
 8004388:	f7ff fa9c 	bl	80038c4 <I2CSensors_Init>
    if(!HT_DeviceConnected()) {
 800438c:	f7ff fca6 	bl	8003cdc <HT_DeviceConnected>
 8004390:	0003      	movs	r3, r0
 8004392:	001a      	movs	r2, r3
 8004394:	2301      	movs	r3, #1
 8004396:	4053      	eors	r3, r2
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d008      	beq.n	80043b0 <Meas_Init+0x4c>
       Error("HT device not connected!");
 800439e:	4a51      	ldr	r2, [pc, #324]	@ (80044e4 <Meas_Init+0x180>)
 80043a0:	4b51      	ldr	r3, [pc, #324]	@ (80044e8 <Meas_Init+0x184>)
 80043a2:	0019      	movs	r1, r3
 80043a4:	2001      	movs	r0, #1
 80043a6:	f002 f8db 	bl	8006560 <CreateLine>
       MeasEnabled.HT_measurementEnabled = false;
 80043aa:	4b4d      	ldr	r3, [pc, #308]	@ (80044e0 <Meas_Init+0x17c>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	701a      	strb	r2, [r3, #0]
    }
    if(!Gas_DeviceConnected()) {
 80043b0:	f7ff fb67 	bl	8003a82 <Gas_DeviceConnected>
 80043b4:	0003      	movs	r3, r0
 80043b6:	001a      	movs	r2, r3
 80043b8:	2301      	movs	r3, #1
 80043ba:	4053      	eors	r3, r2
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d008      	beq.n	80043d4 <Meas_Init+0x70>
       Error("SGP device not connected!");
 80043c2:	4a4a      	ldr	r2, [pc, #296]	@ (80044ec <Meas_Init+0x188>)
 80043c4:	4b48      	ldr	r3, [pc, #288]	@ (80044e8 <Meas_Init+0x184>)
 80043c6:	0019      	movs	r1, r3
 80043c8:	2001      	movs	r0, #1
 80043ca:	f002 f8c9 	bl	8006560 <CreateLine>
       MeasEnabled.VOC_measurementEnabled = false;
 80043ce:	4b44      	ldr	r3, [pc, #272]	@ (80044e0 <Meas_Init+0x17c>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	705a      	strb	r2, [r3, #1]
    }
  }
  if(MeasEnabled.MIC_measurementEnabled) {
 80043d4:	4b42      	ldr	r3, [pc, #264]	@ (80044e0 <Meas_Init+0x17c>)
 80043d6:	78db      	ldrb	r3, [r3, #3]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <Meas_Init+0x80>
    MIC_Init(micI2s);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	0018      	movs	r0, r3
 80043e0:	f000 f8ee 	bl	80045c0 <MIC_Init>
  }
  uint8_t offset = 0;
 80043e4:	254f      	movs	r5, #79	@ 0x4f
 80043e6:	197b      	adds	r3, r7, r5
 80043e8:	2200      	movs	r2, #0
 80043ea:	701a      	strb	r2, [r3, #0]
  Measurements[offset++] = (MeasurementParameters) {HT_StartMeasurementWrapper, HT_IsMeasurementDoneWrapper, &MeasurementCtx.HT_measurementDone, MeasEnabled.HT_measurementEnabled};
 80043ec:	197b      	adds	r3, r7, r5
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	197a      	adds	r2, r7, r5
 80043f2:	1c59      	adds	r1, r3, #1
 80043f4:	7011      	strb	r1, [r2, #0]
 80043f6:	4a3a      	ldr	r2, [pc, #232]	@ (80044e0 <Meas_Init+0x17c>)
 80043f8:	7814      	ldrb	r4, [r2, #0]
 80043fa:	4a3d      	ldr	r2, [pc, #244]	@ (80044f0 <Meas_Init+0x18c>)
 80043fc:	0119      	lsls	r1, r3, #4
 80043fe:	483d      	ldr	r0, [pc, #244]	@ (80044f4 <Meas_Init+0x190>)
 8004400:	5088      	str	r0, [r1, r2]
 8004402:	493b      	ldr	r1, [pc, #236]	@ (80044f0 <Meas_Init+0x18c>)
 8004404:	011a      	lsls	r2, r3, #4
 8004406:	188a      	adds	r2, r1, r2
 8004408:	3204      	adds	r2, #4
 800440a:	493b      	ldr	r1, [pc, #236]	@ (80044f8 <Meas_Init+0x194>)
 800440c:	6011      	str	r1, [r2, #0]
 800440e:	4938      	ldr	r1, [pc, #224]	@ (80044f0 <Meas_Init+0x18c>)
 8004410:	011a      	lsls	r2, r3, #4
 8004412:	188a      	adds	r2, r1, r2
 8004414:	3208      	adds	r2, #8
 8004416:	4939      	ldr	r1, [pc, #228]	@ (80044fc <Meas_Init+0x198>)
 8004418:	6011      	str	r1, [r2, #0]
 800441a:	4a35      	ldr	r2, [pc, #212]	@ (80044f0 <Meas_Init+0x18c>)
 800441c:	011b      	lsls	r3, r3, #4
 800441e:	18d3      	adds	r3, r2, r3
 8004420:	330c      	adds	r3, #12
 8004422:	1c22      	adds	r2, r4, #0
 8004424:	701a      	strb	r2, [r3, #0]
  Measurements[offset++] = (MeasurementParameters) {VOC_StartMeasurementWrapper, VOC_IsMeasurementDoneWrapper, &MeasurementCtx.VOC_measurementDone, MeasEnabled.VOC_measurementEnabled};
 8004426:	197b      	adds	r3, r7, r5
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	197a      	adds	r2, r7, r5
 800442c:	1c59      	adds	r1, r3, #1
 800442e:	7011      	strb	r1, [r2, #0]
 8004430:	4a2b      	ldr	r2, [pc, #172]	@ (80044e0 <Meas_Init+0x17c>)
 8004432:	7854      	ldrb	r4, [r2, #1]
 8004434:	4a2e      	ldr	r2, [pc, #184]	@ (80044f0 <Meas_Init+0x18c>)
 8004436:	0119      	lsls	r1, r3, #4
 8004438:	4831      	ldr	r0, [pc, #196]	@ (8004500 <Meas_Init+0x19c>)
 800443a:	5088      	str	r0, [r1, r2]
 800443c:	492c      	ldr	r1, [pc, #176]	@ (80044f0 <Meas_Init+0x18c>)
 800443e:	011a      	lsls	r2, r3, #4
 8004440:	188a      	adds	r2, r1, r2
 8004442:	3204      	adds	r2, #4
 8004444:	492f      	ldr	r1, [pc, #188]	@ (8004504 <Meas_Init+0x1a0>)
 8004446:	6011      	str	r1, [r2, #0]
 8004448:	4929      	ldr	r1, [pc, #164]	@ (80044f0 <Meas_Init+0x18c>)
 800444a:	011a      	lsls	r2, r3, #4
 800444c:	188a      	adds	r2, r1, r2
 800444e:	3208      	adds	r2, #8
 8004450:	492d      	ldr	r1, [pc, #180]	@ (8004508 <Meas_Init+0x1a4>)
 8004452:	6011      	str	r1, [r2, #0]
 8004454:	4a26      	ldr	r2, [pc, #152]	@ (80044f0 <Meas_Init+0x18c>)
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	18d3      	adds	r3, r2, r3
 800445a:	330c      	adds	r3, #12
 800445c:	1c22      	adds	r2, r4, #0
 800445e:	701a      	strb	r2, [r3, #0]
  Measurements[offset++] = (MeasurementParameters) {PM_StartMeasurementWrapper, PM_IsMeasurementDoneWrapper, &MeasurementCtx.PM_measurementDone, MeasEnabled.PM_measurementEnabled};
 8004460:	197b      	adds	r3, r7, r5
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	197a      	adds	r2, r7, r5
 8004466:	1c59      	adds	r1, r3, #1
 8004468:	7011      	strb	r1, [r2, #0]
 800446a:	4a1d      	ldr	r2, [pc, #116]	@ (80044e0 <Meas_Init+0x17c>)
 800446c:	7894      	ldrb	r4, [r2, #2]
 800446e:	4a20      	ldr	r2, [pc, #128]	@ (80044f0 <Meas_Init+0x18c>)
 8004470:	0119      	lsls	r1, r3, #4
 8004472:	4826      	ldr	r0, [pc, #152]	@ (800450c <Meas_Init+0x1a8>)
 8004474:	5088      	str	r0, [r1, r2]
 8004476:	491e      	ldr	r1, [pc, #120]	@ (80044f0 <Meas_Init+0x18c>)
 8004478:	011a      	lsls	r2, r3, #4
 800447a:	188a      	adds	r2, r1, r2
 800447c:	3204      	adds	r2, #4
 800447e:	4924      	ldr	r1, [pc, #144]	@ (8004510 <Meas_Init+0x1ac>)
 8004480:	6011      	str	r1, [r2, #0]
 8004482:	491b      	ldr	r1, [pc, #108]	@ (80044f0 <Meas_Init+0x18c>)
 8004484:	011a      	lsls	r2, r3, #4
 8004486:	188a      	adds	r2, r1, r2
 8004488:	3208      	adds	r2, #8
 800448a:	4922      	ldr	r1, [pc, #136]	@ (8004514 <Meas_Init+0x1b0>)
 800448c:	6011      	str	r1, [r2, #0]
 800448e:	4a18      	ldr	r2, [pc, #96]	@ (80044f0 <Meas_Init+0x18c>)
 8004490:	011b      	lsls	r3, r3, #4
 8004492:	18d3      	adds	r3, r2, r3
 8004494:	330c      	adds	r3, #12
 8004496:	1c22      	adds	r2, r4, #0
 8004498:	701a      	strb	r2, [r3, #0]
  Measurements[offset++] = (MeasurementParameters) {MIC_StartMeasurementWrapper, MIC_IsMeasurementDoneWrapper, &MeasurementCtx.MIC_measurementDone, MeasEnabled.MIC_measurementEnabled};
 800449a:	197b      	adds	r3, r7, r5
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	197a      	adds	r2, r7, r5
 80044a0:	1c59      	adds	r1, r3, #1
 80044a2:	7011      	strb	r1, [r2, #0]
 80044a4:	4a0e      	ldr	r2, [pc, #56]	@ (80044e0 <Meas_Init+0x17c>)
 80044a6:	78d4      	ldrb	r4, [r2, #3]
 80044a8:	4a11      	ldr	r2, [pc, #68]	@ (80044f0 <Meas_Init+0x18c>)
 80044aa:	0119      	lsls	r1, r3, #4
 80044ac:	481a      	ldr	r0, [pc, #104]	@ (8004518 <Meas_Init+0x1b4>)
 80044ae:	5088      	str	r0, [r1, r2]
 80044b0:	490f      	ldr	r1, [pc, #60]	@ (80044f0 <Meas_Init+0x18c>)
 80044b2:	011a      	lsls	r2, r3, #4
 80044b4:	188a      	adds	r2, r1, r2
 80044b6:	3204      	adds	r2, #4
 80044b8:	4918      	ldr	r1, [pc, #96]	@ (800451c <Meas_Init+0x1b8>)
 80044ba:	6011      	str	r1, [r2, #0]
 80044bc:	490c      	ldr	r1, [pc, #48]	@ (80044f0 <Meas_Init+0x18c>)
 80044be:	011a      	lsls	r2, r3, #4
 80044c0:	188a      	adds	r2, r1, r2
 80044c2:	3208      	adds	r2, #8
 80044c4:	4916      	ldr	r1, [pc, #88]	@ (8004520 <Meas_Init+0x1bc>)
 80044c6:	6011      	str	r1, [r2, #0]
 80044c8:	4a09      	ldr	r2, [pc, #36]	@ (80044f0 <Meas_Init+0x18c>)
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	18d3      	adds	r3, r2, r3
 80044ce:	330c      	adds	r3, #12
 80044d0:	1c22      	adds	r2, r4, #0
 80044d2:	701a      	strb	r2, [r3, #0]
}
 80044d4:	46c0      	nop			@ (mov r8, r8)
 80044d6:	46bd      	mov	sp, r7
 80044d8:	b014      	add	sp, #80	@ 0x50
 80044da:	bdb0      	pop	{r4, r5, r7, pc}
 80044dc:	20000854 	.word	0x20000854
 80044e0:	20000850 	.word	0x20000850
 80044e4:	0801064c 	.word	0x0801064c
 80044e8:	08010668 	.word	0x08010668
 80044ec:	0801066c 	.word	0x0801066c
 80044f0:	20000810 	.word	0x20000810
 80044f4:	080042cd 	.word	0x080042cd
 80044f8:	080042dd 	.word	0x080042dd
 80044fc:	2000080c 	.word	0x2000080c
 8004500:	080042fd 	.word	0x080042fd
 8004504:	0800430d 	.word	0x0800430d
 8004508:	2000080d 	.word	0x2000080d
 800450c:	08004325 	.word	0x08004325
 8004510:	0800432f 	.word	0x0800432f
 8004514:	2000080e 	.word	0x2000080e
 8004518:	0800433b 	.word	0x0800433b
 800451c:	08004355 	.word	0x08004355
 8004520:	2000080f 	.word	0x2000080f

08004524 <Meas_SetEnabledSensors>:
    MeasState = MEAS_STATE_INIT;
    break;
  }
}

void Meas_SetEnabledSensors(EnabledMeasurements enabled) {
 8004524:	b590      	push	{r4, r7, lr}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	1d3b      	adds	r3, r7, #4
 800452c:	6018      	str	r0, [r3, #0]
  uint8_t offset = 0;
 800452e:	240f      	movs	r4, #15
 8004530:	193b      	adds	r3, r7, r4
 8004532:	2200      	movs	r2, #0
 8004534:	701a      	strb	r2, [r3, #0]
  MeasEnabled = enabled;
 8004536:	4b20      	ldr	r3, [pc, #128]	@ (80045b8 <Meas_SetEnabledSensors+0x94>)
 8004538:	1d3a      	adds	r2, r7, #4
 800453a:	6812      	ldr	r2, [r2, #0]
 800453c:	601a      	str	r2, [r3, #0]
  Measurements[offset++].enabled = enabled.HT_measurementEnabled;
 800453e:	193b      	adds	r3, r7, r4
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	193a      	adds	r2, r7, r4
 8004544:	1c59      	adds	r1, r3, #1
 8004546:	7011      	strb	r1, [r2, #0]
 8004548:	0018      	movs	r0, r3
 800454a:	1d3b      	adds	r3, r7, #4
 800454c:	7819      	ldrb	r1, [r3, #0]
 800454e:	4a1b      	ldr	r2, [pc, #108]	@ (80045bc <Meas_SetEnabledSensors+0x98>)
 8004550:	0103      	lsls	r3, r0, #4
 8004552:	18d3      	adds	r3, r2, r3
 8004554:	330c      	adds	r3, #12
 8004556:	1c0a      	adds	r2, r1, #0
 8004558:	701a      	strb	r2, [r3, #0]
  Measurements[offset++].enabled = enabled.VOC_measurementEnabled;
 800455a:	193b      	adds	r3, r7, r4
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	193a      	adds	r2, r7, r4
 8004560:	1c59      	adds	r1, r3, #1
 8004562:	7011      	strb	r1, [r2, #0]
 8004564:	0018      	movs	r0, r3
 8004566:	1d3b      	adds	r3, r7, #4
 8004568:	7859      	ldrb	r1, [r3, #1]
 800456a:	4a14      	ldr	r2, [pc, #80]	@ (80045bc <Meas_SetEnabledSensors+0x98>)
 800456c:	0103      	lsls	r3, r0, #4
 800456e:	18d3      	adds	r3, r2, r3
 8004570:	330c      	adds	r3, #12
 8004572:	1c0a      	adds	r2, r1, #0
 8004574:	701a      	strb	r2, [r3, #0]
  Measurements[offset++].enabled = enabled.PM_measurementEnabled;
 8004576:	193b      	adds	r3, r7, r4
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	193a      	adds	r2, r7, r4
 800457c:	1c59      	adds	r1, r3, #1
 800457e:	7011      	strb	r1, [r2, #0]
 8004580:	0018      	movs	r0, r3
 8004582:	1d3b      	adds	r3, r7, #4
 8004584:	7899      	ldrb	r1, [r3, #2]
 8004586:	4a0d      	ldr	r2, [pc, #52]	@ (80045bc <Meas_SetEnabledSensors+0x98>)
 8004588:	0103      	lsls	r3, r0, #4
 800458a:	18d3      	adds	r3, r2, r3
 800458c:	330c      	adds	r3, #12
 800458e:	1c0a      	adds	r2, r1, #0
 8004590:	701a      	strb	r2, [r3, #0]
  Measurements[offset++].enabled = enabled.MIC_measurementEnabled;
 8004592:	193b      	adds	r3, r7, r4
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	193a      	adds	r2, r7, r4
 8004598:	1c59      	adds	r1, r3, #1
 800459a:	7011      	strb	r1, [r2, #0]
 800459c:	0018      	movs	r0, r3
 800459e:	1d3b      	adds	r3, r7, #4
 80045a0:	78d9      	ldrb	r1, [r3, #3]
 80045a2:	4a06      	ldr	r2, [pc, #24]	@ (80045bc <Meas_SetEnabledSensors+0x98>)
 80045a4:	0103      	lsls	r3, r0, #4
 80045a6:	18d3      	adds	r3, r2, r3
 80045a8:	330c      	adds	r3, #12
 80045aa:	1c0a      	adds	r2, r1, #0
 80045ac:	701a      	strb	r2, [r3, #0]
}
 80045ae:	46c0      	nop			@ (mov r8, r8)
 80045b0:	46bd      	mov	sp, r7
 80045b2:	b005      	add	sp, #20
 80045b4:	bd90      	pop	{r4, r7, pc}
 80045b6:	46c0      	nop			@ (mov r8, r8)
 80045b8:	20000850 	.word	0x20000850
 80045bc:	20000810 	.word	0x20000810

080045c0 <MIC_Init>:
static volatile uint32_t StartupDoneTime = 0;
static volatile bool StartUpDone = false;
static volatile bool DataReady = false;


void MIC_Init(I2S_HandleTypeDef* i2SHandle) { I2SHandle = i2SHandle; }
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	4b03      	ldr	r3, [pc, #12]	@ (80045d8 <MIC_Init+0x18>)
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	46c0      	nop			@ (mov r8, r8)
 80045d0:	46bd      	mov	sp, r7
 80045d2:	b002      	add	sp, #8
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	46c0      	nop			@ (mov r8, r8)
 80045d8:	20000858 	.word	0x20000858

080045dc <UpdateSampleRate>:
//  for(uint8_t i = 0;i < NR_SAMPLES_128; i++) {
//    FFTResult[i] *= energyCorrectionFactor;
//  }
//}

static void UpdateSampleRate(uint32_t sampleRate) {
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  if (I2SHandle->Init.AudioFreq == sampleRate) {
 80045e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004618 <UpdateSampleRate+0x3c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d00e      	beq.n	800460e <UpdateSampleRate+0x32>
    return;
  }

  HAL_I2S_DeInit(I2SHandle);
 80045f0:	4b09      	ldr	r3, [pc, #36]	@ (8004618 <UpdateSampleRate+0x3c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	0018      	movs	r0, r3
 80045f6:	f005 fb23 	bl	8009c40 <HAL_I2S_DeInit>
  I2SHandle->Init.AudioFreq = sampleRate;
 80045fa:	4b07      	ldr	r3, [pc, #28]	@ (8004618 <UpdateSampleRate+0x3c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	615a      	str	r2, [r3, #20]
  HAL_I2S_Init(I2SHandle);
 8004602:	4b05      	ldr	r3, [pc, #20]	@ (8004618 <UpdateSampleRate+0x3c>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	0018      	movs	r0, r3
 8004608:	f005 fa28 	bl	8009a5c <HAL_I2S_Init>
 800460c:	e000      	b.n	8004610 <UpdateSampleRate+0x34>
    return;
 800460e:	46c0      	nop			@ (mov r8, r8)
}
 8004610:	46bd      	mov	sp, r7
 8004612:	b002      	add	sp, #8
 8004614:	bd80      	pop	{r7, pc}
 8004616:	46c0      	nop			@ (mov r8, r8)
 8004618:	20000858 	.word	0x20000858

0800461c <ConvertAudio>:

static uint32_t ConvertAudio(uint16_t* data) {
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t audioValue = data[1] | (data[0] << 16);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	3302      	adds	r3, #2
 8004628:	881b      	ldrh	r3, [r3, #0]
 800462a:	001a      	movs	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	881b      	ldrh	r3, [r3, #0]
 8004630:	041b      	lsls	r3, r3, #16
 8004632:	4313      	orrs	r3, r2
 8004634:	60fb      	str	r3, [r7, #12]
  audioValue = audioValue >> 7;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	09db      	lsrs	r3, r3, #7
 800463a:	60fb      	str	r3, [r7, #12]
  return audioValue;
 800463c:	68fb      	ldr	r3, [r7, #12]
}
 800463e:	0018      	movs	r0, r3
 8004640:	46bd      	mov	sp, r7
 8004642:	b004      	add	sp, #16
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <MIC_Start>:

void MIC_Start(uint32_t sampleRate, uint16_t nrSamples) {
 8004648:	b5b0      	push	{r4, r5, r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	000a      	movs	r2, r1
 8004652:	1cbb      	adds	r3, r7, #2
 8004654:	801a      	strh	r2, [r3, #0]
  if (I2SHandle == NULL) {
 8004656:	4b21      	ldr	r3, [pc, #132]	@ (80046dc <MIC_Start+0x94>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d106      	bne.n	800466c <MIC_Start+0x24>
    Error("Microphone is not initialised.");
 800465e:	4a20      	ldr	r2, [pc, #128]	@ (80046e0 <MIC_Start+0x98>)
 8004660:	4b20      	ldr	r3, [pc, #128]	@ (80046e4 <MIC_Start+0x9c>)
 8004662:	0019      	movs	r1, r3
 8004664:	2001      	movs	r0, #1
 8004666:	f001 ff7b 	bl	8006560 <CreateLine>
    return;
 800466a:	e033      	b.n	80046d4 <MIC_Start+0x8c>
  }
  Debug("In mic start");
 800466c:	4a1e      	ldr	r2, [pc, #120]	@ (80046e8 <MIC_Start+0xa0>)
 800466e:	4b1f      	ldr	r3, [pc, #124]	@ (80046ec <MIC_Start+0xa4>)
 8004670:	0019      	movs	r1, r3
 8004672:	2003      	movs	r0, #3
 8004674:	f001 ff74 	bl	8006560 <CreateLine>
  UpdateSampleRate(sampleRate);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	0018      	movs	r0, r3
 800467c:	f7ff ffae 	bl	80045dc <UpdateSampleRate>
  Samples = (NrOfSamples)nrSamples;
 8004680:	4b1b      	ldr	r3, [pc, #108]	@ (80046f0 <MIC_Start+0xa8>)
 8004682:	1cba      	adds	r2, r7, #2
 8004684:	8812      	ldrh	r2, [r2, #0]
 8004686:	801a      	strh	r2, [r3, #0]

  StartTime = GetCurrentHalTicks();
 8004688:	f001 fff6 	bl	8006678 <GetCurrentHalTicks>
 800468c:	0002      	movs	r2, r0
 800468e:	4b19      	ldr	r3, [pc, #100]	@ (80046f4 <MIC_Start+0xac>)
 8004690:	601a      	str	r2, [r3, #0]
  StartupDoneTime = StartTime + 20;
 8004692:	4b18      	ldr	r3, [pc, #96]	@ (80046f4 <MIC_Start+0xac>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	3314      	adds	r3, #20
 8004698:	001a      	movs	r2, r3
 800469a:	4b17      	ldr	r3, [pc, #92]	@ (80046f8 <MIC_Start+0xb0>)
 800469c:	601a      	str	r2, [r3, #0]
  StartUpDone = false;
 800469e:	4b17      	ldr	r3, [pc, #92]	@ (80046fc <MIC_Start+0xb4>)
 80046a0:	2200      	movs	r2, #0
 80046a2:	701a      	strb	r2, [r3, #0]
  DataReady = false;
 80046a4:	4b16      	ldr	r3, [pc, #88]	@ (8004700 <MIC_Start+0xb8>)
 80046a6:	2200      	movs	r2, #0
 80046a8:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef status = HAL_I2S_Receive_DMA(I2SHandle, (uint16_t*)AudioRxBuffer, Samples >> 1);
 80046aa:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <MIC_Start+0x94>)
 80046ac:	6818      	ldr	r0, [r3, #0]
 80046ae:	4b10      	ldr	r3, [pc, #64]	@ (80046f0 <MIC_Start+0xa8>)
 80046b0:	881b      	ldrh	r3, [r3, #0]
 80046b2:	085b      	lsrs	r3, r3, #1
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	250f      	movs	r5, #15
 80046b8:	197c      	adds	r4, r7, r5
 80046ba:	4b12      	ldr	r3, [pc, #72]	@ (8004704 <MIC_Start+0xbc>)
 80046bc:	0019      	movs	r1, r3
 80046be:	f005 faeb 	bl	8009c98 <HAL_I2S_Receive_DMA>
 80046c2:	0003      	movs	r3, r0
 80046c4:	7023      	strb	r3, [r4, #0]
//      HAL_I2S_Receive_DMA(I2SHandle, (uint16_t*)AudioRxBuffer,
//          Samples >> 1); //>>1 because reading half word

  Info("Status %d", status);
 80046c6:	197b      	adds	r3, r7, r5
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	4a0f      	ldr	r2, [pc, #60]	@ (8004708 <MIC_Start+0xc0>)
 80046cc:	490f      	ldr	r1, [pc, #60]	@ (800470c <MIC_Start+0xc4>)
 80046ce:	2002      	movs	r0, #2
 80046d0:	f001 ff46 	bl	8006560 <CreateLine>
}
 80046d4:	46bd      	mov	sp, r7
 80046d6:	b004      	add	sp, #16
 80046d8:	bdb0      	pop	{r4, r5, r7, pc}
 80046da:	46c0      	nop			@ (mov r8, r8)
 80046dc:	20000858 	.word	0x20000858
 80046e0:	0801070c 	.word	0x0801070c
 80046e4:	0801072c 	.word	0x0801072c
 80046e8:	08010730 	.word	0x08010730
 80046ec:	08010740 	.word	0x08010740
 80046f0:	20000008 	.word	0x20000008
 80046f4:	2000105c 	.word	0x2000105c
 80046f8:	20001060 	.word	0x20001060
 80046fc:	20001064 	.word	0x20001064
 8004700:	20001065 	.word	0x20001065
 8004704:	2000085c 	.word	0x2000085c
 8004708:	08010744 	.word	0x08010744
 800470c:	08010750 	.word	0x08010750

08004710 <MIC_Print>:
//static void MIC_ProcessFFT() {
//  CalculateFFT();
//}


void MIC_Print(void) {
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
  Info("New samples");
 8004716:	4a13      	ldr	r2, [pc, #76]	@ (8004764 <MIC_Print+0x54>)
 8004718:	4b13      	ldr	r3, [pc, #76]	@ (8004768 <MIC_Print+0x58>)
 800471a:	0019      	movs	r1, r3
 800471c:	2002      	movs	r0, #2
 800471e:	f001 ff1f 	bl	8006560 <CreateLine>
  for (uint32_t i = 0; i < Samples; i += 2) {
 8004722:	2300      	movs	r3, #0
 8004724:	607b      	str	r3, [r7, #4]
 8004726:	e011      	b.n	800474c <MIC_Print+0x3c>
    uint32_t sample = ConvertAudio(&AudioRxBuffer[i]);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	005a      	lsls	r2, r3, #1
 800472c:	4b0f      	ldr	r3, [pc, #60]	@ (800476c <MIC_Print+0x5c>)
 800472e:	18d3      	adds	r3, r2, r3
 8004730:	0018      	movs	r0, r3
 8004732:	f7ff ff73 	bl	800461c <ConvertAudio>
 8004736:	0003      	movs	r3, r0
 8004738:	603b      	str	r3, [r7, #0]
    Info("0x%08x", sample);
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	4a0c      	ldr	r2, [pc, #48]	@ (8004770 <MIC_Print+0x60>)
 800473e:	490a      	ldr	r1, [pc, #40]	@ (8004768 <MIC_Print+0x58>)
 8004740:	2002      	movs	r0, #2
 8004742:	f001 ff0d 	bl	8006560 <CreateLine>
  for (uint32_t i = 0; i < Samples; i += 2) {
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3302      	adds	r3, #2
 800474a:	607b      	str	r3, [r7, #4]
 800474c:	4b09      	ldr	r3, [pc, #36]	@ (8004774 <MIC_Print+0x64>)
 800474e:	881b      	ldrh	r3, [r3, #0]
 8004750:	001a      	movs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4293      	cmp	r3, r2
 8004756:	d3e7      	bcc.n	8004728 <MIC_Print+0x18>
  }
}
 8004758:	46c0      	nop			@ (mov r8, r8)
 800475a:	46c0      	nop			@ (mov r8, r8)
 800475c:	46bd      	mov	sp, r7
 800475e:	b002      	add	sp, #8
 8004760:	bd80      	pop	{r7, pc}
 8004762:	46c0      	nop			@ (mov r8, r8)
 8004764:	08010754 	.word	0x08010754
 8004768:	08010750 	.word	0x08010750
 800476c:	2000085c 	.word	0x2000085c
 8004770:	08010760 	.word	0x08010760
 8004774:	20000008 	.word	0x20000008

08004778 <MIC_MeasurementDone>:

bool MIC_MeasurementDone(void) {
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
  if(DataReady) {
 800477c:	4b0a      	ldr	r3, [pc, #40]	@ (80047a8 <MIC_MeasurementDone+0x30>)
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00c      	beq.n	80047a0 <MIC_MeasurementDone+0x28>
    MIC_Print();
 8004786:	f7ff ffc3 	bl	8004710 <MIC_Print>
    Debug("MIC measurement is done with %i samples.", Samples >> 1);
 800478a:	4b08      	ldr	r3, [pc, #32]	@ (80047ac <MIC_MeasurementDone+0x34>)
 800478c:	881b      	ldrh	r3, [r3, #0]
 800478e:	085b      	lsrs	r3, r3, #1
 8004790:	b29b      	uxth	r3, r3
 8004792:	4a07      	ldr	r2, [pc, #28]	@ (80047b0 <MIC_MeasurementDone+0x38>)
 8004794:	4907      	ldr	r1, [pc, #28]	@ (80047b4 <MIC_MeasurementDone+0x3c>)
 8004796:	2003      	movs	r0, #3
 8004798:	f001 fee2 	bl	8006560 <CreateLine>
    return true;
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <MIC_MeasurementDone+0x2a>
  }
  return false;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	0018      	movs	r0, r3
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	20001065 	.word	0x20001065
 80047ac:	20000008 	.word	0x20000008
 80047b0:	08010768 	.word	0x08010768
 80047b4:	08010740 	.word	0x08010740

080047b8 <HAL_I2S_RxCpltCallback>:


// #TODO Also include half full callback
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef* hi2s) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  if (hi2s != I2SHandle)
 80047c0:	4b10      	ldr	r3, [pc, #64]	@ (8004804 <HAL_I2S_RxCpltCallback+0x4c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d118      	bne.n	80047fc <HAL_I2S_RxCpltCallback+0x44>
    return;

  if (StartUpDone) {
 80047ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004808 <HAL_I2S_RxCpltCallback+0x50>)
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d008      	beq.n	80047e6 <HAL_I2S_RxCpltCallback+0x2e>
    HAL_I2S_DMAStop(I2SHandle);
 80047d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004804 <HAL_I2S_RxCpltCallback+0x4c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	0018      	movs	r0, r3
 80047da:	f005 fb1f 	bl	8009e1c <HAL_I2S_DMAStop>
    DataReady = true;
 80047de:	4b0b      	ldr	r3, [pc, #44]	@ (800480c <HAL_I2S_RxCpltCallback+0x54>)
 80047e0:	2201      	movs	r2, #1
 80047e2:	701a      	strb	r2, [r3, #0]
 80047e4:	e00b      	b.n	80047fe <HAL_I2S_RxCpltCallback+0x46>
    // MIC trigger pin is used to debug when the measurement has started.
//    HAL_GPIO_WritePin(MIC_Trigger_GPIO_Port, MIC_Trigger_Pin, GPIO_PIN_RESET);
    // TODO: Use different pin for MIC_Trigger.
  } else if (TimestampIsReached(StartupDoneTime)) {
 80047e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004810 <HAL_I2S_RxCpltCallback+0x58>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	0018      	movs	r0, r3
 80047ec:	f001 fe62 	bl	80064b4 <TimestampIsReached>
 80047f0:	1e03      	subs	r3, r0, #0
 80047f2:	d004      	beq.n	80047fe <HAL_I2S_RxCpltCallback+0x46>
    StartUpDone = true;
 80047f4:	4b04      	ldr	r3, [pc, #16]	@ (8004808 <HAL_I2S_RxCpltCallback+0x50>)
 80047f6:	2201      	movs	r2, #1
 80047f8:	701a      	strb	r2, [r3, #0]
 80047fa:	e000      	b.n	80047fe <HAL_I2S_RxCpltCallback+0x46>
    return;
 80047fc:	46c0      	nop			@ (mov r8, r8)
//    HAL_GPIO_WritePin(MIC_Trigger_GPIO_Port, MIC_Trigger_Pin, GPIO_PIN_SET);
  }
}
 80047fe:	46bd      	mov	sp, r7
 8004800:	b002      	add	sp, #8
 8004802:	bd80      	pop	{r7, pc}
 8004804:	20000858 	.word	0x20000858
 8004808:	20001064 	.word	0x20001064
 800480c:	20001065 	.word	0x20001065
 8004810:	20001060 	.word	0x20001060

08004814 <GasIndexAlgorithm_init_with_sampling_interval>:
GasIndexAlgorithm__adaptive_lowpass__process(GasIndexAlgorithmParams* params,
                                             float sample);

void GasIndexAlgorithm_init_with_sampling_interval(
    GasIndexAlgorithmParams* params, int32_t algorithm_type,
    float sampling_interval) {
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
    params->mAlgorithm_Type = algorithm_type;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	601a      	str	r2, [r3, #0]
    params->mSamplingInterval = sampling_interval;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	605a      	str	r2, [r3, #4]
    if ((algorithm_type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d113      	bne.n	800485a <GasIndexAlgorithm_init_with_sampling_interval+0x46>
        params->mIndex_Offset = GasIndexAlgorithm_NOX_INDEX_OFFSET_DEFAULT;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	22fe      	movs	r2, #254	@ 0xfe
 8004836:	0592      	lsls	r2, r2, #22
 8004838:	609a      	str	r2, [r3, #8]
        params->mSraw_Minimum = GasIndexAlgorithm_NOX_SRAW_MINIMUM;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	4a1a      	ldr	r2, [pc, #104]	@ (80048a8 <GasIndexAlgorithm_init_with_sampling_interval+0x94>)
 800483e:	60da      	str	r2, [r3, #12]
        params->mGating_Max_Duration_Minutes =
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	4a1a      	ldr	r2, [pc, #104]	@ (80048ac <GasIndexAlgorithm_init_with_sampling_interval+0x98>)
 8004844:	611a      	str	r2, [r3, #16]
            GasIndexAlgorithm_GATING_NOX_MAX_DURATION_MINUTES;
        params->mInit_Duration_Mean = GasIndexAlgorithm_INIT_DURATION_MEAN_NOX;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	4a19      	ldr	r2, [pc, #100]	@ (80048b0 <GasIndexAlgorithm_init_with_sampling_interval+0x9c>)
 800484a:	615a      	str	r2, [r3, #20]
        params->mInit_Duration_Variance =
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4a19      	ldr	r2, [pc, #100]	@ (80048b4 <GasIndexAlgorithm_init_with_sampling_interval+0xa0>)
 8004850:	619a      	str	r2, [r3, #24]
            GasIndexAlgorithm_INIT_DURATION_VARIANCE_NOX;
        params->mGating_Threshold = GasIndexAlgorithm_GATING_THRESHOLD_NOX;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4a18      	ldr	r2, [pc, #96]	@ (80048b8 <GasIndexAlgorithm_init_with_sampling_interval+0xa4>)
 8004856:	61da      	str	r2, [r3, #28]
 8004858:	e011      	b.n	800487e <GasIndexAlgorithm_init_with_sampling_interval+0x6a>
    } else {
        params->mIndex_Offset = GasIndexAlgorithm_VOC_INDEX_OFFSET_DEFAULT;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4a17      	ldr	r2, [pc, #92]	@ (80048bc <GasIndexAlgorithm_init_with_sampling_interval+0xa8>)
 800485e:	609a      	str	r2, [r3, #8]
        params->mSraw_Minimum = GasIndexAlgorithm_VOC_SRAW_MINIMUM;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4a17      	ldr	r2, [pc, #92]	@ (80048c0 <GasIndexAlgorithm_init_with_sampling_interval+0xac>)
 8004864:	60da      	str	r2, [r3, #12]
        params->mGating_Max_Duration_Minutes =
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	4a16      	ldr	r2, [pc, #88]	@ (80048c4 <GasIndexAlgorithm_init_with_sampling_interval+0xb0>)
 800486a:	611a      	str	r2, [r3, #16]
            GasIndexAlgorithm_GATING_VOC_MAX_DURATION_MINUTES;
        params->mInit_Duration_Mean = GasIndexAlgorithm_INIT_DURATION_MEAN_VOC;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4a16      	ldr	r2, [pc, #88]	@ (80048c8 <GasIndexAlgorithm_init_with_sampling_interval+0xb4>)
 8004870:	615a      	str	r2, [r3, #20]
        params->mInit_Duration_Variance =
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	4a15      	ldr	r2, [pc, #84]	@ (80048cc <GasIndexAlgorithm_init_with_sampling_interval+0xb8>)
 8004876:	619a      	str	r2, [r3, #24]
            GasIndexAlgorithm_INIT_DURATION_VARIANCE_VOC;
        params->mGating_Threshold = GasIndexAlgorithm_GATING_THRESHOLD_VOC;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	4a15      	ldr	r2, [pc, #84]	@ (80048d0 <GasIndexAlgorithm_init_with_sampling_interval+0xbc>)
 800487c:	61da      	str	r2, [r3, #28]
    }
    params->mIndex_Gain = GasIndexAlgorithm_INDEX_GAIN;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	4a14      	ldr	r2, [pc, #80]	@ (80048d4 <GasIndexAlgorithm_init_with_sampling_interval+0xc0>)
 8004882:	621a      	str	r2, [r3, #32]
    params->mTau_Mean_Hours = GasIndexAlgorithm_TAU_MEAN_HOURS;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4a14      	ldr	r2, [pc, #80]	@ (80048d8 <GasIndexAlgorithm_init_with_sampling_interval+0xc4>)
 8004888:	625a      	str	r2, [r3, #36]	@ 0x24
    params->mTau_Variance_Hours = GasIndexAlgorithm_TAU_VARIANCE_HOURS;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	4a12      	ldr	r2, [pc, #72]	@ (80048d8 <GasIndexAlgorithm_init_with_sampling_interval+0xc4>)
 800488e:	629a      	str	r2, [r3, #40]	@ 0x28
    params->mSraw_Std_Initial = GasIndexAlgorithm_SRAW_STD_INITIAL;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4a12      	ldr	r2, [pc, #72]	@ (80048dc <GasIndexAlgorithm_init_with_sampling_interval+0xc8>)
 8004894:	62da      	str	r2, [r3, #44]	@ 0x2c
    GasIndexAlgorithm_reset(params);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	0018      	movs	r0, r3
 800489a:	f000 f831 	bl	8004900 <GasIndexAlgorithm_reset>
}
 800489e:	46c0      	nop			@ (mov r8, r8)
 80048a0:	46bd      	mov	sp, r7
 80048a2:	b004      	add	sp, #16
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	46c0      	nop			@ (mov r8, r8)
 80048a8:	00002710 	.word	0x00002710
 80048ac:	44340000 	.word	0x44340000
 80048b0:	46859800 	.word	0x46859800
 80048b4:	46a05000 	.word	0x46a05000
 80048b8:	41f00000 	.word	0x41f00000
 80048bc:	42c80000 	.word	0x42c80000
 80048c0:	00004e20 	.word	0x00004e20
 80048c4:	43340000 	.word	0x43340000
 80048c8:	4528c000 	.word	0x4528c000
 80048cc:	45a32000 	.word	0x45a32000
 80048d0:	43aa0000 	.word	0x43aa0000
 80048d4:	43660000 	.word	0x43660000
 80048d8:	41400000 	.word	0x41400000
 80048dc:	42480000 	.word	0x42480000

080048e0 <GasIndexAlgorithm_init>:

void GasIndexAlgorithm_init(GasIndexAlgorithmParams* params,
                            int32_t algorithm_type) {
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
    GasIndexAlgorithm_init_with_sampling_interval(
 80048ea:	22fe      	movs	r2, #254	@ 0xfe
 80048ec:	0592      	lsls	r2, r2, #22
 80048ee:	6839      	ldr	r1, [r7, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	0018      	movs	r0, r3
 80048f4:	f7ff ff8e 	bl	8004814 <GasIndexAlgorithm_init_with_sampling_interval>
        params, algorithm_type, GasIndexAlgorithm_DEFAULT_SAMPLING_INTERVAL);
}
 80048f8:	46c0      	nop			@ (mov r8, r8)
 80048fa:	46bd      	mov	sp, r7
 80048fc:	b002      	add	sp, #8
 80048fe:	bd80      	pop	{r7, pc}

08004900 <GasIndexAlgorithm_reset>:

void GasIndexAlgorithm_reset(GasIndexAlgorithmParams* params) {
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
    params->mUptime = 0.f;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	631a      	str	r2, [r3, #48]	@ 0x30
    params->mSraw = 0.f;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	635a      	str	r2, [r3, #52]	@ 0x34
    params->mGas_Index = 0;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	639a      	str	r2, [r3, #56]	@ 0x38
    GasIndexAlgorithm__init_instances(params);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	0018      	movs	r0, r3
 800491e:	f000 f805 	bl	800492c <GasIndexAlgorithm__init_instances>
}
 8004922:	46c0      	nop			@ (mov r8, r8)
 8004924:	46bd      	mov	sp, r7
 8004926:	b002      	add	sp, #8
 8004928:	bd80      	pop	{r7, pc}
	...

0800492c <GasIndexAlgorithm__init_instances>:

static void GasIndexAlgorithm__init_instances(GasIndexAlgorithmParams* params) {
 800492c:	b590      	push	{r4, r7, lr}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]

    GasIndexAlgorithm__mean_variance_estimator__set_parameters(params);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	0018      	movs	r0, r3
 8004938:	f000 f8e8 	bl	8004b0c <GasIndexAlgorithm__mean_variance_estimator__set_parameters>
    GasIndexAlgorithm__mox_model__set_parameters(
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	0018      	movs	r0, r3
 8004940:	f000 f9a6 	bl	8004c90 <GasIndexAlgorithm__mean_variance_estimator__get_std>
 8004944:	1c04      	adds	r4, r0, #0
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	0018      	movs	r0, r3
 800494a:	f000 f9ab 	bl	8004ca4 <GasIndexAlgorithm__mean_variance_estimator__get_mean>
 800494e:	1c02      	adds	r2, r0, #0
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	1c21      	adds	r1, r4, #0
 8004954:	0018      	movs	r0, r3
 8004956:	f000 fc3b 	bl	80051d0 <GasIndexAlgorithm__mox_model__set_parameters>
        params, GasIndexAlgorithm__mean_variance_estimator__get_std(params),
        GasIndexAlgorithm__mean_variance_estimator__get_mean(params));
    if ((params->mAlgorithm_Type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d107      	bne.n	8004972 <GasIndexAlgorithm__init_instances+0x46>
        GasIndexAlgorithm__sigmoid_scaled__set_parameters(
 8004962:	23fe      	movs	r3, #254	@ 0xfe
 8004964:	059b      	lsls	r3, r3, #22
 8004966:	4a0a      	ldr	r2, [pc, #40]	@ (8004990 <GasIndexAlgorithm__init_instances+0x64>)
 8004968:	490a      	ldr	r1, [pc, #40]	@ (8004994 <GasIndexAlgorithm__init_instances+0x68>)
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fc86 	bl	800527c <GasIndexAlgorithm__sigmoid_scaled__set_parameters>
 8004970:	e005      	b.n	800497e <GasIndexAlgorithm__init_instances+0x52>
            params, GasIndexAlgorithm_SIGMOID_X0_NOX,
            GasIndexAlgorithm_SIGMOID_K_NOX,
            GasIndexAlgorithm_NOX_INDEX_OFFSET_DEFAULT);
    } else {
        GasIndexAlgorithm__sigmoid_scaled__set_parameters(
 8004972:	4b09      	ldr	r3, [pc, #36]	@ (8004998 <GasIndexAlgorithm__init_instances+0x6c>)
 8004974:	4a09      	ldr	r2, [pc, #36]	@ (800499c <GasIndexAlgorithm__init_instances+0x70>)
 8004976:	490a      	ldr	r1, [pc, #40]	@ (80049a0 <GasIndexAlgorithm__init_instances+0x74>)
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fc7f 	bl	800527c <GasIndexAlgorithm__sigmoid_scaled__set_parameters>
            params, GasIndexAlgorithm_SIGMOID_X0_VOC,
            GasIndexAlgorithm_SIGMOID_K_VOC,
            GasIndexAlgorithm_VOC_INDEX_OFFSET_DEFAULT);
    }
    GasIndexAlgorithm__adaptive_lowpass__set_parameters(params);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	0018      	movs	r0, r3
 8004982:	f000 fd35 	bl	80053f0 <GasIndexAlgorithm__adaptive_lowpass__set_parameters>
}
 8004986:	46c0      	nop			@ (mov r8, r8)
 8004988:	46bd      	mov	sp, r7
 800498a:	b003      	add	sp, #12
 800498c:	bd90      	pop	{r4, r7, pc}
 800498e:	46c0      	nop			@ (mov r8, r8)
 8004990:	bc257a78 	.word	0xbc257a78
 8004994:	44198000 	.word	0x44198000
 8004998:	42c80000 	.word	0x42c80000
 800499c:	bbd4fdf4 	.word	0xbbd4fdf4
 80049a0:	43550000 	.word	0x43550000

080049a4 <GasIndexAlgorithm_process>:
    *gain_factor = ((int32_t)(params->mIndex_Gain));
    return;
}

void GasIndexAlgorithm_process(GasIndexAlgorithmParams* params, int32_t sraw,
                               int32_t* gas_index) {
 80049a4:	b590      	push	{r4, r7, lr}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]

    if ((params->mUptime <= GasIndexAlgorithm_INITIAL_BLACKOUT)) {
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b4:	4952      	ldr	r1, [pc, #328]	@ (8004b00 <GasIndexAlgorithm_process+0x15c>)
 80049b6:	1c18      	adds	r0, r3, #0
 80049b8:	f7fb fd92 	bl	80004e0 <__aeabi_fcmple>
 80049bc:	1e03      	subs	r3, r0, #0
 80049be:	d00c      	beq.n	80049da <GasIndexAlgorithm_process+0x36>
        params->mUptime = (params->mUptime + params->mSamplingInterval);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	1c19      	adds	r1, r3, #0
 80049ca:	1c10      	adds	r0, r2, #0
 80049cc:	f7fb fec0 	bl	8000750 <__aeabi_fadd>
 80049d0:	1c03      	adds	r3, r0, #0
 80049d2:	1c1a      	adds	r2, r3, #0
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80049d8:	e080      	b.n	8004adc <GasIndexAlgorithm_process+0x138>
    } else {
        if (((sraw > 0) && (sraw < 65000))) {
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	dd25      	ble.n	8004a2c <GasIndexAlgorithm_process+0x88>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	4a48      	ldr	r2, [pc, #288]	@ (8004b04 <GasIndexAlgorithm_process+0x160>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	dc21      	bgt.n	8004a2c <GasIndexAlgorithm_process+0x88>
            if ((sraw < (params->mSraw_Minimum + 1))) {
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	dc04      	bgt.n	80049fc <GasIndexAlgorithm_process+0x58>
                sraw = (params->mSraw_Minimum + 1);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	3301      	adds	r3, #1
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	e00d      	b.n	8004a18 <GasIndexAlgorithm_process+0x74>
            } else if ((sraw > (params->mSraw_Minimum + 32767))) {
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	4a41      	ldr	r2, [pc, #260]	@ (8004b08 <GasIndexAlgorithm_process+0x164>)
 8004a02:	4694      	mov	ip, r2
 8004a04:	4463      	add	r3, ip
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	dd05      	ble.n	8004a18 <GasIndexAlgorithm_process+0x74>
                sraw = (params->mSraw_Minimum + 32767);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	4a3d      	ldr	r2, [pc, #244]	@ (8004b08 <GasIndexAlgorithm_process+0x164>)
 8004a12:	4694      	mov	ip, r2
 8004a14:	4463      	add	r3, ip
 8004a16:	60bb      	str	r3, [r7, #8]
            }
            params->mSraw = ((float)((sraw - params->mSraw_Minimum)));
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	0018      	movs	r0, r3
 8004a22:	f7fc fd1d 	bl	8001460 <__aeabi_i2f>
 8004a26:	1c02      	adds	r2, r0, #0
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	635a      	str	r2, [r3, #52]	@ 0x34
        }
        if (((params->mAlgorithm_Type ==
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <GasIndexAlgorithm_process+0x9c>
              GasIndexAlgorithm_ALGORITHM_TYPE_VOC) ||
             GasIndexAlgorithm__mean_variance_estimator__is_initialized(
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f000 f945 	bl	8004cc6 <GasIndexAlgorithm__mean_variance_estimator__is_initialized>
 8004a3c:	1e03      	subs	r3, r0, #0
              GasIndexAlgorithm_ALGORITHM_TYPE_VOC) ||
 8004a3e:	d014      	beq.n	8004a6a <GasIndexAlgorithm_process+0xc6>
                 params))) {
            params->mGas_Index =
                GasIndexAlgorithm__mox_model__process(params, params->mSraw);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	1c11      	adds	r1, r2, #0
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f000 fbd1 	bl	80051f0 <GasIndexAlgorithm__mox_model__process>
 8004a4e:	1c02      	adds	r2, r0, #0
            params->mGas_Index =
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	639a      	str	r2, [r3, #56]	@ 0x38
            params->mGas_Index = GasIndexAlgorithm__sigmoid_scaled__process(
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	1c11      	adds	r1, r2, #0
 8004a5c:	0018      	movs	r0, r3
 8004a5e:	f000 fc25 	bl	80052ac <GasIndexAlgorithm__sigmoid_scaled__process>
 8004a62:	1c02      	adds	r2, r0, #0
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a68:	e003      	b.n	8004a72 <GasIndexAlgorithm_process+0xce>
                params, params->mGas_Index);
        } else {
            params->mGas_Index = params->mIndex_Offset;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	689a      	ldr	r2, [r3, #8]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        params->mGas_Index = GasIndexAlgorithm__adaptive_lowpass__process(
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	1c11      	adds	r1, r2, #0
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	f000 fcec 	bl	8005458 <GasIndexAlgorithm__adaptive_lowpass__process>
 8004a80:	1c02      	adds	r2, r0, #0
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	639a      	str	r2, [r3, #56]	@ 0x38
            params, params->mGas_Index);
        if ((params->mGas_Index < 0.5f)) {
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a8a:	21fc      	movs	r1, #252	@ 0xfc
 8004a8c:	0589      	lsls	r1, r1, #22
 8004a8e:	1c18      	adds	r0, r3, #0
 8004a90:	f7fb fd1c 	bl	80004cc <__aeabi_fcmplt>
 8004a94:	1e03      	subs	r3, r0, #0
 8004a96:	d003      	beq.n	8004aa0 <GasIndexAlgorithm_process+0xfc>
            params->mGas_Index = 0.5f;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	22fc      	movs	r2, #252	@ 0xfc
 8004a9c:	0592      	lsls	r2, r2, #22
 8004a9e:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        if ((params->mSraw > 0.f)) {
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	1c18      	adds	r0, r3, #0
 8004aa8:	f7fb fd24 	bl	80004f4 <__aeabi_fcmpgt>
 8004aac:	1e03      	subs	r3, r0, #0
 8004aae:	d015      	beq.n	8004adc <GasIndexAlgorithm_process+0x138>
            GasIndexAlgorithm__mean_variance_estimator__process(params,
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	1c11      	adds	r1, r2, #0
 8004ab8:	0018      	movs	r0, r3
 8004aba:	f000 fa4f 	bl	8004f5c <GasIndexAlgorithm__mean_variance_estimator__process>
                                                                params->mSraw);
            GasIndexAlgorithm__mox_model__set_parameters(
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	f000 f8e5 	bl	8004c90 <GasIndexAlgorithm__mean_variance_estimator__get_std>
 8004ac6:	1c04      	adds	r4, r0, #0
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	0018      	movs	r0, r3
 8004acc:	f000 f8ea 	bl	8004ca4 <GasIndexAlgorithm__mean_variance_estimator__get_mean>
 8004ad0:	1c02      	adds	r2, r0, #0
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	1c21      	adds	r1, r4, #0
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	f000 fb7a 	bl	80051d0 <GasIndexAlgorithm__mox_model__set_parameters>
                params,
                GasIndexAlgorithm__mean_variance_estimator__get_std(params),
                GasIndexAlgorithm__mean_variance_estimator__get_mean(params));
        }
    }
    *gas_index = ((int32_t)((params->mGas_Index + 0.5f)));
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae0:	21fc      	movs	r1, #252	@ 0xfc
 8004ae2:	0589      	lsls	r1, r1, #22
 8004ae4:	1c18      	adds	r0, r3, #0
 8004ae6:	f7fb fe33 	bl	8000750 <__aeabi_fadd>
 8004aea:	1c03      	adds	r3, r0, #0
 8004aec:	1c18      	adds	r0, r3, #0
 8004aee:	f7fc fc97 	bl	8001420 <__aeabi_f2iz>
 8004af2:	0002      	movs	r2, r0
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	601a      	str	r2, [r3, #0]
    return;
 8004af8:	46c0      	nop			@ (mov r8, r8)
}
 8004afa:	46bd      	mov	sp, r7
 8004afc:	b005      	add	sp, #20
 8004afe:	bd90      	pop	{r4, r7, pc}
 8004b00:	42340000 	.word	0x42340000
 8004b04:	0000fde7 	.word	0x0000fde7
 8004b08:	00007fff 	.word	0x00007fff

08004b0c <GasIndexAlgorithm__mean_variance_estimator__set_parameters>:

static void GasIndexAlgorithm__mean_variance_estimator__set_parameters(
    GasIndexAlgorithmParams* params) {
 8004b0c:	b5b0      	push	{r4, r5, r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]

    params->m_Mean_Variance_Estimator___Initialized = false;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	223c      	movs	r2, #60	@ 0x3c
 8004b18:	2100      	movs	r1, #0
 8004b1a:	5499      	strb	r1, [r3, r2]
    params->m_Mean_Variance_Estimator___Mean = 0.f;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	641a      	str	r2, [r3, #64]	@ 0x40
    params->m_Mean_Variance_Estimator___Sraw_Offset = 0.f;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	645a      	str	r2, [r3, #68]	@ 0x44
    params->m_Mean_Variance_Estimator___Std = params->mSraw_Std_Initial;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	649a      	str	r2, [r3, #72]	@ 0x48
    params->m_Mean_Variance_Estimator___Gamma_Mean =
        (((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING *
           GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
          (params->mSamplingInterval / 3600.f)) /
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	4952      	ldr	r1, [pc, #328]	@ (8004c80 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x174>)
 8004b36:	1c18      	adds	r0, r3, #0
 8004b38:	f7fb ff94 	bl	8000a64 <__aeabi_fdiv>
 8004b3c:	1c03      	adds	r3, r0, #0
           GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
 8004b3e:	2188      	movs	r1, #136	@ 0x88
 8004b40:	05c9      	lsls	r1, r1, #23
 8004b42:	1c18      	adds	r0, r3, #0
 8004b44:	f7fc f974 	bl	8000e30 <__aeabi_fmul>
 8004b48:	1c03      	adds	r3, r0, #0
 8004b4a:	1c1d      	adds	r5, r3, #0
         (params->mTau_Mean_Hours + (params->mSamplingInterval / 3600.f)));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	494a      	ldr	r1, [pc, #296]	@ (8004c80 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x174>)
 8004b56:	1c18      	adds	r0, r3, #0
 8004b58:	f7fb ff84 	bl	8000a64 <__aeabi_fdiv>
 8004b5c:	1c03      	adds	r3, r0, #0
 8004b5e:	1c19      	adds	r1, r3, #0
 8004b60:	1c20      	adds	r0, r4, #0
 8004b62:	f7fb fdf5 	bl	8000750 <__aeabi_fadd>
 8004b66:	1c03      	adds	r3, r0, #0
          (params->mSamplingInterval / 3600.f)) /
 8004b68:	1c19      	adds	r1, r3, #0
 8004b6a:	1c28      	adds	r0, r5, #0
 8004b6c:	f7fb ff7a 	bl	8000a64 <__aeabi_fdiv>
 8004b70:	1c03      	adds	r3, r0, #0
 8004b72:	1c1a      	adds	r2, r3, #0
    params->m_Mean_Variance_Estimator___Gamma_Mean =
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	64da      	str	r2, [r3, #76]	@ 0x4c
    params->m_Mean_Variance_Estimator___Gamma_Variance =
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
          (params->mSamplingInterval / 3600.f)) /
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	4940      	ldr	r1, [pc, #256]	@ (8004c80 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x174>)
 8004b7e:	1c18      	adds	r0, r3, #0
 8004b80:	f7fb ff70 	bl	8000a64 <__aeabi_fdiv>
 8004b84:	1c03      	adds	r3, r0, #0
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
 8004b86:	2185      	movs	r1, #133	@ 0x85
 8004b88:	05c9      	lsls	r1, r1, #23
 8004b8a:	1c18      	adds	r0, r3, #0
 8004b8c:	f7fc f950 	bl	8000e30 <__aeabi_fmul>
 8004b90:	1c03      	adds	r3, r0, #0
 8004b92:	1c1d      	adds	r5, r3, #0
         (params->mTau_Variance_Hours + (params->mSamplingInterval / 3600.f)));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	4938      	ldr	r1, [pc, #224]	@ (8004c80 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x174>)
 8004b9e:	1c18      	adds	r0, r3, #0
 8004ba0:	f7fb ff60 	bl	8000a64 <__aeabi_fdiv>
 8004ba4:	1c03      	adds	r3, r0, #0
 8004ba6:	1c19      	adds	r1, r3, #0
 8004ba8:	1c20      	adds	r0, r4, #0
 8004baa:	f7fb fdd1 	bl	8000750 <__aeabi_fadd>
 8004bae:	1c03      	adds	r3, r0, #0
          (params->mSamplingInterval / 3600.f)) /
 8004bb0:	1c19      	adds	r1, r3, #0
 8004bb2:	1c28      	adds	r0, r5, #0
 8004bb4:	f7fb ff56 	bl	8000a64 <__aeabi_fdiv>
 8004bb8:	1c03      	adds	r3, r0, #0
 8004bba:	1c1a      	adds	r2, r3, #0
    params->m_Mean_Variance_Estimator___Gamma_Variance =
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	651a      	str	r2, [r3, #80]	@ 0x50
    if ((params->mAlgorithm_Type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d118      	bne.n	8004bfa <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0xee>
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
            (((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING *
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
              params->mSamplingInterval) /
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
 8004bcc:	2188      	movs	r1, #136	@ 0x88
 8004bce:	05c9      	lsls	r1, r1, #23
 8004bd0:	1c18      	adds	r0, r3, #0
 8004bd2:	f7fc f92d 	bl	8000e30 <__aeabi_fmul>
 8004bd6:	1c03      	adds	r3, r0, #0
 8004bd8:	1c1c      	adds	r4, r3, #0
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_NOX +
              params->mSamplingInterval));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_NOX +
 8004bde:	4929      	ldr	r1, [pc, #164]	@ (8004c84 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x178>)
 8004be0:	1c18      	adds	r0, r3, #0
 8004be2:	f7fb fdb5 	bl	8000750 <__aeabi_fadd>
 8004be6:	1c03      	adds	r3, r0, #0
              params->mSamplingInterval) /
 8004be8:	1c19      	adds	r1, r3, #0
 8004bea:	1c20      	adds	r0, r4, #0
 8004bec:	f7fb ff3a 	bl	8000a64 <__aeabi_fdiv>
 8004bf0:	1c03      	adds	r3, r0, #0
 8004bf2:	1c1a      	adds	r2, r3, #0
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	655a      	str	r2, [r3, #84]	@ 0x54
 8004bf8:	e017      	b.n	8004c2a <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x11e>
    } else {
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
            (((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING *
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
              params->mSamplingInterval) /
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
 8004bfe:	2188      	movs	r1, #136	@ 0x88
 8004c00:	05c9      	lsls	r1, r1, #23
 8004c02:	1c18      	adds	r0, r3, #0
 8004c04:	f7fc f914 	bl	8000e30 <__aeabi_fmul>
 8004c08:	1c03      	adds	r3, r0, #0
 8004c0a:	1c1c      	adds	r4, r3, #0
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_VOC +
              params->mSamplingInterval));
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_VOC +
 8004c10:	491d      	ldr	r1, [pc, #116]	@ (8004c88 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x17c>)
 8004c12:	1c18      	adds	r0, r3, #0
 8004c14:	f7fb fd9c 	bl	8000750 <__aeabi_fadd>
 8004c18:	1c03      	adds	r3, r0, #0
              params->mSamplingInterval) /
 8004c1a:	1c19      	adds	r1, r3, #0
 8004c1c:	1c20      	adds	r0, r4, #0
 8004c1e:	f7fb ff21 	bl	8000a64 <__aeabi_fdiv>
 8004c22:	1c03      	adds	r3, r0, #0
 8004c24:	1c1a      	adds	r2, r3, #0
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    params->m_Mean_Variance_Estimator___Gamma_Initial_Variance =
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
          params->mSamplingInterval) /
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
 8004c2e:	2185      	movs	r1, #133	@ 0x85
 8004c30:	05c9      	lsls	r1, r1, #23
 8004c32:	1c18      	adds	r0, r3, #0
 8004c34:	f7fc f8fc 	bl	8000e30 <__aeabi_fmul>
 8004c38:	1c03      	adds	r3, r0, #0
 8004c3a:	1c1c      	adds	r4, r3, #0
         (GasIndexAlgorithm_TAU_INITIAL_VARIANCE + params->mSamplingInterval));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	4912      	ldr	r1, [pc, #72]	@ (8004c8c <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x180>)
 8004c42:	1c18      	adds	r0, r3, #0
 8004c44:	f7fb fd84 	bl	8000750 <__aeabi_fadd>
 8004c48:	1c03      	adds	r3, r0, #0
          params->mSamplingInterval) /
 8004c4a:	1c19      	adds	r1, r3, #0
 8004c4c:	1c20      	adds	r0, r4, #0
 8004c4e:	f7fb ff09 	bl	8000a64 <__aeabi_fdiv>
 8004c52:	1c03      	adds	r3, r0, #0
 8004c54:	1c1a      	adds	r2, r3, #0
    params->m_Mean_Variance_Estimator___Gamma_Initial_Variance =
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	659a      	str	r2, [r3, #88]	@ 0x58
    params->m_Mean_Variance_Estimator__Gamma_Mean = 0.f;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	65da      	str	r2, [r3, #92]	@ 0x5c
    params->m_Mean_Variance_Estimator__Gamma_Variance = 0.f;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	661a      	str	r2, [r3, #96]	@ 0x60
    params->m_Mean_Variance_Estimator___Uptime_Gamma = 0.f;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	665a      	str	r2, [r3, #100]	@ 0x64
    params->m_Mean_Variance_Estimator___Uptime_Gating = 0.f;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	669a      	str	r2, [r3, #104]	@ 0x68
    params->m_Mean_Variance_Estimator___Gating_Duration_Minutes = 0.f;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8004c78:	46c0      	nop			@ (mov r8, r8)
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	b002      	add	sp, #8
 8004c7e:	bdb0      	pop	{r4, r5, r7, pc}
 8004c80:	45610000 	.word	0x45610000
 8004c84:	44960000 	.word	0x44960000
 8004c88:	41a00000 	.word	0x41a00000
 8004c8c:	451c4000 	.word	0x451c4000

08004c90 <GasIndexAlgorithm__mean_variance_estimator__get_std>:
    params->m_Mean_Variance_Estimator___Uptime_Gamma = uptime_gamma;
    params->m_Mean_Variance_Estimator___Initialized = true;
}

static float GasIndexAlgorithm__mean_variance_estimator__get_std(
    const GasIndexAlgorithmParams* params) {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]

    return params->m_Mean_Variance_Estimator___Std;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
}
 8004c9c:	1c18      	adds	r0, r3, #0
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	b002      	add	sp, #8
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <GasIndexAlgorithm__mean_variance_estimator__get_mean>:

static float GasIndexAlgorithm__mean_variance_estimator__get_mean(
    const GasIndexAlgorithmParams* params) {
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]

    return (params->m_Mean_Variance_Estimator___Mean +
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
            params->m_Mean_Variance_Estimator___Sraw_Offset);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    return (params->m_Mean_Variance_Estimator___Mean +
 8004cb4:	1c19      	adds	r1, r3, #0
 8004cb6:	1c10      	adds	r0, r2, #0
 8004cb8:	f7fb fd4a 	bl	8000750 <__aeabi_fadd>
 8004cbc:	1c03      	adds	r3, r0, #0
}
 8004cbe:	1c18      	adds	r0, r3, #0
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	b002      	add	sp, #8
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <GasIndexAlgorithm__mean_variance_estimator__is_initialized>:

static bool GasIndexAlgorithm__mean_variance_estimator__is_initialized(
    GasIndexAlgorithmParams* params) {
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b082      	sub	sp, #8
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]

    return params->m_Mean_Variance_Estimator___Initialized;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	223c      	movs	r2, #60	@ 0x3c
 8004cd2:	5c9b      	ldrb	r3, [r3, r2]
}
 8004cd4:	0018      	movs	r0, r3
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	b002      	add	sp, #8
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma>:

static void GasIndexAlgorithm__mean_variance_estimator___calculate_gamma(
    GasIndexAlgorithmParams* params) {
 8004cdc:	b5b0      	push	{r4, r5, r7, lr}
 8004cde:	b08c      	sub	sp, #48	@ 0x30
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
    float gamma_variance;
    float gating_threshold_variance;
    float sigmoid_gating_variance;

    uptime_limit = (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__FIX16_MAX -
                    params->mSamplingInterval);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
    uptime_limit = (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__FIX16_MAX -
 8004ce8:	1c19      	adds	r1, r3, #0
 8004cea:	4895      	ldr	r0, [pc, #596]	@ (8004f40 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x264>)
 8004cec:	f7fc f9de 	bl	80010ac <__aeabi_fsub>
 8004cf0:	1c03      	adds	r3, r0, #0
 8004cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if ((params->m_Mean_Variance_Estimator___Uptime_Gamma < uptime_limit)) {
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cf8:	1c19      	adds	r1, r3, #0
 8004cfa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004cfc:	f7fb fbfa 	bl	80004f4 <__aeabi_fcmpgt>
 8004d00:	1e03      	subs	r3, r0, #0
 8004d02:	d00b      	beq.n	8004d1c <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x40>
        params->m_Mean_Variance_Estimator___Uptime_Gamma =
            (params->m_Mean_Variance_Estimator___Uptime_Gamma +
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
             params->mSamplingInterval);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
            (params->m_Mean_Variance_Estimator___Uptime_Gamma +
 8004d0c:	1c19      	adds	r1, r3, #0
 8004d0e:	1c10      	adds	r0, r2, #0
 8004d10:	f7fb fd1e 	bl	8000750 <__aeabi_fadd>
 8004d14:	1c03      	adds	r3, r0, #0
 8004d16:	1c1a      	adds	r2, r3, #0
        params->m_Mean_Variance_Estimator___Uptime_Gamma =
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    if ((params->m_Mean_Variance_Estimator___Uptime_Gating < uptime_limit)) {
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d20:	1c19      	adds	r1, r3, #0
 8004d22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d24:	f7fb fbe6 	bl	80004f4 <__aeabi_fcmpgt>
 8004d28:	1e03      	subs	r3, r0, #0
 8004d2a:	d00b      	beq.n	8004d44 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x68>
        params->m_Mean_Variance_Estimator___Uptime_Gating =
            (params->m_Mean_Variance_Estimator___Uptime_Gating +
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
             params->mSamplingInterval);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
            (params->m_Mean_Variance_Estimator___Uptime_Gating +
 8004d34:	1c19      	adds	r1, r3, #0
 8004d36:	1c10      	adds	r0, r2, #0
 8004d38:	f7fb fd0a 	bl	8000750 <__aeabi_fadd>
 8004d3c:	1c03      	adds	r3, r0, #0
 8004d3e:	1c1a      	adds	r2, r3, #0
        params->m_Mean_Variance_Estimator___Uptime_Gating =
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6959      	ldr	r1, [r3, #20]
 8004d48:	4a7e      	ldr	r2, [pc, #504]	@ (8004f44 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x268>)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	f000 f9f1 	bl	8005134 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, params->mInit_Duration_Mean,
        GasIndexAlgorithm_INIT_TRANSITION_MEAN);
    sigmoid_gamma_mean =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	1c11      	adds	r1, r2, #0
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f000 f9fa 	bl	8005154 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8004d60:	1c03      	adds	r3, r0, #0
 8004d62:	62bb      	str	r3, [r7, #40]	@ 0x28
            params, params->m_Mean_Variance_Estimator___Uptime_Gamma);
    gamma_mean = (params->m_Mean_Variance_Estimator___Gamma_Mean +
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
                  ((params->m_Mean_Variance_Estimator___Gamma_Initial_Mean -
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
                    params->m_Mean_Variance_Estimator___Gamma_Mean) *
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                  ((params->m_Mean_Variance_Estimator___Gamma_Initial_Mean -
 8004d70:	1c19      	adds	r1, r3, #0
 8004d72:	1c10      	adds	r0, r2, #0
 8004d74:	f7fc f99a 	bl	80010ac <__aeabi_fsub>
 8004d78:	1c03      	adds	r3, r0, #0
                    params->m_Mean_Variance_Estimator___Gamma_Mean) *
 8004d7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d7c:	1c18      	adds	r0, r3, #0
 8004d7e:	f7fc f857 	bl	8000e30 <__aeabi_fmul>
 8004d82:	1c03      	adds	r3, r0, #0
    gamma_mean = (params->m_Mean_Variance_Estimator___Gamma_Mean +
 8004d84:	1c19      	adds	r1, r3, #0
 8004d86:	1c20      	adds	r0, r4, #0
 8004d88:	f7fb fce2 	bl	8000750 <__aeabi_fadd>
 8004d8c:	1c03      	adds	r3, r0, #0
 8004d8e:	627b      	str	r3, [r7, #36]	@ 0x24
                   sigmoid_gamma_mean));
    gating_threshold_mean =
        (params->mGating_Threshold +
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	69dc      	ldr	r4, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
           params->mGating_Threshold) *
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	69db      	ldr	r3, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
 8004d98:	1c19      	adds	r1, r3, #0
 8004d9a:	486b      	ldr	r0, [pc, #428]	@ (8004f48 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x26c>)
 8004d9c:	f7fc f986 	bl	80010ac <__aeabi_fsub>
 8004da0:	1c03      	adds	r3, r0, #0
 8004da2:	1c1d      	adds	r5, r3, #0
          GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	1c11      	adds	r1, r2, #0
 8004dac:	0018      	movs	r0, r3
 8004dae:	f000 f9d1 	bl	8005154 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8004db2:	1c03      	adds	r3, r0, #0
           params->mGating_Threshold) *
 8004db4:	1c19      	adds	r1, r3, #0
 8004db6:	1c28      	adds	r0, r5, #0
 8004db8:	f7fc f83a 	bl	8000e30 <__aeabi_fmul>
 8004dbc:	1c03      	adds	r3, r0, #0
    gating_threshold_mean =
 8004dbe:	1c19      	adds	r1, r3, #0
 8004dc0:	1c20      	adds	r0, r4, #0
 8004dc2:	f7fb fcc5 	bl	8000750 <__aeabi_fadd>
 8004dc6:	1c03      	adds	r3, r0, #0
 8004dc8:	623b      	str	r3, [r7, #32]
              params, params->m_Mean_Variance_Estimator___Uptime_Gating)));
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8004dca:	4a60      	ldr	r2, [pc, #384]	@ (8004f4c <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x270>)
 8004dcc:	6a39      	ldr	r1, [r7, #32]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	f000 f9af 	bl	8005134 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, gating_threshold_mean,
        GasIndexAlgorithm_GATING_THRESHOLD_TRANSITION);
    sigmoid_gating_mean =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	1c11      	adds	r1, r2, #0
 8004dde:	0018      	movs	r0, r3
 8004de0:	f000 f9b8 	bl	8005154 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8004de4:	1c03      	adds	r3, r0, #0
 8004de6:	61fb      	str	r3, [r7, #28]
            params, params->mGas_Index);
    params->m_Mean_Variance_Estimator__Gamma_Mean =
        (sigmoid_gating_mean * gamma_mean);
 8004de8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004dea:	69f8      	ldr	r0, [r7, #28]
 8004dec:	f7fc f820 	bl	8000e30 <__aeabi_fmul>
 8004df0:	1c03      	adds	r3, r0, #0
 8004df2:	1c1a      	adds	r2, r3, #0
    params->m_Mean_Variance_Estimator__Gamma_Mean =
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	65da      	str	r2, [r3, #92]	@ 0x5c
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6999      	ldr	r1, [r3, #24]
 8004dfc:	4a51      	ldr	r2, [pc, #324]	@ (8004f44 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x268>)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	0018      	movs	r0, r3
 8004e02:	f000 f997 	bl	8005134 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, params->mInit_Duration_Variance,
        GasIndexAlgorithm_INIT_TRANSITION_VARIANCE);
    sigmoid_gamma_variance =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	1c11      	adds	r1, r2, #0
 8004e0e:	0018      	movs	r0, r3
 8004e10:	f000 f9a0 	bl	8005154 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8004e14:	1c03      	adds	r3, r0, #0
 8004e16:	61bb      	str	r3, [r7, #24]
            params, params->m_Mean_Variance_Estimator___Uptime_Gamma);
    gamma_variance =
        (params->m_Mean_Variance_Estimator___Gamma_Variance +
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
         ((params->m_Mean_Variance_Estimator___Gamma_Initial_Variance -
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
           params->m_Mean_Variance_Estimator___Gamma_Variance) *
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
         ((params->m_Mean_Variance_Estimator___Gamma_Initial_Variance -
 8004e24:	1c19      	adds	r1, r3, #0
 8004e26:	1c10      	adds	r0, r2, #0
 8004e28:	f7fc f940 	bl	80010ac <__aeabi_fsub>
 8004e2c:	1c03      	adds	r3, r0, #0
 8004e2e:	1c1d      	adds	r5, r3, #0
          (sigmoid_gamma_variance - sigmoid_gamma_mean)));
 8004e30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e32:	69b8      	ldr	r0, [r7, #24]
 8004e34:	f7fc f93a 	bl	80010ac <__aeabi_fsub>
 8004e38:	1c03      	adds	r3, r0, #0
           params->m_Mean_Variance_Estimator___Gamma_Variance) *
 8004e3a:	1c19      	adds	r1, r3, #0
 8004e3c:	1c28      	adds	r0, r5, #0
 8004e3e:	f7fb fff7 	bl	8000e30 <__aeabi_fmul>
 8004e42:	1c03      	adds	r3, r0, #0
    gamma_variance =
 8004e44:	1c19      	adds	r1, r3, #0
 8004e46:	1c20      	adds	r0, r4, #0
 8004e48:	f7fb fc82 	bl	8000750 <__aeabi_fadd>
 8004e4c:	1c03      	adds	r3, r0, #0
 8004e4e:	617b      	str	r3, [r7, #20]
    gating_threshold_variance =
        (params->mGating_Threshold +
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	69dc      	ldr	r4, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
           params->mGating_Threshold) *
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	69db      	ldr	r3, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
 8004e58:	1c19      	adds	r1, r3, #0
 8004e5a:	483b      	ldr	r0, [pc, #236]	@ (8004f48 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x26c>)
 8004e5c:	f7fc f926 	bl	80010ac <__aeabi_fsub>
 8004e60:	1c03      	adds	r3, r0, #0
 8004e62:	1c1d      	adds	r5, r3, #0
          GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	1c11      	adds	r1, r2, #0
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	f000 f971 	bl	8005154 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8004e72:	1c03      	adds	r3, r0, #0
           params->mGating_Threshold) *
 8004e74:	1c19      	adds	r1, r3, #0
 8004e76:	1c28      	adds	r0, r5, #0
 8004e78:	f7fb ffda 	bl	8000e30 <__aeabi_fmul>
 8004e7c:	1c03      	adds	r3, r0, #0
    gating_threshold_variance =
 8004e7e:	1c19      	adds	r1, r3, #0
 8004e80:	1c20      	adds	r0, r4, #0
 8004e82:	f7fb fc65 	bl	8000750 <__aeabi_fadd>
 8004e86:	1c03      	adds	r3, r0, #0
 8004e88:	613b      	str	r3, [r7, #16]
              params, params->m_Mean_Variance_Estimator___Uptime_Gating)));
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8004e8a:	4a30      	ldr	r2, [pc, #192]	@ (8004f4c <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x270>)
 8004e8c:	6939      	ldr	r1, [r7, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	0018      	movs	r0, r3
 8004e92:	f000 f94f 	bl	8005134 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, gating_threshold_variance,
        GasIndexAlgorithm_GATING_THRESHOLD_TRANSITION);
    sigmoid_gating_variance =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	1c11      	adds	r1, r2, #0
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f000 f958 	bl	8005154 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8004ea4:	1c03      	adds	r3, r0, #0
 8004ea6:	60fb      	str	r3, [r7, #12]
            params, params->mGas_Index);
    params->m_Mean_Variance_Estimator__Gamma_Variance =
        (sigmoid_gating_variance * gamma_variance);
 8004ea8:	6979      	ldr	r1, [r7, #20]
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f7fb ffc0 	bl	8000e30 <__aeabi_fmul>
 8004eb0:	1c03      	adds	r3, r0, #0
 8004eb2:	1c1a      	adds	r2, r3, #0
    params->m_Mean_Variance_Estimator__Gamma_Variance =
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	661a      	str	r2, [r3, #96]	@ 0x60
    params->m_Mean_Variance_Estimator___Gating_Duration_Minutes =
        (params->m_Mean_Variance_Estimator___Gating_Duration_Minutes +
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6edc      	ldr	r4, [r3, #108]	@ 0x6c
         ((params->mSamplingInterval / 60.f) *
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4923      	ldr	r1, [pc, #140]	@ (8004f50 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x274>)
 8004ec2:	1c18      	adds	r0, r3, #0
 8004ec4:	f7fb fdce 	bl	8000a64 <__aeabi_fdiv>
 8004ec8:	1c03      	adds	r3, r0, #0
 8004eca:	1c1d      	adds	r5, r3, #0
          (((1.f - sigmoid_gating_mean) *
 8004ecc:	69f9      	ldr	r1, [r7, #28]
 8004ece:	20fe      	movs	r0, #254	@ 0xfe
 8004ed0:	0580      	lsls	r0, r0, #22
 8004ed2:	f7fc f8eb 	bl	80010ac <__aeabi_fsub>
 8004ed6:	1c03      	adds	r3, r0, #0
 8004ed8:	491e      	ldr	r1, [pc, #120]	@ (8004f54 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x278>)
 8004eda:	1c18      	adds	r0, r3, #0
 8004edc:	f7fb ffa8 	bl	8000e30 <__aeabi_fmul>
 8004ee0:	1c03      	adds	r3, r0, #0
            (1.f + GasIndexAlgorithm_GATING_MAX_RATIO)) -
 8004ee2:	491d      	ldr	r1, [pc, #116]	@ (8004f58 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x27c>)
 8004ee4:	1c18      	adds	r0, r3, #0
 8004ee6:	f7fc f8e1 	bl	80010ac <__aeabi_fsub>
 8004eea:	1c03      	adds	r3, r0, #0
         ((params->mSamplingInterval / 60.f) *
 8004eec:	1c19      	adds	r1, r3, #0
 8004eee:	1c28      	adds	r0, r5, #0
 8004ef0:	f7fb ff9e 	bl	8000e30 <__aeabi_fmul>
 8004ef4:	1c03      	adds	r3, r0, #0
        (params->m_Mean_Variance_Estimator___Gating_Duration_Minutes +
 8004ef6:	1c19      	adds	r1, r3, #0
 8004ef8:	1c20      	adds	r0, r4, #0
 8004efa:	f7fb fc29 	bl	8000750 <__aeabi_fadd>
 8004efe:	1c03      	adds	r3, r0, #0
 8004f00:	1c1a      	adds	r2, r3, #0
    params->m_Mean_Variance_Estimator___Gating_Duration_Minutes =
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	66da      	str	r2, [r3, #108]	@ 0x6c
           GasIndexAlgorithm_GATING_MAX_RATIO)));
    if ((params->m_Mean_Variance_Estimator___Gating_Duration_Minutes < 0.f)) {
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	1c18      	adds	r0, r3, #0
 8004f0e:	f7fb fadd 	bl	80004cc <__aeabi_fcmplt>
 8004f12:	1e03      	subs	r3, r0, #0
 8004f14:	d002      	beq.n	8004f1c <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x240>
        params->m_Mean_Variance_Estimator___Gating_Duration_Minutes = 0.f;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    if ((params->m_Mean_Variance_Estimator___Gating_Duration_Minutes >
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
         params->mGating_Max_Duration_Minutes)) {
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	691b      	ldr	r3, [r3, #16]
    if ((params->m_Mean_Variance_Estimator___Gating_Duration_Minutes >
 8004f24:	1c19      	adds	r1, r3, #0
 8004f26:	1c10      	adds	r0, r2, #0
 8004f28:	f7fb fae4 	bl	80004f4 <__aeabi_fcmpgt>
 8004f2c:	1e03      	subs	r3, r0, #0
 8004f2e:	d100      	bne.n	8004f32 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x256>
        params->m_Mean_Variance_Estimator___Uptime_Gating = 0.f;
    }
}
 8004f30:	e002      	b.n	8004f38 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x25c>
        params->m_Mean_Variance_Estimator___Uptime_Gating = 0.f;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004f38:	46c0      	nop			@ (mov r8, r8)
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	b00c      	add	sp, #48	@ 0x30
 8004f3e:	bdb0      	pop	{r4, r5, r7, pc}
 8004f40:	46fffe00 	.word	0x46fffe00
 8004f44:	3c23d70a 	.word	0x3c23d70a
 8004f48:	43ff0000 	.word	0x43ff0000
 8004f4c:	3db851ec 	.word	0x3db851ec
 8004f50:	42700000 	.word	0x42700000
 8004f54:	3fa66666 	.word	0x3fa66666
 8004f58:	3e99999a 	.word	0x3e99999a

08004f5c <GasIndexAlgorithm__mean_variance_estimator__process>:

static void GasIndexAlgorithm__mean_variance_estimator__process(
    GasIndexAlgorithmParams* params, float sraw) {
 8004f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]

    float delta_sgp;
    float c;
    float additional_scaling;

    if ((params->m_Mean_Variance_Estimator___Initialized == false)) {
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	223c      	movs	r2, #60	@ 0x3c
 8004f6a:	5c9b      	ldrb	r3, [r3, r2]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	4053      	eors	r3, r2
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00a      	beq.n	8004f8c <GasIndexAlgorithm__mean_variance_estimator__process+0x30>
        params->m_Mean_Variance_Estimator___Initialized = true;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	223c      	movs	r2, #60	@ 0x3c
 8004f7a:	2101      	movs	r1, #1
 8004f7c:	5499      	strb	r1, [r3, r2]
        params->m_Mean_Variance_Estimator___Sraw_Offset = sraw;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	683a      	ldr	r2, [r7, #0]
 8004f82:	645a      	str	r2, [r3, #68]	@ 0x44
        params->m_Mean_Variance_Estimator___Mean = 0.f;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	641a      	str	r2, [r3, #64]	@ 0x40
        params->m_Mean_Variance_Estimator___Mean =
            (params->m_Mean_Variance_Estimator___Mean +
             ((params->m_Mean_Variance_Estimator__Gamma_Mean * delta_sgp) /
              GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING));
    }
}
 8004f8a:	e0c8      	b.n	800511e <GasIndexAlgorithm__mean_variance_estimator__process+0x1c2>
        if (((params->m_Mean_Variance_Estimator___Mean >= 100.f) ||
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f90:	4965      	ldr	r1, [pc, #404]	@ (8005128 <GasIndexAlgorithm__mean_variance_estimator__process+0x1cc>)
 8004f92:	1c18      	adds	r0, r3, #0
 8004f94:	f7fb fab8 	bl	8000508 <__aeabi_fcmpge>
 8004f98:	1e03      	subs	r3, r0, #0
 8004f9a:	d107      	bne.n	8004fac <GasIndexAlgorithm__mean_variance_estimator__process+0x50>
             (params->m_Mean_Variance_Estimator___Mean <= -100.f))) {
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        if (((params->m_Mean_Variance_Estimator___Mean >= 100.f) ||
 8004fa0:	4962      	ldr	r1, [pc, #392]	@ (800512c <GasIndexAlgorithm__mean_variance_estimator__process+0x1d0>)
 8004fa2:	1c18      	adds	r0, r3, #0
 8004fa4:	f7fb fa9c 	bl	80004e0 <__aeabi_fcmple>
 8004fa8:	1e03      	subs	r3, r0, #0
 8004faa:	d00e      	beq.n	8004fca <GasIndexAlgorithm__mean_variance_estimator__process+0x6e>
                (params->m_Mean_Variance_Estimator___Sraw_Offset +
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
                 params->m_Mean_Variance_Estimator___Mean);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                (params->m_Mean_Variance_Estimator___Sraw_Offset +
 8004fb4:	1c19      	adds	r1, r3, #0
 8004fb6:	1c10      	adds	r0, r2, #0
 8004fb8:	f7fb fbca 	bl	8000750 <__aeabi_fadd>
 8004fbc:	1c03      	adds	r3, r0, #0
 8004fbe:	1c1a      	adds	r2, r3, #0
            params->m_Mean_Variance_Estimator___Sraw_Offset =
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	645a      	str	r2, [r3, #68]	@ 0x44
            params->m_Mean_Variance_Estimator___Mean = 0.f;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	641a      	str	r2, [r3, #64]	@ 0x40
        sraw = (sraw - params->m_Mean_Variance_Estimator___Sraw_Offset);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fce:	1c19      	adds	r1, r3, #0
 8004fd0:	6838      	ldr	r0, [r7, #0]
 8004fd2:	f7fc f86b 	bl	80010ac <__aeabi_fsub>
 8004fd6:	1c03      	adds	r3, r0, #0
 8004fd8:	603b      	str	r3, [r7, #0]
        GasIndexAlgorithm__mean_variance_estimator___calculate_gamma(params);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	0018      	movs	r0, r3
 8004fde:	f7ff fe7d 	bl	8004cdc <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma>
        delta_sgp = ((sraw - params->m_Mean_Variance_Estimator___Mean) /
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe6:	1c19      	adds	r1, r3, #0
 8004fe8:	6838      	ldr	r0, [r7, #0]
 8004fea:	f7fc f85f 	bl	80010ac <__aeabi_fsub>
 8004fee:	1c03      	adds	r3, r0, #0
 8004ff0:	2185      	movs	r1, #133	@ 0x85
 8004ff2:	05c9      	lsls	r1, r1, #23
 8004ff4:	1c18      	adds	r0, r3, #0
 8004ff6:	f7fb fd35 	bl	8000a64 <__aeabi_fdiv>
 8004ffa:	1c03      	adds	r3, r0, #0
 8004ffc:	60fb      	str	r3, [r7, #12]
        if ((delta_sgp < 0.f)) {
 8004ffe:	2100      	movs	r1, #0
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f7fb fa63 	bl	80004cc <__aeabi_fcmplt>
 8005006:	1e03      	subs	r3, r0, #0
 8005008:	d008      	beq.n	800501c <GasIndexAlgorithm__mean_variance_estimator__process+0xc0>
            c = (params->m_Mean_Variance_Estimator___Std - delta_sgp);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800500e:	68f9      	ldr	r1, [r7, #12]
 8005010:	1c18      	adds	r0, r3, #0
 8005012:	f7fc f84b 	bl	80010ac <__aeabi_fsub>
 8005016:	1c03      	adds	r3, r0, #0
 8005018:	617b      	str	r3, [r7, #20]
 800501a:	e007      	b.n	800502c <GasIndexAlgorithm__mean_variance_estimator__process+0xd0>
            c = (params->m_Mean_Variance_Estimator___Std + delta_sgp);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005020:	1c19      	adds	r1, r3, #0
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f7fb fb94 	bl	8000750 <__aeabi_fadd>
 8005028:	1c03      	adds	r3, r0, #0
 800502a:	617b      	str	r3, [r7, #20]
        additional_scaling = 1.f;
 800502c:	23fe      	movs	r3, #254	@ 0xfe
 800502e:	059b      	lsls	r3, r3, #22
 8005030:	613b      	str	r3, [r7, #16]
        if ((c > 1440.f)) {
 8005032:	493f      	ldr	r1, [pc, #252]	@ (8005130 <GasIndexAlgorithm__mean_variance_estimator__process+0x1d4>)
 8005034:	6978      	ldr	r0, [r7, #20]
 8005036:	f7fb fa5d 	bl	80004f4 <__aeabi_fcmpgt>
 800503a:	1e03      	subs	r3, r0, #0
 800503c:	d010      	beq.n	8005060 <GasIndexAlgorithm__mean_variance_estimator__process+0x104>
            additional_scaling = ((c / 1440.f) * (c / 1440.f));
 800503e:	493c      	ldr	r1, [pc, #240]	@ (8005130 <GasIndexAlgorithm__mean_variance_estimator__process+0x1d4>)
 8005040:	6978      	ldr	r0, [r7, #20]
 8005042:	f7fb fd0f 	bl	8000a64 <__aeabi_fdiv>
 8005046:	1c03      	adds	r3, r0, #0
 8005048:	1c1c      	adds	r4, r3, #0
 800504a:	4939      	ldr	r1, [pc, #228]	@ (8005130 <GasIndexAlgorithm__mean_variance_estimator__process+0x1d4>)
 800504c:	6978      	ldr	r0, [r7, #20]
 800504e:	f7fb fd09 	bl	8000a64 <__aeabi_fdiv>
 8005052:	1c03      	adds	r3, r0, #0
 8005054:	1c19      	adds	r1, r3, #0
 8005056:	1c20      	adds	r0, r4, #0
 8005058:	f7fb feea 	bl	8000e30 <__aeabi_fmul>
 800505c:	1c03      	adds	r3, r0, #0
 800505e:	613b      	str	r3, [r7, #16]
                     params->m_Mean_Variance_Estimator__Gamma_Variance))) *
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                    (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING -
 8005064:	1c19      	adds	r1, r3, #0
 8005066:	2085      	movs	r0, #133	@ 0x85
 8005068:	05c0      	lsls	r0, r0, #23
 800506a:	f7fc f81f 	bl	80010ac <__aeabi_fsub>
 800506e:	1c03      	adds	r3, r0, #0
            (sqrtf((additional_scaling *
 8005070:	6939      	ldr	r1, [r7, #16]
 8005072:	1c18      	adds	r0, r3, #0
 8005074:	f7fb fedc 	bl	8000e30 <__aeabi_fmul>
 8005078:	1c03      	adds	r3, r0, #0
 800507a:	1c18      	adds	r0, r3, #0
 800507c:	f00b f8bc 	bl	80101f8 <sqrtf>
 8005080:	1c06      	adds	r6, r0, #0
                 ((params->m_Mean_Variance_Estimator___Std *
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
                   (params->m_Mean_Variance_Estimator___Std /
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c9d      	ldr	r5, [r3, #72]	@ 0x48
                    (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
 800508a:	2185      	movs	r1, #133	@ 0x85
 800508c:	05c9      	lsls	r1, r1, #23
 800508e:	6938      	ldr	r0, [r7, #16]
 8005090:	f7fb fece 	bl	8000e30 <__aeabi_fmul>
 8005094:	1c03      	adds	r3, r0, #0
                   (params->m_Mean_Variance_Estimator___Std /
 8005096:	1c19      	adds	r1, r3, #0
 8005098:	1c28      	adds	r0, r5, #0
 800509a:	f7fb fce3 	bl	8000a64 <__aeabi_fdiv>
 800509e:	1c03      	adds	r3, r0, #0
                 ((params->m_Mean_Variance_Estimator___Std *
 80050a0:	1c19      	adds	r1, r3, #0
 80050a2:	1c20      	adds	r0, r4, #0
 80050a4:	f7fb fec4 	bl	8000e30 <__aeabi_fmul>
 80050a8:	1c03      	adds	r3, r0, #0
 80050aa:	1c1c      	adds	r4, r3, #0
                  (((params->m_Mean_Variance_Estimator__Gamma_Variance *
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b0:	68f9      	ldr	r1, [r7, #12]
 80050b2:	1c18      	adds	r0, r3, #0
 80050b4:	f7fb febc 	bl	8000e30 <__aeabi_fmul>
 80050b8:	1c03      	adds	r3, r0, #0
                     delta_sgp) /
 80050ba:	6939      	ldr	r1, [r7, #16]
 80050bc:	1c18      	adds	r0, r3, #0
 80050be:	f7fb fcd1 	bl	8000a64 <__aeabi_fdiv>
 80050c2:	1c03      	adds	r3, r0, #0
                    additional_scaling) *
 80050c4:	68f9      	ldr	r1, [r7, #12]
 80050c6:	1c18      	adds	r0, r3, #0
 80050c8:	f7fb feb2 	bl	8000e30 <__aeabi_fmul>
 80050cc:	1c03      	adds	r3, r0, #0
             sqrtf(
 80050ce:	1c19      	adds	r1, r3, #0
 80050d0:	1c20      	adds	r0, r4, #0
 80050d2:	f7fb fb3d 	bl	8000750 <__aeabi_fadd>
 80050d6:	1c03      	adds	r3, r0, #0
 80050d8:	1c18      	adds	r0, r3, #0
 80050da:	f00b f88d 	bl	80101f8 <sqrtf>
 80050de:	1c03      	adds	r3, r0, #0
                     params->m_Mean_Variance_Estimator__Gamma_Variance))) *
 80050e0:	1c19      	adds	r1, r3, #0
 80050e2:	1c30      	adds	r0, r6, #0
 80050e4:	f7fb fea4 	bl	8000e30 <__aeabi_fmul>
 80050e8:	1c03      	adds	r3, r0, #0
 80050ea:	1c1a      	adds	r2, r3, #0
        params->m_Mean_Variance_Estimator___Std =
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	649a      	str	r2, [r3, #72]	@ 0x48
            (params->m_Mean_Variance_Estimator___Mean +
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
             ((params->m_Mean_Variance_Estimator__Gamma_Mean * delta_sgp) /
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050f8:	68f9      	ldr	r1, [r7, #12]
 80050fa:	1c18      	adds	r0, r3, #0
 80050fc:	f7fb fe98 	bl	8000e30 <__aeabi_fmul>
 8005100:	1c03      	adds	r3, r0, #0
 8005102:	2182      	movs	r1, #130	@ 0x82
 8005104:	05c9      	lsls	r1, r1, #23
 8005106:	1c18      	adds	r0, r3, #0
 8005108:	f7fb fcac 	bl	8000a64 <__aeabi_fdiv>
 800510c:	1c03      	adds	r3, r0, #0
            (params->m_Mean_Variance_Estimator___Mean +
 800510e:	1c19      	adds	r1, r3, #0
 8005110:	1c20      	adds	r0, r4, #0
 8005112:	f7fb fb1d 	bl	8000750 <__aeabi_fadd>
 8005116:	1c03      	adds	r3, r0, #0
 8005118:	1c1a      	adds	r2, r3, #0
        params->m_Mean_Variance_Estimator___Mean =
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	46bd      	mov	sp, r7
 8005122:	b007      	add	sp, #28
 8005124:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005126:	46c0      	nop			@ (mov r8, r8)
 8005128:	42c80000 	.word	0x42c80000
 800512c:	c2c80000 	.word	0xc2c80000
 8005130:	44b40000 	.word	0x44b40000

08005134 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>:

static void
GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
    GasIndexAlgorithmParams* params, float X0, float K) {
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]

    params->m_Mean_Variance_Estimator___Sigmoid__K = K;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	671a      	str	r2, [r3, #112]	@ 0x70
    params->m_Mean_Variance_Estimator___Sigmoid__X0 = X0;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800514c:	46c0      	nop			@ (mov r8, r8)
 800514e:	46bd      	mov	sp, r7
 8005150:	b004      	add	sp, #16
 8005152:	bd80      	pop	{r7, pc}

08005154 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>:

static float GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
    GasIndexAlgorithmParams* params, float sample) {
 8005154:	b590      	push	{r4, r7, lr}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]

    float x;

    x = (params->m_Mean_Variance_Estimator___Sigmoid__K *
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
         (sample - params->m_Mean_Variance_Estimator___Sigmoid__X0));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005166:	1c19      	adds	r1, r3, #0
 8005168:	6838      	ldr	r0, [r7, #0]
 800516a:	f7fb ff9f 	bl	80010ac <__aeabi_fsub>
 800516e:	1c03      	adds	r3, r0, #0
    x = (params->m_Mean_Variance_Estimator___Sigmoid__K *
 8005170:	1c19      	adds	r1, r3, #0
 8005172:	1c20      	adds	r0, r4, #0
 8005174:	f7fb fe5c 	bl	8000e30 <__aeabi_fmul>
 8005178:	1c03      	adds	r3, r0, #0
 800517a:	60fb      	str	r3, [r7, #12]
    if ((x < -50.f)) {
 800517c:	4912      	ldr	r1, [pc, #72]	@ (80051c8 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x74>)
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f7fb f9a4 	bl	80004cc <__aeabi_fcmplt>
 8005184:	1e03      	subs	r3, r0, #0
 8005186:	d002      	beq.n	800518e <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x3a>
        return 1.f;
 8005188:	23fe      	movs	r3, #254	@ 0xfe
 800518a:	059b      	lsls	r3, r3, #22
 800518c:	e018      	b.n	80051c0 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x6c>
    } else if ((x > 50.f)) {
 800518e:	490f      	ldr	r1, [pc, #60]	@ (80051cc <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x78>)
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f7fb f9af 	bl	80004f4 <__aeabi_fcmpgt>
 8005196:	1e03      	subs	r3, r0, #0
 8005198:	d001      	beq.n	800519e <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x4a>
        return 0.f;
 800519a:	2300      	movs	r3, #0
 800519c:	e010      	b.n	80051c0 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x6c>
    } else {
        return (1.f / (1.f + expf(x)));
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	1c18      	adds	r0, r3, #0
 80051a2:	f00b f801 	bl	80101a8 <expf>
 80051a6:	1c03      	adds	r3, r0, #0
 80051a8:	21fe      	movs	r1, #254	@ 0xfe
 80051aa:	0589      	lsls	r1, r1, #22
 80051ac:	1c18      	adds	r0, r3, #0
 80051ae:	f7fb facf 	bl	8000750 <__aeabi_fadd>
 80051b2:	1c03      	adds	r3, r0, #0
 80051b4:	1c19      	adds	r1, r3, #0
 80051b6:	20fe      	movs	r0, #254	@ 0xfe
 80051b8:	0580      	lsls	r0, r0, #22
 80051ba:	f7fb fc53 	bl	8000a64 <__aeabi_fdiv>
 80051be:	1c03      	adds	r3, r0, #0
    }
}
 80051c0:	1c18      	adds	r0, r3, #0
 80051c2:	46bd      	mov	sp, r7
 80051c4:	b005      	add	sp, #20
 80051c6:	bd90      	pop	{r4, r7, pc}
 80051c8:	c2480000 	.word	0xc2480000
 80051cc:	42480000 	.word	0x42480000

080051d0 <GasIndexAlgorithm__mox_model__set_parameters>:

static void
GasIndexAlgorithm__mox_model__set_parameters(GasIndexAlgorithmParams* params,
                                             float SRAW_STD, float SRAW_MEAN) {
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]

    params->m_Mox_Model__Sraw_Std = SRAW_STD;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	679a      	str	r2, [r3, #120]	@ 0x78
    params->m_Mox_Model__Sraw_Mean = SRAW_MEAN;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80051e8:	46c0      	nop			@ (mov r8, r8)
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b004      	add	sp, #16
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <GasIndexAlgorithm__mox_model__process>:

static float
GasIndexAlgorithm__mox_model__process(GasIndexAlgorithmParams* params,
                                      float sraw) {
 80051f0:	b590      	push	{r4, r7, lr}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]

    if ((params->mAlgorithm_Type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d114      	bne.n	800522c <GasIndexAlgorithm__mox_model__process+0x3c>
        return (((sraw - params->m_Mox_Model__Sraw_Mean) /
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005206:	1c19      	adds	r1, r3, #0
 8005208:	6838      	ldr	r0, [r7, #0]
 800520a:	f7fb ff4f 	bl	80010ac <__aeabi_fsub>
 800520e:	1c03      	adds	r3, r0, #0
 8005210:	4918      	ldr	r1, [pc, #96]	@ (8005274 <GasIndexAlgorithm__mox_model__process+0x84>)
 8005212:	1c18      	adds	r0, r3, #0
 8005214:	f7fb fc26 	bl	8000a64 <__aeabi_fdiv>
 8005218:	1c03      	adds	r3, r0, #0
 800521a:	1c1a      	adds	r2, r3, #0
                 GasIndexAlgorithm_SRAW_STD_NOX) *
                params->mIndex_Gain);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
                 GasIndexAlgorithm_SRAW_STD_NOX) *
 8005220:	1c19      	adds	r1, r3, #0
 8005222:	1c10      	adds	r0, r2, #0
 8005224:	f7fb fe04 	bl	8000e30 <__aeabi_fmul>
 8005228:	1c03      	adds	r3, r0, #0
 800522a:	e01f      	b.n	800526c <GasIndexAlgorithm__mox_model__process+0x7c>
    } else {
        return (((sraw - params->m_Mox_Model__Sraw_Mean) /
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005230:	1c19      	adds	r1, r3, #0
 8005232:	6838      	ldr	r0, [r7, #0]
 8005234:	f7fb ff3a 	bl	80010ac <__aeabi_fsub>
 8005238:	1c03      	adds	r3, r0, #0
 800523a:	1c1a      	adds	r2, r3, #0
 800523c:	2380      	movs	r3, #128	@ 0x80
 800523e:	061b      	lsls	r3, r3, #24
 8005240:	4053      	eors	r3, r2
 8005242:	001c      	movs	r4, r3
                 (-1.f * (params->m_Mox_Model__Sraw_Std +
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005248:	490b      	ldr	r1, [pc, #44]	@ (8005278 <GasIndexAlgorithm__mox_model__process+0x88>)
 800524a:	1c18      	adds	r0, r3, #0
 800524c:	f7fb fa80 	bl	8000750 <__aeabi_fadd>
 8005250:	1c03      	adds	r3, r0, #0
        return (((sraw - params->m_Mox_Model__Sraw_Mean) /
 8005252:	1c19      	adds	r1, r3, #0
 8005254:	1c20      	adds	r0, r4, #0
 8005256:	f7fb fc05 	bl	8000a64 <__aeabi_fdiv>
 800525a:	1c03      	adds	r3, r0, #0
 800525c:	1c1a      	adds	r2, r3, #0
                          GasIndexAlgorithm_SRAW_STD_BONUS_VOC))) *
                params->mIndex_Gain);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a1b      	ldr	r3, [r3, #32]
                          GasIndexAlgorithm_SRAW_STD_BONUS_VOC))) *
 8005262:	1c19      	adds	r1, r3, #0
 8005264:	1c10      	adds	r0, r2, #0
 8005266:	f7fb fde3 	bl	8000e30 <__aeabi_fmul>
 800526a:	1c03      	adds	r3, r0, #0
    }
}
 800526c:	1c18      	adds	r0, r3, #0
 800526e:	46bd      	mov	sp, r7
 8005270:	b003      	add	sp, #12
 8005272:	bd90      	pop	{r4, r7, pc}
 8005274:	44fa0000 	.word	0x44fa0000
 8005278:	435c0000 	.word	0x435c0000

0800527c <GasIndexAlgorithm__sigmoid_scaled__set_parameters>:

static void GasIndexAlgorithm__sigmoid_scaled__set_parameters(
    GasIndexAlgorithmParams* params, float X0, float K, float offset_default) {
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]

    params->m_Sigmoid_Scaled__K = K;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2180      	movs	r1, #128	@ 0x80
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	505a      	str	r2, [r3, r1]
    params->m_Sigmoid_Scaled__X0 = X0;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2184      	movs	r1, #132	@ 0x84
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	505a      	str	r2, [r3, r1]
    params->m_Sigmoid_Scaled__Offset_Default = offset_default;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2188      	movs	r1, #136	@ 0x88
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	505a      	str	r2, [r3, r1]
}
 80052a2:	46c0      	nop			@ (mov r8, r8)
 80052a4:	46bd      	mov	sp, r7
 80052a6:	b004      	add	sp, #16
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <GasIndexAlgorithm__sigmoid_scaled__process>:

static float
GasIndexAlgorithm__sigmoid_scaled__process(GasIndexAlgorithmParams* params,
                                           float sample) {
 80052ac:	b590      	push	{r4, r7, lr}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]

    float x;
    float shift;

    x = (params->m_Sigmoid_Scaled__K * (sample - params->m_Sigmoid_Scaled__X0));
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2280      	movs	r2, #128	@ 0x80
 80052ba:	589c      	ldr	r4, [r3, r2]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2284      	movs	r2, #132	@ 0x84
 80052c0:	589b      	ldr	r3, [r3, r2]
 80052c2:	1c19      	adds	r1, r3, #0
 80052c4:	6838      	ldr	r0, [r7, #0]
 80052c6:	f7fb fef1 	bl	80010ac <__aeabi_fsub>
 80052ca:	1c03      	adds	r3, r0, #0
 80052cc:	1c19      	adds	r1, r3, #0
 80052ce:	1c20      	adds	r0, r4, #0
 80052d0:	f7fb fdae 	bl	8000e30 <__aeabi_fmul>
 80052d4:	1c03      	adds	r3, r0, #0
 80052d6:	60bb      	str	r3, [r7, #8]
    if ((x < -50.f)) {
 80052d8:	4940      	ldr	r1, [pc, #256]	@ (80053dc <GasIndexAlgorithm__sigmoid_scaled__process+0x130>)
 80052da:	68b8      	ldr	r0, [r7, #8]
 80052dc:	f7fb f8f6 	bl	80004cc <__aeabi_fcmplt>
 80052e0:	1e03      	subs	r3, r0, #0
 80052e2:	d001      	beq.n	80052e8 <GasIndexAlgorithm__sigmoid_scaled__process+0x3c>
        return GasIndexAlgorithm_SIGMOID_L;
 80052e4:	4b3e      	ldr	r3, [pc, #248]	@ (80053e0 <GasIndexAlgorithm__sigmoid_scaled__process+0x134>)
 80052e6:	e075      	b.n	80053d4 <GasIndexAlgorithm__sigmoid_scaled__process+0x128>
    } else if ((x > 50.f)) {
 80052e8:	493e      	ldr	r1, [pc, #248]	@ (80053e4 <GasIndexAlgorithm__sigmoid_scaled__process+0x138>)
 80052ea:	68b8      	ldr	r0, [r7, #8]
 80052ec:	f7fb f902 	bl	80004f4 <__aeabi_fcmpgt>
 80052f0:	1e03      	subs	r3, r0, #0
 80052f2:	d001      	beq.n	80052f8 <GasIndexAlgorithm__sigmoid_scaled__process+0x4c>
        return 0.f;
 80052f4:	2300      	movs	r3, #0
 80052f6:	e06d      	b.n	80053d4 <GasIndexAlgorithm__sigmoid_scaled__process+0x128>
    } else {
        if ((sample >= 0.f)) {
 80052f8:	2100      	movs	r1, #0
 80052fa:	6838      	ldr	r0, [r7, #0]
 80052fc:	f7fb f904 	bl	8000508 <__aeabi_fcmpge>
 8005300:	1e03      	subs	r3, r0, #0
 8005302:	d047      	beq.n	8005394 <GasIndexAlgorithm__sigmoid_scaled__process+0xe8>
            if ((params->m_Sigmoid_Scaled__Offset_Default == 1.f)) {
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2288      	movs	r2, #136	@ 0x88
 8005308:	589b      	ldr	r3, [r3, r2]
 800530a:	21fe      	movs	r1, #254	@ 0xfe
 800530c:	0589      	lsls	r1, r1, #22
 800530e:	1c18      	adds	r0, r3, #0
 8005310:	f7fb f8d6 	bl	80004c0 <__aeabi_fcmpeq>
 8005314:	1e03      	subs	r3, r0, #0
 8005316:	d00e      	beq.n	8005336 <GasIndexAlgorithm__sigmoid_scaled__process+0x8a>
                shift = ((500.f / 499.f) * (1.f - params->mIndex_Offset));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	1c19      	adds	r1, r3, #0
 800531e:	20fe      	movs	r0, #254	@ 0xfe
 8005320:	0580      	lsls	r0, r0, #22
 8005322:	f7fb fec3 	bl	80010ac <__aeabi_fsub>
 8005326:	1c03      	adds	r3, r0, #0
 8005328:	492f      	ldr	r1, [pc, #188]	@ (80053e8 <GasIndexAlgorithm__sigmoid_scaled__process+0x13c>)
 800532a:	1c18      	adds	r0, r3, #0
 800532c:	f7fb fd80 	bl	8000e30 <__aeabi_fmul>
 8005330:	1c03      	adds	r3, r0, #0
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	e012      	b.n	800535c <GasIndexAlgorithm__sigmoid_scaled__process+0xb0>
            } else {
                shift = ((GasIndexAlgorithm_SIGMOID_L -
                          (5.f * params->mIndex_Offset)) /
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	492c      	ldr	r1, [pc, #176]	@ (80053ec <GasIndexAlgorithm__sigmoid_scaled__process+0x140>)
 800533c:	1c18      	adds	r0, r3, #0
 800533e:	f7fb fd77 	bl	8000e30 <__aeabi_fmul>
 8005342:	1c03      	adds	r3, r0, #0
                shift = ((GasIndexAlgorithm_SIGMOID_L -
 8005344:	1c19      	adds	r1, r3, #0
 8005346:	4826      	ldr	r0, [pc, #152]	@ (80053e0 <GasIndexAlgorithm__sigmoid_scaled__process+0x134>)
 8005348:	f7fb feb0 	bl	80010ac <__aeabi_fsub>
 800534c:	1c03      	adds	r3, r0, #0
 800534e:	2181      	movs	r1, #129	@ 0x81
 8005350:	05c9      	lsls	r1, r1, #23
 8005352:	1c18      	adds	r0, r3, #0
 8005354:	f7fb fb86 	bl	8000a64 <__aeabi_fdiv>
 8005358:	1c03      	adds	r3, r0, #0
 800535a:	60fb      	str	r3, [r7, #12]
                         4.f);
            }
            return (((GasIndexAlgorithm_SIGMOID_L + shift) / (1.f + expf(x))) -
 800535c:	4920      	ldr	r1, [pc, #128]	@ (80053e0 <GasIndexAlgorithm__sigmoid_scaled__process+0x134>)
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f7fb f9f6 	bl	8000750 <__aeabi_fadd>
 8005364:	1c03      	adds	r3, r0, #0
 8005366:	1c1c      	adds	r4, r3, #0
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	1c18      	adds	r0, r3, #0
 800536c:	f00a ff1c 	bl	80101a8 <expf>
 8005370:	1c03      	adds	r3, r0, #0
 8005372:	21fe      	movs	r1, #254	@ 0xfe
 8005374:	0589      	lsls	r1, r1, #22
 8005376:	1c18      	adds	r0, r3, #0
 8005378:	f7fb f9ea 	bl	8000750 <__aeabi_fadd>
 800537c:	1c03      	adds	r3, r0, #0
 800537e:	1c19      	adds	r1, r3, #0
 8005380:	1c20      	adds	r0, r4, #0
 8005382:	f7fb fb6f 	bl	8000a64 <__aeabi_fdiv>
 8005386:	1c03      	adds	r3, r0, #0
 8005388:	68f9      	ldr	r1, [r7, #12]
 800538a:	1c18      	adds	r0, r3, #0
 800538c:	f7fb fe8e 	bl	80010ac <__aeabi_fsub>
 8005390:	1c03      	adds	r3, r0, #0
 8005392:	e01f      	b.n	80053d4 <GasIndexAlgorithm__sigmoid_scaled__process+0x128>
                    shift);
        } else {
            return ((params->mIndex_Offset /
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689a      	ldr	r2, [r3, #8]
                     params->m_Sigmoid_Scaled__Offset_Default) *
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2188      	movs	r1, #136	@ 0x88
 800539c:	585b      	ldr	r3, [r3, r1]
            return ((params->mIndex_Offset /
 800539e:	1c19      	adds	r1, r3, #0
 80053a0:	1c10      	adds	r0, r2, #0
 80053a2:	f7fb fb5f 	bl	8000a64 <__aeabi_fdiv>
 80053a6:	1c03      	adds	r3, r0, #0
 80053a8:	1c1c      	adds	r4, r3, #0
                    (GasIndexAlgorithm_SIGMOID_L / (1.f + expf(x))));
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	1c18      	adds	r0, r3, #0
 80053ae:	f00a fefb 	bl	80101a8 <expf>
 80053b2:	1c03      	adds	r3, r0, #0
 80053b4:	21fe      	movs	r1, #254	@ 0xfe
 80053b6:	0589      	lsls	r1, r1, #22
 80053b8:	1c18      	adds	r0, r3, #0
 80053ba:	f7fb f9c9 	bl	8000750 <__aeabi_fadd>
 80053be:	1c03      	adds	r3, r0, #0
 80053c0:	1c19      	adds	r1, r3, #0
 80053c2:	4807      	ldr	r0, [pc, #28]	@ (80053e0 <GasIndexAlgorithm__sigmoid_scaled__process+0x134>)
 80053c4:	f7fb fb4e 	bl	8000a64 <__aeabi_fdiv>
 80053c8:	1c03      	adds	r3, r0, #0
                     params->m_Sigmoid_Scaled__Offset_Default) *
 80053ca:	1c19      	adds	r1, r3, #0
 80053cc:	1c20      	adds	r0, r4, #0
 80053ce:	f7fb fd2f 	bl	8000e30 <__aeabi_fmul>
 80053d2:	1c03      	adds	r3, r0, #0
        }
    }
}
 80053d4:	1c18      	adds	r0, r3, #0
 80053d6:	46bd      	mov	sp, r7
 80053d8:	b005      	add	sp, #20
 80053da:	bd90      	pop	{r4, r7, pc}
 80053dc:	c2480000 	.word	0xc2480000
 80053e0:	43fa0000 	.word	0x43fa0000
 80053e4:	42480000 	.word	0x42480000
 80053e8:	3f8041ab 	.word	0x3f8041ab
 80053ec:	40a00000 	.word	0x40a00000

080053f0 <GasIndexAlgorithm__adaptive_lowpass__set_parameters>:

static void GasIndexAlgorithm__adaptive_lowpass__set_parameters(
    GasIndexAlgorithmParams* params) {
 80053f0:	b590      	push	{r4, r7, lr}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]

    params->m_Adaptive_Lowpass__A1 =
        (params->mSamplingInterval /
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685c      	ldr	r4, [r3, #4]
         (GasIndexAlgorithm_LP_TAU_FAST + params->mSamplingInterval));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	4913      	ldr	r1, [pc, #76]	@ (8005450 <GasIndexAlgorithm__adaptive_lowpass__set_parameters+0x60>)
 8005402:	1c18      	adds	r0, r3, #0
 8005404:	f7fb f9a4 	bl	8000750 <__aeabi_fadd>
 8005408:	1c03      	adds	r3, r0, #0
        (params->mSamplingInterval /
 800540a:	1c19      	adds	r1, r3, #0
 800540c:	1c20      	adds	r0, r4, #0
 800540e:	f7fb fb29 	bl	8000a64 <__aeabi_fdiv>
 8005412:	1c03      	adds	r3, r0, #0
 8005414:	1c19      	adds	r1, r3, #0
    params->m_Adaptive_Lowpass__A1 =
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	228c      	movs	r2, #140	@ 0x8c
 800541a:	5099      	str	r1, [r3, r2]
    params->m_Adaptive_Lowpass__A2 =
        (params->mSamplingInterval /
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685c      	ldr	r4, [r3, #4]
         (GasIndexAlgorithm_LP_TAU_SLOW + params->mSamplingInterval));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	490b      	ldr	r1, [pc, #44]	@ (8005454 <GasIndexAlgorithm__adaptive_lowpass__set_parameters+0x64>)
 8005426:	1c18      	adds	r0, r3, #0
 8005428:	f7fb f992 	bl	8000750 <__aeabi_fadd>
 800542c:	1c03      	adds	r3, r0, #0
        (params->mSamplingInterval /
 800542e:	1c19      	adds	r1, r3, #0
 8005430:	1c20      	adds	r0, r4, #0
 8005432:	f7fb fb17 	bl	8000a64 <__aeabi_fdiv>
 8005436:	1c03      	adds	r3, r0, #0
 8005438:	1c19      	adds	r1, r3, #0
    params->m_Adaptive_Lowpass__A2 =
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2290      	movs	r2, #144	@ 0x90
 800543e:	5099      	str	r1, [r3, r2]
    params->m_Adaptive_Lowpass___Initialized = false;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2294      	movs	r2, #148	@ 0x94
 8005444:	2100      	movs	r1, #0
 8005446:	5499      	strb	r1, [r3, r2]
}
 8005448:	46c0      	nop			@ (mov r8, r8)
 800544a:	46bd      	mov	sp, r7
 800544c:	b003      	add	sp, #12
 800544e:	bd90      	pop	{r4, r7, pc}
 8005450:	41a00000 	.word	0x41a00000
 8005454:	43fa0000 	.word	0x43fa0000

08005458 <GasIndexAlgorithm__adaptive_lowpass__process>:

static float
GasIndexAlgorithm__adaptive_lowpass__process(GasIndexAlgorithmParams* params,
                                             float sample) {
 8005458:	b590      	push	{r4, r7, lr}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
    float abs_delta;
    float F1;
    float tau_a;
    float a3;

    if ((params->m_Adaptive_Lowpass___Initialized == false)) {
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2294      	movs	r2, #148	@ 0x94
 8005466:	5c9b      	ldrb	r3, [r3, r2]
 8005468:	2201      	movs	r2, #1
 800546a:	4053      	eors	r3, r2
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00f      	beq.n	8005492 <GasIndexAlgorithm__adaptive_lowpass__process+0x3a>
        params->m_Adaptive_Lowpass___X1 = sample;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2198      	movs	r1, #152	@ 0x98
 8005476:	683a      	ldr	r2, [r7, #0]
 8005478:	505a      	str	r2, [r3, r1]
        params->m_Adaptive_Lowpass___X2 = sample;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	219c      	movs	r1, #156	@ 0x9c
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	505a      	str	r2, [r3, r1]
        params->m_Adaptive_Lowpass___X3 = sample;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	21a0      	movs	r1, #160	@ 0xa0
 8005486:	683a      	ldr	r2, [r7, #0]
 8005488:	505a      	str	r2, [r3, r1]
        params->m_Adaptive_Lowpass___Initialized = true;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2294      	movs	r2, #148	@ 0x94
 800548e:	2101      	movs	r1, #1
 8005490:	5499      	strb	r1, [r3, r2]
    }
    params->m_Adaptive_Lowpass___X1 =
        (((1.f - params->m_Adaptive_Lowpass__A1) *
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	228c      	movs	r2, #140	@ 0x8c
 8005496:	589b      	ldr	r3, [r3, r2]
 8005498:	1c19      	adds	r1, r3, #0
 800549a:	20fe      	movs	r0, #254	@ 0xfe
 800549c:	0580      	lsls	r0, r0, #22
 800549e:	f7fb fe05 	bl	80010ac <__aeabi_fsub>
 80054a2:	1c03      	adds	r3, r0, #0
 80054a4:	1c18      	adds	r0, r3, #0
          params->m_Adaptive_Lowpass___X1) +
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2298      	movs	r2, #152	@ 0x98
 80054aa:	589b      	ldr	r3, [r3, r2]
        (((1.f - params->m_Adaptive_Lowpass__A1) *
 80054ac:	1c19      	adds	r1, r3, #0
 80054ae:	f7fb fcbf 	bl	8000e30 <__aeabi_fmul>
 80054b2:	1c03      	adds	r3, r0, #0
 80054b4:	1c1c      	adds	r4, r3, #0
         (params->m_Adaptive_Lowpass__A1 * sample));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	228c      	movs	r2, #140	@ 0x8c
 80054ba:	589b      	ldr	r3, [r3, r2]
 80054bc:	6839      	ldr	r1, [r7, #0]
 80054be:	1c18      	adds	r0, r3, #0
 80054c0:	f7fb fcb6 	bl	8000e30 <__aeabi_fmul>
 80054c4:	1c03      	adds	r3, r0, #0
          params->m_Adaptive_Lowpass___X1) +
 80054c6:	1c19      	adds	r1, r3, #0
 80054c8:	1c20      	adds	r0, r4, #0
 80054ca:	f7fb f941 	bl	8000750 <__aeabi_fadd>
 80054ce:	1c03      	adds	r3, r0, #0
 80054d0:	1c19      	adds	r1, r3, #0
    params->m_Adaptive_Lowpass___X1 =
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2298      	movs	r2, #152	@ 0x98
 80054d6:	5099      	str	r1, [r3, r2]
    params->m_Adaptive_Lowpass___X2 =
        (((1.f - params->m_Adaptive_Lowpass__A2) *
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2290      	movs	r2, #144	@ 0x90
 80054dc:	589b      	ldr	r3, [r3, r2]
 80054de:	1c19      	adds	r1, r3, #0
 80054e0:	20fe      	movs	r0, #254	@ 0xfe
 80054e2:	0580      	lsls	r0, r0, #22
 80054e4:	f7fb fde2 	bl	80010ac <__aeabi_fsub>
 80054e8:	1c03      	adds	r3, r0, #0
 80054ea:	1c18      	adds	r0, r3, #0
          params->m_Adaptive_Lowpass___X2) +
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	229c      	movs	r2, #156	@ 0x9c
 80054f0:	589b      	ldr	r3, [r3, r2]
        (((1.f - params->m_Adaptive_Lowpass__A2) *
 80054f2:	1c19      	adds	r1, r3, #0
 80054f4:	f7fb fc9c 	bl	8000e30 <__aeabi_fmul>
 80054f8:	1c03      	adds	r3, r0, #0
 80054fa:	1c1c      	adds	r4, r3, #0
         (params->m_Adaptive_Lowpass__A2 * sample));
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2290      	movs	r2, #144	@ 0x90
 8005500:	589b      	ldr	r3, [r3, r2]
 8005502:	6839      	ldr	r1, [r7, #0]
 8005504:	1c18      	adds	r0, r3, #0
 8005506:	f7fb fc93 	bl	8000e30 <__aeabi_fmul>
 800550a:	1c03      	adds	r3, r0, #0
          params->m_Adaptive_Lowpass___X2) +
 800550c:	1c19      	adds	r1, r3, #0
 800550e:	1c20      	adds	r0, r4, #0
 8005510:	f7fb f91e 	bl	8000750 <__aeabi_fadd>
 8005514:	1c03      	adds	r3, r0, #0
 8005516:	1c19      	adds	r1, r3, #0
    params->m_Adaptive_Lowpass___X2 =
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	229c      	movs	r2, #156	@ 0x9c
 800551c:	5099      	str	r1, [r3, r2]
    abs_delta =
        (params->m_Adaptive_Lowpass___X1 - params->m_Adaptive_Lowpass___X2);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2298      	movs	r2, #152	@ 0x98
 8005522:	589a      	ldr	r2, [r3, r2]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	219c      	movs	r1, #156	@ 0x9c
 8005528:	585b      	ldr	r3, [r3, r1]
    abs_delta =
 800552a:	1c19      	adds	r1, r3, #0
 800552c:	1c10      	adds	r0, r2, #0
 800552e:	f7fb fdbd 	bl	80010ac <__aeabi_fsub>
 8005532:	1c03      	adds	r3, r0, #0
 8005534:	617b      	str	r3, [r7, #20]
    if ((abs_delta < 0.f)) {
 8005536:	2100      	movs	r1, #0
 8005538:	6978      	ldr	r0, [r7, #20]
 800553a:	f7fa ffc7 	bl	80004cc <__aeabi_fcmplt>
 800553e:	1e03      	subs	r3, r0, #0
 8005540:	d004      	beq.n	800554c <GasIndexAlgorithm__adaptive_lowpass__process+0xf4>
        abs_delta = (-1.f * abs_delta);
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	2280      	movs	r2, #128	@ 0x80
 8005546:	0612      	lsls	r2, r2, #24
 8005548:	4053      	eors	r3, r2
 800554a:	617b      	str	r3, [r7, #20]
    }
    F1 = expf((GasIndexAlgorithm_LP_ALPHA * abs_delta));
 800554c:	4923      	ldr	r1, [pc, #140]	@ (80055dc <GasIndexAlgorithm__adaptive_lowpass__process+0x184>)
 800554e:	6978      	ldr	r0, [r7, #20]
 8005550:	f7fb fc6e 	bl	8000e30 <__aeabi_fmul>
 8005554:	1c03      	adds	r3, r0, #0
 8005556:	1c18      	adds	r0, r3, #0
 8005558:	f00a fe26 	bl	80101a8 <expf>
 800555c:	1c03      	adds	r3, r0, #0
 800555e:	613b      	str	r3, [r7, #16]
    tau_a = (((GasIndexAlgorithm_LP_TAU_SLOW - GasIndexAlgorithm_LP_TAU_FAST) *
 8005560:	491f      	ldr	r1, [pc, #124]	@ (80055e0 <GasIndexAlgorithm__adaptive_lowpass__process+0x188>)
 8005562:	6938      	ldr	r0, [r7, #16]
 8005564:	f7fb fc64 	bl	8000e30 <__aeabi_fmul>
 8005568:	1c03      	adds	r3, r0, #0
 800556a:	491e      	ldr	r1, [pc, #120]	@ (80055e4 <GasIndexAlgorithm__adaptive_lowpass__process+0x18c>)
 800556c:	1c18      	adds	r0, r3, #0
 800556e:	f7fb f8ef 	bl	8000750 <__aeabi_fadd>
 8005572:	1c03      	adds	r3, r0, #0
 8005574:	60fb      	str	r3, [r7, #12]
              F1) +
             GasIndexAlgorithm_LP_TAU_FAST);
    a3 = (params->mSamplingInterval / (params->mSamplingInterval + tau_a));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685c      	ldr	r4, [r3, #4]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	68f9      	ldr	r1, [r7, #12]
 8005580:	1c18      	adds	r0, r3, #0
 8005582:	f7fb f8e5 	bl	8000750 <__aeabi_fadd>
 8005586:	1c03      	adds	r3, r0, #0
 8005588:	1c19      	adds	r1, r3, #0
 800558a:	1c20      	adds	r0, r4, #0
 800558c:	f7fb fa6a 	bl	8000a64 <__aeabi_fdiv>
 8005590:	1c03      	adds	r3, r0, #0
 8005592:	60bb      	str	r3, [r7, #8]
    params->m_Adaptive_Lowpass___X3 =
        (((1.f - a3) * params->m_Adaptive_Lowpass___X3) + (a3 * sample));
 8005594:	68b9      	ldr	r1, [r7, #8]
 8005596:	20fe      	movs	r0, #254	@ 0xfe
 8005598:	0580      	lsls	r0, r0, #22
 800559a:	f7fb fd87 	bl	80010ac <__aeabi_fsub>
 800559e:	1c03      	adds	r3, r0, #0
 80055a0:	1c18      	adds	r0, r3, #0
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	22a0      	movs	r2, #160	@ 0xa0
 80055a6:	589b      	ldr	r3, [r3, r2]
 80055a8:	1c19      	adds	r1, r3, #0
 80055aa:	f7fb fc41 	bl	8000e30 <__aeabi_fmul>
 80055ae:	1c03      	adds	r3, r0, #0
 80055b0:	1c1c      	adds	r4, r3, #0
 80055b2:	6839      	ldr	r1, [r7, #0]
 80055b4:	68b8      	ldr	r0, [r7, #8]
 80055b6:	f7fb fc3b 	bl	8000e30 <__aeabi_fmul>
 80055ba:	1c03      	adds	r3, r0, #0
 80055bc:	1c19      	adds	r1, r3, #0
 80055be:	1c20      	adds	r0, r4, #0
 80055c0:	f7fb f8c6 	bl	8000750 <__aeabi_fadd>
 80055c4:	1c03      	adds	r3, r0, #0
 80055c6:	1c19      	adds	r1, r3, #0
    params->m_Adaptive_Lowpass___X3 =
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	22a0      	movs	r2, #160	@ 0xa0
 80055cc:	5099      	str	r1, [r3, r2]
    return params->m_Adaptive_Lowpass___X3;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	22a0      	movs	r2, #160	@ 0xa0
 80055d2:	589b      	ldr	r3, [r3, r2]
}
 80055d4:	1c18      	adds	r0, r3, #0
 80055d6:	46bd      	mov	sp, r7
 80055d8:	b007      	add	sp, #28
 80055da:	bd90      	pop	{r4, r7, pc}
 80055dc:	be4ccccd 	.word	0xbe4ccccd
 80055e0:	43f00000 	.word	0x43f00000
 80055e4:	41a00000 	.word	0x41a00000

080055e8 <ReadRegister>:
//#define SGP_TEST_BUFFER_SIZE 6
//#define SGP_TEST_SEGMENT_SIZE 3
// static uint8_t SGP_TestBuffer[SGP_TEST_BUFFER_SIZE] = {0xBE, 0xEF, 0x92,
// 0xBE, 0xEF, 0x92};

static void ReadRegister(uint8_t address, uint8_t *buffer, uint8_t nrBytes) {
 80055e8:	b590      	push	{r4, r7, lr}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6039      	str	r1, [r7, #0]
 80055f0:	0011      	movs	r1, r2
 80055f2:	1dfb      	adds	r3, r7, #7
 80055f4:	1c02      	adds	r2, r0, #0
 80055f6:	701a      	strb	r2, [r3, #0]
 80055f8:	1dbb      	adds	r3, r7, #6
 80055fa:	1c0a      	adds	r2, r1, #0
 80055fc:	701a      	strb	r2, [r3, #0]
  if (ReadFunction != NULL) {
 80055fe:	4b08      	ldr	r3, [pc, #32]	@ (8005620 <ReadRegister+0x38>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d008      	beq.n	8005618 <ReadRegister+0x30>
    ReadFunction(address, buffer, nrBytes);
 8005606:	4b06      	ldr	r3, [pc, #24]	@ (8005620 <ReadRegister+0x38>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	1dba      	adds	r2, r7, #6
 800560c:	7814      	ldrb	r4, [r2, #0]
 800560e:	6839      	ldr	r1, [r7, #0]
 8005610:	1dfa      	adds	r2, r7, #7
 8005612:	7810      	ldrb	r0, [r2, #0]
 8005614:	0022      	movs	r2, r4
 8005616:	4798      	blx	r3
  }
}
 8005618:	46c0      	nop			@ (mov r8, r8)
 800561a:	46bd      	mov	sp, r7
 800561c:	b003      	add	sp, #12
 800561e:	bd90      	pop	{r4, r7, pc}
 8005620:	20001068 	.word	0x20001068

08005624 <WriteRegister>:

static void WriteRegister(uint8_t address, uint8_t *buffer, uint8_t nrBytes) {
 8005624:	b590      	push	{r4, r7, lr}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6039      	str	r1, [r7, #0]
 800562c:	0011      	movs	r1, r2
 800562e:	1dfb      	adds	r3, r7, #7
 8005630:	1c02      	adds	r2, r0, #0
 8005632:	701a      	strb	r2, [r3, #0]
 8005634:	1dbb      	adds	r3, r7, #6
 8005636:	1c0a      	adds	r2, r1, #0
 8005638:	701a      	strb	r2, [r3, #0]
  if (WriteFunction != NULL) {
 800563a:	4b08      	ldr	r3, [pc, #32]	@ (800565c <WriteRegister+0x38>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d008      	beq.n	8005654 <WriteRegister+0x30>
    WriteFunction(address, buffer, nrBytes);
 8005642:	4b06      	ldr	r3, [pc, #24]	@ (800565c <WriteRegister+0x38>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	1dba      	adds	r2, r7, #6
 8005648:	7814      	ldrb	r4, [r2, #0]
 800564a:	6839      	ldr	r1, [r7, #0]
 800564c:	1dfa      	adds	r2, r7, #7
 800564e:	7810      	ldrb	r0, [r2, #0]
 8005650:	0022      	movs	r2, r4
 8005652:	4798      	blx	r3
  }
}
 8005654:	46c0      	nop			@ (mov r8, r8)
 8005656:	46bd      	mov	sp, r7
 8005658:	b003      	add	sp, #12
 800565a:	bd90      	pop	{r4, r7, pc}
 800565c:	2000106c 	.word	0x2000106c

08005660 <SGP_Init>:

void SGP_Init(I2CReadCb readFunction, I2CWriteCB writeFunction) {
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  ReadFunction = readFunction;
 800566a:	4b07      	ldr	r3, [pc, #28]	@ (8005688 <SGP_Init+0x28>)
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	601a      	str	r2, [r3, #0]
  WriteFunction = writeFunction;
 8005670:	4b06      	ldr	r3, [pc, #24]	@ (800568c <SGP_Init+0x2c>)
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	601a      	str	r2, [r3, #0]
  GasIndexAlgorithm_init(&params, GasIndexAlgorithm_ALGORITHM_TYPE_VOC);
 8005676:	4b06      	ldr	r3, [pc, #24]	@ (8005690 <SGP_Init+0x30>)
 8005678:	2100      	movs	r1, #0
 800567a:	0018      	movs	r0, r3
 800567c:	f7ff f930 	bl	80048e0 <GasIndexAlgorithm_init>
}
 8005680:	46c0      	nop			@ (mov r8, r8)
 8005682:	46bd      	mov	sp, r7
 8005684:	b002      	add	sp, #8
 8005686:	bd80      	pop	{r7, pc}
 8005688:	20001068 	.word	0x20001068
 800568c:	2000106c 	.word	0x2000106c
 8005690:	2000107c 	.word	0x2000107c

08005694 <SGP_StartMeasurement>:

void SGP_StartMeasurement(void) {
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
  WriteRegister(SGP_I2C_ADDRESS, MeasureRawSignalBuffer, SGP_LONG_COMMAND_BUFFER_LENGTH);
 8005698:	4b0a      	ldr	r3, [pc, #40]	@ (80056c4 <SGP_StartMeasurement+0x30>)
 800569a:	2208      	movs	r2, #8
 800569c:	0019      	movs	r1, r3
 800569e:	2059      	movs	r0, #89	@ 0x59
 80056a0:	f7ff ffc0 	bl	8005624 <WriteRegister>
  SGP_HeatUpTime = GetCurrentHalTicks() + SGP_SENSOR_HEATUP_TIME;
 80056a4:	f000 ffe8 	bl	8006678 <GetCurrentHalTicks>
 80056a8:	0003      	movs	r3, r0
 80056aa:	33aa      	adds	r3, #170	@ 0xaa
 80056ac:	001a      	movs	r2, r3
 80056ae:	4b06      	ldr	r3, [pc, #24]	@ (80056c8 <SGP_StartMeasurement+0x34>)
 80056b0:	601a      	str	r2, [r3, #0]
  HeatUpIsDone = false;
 80056b2:	4b06      	ldr	r3, [pc, #24]	@ (80056cc <SGP_StartMeasurement+0x38>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	701a      	strb	r2, [r3, #0]
  MeasurementIsReady = false;
 80056b8:	4b05      	ldr	r3, [pc, #20]	@ (80056d0 <SGP_StartMeasurement+0x3c>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	701a      	strb	r2, [r3, #0]
}
 80056be:	46c0      	nop			@ (mov r8, r8)
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	20000014 	.word	0x20000014
 80056c8:	20000020 	.word	0x20000020
 80056cc:	2000107a 	.word	0x2000107a
 80056d0:	2000107b 	.word	0x2000107b

080056d4 <SGP_HeatedUp>:

static bool SGP_HeatedUp(void) { return TimestampIsReached(SGP_HeatUpTime); }
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	4b04      	ldr	r3, [pc, #16]	@ (80056ec <SGP_HeatedUp+0x18>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	0018      	movs	r0, r3
 80056de:	f000 fee9 	bl	80064b4 <TimestampIsReached>
 80056e2:	0003      	movs	r3, r0
 80056e4:	0018      	movs	r0, r3
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	46c0      	nop			@ (mov r8, r8)
 80056ec:	20000020 	.word	0x20000020

080056f0 <SGP_MeasurementReady>:

static bool SGP_MeasurementReady(void) {
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
  return TimestampIsReached(SGP_IdleTime);
 80056f4:	4b04      	ldr	r3, [pc, #16]	@ (8005708 <SGP_MeasurementReady+0x18>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	0018      	movs	r0, r3
 80056fa:	f000 fedb 	bl	80064b4 <TimestampIsReached>
 80056fe:	0003      	movs	r3, r0
}
 8005700:	0018      	movs	r0, r3
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	46c0      	nop			@ (mov r8, r8)
 8005708:	20000028 	.word	0x20000028

0800570c <SGP_MeasurementDone>:

static bool SGP_MeasurementDone(void) {
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  return TimestampIsReached(SGP_MeasurementDutyCycle);
 8005710:	4b04      	ldr	r3, [pc, #16]	@ (8005724 <SGP_MeasurementDone+0x18>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	0018      	movs	r0, r3
 8005716:	f000 fecd 	bl	80064b4 <TimestampIsReached>
 800571a:	0003      	movs	r3, r0
}
 800571c:	0018      	movs	r0, r3
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	20000024 	.word	0x20000024

08005728 <SGP_TurnHeaterOff>:

void SGP_TurnHeaterOff(void) {
 8005728:	b580      	push	{r7, lr}
 800572a:	af00      	add	r7, sp, #0
  // This command could take from 0.1 to 1ms.
  WriteRegister(SGP_I2C_ADDRESS, TurnHeaterOffBuffer, SGP_SHORT_COMMAND_BUFFER_LENGTH);
 800572c:	4b04      	ldr	r3, [pc, #16]	@ (8005740 <SGP_TurnHeaterOff+0x18>)
 800572e:	2202      	movs	r2, #2
 8005730:	0019      	movs	r1, r3
 8005732:	2059      	movs	r0, #89	@ 0x59
 8005734:	f7ff ff76 	bl	8005624 <WriteRegister>
}
 8005738:	46c0      	nop			@ (mov r8, r8)
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	46c0      	nop			@ (mov r8, r8)
 8005740:	2000000c 	.word	0x2000000c

08005744 <SGP_GetMeasurementValues>:

bool SGP_GetMeasurementValues(int32_t *vocIndex) {
 8005744:	b590      	push	{r4, r7, lr}
 8005746:	b087      	sub	sp, #28
 8005748:	af02      	add	r7, sp, #8
 800574a:	6078      	str	r0, [r7, #4]
  // TODO: Don't parse the values 0 since VOC index is still measuring.
  // Maybe use the
  if (SGP_HeatedUp() && !HeatUpIsDone) {
 800574c:	f7ff ffc2 	bl	80056d4 <SGP_HeatedUp>
 8005750:	1e03      	subs	r3, r0, #0
 8005752:	d01c      	beq.n	800578e <SGP_GetMeasurementValues+0x4a>
 8005754:	4b6b      	ldr	r3, [pc, #428]	@ (8005904 <SGP_GetMeasurementValues+0x1c0>)
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	2201      	movs	r2, #1
 800575a:	4053      	eors	r3, r2
 800575c:	b2db      	uxtb	r3, r3
 800575e:	2b00      	cmp	r3, #0
 8005760:	d015      	beq.n	800578e <SGP_GetMeasurementValues+0x4a>
    Debug("SGP is heated up, starting the measurement.");
 8005762:	4a69      	ldr	r2, [pc, #420]	@ (8005908 <SGP_GetMeasurementValues+0x1c4>)
 8005764:	4b69      	ldr	r3, [pc, #420]	@ (800590c <SGP_GetMeasurementValues+0x1c8>)
 8005766:	0019      	movs	r1, r3
 8005768:	2003      	movs	r0, #3
 800576a:	f000 fef9 	bl	8006560 <CreateLine>
    HeatUpIsDone = true;
 800576e:	4b65      	ldr	r3, [pc, #404]	@ (8005904 <SGP_GetMeasurementValues+0x1c0>)
 8005770:	2201      	movs	r2, #1
 8005772:	701a      	strb	r2, [r3, #0]
    // SGP is heated up, we ignore the output and start another measurement.
    WriteRegister(SGP_I2C_ADDRESS, MeasureRawSignalBuffer, SGP_LONG_COMMAND_BUFFER_LENGTH);
 8005774:	4b66      	ldr	r3, [pc, #408]	@ (8005910 <SGP_GetMeasurementValues+0x1cc>)
 8005776:	2208      	movs	r2, #8
 8005778:	0019      	movs	r1, r3
 800577a:	2059      	movs	r0, #89	@ 0x59
 800577c:	f7ff ff52 	bl	8005624 <WriteRegister>
    SGP_IdleTime = GetCurrentHalTicks() + SGP_SENSOR_IDLE_TIME;
 8005780:	f000 ff7a 	bl	8006678 <GetCurrentHalTicks>
 8005784:	0003      	movs	r3, r0
 8005786:	331e      	adds	r3, #30
 8005788:	001a      	movs	r2, r3
 800578a:	4b62      	ldr	r3, [pc, #392]	@ (8005914 <SGP_GetMeasurementValues+0x1d0>)
 800578c:	601a      	str	r2, [r3, #0]
  }
  if (HeatUpIsDone && SGP_MeasurementReady() && !MeasurementIsReady) {
 800578e:	4b5d      	ldr	r3, [pc, #372]	@ (8005904 <SGP_GetMeasurementValues+0x1c0>)
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d100      	bne.n	8005798 <SGP_GetMeasurementValues+0x54>
 8005796:	e09c      	b.n	80058d2 <SGP_GetMeasurementValues+0x18e>
 8005798:	f7ff ffaa 	bl	80056f0 <SGP_MeasurementReady>
 800579c:	1e03      	subs	r3, r0, #0
 800579e:	d100      	bne.n	80057a2 <SGP_GetMeasurementValues+0x5e>
 80057a0:	e097      	b.n	80058d2 <SGP_GetMeasurementValues+0x18e>
 80057a2:	4b5d      	ldr	r3, [pc, #372]	@ (8005918 <SGP_GetMeasurementValues+0x1d4>)
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	2201      	movs	r2, #1
 80057a8:	4053      	eors	r3, r2
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d100      	bne.n	80057b2 <SGP_GetMeasurementValues+0x6e>
 80057b0:	e08f      	b.n	80058d2 <SGP_GetMeasurementValues+0x18e>
    Debug("SGP_Measurement[%i] is ready, reading buffer.", SGP_AmountOfSamplesDone + 1);
 80057b2:	4b5a      	ldr	r3, [pc, #360]	@ (800591c <SGP_GetMeasurementValues+0x1d8>)
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	3301      	adds	r3, #1
 80057b8:	4a59      	ldr	r2, [pc, #356]	@ (8005920 <SGP_GetMeasurementValues+0x1dc>)
 80057ba:	4954      	ldr	r1, [pc, #336]	@ (800590c <SGP_GetMeasurementValues+0x1c8>)
 80057bc:	2003      	movs	r0, #3
 80057be:	f000 fecf 	bl	8006560 <CreateLine>
    MeasurementIsReady = true;
 80057c2:	4b55      	ldr	r3, [pc, #340]	@ (8005918 <SGP_GetMeasurementValues+0x1d4>)
 80057c4:	2201      	movs	r2, #1
 80057c6:	701a      	strb	r2, [r3, #0]
    // Measurement is ready to be read, also turning the heater off.
    ReadRegister(SGP_I2C_ADDRESS, SGP_ReadBuffer, SGP_MEASURE_BUFFER_RESPONSE_LENGTH);
 80057c8:	4b56      	ldr	r3, [pc, #344]	@ (8005924 <SGP_GetMeasurementValues+0x1e0>)
 80057ca:	2203      	movs	r2, #3
 80057cc:	0019      	movs	r1, r3
 80057ce:	2059      	movs	r0, #89	@ 0x59
 80057d0:	f7ff ff0a 	bl	80055e8 <ReadRegister>
    if (!CheckCRC(SGP_ReadBuffer, SGP_MEASURE_BUFFER_RESPONSE_LENGTH, SGP_MEASURE_BUFFER_RESPONSE_LENGTH)) {
 80057d4:	4b53      	ldr	r3, [pc, #332]	@ (8005924 <SGP_GetMeasurementValues+0x1e0>)
 80057d6:	2203      	movs	r2, #3
 80057d8:	2103      	movs	r1, #3
 80057da:	0018      	movs	r0, r3
 80057dc:	f000 f8fc 	bl	80059d8 <CheckCRC>
 80057e0:	0003      	movs	r3, r0
 80057e2:	001a      	movs	r2, r3
 80057e4:	2301      	movs	r3, #1
 80057e6:	4053      	eors	r3, r2
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d02a      	beq.n	8005844 <SGP_GetMeasurementValues+0x100>
      Error("SGP measurements CRC check failed.");
 80057ee:	4a4e      	ldr	r2, [pc, #312]	@ (8005928 <SGP_GetMeasurementValues+0x1e4>)
 80057f0:	4b4e      	ldr	r3, [pc, #312]	@ (800592c <SGP_GetMeasurementValues+0x1e8>)
 80057f2:	0019      	movs	r1, r3
 80057f4:	2001      	movs	r0, #1
 80057f6:	f000 feb3 	bl	8006560 <CreateLine>
      Info("SGP_Measure buffer structure:");
 80057fa:	4a4d      	ldr	r2, [pc, #308]	@ (8005930 <SGP_GetMeasurementValues+0x1ec>)
 80057fc:	4b4d      	ldr	r3, [pc, #308]	@ (8005934 <SGP_GetMeasurementValues+0x1f0>)
 80057fe:	0019      	movs	r1, r3
 8005800:	2002      	movs	r0, #2
 8005802:	f000 fead 	bl	8006560 <CreateLine>
      for (uint8_t i = 0; i < SGP_MEASURE_BUFFER_RESPONSE_LENGTH; i++) {
 8005806:	230f      	movs	r3, #15
 8005808:	18fb      	adds	r3, r7, r3
 800580a:	2200      	movs	r2, #0
 800580c:	701a      	strb	r2, [r3, #0]
 800580e:	e012      	b.n	8005836 <SGP_GetMeasurementValues+0xf2>
        Debug("SGP_Measurement buffer[%d]: %d", i, SGP_ReadBuffer[i]);
 8005810:	240f      	movs	r4, #15
 8005812:	193b      	adds	r3, r7, r4
 8005814:	7818      	ldrb	r0, [r3, #0]
 8005816:	193b      	adds	r3, r7, r4
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	4a42      	ldr	r2, [pc, #264]	@ (8005924 <SGP_GetMeasurementValues+0x1e0>)
 800581c:	5cd3      	ldrb	r3, [r2, r3]
 800581e:	4a46      	ldr	r2, [pc, #280]	@ (8005938 <SGP_GetMeasurementValues+0x1f4>)
 8005820:	493a      	ldr	r1, [pc, #232]	@ (800590c <SGP_GetMeasurementValues+0x1c8>)
 8005822:	9300      	str	r3, [sp, #0]
 8005824:	0003      	movs	r3, r0
 8005826:	2003      	movs	r0, #3
 8005828:	f000 fe9a 	bl	8006560 <CreateLine>
      for (uint8_t i = 0; i < SGP_MEASURE_BUFFER_RESPONSE_LENGTH; i++) {
 800582c:	193b      	adds	r3, r7, r4
 800582e:	781a      	ldrb	r2, [r3, #0]
 8005830:	193b      	adds	r3, r7, r4
 8005832:	3201      	adds	r2, #1
 8005834:	701a      	strb	r2, [r3, #0]
 8005836:	230f      	movs	r3, #15
 8005838:	18fb      	adds	r3, r7, r3
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	2b02      	cmp	r3, #2
 800583e:	d9e7      	bls.n	8005810 <SGP_GetMeasurementValues+0xcc>
      }
      return false;
 8005840:	2300      	movs	r3, #0
 8005842:	e05b      	b.n	80058fc <SGP_GetMeasurementValues+0x1b8>
    }
    SGP_MeasurementDutyCycle = GetCurrentHalTicks() + SGP_SENSOR_DUTYCYCLE;
 8005844:	f000 ff18 	bl	8006678 <GetCurrentHalTicks>
 8005848:	0003      	movs	r3, r0
 800584a:	22fa      	movs	r2, #250	@ 0xfa
 800584c:	0092      	lsls	r2, r2, #2
 800584e:	189a      	adds	r2, r3, r2
 8005850:	4b3a      	ldr	r3, [pc, #232]	@ (800593c <SGP_GetMeasurementValues+0x1f8>)
 8005852:	601a      	str	r2, [r3, #0]
    SGP_TurnHeaterOff();
 8005854:	f7ff ff68 	bl	8005728 <SGP_TurnHeaterOff>
    SGP_AmountOfSamplesDone += 1;
 8005858:	4b30      	ldr	r3, [pc, #192]	@ (800591c <SGP_GetMeasurementValues+0x1d8>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	3301      	adds	r3, #1
 800585e:	b2da      	uxtb	r2, r3
 8005860:	4b2e      	ldr	r3, [pc, #184]	@ (800591c <SGP_GetMeasurementValues+0x1d8>)
 8005862:	701a      	strb	r2, [r3, #0]
    if (SGP_AmountOfSamplesDone >= SGP_TotalSamples) {
 8005864:	4b2d      	ldr	r3, [pc, #180]	@ (800591c <SGP_GetMeasurementValues+0x1d8>)
 8005866:	781a      	ldrb	r2, [r3, #0]
 8005868:	4b35      	ldr	r3, [pc, #212]	@ (8005940 <SGP_GetMeasurementValues+0x1fc>)
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	429a      	cmp	r2, r3
 800586e:	d330      	bcc.n	80058d2 <SGP_GetMeasurementValues+0x18e>
      uint16_t rawSignal = ((SGP_ReadBuffer[1] << 8) | (SGP_ReadBuffer[0]));
 8005870:	4b2c      	ldr	r3, [pc, #176]	@ (8005924 <SGP_GetMeasurementValues+0x1e0>)
 8005872:	785b      	ldrb	r3, [r3, #1]
 8005874:	021b      	lsls	r3, r3, #8
 8005876:	b21a      	sxth	r2, r3
 8005878:	4b2a      	ldr	r3, [pc, #168]	@ (8005924 <SGP_GetMeasurementValues+0x1e0>)
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	b21b      	sxth	r3, r3
 800587e:	4313      	orrs	r3, r2
 8005880:	b21a      	sxth	r2, r3
 8005882:	240c      	movs	r4, #12
 8005884:	193b      	adds	r3, r7, r4
 8005886:	801a      	strh	r2, [r3, #0]
      Debug("rawSignal value: %d", rawSignal);
 8005888:	193b      	adds	r3, r7, r4
 800588a:	881b      	ldrh	r3, [r3, #0]
 800588c:	4a2d      	ldr	r2, [pc, #180]	@ (8005944 <SGP_GetMeasurementValues+0x200>)
 800588e:	491f      	ldr	r1, [pc, #124]	@ (800590c <SGP_GetMeasurementValues+0x1c8>)
 8005890:	2003      	movs	r0, #3
 8005892:	f000 fe65 	bl	8006560 <CreateLine>
      int32_t tempVocIndex = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	60bb      	str	r3, [r7, #8]
      GasIndexAlgorithm_process(&params, rawSignal, &tempVocIndex);
 800589a:	193b      	adds	r3, r7, r4
 800589c:	8819      	ldrh	r1, [r3, #0]
 800589e:	2308      	movs	r3, #8
 80058a0:	18fa      	adds	r2, r7, r3
 80058a2:	4b29      	ldr	r3, [pc, #164]	@ (8005948 <SGP_GetMeasurementValues+0x204>)
 80058a4:	0018      	movs	r0, r3
 80058a6:	f7ff f87d 	bl	80049a4 <GasIndexAlgorithm_process>
      Debug("vocIndex value: %d", tempVocIndex);
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	4a27      	ldr	r2, [pc, #156]	@ (800594c <SGP_GetMeasurementValues+0x208>)
 80058ae:	4917      	ldr	r1, [pc, #92]	@ (800590c <SGP_GetMeasurementValues+0x1c8>)
 80058b0:	2003      	movs	r0, #3
 80058b2:	f000 fe55 	bl	8006560 <CreateLine>
//      *vocIndex = 1337;
      *vocIndex = tempVocIndex;
 80058b6:	68ba      	ldr	r2, [r7, #8]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	601a      	str	r2, [r3, #0]
      SGP_AmountOfSamplesDone = 0;
 80058bc:	4b17      	ldr	r3, [pc, #92]	@ (800591c <SGP_GetMeasurementValues+0x1d8>)
 80058be:	2200      	movs	r2, #0
 80058c0:	701a      	strb	r2, [r3, #0]
      Debug("SGP_Measurement completely done.");
 80058c2:	4a23      	ldr	r2, [pc, #140]	@ (8005950 <SGP_GetMeasurementValues+0x20c>)
 80058c4:	4b11      	ldr	r3, [pc, #68]	@ (800590c <SGP_GetMeasurementValues+0x1c8>)
 80058c6:	0019      	movs	r1, r3
 80058c8:	2003      	movs	r0, #3
 80058ca:	f000 fe49 	bl	8006560 <CreateLine>
//      for (uint8_t i = 0; i < SGP_MEASURE_BUFFER_RESPONSE_LENGTH; i++) {
//        Debug("SGP_Measurement buffer[%d]: %d", i, SGP_ReadBuffer[i]);
//      }
      return true;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e014      	b.n	80058fc <SGP_GetMeasurementValues+0x1b8>
    }
  }
  if (SGP_MeasurementDone() && HeatUpIsDone && MeasurementIsReady) {
 80058d2:	f7ff ff1b 	bl	800570c <SGP_MeasurementDone>
 80058d6:	1e03      	subs	r3, r0, #0
 80058d8:	d00f      	beq.n	80058fa <SGP_GetMeasurementValues+0x1b6>
 80058da:	4b0a      	ldr	r3, [pc, #40]	@ (8005904 <SGP_GetMeasurementValues+0x1c0>)
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00b      	beq.n	80058fa <SGP_GetMeasurementValues+0x1b6>
 80058e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005918 <SGP_GetMeasurementValues+0x1d4>)
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d007      	beq.n	80058fa <SGP_GetMeasurementValues+0x1b6>
    // Starting next measurement
    Debug("Starting next SGP_measurement.");
 80058ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005954 <SGP_GetMeasurementValues+0x210>)
 80058ec:	4b07      	ldr	r3, [pc, #28]	@ (800590c <SGP_GetMeasurementValues+0x1c8>)
 80058ee:	0019      	movs	r1, r3
 80058f0:	2003      	movs	r0, #3
 80058f2:	f000 fe35 	bl	8006560 <CreateLine>
    SGP_StartMeasurement();
 80058f6:	f7ff fecd 	bl	8005694 <SGP_StartMeasurement>
  }
  return false;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	0018      	movs	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	b005      	add	sp, #20
 8005902:	bd90      	pop	{r4, r7, pc}
 8005904:	2000107a 	.word	0x2000107a
 8005908:	08010794 	.word	0x08010794
 800590c:	080107c0 	.word	0x080107c0
 8005910:	20000014 	.word	0x20000014
 8005914:	20000028 	.word	0x20000028
 8005918:	2000107b 	.word	0x2000107b
 800591c:	20001079 	.word	0x20001079
 8005920:	080107c4 	.word	0x080107c4
 8005924:	20001070 	.word	0x20001070
 8005928:	080107f4 	.word	0x080107f4
 800592c:	08010818 	.word	0x08010818
 8005930:	0801081c 	.word	0x0801081c
 8005934:	0801083c 	.word	0x0801083c
 8005938:	08010840 	.word	0x08010840
 800593c:	20000024 	.word	0x20000024
 8005940:	2000001c 	.word	0x2000001c
 8005944:	08010860 	.word	0x08010860
 8005948:	2000107c 	.word	0x2000107c
 800594c:	08010874 	.word	0x08010874
 8005950:	08010888 	.word	0x08010888
 8005954:	080108ac 	.word	0x080108ac

08005958 <SGP_DeviceConnected>:

bool SGP_DeviceConnected(void) {
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af02      	add	r7, sp, #8
  WriteRegister(SGP_I2C_ADDRESS, GetSerialNumberBuffer, SGP_SHORT_COMMAND_BUFFER_LENGTH);
 800595e:	4b1a      	ldr	r3, [pc, #104]	@ (80059c8 <SGP_DeviceConnected+0x70>)
 8005960:	2202      	movs	r2, #2
 8005962:	0019      	movs	r1, r3
 8005964:	2059      	movs	r0, #89	@ 0x59
 8005966:	f7ff fe5d 	bl	8005624 <WriteRegister>
  HAL_Delay(1); // 1ms delay for the sensor to respond (according to datasheet)
 800596a:	2001      	movs	r0, #1
 800596c:	f001 fa20 	bl	8006db0 <HAL_Delay>
  ReadRegister(SGP_I2C_ADDRESS, SGP_ReadBuffer, SGP_SERIAL_NUMBER_RESPONSE_LENGTH);
 8005970:	4b16      	ldr	r3, [pc, #88]	@ (80059cc <SGP_DeviceConnected+0x74>)
 8005972:	2209      	movs	r2, #9
 8005974:	0019      	movs	r1, r3
 8005976:	2059      	movs	r0, #89	@ 0x59
 8005978:	f7ff fe36 	bl	80055e8 <ReadRegister>
  for (uint8_t i = 0; i < SGP_SERIAL_NUMBER_RESPONSE_LENGTH; i++) {
 800597c:	1dfb      	adds	r3, r7, #7
 800597e:	2200      	movs	r2, #0
 8005980:	701a      	strb	r2, [r3, #0]
 8005982:	e011      	b.n	80059a8 <SGP_DeviceConnected+0x50>
    Info("SGP_Device serial ID[%d]: 0x%X", i, SGP_ReadBuffer[i]);
 8005984:	1dfb      	adds	r3, r7, #7
 8005986:	7818      	ldrb	r0, [r3, #0]
 8005988:	1dfb      	adds	r3, r7, #7
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	4a0f      	ldr	r2, [pc, #60]	@ (80059cc <SGP_DeviceConnected+0x74>)
 800598e:	5cd3      	ldrb	r3, [r2, r3]
 8005990:	4a0f      	ldr	r2, [pc, #60]	@ (80059d0 <SGP_DeviceConnected+0x78>)
 8005992:	4910      	ldr	r1, [pc, #64]	@ (80059d4 <SGP_DeviceConnected+0x7c>)
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	0003      	movs	r3, r0
 8005998:	2002      	movs	r0, #2
 800599a:	f000 fde1 	bl	8006560 <CreateLine>
  for (uint8_t i = 0; i < SGP_SERIAL_NUMBER_RESPONSE_LENGTH; i++) {
 800599e:	1dfb      	adds	r3, r7, #7
 80059a0:	781a      	ldrb	r2, [r3, #0]
 80059a2:	1dfb      	adds	r3, r7, #7
 80059a4:	3201      	adds	r2, #1
 80059a6:	701a      	strb	r2, [r3, #0]
 80059a8:	1dfb      	adds	r3, r7, #7
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d9e9      	bls.n	8005984 <SGP_DeviceConnected+0x2c>
  }
  return CheckCRC(SGP_ReadBuffer, SGP_SERIAL_NUMBER_RESPONSE_LENGTH, SGP_SERIAL_NUMBER_SEGMENT_SIZE);
 80059b0:	4b06      	ldr	r3, [pc, #24]	@ (80059cc <SGP_DeviceConnected+0x74>)
 80059b2:	2203      	movs	r2, #3
 80059b4:	2109      	movs	r1, #9
 80059b6:	0018      	movs	r0, r3
 80059b8:	f000 f80e 	bl	80059d8 <CheckCRC>
 80059bc:	0003      	movs	r3, r0
}
 80059be:	0018      	movs	r0, r3
 80059c0:	46bd      	mov	sp, r7
 80059c2:	b002      	add	sp, #8
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	46c0      	nop			@ (mov r8, r8)
 80059c8:	20000010 	.word	0x20000010
 80059cc:	20001070 	.word	0x20001070
 80059d0:	080108cc 	.word	0x080108cc
 80059d4:	0801083c 	.word	0x0801083c

080059d8 <CheckCRC>:

static bool CheckCRC(uint8_t *data, uint8_t dataLength, uint8_t segmentSize) {
 80059d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059da:	b08f      	sub	sp, #60	@ 0x3c
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6278      	str	r0, [r7, #36]	@ 0x24
 80059e0:	0008      	movs	r0, r1
 80059e2:	0011      	movs	r1, r2
 80059e4:	2323      	movs	r3, #35	@ 0x23
 80059e6:	18fb      	adds	r3, r7, r3
 80059e8:	1c02      	adds	r2, r0, #0
 80059ea:	701a      	strb	r2, [r3, #0]
 80059ec:	2322      	movs	r3, #34	@ 0x22
 80059ee:	18fb      	adds	r3, r7, r3
 80059f0:	1c0a      	adds	r2, r1, #0
 80059f2:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < dataLength; i += segmentSize) {
 80059f4:	2317      	movs	r3, #23
 80059f6:	2220      	movs	r2, #32
 80059f8:	189b      	adds	r3, r3, r2
 80059fa:	19db      	adds	r3, r3, r7
 80059fc:	2200      	movs	r2, #0
 80059fe:	701a      	strb	r2, [r3, #0]
 8005a00:	e09f      	b.n	8005b42 <CheckCRC+0x16a>
 8005a02:	466b      	mov	r3, sp
 8005a04:	001e      	movs	r6, r3
    uint8_t crcData[segmentSize];
 8005a06:	2322      	movs	r3, #34	@ 0x22
 8005a08:	18fb      	adds	r3, r7, r3
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	001a      	movs	r2, r3
 8005a0e:	3a01      	subs	r2, #1
 8005a10:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a12:	60bb      	str	r3, [r7, #8]
 8005a14:	2200      	movs	r2, #0
 8005a16:	60fa      	str	r2, [r7, #12]
 8005a18:	68b8      	ldr	r0, [r7, #8]
 8005a1a:	68f9      	ldr	r1, [r7, #12]
 8005a1c:	0002      	movs	r2, r0
 8005a1e:	0f52      	lsrs	r2, r2, #29
 8005a20:	000c      	movs	r4, r1
 8005a22:	00e4      	lsls	r4, r4, #3
 8005a24:	61fc      	str	r4, [r7, #28]
 8005a26:	69fc      	ldr	r4, [r7, #28]
 8005a28:	4314      	orrs	r4, r2
 8005a2a:	61fc      	str	r4, [r7, #28]
 8005a2c:	0002      	movs	r2, r0
 8005a2e:	00d2      	lsls	r2, r2, #3
 8005a30:	61ba      	str	r2, [r7, #24]
 8005a32:	603b      	str	r3, [r7, #0]
 8005a34:	2200      	movs	r2, #0
 8005a36:	607a      	str	r2, [r7, #4]
 8005a38:	6838      	ldr	r0, [r7, #0]
 8005a3a:	6879      	ldr	r1, [r7, #4]
 8005a3c:	0002      	movs	r2, r0
 8005a3e:	0f52      	lsrs	r2, r2, #29
 8005a40:	000c      	movs	r4, r1
 8005a42:	00e4      	lsls	r4, r4, #3
 8005a44:	617c      	str	r4, [r7, #20]
 8005a46:	697c      	ldr	r4, [r7, #20]
 8005a48:	4314      	orrs	r4, r2
 8005a4a:	617c      	str	r4, [r7, #20]
 8005a4c:	0002      	movs	r2, r0
 8005a4e:	00d2      	lsls	r2, r2, #3
 8005a50:	613a      	str	r2, [r7, #16]
 8005a52:	3307      	adds	r3, #7
 8005a54:	08db      	lsrs	r3, r3, #3
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	466a      	mov	r2, sp
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	469d      	mov	sp, r3
 8005a5e:	466b      	mov	r3, sp
 8005a60:	3300      	adds	r3, #0
 8005a62:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (uint8_t j = 0; j < segmentSize; j++) {
 8005a64:	2316      	movs	r3, #22
 8005a66:	2220      	movs	r2, #32
 8005a68:	189b      	adds	r3, r3, r2
 8005a6a:	19db      	adds	r3, r3, r7
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	701a      	strb	r2, [r3, #0]
 8005a70:	e01e      	b.n	8005ab0 <CheckCRC+0xd8>
      crcData[j] = data[i + j];
 8005a72:	2317      	movs	r3, #23
 8005a74:	2220      	movs	r2, #32
 8005a76:	189b      	adds	r3, r3, r2
 8005a78:	19db      	adds	r3, r3, r7
 8005a7a:	781a      	ldrb	r2, [r3, #0]
 8005a7c:	2116      	movs	r1, #22
 8005a7e:	2320      	movs	r3, #32
 8005a80:	18cb      	adds	r3, r1, r3
 8005a82:	19db      	adds	r3, r3, r7
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	18d3      	adds	r3, r2, r3
 8005a88:	001a      	movs	r2, r3
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8c:	189a      	adds	r2, r3, r2
 8005a8e:	0008      	movs	r0, r1
 8005a90:	2320      	movs	r3, #32
 8005a92:	18cb      	adds	r3, r1, r3
 8005a94:	19db      	adds	r3, r3, r7
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	7811      	ldrb	r1, [r2, #0]
 8005a9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a9c:	54d1      	strb	r1, [r2, r3]
    for (uint8_t j = 0; j < segmentSize; j++) {
 8005a9e:	2320      	movs	r3, #32
 8005aa0:	18c3      	adds	r3, r0, r3
 8005aa2:	19db      	adds	r3, r3, r7
 8005aa4:	781a      	ldrb	r2, [r3, #0]
 8005aa6:	2320      	movs	r3, #32
 8005aa8:	18c3      	adds	r3, r0, r3
 8005aaa:	19db      	adds	r3, r3, r7
 8005aac:	3201      	adds	r2, #1
 8005aae:	701a      	strb	r2, [r3, #0]
 8005ab0:	2316      	movs	r3, #22
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	189b      	adds	r3, r3, r2
 8005ab6:	19da      	adds	r2, r3, r7
 8005ab8:	2322      	movs	r3, #34	@ 0x22
 8005aba:	18fb      	adds	r3, r7, r3
 8005abc:	7812      	ldrb	r2, [r2, #0]
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d3d6      	bcc.n	8005a72 <CheckCRC+0x9a>
    }
    uint8_t crc = data[i + segmentSize - 1];
 8005ac4:	2417      	movs	r4, #23
 8005ac6:	2320      	movs	r3, #32
 8005ac8:	18e3      	adds	r3, r4, r3
 8005aca:	19db      	adds	r3, r3, r7
 8005acc:	781a      	ldrb	r2, [r3, #0]
 8005ace:	2322      	movs	r3, #34	@ 0x22
 8005ad0:	18fb      	adds	r3, r7, r3
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	18d3      	adds	r3, r2, r3
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ada:	18d2      	adds	r2, r2, r3
 8005adc:	250b      	movs	r5, #11
 8005ade:	2320      	movs	r3, #32
 8005ae0:	18eb      	adds	r3, r5, r3
 8005ae2:	19db      	adds	r3, r3, r7
 8005ae4:	7812      	ldrb	r2, [r2, #0]
 8005ae6:	701a      	strb	r2, [r3, #0]

    if (CalculateCRC(crcData, segmentSize - 1) != crc) {
 8005ae8:	2322      	movs	r3, #34	@ 0x22
 8005aea:	18fb      	adds	r3, r7, r3
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af4:	0011      	movs	r1, r2
 8005af6:	0018      	movs	r0, r3
 8005af8:	f000 f838 	bl	8005b6c <CalculateCRC>
 8005afc:	0003      	movs	r3, r0
 8005afe:	001a      	movs	r2, r3
 8005b00:	2320      	movs	r3, #32
 8005b02:	18eb      	adds	r3, r5, r3
 8005b04:	19db      	adds	r3, r3, r7
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d00c      	beq.n	8005b26 <CheckCRC+0x14e>
      Error("CRC check failed for segment: %d.", i + 1);
 8005b0c:	2320      	movs	r3, #32
 8005b0e:	18e3      	adds	r3, r4, r3
 8005b10:	19db      	adds	r3, r3, r7
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	3301      	adds	r3, #1
 8005b16:	4a13      	ldr	r2, [pc, #76]	@ (8005b64 <CheckCRC+0x18c>)
 8005b18:	4913      	ldr	r1, [pc, #76]	@ (8005b68 <CheckCRC+0x190>)
 8005b1a:	2001      	movs	r0, #1
 8005b1c:	f000 fd20 	bl	8006560 <CreateLine>
      return false;
 8005b20:	2300      	movs	r3, #0
 8005b22:	46b5      	mov	sp, r6
 8005b24:	e019      	b.n	8005b5a <CheckCRC+0x182>
 8005b26:	46b5      	mov	sp, r6
  for (uint8_t i = 0; i < dataLength; i += segmentSize) {
 8005b28:	2217      	movs	r2, #23
 8005b2a:	2320      	movs	r3, #32
 8005b2c:	18d3      	adds	r3, r2, r3
 8005b2e:	19db      	adds	r3, r3, r7
 8005b30:	2120      	movs	r1, #32
 8005b32:	1852      	adds	r2, r2, r1
 8005b34:	19d1      	adds	r1, r2, r7
 8005b36:	2222      	movs	r2, #34	@ 0x22
 8005b38:	18ba      	adds	r2, r7, r2
 8005b3a:	7809      	ldrb	r1, [r1, #0]
 8005b3c:	7812      	ldrb	r2, [r2, #0]
 8005b3e:	188a      	adds	r2, r1, r2
 8005b40:	701a      	strb	r2, [r3, #0]
 8005b42:	2317      	movs	r3, #23
 8005b44:	2220      	movs	r2, #32
 8005b46:	189b      	adds	r3, r3, r2
 8005b48:	19da      	adds	r2, r3, r7
 8005b4a:	2323      	movs	r3, #35	@ 0x23
 8005b4c:	18fb      	adds	r3, r7, r3
 8005b4e:	7812      	ldrb	r2, [r2, #0]
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d200      	bcs.n	8005b58 <CheckCRC+0x180>
 8005b56:	e754      	b.n	8005a02 <CheckCRC+0x2a>
    }
  }
  return true;
 8005b58:	2301      	movs	r3, #1
}
 8005b5a:	0018      	movs	r0, r3
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	b00f      	add	sp, #60	@ 0x3c
 8005b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b62:	46c0      	nop			@ (mov r8, r8)
 8005b64:	080108ec 	.word	0x080108ec
 8005b68:	08010818 	.word	0x08010818

08005b6c <CalculateCRC>:

static uint8_t CalculateCRC(uint8_t *data, uint8_t length) {
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	000a      	movs	r2, r1
 8005b76:	1cfb      	adds	r3, r7, #3
 8005b78:	701a      	strb	r2, [r3, #0]
  uint8_t crc = SGP_CRC_INIT_VALUE;
 8005b7a:	230f      	movs	r3, #15
 8005b7c:	18fb      	adds	r3, r7, r3
 8005b7e:	22ff      	movs	r2, #255	@ 0xff
 8005b80:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < length; i++) {
 8005b82:	230e      	movs	r3, #14
 8005b84:	18fb      	adds	r3, r7, r3
 8005b86:	2200      	movs	r2, #0
 8005b88:	701a      	strb	r2, [r3, #0]
 8005b8a:	e037      	b.n	8005bfc <CalculateCRC+0x90>
    // XOR byte into least significant byte of crc
    crc ^= data[i];
 8005b8c:	230e      	movs	r3, #14
 8005b8e:	18fb      	adds	r3, r7, r3
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	18d3      	adds	r3, r2, r3
 8005b96:	7819      	ldrb	r1, [r3, #0]
 8005b98:	220f      	movs	r2, #15
 8005b9a:	18bb      	adds	r3, r7, r2
 8005b9c:	18ba      	adds	r2, r7, r2
 8005b9e:	7812      	ldrb	r2, [r2, #0]
 8005ba0:	404a      	eors	r2, r1
 8005ba2:	701a      	strb	r2, [r3, #0]

    for (uint8_t j = 0; j < 8; j++) {
 8005ba4:	230d      	movs	r3, #13
 8005ba6:	18fb      	adds	r3, r7, r3
 8005ba8:	2200      	movs	r2, #0
 8005baa:	701a      	strb	r2, [r3, #0]
 8005bac:	e01b      	b.n	8005be6 <CalculateCRC+0x7a>
      // If the leftmost (most significant) bit is set
      if (crc & SGP_CRC_MSB_MASK) {
 8005bae:	210f      	movs	r1, #15
 8005bb0:	187b      	adds	r3, r7, r1
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	b25b      	sxtb	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	da09      	bge.n	8005bce <CalculateCRC+0x62>
        // Shift left and XOR with polynomial
        crc = (crc << 1) ^ SGP_CRC_POLYNOMIAL;
 8005bba:	187b      	adds	r3, r7, r1
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	005b      	lsls	r3, r3, #1
 8005bc0:	b25b      	sxtb	r3, r3
 8005bc2:	2231      	movs	r2, #49	@ 0x31
 8005bc4:	4053      	eors	r3, r2
 8005bc6:	b25a      	sxtb	r2, r3
 8005bc8:	187b      	adds	r3, r7, r1
 8005bca:	701a      	strb	r2, [r3, #0]
 8005bcc:	e005      	b.n	8005bda <CalculateCRC+0x6e>
      } else {
        crc <<= 1;
 8005bce:	230f      	movs	r3, #15
 8005bd0:	18fa      	adds	r2, r7, r3
 8005bd2:	18fb      	adds	r3, r7, r3
 8005bd4:	781b      	ldrb	r3, [r3, #0]
 8005bd6:	18db      	adds	r3, r3, r3
 8005bd8:	7013      	strb	r3, [r2, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8005bda:	210d      	movs	r1, #13
 8005bdc:	187b      	adds	r3, r7, r1
 8005bde:	781a      	ldrb	r2, [r3, #0]
 8005be0:	187b      	adds	r3, r7, r1
 8005be2:	3201      	adds	r2, #1
 8005be4:	701a      	strb	r2, [r3, #0]
 8005be6:	230d      	movs	r3, #13
 8005be8:	18fb      	adds	r3, r7, r3
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	2b07      	cmp	r3, #7
 8005bee:	d9de      	bls.n	8005bae <CalculateCRC+0x42>
  for (uint8_t i = 0; i < length; i++) {
 8005bf0:	210e      	movs	r1, #14
 8005bf2:	187b      	adds	r3, r7, r1
 8005bf4:	781a      	ldrb	r2, [r3, #0]
 8005bf6:	187b      	adds	r3, r7, r1
 8005bf8:	3201      	adds	r2, #1
 8005bfa:	701a      	strb	r2, [r3, #0]
 8005bfc:	230e      	movs	r3, #14
 8005bfe:	18fa      	adds	r2, r7, r3
 8005c00:	1cfb      	adds	r3, r7, #3
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d3c0      	bcc.n	8005b8c <CalculateCRC+0x20>
      }
    }
  }
  //  Info("SGP_CRC calculated value: 0x%X", crc);
  return crc;
 8005c0a:	230f      	movs	r3, #15
 8005c0c:	18fb      	adds	r3, r7, r3
 8005c0e:	781b      	ldrb	r3, [r3, #0]
}
 8005c10:	0018      	movs	r0, r3
 8005c12:	46bd      	mov	sp, r7
 8005c14:	b004      	add	sp, #16
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c1c:	4b07      	ldr	r3, [pc, #28]	@ (8005c3c <HAL_MspInit+0x24>)
 8005c1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c20:	4b06      	ldr	r3, [pc, #24]	@ (8005c3c <HAL_MspInit+0x24>)
 8005c22:	2101      	movs	r1, #1
 8005c24:	430a      	orrs	r2, r1
 8005c26:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c28:	4b04      	ldr	r3, [pc, #16]	@ (8005c3c <HAL_MspInit+0x24>)
 8005c2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c2c:	4b03      	ldr	r3, [pc, #12]	@ (8005c3c <HAL_MspInit+0x24>)
 8005c2e:	2180      	movs	r1, #128	@ 0x80
 8005c30:	0549      	lsls	r1, r1, #21
 8005c32:	430a      	orrs	r2, r1
 8005c34:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c36:	46c0      	nop			@ (mov r8, r8)
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	40021000 	.word	0x40021000

08005c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005c44:	46c0      	nop			@ (mov r8, r8)
 8005c46:	e7fd      	b.n	8005c44 <NMI_Handler+0x4>

08005c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c4c:	46c0      	nop			@ (mov r8, r8)
 8005c4e:	e7fd      	b.n	8005c4c <HardFault_Handler+0x4>

08005c50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005c54:	46c0      	nop			@ (mov r8, r8)
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c5e:	46c0      	nop			@ (mov r8, r8)
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c68:	f001 f886 	bl	8006d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c6c:	46c0      	nop			@ (mov r8, r8)
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
	...

08005c74 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005c78:	4b05      	ldr	r3, [pc, #20]	@ (8005c90 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	f001 fb5d 	bl	800733a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005c80:	4b04      	ldr	r3, [pc, #16]	@ (8005c94 <DMA1_Channel2_3_IRQHandler+0x20>)
 8005c82:	0018      	movs	r0, r3
 8005c84:	f001 fb59 	bl	800733a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8005c88:	46c0      	nop			@ (mov r8, r8)
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	46c0      	nop			@ (mov r8, r8)
 8005c90:	20000734 	.word	0x20000734
 8005c94:	200006ec 	.word	0x200006ec

08005c98 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8005c9c:	4b07      	ldr	r3, [pc, #28]	@ (8005cbc <DMA1_Channel4_5_6_7_IRQHandler+0x24>)
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f001 fb4b 	bl	800733a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart4_rx);
 8005ca4:	4b06      	ldr	r3, [pc, #24]	@ (8005cc0 <DMA1_Channel4_5_6_7_IRQHandler+0x28>)
 8005ca6:	0018      	movs	r0, r3
 8005ca8:	f001 fb47 	bl	800733a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart4_tx);
 8005cac:	4b05      	ldr	r3, [pc, #20]	@ (8005cc4 <DMA1_Channel4_5_6_7_IRQHandler+0x2c>)
 8005cae:	0018      	movs	r0, r3
 8005cb0:	f001 fb43 	bl	800733a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8005cb4:	46c0      	nop			@ (mov r8, r8)
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	46c0      	nop			@ (mov r8, r8)
 8005cbc:	200007b8 	.word	0x200007b8
 8005cc0:	20001314 	.word	0x20001314
 8005cc4:	2000135c 	.word	0x2000135c

08005cc8 <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005ccc:	4b03      	ldr	r3, [pc, #12]	@ (8005cdc <USART4_5_IRQHandler+0x14>)
 8005cce:	0018      	movs	r0, r3
 8005cd0:	f006 f808 	bl	800bce4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8005cd4:	46c0      	nop			@ (mov r8, r8)
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	46c0      	nop			@ (mov r8, r8)
 8005cdc:	2000125c 	.word	0x2000125c

08005ce0 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8005ce4:	4b09      	ldr	r3, [pc, #36]	@ (8005d0c <I2C1_IRQHandler+0x2c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	699a      	ldr	r2, [r3, #24]
 8005cea:	23e0      	movs	r3, #224	@ 0xe0
 8005cec:	00db      	lsls	r3, r3, #3
 8005cee:	4013      	ands	r3, r2
 8005cf0:	d004      	beq.n	8005cfc <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8005cf2:	4b06      	ldr	r3, [pc, #24]	@ (8005d0c <I2C1_IRQHandler+0x2c>)
 8005cf4:	0018      	movs	r0, r3
 8005cf6:	f002 f95d 	bl	8007fb4 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8005cfa:	e003      	b.n	8005d04 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8005cfc:	4b03      	ldr	r3, [pc, #12]	@ (8005d0c <I2C1_IRQHandler+0x2c>)
 8005cfe:	0018      	movs	r0, r3
 8005d00:	f002 f93e 	bl	8007f80 <HAL_I2C_EV_IRQHandler>
}
 8005d04:	46c0      	nop			@ (mov r8, r8)
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	46c0      	nop			@ (mov r8, r8)
 8005d0c:	20000644 	.word	0x20000644

08005d10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	af00      	add	r7, sp, #0
  return 1;
 8005d14:	2301      	movs	r3, #1
}
 8005d16:	0018      	movs	r0, r3
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <_kill>:

int _kill(int pid, int sig)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005d26:	f008 f925 	bl	800df74 <__errno>
 8005d2a:	0003      	movs	r3, r0
 8005d2c:	2216      	movs	r2, #22
 8005d2e:	601a      	str	r2, [r3, #0]
  return -1;
 8005d30:	2301      	movs	r3, #1
 8005d32:	425b      	negs	r3, r3
}
 8005d34:	0018      	movs	r0, r3
 8005d36:	46bd      	mov	sp, r7
 8005d38:	b002      	add	sp, #8
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <_exit>:

void _exit (int status)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005d44:	2301      	movs	r3, #1
 8005d46:	425a      	negs	r2, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	0011      	movs	r1, r2
 8005d4c:	0018      	movs	r0, r3
 8005d4e:	f7ff ffe5 	bl	8005d1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8005d52:	46c0      	nop			@ (mov r8, r8)
 8005d54:	e7fd      	b.n	8005d52 <_exit+0x16>

08005d56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b086      	sub	sp, #24
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d62:	2300      	movs	r3, #0
 8005d64:	617b      	str	r3, [r7, #20]
 8005d66:	e00a      	b.n	8005d7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005d68:	e000      	b.n	8005d6c <_read+0x16>
 8005d6a:	bf00      	nop
 8005d6c:	0001      	movs	r1, r0
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	60ba      	str	r2, [r7, #8]
 8005d74:	b2ca      	uxtb	r2, r1
 8005d76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	617b      	str	r3, [r7, #20]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	dbf0      	blt.n	8005d68 <_read+0x12>
  }

  return len;
 8005d86:	687b      	ldr	r3, [r7, #4]
}
 8005d88:	0018      	movs	r0, r3
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	b006      	add	sp, #24
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	425b      	negs	r3, r3
}
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	b002      	add	sp, #8
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	2280      	movs	r2, #128	@ 0x80
 8005db2:	0192      	lsls	r2, r2, #6
 8005db4:	605a      	str	r2, [r3, #4]
  return 0;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	0018      	movs	r0, r3
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b002      	add	sp, #8
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <_isatty>:

int _isatty(int file)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005dc8:	2301      	movs	r3, #1
}
 8005dca:	0018      	movs	r0, r3
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	b002      	add	sp, #8
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b084      	sub	sp, #16
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	60f8      	str	r0, [r7, #12]
 8005dda:	60b9      	str	r1, [r7, #8]
 8005ddc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	0018      	movs	r0, r3
 8005de2:	46bd      	mov	sp, r7
 8005de4:	b004      	add	sp, #16
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b086      	sub	sp, #24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005df0:	4a14      	ldr	r2, [pc, #80]	@ (8005e44 <_sbrk+0x5c>)
 8005df2:	4b15      	ldr	r3, [pc, #84]	@ (8005e48 <_sbrk+0x60>)
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005dfc:	4b13      	ldr	r3, [pc, #76]	@ (8005e4c <_sbrk+0x64>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d102      	bne.n	8005e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e04:	4b11      	ldr	r3, [pc, #68]	@ (8005e4c <_sbrk+0x64>)
 8005e06:	4a12      	ldr	r2, [pc, #72]	@ (8005e50 <_sbrk+0x68>)
 8005e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e0a:	4b10      	ldr	r3, [pc, #64]	@ (8005e4c <_sbrk+0x64>)
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	18d3      	adds	r3, r2, r3
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d207      	bcs.n	8005e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e18:	f008 f8ac 	bl	800df74 <__errno>
 8005e1c:	0003      	movs	r3, r0
 8005e1e:	220c      	movs	r2, #12
 8005e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e22:	2301      	movs	r3, #1
 8005e24:	425b      	negs	r3, r3
 8005e26:	e009      	b.n	8005e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e28:	4b08      	ldr	r3, [pc, #32]	@ (8005e4c <_sbrk+0x64>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005e2e:	4b07      	ldr	r3, [pc, #28]	@ (8005e4c <_sbrk+0x64>)
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	18d2      	adds	r2, r2, r3
 8005e36:	4b05      	ldr	r3, [pc, #20]	@ (8005e4c <_sbrk+0x64>)
 8005e38:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b006      	add	sp, #24
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	20005000 	.word	0x20005000
 8005e48:	00000400 	.word	0x00000400
 8005e4c:	20001120 	.word	0x20001120
 8005e50:	20002008 	.word	0x20002008

08005e54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005e58:	46c0      	nop			@ (mov r8, r8)
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
	...

08005e60 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e66:	2310      	movs	r3, #16
 8005e68:	18fb      	adds	r3, r7, r3
 8005e6a:	0018      	movs	r0, r3
 8005e6c:	2308      	movs	r3, #8
 8005e6e:	001a      	movs	r2, r3
 8005e70:	2100      	movs	r1, #0
 8005e72:	f007 fffb 	bl	800de6c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e76:	003b      	movs	r3, r7
 8005e78:	0018      	movs	r0, r3
 8005e7a:	2310      	movs	r3, #16
 8005e7c:	001a      	movs	r2, r3
 8005e7e:	2100      	movs	r1, #0
 8005e80:	f007 fff4 	bl	800de6c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005e84:	4b34      	ldr	r3, [pc, #208]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005e86:	2280      	movs	r2, #128	@ 0x80
 8005e88:	05d2      	lsls	r2, r2, #23
 8005e8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005e8c:	4b32      	ldr	r3, [pc, #200]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e92:	4b31      	ldr	r3, [pc, #196]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8005e98:	4b2f      	ldr	r3, [pc, #188]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005e9a:	4a30      	ldr	r2, [pc, #192]	@ (8005f5c <MX_TIM2_Init+0xfc>)
 8005e9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005eac:	0018      	movs	r0, r3
 8005eae:	f005 f9e9 	bl	800b284 <HAL_TIM_PWM_Init>
 8005eb2:	1e03      	subs	r3, r0, #0
 8005eb4:	d001      	beq.n	8005eba <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8005eb6:	f7fe fa03 	bl	80042c0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8005eba:	4b27      	ldr	r3, [pc, #156]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	f005 f999 	bl	800b1f4 <HAL_TIM_OC_Init>
 8005ec2:	1e03      	subs	r3, r0, #0
 8005ec4:	d001      	beq.n	8005eca <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8005ec6:	f7fe f9fb 	bl	80042c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005eca:	2110      	movs	r1, #16
 8005ecc:	187b      	adds	r3, r7, r1
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ed2:	187b      	adds	r3, r7, r1
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005ed8:	187a      	adds	r2, r7, r1
 8005eda:	4b1f      	ldr	r3, [pc, #124]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005edc:	0011      	movs	r1, r2
 8005ede:	0018      	movs	r0, r3
 8005ee0:	f005 fc90 	bl	800b804 <HAL_TIMEx_MasterConfigSynchronization>
 8005ee4:	1e03      	subs	r3, r0, #0
 8005ee6:	d001      	beq.n	8005eec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005ee8:	f7fe f9ea 	bl	80042c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005eec:	003b      	movs	r3, r7
 8005eee:	2260      	movs	r2, #96	@ 0x60
 8005ef0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8005ef2:	003b      	movs	r3, r7
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ef8:	003b      	movs	r3, r7
 8005efa:	2200      	movs	r2, #0
 8005efc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005efe:	003b      	movs	r3, r7
 8005f00:	2200      	movs	r2, #0
 8005f02:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005f04:	0039      	movs	r1, r7
 8005f06:	4b14      	ldr	r3, [pc, #80]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	0018      	movs	r0, r3
 8005f0c:	f005 fa52 	bl	800b3b4 <HAL_TIM_PWM_ConfigChannel>
 8005f10:	1e03      	subs	r3, r0, #0
 8005f12:	d001      	beq.n	8005f18 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8005f14:	f7fe f9d4 	bl	80042c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005f18:	0039      	movs	r1, r7
 8005f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005f1c:	2208      	movs	r2, #8
 8005f1e:	0018      	movs	r0, r3
 8005f20:	f005 fa48 	bl	800b3b4 <HAL_TIM_PWM_ConfigChannel>
 8005f24:	1e03      	subs	r3, r0, #0
 8005f26:	d001      	beq.n	8005f2c <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8005f28:	f7fe f9ca 	bl	80042c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8005f2c:	003b      	movs	r3, r7
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005f32:	0039      	movs	r1, r7
 8005f34:	4b08      	ldr	r3, [pc, #32]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005f36:	220c      	movs	r2, #12
 8005f38:	0018      	movs	r0, r3
 8005f3a:	f005 f9e3 	bl	800b304 <HAL_TIM_OC_ConfigChannel>
 8005f3e:	1e03      	subs	r3, r0, #0
 8005f40:	d001      	beq.n	8005f46 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8005f42:	f7fe f9bd 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005f46:	4b04      	ldr	r3, [pc, #16]	@ (8005f58 <MX_TIM2_Init+0xf8>)
 8005f48:	0018      	movs	r0, r3
 8005f4a:	f000 f8ab 	bl	80060a4 <HAL_TIM_MspPostInit>

}
 8005f4e:	46c0      	nop			@ (mov r8, r8)
 8005f50:	46bd      	mov	sp, r7
 8005f52:	b006      	add	sp, #24
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	46c0      	nop			@ (mov r8, r8)
 8005f58:	20001124 	.word	0x20001124
 8005f5c:	0000ffff 	.word	0x0000ffff

08005f60 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f66:	2310      	movs	r3, #16
 8005f68:	18fb      	adds	r3, r7, r3
 8005f6a:	0018      	movs	r0, r3
 8005f6c:	2308      	movs	r3, #8
 8005f6e:	001a      	movs	r2, r3
 8005f70:	2100      	movs	r1, #0
 8005f72:	f007 ff7b 	bl	800de6c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005f76:	003b      	movs	r3, r7
 8005f78:	0018      	movs	r0, r3
 8005f7a:	2310      	movs	r3, #16
 8005f7c:	001a      	movs	r2, r3
 8005f7e:	2100      	movs	r1, #0
 8005f80:	f007 ff74 	bl	800de6c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005f84:	4b32      	ldr	r3, [pc, #200]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005f86:	4a33      	ldr	r2, [pc, #204]	@ (8006054 <MX_TIM3_Init+0xf4>)
 8005f88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005f8a:	4b31      	ldr	r3, [pc, #196]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f90:	4b2f      	ldr	r3, [pc, #188]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005f96:	4b2e      	ldr	r3, [pc, #184]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005f98:	4a2f      	ldr	r2, [pc, #188]	@ (8006058 <MX_TIM3_Init+0xf8>)
 8005f9a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005fa2:	4b2b      	ldr	r3, [pc, #172]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005fa8:	4b29      	ldr	r3, [pc, #164]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005faa:	0018      	movs	r0, r3
 8005fac:	f005 f96a 	bl	800b284 <HAL_TIM_PWM_Init>
 8005fb0:	1e03      	subs	r3, r0, #0
 8005fb2:	d001      	beq.n	8005fb8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8005fb4:	f7fe f984 	bl	80042c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005fb8:	2110      	movs	r1, #16
 8005fba:	187b      	adds	r3, r7, r1
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005fc0:	187b      	adds	r3, r7, r1
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005fc6:	187a      	adds	r2, r7, r1
 8005fc8:	4b21      	ldr	r3, [pc, #132]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005fca:	0011      	movs	r1, r2
 8005fcc:	0018      	movs	r0, r3
 8005fce:	f005 fc19 	bl	800b804 <HAL_TIMEx_MasterConfigSynchronization>
 8005fd2:	1e03      	subs	r3, r0, #0
 8005fd4:	d001      	beq.n	8005fda <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8005fd6:	f7fe f973 	bl	80042c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005fda:	003b      	movs	r3, r7
 8005fdc:	2260      	movs	r2, #96	@ 0x60
 8005fde:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8005fe0:	003b      	movs	r3, r7
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005fe6:	003b      	movs	r3, r7
 8005fe8:	2200      	movs	r2, #0
 8005fea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005fec:	003b      	movs	r3, r7
 8005fee:	2200      	movs	r2, #0
 8005ff0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ff2:	0039      	movs	r1, r7
 8005ff4:	4b16      	ldr	r3, [pc, #88]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	0018      	movs	r0, r3
 8005ffa:	f005 f9db 	bl	800b3b4 <HAL_TIM_PWM_ConfigChannel>
 8005ffe:	1e03      	subs	r3, r0, #0
 8006000:	d001      	beq.n	8006006 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8006002:	f7fe f95d 	bl	80042c0 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 8006006:	4b12      	ldr	r3, [pc, #72]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8006008:	2104      	movs	r1, #4
 800600a:	0018      	movs	r0, r3
 800600c:	f005 fc58 	bl	800b8c0 <HAL_TIMEx_RemapConfig>
 8006010:	1e03      	subs	r3, r0, #0
 8006012:	d001      	beq.n	8006018 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8006014:	f7fe f954 	bl	80042c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006018:	0039      	movs	r1, r7
 800601a:	4b0d      	ldr	r3, [pc, #52]	@ (8006050 <MX_TIM3_Init+0xf0>)
 800601c:	2204      	movs	r2, #4
 800601e:	0018      	movs	r0, r3
 8006020:	f005 f9c8 	bl	800b3b4 <HAL_TIM_PWM_ConfigChannel>
 8006024:	1e03      	subs	r3, r0, #0
 8006026:	d001      	beq.n	800602c <MX_TIM3_Init+0xcc>
  {
    Error_Handler();
 8006028:	f7fe f94a 	bl	80042c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800602c:	0039      	movs	r1, r7
 800602e:	4b08      	ldr	r3, [pc, #32]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8006030:	2208      	movs	r2, #8
 8006032:	0018      	movs	r0, r3
 8006034:	f005 f9be 	bl	800b3b4 <HAL_TIM_PWM_ConfigChannel>
 8006038:	1e03      	subs	r3, r0, #0
 800603a:	d001      	beq.n	8006040 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 800603c:	f7fe f940 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006040:	4b03      	ldr	r3, [pc, #12]	@ (8006050 <MX_TIM3_Init+0xf0>)
 8006042:	0018      	movs	r0, r3
 8006044:	f000 f82e 	bl	80060a4 <HAL_TIM_MspPostInit>

}
 8006048:	46c0      	nop			@ (mov r8, r8)
 800604a:	46bd      	mov	sp, r7
 800604c:	b006      	add	sp, #24
 800604e:	bd80      	pop	{r7, pc}
 8006050:	20001164 	.word	0x20001164
 8006054:	40000400 	.word	0x40000400
 8006058:	0000ffff 	.word	0x0000ffff

0800605c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	2380      	movs	r3, #128	@ 0x80
 800606a:	05db      	lsls	r3, r3, #23
 800606c:	429a      	cmp	r2, r3
 800606e:	d106      	bne.n	800607e <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006070:	4b0a      	ldr	r3, [pc, #40]	@ (800609c <HAL_TIM_PWM_MspInit+0x40>)
 8006072:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006074:	4b09      	ldr	r3, [pc, #36]	@ (800609c <HAL_TIM_PWM_MspInit+0x40>)
 8006076:	2101      	movs	r1, #1
 8006078:	430a      	orrs	r2, r1
 800607a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800607c:	e00a      	b.n	8006094 <HAL_TIM_PWM_MspInit+0x38>
  else if(tim_pwmHandle->Instance==TIM3)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a07      	ldr	r2, [pc, #28]	@ (80060a0 <HAL_TIM_PWM_MspInit+0x44>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d105      	bne.n	8006094 <HAL_TIM_PWM_MspInit+0x38>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006088:	4b04      	ldr	r3, [pc, #16]	@ (800609c <HAL_TIM_PWM_MspInit+0x40>)
 800608a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800608c:	4b03      	ldr	r3, [pc, #12]	@ (800609c <HAL_TIM_PWM_MspInit+0x40>)
 800608e:	2102      	movs	r1, #2
 8006090:	430a      	orrs	r2, r1
 8006092:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8006094:	46c0      	nop			@ (mov r8, r8)
 8006096:	46bd      	mov	sp, r7
 8006098:	b002      	add	sp, #8
 800609a:	bd80      	pop	{r7, pc}
 800609c:	40021000 	.word	0x40021000
 80060a0:	40000400 	.word	0x40000400

080060a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80060a4:	b590      	push	{r4, r7, lr}
 80060a6:	b08b      	sub	sp, #44	@ 0x2c
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060ac:	2414      	movs	r4, #20
 80060ae:	193b      	adds	r3, r7, r4
 80060b0:	0018      	movs	r0, r3
 80060b2:	2314      	movs	r3, #20
 80060b4:	001a      	movs	r2, r3
 80060b6:	2100      	movs	r1, #0
 80060b8:	f007 fed8 	bl	800de6c <memset>
  if(timHandle->Instance==TIM2)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	2380      	movs	r3, #128	@ 0x80
 80060c2:	05db      	lsls	r3, r3, #23
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d123      	bne.n	8006110 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060c8:	4b27      	ldr	r3, [pc, #156]	@ (8006168 <HAL_TIM_MspPostInit+0xc4>)
 80060ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060cc:	4b26      	ldr	r3, [pc, #152]	@ (8006168 <HAL_TIM_MspPostInit+0xc4>)
 80060ce:	2101      	movs	r1, #1
 80060d0:	430a      	orrs	r2, r1
 80060d2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80060d4:	4b24      	ldr	r3, [pc, #144]	@ (8006168 <HAL_TIM_MspPostInit+0xc4>)
 80060d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d8:	2201      	movs	r2, #1
 80060da:	4013      	ands	r3, r2
 80060dc:	613b      	str	r3, [r7, #16]
 80060de:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = MCU_LED_B_R_Pin|MCU_LED_B_G_Pin|MCU_LED_B_B_Pin;
 80060e0:	0021      	movs	r1, r4
 80060e2:	187b      	adds	r3, r7, r1
 80060e4:	220d      	movs	r2, #13
 80060e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060e8:	187b      	adds	r3, r7, r1
 80060ea:	2202      	movs	r2, #2
 80060ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ee:	187b      	adds	r3, r7, r1
 80060f0:	2200      	movs	r2, #0
 80060f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060f4:	187b      	adds	r3, r7, r1
 80060f6:	2200      	movs	r2, #0
 80060f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80060fa:	187b      	adds	r3, r7, r1
 80060fc:	2202      	movs	r2, #2
 80060fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006100:	187a      	adds	r2, r7, r1
 8006102:	23a0      	movs	r3, #160	@ 0xa0
 8006104:	05db      	lsls	r3, r3, #23
 8006106:	0011      	movs	r1, r2
 8006108:	0018      	movs	r0, r3
 800610a:	f001 f9ff 	bl	800750c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800610e:	e027      	b.n	8006160 <HAL_TIM_MspPostInit+0xbc>
  else if(timHandle->Instance==TIM3)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a15      	ldr	r2, [pc, #84]	@ (800616c <HAL_TIM_MspPostInit+0xc8>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d122      	bne.n	8006160 <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800611a:	4b13      	ldr	r3, [pc, #76]	@ (8006168 <HAL_TIM_MspPostInit+0xc4>)
 800611c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800611e:	4b12      	ldr	r3, [pc, #72]	@ (8006168 <HAL_TIM_MspPostInit+0xc4>)
 8006120:	2104      	movs	r1, #4
 8006122:	430a      	orrs	r2, r1
 8006124:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006126:	4b10      	ldr	r3, [pc, #64]	@ (8006168 <HAL_TIM_MspPostInit+0xc4>)
 8006128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800612a:	2204      	movs	r2, #4
 800612c:	4013      	ands	r3, r2
 800612e:	60fb      	str	r3, [r7, #12]
 8006130:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MCU_LED_A_R_Pin|MCU_LED_A_G_Pin|MCU_LED_A_B_Pin;
 8006132:	2114      	movs	r1, #20
 8006134:	187b      	adds	r3, r7, r1
 8006136:	22e0      	movs	r2, #224	@ 0xe0
 8006138:	0052      	lsls	r2, r2, #1
 800613a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800613c:	187b      	adds	r3, r7, r1
 800613e:	2202      	movs	r2, #2
 8006140:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006142:	187b      	adds	r3, r7, r1
 8006144:	2200      	movs	r2, #0
 8006146:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006148:	187b      	adds	r3, r7, r1
 800614a:	2200      	movs	r2, #0
 800614c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800614e:	187b      	adds	r3, r7, r1
 8006150:	2202      	movs	r2, #2
 8006152:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006154:	187b      	adds	r3, r7, r1
 8006156:	4a06      	ldr	r2, [pc, #24]	@ (8006170 <HAL_TIM_MspPostInit+0xcc>)
 8006158:	0019      	movs	r1, r3
 800615a:	0010      	movs	r0, r2
 800615c:	f001 f9d6 	bl	800750c <HAL_GPIO_Init>
}
 8006160:	46c0      	nop			@ (mov r8, r8)
 8006162:	46bd      	mov	sp, r7
 8006164:	b00b      	add	sp, #44	@ 0x2c
 8006166:	bd90      	pop	{r4, r7, pc}
 8006168:	40021000 	.word	0x40021000
 800616c:	40000400 	.word	0x40000400
 8006170:	50000800 	.word	0x50000800

08006174 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart4_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006178:	4b16      	ldr	r3, [pc, #88]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 800617a:	4a17      	ldr	r2, [pc, #92]	@ (80061d8 <MX_USART1_UART_Init+0x64>)
 800617c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800617e:	4b15      	ldr	r3, [pc, #84]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 8006180:	22e1      	movs	r2, #225	@ 0xe1
 8006182:	0252      	lsls	r2, r2, #9
 8006184:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006186:	4b13      	ldr	r3, [pc, #76]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 8006188:	2200      	movs	r2, #0
 800618a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800618c:	4b11      	ldr	r3, [pc, #68]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 800618e:	2200      	movs	r2, #0
 8006190:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006192:	4b10      	ldr	r3, [pc, #64]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 8006194:	2200      	movs	r2, #0
 8006196:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006198:	4b0e      	ldr	r3, [pc, #56]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 800619a:	220c      	movs	r2, #12
 800619c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800619e:	4b0d      	ldr	r3, [pc, #52]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80061a4:	4b0b      	ldr	r3, [pc, #44]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80061aa:	4b0a      	ldr	r3, [pc, #40]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 80061ac:	2200      	movs	r2, #0
 80061ae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80061b0:	4b08      	ldr	r3, [pc, #32]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 80061b2:	2208      	movs	r2, #8
 80061b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80061b6:	4b07      	ldr	r3, [pc, #28]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 80061b8:	2280      	movs	r2, #128	@ 0x80
 80061ba:	0212      	lsls	r2, r2, #8
 80061bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80061be:	4b05      	ldr	r3, [pc, #20]	@ (80061d4 <MX_USART1_UART_Init+0x60>)
 80061c0:	0018      	movs	r0, r3
 80061c2:	f005 fb9b 	bl	800b8fc <HAL_UART_Init>
 80061c6:	1e03      	subs	r3, r0, #0
 80061c8:	d001      	beq.n	80061ce <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80061ca:	f7fe f879 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80061ce:	46c0      	nop			@ (mov r8, r8)
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	200011a4 	.word	0x200011a4
 80061d8:	40013800 	.word	0x40013800

080061dc <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 80061e0:	4b14      	ldr	r3, [pc, #80]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 80061e2:	4a15      	ldr	r2, [pc, #84]	@ (8006238 <MX_USART4_UART_Init+0x5c>)
 80061e4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80061e6:	4b13      	ldr	r3, [pc, #76]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 80061e8:	22e1      	movs	r2, #225	@ 0xe1
 80061ea:	0252      	lsls	r2, r2, #9
 80061ec:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80061ee:	4b11      	ldr	r3, [pc, #68]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 80061f0:	2200      	movs	r2, #0
 80061f2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80061f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 80061f6:	2200      	movs	r2, #0
 80061f8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80061fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 80061fc:	2200      	movs	r2, #0
 80061fe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006200:	4b0c      	ldr	r3, [pc, #48]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 8006202:	220c      	movs	r2, #12
 8006204:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006206:	4b0b      	ldr	r3, [pc, #44]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 8006208:	2200      	movs	r2, #0
 800620a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800620c:	4b09      	ldr	r3, [pc, #36]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 800620e:	2200      	movs	r2, #0
 8006210:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006212:	4b08      	ldr	r3, [pc, #32]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 8006214:	2200      	movs	r2, #0
 8006216:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006218:	4b06      	ldr	r3, [pc, #24]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 800621a:	2200      	movs	r2, #0
 800621c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800621e:	4b05      	ldr	r3, [pc, #20]	@ (8006234 <MX_USART4_UART_Init+0x58>)
 8006220:	0018      	movs	r0, r3
 8006222:	f005 fb6b 	bl	800b8fc <HAL_UART_Init>
 8006226:	1e03      	subs	r3, r0, #0
 8006228:	d001      	beq.n	800622e <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 800622a:	f7fe f849 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800622e:	46c0      	nop			@ (mov r8, r8)
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	2000125c 	.word	0x2000125c
 8006238:	40004c00 	.word	0x40004c00

0800623c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800623c:	b590      	push	{r4, r7, lr}
 800623e:	b08b      	sub	sp, #44	@ 0x2c
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006244:	2414      	movs	r4, #20
 8006246:	193b      	adds	r3, r7, r4
 8006248:	0018      	movs	r0, r3
 800624a:	2314      	movs	r3, #20
 800624c:	001a      	movs	r2, r3
 800624e:	2100      	movs	r1, #0
 8006250:	f007 fe0c 	bl	800de6c <memset>
  if(uartHandle->Instance==USART1)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a6f      	ldr	r2, [pc, #444]	@ (8006418 <HAL_UART_MspInit+0x1dc>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d12b      	bne.n	80062b6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800625e:	4b6f      	ldr	r3, [pc, #444]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 8006260:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006262:	4b6e      	ldr	r3, [pc, #440]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 8006264:	2180      	movs	r1, #128	@ 0x80
 8006266:	01c9      	lsls	r1, r1, #7
 8006268:	430a      	orrs	r2, r1
 800626a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800626c:	4b6b      	ldr	r3, [pc, #428]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 800626e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006270:	4b6a      	ldr	r3, [pc, #424]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 8006272:	2101      	movs	r1, #1
 8006274:	430a      	orrs	r2, r1
 8006276:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006278:	4b68      	ldr	r3, [pc, #416]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 800627a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627c:	2201      	movs	r2, #1
 800627e:	4013      	ands	r3, r2
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006284:	193b      	adds	r3, r7, r4
 8006286:	22c0      	movs	r2, #192	@ 0xc0
 8006288:	00d2      	lsls	r2, r2, #3
 800628a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800628c:	0021      	movs	r1, r4
 800628e:	187b      	adds	r3, r7, r1
 8006290:	2202      	movs	r2, #2
 8006292:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006294:	187b      	adds	r3, r7, r1
 8006296:	2200      	movs	r2, #0
 8006298:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800629a:	187b      	adds	r3, r7, r1
 800629c:	2203      	movs	r2, #3
 800629e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80062a0:	187b      	adds	r3, r7, r1
 80062a2:	2204      	movs	r2, #4
 80062a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062a6:	187a      	adds	r2, r7, r1
 80062a8:	23a0      	movs	r3, #160	@ 0xa0
 80062aa:	05db      	lsls	r3, r3, #23
 80062ac:	0011      	movs	r1, r2
 80062ae:	0018      	movs	r0, r3
 80062b0:	f001 f92c 	bl	800750c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }
}
 80062b4:	e0ac      	b.n	8006410 <HAL_UART_MspInit+0x1d4>
  else if(uartHandle->Instance==USART4)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a59      	ldr	r2, [pc, #356]	@ (8006420 <HAL_UART_MspInit+0x1e4>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d000      	beq.n	80062c2 <HAL_UART_MspInit+0x86>
 80062c0:	e0a6      	b.n	8006410 <HAL_UART_MspInit+0x1d4>
    __HAL_RCC_USART4_CLK_ENABLE();
 80062c2:	4b56      	ldr	r3, [pc, #344]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062c6:	4b55      	ldr	r3, [pc, #340]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062c8:	2180      	movs	r1, #128	@ 0x80
 80062ca:	0309      	lsls	r1, r1, #12
 80062cc:	430a      	orrs	r2, r1
 80062ce:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80062d0:	4b52      	ldr	r3, [pc, #328]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d4:	4b51      	ldr	r3, [pc, #324]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062d6:	2101      	movs	r1, #1
 80062d8:	430a      	orrs	r2, r1
 80062da:	62da      	str	r2, [r3, #44]	@ 0x2c
 80062dc:	4b4f      	ldr	r3, [pc, #316]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e0:	2201      	movs	r2, #1
 80062e2:	4013      	ands	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]
 80062e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80062e8:	4b4c      	ldr	r3, [pc, #304]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062ec:	4b4b      	ldr	r3, [pc, #300]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062ee:	2104      	movs	r1, #4
 80062f0:	430a      	orrs	r2, r1
 80062f2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80062f4:	4b49      	ldr	r3, [pc, #292]	@ (800641c <HAL_UART_MspInit+0x1e0>)
 80062f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f8:	2204      	movs	r2, #4
 80062fa:	4013      	ands	r3, r2
 80062fc:	60bb      	str	r3, [r7, #8]
 80062fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006300:	2414      	movs	r4, #20
 8006302:	193b      	adds	r3, r7, r4
 8006304:	2202      	movs	r2, #2
 8006306:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006308:	193b      	adds	r3, r7, r4
 800630a:	2202      	movs	r2, #2
 800630c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800630e:	193b      	adds	r3, r7, r4
 8006310:	2200      	movs	r2, #0
 8006312:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006314:	193b      	adds	r3, r7, r4
 8006316:	2203      	movs	r2, #3
 8006318:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 800631a:	193b      	adds	r3, r7, r4
 800631c:	2206      	movs	r2, #6
 800631e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006320:	193a      	adds	r2, r7, r4
 8006322:	23a0      	movs	r3, #160	@ 0xa0
 8006324:	05db      	lsls	r3, r3, #23
 8006326:	0011      	movs	r1, r2
 8006328:	0018      	movs	r0, r3
 800632a:	f001 f8ef 	bl	800750c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800632e:	0021      	movs	r1, r4
 8006330:	187b      	adds	r3, r7, r1
 8006332:	2280      	movs	r2, #128	@ 0x80
 8006334:	00d2      	lsls	r2, r2, #3
 8006336:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006338:	187b      	adds	r3, r7, r1
 800633a:	2202      	movs	r2, #2
 800633c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800633e:	187b      	adds	r3, r7, r1
 8006340:	2200      	movs	r2, #0
 8006342:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006344:	187b      	adds	r3, r7, r1
 8006346:	2203      	movs	r2, #3
 8006348:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 800634a:	187b      	adds	r3, r7, r1
 800634c:	2206      	movs	r2, #6
 800634e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006350:	187b      	adds	r3, r7, r1
 8006352:	4a34      	ldr	r2, [pc, #208]	@ (8006424 <HAL_UART_MspInit+0x1e8>)
 8006354:	0019      	movs	r1, r3
 8006356:	0010      	movs	r0, r2
 8006358:	f001 f8d8 	bl	800750c <HAL_GPIO_Init>
    hdma_usart4_rx.Instance = DMA1_Channel6;
 800635c:	4b32      	ldr	r3, [pc, #200]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 800635e:	4a33      	ldr	r2, [pc, #204]	@ (800642c <HAL_UART_MspInit+0x1f0>)
 8006360:	601a      	str	r2, [r3, #0]
    hdma_usart4_rx.Init.Request = DMA_REQUEST_12;
 8006362:	4b31      	ldr	r3, [pc, #196]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 8006364:	220c      	movs	r2, #12
 8006366:	605a      	str	r2, [r3, #4]
    hdma_usart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006368:	4b2f      	ldr	r3, [pc, #188]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 800636a:	2200      	movs	r2, #0
 800636c:	609a      	str	r2, [r3, #8]
    hdma_usart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800636e:	4b2e      	ldr	r3, [pc, #184]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 8006370:	2200      	movs	r2, #0
 8006372:	60da      	str	r2, [r3, #12]
    hdma_usart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006374:	4b2c      	ldr	r3, [pc, #176]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 8006376:	2280      	movs	r2, #128	@ 0x80
 8006378:	611a      	str	r2, [r3, #16]
    hdma_usart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800637a:	4b2b      	ldr	r3, [pc, #172]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 800637c:	2200      	movs	r2, #0
 800637e:	615a      	str	r2, [r3, #20]
    hdma_usart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006380:	4b29      	ldr	r3, [pc, #164]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 8006382:	2200      	movs	r2, #0
 8006384:	619a      	str	r2, [r3, #24]
    hdma_usart4_rx.Init.Mode = DMA_CIRCULAR;
 8006386:	4b28      	ldr	r3, [pc, #160]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 8006388:	2220      	movs	r2, #32
 800638a:	61da      	str	r2, [r3, #28]
    hdma_usart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800638c:	4b26      	ldr	r3, [pc, #152]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 800638e:	2200      	movs	r2, #0
 8006390:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_rx) != HAL_OK)
 8006392:	4b25      	ldr	r3, [pc, #148]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 8006394:	0018      	movs	r0, r3
 8006396:	f000 fe0d 	bl	8006fb4 <HAL_DMA_Init>
 800639a:	1e03      	subs	r3, r0, #0
 800639c:	d001      	beq.n	80063a2 <HAL_UART_MspInit+0x166>
      Error_Handler();
 800639e:	f7fd ff8f 	bl	80042c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart4_rx);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a20      	ldr	r2, [pc, #128]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 80063a6:	675a      	str	r2, [r3, #116]	@ 0x74
 80063a8:	4b1f      	ldr	r3, [pc, #124]	@ (8006428 <HAL_UART_MspInit+0x1ec>)
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart4_tx.Instance = DMA1_Channel7;
 80063ae:	4b20      	ldr	r3, [pc, #128]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063b0:	4a20      	ldr	r2, [pc, #128]	@ (8006434 <HAL_UART_MspInit+0x1f8>)
 80063b2:	601a      	str	r2, [r3, #0]
    hdma_usart4_tx.Init.Request = DMA_REQUEST_12;
 80063b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063b6:	220c      	movs	r2, #12
 80063b8:	605a      	str	r2, [r3, #4]
    hdma_usart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80063ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063bc:	2210      	movs	r2, #16
 80063be:	609a      	str	r2, [r3, #8]
    hdma_usart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80063c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063c2:	2200      	movs	r2, #0
 80063c4:	60da      	str	r2, [r3, #12]
    hdma_usart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80063c6:	4b1a      	ldr	r3, [pc, #104]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063c8:	2280      	movs	r2, #128	@ 0x80
 80063ca:	611a      	str	r2, [r3, #16]
    hdma_usart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80063cc:	4b18      	ldr	r3, [pc, #96]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	615a      	str	r2, [r3, #20]
    hdma_usart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80063d2:	4b17      	ldr	r3, [pc, #92]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	619a      	str	r2, [r3, #24]
    hdma_usart4_tx.Init.Mode = DMA_NORMAL;
 80063d8:	4b15      	ldr	r3, [pc, #84]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063da:	2200      	movs	r2, #0
 80063dc:	61da      	str	r2, [r3, #28]
    hdma_usart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80063de:	4b14      	ldr	r3, [pc, #80]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063e0:	2200      	movs	r2, #0
 80063e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_tx) != HAL_OK)
 80063e4:	4b12      	ldr	r3, [pc, #72]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063e6:	0018      	movs	r0, r3
 80063e8:	f000 fde4 	bl	8006fb4 <HAL_DMA_Init>
 80063ec:	1e03      	subs	r3, r0, #0
 80063ee:	d001      	beq.n	80063f4 <HAL_UART_MspInit+0x1b8>
      Error_Handler();
 80063f0:	f7fd ff66 	bl	80042c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart4_tx);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a0e      	ldr	r2, [pc, #56]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063f8:	671a      	str	r2, [r3, #112]	@ 0x70
 80063fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006430 <HAL_UART_MspInit+0x1f4>)
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8006400:	2200      	movs	r2, #0
 8006402:	2100      	movs	r1, #0
 8006404:	200e      	movs	r0, #14
 8006406:	f000 fda3 	bl	8006f50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 800640a:	200e      	movs	r0, #14
 800640c:	f000 fdb5 	bl	8006f7a <HAL_NVIC_EnableIRQ>
}
 8006410:	46c0      	nop			@ (mov r8, r8)
 8006412:	46bd      	mov	sp, r7
 8006414:	b00b      	add	sp, #44	@ 0x2c
 8006416:	bd90      	pop	{r4, r7, pc}
 8006418:	40013800 	.word	0x40013800
 800641c:	40021000 	.word	0x40021000
 8006420:	40004c00 	.word	0x40004c00
 8006424:	50000800 	.word	0x50000800
 8006428:	20001314 	.word	0x20001314
 800642c:	4002006c 	.word	0x4002006c
 8006430:	2000135c 	.word	0x2000135c
 8006434:	40020080 	.word	0x40020080

08006438 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800643c:	4b0f      	ldr	r3, [pc, #60]	@ (800647c <MX_USB_PCD_Init+0x44>)
 800643e:	4a10      	ldr	r2, [pc, #64]	@ (8006480 <MX_USB_PCD_Init+0x48>)
 8006440:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006442:	4b0e      	ldr	r3, [pc, #56]	@ (800647c <MX_USB_PCD_Init+0x44>)
 8006444:	2208      	movs	r2, #8
 8006446:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006448:	4b0c      	ldr	r3, [pc, #48]	@ (800647c <MX_USB_PCD_Init+0x44>)
 800644a:	2202      	movs	r2, #2
 800644c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800644e:	4b0b      	ldr	r3, [pc, #44]	@ (800647c <MX_USB_PCD_Init+0x44>)
 8006450:	2202      	movs	r2, #2
 8006452:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006454:	4b09      	ldr	r3, [pc, #36]	@ (800647c <MX_USB_PCD_Init+0x44>)
 8006456:	2200      	movs	r2, #0
 8006458:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800645a:	4b08      	ldr	r3, [pc, #32]	@ (800647c <MX_USB_PCD_Init+0x44>)
 800645c:	2200      	movs	r2, #0
 800645e:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006460:	4b06      	ldr	r3, [pc, #24]	@ (800647c <MX_USB_PCD_Init+0x44>)
 8006462:	2200      	movs	r2, #0
 8006464:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006466:	4b05      	ldr	r3, [pc, #20]	@ (800647c <MX_USB_PCD_Init+0x44>)
 8006468:	0018      	movs	r0, r3
 800646a:	f003 fe45 	bl	800a0f8 <HAL_PCD_Init>
 800646e:	1e03      	subs	r3, r0, #0
 8006470:	d001      	beq.n	8006476 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8006472:	f7fd ff25 	bl	80042c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8006476:	46c0      	nop			@ (mov r8, r8)
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	200013a4 	.word	0x200013a4
 8006480:	40005c00 	.word	0x40005c00

08006484 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]

  if(pcdHandle->Instance==USB)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a06      	ldr	r2, [pc, #24]	@ (80064ac <HAL_PCD_MspInit+0x28>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d106      	bne.n	80064a4 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006496:	4b06      	ldr	r3, [pc, #24]	@ (80064b0 <HAL_PCD_MspInit+0x2c>)
 8006498:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800649a:	4b05      	ldr	r3, [pc, #20]	@ (80064b0 <HAL_PCD_MspInit+0x2c>)
 800649c:	2180      	movs	r1, #128	@ 0x80
 800649e:	0409      	lsls	r1, r1, #16
 80064a0:	430a      	orrs	r2, r1
 80064a2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80064a4:	46c0      	nop			@ (mov r8, r8)
 80064a6:	46bd      	mov	sp, r7
 80064a8:	b002      	add	sp, #8
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	40005c00 	.word	0x40005c00
 80064b0:	40021000 	.word	0x40021000

080064b4 <TimestampIsReached>:
VerboseLevel CurrentVerboseLevel = VERBOSE_ALL;
#define TEXTBUFFER_LEN 1024

extern UART_HandleTypeDef huart1;

bool TimestampIsReached(uint32_t timestamp) {
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  uint32_t now = HAL_GetTick();
 80064bc:	f000 fc6e 	bl	8006d9c <HAL_GetTick>
 80064c0:	0003      	movs	r3, r0
 80064c2:	617b      	str	r3, [r7, #20]
  const uint32_t HALF_TIME = 0x7FFFFFFF; // ~25 days max timestamp delay
 80064c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006538 <TimestampIsReached+0x84>)
 80064c6:	613b      	str	r3, [r7, #16]

  // Ensures that the difference between now and timestamp is less than half of
  // the maximum value of the counter. This confirms that the timestamp is not
  // too far in the past.
  bool noOverflow = (now >= timestamp && now - timestamp < HALF_TIME);
 80064c8:	697a      	ldr	r2, [r7, #20]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d307      	bcc.n	80064e0 <TimestampIsReached+0x2c>
 80064d0:	697a      	ldr	r2, [r7, #20]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d901      	bls.n	80064e0 <TimestampIsReached+0x2c>
 80064dc:	2201      	movs	r2, #1
 80064de:	e000      	b.n	80064e2 <TimestampIsReached+0x2e>
 80064e0:	2200      	movs	r2, #0
 80064e2:	230f      	movs	r3, #15
 80064e4:	18fb      	adds	r3, r7, r3
 80064e6:	701a      	strb	r2, [r3, #0]
 80064e8:	781a      	ldrb	r2, [r3, #0]
 80064ea:	2101      	movs	r1, #1
 80064ec:	400a      	ands	r2, r1
 80064ee:	701a      	strb	r2, [r3, #0]
  // Ensures that the timestamp is so far ahead that it would have wrapped
  // around past the maximum value of the counter indicating an overflow
  // scenario.
  bool overflowWithTimestampAhead =
      (now < timestamp && timestamp - now > HALF_TIME);
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d207      	bcs.n	8006508 <TimestampIsReached+0x54>
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	693a      	ldr	r2, [r7, #16]
 8006500:	429a      	cmp	r2, r3
 8006502:	d201      	bcs.n	8006508 <TimestampIsReached+0x54>
 8006504:	2201      	movs	r2, #1
 8006506:	e000      	b.n	800650a <TimestampIsReached+0x56>
 8006508:	2200      	movs	r2, #0
  bool overflowWithTimestampAhead =
 800650a:	200e      	movs	r0, #14
 800650c:	183b      	adds	r3, r7, r0
 800650e:	701a      	strb	r2, [r3, #0]
 8006510:	781a      	ldrb	r2, [r3, #0]
 8006512:	2101      	movs	r1, #1
 8006514:	400a      	ands	r2, r1
 8006516:	701a      	strb	r2, [r3, #0]

  if (noOverflow || overflowWithTimestampAhead) {
 8006518:	230f      	movs	r3, #15
 800651a:	18fb      	adds	r3, r7, r3
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d103      	bne.n	800652a <TimestampIsReached+0x76>
 8006522:	183b      	adds	r3, r7, r0
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <TimestampIsReached+0x7a>
    // Timestamp has been reached
    return true;
 800652a:	2301      	movs	r3, #1
 800652c:	e000      	b.n	8006530 <TimestampIsReached+0x7c>
  }

  // Timestamp not yet reached
  return false;
 800652e:	2300      	movs	r3, #0
}
 8006530:	0018      	movs	r0, r3
 8006532:	46bd      	mov	sp, r7
 8006534:	b006      	add	sp, #24
 8006536:	bd80      	pop	{r7, pc}
 8006538:	7fffffff 	.word	0x7fffffff

0800653c <AddTimestamp>:

static void AddTimestamp(char *stamp) {
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  sprintf(stamp, "[%08lu] ", (uint32_t)HAL_GetTick());
 8006544:	f000 fc2a 	bl	8006d9c <HAL_GetTick>
 8006548:	0002      	movs	r2, r0
 800654a:	4904      	ldr	r1, [pc, #16]	@ (800655c <AddTimestamp+0x20>)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	0018      	movs	r0, r3
 8006550:	f007 fbe8 	bl	800dd24 <siprintf>
}
 8006554:	46c0      	nop			@ (mov r8, r8)
 8006556:	46bd      	mov	sp, r7
 8006558:	b002      	add	sp, #8
 800655a:	bd80      	pop	{r7, pc}
 800655c:	08010994 	.word	0x08010994

08006560 <CreateLine>:

void CreateLine(VerboseLevel verboseLevel, char *tag, char *format, ...) {
 8006560:	b40c      	push	{r2, r3}
 8006562:	b5b0      	push	{r4, r5, r7, lr}
 8006564:	4c2b      	ldr	r4, [pc, #172]	@ (8006614 <CreateLine+0xb4>)
 8006566:	44a5      	add	sp, r4
 8006568:	af00      	add	r7, sp, #0
 800656a:	0002      	movs	r2, r0
 800656c:	6039      	str	r1, [r7, #0]
 800656e:	4b2a      	ldr	r3, [pc, #168]	@ (8006618 <CreateLine+0xb8>)
 8006570:	2182      	movs	r1, #130	@ 0x82
 8006572:	00c9      	lsls	r1, r1, #3
 8006574:	185b      	adds	r3, r3, r1
 8006576:	19db      	adds	r3, r3, r7
 8006578:	701a      	strb	r2, [r3, #0]

  if (verboseLevel > CurrentVerboseLevel) {
 800657a:	4b28      	ldr	r3, [pc, #160]	@ (800661c <CreateLine+0xbc>)
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	4a26      	ldr	r2, [pc, #152]	@ (8006618 <CreateLine+0xb8>)
 8006580:	1852      	adds	r2, r2, r1
 8006582:	19d2      	adds	r2, r2, r7
 8006584:	7812      	ldrb	r2, [r2, #0]
 8006586:	429a      	cmp	r2, r3
 8006588:	d83b      	bhi.n	8006602 <CreateLine+0xa2>
    return;
  }
  char textBuffer[TEXTBUFFER_LEN];

  // Format the initial part of the message with the tag and timestamp
  sprintf(textBuffer, "%s ", tag);
 800658a:	683a      	ldr	r2, [r7, #0]
 800658c:	4924      	ldr	r1, [pc, #144]	@ (8006620 <CreateLine+0xc0>)
 800658e:	240c      	movs	r4, #12
 8006590:	193b      	adds	r3, r7, r4
 8006592:	0018      	movs	r0, r3
 8006594:	f007 fbc6 	bl	800dd24 <siprintf>

  if (CurrentVerboseLevel > VERBOSE_MINIMAL) {
 8006598:	4b20      	ldr	r3, [pc, #128]	@ (800661c <CreateLine+0xbc>)
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	2b01      	cmp	r3, #1
 800659e:	d909      	bls.n	80065b4 <CreateLine+0x54>
    AddTimestamp(&textBuffer[strlen(textBuffer)]);
 80065a0:	193b      	adds	r3, r7, r4
 80065a2:	0018      	movs	r0, r3
 80065a4:	f7f9 fdb0 	bl	8000108 <strlen>
 80065a8:	0002      	movs	r2, r0
 80065aa:	193b      	adds	r3, r7, r4
 80065ac:	189b      	adds	r3, r3, r2
 80065ae:	0018      	movs	r0, r3
 80065b0:	f7ff ffc4 	bl	800653c <AddTimestamp>
  }
  int lineOffset = strlen(textBuffer);
 80065b4:	240c      	movs	r4, #12
 80065b6:	193b      	adds	r3, r7, r4
 80065b8:	0018      	movs	r0, r3
 80065ba:	f7f9 fda5 	bl	8000108 <strlen>
 80065be:	0003      	movs	r3, r0
 80065c0:	4918      	ldr	r1, [pc, #96]	@ (8006624 <CreateLine+0xc4>)
 80065c2:	187a      	adds	r2, r7, r1
 80065c4:	6013      	str	r3, [r2, #0]

  // Format the rest of the message with the variable arguments
  va_list args;
  va_start(args, format);
 80065c6:	4b18      	ldr	r3, [pc, #96]	@ (8006628 <CreateLine+0xc8>)
 80065c8:	2508      	movs	r5, #8
 80065ca:	195b      	adds	r3, r3, r5
 80065cc:	19db      	adds	r3, r3, r7
 80065ce:	60bb      	str	r3, [r7, #8]
  vsnprintf(&textBuffer[lineOffset], TEXTBUFFER_LEN - lineOffset, format, args);
 80065d0:	193a      	adds	r2, r7, r4
 80065d2:	187b      	adds	r3, r7, r1
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	18d0      	adds	r0, r2, r3
 80065d8:	187b      	adds	r3, r7, r1
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2280      	movs	r2, #128	@ 0x80
 80065de:	00d2      	lsls	r2, r2, #3
 80065e0:	1ad3      	subs	r3, r2, r3
 80065e2:	0019      	movs	r1, r3
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2283      	movs	r2, #131	@ 0x83
 80065e8:	00d2      	lsls	r2, r2, #3
 80065ea:	1952      	adds	r2, r2, r5
 80065ec:	19d2      	adds	r2, r2, r7
 80065ee:	6812      	ldr	r2, [r2, #0]
 80065f0:	f007 fc30 	bl	800de54 <vsniprintf>
  va_end(args);

  // Print the final formatted message
  printf("%s\r\n", textBuffer);
 80065f4:	193a      	adds	r2, r7, r4
 80065f6:	4b0d      	ldr	r3, [pc, #52]	@ (800662c <CreateLine+0xcc>)
 80065f8:	0011      	movs	r1, r2
 80065fa:	0018      	movs	r0, r3
 80065fc:	f007 fb82 	bl	800dd04 <iprintf>
 8006600:	e000      	b.n	8006604 <CreateLine+0xa4>
    return;
 8006602:	46c0      	nop			@ (mov r8, r8)
}
 8006604:	46bd      	mov	sp, r7
 8006606:	2382      	movs	r3, #130	@ 0x82
 8006608:	00db      	lsls	r3, r3, #3
 800660a:	449d      	add	sp, r3
 800660c:	bcb0      	pop	{r4, r5, r7}
 800660e:	bc08      	pop	{r3}
 8006610:	b002      	add	sp, #8
 8006612:	4718      	bx	r3
 8006614:	fffffbf0 	.word	0xfffffbf0
 8006618:	fffffbf7 	.word	0xfffffbf7
 800661c:	20000030 	.word	0x20000030
 8006620:	080109a0 	.word	0x080109a0
 8006624:	0000040c 	.word	0x0000040c
 8006628:	0000041c 	.word	0x0000041c
 800662c:	080109a4 	.word	0x080109a4

08006630 <_write>:

int _write(int fd, const void *buf, size_t count) {
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, buf, count, 100);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	b29a      	uxth	r2, r3
 8006640:	68b9      	ldr	r1, [r7, #8]
 8006642:	4804      	ldr	r0, [pc, #16]	@ (8006654 <_write+0x24>)
 8006644:	2364      	movs	r3, #100	@ 0x64
 8006646:	f005 f9bf 	bl	800b9c8 <HAL_UART_Transmit>
  return count;
 800664a:	687b      	ldr	r3, [r7, #4]
}
 800664c:	0018      	movs	r0, r3
 800664e:	46bd      	mov	sp, r7
 8006650:	b004      	add	sp, #16
 8006652:	bd80      	pop	{r7, pc}
 8006654:	200011a4 	.word	0x200011a4

08006658 <SetVerboseLevel>:

void SetVerboseLevel(VerboseLevel level) { CurrentVerboseLevel = level; }
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	0002      	movs	r2, r0
 8006660:	1dfb      	adds	r3, r7, #7
 8006662:	701a      	strb	r2, [r3, #0]
 8006664:	4b03      	ldr	r3, [pc, #12]	@ (8006674 <SetVerboseLevel+0x1c>)
 8006666:	1dfa      	adds	r2, r7, #7
 8006668:	7812      	ldrb	r2, [r2, #0]
 800666a:	701a      	strb	r2, [r3, #0]
 800666c:	46c0      	nop			@ (mov r8, r8)
 800666e:	46bd      	mov	sp, r7
 8006670:	b002      	add	sp, #8
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20000030 	.word	0x20000030

08006678 <GetCurrentHalTicks>:

uint32_t GetCurrentHalTicks(void) {
 8006678:	b580      	push	{r7, lr}
 800667a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800667c:	f000 fb8e 	bl	8006d9c <HAL_GetTick>
 8006680:	0003      	movs	r3, r0
}
 8006682:	0018      	movs	r0, r3
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <BinaryReleaseInfo>:

void BinaryReleaseInfo() {
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af02      	add	r7, sp, #8
  Info("=-=-=-=-=-=WOTS Gadget started.=-=-=-=-=-=");
 800668e:	4a0f      	ldr	r2, [pc, #60]	@ (80066cc <BinaryReleaseInfo+0x44>)
 8006690:	4b0f      	ldr	r3, [pc, #60]	@ (80066d0 <BinaryReleaseInfo+0x48>)
 8006692:	0019      	movs	r1, r3
 8006694:	2002      	movs	r0, #2
 8006696:	f7ff ff63 	bl	8006560 <CreateLine>
  Info("Build on: %s at %s", __DATE__, __TIME__);
 800669a:	480e      	ldr	r0, [pc, #56]	@ (80066d4 <BinaryReleaseInfo+0x4c>)
 800669c:	4a0e      	ldr	r2, [pc, #56]	@ (80066d8 <BinaryReleaseInfo+0x50>)
 800669e:	490c      	ldr	r1, [pc, #48]	@ (80066d0 <BinaryReleaseInfo+0x48>)
 80066a0:	4b0e      	ldr	r3, [pc, #56]	@ (80066dc <BinaryReleaseInfo+0x54>)
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	0003      	movs	r3, r0
 80066a6:	2002      	movs	r0, #2
 80066a8:	f7ff ff5a 	bl	8006560 <CreateLine>
  // Format: YY'w'WWv
  Info("Git: 24w28a");
 80066ac:	4a0c      	ldr	r2, [pc, #48]	@ (80066e0 <BinaryReleaseInfo+0x58>)
 80066ae:	4b08      	ldr	r3, [pc, #32]	@ (80066d0 <BinaryReleaseInfo+0x48>)
 80066b0:	0019      	movs	r1, r3
 80066b2:	2002      	movs	r0, #2
 80066b4:	f7ff ff54 	bl	8006560 <CreateLine>
  Info("Software version: %s", SRC_VERSION);
 80066b8:	4b0a      	ldr	r3, [pc, #40]	@ (80066e4 <BinaryReleaseInfo+0x5c>)
 80066ba:	4a0b      	ldr	r2, [pc, #44]	@ (80066e8 <BinaryReleaseInfo+0x60>)
 80066bc:	4904      	ldr	r1, [pc, #16]	@ (80066d0 <BinaryReleaseInfo+0x48>)
 80066be:	2002      	movs	r0, #2
 80066c0:	f7ff ff4e 	bl	8006560 <CreateLine>
}
 80066c4:	46c0      	nop			@ (mov r8, r8)
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	46c0      	nop			@ (mov r8, r8)
 80066cc:	080109ac 	.word	0x080109ac
 80066d0:	080109d8 	.word	0x080109d8
 80066d4:	080109dc 	.word	0x080109dc
 80066d8:	080109e8 	.word	0x080109e8
 80066dc:	080109fc 	.word	0x080109fc
 80066e0:	08010a08 	.word	0x08010a08
 80066e4:	08010a14 	.word	0x08010a14
 80066e8:	08010a1c 	.word	0x08010a1c

080066ec <ReadRegister>:
static bool MeasurementDone = false;

//static uint32_t SensorNextRunTime = HIDS_SENSOR_WAIT_TIME_HIGH;
//static uint32_t SensorWaitTime_ms = HIDS_SENSOR_WAIT_TIME_HIGH;

static void ReadRegister(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 80066ec:	b590      	push	{r4, r7, lr}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6039      	str	r1, [r7, #0]
 80066f4:	0011      	movs	r1, r2
 80066f6:	1dfb      	adds	r3, r7, #7
 80066f8:	1c02      	adds	r2, r0, #0
 80066fa:	701a      	strb	r2, [r3, #0]
 80066fc:	1dbb      	adds	r3, r7, #6
 80066fe:	1c0a      	adds	r2, r1, #0
 8006700:	701a      	strb	r2, [r3, #0]
	if (ReadFunction != NULL) {
 8006702:	4b08      	ldr	r3, [pc, #32]	@ (8006724 <ReadRegister+0x38>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d008      	beq.n	800671c <ReadRegister+0x30>
		ReadFunction(address, buffer, nrBytes);
 800670a:	4b06      	ldr	r3, [pc, #24]	@ (8006724 <ReadRegister+0x38>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	1dba      	adds	r2, r7, #6
 8006710:	7814      	ldrb	r4, [r2, #0]
 8006712:	6839      	ldr	r1, [r7, #0]
 8006714:	1dfa      	adds	r2, r7, #7
 8006716:	7810      	ldrb	r0, [r2, #0]
 8006718:	0022      	movs	r2, r4
 800671a:	4798      	blx	r3
	}
}
 800671c:	46c0      	nop			@ (mov r8, r8)
 800671e:	46bd      	mov	sp, r7
 8006720:	b003      	add	sp, #12
 8006722:	bd90      	pop	{r4, r7, pc}
 8006724:	20001698 	.word	0x20001698

08006728 <WriteRegister>:

static void WriteRegister(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 8006728:	b590      	push	{r4, r7, lr}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6039      	str	r1, [r7, #0]
 8006730:	0011      	movs	r1, r2
 8006732:	1dfb      	adds	r3, r7, #7
 8006734:	1c02      	adds	r2, r0, #0
 8006736:	701a      	strb	r2, [r3, #0]
 8006738:	1dbb      	adds	r3, r7, #6
 800673a:	1c0a      	adds	r2, r1, #0
 800673c:	701a      	strb	r2, [r3, #0]
  if (WriteFunction != NULL) {
 800673e:	4b08      	ldr	r3, [pc, #32]	@ (8006760 <WriteRegister+0x38>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d008      	beq.n	8006758 <WriteRegister+0x30>
    WriteFunction(address, buffer, nrBytes);
 8006746:	4b06      	ldr	r3, [pc, #24]	@ (8006760 <WriteRegister+0x38>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	1dba      	adds	r2, r7, #6
 800674c:	7814      	ldrb	r4, [r2, #0]
 800674e:	6839      	ldr	r1, [r7, #0]
 8006750:	1dfa      	adds	r2, r7, #7
 8006752:	7810      	ldrb	r0, [r2, #0]
 8006754:	0022      	movs	r2, r4
 8006756:	4798      	blx	r3
  }
}
 8006758:	46c0      	nop			@ (mov r8, r8)
 800675a:	46bd      	mov	sp, r7
 800675c:	b003      	add	sp, #12
 800675e:	bd90      	pop	{r4, r7, pc}
 8006760:	2000169c 	.word	0x2000169c

08006764 <CalculateCRC>:

static uint8_t CalculateCRC(uint8_t* data, uint8_t length) {
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	000a      	movs	r2, r1
 800676e:	1cfb      	adds	r3, r7, #3
 8006770:	701a      	strb	r2, [r3, #0]
  uint8_t crc = HIDS_CRC_INIT_VALUE;
 8006772:	230f      	movs	r3, #15
 8006774:	18fb      	adds	r3, r7, r3
 8006776:	22ff      	movs	r2, #255	@ 0xff
 8006778:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < length; i++) {
 800677a:	230e      	movs	r3, #14
 800677c:	18fb      	adds	r3, r7, r3
 800677e:	2200      	movs	r2, #0
 8006780:	701a      	strb	r2, [r3, #0]
 8006782:	e037      	b.n	80067f4 <CalculateCRC+0x90>
    // XOR byte into least significant byte of crc
    crc ^= data[i];
 8006784:	230e      	movs	r3, #14
 8006786:	18fb      	adds	r3, r7, r3
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	18d3      	adds	r3, r2, r3
 800678e:	7819      	ldrb	r1, [r3, #0]
 8006790:	220f      	movs	r2, #15
 8006792:	18bb      	adds	r3, r7, r2
 8006794:	18ba      	adds	r2, r7, r2
 8006796:	7812      	ldrb	r2, [r2, #0]
 8006798:	404a      	eors	r2, r1
 800679a:	701a      	strb	r2, [r3, #0]

    for (uint8_t j = 0; j < 8; j++) {
 800679c:	230d      	movs	r3, #13
 800679e:	18fb      	adds	r3, r7, r3
 80067a0:	2200      	movs	r2, #0
 80067a2:	701a      	strb	r2, [r3, #0]
 80067a4:	e01b      	b.n	80067de <CalculateCRC+0x7a>
      // If the leftmost (most significant) bit is set
      if (crc & HIDS_CRC_MSB_MASK) {
 80067a6:	210f      	movs	r1, #15
 80067a8:	187b      	adds	r3, r7, r1
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	b25b      	sxtb	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	da09      	bge.n	80067c6 <CalculateCRC+0x62>
        // Shift left and XOR with polynomial
        crc = (crc << 1) ^ HIDS_CRC_POLYNOMIAL;
 80067b2:	187b      	adds	r3, r7, r1
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	005b      	lsls	r3, r3, #1
 80067b8:	b25b      	sxtb	r3, r3
 80067ba:	2231      	movs	r2, #49	@ 0x31
 80067bc:	4053      	eors	r3, r2
 80067be:	b25a      	sxtb	r2, r3
 80067c0:	187b      	adds	r3, r7, r1
 80067c2:	701a      	strb	r2, [r3, #0]
 80067c4:	e005      	b.n	80067d2 <CalculateCRC+0x6e>
      } else {
          crc <<= 1;
 80067c6:	230f      	movs	r3, #15
 80067c8:	18fa      	adds	r2, r7, r3
 80067ca:	18fb      	adds	r3, r7, r3
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	18db      	adds	r3, r3, r3
 80067d0:	7013      	strb	r3, [r2, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80067d2:	210d      	movs	r1, #13
 80067d4:	187b      	adds	r3, r7, r1
 80067d6:	781a      	ldrb	r2, [r3, #0]
 80067d8:	187b      	adds	r3, r7, r1
 80067da:	3201      	adds	r2, #1
 80067dc:	701a      	strb	r2, [r3, #0]
 80067de:	230d      	movs	r3, #13
 80067e0:	18fb      	adds	r3, r7, r3
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	2b07      	cmp	r3, #7
 80067e6:	d9de      	bls.n	80067a6 <CalculateCRC+0x42>
  for (uint8_t i = 0; i < length; i++) {
 80067e8:	210e      	movs	r1, #14
 80067ea:	187b      	adds	r3, r7, r1
 80067ec:	781a      	ldrb	r2, [r3, #0]
 80067ee:	187b      	adds	r3, r7, r1
 80067f0:	3201      	adds	r2, #1
 80067f2:	701a      	strb	r2, [r3, #0]
 80067f4:	230e      	movs	r3, #14
 80067f6:	18fa      	adds	r2, r7, r3
 80067f8:	1cfb      	adds	r3, r7, #3
 80067fa:	7812      	ldrb	r2, [r2, #0]
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d3c0      	bcc.n	8006784 <CalculateCRC+0x20>
      }
    }
  }

//  Debug("CRC calculated value: 0x%X", crc);
  return crc;
 8006802:	230f      	movs	r3, #15
 8006804:	18fb      	adds	r3, r7, r3
 8006806:	781b      	ldrb	r3, [r3, #0]
}
 8006808:	0018      	movs	r0, r3
 800680a:	46bd      	mov	sp, r7
 800680c:	b004      	add	sp, #16
 800680e:	bd80      	pop	{r7, pc}

08006810 <HIDS_Init>:
  uint8_t heaterReg = HeaterMode;
  WriteRegister(HIDS_I2C_ADDRESS, &heaterReg, 1);
  Info("Started the heater in mode: %d", heaterReg);
}

void HIDS_Init(I2CReadCb readFunction, I2CWriteCB writeFunction) {
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
	ReadFunction = readFunction;
 800681a:	4b0a      	ldr	r3, [pc, #40]	@ (8006844 <HIDS_Init+0x34>)
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	601a      	str	r2, [r3, #0]
	WriteFunction = writeFunction;
 8006820:	4b09      	ldr	r3, [pc, #36]	@ (8006848 <HIDS_Init+0x38>)
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	601a      	str	r2, [r3, #0]
	HIDS_SetMeasurementMode(MeasureMode);
 8006826:	4b09      	ldr	r3, [pc, #36]	@ (800684c <HIDS_Init+0x3c>)
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	0018      	movs	r0, r3
 800682c:	f000 f8d0 	bl	80069d0 <HIDS_SetMeasurementMode>
	HIDS_SetHeaterMode(HeaterMode);
 8006830:	4b07      	ldr	r3, [pc, #28]	@ (8006850 <HIDS_Init+0x40>)
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	0018      	movs	r0, r3
 8006836:	f000 f82b 	bl	8006890 <HIDS_SetHeaterMode>
//	HIDS_EnableHeater();
	// TODO: Enable heater after measurement is done and humidity is above a certain percentage, use formula.
}
 800683a:	46c0      	nop			@ (mov r8, r8)
 800683c:	46bd      	mov	sp, r7
 800683e:	b002      	add	sp, #8
 8006840:	bd80      	pop	{r7, pc}
 8006842:	46c0      	nop			@ (mov r8, r8)
 8006844:	20001698 	.word	0x20001698
 8006848:	2000169c 	.word	0x2000169c
 800684c:	20000032 	.word	0x20000032
 8006850:	20000031 	.word	0x20000031

08006854 <HIDS_StartMeasurement>:

void HIDS_StartMeasurement(void) {
 8006854:	b580      	push	{r7, lr}
 8006856:	af00      	add	r7, sp, #0
  HIDS_NextRunTime = GetCurrentHalTicks() + HIDS_Interval_ms;
 8006858:	f7ff ff0e 	bl	8006678 <GetCurrentHalTicks>
 800685c:	0002      	movs	r2, r0
 800685e:	4b08      	ldr	r3, [pc, #32]	@ (8006880 <HIDS_StartMeasurement+0x2c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	18d2      	adds	r2, r2, r3
 8006864:	4b07      	ldr	r3, [pc, #28]	@ (8006884 <HIDS_StartMeasurement+0x30>)
 8006866:	601a      	str	r2, [r3, #0]
  WriteRegister(HIDS_I2C_ADDRESS, &MeasureMode, 1);
 8006868:	4b07      	ldr	r3, [pc, #28]	@ (8006888 <HIDS_StartMeasurement+0x34>)
 800686a:	2201      	movs	r2, #1
 800686c:	0019      	movs	r1, r3
 800686e:	2044      	movs	r0, #68	@ 0x44
 8006870:	f7ff ff5a 	bl	8006728 <WriteRegister>
  MeasurementDone = false;
 8006874:	4b05      	ldr	r3, [pc, #20]	@ (800688c <HIDS_StartMeasurement+0x38>)
 8006876:	2200      	movs	r2, #0
 8006878:	701a      	strb	r2, [r3, #0]
}
 800687a:	46c0      	nop			@ (mov r8, r8)
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	20000038 	.word	0x20000038
 8006884:	20000034 	.word	0x20000034
 8006888:	20000032 	.word	0x20000032
 800688c:	200016ae 	.word	0x200016ae

08006890 <HIDS_SetHeaterMode>:

void HIDS_SetMeasurementDuration(uint32_t duration) {
  HIDS_MeasurementDuration = duration;
}

void HIDS_SetHeaterMode(HIDSHeaterModes modeHeater) {
 8006890:	b580      	push	{r7, lr}
 8006892:	b082      	sub	sp, #8
 8006894:	af00      	add	r7, sp, #0
 8006896:	0002      	movs	r2, r0
 8006898:	1dfb      	adds	r3, r7, #7
 800689a:	701a      	strb	r2, [r3, #0]
  HeaterMode = modeHeater;
 800689c:	4b03      	ldr	r3, [pc, #12]	@ (80068ac <HIDS_SetHeaterMode+0x1c>)
 800689e:	1dfa      	adds	r2, r7, #7
 80068a0:	7812      	ldrb	r2, [r2, #0]
 80068a2:	701a      	strb	r2, [r3, #0]
}
 80068a4:	46c0      	nop			@ (mov r8, r8)
 80068a6:	46bd      	mov	sp, r7
 80068a8:	b002      	add	sp, #8
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	20000031 	.word	0x20000031

080068b0 <CheckCRC>:

static bool CheckCRC(uint8_t* data) {
 80068b0:	b590      	push	{r4, r7, lr}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  // Data format: 2 bytes for data, followed by an 8-bit CRC

	// Check CRC for the first segment
	uint8_t crcData1[2] = {data[0], data[1]};
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	781a      	ldrb	r2, [r3, #0]
 80068bc:	210c      	movs	r1, #12
 80068be:	187b      	adds	r3, r7, r1
 80068c0:	701a      	strb	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	785a      	ldrb	r2, [r3, #1]
 80068c6:	187b      	adds	r3, r7, r1
 80068c8:	705a      	strb	r2, [r3, #1]
	uint8_t crc1 = data[2];
 80068ca:	240f      	movs	r4, #15
 80068cc:	193b      	adds	r3, r7, r4
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	7892      	ldrb	r2, [r2, #2]
 80068d2:	701a      	strb	r2, [r3, #0]
	if (CalculateCRC(crcData1, 2) != crc1) {
 80068d4:	187b      	adds	r3, r7, r1
 80068d6:	2102      	movs	r1, #2
 80068d8:	0018      	movs	r0, r3
 80068da:	f7ff ff43 	bl	8006764 <CalculateCRC>
 80068de:	0003      	movs	r3, r0
 80068e0:	001a      	movs	r2, r3
 80068e2:	193b      	adds	r3, r7, r4
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d007      	beq.n	80068fa <CheckCRC+0x4a>
		Error("CRC check failed for the first segment.");
 80068ea:	4a17      	ldr	r2, [pc, #92]	@ (8006948 <CheckCRC+0x98>)
 80068ec:	4b17      	ldr	r3, [pc, #92]	@ (800694c <CheckCRC+0x9c>)
 80068ee:	0019      	movs	r1, r3
 80068f0:	2001      	movs	r0, #1
 80068f2:	f7ff fe35 	bl	8006560 <CreateLine>
		return false;
 80068f6:	2300      	movs	r3, #0
 80068f8:	e021      	b.n	800693e <CheckCRC+0x8e>
	}

	// Check CRC for the second segment
	uint8_t crcData2[2] = {data[3], data[4]};
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	78da      	ldrb	r2, [r3, #3]
 80068fe:	2108      	movs	r1, #8
 8006900:	187b      	adds	r3, r7, r1
 8006902:	701a      	strb	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	791a      	ldrb	r2, [r3, #4]
 8006908:	187b      	adds	r3, r7, r1
 800690a:	705a      	strb	r2, [r3, #1]
	uint8_t crc2 = data[5];
 800690c:	240e      	movs	r4, #14
 800690e:	193b      	adds	r3, r7, r4
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	7952      	ldrb	r2, [r2, #5]
 8006914:	701a      	strb	r2, [r3, #0]
	if (CalculateCRC(crcData2, 2) != crc2) {
 8006916:	187b      	adds	r3, r7, r1
 8006918:	2102      	movs	r1, #2
 800691a:	0018      	movs	r0, r3
 800691c:	f7ff ff22 	bl	8006764 <CalculateCRC>
 8006920:	0003      	movs	r3, r0
 8006922:	001a      	movs	r2, r3
 8006924:	193b      	adds	r3, r7, r4
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	4293      	cmp	r3, r2
 800692a:	d007      	beq.n	800693c <CheckCRC+0x8c>
		Error("CRC check failed for the second segment.");
 800692c:	4a08      	ldr	r2, [pc, #32]	@ (8006950 <CheckCRC+0xa0>)
 800692e:	4b07      	ldr	r3, [pc, #28]	@ (800694c <CheckCRC+0x9c>)
 8006930:	0019      	movs	r1, r3
 8006932:	2001      	movs	r0, #1
 8006934:	f7ff fe14 	bl	8006560 <CreateLine>
		return false;
 8006938:	2300      	movs	r3, #0
 800693a:	e000      	b.n	800693e <CheckCRC+0x8e>
	}
	return true;
 800693c:	2301      	movs	r3, #1
}
 800693e:	0018      	movs	r0, r3
 8006940:	46bd      	mov	sp, r7
 8006942:	b005      	add	sp, #20
 8006944:	bd90      	pop	{r4, r7, pc}
 8006946:	46c0      	nop			@ (mov r8, r8)
 8006948:	08010a58 	.word	0x08010a58
 800694c:	08010a80 	.word	0x08010a80
 8006950:	08010a84 	.word	0x08010a84

08006954 <HIDS_DeviceConnected>:

bool HIDS_DeviceConnected(void) {
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af02      	add	r7, sp, #8
	uint8_t serialReg = HIDS_SERIAL_NUMBER_REG;
 800695a:	1dbb      	adds	r3, r7, #6
 800695c:	2289      	movs	r2, #137	@ 0x89
 800695e:	701a      	strb	r2, [r3, #0]
	WriteRegister(HIDS_I2C_ADDRESS, &serialReg, 1);
 8006960:	1dbb      	adds	r3, r7, #6
 8006962:	2201      	movs	r2, #1
 8006964:	0019      	movs	r1, r3
 8006966:	2044      	movs	r0, #68	@ 0x44
 8006968:	f7ff fede 	bl	8006728 <WriteRegister>
	HAL_Delay(30);
 800696c:	201e      	movs	r0, #30
 800696e:	f000 fa1f 	bl	8006db0 <HAL_Delay>
	ReadRegister(HIDS_I2C_ADDRESS, SerialBuffer, HIDS_SERIAL_BUFFER_LENGTH);
 8006972:	4b14      	ldr	r3, [pc, #80]	@ (80069c4 <HIDS_DeviceConnected+0x70>)
 8006974:	2206      	movs	r2, #6
 8006976:	0019      	movs	r1, r3
 8006978:	2044      	movs	r0, #68	@ 0x44
 800697a:	f7ff feb7 	bl	80066ec <ReadRegister>

	for (uint8_t i = 0; i < HIDS_SERIAL_BUFFER_LENGTH; i++) {
 800697e:	1dfb      	adds	r3, r7, #7
 8006980:	2200      	movs	r2, #0
 8006982:	701a      	strb	r2, [r3, #0]
 8006984:	e011      	b.n	80069aa <HIDS_DeviceConnected+0x56>
		Info("HIDS_Device serial ID[%d]: 0x%X", i, SerialBuffer[i]);
 8006986:	1dfb      	adds	r3, r7, #7
 8006988:	7818      	ldrb	r0, [r3, #0]
 800698a:	1dfb      	adds	r3, r7, #7
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	4a0d      	ldr	r2, [pc, #52]	@ (80069c4 <HIDS_DeviceConnected+0x70>)
 8006990:	5cd3      	ldrb	r3, [r2, r3]
 8006992:	4a0d      	ldr	r2, [pc, #52]	@ (80069c8 <HIDS_DeviceConnected+0x74>)
 8006994:	490d      	ldr	r1, [pc, #52]	@ (80069cc <HIDS_DeviceConnected+0x78>)
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	0003      	movs	r3, r0
 800699a:	2002      	movs	r0, #2
 800699c:	f7ff fde0 	bl	8006560 <CreateLine>
	for (uint8_t i = 0; i < HIDS_SERIAL_BUFFER_LENGTH; i++) {
 80069a0:	1dfb      	adds	r3, r7, #7
 80069a2:	781a      	ldrb	r2, [r3, #0]
 80069a4:	1dfb      	adds	r3, r7, #7
 80069a6:	3201      	adds	r2, #1
 80069a8:	701a      	strb	r2, [r3, #0]
 80069aa:	1dfb      	adds	r3, r7, #7
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	2b05      	cmp	r3, #5
 80069b0:	d9e9      	bls.n	8006986 <HIDS_DeviceConnected+0x32>
	}
	return CheckCRC(SerialBuffer);
 80069b2:	4b04      	ldr	r3, [pc, #16]	@ (80069c4 <HIDS_DeviceConnected+0x70>)
 80069b4:	0018      	movs	r0, r3
 80069b6:	f7ff ff7b 	bl	80068b0 <CheckCRC>
 80069ba:	0003      	movs	r3, r0
}
 80069bc:	0018      	movs	r0, r3
 80069be:	46bd      	mov	sp, r7
 80069c0:	b002      	add	sp, #8
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	200016a0 	.word	0x200016a0
 80069c8:	08010ab0 	.word	0x08010ab0
 80069cc:	08010a54 	.word	0x08010a54

080069d0 <HIDS_SetMeasurementMode>:

void HIDS_SetMeasurementMode(HIDSMeasureModes modeMeasure) {
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b082      	sub	sp, #8
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	0002      	movs	r2, r0
 80069d8:	1dfb      	adds	r3, r7, #7
 80069da:	701a      	strb	r2, [r3, #0]
	MeasureMode = modeMeasure;
 80069dc:	4b03      	ldr	r3, [pc, #12]	@ (80069ec <HIDS_SetMeasurementMode+0x1c>)
 80069de:	1dfa      	adds	r2, r7, #7
 80069e0:	7812      	ldrb	r2, [r2, #0]
 80069e2:	701a      	strb	r2, [r3, #0]
}
 80069e4:	46c0      	nop			@ (mov r8, r8)
 80069e6:	46bd      	mov	sp, r7
 80069e8:	b002      	add	sp, #8
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	20000032 	.word	0x20000032

080069f0 <HIDS_MeasurementReady>:

bool HIDS_MeasurementReady(void) {
 80069f0:	b580      	push	{r7, lr}
 80069f2:	af00      	add	r7, sp, #0
  return TimestampIsReached(HIDS_NextRunTime);
 80069f4:	4b04      	ldr	r3, [pc, #16]	@ (8006a08 <HIDS_MeasurementReady+0x18>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	0018      	movs	r0, r3
 80069fa:	f7ff fd5b 	bl	80064b4 <TimestampIsReached>
 80069fe:	0003      	movs	r3, r0
}
 8006a00:	0018      	movs	r0, r3
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	46c0      	nop			@ (mov r8, r8)
 8006a08:	20000034 	.word	0x20000034

08006a0c <HIDS_GetMeasurementValues>:
void HIDS_SoftReset(void){
  uint8_t resetReg = HIDS_SOFT_RESET_REG;
  WriteRegister(HIDS_I2C_ADDRESS, &resetReg, 1);
}

bool HIDS_GetMeasurementValues(float* humidity, float* temperature) {
 8006a0c:	b590      	push	{r4, r7, lr}
 8006a0e:	b08d      	sub	sp, #52	@ 0x34
 8006a10:	af02      	add	r7, sp, #8
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  // TODO: Store last measurement humidity for sgp40 measurement.
  if(MeasurementDone) return true;
 8006a16:	4b87      	ldr	r3, [pc, #540]	@ (8006c34 <HIDS_GetMeasurementValues+0x228>)
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <HIDS_GetMeasurementValues+0x16>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e103      	b.n	8006c2a <HIDS_GetMeasurementValues+0x21e>
  if(!HIDS_MeasurementReady()) return false;
 8006a22:	f7ff ffe5 	bl	80069f0 <HIDS_MeasurementReady>
 8006a26:	0003      	movs	r3, r0
 8006a28:	001a      	movs	r2, r3
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	4053      	eors	r3, r2
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d001      	beq.n	8006a38 <HIDS_GetMeasurementValues+0x2c>
 8006a34:	2300      	movs	r3, #0
 8006a36:	e0f8      	b.n	8006c2a <HIDS_GetMeasurementValues+0x21e>
  uint32_t amountOfMeasurements = HIDS_MeasurementDuration / HIDS_Interval_ms;
 8006a38:	4b7f      	ldr	r3, [pc, #508]	@ (8006c38 <HIDS_GetMeasurementValues+0x22c>)
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	4b7f      	ldr	r3, [pc, #508]	@ (8006c3c <HIDS_GetMeasurementValues+0x230>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	0019      	movs	r1, r3
 8006a42:	0010      	movs	r0, r2
 8006a44:	f7f9 fb7c 	bl	8000140 <__udivsi3>
 8006a48:	0003      	movs	r3, r0
 8006a4a:	617b      	str	r3, [r7, #20]
  float currentTemperature;
  float currentHumidity;
  static float temperatures[HIDS_MAX_MEASUREMENTS];
  static float humidities[HIDS_MAX_MEASUREMENTS];

  Debug("HT measurements: %d out of %d completed.", measurements + 1, amountOfMeasurements);
 8006a4c:	4b7c      	ldr	r3, [pc, #496]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	1c58      	adds	r0, r3, #1
 8006a52:	4a7c      	ldr	r2, [pc, #496]	@ (8006c44 <HIDS_GetMeasurementValues+0x238>)
 8006a54:	497c      	ldr	r1, [pc, #496]	@ (8006c48 <HIDS_GetMeasurementValues+0x23c>)
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	0003      	movs	r3, r0
 8006a5c:	2003      	movs	r0, #3
 8006a5e:	f7ff fd7f 	bl	8006560 <CreateLine>
  ReadRegister(HIDS_I2C_ADDRESS, MeasureBuffer, HIDS_MEASURE_BUFFER_LENGTH);
 8006a62:	4b7a      	ldr	r3, [pc, #488]	@ (8006c4c <HIDS_GetMeasurementValues+0x240>)
 8006a64:	2206      	movs	r2, #6
 8006a66:	0019      	movs	r1, r3
 8006a68:	2044      	movs	r0, #68	@ 0x44
 8006a6a:	f7ff fe3f 	bl	80066ec <ReadRegister>
	if(!CheckCRC(MeasureBuffer)) {
 8006a6e:	4b77      	ldr	r3, [pc, #476]	@ (8006c4c <HIDS_GetMeasurementValues+0x240>)
 8006a70:	0018      	movs	r0, r3
 8006a72:	f7ff ff1d 	bl	80068b0 <CheckCRC>
 8006a76:	0003      	movs	r3, r0
 8006a78:	001a      	movs	r2, r3
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	4053      	eors	r3, r2
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d02a      	beq.n	8006ada <HIDS_GetMeasurementValues+0xce>
		Error("HIDS measurements CRC check failed.");
 8006a84:	4a72      	ldr	r2, [pc, #456]	@ (8006c50 <HIDS_GetMeasurementValues+0x244>)
 8006a86:	4b73      	ldr	r3, [pc, #460]	@ (8006c54 <HIDS_GetMeasurementValues+0x248>)
 8006a88:	0019      	movs	r1, r3
 8006a8a:	2001      	movs	r0, #1
 8006a8c:	f7ff fd68 	bl	8006560 <CreateLine>
		Info("Measure buffer structure:");
 8006a90:	4a71      	ldr	r2, [pc, #452]	@ (8006c58 <HIDS_GetMeasurementValues+0x24c>)
 8006a92:	4b72      	ldr	r3, [pc, #456]	@ (8006c5c <HIDS_GetMeasurementValues+0x250>)
 8006a94:	0019      	movs	r1, r3
 8006a96:	2002      	movs	r0, #2
 8006a98:	f7ff fd62 	bl	8006560 <CreateLine>
		for(uint8_t i = 0; i < HIDS_MEASURE_BUFFER_LENGTH; i++) {
 8006a9c:	2327      	movs	r3, #39	@ 0x27
 8006a9e:	18fb      	adds	r3, r7, r3
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	701a      	strb	r2, [r3, #0]
 8006aa4:	e012      	b.n	8006acc <HIDS_GetMeasurementValues+0xc0>
			Debug("HIDS_Measurement buffer[%d]: %d", i, MeasureBuffer[i]);
 8006aa6:	2427      	movs	r4, #39	@ 0x27
 8006aa8:	193b      	adds	r3, r7, r4
 8006aaa:	7818      	ldrb	r0, [r3, #0]
 8006aac:	193b      	adds	r3, r7, r4
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	4a66      	ldr	r2, [pc, #408]	@ (8006c4c <HIDS_GetMeasurementValues+0x240>)
 8006ab2:	5cd3      	ldrb	r3, [r2, r3]
 8006ab4:	4a6a      	ldr	r2, [pc, #424]	@ (8006c60 <HIDS_GetMeasurementValues+0x254>)
 8006ab6:	4964      	ldr	r1, [pc, #400]	@ (8006c48 <HIDS_GetMeasurementValues+0x23c>)
 8006ab8:	9300      	str	r3, [sp, #0]
 8006aba:	0003      	movs	r3, r0
 8006abc:	2003      	movs	r0, #3
 8006abe:	f7ff fd4f 	bl	8006560 <CreateLine>
		for(uint8_t i = 0; i < HIDS_MEASURE_BUFFER_LENGTH; i++) {
 8006ac2:	193b      	adds	r3, r7, r4
 8006ac4:	781a      	ldrb	r2, [r3, #0]
 8006ac6:	193b      	adds	r3, r7, r4
 8006ac8:	3201      	adds	r2, #1
 8006aca:	701a      	strb	r2, [r3, #0]
 8006acc:	2327      	movs	r3, #39	@ 0x27
 8006ace:	18fb      	adds	r3, r7, r3
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	2b05      	cmp	r3, #5
 8006ad4:	d9e7      	bls.n	8006aa6 <HIDS_GetMeasurementValues+0x9a>
		}
		return false;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	e0a7      	b.n	8006c2a <HIDS_GetMeasurementValues+0x21e>

  // Humidity formula in percentage:
  //  RH = ((-6 + 125 * SRH) / (2^16 - 1))
  // Temperature formula in degrees Celsius:
  //  T = ((-45 + (175 * ST) / (2^16 - 1)))
	currentTemperature = (((175 * (MeasureBuffer[0] << 8) | MeasureBuffer[1])) / HIDS_POW_2_16_MINUS_1);
 8006ada:	4b5c      	ldr	r3, [pc, #368]	@ (8006c4c <HIDS_GetMeasurementValues+0x240>)
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	021b      	lsls	r3, r3, #8
 8006ae0:	22af      	movs	r2, #175	@ 0xaf
 8006ae2:	4353      	muls	r3, r2
 8006ae4:	4a59      	ldr	r2, [pc, #356]	@ (8006c4c <HIDS_GetMeasurementValues+0x240>)
 8006ae6:	7852      	ldrb	r2, [r2, #1]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	0018      	movs	r0, r3
 8006aec:	f7fc fbb0 	bl	8003250 <__aeabi_i2d>
 8006af0:	2200      	movs	r2, #0
 8006af2:	4b5c      	ldr	r3, [pc, #368]	@ (8006c64 <HIDS_GetMeasurementValues+0x258>)
 8006af4:	f7fb f8a6 	bl	8001c44 <__aeabi_ddiv>
 8006af8:	0002      	movs	r2, r0
 8006afa:	000b      	movs	r3, r1
 8006afc:	0010      	movs	r0, r2
 8006afe:	0019      	movs	r1, r3
 8006b00:	f7fc fbf8 	bl	80032f4 <__aeabi_d2f>
 8006b04:	1c03      	adds	r3, r0, #0
 8006b06:	613b      	str	r3, [r7, #16]
	currentTemperature += -45;
 8006b08:	4957      	ldr	r1, [pc, #348]	@ (8006c68 <HIDS_GetMeasurementValues+0x25c>)
 8006b0a:	6938      	ldr	r0, [r7, #16]
 8006b0c:	f7fa face 	bl	80010ac <__aeabi_fsub>
 8006b10:	1c03      	adds	r3, r0, #0
 8006b12:	613b      	str	r3, [r7, #16]
	currentHumidity = ((125 * ((MeasureBuffer[3] << 8) | MeasureBuffer[4]) / HIDS_POW_2_16_MINUS_1));
 8006b14:	4b4d      	ldr	r3, [pc, #308]	@ (8006c4c <HIDS_GetMeasurementValues+0x240>)
 8006b16:	78db      	ldrb	r3, [r3, #3]
 8006b18:	021b      	lsls	r3, r3, #8
 8006b1a:	4a4c      	ldr	r2, [pc, #304]	@ (8006c4c <HIDS_GetMeasurementValues+0x240>)
 8006b1c:	7912      	ldrb	r2, [r2, #4]
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	0013      	movs	r3, r2
 8006b22:	015b      	lsls	r3, r3, #5
 8006b24:	1a9b      	subs	r3, r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	189b      	adds	r3, r3, r2
 8006b2a:	0018      	movs	r0, r3
 8006b2c:	f7fc fb90 	bl	8003250 <__aeabi_i2d>
 8006b30:	2200      	movs	r2, #0
 8006b32:	4b4c      	ldr	r3, [pc, #304]	@ (8006c64 <HIDS_GetMeasurementValues+0x258>)
 8006b34:	f7fb f886 	bl	8001c44 <__aeabi_ddiv>
 8006b38:	0002      	movs	r2, r0
 8006b3a:	000b      	movs	r3, r1
 8006b3c:	0010      	movs	r0, r2
 8006b3e:	0019      	movs	r1, r3
 8006b40:	f7fc fbd8 	bl	80032f4 <__aeabi_d2f>
 8006b44:	1c03      	adds	r3, r0, #0
 8006b46:	60fb      	str	r3, [r7, #12]
	currentHumidity += -6;
 8006b48:	4948      	ldr	r1, [pc, #288]	@ (8006c6c <HIDS_GetMeasurementValues+0x260>)
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f7fa faae 	bl	80010ac <__aeabi_fsub>
 8006b50:	1c03      	adds	r3, r0, #0
 8006b52:	60fb      	str	r3, [r7, #12]

	if(measurements < amountOfMeasurements) {
 8006b54:	4b3a      	ldr	r3, [pc, #232]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d910      	bls.n	8006b80 <HIDS_GetMeasurementValues+0x174>
	  temperatures[measurements] = currentTemperature;
 8006b5e:	4b38      	ldr	r3, [pc, #224]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	4b43      	ldr	r3, [pc, #268]	@ (8006c70 <HIDS_GetMeasurementValues+0x264>)
 8006b64:	0092      	lsls	r2, r2, #2
 8006b66:	6939      	ldr	r1, [r7, #16]
 8006b68:	50d1      	str	r1, [r2, r3]
	  humidities[measurements] = currentHumidity;
 8006b6a:	4b35      	ldr	r3, [pc, #212]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	4b41      	ldr	r3, [pc, #260]	@ (8006c74 <HIDS_GetMeasurementValues+0x268>)
 8006b70:	0092      	lsls	r2, r2, #2
 8006b72:	68f9      	ldr	r1, [r7, #12]
 8006b74:	50d1      	str	r1, [r2, r3]
	  measurements++;
 8006b76:	4b32      	ldr	r3, [pc, #200]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	4b30      	ldr	r3, [pc, #192]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006b7e:	601a      	str	r2, [r3, #0]
	}

	if (measurements >= amountOfMeasurements) {
 8006b80:	4b2f      	ldr	r3, [pc, #188]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	697a      	ldr	r2, [r7, #20]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d84c      	bhi.n	8006c24 <HIDS_GetMeasurementValues+0x218>
	  // Measurements done, calculating average and returning it.
    float sumTemperature = 0.0;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	623b      	str	r3, [r7, #32]
    float sumHumidity = 0.0;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < measurements; i++) {
 8006b92:	2300      	movs	r3, #0
 8006b94:	61bb      	str	r3, [r7, #24]
 8006b96:	e016      	b.n	8006bc6 <HIDS_GetMeasurementValues+0x1ba>
        sumTemperature += temperatures[i];
 8006b98:	4b35      	ldr	r3, [pc, #212]	@ (8006c70 <HIDS_GetMeasurementValues+0x264>)
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	0092      	lsls	r2, r2, #2
 8006b9e:	58d3      	ldr	r3, [r2, r3]
 8006ba0:	1c19      	adds	r1, r3, #0
 8006ba2:	6a38      	ldr	r0, [r7, #32]
 8006ba4:	f7f9 fdd4 	bl	8000750 <__aeabi_fadd>
 8006ba8:	1c03      	adds	r3, r0, #0
 8006baa:	623b      	str	r3, [r7, #32]
        sumHumidity += humidities[i];
 8006bac:	4b31      	ldr	r3, [pc, #196]	@ (8006c74 <HIDS_GetMeasurementValues+0x268>)
 8006bae:	69ba      	ldr	r2, [r7, #24]
 8006bb0:	0092      	lsls	r2, r2, #2
 8006bb2:	58d3      	ldr	r3, [r2, r3]
 8006bb4:	1c19      	adds	r1, r3, #0
 8006bb6:	69f8      	ldr	r0, [r7, #28]
 8006bb8:	f7f9 fdca 	bl	8000750 <__aeabi_fadd>
 8006bbc:	1c03      	adds	r3, r0, #0
 8006bbe:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < measurements; i++) {
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	61bb      	str	r3, [r7, #24]
 8006bc6:	4b1e      	ldr	r3, [pc, #120]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	69ba      	ldr	r2, [r7, #24]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d3e3      	bcc.n	8006b98 <HIDS_GetMeasurementValues+0x18c>
    }

    *temperature = sumTemperature / measurements;
 8006bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	0018      	movs	r0, r3
 8006bd6:	f7fa fc8f 	bl	80014f8 <__aeabi_ui2f>
 8006bda:	1c03      	adds	r3, r0, #0
 8006bdc:	1c19      	adds	r1, r3, #0
 8006bde:	6a38      	ldr	r0, [r7, #32]
 8006be0:	f7f9 ff40 	bl	8000a64 <__aeabi_fdiv>
 8006be4:	1c03      	adds	r3, r0, #0
 8006be6:	1c1a      	adds	r2, r3, #0
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	601a      	str	r2, [r3, #0]
    *humidity = sumHumidity / measurements;
 8006bec:	4b14      	ldr	r3, [pc, #80]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	0018      	movs	r0, r3
 8006bf2:	f7fa fc81 	bl	80014f8 <__aeabi_ui2f>
 8006bf6:	1c03      	adds	r3, r0, #0
 8006bf8:	1c19      	adds	r1, r3, #0
 8006bfa:	69f8      	ldr	r0, [r7, #28]
 8006bfc:	f7f9 ff32 	bl	8000a64 <__aeabi_fdiv>
 8006c00:	1c03      	adds	r3, r0, #0
 8006c02:	1c1a      	adds	r2, r3, #0
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	601a      	str	r2, [r3, #0]

    measurements = 0;
 8006c08:	4b0d      	ldr	r3, [pc, #52]	@ (8006c40 <HIDS_GetMeasurementValues+0x234>)
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	601a      	str	r2, [r3, #0]
    MeasurementDone = true;
 8006c0e:	4b09      	ldr	r3, [pc, #36]	@ (8006c34 <HIDS_GetMeasurementValues+0x228>)
 8006c10:	2201      	movs	r2, #1
 8006c12:	701a      	strb	r2, [r3, #0]
    Debug("HIDS measurement is done.");
 8006c14:	4a18      	ldr	r2, [pc, #96]	@ (8006c78 <HIDS_GetMeasurementValues+0x26c>)
 8006c16:	4b0c      	ldr	r3, [pc, #48]	@ (8006c48 <HIDS_GetMeasurementValues+0x23c>)
 8006c18:	0019      	movs	r1, r3
 8006c1a:	2003      	movs	r0, #3
 8006c1c:	f7ff fca0 	bl	8006560 <CreateLine>
    return true;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e002      	b.n	8006c2a <HIDS_GetMeasurementValues+0x21e>
	}
	// Starting another measurement, still not done with all measurements.
	HIDS_StartMeasurement();
 8006c24:	f7ff fe16 	bl	8006854 <HIDS_StartMeasurement>
	return false;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	0018      	movs	r0, r3
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	b00b      	add	sp, #44	@ 0x2c
 8006c30:	bd90      	pop	{r4, r7, pc}
 8006c32:	46c0      	nop			@ (mov r8, r8)
 8006c34:	200016ae 	.word	0x200016ae
 8006c38:	2000003c 	.word	0x2000003c
 8006c3c:	20000038 	.word	0x20000038
 8006c40:	200016b0 	.word	0x200016b0
 8006c44:	08010ad0 	.word	0x08010ad0
 8006c48:	08010afc 	.word	0x08010afc
 8006c4c:	200016a8 	.word	0x200016a8
 8006c50:	08010b00 	.word	0x08010b00
 8006c54:	08010a80 	.word	0x08010a80
 8006c58:	08010b24 	.word	0x08010b24
 8006c5c:	08010a54 	.word	0x08010a54
 8006c60:	08010b40 	.word	0x08010b40
 8006c64:	40efffe0 	.word	0x40efffe0
 8006c68:	42340000 	.word	0x42340000
 8006c6c:	40c00000 	.word	0x40c00000
 8006c70:	200016b4 	.word	0x200016b4
 8006c74:	20001ab4 	.word	0x20001ab4
 8006c78:	08010b60 	.word	0x08010b60

08006c7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8006c7c:	480d      	ldr	r0, [pc, #52]	@ (8006cb4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8006c7e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006c80:	f7ff f8e8 	bl	8005e54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006c84:	480c      	ldr	r0, [pc, #48]	@ (8006cb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8006c86:	490d      	ldr	r1, [pc, #52]	@ (8006cbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8006c88:	4a0d      	ldr	r2, [pc, #52]	@ (8006cc0 <LoopForever+0xe>)
  movs r3, #0
 8006c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006c8c:	e002      	b.n	8006c94 <LoopCopyDataInit>

08006c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006c92:	3304      	adds	r3, #4

08006c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c98:	d3f9      	bcc.n	8006c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8006cc8 <LoopForever+0x16>)
  movs r3, #0
 8006c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006ca0:	e001      	b.n	8006ca6 <LoopFillZerobss>

08006ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ca4:	3204      	adds	r2, #4

08006ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006ca8:	d3fb      	bcc.n	8006ca2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006caa:	f007 f969 	bl	800df80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006cae:	f7fd fa3b 	bl	8004128 <main>

08006cb2 <LoopForever>:

LoopForever:
    b LoopForever
 8006cb2:	e7fe      	b.n	8006cb2 <LoopForever>
   ldr   r0, =_estack
 8006cb4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8006cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006cbc:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8006cc0:	08011058 	.word	0x08011058
  ldr r2, =_sbss
 8006cc4:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8006cc8:	20002004 	.word	0x20002004

08006ccc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006ccc:	e7fe      	b.n	8006ccc <ADC1_COMP_IRQHandler>
	...

08006cd0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006cd6:	1dfb      	adds	r3, r7, #7
 8006cd8:	2200      	movs	r2, #0
 8006cda:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8006cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8006d0c <HAL_Init+0x3c>)
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8006d0c <HAL_Init+0x3c>)
 8006ce2:	2140      	movs	r1, #64	@ 0x40
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006ce8:	2003      	movs	r0, #3
 8006cea:	f000 f811 	bl	8006d10 <HAL_InitTick>
 8006cee:	1e03      	subs	r3, r0, #0
 8006cf0:	d003      	beq.n	8006cfa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8006cf2:	1dfb      	adds	r3, r7, #7
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	701a      	strb	r2, [r3, #0]
 8006cf8:	e001      	b.n	8006cfe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006cfa:	f7fe ff8d 	bl	8005c18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006cfe:	1dfb      	adds	r3, r7, #7
 8006d00:	781b      	ldrb	r3, [r3, #0]
}
 8006d02:	0018      	movs	r0, r3
 8006d04:	46bd      	mov	sp, r7
 8006d06:	b002      	add	sp, #8
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	46c0      	nop			@ (mov r8, r8)
 8006d0c:	40022000 	.word	0x40022000

08006d10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006d10:	b590      	push	{r4, r7, lr}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006d18:	4b14      	ldr	r3, [pc, #80]	@ (8006d6c <HAL_InitTick+0x5c>)
 8006d1a:	681c      	ldr	r4, [r3, #0]
 8006d1c:	4b14      	ldr	r3, [pc, #80]	@ (8006d70 <HAL_InitTick+0x60>)
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	0019      	movs	r1, r3
 8006d22:	23fa      	movs	r3, #250	@ 0xfa
 8006d24:	0098      	lsls	r0, r3, #2
 8006d26:	f7f9 fa0b 	bl	8000140 <__udivsi3>
 8006d2a:	0003      	movs	r3, r0
 8006d2c:	0019      	movs	r1, r3
 8006d2e:	0020      	movs	r0, r4
 8006d30:	f7f9 fa06 	bl	8000140 <__udivsi3>
 8006d34:	0003      	movs	r3, r0
 8006d36:	0018      	movs	r0, r3
 8006d38:	f000 f92f 	bl	8006f9a <HAL_SYSTICK_Config>
 8006d3c:	1e03      	subs	r3, r0, #0
 8006d3e:	d001      	beq.n	8006d44 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e00f      	b.n	8006d64 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b03      	cmp	r3, #3
 8006d48:	d80b      	bhi.n	8006d62 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d4a:	6879      	ldr	r1, [r7, #4]
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	425b      	negs	r3, r3
 8006d50:	2200      	movs	r2, #0
 8006d52:	0018      	movs	r0, r3
 8006d54:	f000 f8fc 	bl	8006f50 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006d58:	4b06      	ldr	r3, [pc, #24]	@ (8006d74 <HAL_InitTick+0x64>)
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	e000      	b.n	8006d64 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
}
 8006d64:	0018      	movs	r0, r3
 8006d66:	46bd      	mov	sp, r7
 8006d68:	b003      	add	sp, #12
 8006d6a:	bd90      	pop	{r4, r7, pc}
 8006d6c:	2000002c 	.word	0x2000002c
 8006d70:	20000044 	.word	0x20000044
 8006d74:	20000040 	.word	0x20000040

08006d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006d7c:	4b05      	ldr	r3, [pc, #20]	@ (8006d94 <HAL_IncTick+0x1c>)
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	001a      	movs	r2, r3
 8006d82:	4b05      	ldr	r3, [pc, #20]	@ (8006d98 <HAL_IncTick+0x20>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	18d2      	adds	r2, r2, r3
 8006d88:	4b03      	ldr	r3, [pc, #12]	@ (8006d98 <HAL_IncTick+0x20>)
 8006d8a:	601a      	str	r2, [r3, #0]
}
 8006d8c:	46c0      	nop			@ (mov r8, r8)
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	46c0      	nop			@ (mov r8, r8)
 8006d94:	20000044 	.word	0x20000044
 8006d98:	20001eb4 	.word	0x20001eb4

08006d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8006da0:	4b02      	ldr	r3, [pc, #8]	@ (8006dac <HAL_GetTick+0x10>)
 8006da2:	681b      	ldr	r3, [r3, #0]
}
 8006da4:	0018      	movs	r0, r3
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	46c0      	nop			@ (mov r8, r8)
 8006dac:	20001eb4 	.word	0x20001eb4

08006db0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006db8:	f7ff fff0 	bl	8006d9c <HAL_GetTick>
 8006dbc:	0003      	movs	r3, r0
 8006dbe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	d005      	beq.n	8006dd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006dca:	4b0a      	ldr	r3, [pc, #40]	@ (8006df4 <HAL_Delay+0x44>)
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	001a      	movs	r2, r3
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	189b      	adds	r3, r3, r2
 8006dd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006dd6:	46c0      	nop			@ (mov r8, r8)
 8006dd8:	f7ff ffe0 	bl	8006d9c <HAL_GetTick>
 8006ddc:	0002      	movs	r2, r0
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	68fa      	ldr	r2, [r7, #12]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d8f7      	bhi.n	8006dd8 <HAL_Delay+0x28>
  {
  }
}
 8006de8:	46c0      	nop			@ (mov r8, r8)
 8006dea:	46c0      	nop			@ (mov r8, r8)
 8006dec:	46bd      	mov	sp, r7
 8006dee:	b004      	add	sp, #16
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	46c0      	nop			@ (mov r8, r8)
 8006df4:	20000044 	.word	0x20000044

08006df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	0002      	movs	r2, r0
 8006e00:	1dfb      	adds	r3, r7, #7
 8006e02:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006e04:	1dfb      	adds	r3, r7, #7
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e0a:	d809      	bhi.n	8006e20 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e0c:	1dfb      	adds	r3, r7, #7
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	001a      	movs	r2, r3
 8006e12:	231f      	movs	r3, #31
 8006e14:	401a      	ands	r2, r3
 8006e16:	4b04      	ldr	r3, [pc, #16]	@ (8006e28 <__NVIC_EnableIRQ+0x30>)
 8006e18:	2101      	movs	r1, #1
 8006e1a:	4091      	lsls	r1, r2
 8006e1c:	000a      	movs	r2, r1
 8006e1e:	601a      	str	r2, [r3, #0]
  }
}
 8006e20:	46c0      	nop			@ (mov r8, r8)
 8006e22:	46bd      	mov	sp, r7
 8006e24:	b002      	add	sp, #8
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	e000e100 	.word	0xe000e100

08006e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e2c:	b590      	push	{r4, r7, lr}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	0002      	movs	r2, r0
 8006e34:	6039      	str	r1, [r7, #0]
 8006e36:	1dfb      	adds	r3, r7, #7
 8006e38:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006e3a:	1dfb      	adds	r3, r7, #7
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e40:	d828      	bhi.n	8006e94 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e42:	4a2f      	ldr	r2, [pc, #188]	@ (8006f00 <__NVIC_SetPriority+0xd4>)
 8006e44:	1dfb      	adds	r3, r7, #7
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	b25b      	sxtb	r3, r3
 8006e4a:	089b      	lsrs	r3, r3, #2
 8006e4c:	33c0      	adds	r3, #192	@ 0xc0
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	589b      	ldr	r3, [r3, r2]
 8006e52:	1dfa      	adds	r2, r7, #7
 8006e54:	7812      	ldrb	r2, [r2, #0]
 8006e56:	0011      	movs	r1, r2
 8006e58:	2203      	movs	r2, #3
 8006e5a:	400a      	ands	r2, r1
 8006e5c:	00d2      	lsls	r2, r2, #3
 8006e5e:	21ff      	movs	r1, #255	@ 0xff
 8006e60:	4091      	lsls	r1, r2
 8006e62:	000a      	movs	r2, r1
 8006e64:	43d2      	mvns	r2, r2
 8006e66:	401a      	ands	r2, r3
 8006e68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	019b      	lsls	r3, r3, #6
 8006e6e:	22ff      	movs	r2, #255	@ 0xff
 8006e70:	401a      	ands	r2, r3
 8006e72:	1dfb      	adds	r3, r7, #7
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	0018      	movs	r0, r3
 8006e78:	2303      	movs	r3, #3
 8006e7a:	4003      	ands	r3, r0
 8006e7c:	00db      	lsls	r3, r3, #3
 8006e7e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e80:	481f      	ldr	r0, [pc, #124]	@ (8006f00 <__NVIC_SetPriority+0xd4>)
 8006e82:	1dfb      	adds	r3, r7, #7
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	b25b      	sxtb	r3, r3
 8006e88:	089b      	lsrs	r3, r3, #2
 8006e8a:	430a      	orrs	r2, r1
 8006e8c:	33c0      	adds	r3, #192	@ 0xc0
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8006e92:	e031      	b.n	8006ef8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e94:	4a1b      	ldr	r2, [pc, #108]	@ (8006f04 <__NVIC_SetPriority+0xd8>)
 8006e96:	1dfb      	adds	r3, r7, #7
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	0019      	movs	r1, r3
 8006e9c:	230f      	movs	r3, #15
 8006e9e:	400b      	ands	r3, r1
 8006ea0:	3b08      	subs	r3, #8
 8006ea2:	089b      	lsrs	r3, r3, #2
 8006ea4:	3306      	adds	r3, #6
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	18d3      	adds	r3, r2, r3
 8006eaa:	3304      	adds	r3, #4
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	1dfa      	adds	r2, r7, #7
 8006eb0:	7812      	ldrb	r2, [r2, #0]
 8006eb2:	0011      	movs	r1, r2
 8006eb4:	2203      	movs	r2, #3
 8006eb6:	400a      	ands	r2, r1
 8006eb8:	00d2      	lsls	r2, r2, #3
 8006eba:	21ff      	movs	r1, #255	@ 0xff
 8006ebc:	4091      	lsls	r1, r2
 8006ebe:	000a      	movs	r2, r1
 8006ec0:	43d2      	mvns	r2, r2
 8006ec2:	401a      	ands	r2, r3
 8006ec4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	019b      	lsls	r3, r3, #6
 8006eca:	22ff      	movs	r2, #255	@ 0xff
 8006ecc:	401a      	ands	r2, r3
 8006ece:	1dfb      	adds	r3, r7, #7
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	0018      	movs	r0, r3
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	4003      	ands	r3, r0
 8006ed8:	00db      	lsls	r3, r3, #3
 8006eda:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006edc:	4809      	ldr	r0, [pc, #36]	@ (8006f04 <__NVIC_SetPriority+0xd8>)
 8006ede:	1dfb      	adds	r3, r7, #7
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	001c      	movs	r4, r3
 8006ee4:	230f      	movs	r3, #15
 8006ee6:	4023      	ands	r3, r4
 8006ee8:	3b08      	subs	r3, #8
 8006eea:	089b      	lsrs	r3, r3, #2
 8006eec:	430a      	orrs	r2, r1
 8006eee:	3306      	adds	r3, #6
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	18c3      	adds	r3, r0, r3
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	601a      	str	r2, [r3, #0]
}
 8006ef8:	46c0      	nop			@ (mov r8, r8)
 8006efa:	46bd      	mov	sp, r7
 8006efc:	b003      	add	sp, #12
 8006efe:	bd90      	pop	{r4, r7, pc}
 8006f00:	e000e100 	.word	0xe000e100
 8006f04:	e000ed00 	.word	0xe000ed00

08006f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	1e5a      	subs	r2, r3, #1
 8006f14:	2380      	movs	r3, #128	@ 0x80
 8006f16:	045b      	lsls	r3, r3, #17
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d301      	bcc.n	8006f20 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e010      	b.n	8006f42 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f20:	4b0a      	ldr	r3, [pc, #40]	@ (8006f4c <SysTick_Config+0x44>)
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	3a01      	subs	r2, #1
 8006f26:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f28:	2301      	movs	r3, #1
 8006f2a:	425b      	negs	r3, r3
 8006f2c:	2103      	movs	r1, #3
 8006f2e:	0018      	movs	r0, r3
 8006f30:	f7ff ff7c 	bl	8006e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f34:	4b05      	ldr	r3, [pc, #20]	@ (8006f4c <SysTick_Config+0x44>)
 8006f36:	2200      	movs	r2, #0
 8006f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f3a:	4b04      	ldr	r3, [pc, #16]	@ (8006f4c <SysTick_Config+0x44>)
 8006f3c:	2207      	movs	r2, #7
 8006f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	0018      	movs	r0, r3
 8006f44:	46bd      	mov	sp, r7
 8006f46:	b002      	add	sp, #8
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	46c0      	nop			@ (mov r8, r8)
 8006f4c:	e000e010 	.word	0xe000e010

08006f50 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60b9      	str	r1, [r7, #8]
 8006f58:	607a      	str	r2, [r7, #4]
 8006f5a:	210f      	movs	r1, #15
 8006f5c:	187b      	adds	r3, r7, r1
 8006f5e:	1c02      	adds	r2, r0, #0
 8006f60:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	187b      	adds	r3, r7, r1
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	b25b      	sxtb	r3, r3
 8006f6a:	0011      	movs	r1, r2
 8006f6c:	0018      	movs	r0, r3
 8006f6e:	f7ff ff5d 	bl	8006e2c <__NVIC_SetPriority>
}
 8006f72:	46c0      	nop			@ (mov r8, r8)
 8006f74:	46bd      	mov	sp, r7
 8006f76:	b004      	add	sp, #16
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b082      	sub	sp, #8
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	0002      	movs	r2, r0
 8006f82:	1dfb      	adds	r3, r7, #7
 8006f84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f86:	1dfb      	adds	r3, r7, #7
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	b25b      	sxtb	r3, r3
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	f7ff ff33 	bl	8006df8 <__NVIC_EnableIRQ>
}
 8006f92:	46c0      	nop			@ (mov r8, r8)
 8006f94:	46bd      	mov	sp, r7
 8006f96:	b002      	add	sp, #8
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b082      	sub	sp, #8
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	f7ff ffaf 	bl	8006f08 <SysTick_Config>
 8006faa:	0003      	movs	r3, r0
}
 8006fac:	0018      	movs	r0, r3
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	b002      	add	sp, #8
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b084      	sub	sp, #16
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d101      	bne.n	8006fc6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e061      	b.n	800708a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a32      	ldr	r2, [pc, #200]	@ (8007094 <HAL_DMA_Init+0xe0>)
 8006fcc:	4694      	mov	ip, r2
 8006fce:	4463      	add	r3, ip
 8006fd0:	2114      	movs	r1, #20
 8006fd2:	0018      	movs	r0, r3
 8006fd4:	f7f9 f8b4 	bl	8000140 <__udivsi3>
 8006fd8:	0003      	movs	r3, r0
 8006fda:	009a      	lsls	r2, r3, #2
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a2d      	ldr	r2, [pc, #180]	@ (8007098 <HAL_DMA_Init+0xe4>)
 8006fe4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2225      	movs	r2, #37	@ 0x25
 8006fea:	2102      	movs	r1, #2
 8006fec:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	4a28      	ldr	r2, [pc, #160]	@ (800709c <HAL_DMA_Init+0xe8>)
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007006:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007012:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800701e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	4313      	orrs	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689a      	ldr	r2, [r3, #8]
 8007038:	2380      	movs	r3, #128	@ 0x80
 800703a:	01db      	lsls	r3, r3, #7
 800703c:	429a      	cmp	r2, r3
 800703e:	d018      	beq.n	8007072 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007040:	4b17      	ldr	r3, [pc, #92]	@ (80070a0 <HAL_DMA_Init+0xec>)
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007048:	211c      	movs	r1, #28
 800704a:	400b      	ands	r3, r1
 800704c:	210f      	movs	r1, #15
 800704e:	4099      	lsls	r1, r3
 8007050:	000b      	movs	r3, r1
 8007052:	43d9      	mvns	r1, r3
 8007054:	4b12      	ldr	r3, [pc, #72]	@ (80070a0 <HAL_DMA_Init+0xec>)
 8007056:	400a      	ands	r2, r1
 8007058:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800705a:	4b11      	ldr	r3, [pc, #68]	@ (80070a0 <HAL_DMA_Init+0xec>)
 800705c:	6819      	ldr	r1, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685a      	ldr	r2, [r3, #4]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007066:	201c      	movs	r0, #28
 8007068:	4003      	ands	r3, r0
 800706a:	409a      	lsls	r2, r3
 800706c:	4b0c      	ldr	r3, [pc, #48]	@ (80070a0 <HAL_DMA_Init+0xec>)
 800706e:	430a      	orrs	r2, r1
 8007070:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2225      	movs	r2, #37	@ 0x25
 800707c:	2101      	movs	r1, #1
 800707e:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2224      	movs	r2, #36	@ 0x24
 8007084:	2100      	movs	r1, #0
 8007086:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	0018      	movs	r0, r3
 800708c:	46bd      	mov	sp, r7
 800708e:	b004      	add	sp, #16
 8007090:	bd80      	pop	{r7, pc}
 8007092:	46c0      	nop			@ (mov r8, r8)
 8007094:	bffdfff8 	.word	0xbffdfff8
 8007098:	40020000 	.word	0x40020000
 800709c:	ffff800f 	.word	0xffff800f
 80070a0:	400200a8 	.word	0x400200a8

080070a4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b082      	sub	sp, #8
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d101      	bne.n	80070b6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e04a      	b.n	800714c <HAL_DMA_DeInit+0xa8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2101      	movs	r1, #1
 80070c2:	438a      	bics	r2, r1
 80070c4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a22      	ldr	r2, [pc, #136]	@ (8007154 <HAL_DMA_DeInit+0xb0>)
 80070cc:	4694      	mov	ip, r2
 80070ce:	4463      	add	r3, ip
 80070d0:	2114      	movs	r1, #20
 80070d2:	0018      	movs	r0, r3
 80070d4:	f7f9 f834 	bl	8000140 <__udivsi3>
 80070d8:	0003      	movs	r3, r0
 80070da:	009a      	lsls	r2, r3, #2
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a1d      	ldr	r2, [pc, #116]	@ (8007158 <HAL_DMA_DeInit+0xb4>)
 80070e4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2200      	movs	r2, #0
 80070ec:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070f2:	221c      	movs	r2, #28
 80070f4:	401a      	ands	r2, r3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070fa:	2101      	movs	r1, #1
 80070fc:	4091      	lsls	r1, r2
 80070fe:	000a      	movs	r2, r1
 8007100:	605a      	str	r2, [r3, #4]

  /* Reset DMA channel selection register */
  /* DMA1 */
  DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007102:	4b16      	ldr	r3, [pc, #88]	@ (800715c <HAL_DMA_DeInit+0xb8>)
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800710a:	211c      	movs	r1, #28
 800710c:	400b      	ands	r3, r1
 800710e:	210f      	movs	r1, #15
 8007110:	4099      	lsls	r1, r3
 8007112:	000b      	movs	r3, r1
 8007114:	43d9      	mvns	r1, r3
 8007116:	4b11      	ldr	r3, [pc, #68]	@ (800715c <HAL_DMA_DeInit+0xb8>)
 8007118:	400a      	ands	r2, r1
 800711a:	601a      	str	r2, [r3, #0]

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2225      	movs	r2, #37	@ 0x25
 800713e:	2100      	movs	r1, #0
 8007140:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2224      	movs	r2, #36	@ 0x24
 8007146:	2100      	movs	r1, #0
 8007148:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	0018      	movs	r0, r3
 800714e:	46bd      	mov	sp, r7
 8007150:	b002      	add	sp, #8
 8007152:	bd80      	pop	{r7, pc}
 8007154:	bffdfff8 	.word	0xbffdfff8
 8007158:	40020000 	.word	0x40020000
 800715c:	400200a8 	.word	0x400200a8

08007160 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
 800716c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800716e:	2317      	movs	r3, #23
 8007170:	18fb      	adds	r3, r7, r3
 8007172:	2200      	movs	r2, #0
 8007174:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2224      	movs	r2, #36	@ 0x24
 800717a:	5c9b      	ldrb	r3, [r3, r2]
 800717c:	2b01      	cmp	r3, #1
 800717e:	d101      	bne.n	8007184 <HAL_DMA_Start_IT+0x24>
 8007180:	2302      	movs	r3, #2
 8007182:	e04f      	b.n	8007224 <HAL_DMA_Start_IT+0xc4>
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2224      	movs	r2, #36	@ 0x24
 8007188:	2101      	movs	r1, #1
 800718a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2225      	movs	r2, #37	@ 0x25
 8007190:	5c9b      	ldrb	r3, [r3, r2]
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b01      	cmp	r3, #1
 8007196:	d13a      	bne.n	800720e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2225      	movs	r2, #37	@ 0x25
 800719c:	2102      	movs	r1, #2
 800719e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2101      	movs	r1, #1
 80071b2:	438a      	bics	r2, r1
 80071b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	68b9      	ldr	r1, [r7, #8]
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f000 f976 	bl	80074ae <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d008      	beq.n	80071dc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	210e      	movs	r1, #14
 80071d6:	430a      	orrs	r2, r1
 80071d8:	601a      	str	r2, [r3, #0]
 80071da:	e00f      	b.n	80071fc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2104      	movs	r1, #4
 80071e8:	438a      	bics	r2, r1
 80071ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	210a      	movs	r1, #10
 80071f8:	430a      	orrs	r2, r1
 80071fa:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2101      	movs	r1, #1
 8007208:	430a      	orrs	r2, r1
 800720a:	601a      	str	r2, [r3, #0]
 800720c:	e007      	b.n	800721e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2224      	movs	r2, #36	@ 0x24
 8007212:	2100      	movs	r1, #0
 8007214:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8007216:	2317      	movs	r3, #23
 8007218:	18fb      	adds	r3, r7, r3
 800721a:	2202      	movs	r2, #2
 800721c:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800721e:	2317      	movs	r3, #23
 8007220:	18fb      	adds	r3, r7, r3
 8007222:	781b      	ldrb	r3, [r3, #0]
}
 8007224:	0018      	movs	r0, r3
 8007226:	46bd      	mov	sp, r7
 8007228:	b006      	add	sp, #24
 800722a:	bd80      	pop	{r7, pc}

0800722c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007234:	230f      	movs	r3, #15
 8007236:	18fb      	adds	r3, r7, r3
 8007238:	2200      	movs	r2, #0
 800723a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2225      	movs	r2, #37	@ 0x25
 8007240:	5c9b      	ldrb	r3, [r3, r2]
 8007242:	b2db      	uxtb	r3, r3
 8007244:	2b02      	cmp	r3, #2
 8007246:	d008      	beq.n	800725a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2204      	movs	r2, #4
 800724c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2224      	movs	r2, #36	@ 0x24
 8007252:	2100      	movs	r1, #0
 8007254:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e024      	b.n	80072a4 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	210e      	movs	r1, #14
 8007266:	438a      	bics	r2, r1
 8007268:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2101      	movs	r1, #1
 8007276:	438a      	bics	r2, r1
 8007278:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800727e:	221c      	movs	r2, #28
 8007280:	401a      	ands	r2, r3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007286:	2101      	movs	r1, #1
 8007288:	4091      	lsls	r1, r2
 800728a:	000a      	movs	r2, r1
 800728c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2225      	movs	r2, #37	@ 0x25
 8007292:	2101      	movs	r1, #1
 8007294:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2224      	movs	r2, #36	@ 0x24
 800729a:	2100      	movs	r1, #0
 800729c:	5499      	strb	r1, [r3, r2]

    return status;
 800729e:	230f      	movs	r3, #15
 80072a0:	18fb      	adds	r3, r7, r3
 80072a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80072a4:	0018      	movs	r0, r3
 80072a6:	46bd      	mov	sp, r7
 80072a8:	b004      	add	sp, #16
 80072aa:	bd80      	pop	{r7, pc}

080072ac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072b4:	210f      	movs	r1, #15
 80072b6:	187b      	adds	r3, r7, r1
 80072b8:	2200      	movs	r2, #0
 80072ba:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2225      	movs	r2, #37	@ 0x25
 80072c0:	5c9b      	ldrb	r3, [r3, r2]
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d006      	beq.n	80072d6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2204      	movs	r2, #4
 80072cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80072ce:	187b      	adds	r3, r7, r1
 80072d0:	2201      	movs	r2, #1
 80072d2:	701a      	strb	r2, [r3, #0]
 80072d4:	e02a      	b.n	800732c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	210e      	movs	r1, #14
 80072e2:	438a      	bics	r2, r1
 80072e4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2101      	movs	r1, #1
 80072f2:	438a      	bics	r2, r1
 80072f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072fa:	221c      	movs	r2, #28
 80072fc:	401a      	ands	r2, r3
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007302:	2101      	movs	r1, #1
 8007304:	4091      	lsls	r1, r2
 8007306:	000a      	movs	r2, r1
 8007308:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2225      	movs	r2, #37	@ 0x25
 800730e:	2101      	movs	r1, #1
 8007310:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2224      	movs	r2, #36	@ 0x24
 8007316:	2100      	movs	r1, #0
 8007318:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800731e:	2b00      	cmp	r3, #0
 8007320:	d004      	beq.n	800732c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	0010      	movs	r0, r2
 800732a:	4798      	blx	r3
    }
  }
  return status;
 800732c:	230f      	movs	r3, #15
 800732e:	18fb      	adds	r3, r7, r3
 8007330:	781b      	ldrb	r3, [r3, #0]
}
 8007332:	0018      	movs	r0, r3
 8007334:	46bd      	mov	sp, r7
 8007336:	b004      	add	sp, #16
 8007338:	bd80      	pop	{r7, pc}

0800733a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b084      	sub	sp, #16
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007356:	221c      	movs	r2, #28
 8007358:	4013      	ands	r3, r2
 800735a:	2204      	movs	r2, #4
 800735c:	409a      	lsls	r2, r3
 800735e:	0013      	movs	r3, r2
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	4013      	ands	r3, r2
 8007364:	d026      	beq.n	80073b4 <HAL_DMA_IRQHandler+0x7a>
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	2204      	movs	r2, #4
 800736a:	4013      	ands	r3, r2
 800736c:	d022      	beq.n	80073b4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2220      	movs	r2, #32
 8007376:	4013      	ands	r3, r2
 8007378:	d107      	bne.n	800738a <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2104      	movs	r1, #4
 8007386:	438a      	bics	r2, r1
 8007388:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800738e:	221c      	movs	r2, #28
 8007390:	401a      	ands	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007396:	2104      	movs	r1, #4
 8007398:	4091      	lsls	r1, r2
 800739a:	000a      	movs	r2, r1
 800739c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d100      	bne.n	80073a8 <HAL_DMA_IRQHandler+0x6e>
 80073a6:	e071      	b.n	800748c <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	0010      	movs	r0, r2
 80073b0:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80073b2:	e06b      	b.n	800748c <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073b8:	221c      	movs	r2, #28
 80073ba:	4013      	ands	r3, r2
 80073bc:	2202      	movs	r2, #2
 80073be:	409a      	lsls	r2, r3
 80073c0:	0013      	movs	r3, r2
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	4013      	ands	r3, r2
 80073c6:	d02d      	beq.n	8007424 <HAL_DMA_IRQHandler+0xea>
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2202      	movs	r2, #2
 80073cc:	4013      	ands	r3, r2
 80073ce:	d029      	beq.n	8007424 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2220      	movs	r2, #32
 80073d8:	4013      	ands	r3, r2
 80073da:	d10b      	bne.n	80073f4 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	210a      	movs	r1, #10
 80073e8:	438a      	bics	r2, r1
 80073ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2225      	movs	r2, #37	@ 0x25
 80073f0:	2101      	movs	r1, #1
 80073f2:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073f8:	221c      	movs	r2, #28
 80073fa:	401a      	ands	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007400:	2102      	movs	r1, #2
 8007402:	4091      	lsls	r1, r2
 8007404:	000a      	movs	r2, r1
 8007406:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2224      	movs	r2, #36	@ 0x24
 800740c:	2100      	movs	r1, #0
 800740e:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007414:	2b00      	cmp	r3, #0
 8007416:	d039      	beq.n	800748c <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	0010      	movs	r0, r2
 8007420:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007422:	e033      	b.n	800748c <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007428:	221c      	movs	r2, #28
 800742a:	4013      	ands	r3, r2
 800742c:	2208      	movs	r2, #8
 800742e:	409a      	lsls	r2, r3
 8007430:	0013      	movs	r3, r2
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	4013      	ands	r3, r2
 8007436:	d02a      	beq.n	800748e <HAL_DMA_IRQHandler+0x154>
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	2208      	movs	r2, #8
 800743c:	4013      	ands	r3, r2
 800743e:	d026      	beq.n	800748e <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	210e      	movs	r1, #14
 800744c:	438a      	bics	r2, r1
 800744e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007454:	221c      	movs	r2, #28
 8007456:	401a      	ands	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800745c:	2101      	movs	r1, #1
 800745e:	4091      	lsls	r1, r2
 8007460:	000a      	movs	r2, r1
 8007462:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2225      	movs	r2, #37	@ 0x25
 800746e:	2101      	movs	r1, #1
 8007470:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2224      	movs	r2, #36	@ 0x24
 8007476:	2100      	movs	r1, #0
 8007478:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800747e:	2b00      	cmp	r3, #0
 8007480:	d005      	beq.n	800748e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	0010      	movs	r0, r2
 800748a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800748c:	46c0      	nop			@ (mov r8, r8)
 800748e:	46c0      	nop			@ (mov r8, r8)
}
 8007490:	46bd      	mov	sp, r7
 8007492:	b004      	add	sp, #16
 8007494:	bd80      	pop	{r7, pc}

08007496 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b082      	sub	sp, #8
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2225      	movs	r2, #37	@ 0x25
 80074a2:	5c9b      	ldrb	r3, [r3, r2]
 80074a4:	b2db      	uxtb	r3, r3
}
 80074a6:	0018      	movs	r0, r3
 80074a8:	46bd      	mov	sp, r7
 80074aa:	b002      	add	sp, #8
 80074ac:	bd80      	pop	{r7, pc}

080074ae <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80074ae:	b580      	push	{r7, lr}
 80074b0:	b084      	sub	sp, #16
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	60f8      	str	r0, [r7, #12]
 80074b6:	60b9      	str	r1, [r7, #8]
 80074b8:	607a      	str	r2, [r7, #4]
 80074ba:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074c0:	221c      	movs	r2, #28
 80074c2:	401a      	ands	r2, r3
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c8:	2101      	movs	r1, #1
 80074ca:	4091      	lsls	r1, r2
 80074cc:	000a      	movs	r2, r1
 80074ce:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	683a      	ldr	r2, [r7, #0]
 80074d6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	2b10      	cmp	r3, #16
 80074de:	d108      	bne.n	80074f2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68ba      	ldr	r2, [r7, #8]
 80074ee:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80074f0:	e007      	b.n	8007502 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	60da      	str	r2, [r3, #12]
}
 8007502:	46c0      	nop			@ (mov r8, r8)
 8007504:	46bd      	mov	sp, r7
 8007506:	b004      	add	sp, #16
 8007508:	bd80      	pop	{r7, pc}
	...

0800750c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b086      	sub	sp, #24
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007516:	2300      	movs	r3, #0
 8007518:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800751a:	2300      	movs	r3, #0
 800751c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800751e:	2300      	movs	r3, #0
 8007520:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8007522:	e155      	b.n	80077d0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	2101      	movs	r1, #1
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	4091      	lsls	r1, r2
 800752e:	000a      	movs	r2, r1
 8007530:	4013      	ands	r3, r2
 8007532:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d100      	bne.n	800753c <HAL_GPIO_Init+0x30>
 800753a:	e146      	b.n	80077ca <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	2203      	movs	r2, #3
 8007542:	4013      	ands	r3, r2
 8007544:	2b01      	cmp	r3, #1
 8007546:	d005      	beq.n	8007554 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	2203      	movs	r2, #3
 800754e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007550:	2b02      	cmp	r3, #2
 8007552:	d130      	bne.n	80075b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	005b      	lsls	r3, r3, #1
 800755e:	2203      	movs	r2, #3
 8007560:	409a      	lsls	r2, r3
 8007562:	0013      	movs	r3, r2
 8007564:	43da      	mvns	r2, r3
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	4013      	ands	r3, r2
 800756a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	68da      	ldr	r2, [r3, #12]
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	005b      	lsls	r3, r3, #1
 8007574:	409a      	lsls	r2, r3
 8007576:	0013      	movs	r3, r2
 8007578:	693a      	ldr	r2, [r7, #16]
 800757a:	4313      	orrs	r3, r2
 800757c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	693a      	ldr	r2, [r7, #16]
 8007582:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800758a:	2201      	movs	r2, #1
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	409a      	lsls	r2, r3
 8007590:	0013      	movs	r3, r2
 8007592:	43da      	mvns	r2, r3
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	4013      	ands	r3, r2
 8007598:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	091b      	lsrs	r3, r3, #4
 80075a0:	2201      	movs	r2, #1
 80075a2:	401a      	ands	r2, r3
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	409a      	lsls	r2, r3
 80075a8:	0013      	movs	r3, r2
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	693a      	ldr	r2, [r7, #16]
 80075b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	2203      	movs	r2, #3
 80075bc:	4013      	ands	r3, r2
 80075be:	2b03      	cmp	r3, #3
 80075c0:	d017      	beq.n	80075f2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	005b      	lsls	r3, r3, #1
 80075cc:	2203      	movs	r2, #3
 80075ce:	409a      	lsls	r2, r3
 80075d0:	0013      	movs	r3, r2
 80075d2:	43da      	mvns	r2, r3
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	4013      	ands	r3, r2
 80075d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	689a      	ldr	r2, [r3, #8]
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	005b      	lsls	r3, r3, #1
 80075e2:	409a      	lsls	r2, r3
 80075e4:	0013      	movs	r3, r2
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	2203      	movs	r2, #3
 80075f8:	4013      	ands	r3, r2
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d123      	bne.n	8007646 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	08da      	lsrs	r2, r3, #3
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	3208      	adds	r2, #8
 8007606:	0092      	lsls	r2, r2, #2
 8007608:	58d3      	ldr	r3, [r2, r3]
 800760a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	2207      	movs	r2, #7
 8007610:	4013      	ands	r3, r2
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	220f      	movs	r2, #15
 8007616:	409a      	lsls	r2, r3
 8007618:	0013      	movs	r3, r2
 800761a:	43da      	mvns	r2, r3
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	4013      	ands	r3, r2
 8007620:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	691a      	ldr	r2, [r3, #16]
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	2107      	movs	r1, #7
 800762a:	400b      	ands	r3, r1
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	409a      	lsls	r2, r3
 8007630:	0013      	movs	r3, r2
 8007632:	693a      	ldr	r2, [r7, #16]
 8007634:	4313      	orrs	r3, r2
 8007636:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	08da      	lsrs	r2, r3, #3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	3208      	adds	r2, #8
 8007640:	0092      	lsls	r2, r2, #2
 8007642:	6939      	ldr	r1, [r7, #16]
 8007644:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	005b      	lsls	r3, r3, #1
 8007650:	2203      	movs	r2, #3
 8007652:	409a      	lsls	r2, r3
 8007654:	0013      	movs	r3, r2
 8007656:	43da      	mvns	r2, r3
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	4013      	ands	r3, r2
 800765c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	2203      	movs	r2, #3
 8007664:	401a      	ands	r2, r3
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	005b      	lsls	r3, r3, #1
 800766a:	409a      	lsls	r2, r3
 800766c:	0013      	movs	r3, r2
 800766e:	693a      	ldr	r2, [r7, #16]
 8007670:	4313      	orrs	r3, r2
 8007672:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	23c0      	movs	r3, #192	@ 0xc0
 8007680:	029b      	lsls	r3, r3, #10
 8007682:	4013      	ands	r3, r2
 8007684:	d100      	bne.n	8007688 <HAL_GPIO_Init+0x17c>
 8007686:	e0a0      	b.n	80077ca <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007688:	4b57      	ldr	r3, [pc, #348]	@ (80077e8 <HAL_GPIO_Init+0x2dc>)
 800768a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800768c:	4b56      	ldr	r3, [pc, #344]	@ (80077e8 <HAL_GPIO_Init+0x2dc>)
 800768e:	2101      	movs	r1, #1
 8007690:	430a      	orrs	r2, r1
 8007692:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8007694:	4a55      	ldr	r2, [pc, #340]	@ (80077ec <HAL_GPIO_Init+0x2e0>)
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	089b      	lsrs	r3, r3, #2
 800769a:	3302      	adds	r3, #2
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	589b      	ldr	r3, [r3, r2]
 80076a0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	2203      	movs	r2, #3
 80076a6:	4013      	ands	r3, r2
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	220f      	movs	r2, #15
 80076ac:	409a      	lsls	r2, r3
 80076ae:	0013      	movs	r3, r2
 80076b0:	43da      	mvns	r2, r3
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	4013      	ands	r3, r2
 80076b6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	23a0      	movs	r3, #160	@ 0xa0
 80076bc:	05db      	lsls	r3, r3, #23
 80076be:	429a      	cmp	r2, r3
 80076c0:	d01f      	beq.n	8007702 <HAL_GPIO_Init+0x1f6>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a4a      	ldr	r2, [pc, #296]	@ (80077f0 <HAL_GPIO_Init+0x2e4>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d019      	beq.n	80076fe <HAL_GPIO_Init+0x1f2>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a49      	ldr	r2, [pc, #292]	@ (80077f4 <HAL_GPIO_Init+0x2e8>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d013      	beq.n	80076fa <HAL_GPIO_Init+0x1ee>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a48      	ldr	r2, [pc, #288]	@ (80077f8 <HAL_GPIO_Init+0x2ec>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d00d      	beq.n	80076f6 <HAL_GPIO_Init+0x1ea>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a47      	ldr	r2, [pc, #284]	@ (80077fc <HAL_GPIO_Init+0x2f0>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d007      	beq.n	80076f2 <HAL_GPIO_Init+0x1e6>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a46      	ldr	r2, [pc, #280]	@ (8007800 <HAL_GPIO_Init+0x2f4>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d101      	bne.n	80076ee <HAL_GPIO_Init+0x1e2>
 80076ea:	2305      	movs	r3, #5
 80076ec:	e00a      	b.n	8007704 <HAL_GPIO_Init+0x1f8>
 80076ee:	2306      	movs	r3, #6
 80076f0:	e008      	b.n	8007704 <HAL_GPIO_Init+0x1f8>
 80076f2:	2304      	movs	r3, #4
 80076f4:	e006      	b.n	8007704 <HAL_GPIO_Init+0x1f8>
 80076f6:	2303      	movs	r3, #3
 80076f8:	e004      	b.n	8007704 <HAL_GPIO_Init+0x1f8>
 80076fa:	2302      	movs	r3, #2
 80076fc:	e002      	b.n	8007704 <HAL_GPIO_Init+0x1f8>
 80076fe:	2301      	movs	r3, #1
 8007700:	e000      	b.n	8007704 <HAL_GPIO_Init+0x1f8>
 8007702:	2300      	movs	r3, #0
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	2103      	movs	r1, #3
 8007708:	400a      	ands	r2, r1
 800770a:	0092      	lsls	r2, r2, #2
 800770c:	4093      	lsls	r3, r2
 800770e:	693a      	ldr	r2, [r7, #16]
 8007710:	4313      	orrs	r3, r2
 8007712:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007714:	4935      	ldr	r1, [pc, #212]	@ (80077ec <HAL_GPIO_Init+0x2e0>)
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	089b      	lsrs	r3, r3, #2
 800771a:	3302      	adds	r3, #2
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	693a      	ldr	r2, [r7, #16]
 8007720:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007722:	4b38      	ldr	r3, [pc, #224]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	43da      	mvns	r2, r3
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	4013      	ands	r3, r2
 8007730:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	685a      	ldr	r2, [r3, #4]
 8007736:	2380      	movs	r3, #128	@ 0x80
 8007738:	035b      	lsls	r3, r3, #13
 800773a:	4013      	ands	r3, r2
 800773c:	d003      	beq.n	8007746 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4313      	orrs	r3, r2
 8007744:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8007746:	4b2f      	ldr	r3, [pc, #188]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 8007748:	693a      	ldr	r2, [r7, #16]
 800774a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800774c:	4b2d      	ldr	r3, [pc, #180]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	43da      	mvns	r2, r3
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	4013      	ands	r3, r2
 800775a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	685a      	ldr	r2, [r3, #4]
 8007760:	2380      	movs	r3, #128	@ 0x80
 8007762:	039b      	lsls	r3, r3, #14
 8007764:	4013      	ands	r3, r2
 8007766:	d003      	beq.n	8007770 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8007768:	693a      	ldr	r2, [r7, #16]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	4313      	orrs	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8007770:	4b24      	ldr	r3, [pc, #144]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8007776:	4b23      	ldr	r3, [pc, #140]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	43da      	mvns	r2, r3
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	4013      	ands	r3, r2
 8007784:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	2380      	movs	r3, #128	@ 0x80
 800778c:	029b      	lsls	r3, r3, #10
 800778e:	4013      	ands	r3, r2
 8007790:	d003      	beq.n	800779a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4313      	orrs	r3, r2
 8007798:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800779a:	4b1a      	ldr	r3, [pc, #104]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 800779c:	693a      	ldr	r2, [r7, #16]
 800779e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80077a0:	4b18      	ldr	r3, [pc, #96]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	43da      	mvns	r2, r3
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	4013      	ands	r3, r2
 80077ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	685a      	ldr	r2, [r3, #4]
 80077b4:	2380      	movs	r3, #128	@ 0x80
 80077b6:	025b      	lsls	r3, r3, #9
 80077b8:	4013      	ands	r3, r2
 80077ba:	d003      	beq.n	80077c4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80077c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007804 <HAL_GPIO_Init+0x2f8>)
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	3301      	adds	r3, #1
 80077ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	40da      	lsrs	r2, r3
 80077d8:	1e13      	subs	r3, r2, #0
 80077da:	d000      	beq.n	80077de <HAL_GPIO_Init+0x2d2>
 80077dc:	e6a2      	b.n	8007524 <HAL_GPIO_Init+0x18>
  }
}
 80077de:	46c0      	nop			@ (mov r8, r8)
 80077e0:	46c0      	nop			@ (mov r8, r8)
 80077e2:	46bd      	mov	sp, r7
 80077e4:	b006      	add	sp, #24
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	40021000 	.word	0x40021000
 80077ec:	40010000 	.word	0x40010000
 80077f0:	50000400 	.word	0x50000400
 80077f4:	50000800 	.word	0x50000800
 80077f8:	50000c00 	.word	0x50000c00
 80077fc:	50001000 	.word	0x50001000
 8007800:	50001c00 	.word	0x50001c00
 8007804:	40010400 	.word	0x40010400

08007808 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007812:	2300      	movs	r3, #0
 8007814:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007816:	2300      	movs	r3, #0
 8007818:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 800781a:	2300      	movs	r3, #0
 800781c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 800781e:	e0bc      	b.n	800799a <HAL_GPIO_DeInit+0x192>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8007820:	2201      	movs	r2, #1
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	409a      	lsls	r2, r3
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	4013      	ands	r3, r2
 800782a:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d100      	bne.n	8007834 <HAL_GPIO_DeInit+0x2c>
 8007832:	e0af      	b.n	8007994 <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8007834:	4a5e      	ldr	r2, [pc, #376]	@ (80079b0 <HAL_GPIO_DeInit+0x1a8>)
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	089b      	lsrs	r3, r3, #2
 800783a:	3302      	adds	r3, #2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	589b      	ldr	r3, [r3, r2]
 8007840:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	2203      	movs	r2, #3
 8007846:	4013      	ands	r3, r2
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	220f      	movs	r2, #15
 800784c:	409a      	lsls	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	4013      	ands	r3, r2
 8007852:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007854:	687a      	ldr	r2, [r7, #4]
 8007856:	23a0      	movs	r3, #160	@ 0xa0
 8007858:	05db      	lsls	r3, r3, #23
 800785a:	429a      	cmp	r2, r3
 800785c:	d01f      	beq.n	800789e <HAL_GPIO_DeInit+0x96>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a54      	ldr	r2, [pc, #336]	@ (80079b4 <HAL_GPIO_DeInit+0x1ac>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d019      	beq.n	800789a <HAL_GPIO_DeInit+0x92>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a53      	ldr	r2, [pc, #332]	@ (80079b8 <HAL_GPIO_DeInit+0x1b0>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d013      	beq.n	8007896 <HAL_GPIO_DeInit+0x8e>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a52      	ldr	r2, [pc, #328]	@ (80079bc <HAL_GPIO_DeInit+0x1b4>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d00d      	beq.n	8007892 <HAL_GPIO_DeInit+0x8a>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a51      	ldr	r2, [pc, #324]	@ (80079c0 <HAL_GPIO_DeInit+0x1b8>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d007      	beq.n	800788e <HAL_GPIO_DeInit+0x86>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a50      	ldr	r2, [pc, #320]	@ (80079c4 <HAL_GPIO_DeInit+0x1bc>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d101      	bne.n	800788a <HAL_GPIO_DeInit+0x82>
 8007886:	2305      	movs	r3, #5
 8007888:	e00a      	b.n	80078a0 <HAL_GPIO_DeInit+0x98>
 800788a:	2306      	movs	r3, #6
 800788c:	e008      	b.n	80078a0 <HAL_GPIO_DeInit+0x98>
 800788e:	2304      	movs	r3, #4
 8007890:	e006      	b.n	80078a0 <HAL_GPIO_DeInit+0x98>
 8007892:	2303      	movs	r3, #3
 8007894:	e004      	b.n	80078a0 <HAL_GPIO_DeInit+0x98>
 8007896:	2302      	movs	r3, #2
 8007898:	e002      	b.n	80078a0 <HAL_GPIO_DeInit+0x98>
 800789a:	2301      	movs	r3, #1
 800789c:	e000      	b.n	80078a0 <HAL_GPIO_DeInit+0x98>
 800789e:	2300      	movs	r3, #0
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	2103      	movs	r1, #3
 80078a4:	400a      	ands	r2, r1
 80078a6:	0092      	lsls	r2, r2, #2
 80078a8:	4093      	lsls	r3, r2
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d132      	bne.n	8007916 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80078b0:	4b45      	ldr	r3, [pc, #276]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	43d9      	mvns	r1, r3
 80078b8:	4b43      	ldr	r3, [pc, #268]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078ba:	400a      	ands	r2, r1
 80078bc:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80078be:	4b42      	ldr	r3, [pc, #264]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078c0:	685a      	ldr	r2, [r3, #4]
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	43d9      	mvns	r1, r3
 80078c6:	4b40      	ldr	r3, [pc, #256]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078c8:	400a      	ands	r2, r1
 80078ca:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80078cc:	4b3e      	ldr	r3, [pc, #248]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078ce:	68da      	ldr	r2, [r3, #12]
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	43d9      	mvns	r1, r3
 80078d4:	4b3c      	ldr	r3, [pc, #240]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078d6:	400a      	ands	r2, r1
 80078d8:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80078da:	4b3b      	ldr	r3, [pc, #236]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	43d9      	mvns	r1, r3
 80078e2:	4b39      	ldr	r3, [pc, #228]	@ (80079c8 <HAL_GPIO_DeInit+0x1c0>)
 80078e4:	400a      	ands	r2, r1
 80078e6:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2203      	movs	r2, #3
 80078ec:	4013      	ands	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	220f      	movs	r2, #15
 80078f2:	409a      	lsls	r2, r3
 80078f4:	0013      	movs	r3, r2
 80078f6:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80078f8:	4a2d      	ldr	r2, [pc, #180]	@ (80079b0 <HAL_GPIO_DeInit+0x1a8>)
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	089b      	lsrs	r3, r3, #2
 80078fe:	3302      	adds	r3, #2
 8007900:	009b      	lsls	r3, r3, #2
 8007902:	589a      	ldr	r2, [r3, r2]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	43d9      	mvns	r1, r3
 8007908:	4829      	ldr	r0, [pc, #164]	@ (80079b0 <HAL_GPIO_DeInit+0x1a8>)
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	089b      	lsrs	r3, r3, #2
 800790e:	400a      	ands	r2, r1
 8007910:	3302      	adds	r3, #2
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	005b      	lsls	r3, r3, #1
 800791e:	2103      	movs	r1, #3
 8007920:	4099      	lsls	r1, r3
 8007922:	000b      	movs	r3, r1
 8007924:	431a      	orrs	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	08da      	lsrs	r2, r3, #3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	3208      	adds	r2, #8
 8007932:	0092      	lsls	r2, r2, #2
 8007934:	58d3      	ldr	r3, [r2, r3]
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	2107      	movs	r1, #7
 800793a:	400a      	ands	r2, r1
 800793c:	0092      	lsls	r2, r2, #2
 800793e:	210f      	movs	r1, #15
 8007940:	4091      	lsls	r1, r2
 8007942:	000a      	movs	r2, r1
 8007944:	43d1      	mvns	r1, r2
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	08d2      	lsrs	r2, r2, #3
 800794a:	4019      	ands	r1, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	3208      	adds	r2, #8
 8007950:	0092      	lsls	r2, r2, #2
 8007952:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	697a      	ldr	r2, [r7, #20]
 800795a:	0052      	lsls	r2, r2, #1
 800795c:	2103      	movs	r1, #3
 800795e:	4091      	lsls	r1, r2
 8007960:	000a      	movs	r2, r1
 8007962:	43d2      	mvns	r2, r2
 8007964:	401a      	ands	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	2101      	movs	r1, #1
 8007970:	697a      	ldr	r2, [r7, #20]
 8007972:	4091      	lsls	r1, r2
 8007974:	000a      	movs	r2, r1
 8007976:	43d2      	mvns	r2, r2
 8007978:	401a      	ands	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	697a      	ldr	r2, [r7, #20]
 8007984:	0052      	lsls	r2, r2, #1
 8007986:	2103      	movs	r1, #3
 8007988:	4091      	lsls	r1, r2
 800798a:	000a      	movs	r2, r1
 800798c:	43d2      	mvns	r2, r2
 800798e:	401a      	ands	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	609a      	str	r2, [r3, #8]
    }
    position++;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	3301      	adds	r3, #1
 8007998:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 800799a:	683a      	ldr	r2, [r7, #0]
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	40da      	lsrs	r2, r3
 80079a0:	1e13      	subs	r3, r2, #0
 80079a2:	d000      	beq.n	80079a6 <HAL_GPIO_DeInit+0x19e>
 80079a4:	e73c      	b.n	8007820 <HAL_GPIO_DeInit+0x18>
  }
}
 80079a6:	46c0      	nop			@ (mov r8, r8)
 80079a8:	46c0      	nop			@ (mov r8, r8)
 80079aa:	46bd      	mov	sp, r7
 80079ac:	b006      	add	sp, #24
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	40010000 	.word	0x40010000
 80079b4:	50000400 	.word	0x50000400
 80079b8:	50000800 	.word	0x50000800
 80079bc:	50000c00 	.word	0x50000c00
 80079c0:	50001000 	.word	0x50001000
 80079c4:	50001c00 	.word	0x50001c00
 80079c8:	40010400 	.word	0x40010400

080079cc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	0008      	movs	r0, r1
 80079d6:	0011      	movs	r1, r2
 80079d8:	1cbb      	adds	r3, r7, #2
 80079da:	1c02      	adds	r2, r0, #0
 80079dc:	801a      	strh	r2, [r3, #0]
 80079de:	1c7b      	adds	r3, r7, #1
 80079e0:	1c0a      	adds	r2, r1, #0
 80079e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80079e4:	1c7b      	adds	r3, r7, #1
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d004      	beq.n	80079f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80079ec:	1cbb      	adds	r3, r7, #2
 80079ee:	881a      	ldrh	r2, [r3, #0]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80079f4:	e003      	b.n	80079fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80079f6:	1cbb      	adds	r3, r7, #2
 80079f8:	881a      	ldrh	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80079fe:	46c0      	nop			@ (mov r8, r8)
 8007a00:	46bd      	mov	sp, r7
 8007a02:	b002      	add	sp, #8
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b084      	sub	sp, #16
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
 8007a0e:	000a      	movs	r2, r1
 8007a10:	1cbb      	adds	r3, r7, #2
 8007a12:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	695b      	ldr	r3, [r3, #20]
 8007a18:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007a1a:	1cbb      	adds	r3, r7, #2
 8007a1c:	881b      	ldrh	r3, [r3, #0]
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	4013      	ands	r3, r2
 8007a22:	041a      	lsls	r2, r3, #16
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	43db      	mvns	r3, r3
 8007a28:	1cb9      	adds	r1, r7, #2
 8007a2a:	8809      	ldrh	r1, [r1, #0]
 8007a2c:	400b      	ands	r3, r1
 8007a2e:	431a      	orrs	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	619a      	str	r2, [r3, #24]
}
 8007a34:	46c0      	nop			@ (mov r8, r8)
 8007a36:	46bd      	mov	sp, r7
 8007a38:	b004      	add	sp, #16
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e082      	b.n	8007b54 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2241      	movs	r2, #65	@ 0x41
 8007a52:	5c9b      	ldrb	r3, [r3, r2]
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d107      	bne.n	8007a6a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2240      	movs	r2, #64	@ 0x40
 8007a5e:	2100      	movs	r1, #0
 8007a60:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	0018      	movs	r0, r3
 8007a66:	f7fc f9c1 	bl	8003dec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2241      	movs	r2, #65	@ 0x41
 8007a6e:	2124      	movs	r1, #36	@ 0x24
 8007a70:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2101      	movs	r1, #1
 8007a7e:	438a      	bics	r2, r1
 8007a80:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4934      	ldr	r1, [pc, #208]	@ (8007b5c <HAL_I2C_Init+0x120>)
 8007a8c:	400a      	ands	r2, r1
 8007a8e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	689a      	ldr	r2, [r3, #8]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4931      	ldr	r1, [pc, #196]	@ (8007b60 <HAL_I2C_Init+0x124>)
 8007a9c:	400a      	ands	r2, r1
 8007a9e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d108      	bne.n	8007aba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	689a      	ldr	r2, [r3, #8]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2180      	movs	r1, #128	@ 0x80
 8007ab2:	0209      	lsls	r1, r1, #8
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	609a      	str	r2, [r3, #8]
 8007ab8:	e007      	b.n	8007aca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	689a      	ldr	r2, [r3, #8]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2184      	movs	r1, #132	@ 0x84
 8007ac4:	0209      	lsls	r1, r1, #8
 8007ac6:	430a      	orrs	r2, r1
 8007ac8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d104      	bne.n	8007adc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2280      	movs	r2, #128	@ 0x80
 8007ad8:	0112      	lsls	r2, r2, #4
 8007ada:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	685a      	ldr	r2, [r3, #4]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	491f      	ldr	r1, [pc, #124]	@ (8007b64 <HAL_I2C_Init+0x128>)
 8007ae8:	430a      	orrs	r2, r1
 8007aea:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68da      	ldr	r2, [r3, #12]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	491a      	ldr	r1, [pc, #104]	@ (8007b60 <HAL_I2C_Init+0x124>)
 8007af8:	400a      	ands	r2, r1
 8007afa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	691a      	ldr	r2, [r3, #16]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	431a      	orrs	r2, r3
 8007b06:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	699b      	ldr	r3, [r3, #24]
 8007b0c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	430a      	orrs	r2, r1
 8007b14:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	69d9      	ldr	r1, [r3, #28]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1a      	ldr	r2, [r3, #32]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	430a      	orrs	r2, r1
 8007b24:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	2101      	movs	r1, #1
 8007b32:	430a      	orrs	r2, r1
 8007b34:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2241      	movs	r2, #65	@ 0x41
 8007b40:	2120      	movs	r1, #32
 8007b42:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2242      	movs	r2, #66	@ 0x42
 8007b4e:	2100      	movs	r1, #0
 8007b50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	0018      	movs	r0, r3
 8007b56:	46bd      	mov	sp, r7
 8007b58:	b002      	add	sp, #8
 8007b5a:	bd80      	pop	{r7, pc}
 8007b5c:	f0ffffff 	.word	0xf0ffffff
 8007b60:	ffff7fff 	.word	0xffff7fff
 8007b64:	02008000 	.word	0x02008000

08007b68 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8007b68:	b5b0      	push	{r4, r5, r7, lr}
 8007b6a:	b088      	sub	sp, #32
 8007b6c:	af02      	add	r7, sp, #8
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	0008      	movs	r0, r1
 8007b72:	607a      	str	r2, [r7, #4]
 8007b74:	0019      	movs	r1, r3
 8007b76:	230a      	movs	r3, #10
 8007b78:	18fb      	adds	r3, r7, r3
 8007b7a:	1c02      	adds	r2, r0, #0
 8007b7c:	801a      	strh	r2, [r3, #0]
 8007b7e:	2308      	movs	r3, #8
 8007b80:	18fb      	adds	r3, r7, r3
 8007b82:	1c0a      	adds	r2, r1, #0
 8007b84:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2241      	movs	r2, #65	@ 0x41
 8007b8a:	5c9b      	ldrb	r3, [r3, r2]
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	2b20      	cmp	r3, #32
 8007b90:	d000      	beq.n	8007b94 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8007b92:	e0dd      	b.n	8007d50 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	699a      	ldr	r2, [r3, #24]
 8007b9a:	2380      	movs	r3, #128	@ 0x80
 8007b9c:	021b      	lsls	r3, r3, #8
 8007b9e:	401a      	ands	r2, r3
 8007ba0:	2380      	movs	r3, #128	@ 0x80
 8007ba2:	021b      	lsls	r3, r3, #8
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d101      	bne.n	8007bac <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8007ba8:	2302      	movs	r3, #2
 8007baa:	e0d2      	b.n	8007d52 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2240      	movs	r2, #64	@ 0x40
 8007bb0:	5c9b      	ldrb	r3, [r3, r2]
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d101      	bne.n	8007bba <HAL_I2C_Master_Transmit_DMA+0x52>
 8007bb6:	2302      	movs	r3, #2
 8007bb8:	e0cb      	b.n	8007d52 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2240      	movs	r2, #64	@ 0x40
 8007bbe:	2101      	movs	r1, #1
 8007bc0:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2241      	movs	r2, #65	@ 0x41
 8007bc6:	2121      	movs	r1, #33	@ 0x21
 8007bc8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2242      	movs	r2, #66	@ 0x42
 8007bce:	2110      	movs	r1, #16
 8007bd0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2208      	movs	r2, #8
 8007be2:	18ba      	adds	r2, r7, r2
 8007be4:	8812      	ldrh	r2, [r2, #0]
 8007be6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	4a5c      	ldr	r2, [pc, #368]	@ (8007d5c <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8007bec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	4a5b      	ldr	r2, [pc, #364]	@ (8007d60 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8007bf2:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	2bff      	cmp	r3, #255	@ 0xff
 8007bfc:	d906      	bls.n	8007c0c <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	22ff      	movs	r2, #255	@ 0xff
 8007c02:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007c04:	2380      	movs	r3, #128	@ 0x80
 8007c06:	045b      	lsls	r3, r3, #17
 8007c08:	617b      	str	r3, [r7, #20]
 8007c0a:	e007      	b.n	8007c1c <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007c16:	2380      	movs	r3, #128	@ 0x80
 8007c18:	049b      	lsls	r3, r3, #18
 8007c1a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d100      	bne.n	8007c26 <HAL_I2C_Master_Transmit_DMA+0xbe>
 8007c24:	e078      	b.n	8007d18 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d023      	beq.n	8007c76 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c32:	4a4c      	ldr	r2, [pc, #304]	@ (8007d64 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8007c34:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3a:	4a4b      	ldr	r2, [pc, #300]	@ (8007d68 <HAL_I2C_Master_Transmit_DMA+0x200>)
 8007c3c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c42:	2200      	movs	r2, #0
 8007c44:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007c52:	6879      	ldr	r1, [r7, #4]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	3328      	adds	r3, #40	@ 0x28
 8007c5a:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8007c60:	2513      	movs	r5, #19
 8007c62:	197c      	adds	r4, r7, r5
 8007c64:	f7ff fa7c 	bl	8007160 <HAL_DMA_Start_IT>
 8007c68:	0003      	movs	r3, r0
 8007c6a:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007c6c:	197b      	adds	r3, r7, r5
 8007c6e:	781b      	ldrb	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d13d      	bne.n	8007cf0 <HAL_I2C_Master_Transmit_DMA+0x188>
 8007c74:	e013      	b.n	8007c9e <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2241      	movs	r2, #65	@ 0x41
 8007c7a:	2120      	movs	r1, #32
 8007c7c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2242      	movs	r2, #66	@ 0x42
 8007c82:	2100      	movs	r1, #0
 8007c84:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c8a:	2280      	movs	r2, #128	@ 0x80
 8007c8c:	431a      	orrs	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2240      	movs	r2, #64	@ 0x40
 8007c96:	2100      	movs	r1, #0
 8007c98:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e059      	b.n	8007d52 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ca2:	b2da      	uxtb	r2, r3
 8007ca4:	697c      	ldr	r4, [r7, #20]
 8007ca6:	230a      	movs	r3, #10
 8007ca8:	18fb      	adds	r3, r7, r3
 8007caa:	8819      	ldrh	r1, [r3, #0]
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	4b2f      	ldr	r3, [pc, #188]	@ (8007d6c <HAL_I2C_Master_Transmit_DMA+0x204>)
 8007cb0:	9300      	str	r3, [sp, #0]
 8007cb2:	0023      	movs	r3, r4
 8007cb4:	f001 fd0e 	bl	80096d4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cbc:	b29a      	uxth	r2, r3
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2240      	movs	r2, #64	@ 0x40
 8007cce:	2100      	movs	r1, #0
 8007cd0:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2110      	movs	r1, #16
 8007cd6:	0018      	movs	r0, r3
 8007cd8:	f001 fd36 	bl	8009748 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2180      	movs	r1, #128	@ 0x80
 8007ce8:	01c9      	lsls	r1, r1, #7
 8007cea:	430a      	orrs	r2, r1
 8007cec:	601a      	str	r2, [r3, #0]
 8007cee:	e02d      	b.n	8007d4c <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2241      	movs	r2, #65	@ 0x41
 8007cf4:	2120      	movs	r1, #32
 8007cf6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2242      	movs	r2, #66	@ 0x42
 8007cfc:	2100      	movs	r1, #0
 8007cfe:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d04:	2210      	movs	r2, #16
 8007d06:	431a      	orrs	r2, r3
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2240      	movs	r2, #64	@ 0x40
 8007d10:	2100      	movs	r1, #0
 8007d12:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e01c      	b.n	8007d52 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4a15      	ldr	r2, [pc, #84]	@ (8007d70 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8007d1c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	2380      	movs	r3, #128	@ 0x80
 8007d26:	049c      	lsls	r4, r3, #18
 8007d28:	230a      	movs	r3, #10
 8007d2a:	18fb      	adds	r3, r7, r3
 8007d2c:	8819      	ldrh	r1, [r3, #0]
 8007d2e:	68f8      	ldr	r0, [r7, #12]
 8007d30:	4b0e      	ldr	r3, [pc, #56]	@ (8007d6c <HAL_I2C_Master_Transmit_DMA+0x204>)
 8007d32:	9300      	str	r3, [sp, #0]
 8007d34:	0023      	movs	r3, r4
 8007d36:	f001 fccd 	bl	80096d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2240      	movs	r2, #64	@ 0x40
 8007d3e:	2100      	movs	r1, #0
 8007d40:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2101      	movs	r1, #1
 8007d46:	0018      	movs	r0, r3
 8007d48:	f001 fcfe 	bl	8009748 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	e000      	b.n	8007d52 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007d50:	2302      	movs	r3, #2
  }
}
 8007d52:	0018      	movs	r0, r3
 8007d54:	46bd      	mov	sp, r7
 8007d56:	b006      	add	sp, #24
 8007d58:	bdb0      	pop	{r4, r5, r7, pc}
 8007d5a:	46c0      	nop			@ (mov r8, r8)
 8007d5c:	ffff0000 	.word	0xffff0000
 8007d60:	0800856d 	.word	0x0800856d
 8007d64:	08009525 	.word	0x08009525
 8007d68:	08009665 	.word	0x08009665
 8007d6c:	80002000 	.word	0x80002000
 8007d70:	08008119 	.word	0x08008119

08007d74 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8007d74:	b5b0      	push	{r4, r5, r7, lr}
 8007d76:	b088      	sub	sp, #32
 8007d78:	af02      	add	r7, sp, #8
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	0008      	movs	r0, r1
 8007d7e:	607a      	str	r2, [r7, #4]
 8007d80:	0019      	movs	r1, r3
 8007d82:	230a      	movs	r3, #10
 8007d84:	18fb      	adds	r3, r7, r3
 8007d86:	1c02      	adds	r2, r0, #0
 8007d88:	801a      	strh	r2, [r3, #0]
 8007d8a:	2308      	movs	r3, #8
 8007d8c:	18fb      	adds	r3, r7, r3
 8007d8e:	1c0a      	adds	r2, r1, #0
 8007d90:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2241      	movs	r2, #65	@ 0x41
 8007d96:	5c9b      	ldrb	r3, [r3, r2]
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b20      	cmp	r3, #32
 8007d9c:	d000      	beq.n	8007da0 <HAL_I2C_Master_Receive_DMA+0x2c>
 8007d9e:	e0dd      	b.n	8007f5c <HAL_I2C_Master_Receive_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	699a      	ldr	r2, [r3, #24]
 8007da6:	2380      	movs	r3, #128	@ 0x80
 8007da8:	021b      	lsls	r3, r3, #8
 8007daa:	401a      	ands	r2, r3
 8007dac:	2380      	movs	r3, #128	@ 0x80
 8007dae:	021b      	lsls	r3, r3, #8
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d101      	bne.n	8007db8 <HAL_I2C_Master_Receive_DMA+0x44>
    {
      return HAL_BUSY;
 8007db4:	2302      	movs	r3, #2
 8007db6:	e0d2      	b.n	8007f5e <HAL_I2C_Master_Receive_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2240      	movs	r2, #64	@ 0x40
 8007dbc:	5c9b      	ldrb	r3, [r3, r2]
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d101      	bne.n	8007dc6 <HAL_I2C_Master_Receive_DMA+0x52>
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	e0cb      	b.n	8007f5e <HAL_I2C_Master_Receive_DMA+0x1ea>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2240      	movs	r2, #64	@ 0x40
 8007dca:	2101      	movs	r1, #1
 8007dcc:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2241      	movs	r2, #65	@ 0x41
 8007dd2:	2122      	movs	r1, #34	@ 0x22
 8007dd4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2242      	movs	r2, #66	@ 0x42
 8007dda:	2110      	movs	r1, #16
 8007ddc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2208      	movs	r2, #8
 8007dee:	18ba      	adds	r2, r7, r2
 8007df0:	8812      	ldrh	r2, [r2, #0]
 8007df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	4a5c      	ldr	r2, [pc, #368]	@ (8007f68 <HAL_I2C_Master_Receive_DMA+0x1f4>)
 8007df8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	4a5b      	ldr	r2, [pc, #364]	@ (8007f6c <HAL_I2C_Master_Receive_DMA+0x1f8>)
 8007dfe:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	2bff      	cmp	r3, #255	@ 0xff
 8007e08:	d906      	bls.n	8007e18 <HAL_I2C_Master_Receive_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	22ff      	movs	r2, #255	@ 0xff
 8007e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007e10:	2380      	movs	r3, #128	@ 0x80
 8007e12:	045b      	lsls	r3, r3, #17
 8007e14:	617b      	str	r3, [r7, #20]
 8007e16:	e007      	b.n	8007e28 <HAL_I2C_Master_Receive_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e1c:	b29a      	uxth	r2, r3
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007e22:	2380      	movs	r3, #128	@ 0x80
 8007e24:	049b      	lsls	r3, r3, #18
 8007e26:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d100      	bne.n	8007e32 <HAL_I2C_Master_Receive_DMA+0xbe>
 8007e30:	e078      	b.n	8007f24 <HAL_I2C_Master_Receive_DMA+0x1b0>
    {
      if (hi2c->hdmarx != NULL)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d023      	beq.n	8007e82 <HAL_I2C_Master_Receive_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e3e:	4a4c      	ldr	r2, [pc, #304]	@ (8007f70 <HAL_I2C_Master_Receive_DMA+0x1fc>)
 8007e40:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e46:	4a4b      	ldr	r2, [pc, #300]	@ (8007f74 <HAL_I2C_Master_Receive_DMA+0x200>)
 8007e48:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e4e:	2200      	movs	r2, #0
 8007e50:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e56:	2200      	movs	r2, #0
 8007e58:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	3324      	adds	r3, #36	@ 0x24
 8007e64:	0019      	movs	r1, r3
 8007e66:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8007e6c:	2513      	movs	r5, #19
 8007e6e:	197c      	adds	r4, r7, r5
 8007e70:	f7ff f976 	bl	8007160 <HAL_DMA_Start_IT>
 8007e74:	0003      	movs	r3, r0
 8007e76:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007e78:	197b      	adds	r3, r7, r5
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d13d      	bne.n	8007efc <HAL_I2C_Master_Receive_DMA+0x188>
 8007e80:	e013      	b.n	8007eaa <HAL_I2C_Master_Receive_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2241      	movs	r2, #65	@ 0x41
 8007e86:	2120      	movs	r1, #32
 8007e88:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2242      	movs	r2, #66	@ 0x42
 8007e8e:	2100      	movs	r1, #0
 8007e90:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e96:	2280      	movs	r2, #128	@ 0x80
 8007e98:	431a      	orrs	r2, r3
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2240      	movs	r2, #64	@ 0x40
 8007ea2:	2100      	movs	r1, #0
 8007ea4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e059      	b.n	8007f5e <HAL_I2C_Master_Receive_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	697c      	ldr	r4, [r7, #20]
 8007eb2:	230a      	movs	r3, #10
 8007eb4:	18fb      	adds	r3, r7, r3
 8007eb6:	8819      	ldrh	r1, [r3, #0]
 8007eb8:	68f8      	ldr	r0, [r7, #12]
 8007eba:	4b2f      	ldr	r3, [pc, #188]	@ (8007f78 <HAL_I2C_Master_Receive_DMA+0x204>)
 8007ebc:	9300      	str	r3, [sp, #0]
 8007ebe:	0023      	movs	r3, r4
 8007ec0:	f001 fc08 	bl	80096d4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	b29a      	uxth	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2240      	movs	r2, #64	@ 0x40
 8007eda:	2100      	movs	r1, #0
 8007edc:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2110      	movs	r1, #16
 8007ee2:	0018      	movs	r0, r3
 8007ee4:	f001 fc30 	bl	8009748 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2180      	movs	r1, #128	@ 0x80
 8007ef4:	0209      	lsls	r1, r1, #8
 8007ef6:	430a      	orrs	r2, r1
 8007ef8:	601a      	str	r2, [r3, #0]
 8007efa:	e02d      	b.n	8007f58 <HAL_I2C_Master_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2241      	movs	r2, #65	@ 0x41
 8007f00:	2120      	movs	r1, #32
 8007f02:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2242      	movs	r2, #66	@ 0x42
 8007f08:	2100      	movs	r1, #0
 8007f0a:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f10:	2210      	movs	r2, #16
 8007f12:	431a      	orrs	r2, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2240      	movs	r2, #64	@ 0x40
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e01c      	b.n	8007f5e <HAL_I2C_Master_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	4a15      	ldr	r2, [pc, #84]	@ (8007f7c <HAL_I2C_Master_Receive_DMA+0x208>)
 8007f28:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f2e:	b2da      	uxtb	r2, r3
 8007f30:	2380      	movs	r3, #128	@ 0x80
 8007f32:	049c      	lsls	r4, r3, #18
 8007f34:	230a      	movs	r3, #10
 8007f36:	18fb      	adds	r3, r7, r3
 8007f38:	8819      	ldrh	r1, [r3, #0]
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8007f78 <HAL_I2C_Master_Receive_DMA+0x204>)
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	0023      	movs	r3, r4
 8007f42:	f001 fbc7 	bl	80096d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2240      	movs	r2, #64	@ 0x40
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2101      	movs	r1, #1
 8007f52:	0018      	movs	r0, r3
 8007f54:	f001 fbf8 	bl	8009748 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	e000      	b.n	8007f5e <HAL_I2C_Master_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007f5c:	2302      	movs	r3, #2
  }
}
 8007f5e:	0018      	movs	r0, r3
 8007f60:	46bd      	mov	sp, r7
 8007f62:	b006      	add	sp, #24
 8007f64:	bdb0      	pop	{r4, r5, r7, pc}
 8007f66:	46c0      	nop			@ (mov r8, r8)
 8007f68:	ffff0000 	.word	0xffff0000
 8007f6c:	0800856d 	.word	0x0800856d
 8007f70:	080095c5 	.word	0x080095c5
 8007f74:	08009665 	.word	0x08009665
 8007f78:	80002400 	.word	0x80002400
 8007f7c:	08008119 	.word	0x08008119

08007f80 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	699b      	ldr	r3, [r3, #24]
 8007f8e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d005      	beq.n	8007fac <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	68f9      	ldr	r1, [r7, #12]
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	4798      	blx	r3
  }
}
 8007fac:	46c0      	nop			@ (mov r8, r8)
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	b004      	add	sp, #16
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007fcc:	697a      	ldr	r2, [r7, #20]
 8007fce:	2380      	movs	r3, #128	@ 0x80
 8007fd0:	005b      	lsls	r3, r3, #1
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	d00e      	beq.n	8007ff4 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	2280      	movs	r2, #128	@ 0x80
 8007fda:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007fdc:	d00a      	beq.n	8007ff4 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	431a      	orrs	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2280      	movs	r2, #128	@ 0x80
 8007ff0:	0052      	lsls	r2, r2, #1
 8007ff2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007ff4:	697a      	ldr	r2, [r7, #20]
 8007ff6:	2380      	movs	r3, #128	@ 0x80
 8007ff8:	00db      	lsls	r3, r3, #3
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	d00e      	beq.n	800801c <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	2280      	movs	r2, #128	@ 0x80
 8008002:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008004:	d00a      	beq.n	800801c <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800800a:	2208      	movs	r2, #8
 800800c:	431a      	orrs	r2, r3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2280      	movs	r2, #128	@ 0x80
 8008018:	00d2      	lsls	r2, r2, #3
 800801a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800801c:	697a      	ldr	r2, [r7, #20]
 800801e:	2380      	movs	r3, #128	@ 0x80
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	4013      	ands	r3, r2
 8008024:	d00e      	beq.n	8008044 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	2280      	movs	r2, #128	@ 0x80
 800802a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800802c:	d00a      	beq.n	8008044 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008032:	2202      	movs	r2, #2
 8008034:	431a      	orrs	r2, r3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2280      	movs	r2, #128	@ 0x80
 8008040:	0092      	lsls	r2, r2, #2
 8008042:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008048:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	220b      	movs	r2, #11
 800804e:	4013      	ands	r3, r2
 8008050:	d005      	beq.n	800805e <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	0011      	movs	r1, r2
 8008058:	0018      	movs	r0, r3
 800805a:	f001 f915 	bl	8009288 <I2C_ITError>
  }
}
 800805e:	46c0      	nop			@ (mov r8, r8)
 8008060:	46bd      	mov	sp, r7
 8008062:	b006      	add	sp, #24
 8008064:	bd80      	pop	{r7, pc}

08008066 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b082      	sub	sp, #8
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800806e:	46c0      	nop			@ (mov r8, r8)
 8008070:	46bd      	mov	sp, r7
 8008072:	b002      	add	sp, #8
 8008074:	bd80      	pop	{r7, pc}

08008076 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800807e:	46c0      	nop			@ (mov r8, r8)
 8008080:	46bd      	mov	sp, r7
 8008082:	b002      	add	sp, #8
 8008084:	bd80      	pop	{r7, pc}

08008086 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008086:	b580      	push	{r7, lr}
 8008088:	b082      	sub	sp, #8
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800808e:	46c0      	nop			@ (mov r8, r8)
 8008090:	46bd      	mov	sp, r7
 8008092:	b002      	add	sp, #8
 8008094:	bd80      	pop	{r7, pc}

08008096 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008096:	b580      	push	{r7, lr}
 8008098:	b082      	sub	sp, #8
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800809e:	46c0      	nop			@ (mov r8, r8)
 80080a0:	46bd      	mov	sp, r7
 80080a2:	b002      	add	sp, #8
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b082      	sub	sp, #8
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
 80080ae:	0008      	movs	r0, r1
 80080b0:	0011      	movs	r1, r2
 80080b2:	1cfb      	adds	r3, r7, #3
 80080b4:	1c02      	adds	r2, r0, #0
 80080b6:	701a      	strb	r2, [r3, #0]
 80080b8:	003b      	movs	r3, r7
 80080ba:	1c0a      	adds	r2, r1, #0
 80080bc:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80080be:	46c0      	nop			@ (mov r8, r8)
 80080c0:	46bd      	mov	sp, r7
 80080c2:	b002      	add	sp, #8
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b082      	sub	sp, #8
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80080ce:	46c0      	nop			@ (mov r8, r8)
 80080d0:	46bd      	mov	sp, r7
 80080d2:	b002      	add	sp, #8
 80080d4:	bd80      	pop	{r7, pc}

080080d6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b082      	sub	sp, #8
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80080de:	46c0      	nop			@ (mov r8, r8)
 80080e0:	46bd      	mov	sp, r7
 80080e2:	b002      	add	sp, #8
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080e6:	b580      	push	{r7, lr}
 80080e8:	b082      	sub	sp, #8
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80080ee:	46c0      	nop			@ (mov r8, r8)
 80080f0:	46bd      	mov	sp, r7
 80080f2:	b002      	add	sp, #8
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b082      	sub	sp, #8
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80080fe:	46c0      	nop			@ (mov r8, r8)
 8008100:	46bd      	mov	sp, r7
 8008102:	b002      	add	sp, #8
 8008104:	bd80      	pop	{r7, pc}

08008106 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b082      	sub	sp, #8
 800810a:	af00      	add	r7, sp, #0
 800810c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800810e:	46c0      	nop			@ (mov r8, r8)
 8008110:	46bd      	mov	sp, r7
 8008112:	b002      	add	sp, #8
 8008114:	bd80      	pop	{r7, pc}
	...

08008118 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008118:	b590      	push	{r4, r7, lr}
 800811a:	b089      	sub	sp, #36	@ 0x24
 800811c:	af02      	add	r7, sp, #8
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2240      	movs	r2, #64	@ 0x40
 800812c:	5c9b      	ldrb	r3, [r3, r2]
 800812e:	2b01      	cmp	r3, #1
 8008130:	d101      	bne.n	8008136 <I2C_Master_ISR_IT+0x1e>
 8008132:	2302      	movs	r3, #2
 8008134:	e113      	b.n	800835e <I2C_Master_ISR_IT+0x246>
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2240      	movs	r2, #64	@ 0x40
 800813a:	2101      	movs	r1, #1
 800813c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	2210      	movs	r2, #16
 8008142:	4013      	ands	r3, r2
 8008144:	d012      	beq.n	800816c <I2C_Master_ISR_IT+0x54>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2210      	movs	r2, #16
 800814a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800814c:	d00e      	beq.n	800816c <I2C_Master_ISR_IT+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2210      	movs	r2, #16
 8008154:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800815a:	2204      	movs	r2, #4
 800815c:	431a      	orrs	r2, r3
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	0018      	movs	r0, r3
 8008166:	f001 f9ba 	bl	80094de <I2C_Flush_TXDR>
 800816a:	e0e5      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	2204      	movs	r2, #4
 8008170:	4013      	ands	r3, r2
 8008172:	d021      	beq.n	80081b8 <I2C_Master_ISR_IT+0xa0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2204      	movs	r2, #4
 8008178:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800817a:	d01d      	beq.n	80081b8 <I2C_Master_ISR_IT+0xa0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	2204      	movs	r2, #4
 8008180:	4393      	bics	r3, r2
 8008182:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800818e:	b2d2      	uxtb	r2, r2
 8008190:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008196:	1c5a      	adds	r2, r3, #1
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081a0:	3b01      	subs	r3, #1
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	3b01      	subs	r3, #1
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80081b6:	e0bf      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	2202      	movs	r2, #2
 80081bc:	4013      	ands	r3, r2
 80081be:	d01c      	beq.n	80081fa <I2C_Master_ISR_IT+0xe2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2202      	movs	r2, #2
 80081c4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80081c6:	d018      	beq.n	80081fa <I2C_Master_ISR_IT+0xe2>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081cc:	781a      	ldrb	r2, [r3, #0]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081d8:	1c5a      	adds	r2, r3, #1
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081e2:	3b01      	subs	r3, #1
 80081e4:	b29a      	uxth	r2, r3
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	3b01      	subs	r3, #1
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80081f8:	e09e      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	2280      	movs	r2, #128	@ 0x80
 80081fe:	4013      	ands	r3, r2
 8008200:	d100      	bne.n	8008204 <I2C_Master_ISR_IT+0xec>
 8008202:	e069      	b.n	80082d8 <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2240      	movs	r2, #64	@ 0x40
 8008208:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800820a:	d065      	beq.n	80082d8 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008210:	b29b      	uxth	r3, r3
 8008212:	2b00      	cmp	r3, #0
 8008214:	d04a      	beq.n	80082ac <I2C_Master_ISR_IT+0x194>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800821a:	2b00      	cmp	r3, #0
 800821c:	d146      	bne.n	80082ac <I2C_Master_ISR_IT+0x194>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	b29a      	uxth	r2, r3
 8008226:	2112      	movs	r1, #18
 8008228:	187b      	adds	r3, r7, r1
 800822a:	0592      	lsls	r2, r2, #22
 800822c:	0d92      	lsrs	r2, r2, #22
 800822e:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008234:	b29b      	uxth	r3, r3
 8008236:	2bff      	cmp	r3, #255	@ 0xff
 8008238:	d910      	bls.n	800825c <I2C_Master_ISR_IT+0x144>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	22ff      	movs	r2, #255	@ 0xff
 800823e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008244:	b2da      	uxtb	r2, r3
 8008246:	2380      	movs	r3, #128	@ 0x80
 8008248:	045c      	lsls	r4, r3, #17
 800824a:	187b      	adds	r3, r7, r1
 800824c:	8819      	ldrh	r1, [r3, #0]
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	2300      	movs	r3, #0
 8008252:	9300      	str	r3, [sp, #0]
 8008254:	0023      	movs	r3, r4
 8008256:	f001 fa3d 	bl	80096d4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800825a:	e03c      	b.n	80082d6 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008260:	b29a      	uxth	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800826a:	4a3f      	ldr	r2, [pc, #252]	@ (8008368 <I2C_Master_ISR_IT+0x250>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d00e      	beq.n	800828e <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008274:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800827a:	2312      	movs	r3, #18
 800827c:	18fb      	adds	r3, r7, r3
 800827e:	8819      	ldrh	r1, [r3, #0]
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	2300      	movs	r3, #0
 8008284:	9300      	str	r3, [sp, #0]
 8008286:	0023      	movs	r3, r4
 8008288:	f001 fa24 	bl	80096d4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800828c:	e023      	b.n	80082d6 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008292:	b2da      	uxtb	r2, r3
 8008294:	2380      	movs	r3, #128	@ 0x80
 8008296:	049c      	lsls	r4, r3, #18
 8008298:	2312      	movs	r3, #18
 800829a:	18fb      	adds	r3, r7, r3
 800829c:	8819      	ldrh	r1, [r3, #0]
 800829e:	68f8      	ldr	r0, [r7, #12]
 80082a0:	2300      	movs	r3, #0
 80082a2:	9300      	str	r3, [sp, #0]
 80082a4:	0023      	movs	r3, r4
 80082a6:	f001 fa15 	bl	80096d4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082aa:	e014      	b.n	80082d6 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	685a      	ldr	r2, [r3, #4]
 80082b2:	2380      	movs	r3, #128	@ 0x80
 80082b4:	049b      	lsls	r3, r3, #18
 80082b6:	401a      	ands	r2, r3
 80082b8:	2380      	movs	r3, #128	@ 0x80
 80082ba:	049b      	lsls	r3, r3, #18
 80082bc:	429a      	cmp	r2, r3
 80082be:	d004      	beq.n	80082ca <I2C_Master_ISR_IT+0x1b2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	0018      	movs	r0, r3
 80082c4:	f000 fcf4 	bl	8008cb0 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082c8:	e036      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2140      	movs	r1, #64	@ 0x40
 80082ce:	0018      	movs	r0, r3
 80082d0:	f000 ffda 	bl	8009288 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082d4:	e030      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
 80082d6:	e02f      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	2240      	movs	r2, #64	@ 0x40
 80082dc:	4013      	ands	r3, r2
 80082de:	d02b      	beq.n	8008338 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2240      	movs	r2, #64	@ 0x40
 80082e4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80082e6:	d027      	beq.n	8008338 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d11d      	bne.n	800832e <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685a      	ldr	r2, [r3, #4]
 80082f8:	2380      	movs	r3, #128	@ 0x80
 80082fa:	049b      	lsls	r3, r3, #18
 80082fc:	401a      	ands	r2, r3
 80082fe:	2380      	movs	r3, #128	@ 0x80
 8008300:	049b      	lsls	r3, r3, #18
 8008302:	429a      	cmp	r2, r3
 8008304:	d018      	beq.n	8008338 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830a:	4a17      	ldr	r2, [pc, #92]	@ (8008368 <I2C_Master_ISR_IT+0x250>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d109      	bne.n	8008324 <I2C_Master_ISR_IT+0x20c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	685a      	ldr	r2, [r3, #4]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2180      	movs	r1, #128	@ 0x80
 800831c:	01c9      	lsls	r1, r1, #7
 800831e:	430a      	orrs	r2, r1
 8008320:	605a      	str	r2, [r3, #4]
 8008322:	e009      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	0018      	movs	r0, r3
 8008328:	f000 fcc2 	bl	8008cb0 <I2C_ITMasterSeqCplt>
 800832c:	e004      	b.n	8008338 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2140      	movs	r1, #64	@ 0x40
 8008332:	0018      	movs	r0, r3
 8008334:	f000 ffa8 	bl	8009288 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	2220      	movs	r2, #32
 800833c:	4013      	ands	r3, r2
 800833e:	d009      	beq.n	8008354 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2220      	movs	r2, #32
 8008344:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008346:	d005      	beq.n	8008354 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008348:	697a      	ldr	r2, [r7, #20]
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	0011      	movs	r1, r2
 800834e:	0018      	movs	r0, r3
 8008350:	f000 fd54 	bl	8008dfc <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2240      	movs	r2, #64	@ 0x40
 8008358:	2100      	movs	r1, #0
 800835a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	0018      	movs	r0, r3
 8008360:	46bd      	mov	sp, r7
 8008362:	b007      	add	sp, #28
 8008364:	bd90      	pop	{r4, r7, pc}
 8008366:	46c0      	nop			@ (mov r8, r8)
 8008368:	ffff0000 	.word	0xffff0000

0800836c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b086      	sub	sp, #24
 8008370:	af00      	add	r7, sp, #0
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	60b9      	str	r1, [r7, #8]
 8008376:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800837c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2240      	movs	r2, #64	@ 0x40
 8008386:	5c9b      	ldrb	r3, [r3, r2]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d101      	bne.n	8008390 <I2C_Slave_ISR_IT+0x24>
 800838c:	2302      	movs	r3, #2
 800838e:	e0e6      	b.n	800855e <I2C_Slave_ISR_IT+0x1f2>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2240      	movs	r2, #64	@ 0x40
 8008394:	2101      	movs	r1, #1
 8008396:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	2220      	movs	r2, #32
 800839c:	4013      	ands	r3, r2
 800839e:	d009      	beq.n	80083b4 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2220      	movs	r2, #32
 80083a4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80083a6:	d005      	beq.n	80083b4 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80083a8:	693a      	ldr	r2, [r7, #16]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	0011      	movs	r1, r2
 80083ae:	0018      	movs	r0, r3
 80083b0:	f000 fdf2 	bl	8008f98 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	2210      	movs	r2, #16
 80083b8:	4013      	ands	r3, r2
 80083ba:	d052      	beq.n	8008462 <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2210      	movs	r2, #16
 80083c0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80083c2:	d04e      	beq.n	8008462 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d12d      	bne.n	800842a <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2241      	movs	r2, #65	@ 0x41
 80083d2:	5c9b      	ldrb	r3, [r3, r2]
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	2b28      	cmp	r3, #40	@ 0x28
 80083d8:	d10b      	bne.n	80083f2 <I2C_Slave_ISR_IT+0x86>
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	2380      	movs	r3, #128	@ 0x80
 80083de:	049b      	lsls	r3, r3, #18
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d106      	bne.n	80083f2 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80083e4:	693a      	ldr	r2, [r7, #16]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	0011      	movs	r1, r2
 80083ea:	0018      	movs	r0, r3
 80083ec:	f000 fef4 	bl	80091d8 <I2C_ITListenCplt>
 80083f0:	e036      	b.n	8008460 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2241      	movs	r2, #65	@ 0x41
 80083f6:	5c9b      	ldrb	r3, [r3, r2]
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	2b29      	cmp	r3, #41	@ 0x29
 80083fc:	d110      	bne.n	8008420 <I2C_Slave_ISR_IT+0xb4>
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	4a59      	ldr	r2, [pc, #356]	@ (8008568 <I2C_Slave_ISR_IT+0x1fc>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d00c      	beq.n	8008420 <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2210      	movs	r2, #16
 800840c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	0018      	movs	r0, r3
 8008412:	f001 f864 	bl	80094de <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	0018      	movs	r0, r3
 800841a:	f000 fc8b 	bl	8008d34 <I2C_ITSlaveSeqCplt>
 800841e:	e01f      	b.n	8008460 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2210      	movs	r2, #16
 8008426:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008428:	e091      	b.n	800854e <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2210      	movs	r2, #16
 8008430:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008436:	2204      	movs	r2, #4
 8008438:	431a      	orrs	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d005      	beq.n	8008450 <I2C_Slave_ISR_IT+0xe4>
 8008444:	697a      	ldr	r2, [r7, #20]
 8008446:	2380      	movs	r3, #128	@ 0x80
 8008448:	045b      	lsls	r3, r3, #17
 800844a:	429a      	cmp	r2, r3
 800844c:	d000      	beq.n	8008450 <I2C_Slave_ISR_IT+0xe4>
 800844e:	e07e      	b.n	800854e <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	0011      	movs	r1, r2
 8008458:	0018      	movs	r0, r3
 800845a:	f000 ff15 	bl	8009288 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800845e:	e076      	b.n	800854e <I2C_Slave_ISR_IT+0x1e2>
 8008460:	e075      	b.n	800854e <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	2204      	movs	r2, #4
 8008466:	4013      	ands	r3, r2
 8008468:	d02f      	beq.n	80084ca <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2204      	movs	r2, #4
 800846e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008470:	d02b      	beq.n	80084ca <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008476:	b29b      	uxth	r3, r3
 8008478:	2b00      	cmp	r3, #0
 800847a:	d018      	beq.n	80084ae <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008486:	b2d2      	uxtb	r2, r2
 8008488:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800848e:	1c5a      	adds	r2, r3, #1
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008498:	3b01      	subs	r3, #1
 800849a:	b29a      	uxth	r2, r3
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	3b01      	subs	r3, #1
 80084a8:	b29a      	uxth	r2, r3
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d14c      	bne.n	8008552 <I2C_Slave_ISR_IT+0x1e6>
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	4a2b      	ldr	r2, [pc, #172]	@ (8008568 <I2C_Slave_ISR_IT+0x1fc>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d048      	beq.n	8008552 <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	0018      	movs	r0, r3
 80084c4:	f000 fc36 	bl	8008d34 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80084c8:	e043      	b.n	8008552 <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	2208      	movs	r2, #8
 80084ce:	4013      	ands	r3, r2
 80084d0:	d00a      	beq.n	80084e8 <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2208      	movs	r2, #8
 80084d6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80084d8:	d006      	beq.n	80084e8 <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	0011      	movs	r1, r2
 80084e0:	0018      	movs	r0, r3
 80084e2:	f000 fb41 	bl	8008b68 <I2C_ITAddrCplt>
 80084e6:	e035      	b.n	8008554 <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	2202      	movs	r2, #2
 80084ec:	4013      	ands	r3, r2
 80084ee:	d031      	beq.n	8008554 <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2202      	movs	r2, #2
 80084f4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80084f6:	d02d      	beq.n	8008554 <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d018      	beq.n	8008534 <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008506:	781a      	ldrb	r2, [r3, #0]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800851c:	b29b      	uxth	r3, r3
 800851e:	3b01      	subs	r3, #1
 8008520:	b29a      	uxth	r2, r3
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800852a:	3b01      	subs	r3, #1
 800852c:	b29a      	uxth	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008532:	e00f      	b.n	8008554 <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	2380      	movs	r3, #128	@ 0x80
 8008538:	045b      	lsls	r3, r3, #17
 800853a:	429a      	cmp	r2, r3
 800853c:	d002      	beq.n	8008544 <I2C_Slave_ISR_IT+0x1d8>
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d107      	bne.n	8008554 <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	0018      	movs	r0, r3
 8008548:	f000 fbf4 	bl	8008d34 <I2C_ITSlaveSeqCplt>
 800854c:	e002      	b.n	8008554 <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 800854e:	46c0      	nop			@ (mov r8, r8)
 8008550:	e000      	b.n	8008554 <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 8008552:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2240      	movs	r2, #64	@ 0x40
 8008558:	2100      	movs	r1, #0
 800855a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800855c:	2300      	movs	r3, #0
}
 800855e:	0018      	movs	r0, r3
 8008560:	46bd      	mov	sp, r7
 8008562:	b006      	add	sp, #24
 8008564:	bd80      	pop	{r7, pc}
 8008566:	46c0      	nop			@ (mov r8, r8)
 8008568:	ffff0000 	.word	0xffff0000

0800856c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800856c:	b590      	push	{r4, r7, lr}
 800856e:	b089      	sub	sp, #36	@ 0x24
 8008570:	af02      	add	r7, sp, #8
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2240      	movs	r2, #64	@ 0x40
 800857c:	5c9b      	ldrb	r3, [r3, r2]
 800857e:	2b01      	cmp	r3, #1
 8008580:	d101      	bne.n	8008586 <I2C_Master_ISR_DMA+0x1a>
 8008582:	2302      	movs	r3, #2
 8008584:	e0e7      	b.n	8008756 <I2C_Master_ISR_DMA+0x1ea>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2240      	movs	r2, #64	@ 0x40
 800858a:	2101      	movs	r1, #1
 800858c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	2210      	movs	r2, #16
 8008592:	4013      	ands	r3, r2
 8008594:	d017      	beq.n	80085c6 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2210      	movs	r2, #16
 800859a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800859c:	d013      	beq.n	80085c6 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2210      	movs	r2, #16
 80085a4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085aa:	2204      	movs	r2, #4
 80085ac:	431a      	orrs	r2, r3
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2120      	movs	r1, #32
 80085b6:	0018      	movs	r0, r3
 80085b8:	f001 f8c6 	bl	8009748 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	0018      	movs	r0, r3
 80085c0:	f000 ff8d 	bl	80094de <I2C_Flush_TXDR>
 80085c4:	e0c2      	b.n	800874c <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2280      	movs	r2, #128	@ 0x80
 80085ca:	4013      	ands	r3, r2
 80085cc:	d100      	bne.n	80085d0 <I2C_Master_ISR_DMA+0x64>
 80085ce:	e07c      	b.n	80086ca <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2240      	movs	r2, #64	@ 0x40
 80085d4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80085d6:	d100      	bne.n	80085da <I2C_Master_ISR_DMA+0x6e>
 80085d8:	e077      	b.n	80086ca <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	2140      	movs	r1, #64	@ 0x40
 80085e6:	438a      	bics	r2, r1
 80085e8:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d055      	beq.n	80086a0 <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	2312      	movs	r3, #18
 80085fe:	18fb      	adds	r3, r7, r3
 8008600:	0592      	lsls	r2, r2, #22
 8008602:	0d92      	lsrs	r2, r2, #22
 8008604:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800860a:	b29b      	uxth	r3, r3
 800860c:	2bff      	cmp	r3, #255	@ 0xff
 800860e:	d906      	bls.n	800861e <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	22ff      	movs	r2, #255	@ 0xff
 8008614:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8008616:	2380      	movs	r3, #128	@ 0x80
 8008618:	045b      	lsls	r3, r3, #17
 800861a:	617b      	str	r3, [r7, #20]
 800861c:	e010      	b.n	8008640 <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008622:	b29a      	uxth	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800862c:	4a4c      	ldr	r2, [pc, #304]	@ (8008760 <I2C_Master_ISR_DMA+0x1f4>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d003      	beq.n	800863a <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008636:	617b      	str	r3, [r7, #20]
 8008638:	e002      	b.n	8008640 <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800863a:	2380      	movs	r3, #128	@ 0x80
 800863c:	049b      	lsls	r3, r3, #18
 800863e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008644:	b2da      	uxtb	r2, r3
 8008646:	697c      	ldr	r4, [r7, #20]
 8008648:	2312      	movs	r3, #18
 800864a:	18fb      	adds	r3, r7, r3
 800864c:	8819      	ldrh	r1, [r3, #0]
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	2300      	movs	r3, #0
 8008652:	9300      	str	r3, [sp, #0]
 8008654:	0023      	movs	r3, r4
 8008656:	f001 f83d 	bl	80096d4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800865e:	b29a      	uxth	r2, r3
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008664:	1ad3      	subs	r3, r2, r3
 8008666:	b29a      	uxth	r2, r3
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2241      	movs	r2, #65	@ 0x41
 8008670:	5c9b      	ldrb	r3, [r3, r2]
 8008672:	b2db      	uxtb	r3, r3
 8008674:	2b22      	cmp	r3, #34	@ 0x22
 8008676:	d109      	bne.n	800868c <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	681a      	ldr	r2, [r3, #0]
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2180      	movs	r1, #128	@ 0x80
 8008684:	0209      	lsls	r1, r1, #8
 8008686:	430a      	orrs	r2, r1
 8008688:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800868a:	e05f      	b.n	800874c <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	2180      	movs	r1, #128	@ 0x80
 8008698:	01c9      	lsls	r1, r1, #7
 800869a:	430a      	orrs	r2, r1
 800869c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800869e:	e055      	b.n	800874c <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	685a      	ldr	r2, [r3, #4]
 80086a6:	2380      	movs	r3, #128	@ 0x80
 80086a8:	049b      	lsls	r3, r3, #18
 80086aa:	401a      	ands	r2, r3
 80086ac:	2380      	movs	r3, #128	@ 0x80
 80086ae:	049b      	lsls	r3, r3, #18
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d004      	beq.n	80086be <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	0018      	movs	r0, r3
 80086b8:	f000 fafa 	bl	8008cb0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80086bc:	e046      	b.n	800874c <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2140      	movs	r1, #64	@ 0x40
 80086c2:	0018      	movs	r0, r3
 80086c4:	f000 fde0 	bl	8009288 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80086c8:	e040      	b.n	800874c <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	2240      	movs	r2, #64	@ 0x40
 80086ce:	4013      	ands	r3, r2
 80086d0:	d02c      	beq.n	800872c <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2240      	movs	r2, #64	@ 0x40
 80086d6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80086d8:	d028      	beq.n	800872c <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086de:	b29b      	uxth	r3, r3
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d11d      	bne.n	8008720 <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	685a      	ldr	r2, [r3, #4]
 80086ea:	2380      	movs	r3, #128	@ 0x80
 80086ec:	049b      	lsls	r3, r3, #18
 80086ee:	401a      	ands	r2, r3
 80086f0:	2380      	movs	r3, #128	@ 0x80
 80086f2:	049b      	lsls	r3, r3, #18
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d028      	beq.n	800874a <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fc:	4a18      	ldr	r2, [pc, #96]	@ (8008760 <I2C_Master_ISR_DMA+0x1f4>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d109      	bne.n	8008716 <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	685a      	ldr	r2, [r3, #4]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2180      	movs	r1, #128	@ 0x80
 800870e:	01c9      	lsls	r1, r1, #7
 8008710:	430a      	orrs	r2, r1
 8008712:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008714:	e019      	b.n	800874a <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	0018      	movs	r0, r3
 800871a:	f000 fac9 	bl	8008cb0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800871e:	e014      	b.n	800874a <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2140      	movs	r1, #64	@ 0x40
 8008724:	0018      	movs	r0, r3
 8008726:	f000 fdaf 	bl	8009288 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800872a:	e00e      	b.n	800874a <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	2220      	movs	r2, #32
 8008730:	4013      	ands	r3, r2
 8008732:	d00b      	beq.n	800874c <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2220      	movs	r2, #32
 8008738:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800873a:	d007      	beq.n	800874c <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	0011      	movs	r1, r2
 8008742:	0018      	movs	r0, r3
 8008744:	f000 fb5a 	bl	8008dfc <I2C_ITMasterCplt>
 8008748:	e000      	b.n	800874c <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 800874a:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2240      	movs	r2, #64	@ 0x40
 8008750:	2100      	movs	r1, #0
 8008752:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	0018      	movs	r0, r3
 8008758:	46bd      	mov	sp, r7
 800875a:	b007      	add	sp, #28
 800875c:	bd90      	pop	{r4, r7, pc}
 800875e:	46c0      	nop			@ (mov r8, r8)
 8008760:	ffff0000 	.word	0xffff0000

08008764 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8008764:	b590      	push	{r4, r7, lr}
 8008766:	b089      	sub	sp, #36	@ 0x24
 8008768:	af02      	add	r7, sp, #8
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	60b9      	str	r1, [r7, #8]
 800876e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8008770:	4b88      	ldr	r3, [pc, #544]	@ (8008994 <I2C_Mem_ISR_DMA+0x230>)
 8008772:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2240      	movs	r2, #64	@ 0x40
 8008778:	5c9b      	ldrb	r3, [r3, r2]
 800877a:	2b01      	cmp	r3, #1
 800877c:	d101      	bne.n	8008782 <I2C_Mem_ISR_DMA+0x1e>
 800877e:	2302      	movs	r3, #2
 8008780:	e104      	b.n	800898c <I2C_Mem_ISR_DMA+0x228>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2240      	movs	r2, #64	@ 0x40
 8008786:	2101      	movs	r1, #1
 8008788:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	2210      	movs	r2, #16
 800878e:	4013      	ands	r3, r2
 8008790:	d017      	beq.n	80087c2 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2210      	movs	r2, #16
 8008796:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008798:	d013      	beq.n	80087c2 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	2210      	movs	r2, #16
 80087a0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087a6:	2204      	movs	r2, #4
 80087a8:	431a      	orrs	r2, r3
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2120      	movs	r1, #32
 80087b2:	0018      	movs	r0, r3
 80087b4:	f000 ffc8 	bl	8009748 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	0018      	movs	r0, r3
 80087bc:	f000 fe8f 	bl	80094de <I2C_Flush_TXDR>
 80087c0:	e0df      	b.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	2202      	movs	r2, #2
 80087c6:	4013      	ands	r3, r2
 80087c8:	d00d      	beq.n	80087e6 <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2202      	movs	r2, #2
 80087ce:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80087d0:	d009      	beq.n	80087e6 <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68fa      	ldr	r2, [r7, #12]
 80087d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80087da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	4252      	negs	r2, r2
 80087e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80087e4:	e0cd      	b.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	2280      	movs	r2, #128	@ 0x80
 80087ea:	4013      	ands	r3, r2
 80087ec:	d05e      	beq.n	80088ac <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2240      	movs	r2, #64	@ 0x40
 80087f2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80087f4:	d05a      	beq.n	80088ac <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2110      	movs	r1, #16
 80087fa:	0018      	movs	r0, r3
 80087fc:	f000 ffa4 	bl	8009748 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008804:	b29b      	uxth	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d04a      	beq.n	80088a0 <I2C_Mem_ISR_DMA+0x13c>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800880e:	b29b      	uxth	r3, r3
 8008810:	2bff      	cmp	r3, #255	@ 0xff
 8008812:	d910      	bls.n	8008836 <I2C_Mem_ISR_DMA+0xd2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	22ff      	movs	r2, #255	@ 0xff
 8008818:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800881e:	b299      	uxth	r1, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008824:	b2da      	uxtb	r2, r3
 8008826:	2380      	movs	r3, #128	@ 0x80
 8008828:	045b      	lsls	r3, r3, #17
 800882a:	68f8      	ldr	r0, [r7, #12]
 800882c:	2400      	movs	r4, #0
 800882e:	9400      	str	r4, [sp, #0]
 8008830:	f000 ff50 	bl	80096d4 <I2C_TransferConfig>
 8008834:	e011      	b.n	800885a <I2C_Mem_ISR_DMA+0xf6>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800883a:	b29a      	uxth	r2, r3
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008844:	b299      	uxth	r1, r3
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800884a:	b2da      	uxtb	r2, r3
 800884c:	2380      	movs	r3, #128	@ 0x80
 800884e:	049b      	lsls	r3, r3, #18
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	2400      	movs	r4, #0
 8008854:	9400      	str	r4, [sp, #0]
 8008856:	f000 ff3d 	bl	80096d4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800885e:	b29a      	uxth	r2, r3
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	b29a      	uxth	r2, r3
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2241      	movs	r2, #65	@ 0x41
 8008870:	5c9b      	ldrb	r3, [r3, r2]
 8008872:	b2db      	uxtb	r3, r3
 8008874:	2b22      	cmp	r3, #34	@ 0x22
 8008876:	d109      	bne.n	800888c <I2C_Mem_ISR_DMA+0x128>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	2180      	movs	r1, #128	@ 0x80
 8008884:	0209      	lsls	r1, r1, #8
 8008886:	430a      	orrs	r2, r1
 8008888:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800888a:	e07a      	b.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	2180      	movs	r1, #128	@ 0x80
 8008898:	01c9      	lsls	r1, r1, #7
 800889a:	430a      	orrs	r2, r1
 800889c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800889e:	e070      	b.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2140      	movs	r1, #64	@ 0x40
 80088a4:	0018      	movs	r0, r3
 80088a6:	f000 fcef 	bl	8009288 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80088aa:	e06a      	b.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	2240      	movs	r2, #64	@ 0x40
 80088b0:	4013      	ands	r3, r2
 80088b2:	d058      	beq.n	8008966 <I2C_Mem_ISR_DMA+0x202>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2240      	movs	r2, #64	@ 0x40
 80088b8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80088ba:	d054      	beq.n	8008966 <I2C_Mem_ISR_DMA+0x202>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2241      	movs	r2, #65	@ 0x41
 80088c0:	5c9b      	ldrb	r3, [r3, r2]
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	2b22      	cmp	r3, #34	@ 0x22
 80088c6:	d101      	bne.n	80088cc <I2C_Mem_ISR_DMA+0x168>
    {
      direction = I2C_GENERATE_START_READ;
 80088c8:	4b33      	ldr	r3, [pc, #204]	@ (8008998 <I2C_Mem_ISR_DMA+0x234>)
 80088ca:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088d0:	b29b      	uxth	r3, r3
 80088d2:	2bff      	cmp	r3, #255	@ 0xff
 80088d4:	d911      	bls.n	80088fa <I2C_Mem_ISR_DMA+0x196>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	22ff      	movs	r2, #255	@ 0xff
 80088da:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088e0:	b299      	uxth	r1, r3
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088e6:	b2da      	uxtb	r2, r3
 80088e8:	2380      	movs	r3, #128	@ 0x80
 80088ea:	045c      	lsls	r4, r3, #17
 80088ec:	68f8      	ldr	r0, [r7, #12]
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	9300      	str	r3, [sp, #0]
 80088f2:	0023      	movs	r3, r4
 80088f4:	f000 feee 	bl	80096d4 <I2C_TransferConfig>
 80088f8:	e012      	b.n	8008920 <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088fe:	b29a      	uxth	r2, r3
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008908:	b299      	uxth	r1, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800890e:	b2da      	uxtb	r2, r3
 8008910:	2380      	movs	r3, #128	@ 0x80
 8008912:	049c      	lsls	r4, r3, #18
 8008914:	68f8      	ldr	r0, [r7, #12]
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	0023      	movs	r3, r4
 800891c:	f000 feda 	bl	80096d4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008924:	b29a      	uxth	r2, r3
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800892a:	1ad3      	subs	r3, r2, r3
 800892c:	b29a      	uxth	r2, r3
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2241      	movs	r2, #65	@ 0x41
 8008936:	5c9b      	ldrb	r3, [r3, r2]
 8008938:	b2db      	uxtb	r3, r3
 800893a:	2b22      	cmp	r3, #34	@ 0x22
 800893c:	d109      	bne.n	8008952 <I2C_Mem_ISR_DMA+0x1ee>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2180      	movs	r1, #128	@ 0x80
 800894a:	0209      	lsls	r1, r1, #8
 800894c:	430a      	orrs	r2, r1
 800894e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008950:	e017      	b.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	681a      	ldr	r2, [r3, #0]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2180      	movs	r1, #128	@ 0x80
 800895e:	01c9      	lsls	r1, r1, #7
 8008960:	430a      	orrs	r2, r1
 8008962:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008964:	e00d      	b.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	2220      	movs	r2, #32
 800896a:	4013      	ands	r3, r2
 800896c:	d009      	beq.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2220      	movs	r2, #32
 8008972:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008974:	d005      	beq.n	8008982 <I2C_Mem_ISR_DMA+0x21e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008976:	68ba      	ldr	r2, [r7, #8]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	0011      	movs	r1, r2
 800897c:	0018      	movs	r0, r3
 800897e:	f000 fa3d 	bl	8008dfc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2240      	movs	r2, #64	@ 0x40
 8008986:	2100      	movs	r1, #0
 8008988:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	0018      	movs	r0, r3
 800898e:	46bd      	mov	sp, r7
 8008990:	b007      	add	sp, #28
 8008992:	bd90      	pop	{r4, r7, pc}
 8008994:	80002000 	.word	0x80002000
 8008998:	80002400 	.word	0x80002400

0800899c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b088      	sub	sp, #32
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	60f8      	str	r0, [r7, #12]
 80089a4:	60b9      	str	r1, [r7, #8]
 80089a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ac:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2240      	movs	r2, #64	@ 0x40
 80089b6:	5c9b      	ldrb	r3, [r3, r2]
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d101      	bne.n	80089c0 <I2C_Slave_ISR_DMA+0x24>
 80089bc:	2302      	movs	r3, #2
 80089be:	e0cd      	b.n	8008b5c <I2C_Slave_ISR_DMA+0x1c0>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2240      	movs	r2, #64	@ 0x40
 80089c4:	2101      	movs	r1, #1
 80089c6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	2220      	movs	r2, #32
 80089cc:	4013      	ands	r3, r2
 80089ce:	d009      	beq.n	80089e4 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2220      	movs	r2, #32
 80089d4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80089d6:	d005      	beq.n	80089e4 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	0011      	movs	r1, r2
 80089de:	0018      	movs	r0, r3
 80089e0:	f000 fada 	bl	8008f98 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	2210      	movs	r2, #16
 80089e8:	4013      	ands	r3, r2
 80089ea:	d100      	bne.n	80089ee <I2C_Slave_ISR_DMA+0x52>
 80089ec:	e0a3      	b.n	8008b36 <I2C_Slave_ISR_DMA+0x19a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2210      	movs	r2, #16
 80089f2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80089f4:	d100      	bne.n	80089f8 <I2C_Slave_ISR_DMA+0x5c>
 80089f6:	e09e      	b.n	8008b36 <I2C_Slave_ISR_DMA+0x19a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	2380      	movs	r3, #128	@ 0x80
 80089fc:	01db      	lsls	r3, r3, #7
 80089fe:	4013      	ands	r3, r2
 8008a00:	d105      	bne.n	8008a0e <I2C_Slave_ISR_DMA+0x72>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	2380      	movs	r3, #128	@ 0x80
 8008a06:	021b      	lsls	r3, r3, #8
 8008a08:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008a0a:	d100      	bne.n	8008a0e <I2C_Slave_ISR_DMA+0x72>
 8008a0c:	e08c      	b.n	8008b28 <I2C_Slave_ISR_DMA+0x18c>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d00c      	beq.n	8008a30 <I2C_Slave_ISR_DMA+0x94>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	2380      	movs	r3, #128	@ 0x80
 8008a1a:	021b      	lsls	r3, r3, #8
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	d007      	beq.n	8008a30 <I2C_Slave_ISR_DMA+0x94>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d101      	bne.n	8008a30 <I2C_Slave_ISR_DMA+0x94>
          {
            treatdmanack = 1U;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d00c      	beq.n	8008a52 <I2C_Slave_ISR_DMA+0xb6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	2380      	movs	r3, #128	@ 0x80
 8008a3c:	01db      	lsls	r3, r3, #7
 8008a3e:	4013      	ands	r3, r2
 8008a40:	d007      	beq.n	8008a52 <I2C_Slave_ISR_DMA+0xb6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d101      	bne.n	8008a52 <I2C_Slave_ISR_DMA+0xb6>
          {
            treatdmanack = 1U;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8008a52:	69fb      	ldr	r3, [r7, #28]
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d12d      	bne.n	8008ab4 <I2C_Slave_ISR_DMA+0x118>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2241      	movs	r2, #65	@ 0x41
 8008a5c:	5c9b      	ldrb	r3, [r3, r2]
 8008a5e:	b2db      	uxtb	r3, r3
 8008a60:	2b28      	cmp	r3, #40	@ 0x28
 8008a62:	d10b      	bne.n	8008a7c <I2C_Slave_ISR_DMA+0xe0>
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	2380      	movs	r3, #128	@ 0x80
 8008a68:	049b      	lsls	r3, r3, #18
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d106      	bne.n	8008a7c <I2C_Slave_ISR_DMA+0xe0>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8008a6e:	68ba      	ldr	r2, [r7, #8]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	0011      	movs	r1, r2
 8008a74:	0018      	movs	r0, r3
 8008a76:	f000 fbaf 	bl	80091d8 <I2C_ITListenCplt>
 8008a7a:	e054      	b.n	8008b26 <I2C_Slave_ISR_DMA+0x18a>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2241      	movs	r2, #65	@ 0x41
 8008a80:	5c9b      	ldrb	r3, [r3, r2]
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	2b29      	cmp	r3, #41	@ 0x29
 8008a86:	d110      	bne.n	8008aaa <I2C_Slave_ISR_DMA+0x10e>
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	4a36      	ldr	r2, [pc, #216]	@ (8008b64 <I2C_Slave_ISR_DMA+0x1c8>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d00c      	beq.n	8008aaa <I2C_Slave_ISR_DMA+0x10e>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2210      	movs	r2, #16
 8008a96:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	0018      	movs	r0, r3
 8008a9c:	f000 fd1f 	bl	80094de <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	0018      	movs	r0, r3
 8008aa4:	f000 f946 	bl	8008d34 <I2C_ITSlaveSeqCplt>
 8008aa8:	e03d      	b.n	8008b26 <I2C_Slave_ISR_DMA+0x18a>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	2210      	movs	r2, #16
 8008ab0:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8008ab2:	e03e      	b.n	8008b32 <I2C_Slave_ISR_DMA+0x196>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2210      	movs	r2, #16
 8008aba:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ac0:	2204      	movs	r2, #4
 8008ac2:	431a      	orrs	r2, r3
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8008ac8:	2317      	movs	r3, #23
 8008aca:	18fb      	adds	r3, r7, r3
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	2141      	movs	r1, #65	@ 0x41
 8008ad0:	5c52      	ldrb	r2, [r2, r1]
 8008ad2:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d004      	beq.n	8008ae4 <I2C_Slave_ISR_DMA+0x148>
 8008ada:	69ba      	ldr	r2, [r7, #24]
 8008adc:	2380      	movs	r3, #128	@ 0x80
 8008ade:	045b      	lsls	r3, r3, #17
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d126      	bne.n	8008b32 <I2C_Slave_ISR_DMA+0x196>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008ae4:	2217      	movs	r2, #23
 8008ae6:	18bb      	adds	r3, r7, r2
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	2b21      	cmp	r3, #33	@ 0x21
 8008aec:	d003      	beq.n	8008af6 <I2C_Slave_ISR_DMA+0x15a>
 8008aee:	18bb      	adds	r3, r7, r2
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	2b29      	cmp	r3, #41	@ 0x29
 8008af4:	d103      	bne.n	8008afe <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2221      	movs	r2, #33	@ 0x21
 8008afa:	631a      	str	r2, [r3, #48]	@ 0x30
 8008afc:	e00b      	b.n	8008b16 <I2C_Slave_ISR_DMA+0x17a>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008afe:	2217      	movs	r2, #23
 8008b00:	18bb      	adds	r3, r7, r2
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	2b22      	cmp	r3, #34	@ 0x22
 8008b06:	d003      	beq.n	8008b10 <I2C_Slave_ISR_DMA+0x174>
 8008b08:	18bb      	adds	r3, r7, r2
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b0e:	d102      	bne.n	8008b16 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2222      	movs	r2, #34	@ 0x22
 8008b14:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	0011      	movs	r1, r2
 8008b1e:	0018      	movs	r0, r3
 8008b20:	f000 fbb2 	bl	8009288 <I2C_ITError>
      if (treatdmanack == 1U)
 8008b24:	e005      	b.n	8008b32 <I2C_Slave_ISR_DMA+0x196>
 8008b26:	e004      	b.n	8008b32 <I2C_Slave_ISR_DMA+0x196>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2210      	movs	r2, #16
 8008b2e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008b30:	e00f      	b.n	8008b52 <I2C_Slave_ISR_DMA+0x1b6>
      if (treatdmanack == 1U)
 8008b32:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008b34:	e00d      	b.n	8008b52 <I2C_Slave_ISR_DMA+0x1b6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	2208      	movs	r2, #8
 8008b3a:	4013      	ands	r3, r2
 8008b3c:	d009      	beq.n	8008b52 <I2C_Slave_ISR_DMA+0x1b6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2208      	movs	r2, #8
 8008b42:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008b44:	d005      	beq.n	8008b52 <I2C_Slave_ISR_DMA+0x1b6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8008b46:	68ba      	ldr	r2, [r7, #8]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	0011      	movs	r1, r2
 8008b4c:	0018      	movs	r0, r3
 8008b4e:	f000 f80b 	bl	8008b68 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2240      	movs	r2, #64	@ 0x40
 8008b56:	2100      	movs	r1, #0
 8008b58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	0018      	movs	r0, r3
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	b008      	add	sp, #32
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	ffff0000 	.word	0xffff0000

08008b68 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008b68:	b5b0      	push	{r4, r5, r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2241      	movs	r2, #65	@ 0x41
 8008b76:	5c9b      	ldrb	r3, [r3, r2]
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	001a      	movs	r2, r3
 8008b7c:	2328      	movs	r3, #40	@ 0x28
 8008b7e:	4013      	ands	r3, r2
 8008b80:	2b28      	cmp	r3, #40	@ 0x28
 8008b82:	d000      	beq.n	8008b86 <I2C_ITAddrCplt+0x1e>
 8008b84:	e088      	b.n	8008c98 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	699b      	ldr	r3, [r3, #24]
 8008b8c:	0c1b      	lsrs	r3, r3, #16
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	250f      	movs	r5, #15
 8008b92:	197b      	adds	r3, r7, r5
 8008b94:	2101      	movs	r1, #1
 8008b96:	400a      	ands	r2, r1
 8008b98:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	699b      	ldr	r3, [r3, #24]
 8008ba0:	0c1b      	lsrs	r3, r3, #16
 8008ba2:	b29a      	uxth	r2, r3
 8008ba4:	200c      	movs	r0, #12
 8008ba6:	183b      	adds	r3, r7, r0
 8008ba8:	21fe      	movs	r1, #254	@ 0xfe
 8008baa:	400a      	ands	r2, r1
 8008bac:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	b29a      	uxth	r2, r3
 8008bb6:	240a      	movs	r4, #10
 8008bb8:	193b      	adds	r3, r7, r4
 8008bba:	0592      	lsls	r2, r2, #22
 8008bbc:	0d92      	lsrs	r2, r2, #22
 8008bbe:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	2308      	movs	r3, #8
 8008bca:	18fb      	adds	r3, r7, r3
 8008bcc:	21fe      	movs	r1, #254	@ 0xfe
 8008bce:	400a      	ands	r2, r1
 8008bd0:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	d148      	bne.n	8008c6c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008bda:	0021      	movs	r1, r4
 8008bdc:	187b      	adds	r3, r7, r1
 8008bde:	881b      	ldrh	r3, [r3, #0]
 8008be0:	09db      	lsrs	r3, r3, #7
 8008be2:	b29a      	uxth	r2, r3
 8008be4:	183b      	adds	r3, r7, r0
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	4053      	eors	r3, r2
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	001a      	movs	r2, r3
 8008bee:	2306      	movs	r3, #6
 8008bf0:	4013      	ands	r3, r2
 8008bf2:	d120      	bne.n	8008c36 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8008bf4:	183b      	adds	r3, r7, r0
 8008bf6:	187a      	adds	r2, r7, r1
 8008bf8:	8812      	ldrh	r2, [r2, #0]
 8008bfa:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c00:	1c5a      	adds	r2, r3, #1
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c0a:	2b02      	cmp	r3, #2
 8008c0c:	d14c      	bne.n	8008ca8 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	2208      	movs	r2, #8
 8008c1a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2240      	movs	r2, #64	@ 0x40
 8008c20:	2100      	movs	r1, #0
 8008c22:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008c24:	183b      	adds	r3, r7, r0
 8008c26:	881a      	ldrh	r2, [r3, #0]
 8008c28:	197b      	adds	r3, r7, r5
 8008c2a:	7819      	ldrb	r1, [r3, #0]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	0018      	movs	r0, r3
 8008c30:	f7ff fa39 	bl	80080a6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008c34:	e038      	b.n	8008ca8 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8008c36:	240c      	movs	r4, #12
 8008c38:	193b      	adds	r3, r7, r4
 8008c3a:	2208      	movs	r2, #8
 8008c3c:	18ba      	adds	r2, r7, r2
 8008c3e:	8812      	ldrh	r2, [r2, #0]
 8008c40:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008c42:	2380      	movs	r3, #128	@ 0x80
 8008c44:	021a      	lsls	r2, r3, #8
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	0011      	movs	r1, r2
 8008c4a:	0018      	movs	r0, r3
 8008c4c:	f000 fe0a 	bl	8009864 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2240      	movs	r2, #64	@ 0x40
 8008c54:	2100      	movs	r1, #0
 8008c56:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008c58:	193b      	adds	r3, r7, r4
 8008c5a:	881a      	ldrh	r2, [r3, #0]
 8008c5c:	230f      	movs	r3, #15
 8008c5e:	18fb      	adds	r3, r7, r3
 8008c60:	7819      	ldrb	r1, [r3, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	0018      	movs	r0, r3
 8008c66:	f7ff fa1e 	bl	80080a6 <HAL_I2C_AddrCallback>
}
 8008c6a:	e01d      	b.n	8008ca8 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008c6c:	2380      	movs	r3, #128	@ 0x80
 8008c6e:	021a      	lsls	r2, r3, #8
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	0011      	movs	r1, r2
 8008c74:	0018      	movs	r0, r3
 8008c76:	f000 fdf5 	bl	8009864 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2240      	movs	r2, #64	@ 0x40
 8008c7e:	2100      	movs	r1, #0
 8008c80:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008c82:	230c      	movs	r3, #12
 8008c84:	18fb      	adds	r3, r7, r3
 8008c86:	881a      	ldrh	r2, [r3, #0]
 8008c88:	230f      	movs	r3, #15
 8008c8a:	18fb      	adds	r3, r7, r3
 8008c8c:	7819      	ldrb	r1, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	0018      	movs	r0, r3
 8008c92:	f7ff fa08 	bl	80080a6 <HAL_I2C_AddrCallback>
}
 8008c96:	e007      	b.n	8008ca8 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	2208      	movs	r2, #8
 8008c9e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2240      	movs	r2, #64	@ 0x40
 8008ca4:	2100      	movs	r1, #0
 8008ca6:	5499      	strb	r1, [r3, r2]
}
 8008ca8:	46c0      	nop			@ (mov r8, r8)
 8008caa:	46bd      	mov	sp, r7
 8008cac:	b004      	add	sp, #16
 8008cae:	bdb0      	pop	{r4, r5, r7, pc}

08008cb0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b082      	sub	sp, #8
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2242      	movs	r2, #66	@ 0x42
 8008cbc:	2100      	movs	r1, #0
 8008cbe:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2241      	movs	r2, #65	@ 0x41
 8008cc4:	5c9b      	ldrb	r3, [r3, r2]
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	2b21      	cmp	r3, #33	@ 0x21
 8008cca:	d117      	bne.n	8008cfc <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2241      	movs	r2, #65	@ 0x41
 8008cd0:	2120      	movs	r1, #32
 8008cd2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2211      	movs	r2, #17
 8008cd8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2101      	movs	r1, #1
 8008ce4:	0018      	movs	r0, r3
 8008ce6:	f000 fdbd 	bl	8009864 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2240      	movs	r2, #64	@ 0x40
 8008cee:	2100      	movs	r1, #0
 8008cf0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	0018      	movs	r0, r3
 8008cf6:	f7ff f9b6 	bl	8008066 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008cfa:	e016      	b.n	8008d2a <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2241      	movs	r2, #65	@ 0x41
 8008d00:	2120      	movs	r1, #32
 8008d02:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2212      	movs	r2, #18
 8008d08:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2102      	movs	r1, #2
 8008d14:	0018      	movs	r0, r3
 8008d16:	f000 fda5 	bl	8009864 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2240      	movs	r2, #64	@ 0x40
 8008d1e:	2100      	movs	r1, #0
 8008d20:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	0018      	movs	r0, r3
 8008d26:	f7ff f9a6 	bl	8008076 <HAL_I2C_MasterRxCpltCallback>
}
 8008d2a:	46c0      	nop			@ (mov r8, r8)
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	b002      	add	sp, #8
 8008d30:	bd80      	pop	{r7, pc}
	...

08008d34 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2242      	movs	r2, #66	@ 0x42
 8008d48:	2100      	movs	r1, #0
 8008d4a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	2380      	movs	r3, #128	@ 0x80
 8008d50:	01db      	lsls	r3, r3, #7
 8008d52:	4013      	ands	r3, r2
 8008d54:	d008      	beq.n	8008d68 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4924      	ldr	r1, [pc, #144]	@ (8008df4 <I2C_ITSlaveSeqCplt+0xc0>)
 8008d62:	400a      	ands	r2, r1
 8008d64:	601a      	str	r2, [r3, #0]
 8008d66:	e00c      	b.n	8008d82 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	2380      	movs	r3, #128	@ 0x80
 8008d6c:	021b      	lsls	r3, r3, #8
 8008d6e:	4013      	ands	r3, r2
 8008d70:	d007      	beq.n	8008d82 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	491e      	ldr	r1, [pc, #120]	@ (8008df8 <I2C_ITSlaveSeqCplt+0xc4>)
 8008d7e:	400a      	ands	r2, r1
 8008d80:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2241      	movs	r2, #65	@ 0x41
 8008d86:	5c9b      	ldrb	r3, [r3, r2]
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	2b29      	cmp	r3, #41	@ 0x29
 8008d8c:	d114      	bne.n	8008db8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2241      	movs	r2, #65	@ 0x41
 8008d92:	2128      	movs	r1, #40	@ 0x28
 8008d94:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2221      	movs	r2, #33	@ 0x21
 8008d9a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2101      	movs	r1, #1
 8008da0:	0018      	movs	r0, r3
 8008da2:	f000 fd5f 	bl	8009864 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2240      	movs	r2, #64	@ 0x40
 8008daa:	2100      	movs	r1, #0
 8008dac:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	0018      	movs	r0, r3
 8008db2:	f7ff f968 	bl	8008086 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008db6:	e019      	b.n	8008dec <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2241      	movs	r2, #65	@ 0x41
 8008dbc:	5c9b      	ldrb	r3, [r3, r2]
 8008dbe:	b2db      	uxtb	r3, r3
 8008dc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dc2:	d113      	bne.n	8008dec <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2241      	movs	r2, #65	@ 0x41
 8008dc8:	2128      	movs	r1, #40	@ 0x28
 8008dca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2222      	movs	r2, #34	@ 0x22
 8008dd0:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2102      	movs	r1, #2
 8008dd6:	0018      	movs	r0, r3
 8008dd8:	f000 fd44 	bl	8009864 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2240      	movs	r2, #64	@ 0x40
 8008de0:	2100      	movs	r1, #0
 8008de2:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	0018      	movs	r0, r3
 8008de8:	f7ff f955 	bl	8008096 <HAL_I2C_SlaveRxCpltCallback>
}
 8008dec:	46c0      	nop			@ (mov r8, r8)
 8008dee:	46bd      	mov	sp, r7
 8008df0:	b004      	add	sp, #16
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	ffffbfff 	.word	0xffffbfff
 8008df8:	ffff7fff 	.word	0xffff7fff

08008dfc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b086      	sub	sp, #24
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	2220      	movs	r2, #32
 8008e10:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2241      	movs	r2, #65	@ 0x41
 8008e16:	5c9b      	ldrb	r3, [r3, r2]
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b21      	cmp	r3, #33	@ 0x21
 8008e1c:	d108      	bne.n	8008e30 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2101      	movs	r1, #1
 8008e22:	0018      	movs	r0, r3
 8008e24:	f000 fd1e 	bl	8009864 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2211      	movs	r2, #17
 8008e2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e2e:	e00d      	b.n	8008e4c <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2241      	movs	r2, #65	@ 0x41
 8008e34:	5c9b      	ldrb	r3, [r3, r2]
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b22      	cmp	r3, #34	@ 0x22
 8008e3a:	d107      	bne.n	8008e4c <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2102      	movs	r1, #2
 8008e40:	0018      	movs	r0, r3
 8008e42:	f000 fd0f 	bl	8009864 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2212      	movs	r2, #18
 8008e4a:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	685a      	ldr	r2, [r3, #4]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	494e      	ldr	r1, [pc, #312]	@ (8008f90 <I2C_ITMasterCplt+0x194>)
 8008e58:	400a      	ands	r2, r1
 8008e5a:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a4b      	ldr	r2, [pc, #300]	@ (8008f94 <I2C_ITMasterCplt+0x198>)
 8008e66:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	2210      	movs	r2, #16
 8008e6c:	4013      	ands	r3, r2
 8008e6e:	d009      	beq.n	8008e84 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	2210      	movs	r2, #16
 8008e76:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e7c:	2204      	movs	r2, #4
 8008e7e:	431a      	orrs	r2, r3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2241      	movs	r2, #65	@ 0x41
 8008e88:	5c9b      	ldrb	r3, [r3, r2]
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	2b60      	cmp	r3, #96	@ 0x60
 8008e8e:	d109      	bne.n	8008ea4 <I2C_ITMasterCplt+0xa8>
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	2204      	movs	r2, #4
 8008e94:	4013      	ands	r3, r2
 8008e96:	d005      	beq.n	8008ea4 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	0018      	movs	r0, r3
 8008ea8:	f000 fb19 	bl	80094de <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eb0:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2241      	movs	r2, #65	@ 0x41
 8008eb6:	5c9b      	ldrb	r3, [r3, r2]
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b60      	cmp	r3, #96	@ 0x60
 8008ebc:	d002      	beq.n	8008ec4 <I2C_ITMasterCplt+0xc8>
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d007      	beq.n	8008ed4 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	0011      	movs	r1, r2
 8008ecc:	0018      	movs	r0, r3
 8008ece:	f000 f9db 	bl	8009288 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008ed2:	e058      	b.n	8008f86 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2241      	movs	r2, #65	@ 0x41
 8008ed8:	5c9b      	ldrb	r3, [r3, r2]
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	2b21      	cmp	r3, #33	@ 0x21
 8008ede:	d126      	bne.n	8008f2e <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2241      	movs	r2, #65	@ 0x41
 8008ee4:	2120      	movs	r1, #32
 8008ee6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2242      	movs	r2, #66	@ 0x42
 8008ef2:	5c9b      	ldrb	r3, [r3, r2]
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	2b40      	cmp	r3, #64	@ 0x40
 8008ef8:	d10c      	bne.n	8008f14 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2242      	movs	r2, #66	@ 0x42
 8008efe:	2100      	movs	r1, #0
 8008f00:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2240      	movs	r2, #64	@ 0x40
 8008f06:	2100      	movs	r1, #0
 8008f08:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	0018      	movs	r0, r3
 8008f0e:	f7ff f8e2 	bl	80080d6 <HAL_I2C_MemTxCpltCallback>
}
 8008f12:	e038      	b.n	8008f86 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2242      	movs	r2, #66	@ 0x42
 8008f18:	2100      	movs	r1, #0
 8008f1a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2240      	movs	r2, #64	@ 0x40
 8008f20:	2100      	movs	r1, #0
 8008f22:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	0018      	movs	r0, r3
 8008f28:	f7ff f89d 	bl	8008066 <HAL_I2C_MasterTxCpltCallback>
}
 8008f2c:	e02b      	b.n	8008f86 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2241      	movs	r2, #65	@ 0x41
 8008f32:	5c9b      	ldrb	r3, [r3, r2]
 8008f34:	b2db      	uxtb	r3, r3
 8008f36:	2b22      	cmp	r3, #34	@ 0x22
 8008f38:	d125      	bne.n	8008f86 <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2241      	movs	r2, #65	@ 0x41
 8008f3e:	2120      	movs	r1, #32
 8008f40:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2242      	movs	r2, #66	@ 0x42
 8008f4c:	5c9b      	ldrb	r3, [r3, r2]
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	2b40      	cmp	r3, #64	@ 0x40
 8008f52:	d10c      	bne.n	8008f6e <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2242      	movs	r2, #66	@ 0x42
 8008f58:	2100      	movs	r1, #0
 8008f5a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2240      	movs	r2, #64	@ 0x40
 8008f60:	2100      	movs	r1, #0
 8008f62:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	0018      	movs	r0, r3
 8008f68:	f7ff f8bd 	bl	80080e6 <HAL_I2C_MemRxCpltCallback>
}
 8008f6c:	e00b      	b.n	8008f86 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2242      	movs	r2, #66	@ 0x42
 8008f72:	2100      	movs	r1, #0
 8008f74:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2240      	movs	r2, #64	@ 0x40
 8008f7a:	2100      	movs	r1, #0
 8008f7c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	0018      	movs	r0, r3
 8008f82:	f7ff f878 	bl	8008076 <HAL_I2C_MasterRxCpltCallback>
}
 8008f86:	46c0      	nop			@ (mov r8, r8)
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	b006      	add	sp, #24
 8008f8c:	bd80      	pop	{r7, pc}
 8008f8e:	46c0      	nop			@ (mov r8, r8)
 8008f90:	fe00e800 	.word	0xfe00e800
 8008f94:	ffff0000 	.word	0xffff0000

08008f98 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b086      	sub	sp, #24
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008fae:	200f      	movs	r0, #15
 8008fb0:	183b      	adds	r3, r7, r0
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	2141      	movs	r1, #65	@ 0x41
 8008fb6:	5c52      	ldrb	r2, [r2, r1]
 8008fb8:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2220      	movs	r2, #32
 8008fc0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008fc2:	183b      	adds	r3, r7, r0
 8008fc4:	781b      	ldrb	r3, [r3, #0]
 8008fc6:	2b21      	cmp	r3, #33	@ 0x21
 8008fc8:	d003      	beq.n	8008fd2 <I2C_ITSlaveCplt+0x3a>
 8008fca:	183b      	adds	r3, r7, r0
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	2b29      	cmp	r3, #41	@ 0x29
 8008fd0:	d109      	bne.n	8008fe6 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008fd2:	4a7b      	ldr	r2, [pc, #492]	@ (80091c0 <I2C_ITSlaveCplt+0x228>)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	0011      	movs	r1, r2
 8008fd8:	0018      	movs	r0, r3
 8008fda:	f000 fc43 	bl	8009864 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2221      	movs	r2, #33	@ 0x21
 8008fe2:	631a      	str	r2, [r3, #48]	@ 0x30
 8008fe4:	e011      	b.n	800900a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008fe6:	220f      	movs	r2, #15
 8008fe8:	18bb      	adds	r3, r7, r2
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	2b22      	cmp	r3, #34	@ 0x22
 8008fee:	d003      	beq.n	8008ff8 <I2C_ITSlaveCplt+0x60>
 8008ff0:	18bb      	adds	r3, r7, r2
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ff6:	d108      	bne.n	800900a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008ff8:	4a72      	ldr	r2, [pc, #456]	@ (80091c4 <I2C_ITSlaveCplt+0x22c>)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	0011      	movs	r1, r2
 8008ffe:	0018      	movs	r0, r3
 8009000:	f000 fc30 	bl	8009864 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2222      	movs	r2, #34	@ 0x22
 8009008:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	685a      	ldr	r2, [r3, #4]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	2180      	movs	r1, #128	@ 0x80
 8009016:	0209      	lsls	r1, r1, #8
 8009018:	430a      	orrs	r2, r1
 800901a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	685a      	ldr	r2, [r3, #4]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4968      	ldr	r1, [pc, #416]	@ (80091c8 <I2C_ITSlaveCplt+0x230>)
 8009028:	400a      	ands	r2, r1
 800902a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	0018      	movs	r0, r3
 8009030:	f000 fa55 	bl	80094de <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	2380      	movs	r3, #128	@ 0x80
 8009038:	01db      	lsls	r3, r3, #7
 800903a:	4013      	ands	r3, r2
 800903c:	d013      	beq.n	8009066 <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	681a      	ldr	r2, [r3, #0]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4960      	ldr	r1, [pc, #384]	@ (80091cc <I2C_ITSlaveCplt+0x234>)
 800904a:	400a      	ands	r2, r1
 800904c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009052:	2b00      	cmp	r3, #0
 8009054:	d01f      	beq.n	8009096 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	b29a      	uxth	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009064:	e017      	b.n	8009096 <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	2380      	movs	r3, #128	@ 0x80
 800906a:	021b      	lsls	r3, r3, #8
 800906c:	4013      	ands	r3, r2
 800906e:	d012      	beq.n	8009096 <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4955      	ldr	r1, [pc, #340]	@ (80091d0 <I2C_ITSlaveCplt+0x238>)
 800907c:	400a      	ands	r2, r1
 800907e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009084:	2b00      	cmp	r3, #0
 8009086:	d006      	beq.n	8009096 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	b29a      	uxth	r2, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	2204      	movs	r2, #4
 800909a:	4013      	ands	r3, r2
 800909c:	d020      	beq.n	80090e0 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	2204      	movs	r2, #4
 80090a2:	4393      	bics	r3, r2
 80090a4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b0:	b2d2      	uxtb	r2, r2
 80090b2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b8:	1c5a      	adds	r2, r3, #1
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d00c      	beq.n	80090e0 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090ca:	3b01      	subs	r3, #1
 80090cc:	b29a      	uxth	r2, r3
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	3b01      	subs	r3, #1
 80090da:	b29a      	uxth	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090e4:	b29b      	uxth	r3, r3
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d005      	beq.n	80090f6 <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ee:	2204      	movs	r2, #4
 80090f0:	431a      	orrs	r2, r3
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2242      	movs	r2, #66	@ 0x42
 80090fa:	2100      	movs	r1, #0
 80090fc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2200      	movs	r2, #0
 8009102:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009108:	2b00      	cmp	r3, #0
 800910a:	d013      	beq.n	8009134 <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	0011      	movs	r1, r2
 8009114:	0018      	movs	r0, r3
 8009116:	f000 f8b7 	bl	8009288 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2241      	movs	r2, #65	@ 0x41
 800911e:	5c9b      	ldrb	r3, [r3, r2]
 8009120:	b2db      	uxtb	r3, r3
 8009122:	2b28      	cmp	r3, #40	@ 0x28
 8009124:	d147      	bne.n	80091b6 <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	0011      	movs	r1, r2
 800912c:	0018      	movs	r0, r3
 800912e:	f000 f853 	bl	80091d8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009132:	e040      	b.n	80091b6 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009138:	4a26      	ldr	r2, [pc, #152]	@ (80091d4 <I2C_ITSlaveCplt+0x23c>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d016      	beq.n	800916c <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	0018      	movs	r0, r3
 8009142:	f7ff fdf7 	bl	8008d34 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	4a22      	ldr	r2, [pc, #136]	@ (80091d4 <I2C_ITSlaveCplt+0x23c>)
 800914a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2241      	movs	r2, #65	@ 0x41
 8009150:	2120      	movs	r1, #32
 8009152:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2240      	movs	r2, #64	@ 0x40
 800915e:	2100      	movs	r1, #0
 8009160:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	0018      	movs	r0, r3
 8009166:	f7fe ffae 	bl	80080c6 <HAL_I2C_ListenCpltCallback>
}
 800916a:	e024      	b.n	80091b6 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2241      	movs	r2, #65	@ 0x41
 8009170:	5c9b      	ldrb	r3, [r3, r2]
 8009172:	b2db      	uxtb	r3, r3
 8009174:	2b22      	cmp	r3, #34	@ 0x22
 8009176:	d10f      	bne.n	8009198 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2241      	movs	r2, #65	@ 0x41
 800917c:	2120      	movs	r1, #32
 800917e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2240      	movs	r2, #64	@ 0x40
 800918a:	2100      	movs	r1, #0
 800918c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	0018      	movs	r0, r3
 8009192:	f7fe ff80 	bl	8008096 <HAL_I2C_SlaveRxCpltCallback>
}
 8009196:	e00e      	b.n	80091b6 <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2241      	movs	r2, #65	@ 0x41
 800919c:	2120      	movs	r1, #32
 800919e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2200      	movs	r2, #0
 80091a4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2240      	movs	r2, #64	@ 0x40
 80091aa:	2100      	movs	r1, #0
 80091ac:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	0018      	movs	r0, r3
 80091b2:	f7fe ff68 	bl	8008086 <HAL_I2C_SlaveTxCpltCallback>
}
 80091b6:	46c0      	nop			@ (mov r8, r8)
 80091b8:	46bd      	mov	sp, r7
 80091ba:	b006      	add	sp, #24
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	46c0      	nop			@ (mov r8, r8)
 80091c0:	00008001 	.word	0x00008001
 80091c4:	00008002 	.word	0x00008002
 80091c8:	fe00e800 	.word	0xfe00e800
 80091cc:	ffffbfff 	.word	0xffffbfff
 80091d0:	ffff7fff 	.word	0xffff7fff
 80091d4:	ffff0000 	.word	0xffff0000

080091d8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a26      	ldr	r2, [pc, #152]	@ (8009280 <I2C_ITListenCplt+0xa8>)
 80091e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2241      	movs	r2, #65	@ 0x41
 80091f2:	2120      	movs	r1, #32
 80091f4:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2242      	movs	r2, #66	@ 0x42
 80091fa:	2100      	movs	r1, #0
 80091fc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	2204      	movs	r2, #4
 8009208:	4013      	ands	r3, r2
 800920a:	d022      	beq.n	8009252 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009216:	b2d2      	uxtb	r2, r2
 8009218:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921e:	1c5a      	adds	r2, r3, #1
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009228:	2b00      	cmp	r3, #0
 800922a:	d012      	beq.n	8009252 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009230:	3b01      	subs	r3, #1
 8009232:	b29a      	uxth	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800923c:	b29b      	uxth	r3, r3
 800923e:	3b01      	subs	r3, #1
 8009240:	b29a      	uxth	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800924a:	2204      	movs	r2, #4
 800924c:	431a      	orrs	r2, r3
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009252:	4a0c      	ldr	r2, [pc, #48]	@ (8009284 <I2C_ITListenCplt+0xac>)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	0011      	movs	r1, r2
 8009258:	0018      	movs	r0, r3
 800925a:	f000 fb03 	bl	8009864 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2210      	movs	r2, #16
 8009264:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2240      	movs	r2, #64	@ 0x40
 800926a:	2100      	movs	r1, #0
 800926c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	0018      	movs	r0, r3
 8009272:	f7fe ff28 	bl	80080c6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009276:	46c0      	nop			@ (mov r8, r8)
 8009278:	46bd      	mov	sp, r7
 800927a:	b002      	add	sp, #8
 800927c:	bd80      	pop	{r7, pc}
 800927e:	46c0      	nop			@ (mov r8, r8)
 8009280:	ffff0000 	.word	0xffff0000
 8009284:	00008003 	.word	0x00008003

08009288 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
 8009290:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009292:	200f      	movs	r0, #15
 8009294:	183b      	adds	r3, r7, r0
 8009296:	687a      	ldr	r2, [r7, #4]
 8009298:	2141      	movs	r1, #65	@ 0x41
 800929a:	5c52      	ldrb	r2, [r2, r1]
 800929c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2242      	movs	r2, #66	@ 0x42
 80092a2:	2100      	movs	r1, #0
 80092a4:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4a72      	ldr	r2, [pc, #456]	@ (8009474 <I2C_ITError+0x1ec>)
 80092aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	431a      	orrs	r2, r3
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80092be:	183b      	adds	r3, r7, r0
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	2b28      	cmp	r3, #40	@ 0x28
 80092c4:	d007      	beq.n	80092d6 <I2C_ITError+0x4e>
 80092c6:	183b      	adds	r3, r7, r0
 80092c8:	781b      	ldrb	r3, [r3, #0]
 80092ca:	2b29      	cmp	r3, #41	@ 0x29
 80092cc:	d003      	beq.n	80092d6 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80092ce:	183b      	adds	r3, r7, r0
 80092d0:	781b      	ldrb	r3, [r3, #0]
 80092d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80092d4:	d10c      	bne.n	80092f0 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2103      	movs	r1, #3
 80092da:	0018      	movs	r0, r3
 80092dc:	f000 fac2 	bl	8009864 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2241      	movs	r2, #65	@ 0x41
 80092e4:	2128      	movs	r1, #40	@ 0x28
 80092e6:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a63      	ldr	r2, [pc, #396]	@ (8009478 <I2C_ITError+0x1f0>)
 80092ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80092ee:	e032      	b.n	8009356 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80092f0:	4a62      	ldr	r2, [pc, #392]	@ (800947c <I2C_ITError+0x1f4>)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	0011      	movs	r1, r2
 80092f6:	0018      	movs	r0, r3
 80092f8:	f000 fab4 	bl	8009864 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	0018      	movs	r0, r3
 8009300:	f000 f8ed 	bl	80094de <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2241      	movs	r2, #65	@ 0x41
 8009308:	5c9b      	ldrb	r3, [r3, r2]
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b60      	cmp	r3, #96	@ 0x60
 800930e:	d01f      	beq.n	8009350 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2241      	movs	r2, #65	@ 0x41
 8009314:	2120      	movs	r1, #32
 8009316:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	699b      	ldr	r3, [r3, #24]
 800931e:	2220      	movs	r2, #32
 8009320:	4013      	ands	r3, r2
 8009322:	2b20      	cmp	r3, #32
 8009324:	d114      	bne.n	8009350 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	699b      	ldr	r3, [r3, #24]
 800932c:	2210      	movs	r2, #16
 800932e:	4013      	ands	r3, r2
 8009330:	2b10      	cmp	r3, #16
 8009332:	d109      	bne.n	8009348 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	2210      	movs	r2, #16
 800933a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009340:	2204      	movs	r2, #4
 8009342:	431a      	orrs	r2, r3
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	2220      	movs	r2, #32
 800934e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2200      	movs	r2, #0
 8009354:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800935a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009360:	2b00      	cmp	r3, #0
 8009362:	d03b      	beq.n	80093dc <I2C_ITError+0x154>
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	2b11      	cmp	r3, #17
 8009368:	d002      	beq.n	8009370 <I2C_ITError+0xe8>
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	2b21      	cmp	r3, #33	@ 0x21
 800936e:	d135      	bne.n	80093dc <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	2380      	movs	r3, #128	@ 0x80
 8009378:	01db      	lsls	r3, r3, #7
 800937a:	401a      	ands	r2, r3
 800937c:	2380      	movs	r3, #128	@ 0x80
 800937e:	01db      	lsls	r3, r3, #7
 8009380:	429a      	cmp	r2, r3
 8009382:	d107      	bne.n	8009394 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	493c      	ldr	r1, [pc, #240]	@ (8009480 <I2C_ITError+0x1f8>)
 8009390:	400a      	ands	r2, r1
 8009392:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009398:	0018      	movs	r0, r3
 800939a:	f7fe f87c 	bl	8007496 <HAL_DMA_GetState>
 800939e:	0003      	movs	r3, r0
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d016      	beq.n	80093d2 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a8:	4a36      	ldr	r2, [pc, #216]	@ (8009484 <I2C_ITError+0x1fc>)
 80093aa:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2240      	movs	r2, #64	@ 0x40
 80093b0:	2100      	movs	r1, #0
 80093b2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b8:	0018      	movs	r0, r3
 80093ba:	f7fd ff77 	bl	80072ac <HAL_DMA_Abort_IT>
 80093be:	1e03      	subs	r3, r0, #0
 80093c0:	d051      	beq.n	8009466 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093cc:	0018      	movs	r0, r3
 80093ce:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80093d0:	e049      	b.n	8009466 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	0018      	movs	r0, r3
 80093d6:	f000 f859 	bl	800948c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80093da:	e044      	b.n	8009466 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d03b      	beq.n	800945c <I2C_ITError+0x1d4>
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	2b12      	cmp	r3, #18
 80093e8:	d002      	beq.n	80093f0 <I2C_ITError+0x168>
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	2b22      	cmp	r3, #34	@ 0x22
 80093ee:	d135      	bne.n	800945c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	2380      	movs	r3, #128	@ 0x80
 80093f8:	021b      	lsls	r3, r3, #8
 80093fa:	401a      	ands	r2, r3
 80093fc:	2380      	movs	r3, #128	@ 0x80
 80093fe:	021b      	lsls	r3, r3, #8
 8009400:	429a      	cmp	r2, r3
 8009402:	d107      	bne.n	8009414 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	491e      	ldr	r1, [pc, #120]	@ (8009488 <I2C_ITError+0x200>)
 8009410:	400a      	ands	r2, r1
 8009412:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009418:	0018      	movs	r0, r3
 800941a:	f7fe f83c 	bl	8007496 <HAL_DMA_GetState>
 800941e:	0003      	movs	r3, r0
 8009420:	2b01      	cmp	r3, #1
 8009422:	d016      	beq.n	8009452 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009428:	4a16      	ldr	r2, [pc, #88]	@ (8009484 <I2C_ITError+0x1fc>)
 800942a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2240      	movs	r2, #64	@ 0x40
 8009430:	2100      	movs	r1, #0
 8009432:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009438:	0018      	movs	r0, r3
 800943a:	f7fd ff37 	bl	80072ac <HAL_DMA_Abort_IT>
 800943e:	1e03      	subs	r3, r0, #0
 8009440:	d013      	beq.n	800946a <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009446:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800944c:	0018      	movs	r0, r3
 800944e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009450:	e00b      	b.n	800946a <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	0018      	movs	r0, r3
 8009456:	f000 f819 	bl	800948c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800945a:	e006      	b.n	800946a <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	0018      	movs	r0, r3
 8009460:	f000 f814 	bl	800948c <I2C_TreatErrorCallback>
  }
}
 8009464:	e002      	b.n	800946c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009466:	46c0      	nop			@ (mov r8, r8)
 8009468:	e000      	b.n	800946c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800946a:	46c0      	nop			@ (mov r8, r8)
}
 800946c:	46c0      	nop			@ (mov r8, r8)
 800946e:	46bd      	mov	sp, r7
 8009470:	b004      	add	sp, #16
 8009472:	bd80      	pop	{r7, pc}
 8009474:	ffff0000 	.word	0xffff0000
 8009478:	0800836d 	.word	0x0800836d
 800947c:	00008003 	.word	0x00008003
 8009480:	ffffbfff 	.word	0xffffbfff
 8009484:	08009697 	.word	0x08009697
 8009488:	ffff7fff 	.word	0xffff7fff

0800948c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2241      	movs	r2, #65	@ 0x41
 8009498:	5c9b      	ldrb	r3, [r3, r2]
 800949a:	b2db      	uxtb	r3, r3
 800949c:	2b60      	cmp	r3, #96	@ 0x60
 800949e:	d10f      	bne.n	80094c0 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2241      	movs	r2, #65	@ 0x41
 80094a4:	2120      	movs	r1, #32
 80094a6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2240      	movs	r2, #64	@ 0x40
 80094b2:	2100      	movs	r1, #0
 80094b4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	0018      	movs	r0, r3
 80094ba:	f7fe fe24 	bl	8008106 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80094be:	e00a      	b.n	80094d6 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2240      	movs	r2, #64	@ 0x40
 80094ca:	2100      	movs	r1, #0
 80094cc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	0018      	movs	r0, r3
 80094d2:	f7fe fe10 	bl	80080f6 <HAL_I2C_ErrorCallback>
}
 80094d6:	46c0      	nop			@ (mov r8, r8)
 80094d8:	46bd      	mov	sp, r7
 80094da:	b002      	add	sp, #8
 80094dc:	bd80      	pop	{r7, pc}

080094de <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b082      	sub	sp, #8
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	699b      	ldr	r3, [r3, #24]
 80094ec:	2202      	movs	r2, #2
 80094ee:	4013      	ands	r3, r2
 80094f0:	2b02      	cmp	r3, #2
 80094f2:	d103      	bne.n	80094fc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2200      	movs	r2, #0
 80094fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	2201      	movs	r2, #1
 8009504:	4013      	ands	r3, r2
 8009506:	2b01      	cmp	r3, #1
 8009508:	d007      	beq.n	800951a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	699a      	ldr	r2, [r3, #24]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2101      	movs	r1, #1
 8009516:	430a      	orrs	r2, r1
 8009518:	619a      	str	r2, [r3, #24]
  }
}
 800951a:	46c0      	nop			@ (mov r8, r8)
 800951c:	46bd      	mov	sp, r7
 800951e:	b002      	add	sp, #8
 8009520:	bd80      	pop	{r7, pc}
	...

08009524 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b084      	sub	sp, #16
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009530:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4920      	ldr	r1, [pc, #128]	@ (80095c0 <I2C_DMAMasterTransmitCplt+0x9c>)
 800953e:	400a      	ands	r2, r1
 8009540:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009546:	b29b      	uxth	r3, r3
 8009548:	2b00      	cmp	r3, #0
 800954a:	d105      	bne.n	8009558 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2120      	movs	r1, #32
 8009550:	0018      	movs	r0, r3
 8009552:	f000 f8f9 	bl	8009748 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009556:	e02e      	b.n	80095b6 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8009560:	189a      	adds	r2, r3, r2
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800956a:	b29b      	uxth	r3, r3
 800956c:	2bff      	cmp	r3, #255	@ 0xff
 800956e:	d903      	bls.n	8009578 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	22ff      	movs	r2, #255	@ 0xff
 8009574:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009576:	e004      	b.n	8009582 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800957c:	b29a      	uxth	r2, r3
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800958a:	0019      	movs	r1, r3
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	3328      	adds	r3, #40	@ 0x28
 8009592:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8009598:	f7fd fde2 	bl	8007160 <HAL_DMA_Start_IT>
 800959c:	1e03      	subs	r3, r0, #0
 800959e:	d005      	beq.n	80095ac <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2110      	movs	r1, #16
 80095a4:	0018      	movs	r0, r3
 80095a6:	f7ff fe6f 	bl	8009288 <I2C_ITError>
}
 80095aa:	e004      	b.n	80095b6 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2140      	movs	r1, #64	@ 0x40
 80095b0:	0018      	movs	r0, r3
 80095b2:	f000 f8c9 	bl	8009748 <I2C_Enable_IRQ>
}
 80095b6:	46c0      	nop			@ (mov r8, r8)
 80095b8:	46bd      	mov	sp, r7
 80095ba:	b004      	add	sp, #16
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	46c0      	nop			@ (mov r8, r8)
 80095c0:	ffffbfff 	.word	0xffffbfff

080095c4 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b084      	sub	sp, #16
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095d0:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4920      	ldr	r1, [pc, #128]	@ (8009660 <I2C_DMAMasterReceiveCplt+0x9c>)
 80095de:	400a      	ands	r2, r1
 80095e0:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d105      	bne.n	80095f8 <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2120      	movs	r1, #32
 80095f0:	0018      	movs	r0, r3
 80095f2:	f000 f8a9 	bl	8009748 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80095f6:	e02e      	b.n	8009656 <I2C_DMAMasterReceiveCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8009600:	189a      	adds	r2, r3, r2
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800960a:	b29b      	uxth	r3, r3
 800960c:	2bff      	cmp	r3, #255	@ 0xff
 800960e:	d903      	bls.n	8009618 <I2C_DMAMasterReceiveCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	22ff      	movs	r2, #255	@ 0xff
 8009614:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009616:	e004      	b.n	8009622 <I2C_DMAMasterReceiveCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800961c:	b29a      	uxth	r2, r3
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	3324      	adds	r3, #36	@ 0x24
 800962c:	0019      	movs	r1, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009632:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009638:	f7fd fd92 	bl	8007160 <HAL_DMA_Start_IT>
 800963c:	1e03      	subs	r3, r0, #0
 800963e:	d005      	beq.n	800964c <I2C_DMAMasterReceiveCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2110      	movs	r1, #16
 8009644:	0018      	movs	r0, r3
 8009646:	f7ff fe1f 	bl	8009288 <I2C_ITError>
}
 800964a:	e004      	b.n	8009656 <I2C_DMAMasterReceiveCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2140      	movs	r1, #64	@ 0x40
 8009650:	0018      	movs	r0, r3
 8009652:	f000 f879 	bl	8009748 <I2C_Enable_IRQ>
}
 8009656:	46c0      	nop			@ (mov r8, r8)
 8009658:	46bd      	mov	sp, r7
 800965a:	b004      	add	sp, #16
 800965c:	bd80      	pop	{r7, pc}
 800965e:	46c0      	nop			@ (mov r8, r8)
 8009660:	ffff7fff 	.word	0xffff7fff

08009664 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009670:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	685a      	ldr	r2, [r3, #4]
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	2180      	movs	r1, #128	@ 0x80
 800967e:	0209      	lsls	r1, r1, #8
 8009680:	430a      	orrs	r2, r1
 8009682:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2110      	movs	r1, #16
 8009688:	0018      	movs	r0, r3
 800968a:	f7ff fdfd 	bl	8009288 <I2C_ITError>
}
 800968e:	46c0      	nop			@ (mov r8, r8)
 8009690:	46bd      	mov	sp, r7
 8009692:	b004      	add	sp, #16
 8009694:	bd80      	pop	{r7, pc}

08009696 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b084      	sub	sp, #16
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096a2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d003      	beq.n	80096b4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b0:	2200      	movs	r2, #0
 80096b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d003      	beq.n	80096c4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096c0:	2200      	movs	r2, #0
 80096c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	0018      	movs	r0, r3
 80096c8:	f7ff fee0 	bl	800948c <I2C_TreatErrorCallback>
}
 80096cc:	46c0      	nop			@ (mov r8, r8)
 80096ce:	46bd      	mov	sp, r7
 80096d0:	b004      	add	sp, #16
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80096d4:	b590      	push	{r4, r7, lr}
 80096d6:	b087      	sub	sp, #28
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	0008      	movs	r0, r1
 80096de:	0011      	movs	r1, r2
 80096e0:	607b      	str	r3, [r7, #4]
 80096e2:	240a      	movs	r4, #10
 80096e4:	193b      	adds	r3, r7, r4
 80096e6:	1c02      	adds	r2, r0, #0
 80096e8:	801a      	strh	r2, [r3, #0]
 80096ea:	2009      	movs	r0, #9
 80096ec:	183b      	adds	r3, r7, r0
 80096ee:	1c0a      	adds	r2, r1, #0
 80096f0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096f2:	193b      	adds	r3, r7, r4
 80096f4:	881b      	ldrh	r3, [r3, #0]
 80096f6:	059b      	lsls	r3, r3, #22
 80096f8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80096fa:	183b      	adds	r3, r7, r0
 80096fc:	781b      	ldrb	r3, [r3, #0]
 80096fe:	0419      	lsls	r1, r3, #16
 8009700:	23ff      	movs	r3, #255	@ 0xff
 8009702:	041b      	lsls	r3, r3, #16
 8009704:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009706:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800970c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800970e:	4313      	orrs	r3, r2
 8009710:	005b      	lsls	r3, r3, #1
 8009712:	085b      	lsrs	r3, r3, #1
 8009714:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800971e:	0d51      	lsrs	r1, r2, #21
 8009720:	2280      	movs	r2, #128	@ 0x80
 8009722:	00d2      	lsls	r2, r2, #3
 8009724:	400a      	ands	r2, r1
 8009726:	4907      	ldr	r1, [pc, #28]	@ (8009744 <I2C_TransferConfig+0x70>)
 8009728:	430a      	orrs	r2, r1
 800972a:	43d2      	mvns	r2, r2
 800972c:	401a      	ands	r2, r3
 800972e:	0011      	movs	r1, r2
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	430a      	orrs	r2, r1
 8009738:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800973a:	46c0      	nop			@ (mov r8, r8)
 800973c:	46bd      	mov	sp, r7
 800973e:	b007      	add	sp, #28
 8009740:	bd90      	pop	{r4, r7, pc}
 8009742:	46c0      	nop			@ (mov r8, r8)
 8009744:	03ff63ff 	.word	0x03ff63ff

08009748 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	000a      	movs	r2, r1
 8009752:	1cbb      	adds	r3, r7, #2
 8009754:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8009756:	2300      	movs	r3, #0
 8009758:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800975e:	4b3e      	ldr	r3, [pc, #248]	@ (8009858 <I2C_Enable_IRQ+0x110>)
 8009760:	429a      	cmp	r2, r3
 8009762:	d035      	beq.n	80097d0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8009768:	4b3c      	ldr	r3, [pc, #240]	@ (800985c <I2C_Enable_IRQ+0x114>)
 800976a:	429a      	cmp	r2, r3
 800976c:	d030      	beq.n	80097d0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009772:	4b3b      	ldr	r3, [pc, #236]	@ (8009860 <I2C_Enable_IRQ+0x118>)
 8009774:	429a      	cmp	r2, r3
 8009776:	d02b      	beq.n	80097d0 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009778:	1cbb      	adds	r3, r7, #2
 800977a:	2200      	movs	r2, #0
 800977c:	5e9b      	ldrsh	r3, [r3, r2]
 800977e:	2b00      	cmp	r3, #0
 8009780:	da03      	bge.n	800978a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	22b8      	movs	r2, #184	@ 0xb8
 8009786:	4313      	orrs	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800978a:	1cbb      	adds	r3, r7, #2
 800978c:	881b      	ldrh	r3, [r3, #0]
 800978e:	2201      	movs	r2, #1
 8009790:	4013      	ands	r3, r2
 8009792:	d003      	beq.n	800979c <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	22f2      	movs	r2, #242	@ 0xf2
 8009798:	4313      	orrs	r3, r2
 800979a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800979c:	1cbb      	adds	r3, r7, #2
 800979e:	881b      	ldrh	r3, [r3, #0]
 80097a0:	2202      	movs	r2, #2
 80097a2:	4013      	ands	r3, r2
 80097a4:	d003      	beq.n	80097ae <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	22f4      	movs	r2, #244	@ 0xf4
 80097aa:	4313      	orrs	r3, r2
 80097ac:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80097ae:	1cbb      	adds	r3, r7, #2
 80097b0:	881b      	ldrh	r3, [r3, #0]
 80097b2:	2b10      	cmp	r3, #16
 80097b4:	d103      	bne.n	80097be <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2290      	movs	r2, #144	@ 0x90
 80097ba:	4313      	orrs	r3, r2
 80097bc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80097be:	1cbb      	adds	r3, r7, #2
 80097c0:	881b      	ldrh	r3, [r3, #0]
 80097c2:	2b20      	cmp	r3, #32
 80097c4:	d13c      	bne.n	8009840 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2220      	movs	r2, #32
 80097ca:	4313      	orrs	r3, r2
 80097cc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80097ce:	e037      	b.n	8009840 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80097d0:	1cbb      	adds	r3, r7, #2
 80097d2:	2200      	movs	r2, #0
 80097d4:	5e9b      	ldrsh	r3, [r3, r2]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	da03      	bge.n	80097e2 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	22b8      	movs	r2, #184	@ 0xb8
 80097de:	4313      	orrs	r3, r2
 80097e0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80097e2:	1cbb      	adds	r3, r7, #2
 80097e4:	881b      	ldrh	r3, [r3, #0]
 80097e6:	2201      	movs	r2, #1
 80097e8:	4013      	ands	r3, r2
 80097ea:	d003      	beq.n	80097f4 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	22f2      	movs	r2, #242	@ 0xf2
 80097f0:	4313      	orrs	r3, r2
 80097f2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80097f4:	1cbb      	adds	r3, r7, #2
 80097f6:	881b      	ldrh	r3, [r3, #0]
 80097f8:	2202      	movs	r2, #2
 80097fa:	4013      	ands	r3, r2
 80097fc:	d003      	beq.n	8009806 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	22f4      	movs	r2, #244	@ 0xf4
 8009802:	4313      	orrs	r3, r2
 8009804:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009806:	1cbb      	adds	r3, r7, #2
 8009808:	881b      	ldrh	r3, [r3, #0]
 800980a:	2b10      	cmp	r3, #16
 800980c:	d103      	bne.n	8009816 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	2290      	movs	r2, #144	@ 0x90
 8009812:	4313      	orrs	r3, r2
 8009814:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009816:	1cbb      	adds	r3, r7, #2
 8009818:	881b      	ldrh	r3, [r3, #0]
 800981a:	2b20      	cmp	r3, #32
 800981c:	d103      	bne.n	8009826 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2260      	movs	r2, #96	@ 0x60
 8009822:	4313      	orrs	r3, r2
 8009824:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800982a:	4b0d      	ldr	r3, [pc, #52]	@ (8009860 <I2C_Enable_IRQ+0x118>)
 800982c:	429a      	cmp	r2, r3
 800982e:	d007      	beq.n	8009840 <I2C_Enable_IRQ+0xf8>
 8009830:	1cbb      	adds	r3, r7, #2
 8009832:	881b      	ldrh	r3, [r3, #0]
 8009834:	2b40      	cmp	r3, #64	@ 0x40
 8009836:	d103      	bne.n	8009840 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2240      	movs	r2, #64	@ 0x40
 800983c:	4313      	orrs	r3, r2
 800983e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	6819      	ldr	r1, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	68fa      	ldr	r2, [r7, #12]
 800984c:	430a      	orrs	r2, r1
 800984e:	601a      	str	r2, [r3, #0]
}
 8009850:	46c0      	nop			@ (mov r8, r8)
 8009852:	46bd      	mov	sp, r7
 8009854:	b004      	add	sp, #16
 8009856:	bd80      	pop	{r7, pc}
 8009858:	0800856d 	.word	0x0800856d
 800985c:	0800899d 	.word	0x0800899d
 8009860:	08008765 	.word	0x08008765

08009864 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	000a      	movs	r2, r1
 800986e:	1cbb      	adds	r3, r7, #2
 8009870:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8009872:	2300      	movs	r3, #0
 8009874:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009876:	1cbb      	adds	r3, r7, #2
 8009878:	881b      	ldrh	r3, [r3, #0]
 800987a:	2201      	movs	r2, #1
 800987c:	4013      	ands	r3, r2
 800987e:	d010      	beq.n	80098a2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2242      	movs	r2, #66	@ 0x42
 8009884:	4313      	orrs	r3, r2
 8009886:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2241      	movs	r2, #65	@ 0x41
 800988c:	5c9b      	ldrb	r3, [r3, r2]
 800988e:	b2db      	uxtb	r3, r3
 8009890:	001a      	movs	r2, r3
 8009892:	2328      	movs	r3, #40	@ 0x28
 8009894:	4013      	ands	r3, r2
 8009896:	2b28      	cmp	r3, #40	@ 0x28
 8009898:	d003      	beq.n	80098a2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	22b0      	movs	r2, #176	@ 0xb0
 800989e:	4313      	orrs	r3, r2
 80098a0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80098a2:	1cbb      	adds	r3, r7, #2
 80098a4:	881b      	ldrh	r3, [r3, #0]
 80098a6:	2202      	movs	r2, #2
 80098a8:	4013      	ands	r3, r2
 80098aa:	d010      	beq.n	80098ce <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2244      	movs	r2, #68	@ 0x44
 80098b0:	4313      	orrs	r3, r2
 80098b2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2241      	movs	r2, #65	@ 0x41
 80098b8:	5c9b      	ldrb	r3, [r3, r2]
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	001a      	movs	r2, r3
 80098be:	2328      	movs	r3, #40	@ 0x28
 80098c0:	4013      	ands	r3, r2
 80098c2:	2b28      	cmp	r3, #40	@ 0x28
 80098c4:	d003      	beq.n	80098ce <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	22b0      	movs	r2, #176	@ 0xb0
 80098ca:	4313      	orrs	r3, r2
 80098cc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80098ce:	1cbb      	adds	r3, r7, #2
 80098d0:	2200      	movs	r2, #0
 80098d2:	5e9b      	ldrsh	r3, [r3, r2]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	da03      	bge.n	80098e0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	22b8      	movs	r2, #184	@ 0xb8
 80098dc:	4313      	orrs	r3, r2
 80098de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80098e0:	1cbb      	adds	r3, r7, #2
 80098e2:	881b      	ldrh	r3, [r3, #0]
 80098e4:	2b10      	cmp	r3, #16
 80098e6:	d103      	bne.n	80098f0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2290      	movs	r2, #144	@ 0x90
 80098ec:	4313      	orrs	r3, r2
 80098ee:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80098f0:	1cbb      	adds	r3, r7, #2
 80098f2:	881b      	ldrh	r3, [r3, #0]
 80098f4:	2b20      	cmp	r3, #32
 80098f6:	d103      	bne.n	8009900 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2220      	movs	r2, #32
 80098fc:	4313      	orrs	r3, r2
 80098fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009900:	1cbb      	adds	r3, r7, #2
 8009902:	881b      	ldrh	r3, [r3, #0]
 8009904:	2b40      	cmp	r3, #64	@ 0x40
 8009906:	d103      	bne.n	8009910 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2240      	movs	r2, #64	@ 0x40
 800990c:	4313      	orrs	r3, r2
 800990e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	681a      	ldr	r2, [r3, #0]
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	43d9      	mvns	r1, r3
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	400a      	ands	r2, r1
 8009920:	601a      	str	r2, [r3, #0]
}
 8009922:	46c0      	nop			@ (mov r8, r8)
 8009924:	46bd      	mov	sp, r7
 8009926:	b004      	add	sp, #16
 8009928:	bd80      	pop	{r7, pc}
	...

0800992c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b082      	sub	sp, #8
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
 8009934:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2241      	movs	r2, #65	@ 0x41
 800993a:	5c9b      	ldrb	r3, [r3, r2]
 800993c:	b2db      	uxtb	r3, r3
 800993e:	2b20      	cmp	r3, #32
 8009940:	d138      	bne.n	80099b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2240      	movs	r2, #64	@ 0x40
 8009946:	5c9b      	ldrb	r3, [r3, r2]
 8009948:	2b01      	cmp	r3, #1
 800994a:	d101      	bne.n	8009950 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800994c:	2302      	movs	r3, #2
 800994e:	e032      	b.n	80099b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2240      	movs	r2, #64	@ 0x40
 8009954:	2101      	movs	r1, #1
 8009956:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2241      	movs	r2, #65	@ 0x41
 800995c:	2124      	movs	r1, #36	@ 0x24
 800995e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681a      	ldr	r2, [r3, #0]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	2101      	movs	r1, #1
 800996c:	438a      	bics	r2, r1
 800996e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4911      	ldr	r1, [pc, #68]	@ (80099c0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800997c:	400a      	ands	r2, r1
 800997e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	6819      	ldr	r1, [r3, #0]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	683a      	ldr	r2, [r7, #0]
 800998c:	430a      	orrs	r2, r1
 800998e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	681a      	ldr	r2, [r3, #0]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2101      	movs	r1, #1
 800999c:	430a      	orrs	r2, r1
 800999e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2241      	movs	r2, #65	@ 0x41
 80099a4:	2120      	movs	r1, #32
 80099a6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2240      	movs	r2, #64	@ 0x40
 80099ac:	2100      	movs	r1, #0
 80099ae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	e000      	b.n	80099b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80099b4:	2302      	movs	r3, #2
  }
}
 80099b6:	0018      	movs	r0, r3
 80099b8:	46bd      	mov	sp, r7
 80099ba:	b002      	add	sp, #8
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	46c0      	nop			@ (mov r8, r8)
 80099c0:	ffffefff 	.word	0xffffefff

080099c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2241      	movs	r2, #65	@ 0x41
 80099d2:	5c9b      	ldrb	r3, [r3, r2]
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	2b20      	cmp	r3, #32
 80099d8:	d139      	bne.n	8009a4e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2240      	movs	r2, #64	@ 0x40
 80099de:	5c9b      	ldrb	r3, [r3, r2]
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d101      	bne.n	80099e8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80099e4:	2302      	movs	r3, #2
 80099e6:	e033      	b.n	8009a50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2240      	movs	r2, #64	@ 0x40
 80099ec:	2101      	movs	r1, #1
 80099ee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2241      	movs	r2, #65	@ 0x41
 80099f4:	2124      	movs	r1, #36	@ 0x24
 80099f6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2101      	movs	r1, #1
 8009a04:	438a      	bics	r2, r1
 8009a06:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	4a11      	ldr	r2, [pc, #68]	@ (8009a58 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8009a14:	4013      	ands	r3, r2
 8009a16:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	021b      	lsls	r3, r3, #8
 8009a1c:	68fa      	ldr	r2, [r7, #12]
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68fa      	ldr	r2, [r7, #12]
 8009a28:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	681a      	ldr	r2, [r3, #0]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2101      	movs	r1, #1
 8009a36:	430a      	orrs	r2, r1
 8009a38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2241      	movs	r2, #65	@ 0x41
 8009a3e:	2120      	movs	r1, #32
 8009a40:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2240      	movs	r2, #64	@ 0x40
 8009a46:	2100      	movs	r1, #0
 8009a48:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	e000      	b.n	8009a50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009a4e:	2302      	movs	r3, #2
  }
}
 8009a50:	0018      	movs	r0, r3
 8009a52:	46bd      	mov	sp, r7
 8009a54:	b004      	add	sp, #16
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	fffff0ff 	.word	0xfffff0ff

08009a5c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b088      	sub	sp, #32
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d101      	bne.n	8009a6e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e0e1      	b.n	8009c32 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2235      	movs	r2, #53	@ 0x35
 8009a72:	5c9b      	ldrb	r3, [r3, r2]
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d107      	bne.n	8009a8a <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2234      	movs	r2, #52	@ 0x34
 8009a7e:	2100      	movs	r1, #0
 8009a80:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	0018      	movs	r0, r3
 8009a86:	f7fa fab3 	bl	8003ff0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2235      	movs	r2, #53	@ 0x35
 8009a8e:	2102      	movs	r1, #2
 8009a90:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	69da      	ldr	r2, [r3, #28]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4967      	ldr	r1, [pc, #412]	@ (8009c3c <HAL_I2S_Init+0x1e0>)
 8009a9e:	400a      	ands	r2, r1
 8009aa0:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2202      	movs	r2, #2
 8009aa8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d073      	beq.n	8009b9a <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	68db      	ldr	r3, [r3, #12]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d102      	bne.n	8009ac0 <HAL_I2S_Init+0x64>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8009aba:	2310      	movs	r3, #16
 8009abc:	617b      	str	r3, [r7, #20]
 8009abe:	e001      	b.n	8009ac4 <HAL_I2S_Init+0x68>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8009ac0:	2320      	movs	r3, #32
 8009ac2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	2b20      	cmp	r3, #32
 8009aca:	d802      	bhi.n	8009ad2 <HAL_I2S_Init+0x76>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	005b      	lsls	r3, r3, #1
 8009ad0:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 8009ad2:	f001 f957 	bl	800ad84 <HAL_RCC_GetSysClockFreq>
 8009ad6:	0003      	movs	r3, r0
 8009ad8:	60fb      	str	r3, [r7, #12]

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	691a      	ldr	r2, [r3, #16]
 8009ade:	2380      	movs	r3, #128	@ 0x80
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d131      	bne.n	8009b4a <HAL_I2S_Init+0xee>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d016      	beq.n	8009b1c <HAL_I2S_Init+0xc0>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	0019      	movs	r1, r3
 8009af4:	68f8      	ldr	r0, [r7, #12]
 8009af6:	f7f6 fb23 	bl	8000140 <__udivsi3>
 8009afa:	0003      	movs	r3, r0
 8009afc:	001a      	movs	r2, r3
 8009afe:	0013      	movs	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	189b      	adds	r3, r3, r2
 8009b04:	005b      	lsls	r3, r3, #1
 8009b06:	001a      	movs	r2, r3
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	695b      	ldr	r3, [r3, #20]
 8009b0c:	0019      	movs	r1, r3
 8009b0e:	0010      	movs	r0, r2
 8009b10:	f7f6 fb16 	bl	8000140 <__udivsi3>
 8009b14:	0003      	movs	r3, r0
 8009b16:	3305      	adds	r3, #5
 8009b18:	613b      	str	r3, [r7, #16]
 8009b1a:	e02a      	b.n	8009b72 <HAL_I2S_Init+0x116>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	00db      	lsls	r3, r3, #3
 8009b20:	0019      	movs	r1, r3
 8009b22:	68f8      	ldr	r0, [r7, #12]
 8009b24:	f7f6 fb0c 	bl	8000140 <__udivsi3>
 8009b28:	0003      	movs	r3, r0
 8009b2a:	001a      	movs	r2, r3
 8009b2c:	0013      	movs	r3, r2
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	189b      	adds	r3, r3, r2
 8009b32:	005b      	lsls	r3, r3, #1
 8009b34:	001a      	movs	r2, r3
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	695b      	ldr	r3, [r3, #20]
 8009b3a:	0019      	movs	r1, r3
 8009b3c:	0010      	movs	r0, r2
 8009b3e:	f7f6 faff 	bl	8000140 <__udivsi3>
 8009b42:	0003      	movs	r3, r0
 8009b44:	3305      	adds	r3, #5
 8009b46:	613b      	str	r3, [r7, #16]
 8009b48:	e013      	b.n	8009b72 <HAL_I2S_Init+0x116>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009b4a:	6979      	ldr	r1, [r7, #20]
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f7f6 faf7 	bl	8000140 <__udivsi3>
 8009b52:	0003      	movs	r3, r0
 8009b54:	001a      	movs	r2, r3
 8009b56:	0013      	movs	r3, r2
 8009b58:	009b      	lsls	r3, r3, #2
 8009b5a:	189b      	adds	r3, r3, r2
 8009b5c:	005b      	lsls	r3, r3, #1
 8009b5e:	001a      	movs	r2, r3
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	695b      	ldr	r3, [r3, #20]
 8009b64:	0019      	movs	r1, r3
 8009b66:	0010      	movs	r0, r2
 8009b68:	f7f6 faea 	bl	8000140 <__udivsi3>
 8009b6c:	0003      	movs	r3, r0
 8009b6e:	3305      	adds	r3, #5
 8009b70:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	210a      	movs	r1, #10
 8009b76:	0018      	movs	r0, r3
 8009b78:	f7f6 fae2 	bl	8000140 <__udivsi3>
 8009b7c:	0003      	movs	r3, r0
 8009b7e:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	2201      	movs	r2, #1
 8009b84:	4013      	ands	r3, r2
 8009b86:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8009b88:	693a      	ldr	r2, [r7, #16]
 8009b8a:	69bb      	ldr	r3, [r7, #24]
 8009b8c:	1ad3      	subs	r3, r2, r3
 8009b8e:	085b      	lsrs	r3, r3, #1
 8009b90:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8009b92:	69bb      	ldr	r3, [r7, #24]
 8009b94:	021b      	lsls	r3, r3, #8
 8009b96:	61bb      	str	r3, [r7, #24]
 8009b98:	e003      	b.n	8009ba2 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8009b9a:	2302      	movs	r3, #2
 8009b9c:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8009ba2:	69fb      	ldr	r3, [r7, #28]
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	d902      	bls.n	8009bae <HAL_I2S_Init+0x152>
 8009ba8:	69fb      	ldr	r3, [r7, #28]
 8009baa:	2bff      	cmp	r3, #255	@ 0xff
 8009bac:	d907      	bls.n	8009bbe <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bb2:	2210      	movs	r2, #16
 8009bb4:	431a      	orrs	r2, r3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e039      	b.n	8009c32 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	691a      	ldr	r2, [r3, #16]
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	431a      	orrs	r2, r3
 8009bc6:	0011      	movs	r1, r2
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	69fa      	ldr	r2, [r7, #28]
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	69db      	ldr	r3, [r3, #28]
 8009bd8:	4a18      	ldr	r2, [pc, #96]	@ (8009c3c <HAL_I2S_Init+0x1e0>)
 8009bda:	401a      	ands	r2, r3
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6859      	ldr	r1, [r3, #4]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	4319      	orrs	r1, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	68db      	ldr	r3, [r3, #12]
 8009bea:	4319      	orrs	r1, r3
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	699b      	ldr	r3, [r3, #24]
 8009bf0:	430b      	orrs	r3, r1
 8009bf2:	431a      	orrs	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	2180      	movs	r1, #128	@ 0x80
 8009bfa:	0109      	lsls	r1, r1, #4
 8009bfc:	430a      	orrs	r2, r1
 8009bfe:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	2b30      	cmp	r3, #48	@ 0x30
 8009c06:	d003      	beq.n	8009c10 <HAL_I2S_Init+0x1b4>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	2bb0      	cmp	r3, #176	@ 0xb0
 8009c0e:	d108      	bne.n	8009c22 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	69da      	ldr	r2, [r3, #28]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	2180      	movs	r1, #128	@ 0x80
 8009c1c:	0149      	lsls	r1, r1, #5
 8009c1e:	430a      	orrs	r2, r1
 8009c20:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2235      	movs	r2, #53	@ 0x35
 8009c2c:	2101      	movs	r1, #1
 8009c2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009c30:	2300      	movs	r3, #0
}
 8009c32:	0018      	movs	r0, r3
 8009c34:	46bd      	mov	sp, r7
 8009c36:	b008      	add	sp, #32
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	46c0      	nop			@ (mov r8, r8)
 8009c3c:	fffff040 	.word	0xfffff040

08009c40 <HAL_I2S_DeInit>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b082      	sub	sp, #8
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d101      	bne.n	8009c52 <HAL_I2S_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c4e:	2301      	movs	r3, #1
 8009c50:	e01b      	b.n	8009c8a <HAL_I2S_DeInit+0x4a>
  }

  /* Check the parameters */
  assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance));

  hi2s->State = HAL_I2S_STATE_BUSY;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2235      	movs	r2, #53	@ 0x35
 8009c56:	2102      	movs	r1, #2
 8009c58:	5499      	strb	r1, [r3, r2]

  /* Disable the I2S Peripheral Clock */
  __HAL_I2S_DISABLE(hi2s);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	69da      	ldr	r2, [r3, #28]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	490b      	ldr	r1, [pc, #44]	@ (8009c94 <HAL_I2S_DeInit+0x54>)
 8009c66:	400a      	ands	r2, r1
 8009c68:	61da      	str	r2, [r3, #28]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hi2s->MspDeInitCallback(hi2s);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_I2S_MspDeInit(hi2s);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	0018      	movs	r0, r3
 8009c6e:	f7fa fa33 	bl	80040d8 <HAL_I2S_MspDeInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_RESET;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2235      	movs	r2, #53	@ 0x35
 8009c7c:	2100      	movs	r1, #0
 8009c7e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2s);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2234      	movs	r2, #52	@ 0x34
 8009c84:	2100      	movs	r1, #0
 8009c86:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009c88:	2300      	movs	r3, #0
}
 8009c8a:	0018      	movs	r0, r3
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	b002      	add	sp, #8
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	46c0      	nop			@ (mov r8, r8)
 8009c94:	fffffbff 	.word	0xfffffbff

08009c98 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b086      	sub	sp, #24
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	1dbb      	adds	r3, r7, #6
 8009ca4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d003      	beq.n	8009cb4 <HAL_I2S_Receive_DMA+0x1c>
 8009cac:	1dbb      	adds	r3, r7, #6
 8009cae:	881b      	ldrh	r3, [r3, #0]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d101      	bne.n	8009cb8 <HAL_I2S_Receive_DMA+0x20>
  {
    return  HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e0a6      	b.n	8009e06 <HAL_I2S_Receive_DMA+0x16e>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2234      	movs	r2, #52	@ 0x34
 8009cbc:	5c9b      	ldrb	r3, [r3, r2]
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	d101      	bne.n	8009cc8 <HAL_I2S_Receive_DMA+0x30>
 8009cc4:	2302      	movs	r3, #2
 8009cc6:	e09e      	b.n	8009e06 <HAL_I2S_Receive_DMA+0x16e>
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2234      	movs	r2, #52	@ 0x34
 8009ccc:	2101      	movs	r1, #1
 8009cce:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2235      	movs	r2, #53	@ 0x35
 8009cd4:	5c9b      	ldrb	r3, [r3, r2]
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d005      	beq.n	8009ce8 <HAL_I2S_Receive_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2234      	movs	r2, #52	@ 0x34
 8009ce0:	2100      	movs	r1, #0
 8009ce2:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8009ce4:	2302      	movs	r3, #2
 8009ce6:	e08e      	b.n	8009e06 <HAL_I2S_Receive_DMA+0x16e>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2235      	movs	r2, #53	@ 0x35
 8009cec:	2104      	movs	r1, #4
 8009cee:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->pRxBuffPtr = pData;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	69db      	ldr	r3, [r3, #28]
 8009d02:	2207      	movs	r2, #7
 8009d04:	4013      	ands	r3, r2
 8009d06:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	2b03      	cmp	r3, #3
 8009d0c:	d002      	beq.n	8009d14 <HAL_I2S_Receive_DMA+0x7c>
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	2b05      	cmp	r3, #5
 8009d12:	d10c      	bne.n	8009d2e <HAL_I2S_Receive_DMA+0x96>
  {
    hi2s->RxXferSize = (Size << 1U);
 8009d14:	1dbb      	adds	r3, r7, #6
 8009d16:	881b      	ldrh	r3, [r3, #0]
 8009d18:	18db      	adds	r3, r3, r3
 8009d1a:	b29a      	uxth	r2, r3
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->RxXferCount = (Size << 1U);
 8009d20:	1dbb      	adds	r3, r7, #6
 8009d22:	881b      	ldrh	r3, [r3, #0]
 8009d24:	18db      	adds	r3, r3, r3
 8009d26:	b29a      	uxth	r2, r3
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009d2c:	e007      	b.n	8009d3e <HAL_I2S_Receive_DMA+0xa6>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	1dba      	adds	r2, r7, #6
 8009d32:	8812      	ldrh	r2, [r2, #0]
 8009d34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->RxXferCount = Size;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	1dba      	adds	r2, r7, #6
 8009d3a:	8812      	ldrh	r2, [r2, #0]
 8009d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d42:	4a33      	ldr	r2, [pc, #204]	@ (8009e10 <HAL_I2S_Receive_DMA+0x178>)
 8009d44:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d4a:	4a32      	ldr	r2, [pc, #200]	@ (8009e14 <HAL_I2S_Receive_DMA+0x17c>)
 8009d4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d52:	4a31      	ldr	r2, [pc, #196]	@ (8009e18 <HAL_I2S_Receive_DMA+0x180>)
 8009d54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	69da      	ldr	r2, [r3, #28]
 8009d5c:	23c0      	movs	r3, #192	@ 0xc0
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	401a      	ands	r2, r3
 8009d62:	23c0      	movs	r3, #192	@ 0xc0
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d10a      	bne.n	8009d80 <HAL_I2S_Receive_DMA+0xe8>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	613b      	str	r3, [r7, #16]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	613b      	str	r3, [r7, #16]
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	689b      	ldr	r3, [r3, #8]
 8009d7c:	613b      	str	r3, [r7, #16]
 8009d7e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	330c      	adds	r3, #12
 8009d8a:	0019      	movs	r1, r3
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d90:	001a      	movs	r2, r3
                                 hi2s->RxXferSize))
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d96:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8009d98:	f7fd f9e2 	bl	8007160 <HAL_DMA_Start_IT>
 8009d9c:	1e03      	subs	r3, r0, #0
 8009d9e:	d00f      	beq.n	8009dc0 <HAL_I2S_Receive_DMA+0x128>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da4:	2208      	movs	r2, #8
 8009da6:	431a      	orrs	r2, r3
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	639a      	str	r2, [r3, #56]	@ 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2235      	movs	r2, #53	@ 0x35
 8009db0:	2101      	movs	r1, #1
 8009db2:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	2234      	movs	r2, #52	@ 0x34
 8009db8:	2100      	movs	r1, #0
 8009dba:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e022      	b.n	8009e06 <HAL_I2S_Receive_DMA+0x16e>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	69da      	ldr	r2, [r3, #28]
 8009dc6:	2380      	movs	r3, #128	@ 0x80
 8009dc8:	00db      	lsls	r3, r3, #3
 8009dca:	4013      	ands	r3, r2
 8009dcc:	d108      	bne.n	8009de0 <HAL_I2S_Receive_DMA+0x148>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	69da      	ldr	r2, [r3, #28]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	2180      	movs	r1, #128	@ 0x80
 8009dda:	00c9      	lsls	r1, r1, #3
 8009ddc:	430a      	orrs	r2, r1
 8009dde:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	685b      	ldr	r3, [r3, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	4013      	ands	r3, r2
 8009dea:	d107      	bne.n	8009dfc <HAL_I2S_Receive_DMA+0x164>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	685a      	ldr	r2, [r3, #4]
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2101      	movs	r1, #1
 8009df8:	430a      	orrs	r2, r1
 8009dfa:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2234      	movs	r2, #52	@ 0x34
 8009e00:	2100      	movs	r1, #0
 8009e02:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 8009e04:	2300      	movs	r3, #0
}
 8009e06:	0018      	movs	r0, r3
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	b006      	add	sp, #24
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	46c0      	nop			@ (mov r8, r8)
 8009e10:	0800a019 	.word	0x0800a019
 8009e14:	08009fd5 	.word	0x08009fd5
 8009e18:	0800a037 	.word	0x0800a037

08009e1c <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b086      	sub	sp, #24
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009e24:	2317      	movs	r3, #23
 8009e26:	18fb      	adds	r3, r7, r3
 8009e28:	2200      	movs	r2, #0
 8009e2a:	701a      	strb	r2, [r3, #0]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	685a      	ldr	r2, [r3, #4]
 8009e30:	2380      	movs	r3, #128	@ 0x80
 8009e32:	009b      	lsls	r3, r3, #2
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d003      	beq.n	8009e40 <HAL_I2S_DMAStop+0x24>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d158      	bne.n	8009ef2 <HAL_I2S_DMAStop+0xd6>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d010      	beq.n	8009e6a <HAL_I2S_DMAStop+0x4e>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e4c:	0018      	movs	r0, r3
 8009e4e:	f7fd f9ed 	bl	800722c <HAL_DMA_Abort>
 8009e52:	1e03      	subs	r3, r0, #0
 8009e54:	d009      	beq.n	8009e6a <HAL_I2S_DMAStop+0x4e>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e5a:	2208      	movs	r2, #8
 8009e5c:	431a      	orrs	r2, r3
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	639a      	str	r2, [r3, #56]	@ 0x38
        errorcode = HAL_ERROR;
 8009e62:	2317      	movs	r3, #23
 8009e64:	18fb      	adds	r3, r7, r3
 8009e66:	2201      	movs	r2, #1
 8009e68:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	2364      	movs	r3, #100	@ 0x64
 8009e6e:	2201      	movs	r2, #1
 8009e70:	2102      	movs	r1, #2
 8009e72:	f000 f907 	bl	800a084 <I2S_WaitFlagStateUntilTimeout>
 8009e76:	1e03      	subs	r3, r0, #0
 8009e78:	d00d      	beq.n	8009e96 <HAL_I2S_DMAStop+0x7a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e7e:	2201      	movs	r2, #1
 8009e80:	431a      	orrs	r2, r3
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	639a      	str	r2, [r3, #56]	@ 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2235      	movs	r2, #53	@ 0x35
 8009e8a:	2101      	movs	r1, #1
 8009e8c:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 8009e8e:	2317      	movs	r3, #23
 8009e90:	18fb      	adds	r3, r7, r3
 8009e92:	2201      	movs	r2, #1
 8009e94:	701a      	strb	r2, [r3, #0]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	2364      	movs	r3, #100	@ 0x64
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	2180      	movs	r1, #128	@ 0x80
 8009e9e:	f000 f8f1 	bl	800a084 <I2S_WaitFlagStateUntilTimeout>
 8009ea2:	1e03      	subs	r3, r0, #0
 8009ea4:	d00d      	beq.n	8009ec2 <HAL_I2S_DMAStop+0xa6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eaa:	2201      	movs	r2, #1
 8009eac:	431a      	orrs	r2, r3
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	639a      	str	r2, [r3, #56]	@ 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2235      	movs	r2, #53	@ 0x35
 8009eb6:	2101      	movs	r1, #1
 8009eb8:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 8009eba:	2317      	movs	r3, #23
 8009ebc:	18fb      	adds	r3, r7, r3
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	69da      	ldr	r2, [r3, #28]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	4938      	ldr	r1, [pc, #224]	@ (8009fb0 <HAL_I2S_DMAStop+0x194>)
 8009ece:	400a      	ands	r2, r1
 8009ed0:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	613b      	str	r3, [r7, #16]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	689b      	ldr	r3, [r3, #8]
 8009edc:	613b      	str	r3, [r7, #16]
 8009ede:	693b      	ldr	r3, [r7, #16]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	685a      	ldr	r2, [r3, #4]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	2102      	movs	r1, #2
 8009eec:	438a      	bics	r2, r1
 8009eee:	605a      	str	r2, [r3, #4]
 8009ef0:	e053      	b.n	8009f9a <HAL_I2S_DMAStop+0x17e>

  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	23c0      	movs	r3, #192	@ 0xc0
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d005      	beq.n	8009f0a <HAL_I2S_DMAStop+0xee>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	685a      	ldr	r2, [r3, #4]
 8009f02:	2380      	movs	r3, #128	@ 0x80
 8009f04:	005b      	lsls	r3, r3, #1
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d147      	bne.n	8009f9a <HAL_I2S_DMAStop+0x17e>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d010      	beq.n	8009f34 <HAL_I2S_DMAStop+0x118>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f16:	0018      	movs	r0, r3
 8009f18:	f7fd f988 	bl	800722c <HAL_DMA_Abort>
 8009f1c:	1e03      	subs	r3, r0, #0
 8009f1e:	d009      	beq.n	8009f34 <HAL_I2S_DMAStop+0x118>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f24:	2208      	movs	r2, #8
 8009f26:	431a      	orrs	r2, r3
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	639a      	str	r2, [r3, #56]	@ 0x38
        errorcode = HAL_ERROR;
 8009f2c:	2317      	movs	r3, #23
 8009f2e:	18fb      	adds	r3, r7, r3
 8009f30:	2201      	movs	r2, #1
 8009f32:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	69da      	ldr	r2, [r3, #28]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	491c      	ldr	r1, [pc, #112]	@ (8009fb0 <HAL_I2S_DMAStop+0x194>)
 8009f40:	400a      	ands	r2, r1
 8009f42:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009f44:	2300      	movs	r3, #0
 8009f46:	60fb      	str	r3, [r7, #12]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	68db      	ldr	r3, [r3, #12]
 8009f4e:	60fb      	str	r3, [r7, #12]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	60fb      	str	r3, [r7, #12]
 8009f58:	68fb      	ldr	r3, [r7, #12]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	685a      	ldr	r2, [r3, #4]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2101      	movs	r1, #1
 8009f66:	438a      	bics	r2, r1
 8009f68:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	685a      	ldr	r2, [r3, #4]
 8009f6e:	2380      	movs	r3, #128	@ 0x80
 8009f70:	005b      	lsls	r3, r3, #1
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d10e      	bne.n	8009f94 <HAL_I2S_DMAStop+0x178>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f7a:	2240      	movs	r2, #64	@ 0x40
 8009f7c:	431a      	orrs	r2, r3
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2235      	movs	r2, #53	@ 0x35
 8009f86:	2101      	movs	r1, #1
 8009f88:	5499      	strb	r1, [r3, r2]
      errorcode = HAL_ERROR;
 8009f8a:	2317      	movs	r3, #23
 8009f8c:	18fb      	adds	r3, r7, r3
 8009f8e:	2201      	movs	r2, #1
 8009f90:	701a      	strb	r2, [r3, #0]
 8009f92:	e002      	b.n	8009f9a <HAL_I2S_DMAStop+0x17e>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2235      	movs	r2, #53	@ 0x35
 8009f9e:	2101      	movs	r1, #1
 8009fa0:	5499      	strb	r1, [r3, r2]

  return errorcode;
 8009fa2:	2317      	movs	r3, #23
 8009fa4:	18fb      	adds	r3, r7, r3
 8009fa6:	781b      	ldrb	r3, [r3, #0]
}
 8009fa8:	0018      	movs	r0, r3
 8009faa:	46bd      	mov	sp, r7
 8009fac:	b006      	add	sp, #24
 8009fae:	bd80      	pop	{r7, pc}
 8009fb0:	fffffbff 	.word	0xfffffbff

08009fb4 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009fbc:	46c0      	nop			@ (mov r8, r8)
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	b002      	add	sp, #8
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8009fcc:	46c0      	nop			@ (mov r8, r8)
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	b002      	add	sp, #8
 8009fd2:	bd80      	pop	{r7, pc}

08009fd4 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b084      	sub	sp, #16
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fe0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	69db      	ldr	r3, [r3, #28]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d10e      	bne.n	800a008 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2101      	movs	r1, #1
 8009ff6:	438a      	bics	r2, r1
 8009ff8:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2235      	movs	r2, #53	@ 0x35
 800a004:	2101      	movs	r1, #1
 800a006:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	0018      	movs	r0, r3
 800a00c:	f7fa fbd4 	bl	80047b8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a010:	46c0      	nop			@ (mov r8, r8)
 800a012:	46bd      	mov	sp, r7
 800a014:	b004      	add	sp, #16
 800a016:	bd80      	pop	{r7, pc}

0800a018 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a024:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	0018      	movs	r0, r3
 800a02a:	f7ff ffc3 	bl	8009fb4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a02e:	46c0      	nop			@ (mov r8, r8)
 800a030:	46bd      	mov	sp, r7
 800a032:	b004      	add	sp, #16
 800a034:	bd80      	pop	{r7, pc}

0800a036 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b084      	sub	sp, #16
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a042:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	685a      	ldr	r2, [r3, #4]
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	2103      	movs	r1, #3
 800a050:	438a      	bics	r2, r1
 800a052:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2200      	movs	r2, #0
 800a058:	845a      	strh	r2, [r3, #34]	@ 0x22
  hi2s->RxXferCount = 0U;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2200      	movs	r2, #0
 800a05e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2235      	movs	r2, #53	@ 0x35
 800a064:	2101      	movs	r1, #1
 800a066:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a06c:	2208      	movs	r2, #8
 800a06e:	431a      	orrs	r2, r3
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	0018      	movs	r0, r3
 800a078:	f7ff ffa4 	bl	8009fc4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a07c:	46c0      	nop			@ (mov r8, r8)
 800a07e:	46bd      	mov	sp, r7
 800a080:	b004      	add	sp, #16
 800a082:	bd80      	pop	{r7, pc}

0800a084 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	603b      	str	r3, [r7, #0]
 800a090:	1dfb      	adds	r3, r7, #7
 800a092:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800a094:	f7fc fe82 	bl	8006d9c <HAL_GetTick>
 800a098:	0003      	movs	r3, r0
 800a09a:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800a09c:	e017      	b.n	800a0ce <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	d014      	beq.n	800a0ce <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800a0a4:	f7fc fe7a 	bl	8006d9c <HAL_GetTick>
 800a0a8:	0002      	movs	r2, r0
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	1ad3      	subs	r3, r2, r3
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d902      	bls.n	800a0ba <I2S_WaitFlagStateUntilTimeout+0x36>
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d109      	bne.n	800a0ce <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2235      	movs	r2, #53	@ 0x35
 800a0be:	2101      	movs	r1, #1
 800a0c0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2234      	movs	r2, #52	@ 0x34
 800a0c6:	2100      	movs	r1, #0
 800a0c8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	e00f      	b.n	800a0ee <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	689b      	ldr	r3, [r3, #8]
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	4013      	ands	r3, r2
 800a0d8:	68ba      	ldr	r2, [r7, #8]
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	425a      	negs	r2, r3
 800a0de:	4153      	adcs	r3, r2
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	001a      	movs	r2, r3
 800a0e4:	1dfb      	adds	r3, r7, #7
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d1d8      	bne.n	800a09e <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 800a0ec:	2300      	movs	r3, #0
}
 800a0ee:	0018      	movs	r0, r3
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	b006      	add	sp, #24
 800a0f4:	bd80      	pop	{r7, pc}
	...

0800a0f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a0f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0fa:	b08b      	sub	sp, #44	@ 0x2c
 800a0fc:	af06      	add	r7, sp, #24
 800a0fe:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d101      	bne.n	800a10a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	e0f0      	b.n	800a2ec <HAL_PCD_Init+0x1f4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a79      	ldr	r2, [pc, #484]	@ (800a2f4 <HAL_PCD_Init+0x1fc>)
 800a10e:	5c9b      	ldrb	r3, [r3, r2]
 800a110:	b2db      	uxtb	r3, r3
 800a112:	2b00      	cmp	r3, #0
 800a114:	d108      	bne.n	800a128 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a116:	687a      	ldr	r2, [r7, #4]
 800a118:	23aa      	movs	r3, #170	@ 0xaa
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	2100      	movs	r1, #0
 800a11e:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	0018      	movs	r0, r3
 800a124:	f7fc f9ae 	bl	8006484 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	4a72      	ldr	r2, [pc, #456]	@ (800a2f4 <HAL_PCD_Init+0x1fc>)
 800a12c:	2103      	movs	r1, #3
 800a12e:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	0018      	movs	r0, r3
 800a136:	f003 f87d 	bl	800d234 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a13a:	230f      	movs	r3, #15
 800a13c:	18fb      	adds	r3, r7, r3
 800a13e:	2200      	movs	r2, #0
 800a140:	701a      	strb	r2, [r3, #0]
 800a142:	e049      	b.n	800a1d8 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a144:	200f      	movs	r0, #15
 800a146:	183b      	adds	r3, r7, r0
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	6879      	ldr	r1, [r7, #4]
 800a14c:	1c5a      	adds	r2, r3, #1
 800a14e:	0013      	movs	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	189b      	adds	r3, r3, r2
 800a154:	00db      	lsls	r3, r3, #3
 800a156:	18cb      	adds	r3, r1, r3
 800a158:	3301      	adds	r3, #1
 800a15a:	2201      	movs	r2, #1
 800a15c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a15e:	183b      	adds	r3, r7, r0
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	6879      	ldr	r1, [r7, #4]
 800a164:	1c5a      	adds	r2, r3, #1
 800a166:	0013      	movs	r3, r2
 800a168:	009b      	lsls	r3, r3, #2
 800a16a:	189b      	adds	r3, r3, r2
 800a16c:	00db      	lsls	r3, r3, #3
 800a16e:	183a      	adds	r2, r7, r0
 800a170:	7812      	ldrb	r2, [r2, #0]
 800a172:	545a      	strb	r2, [r3, r1]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a174:	183b      	adds	r3, r7, r0
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	6879      	ldr	r1, [r7, #4]
 800a17a:	1c5a      	adds	r2, r3, #1
 800a17c:	0013      	movs	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	189b      	adds	r3, r3, r2
 800a182:	00db      	lsls	r3, r3, #3
 800a184:	18cb      	adds	r3, r1, r3
 800a186:	3303      	adds	r3, #3
 800a188:	2200      	movs	r2, #0
 800a18a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a18c:	183b      	adds	r3, r7, r0
 800a18e:	781a      	ldrb	r2, [r3, #0]
 800a190:	6879      	ldr	r1, [r7, #4]
 800a192:	0013      	movs	r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	189b      	adds	r3, r3, r2
 800a198:	00db      	lsls	r3, r3, #3
 800a19a:	18cb      	adds	r3, r1, r3
 800a19c:	3338      	adds	r3, #56	@ 0x38
 800a19e:	2200      	movs	r2, #0
 800a1a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a1a2:	183b      	adds	r3, r7, r0
 800a1a4:	781a      	ldrb	r2, [r3, #0]
 800a1a6:	6879      	ldr	r1, [r7, #4]
 800a1a8:	0013      	movs	r3, r2
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	189b      	adds	r3, r3, r2
 800a1ae:	00db      	lsls	r3, r3, #3
 800a1b0:	18cb      	adds	r3, r1, r3
 800a1b2:	333c      	adds	r3, #60	@ 0x3c
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a1b8:	183b      	adds	r3, r7, r0
 800a1ba:	781a      	ldrb	r2, [r3, #0]
 800a1bc:	6879      	ldr	r1, [r7, #4]
 800a1be:	0013      	movs	r3, r2
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	189b      	adds	r3, r3, r2
 800a1c4:	00db      	lsls	r3, r3, #3
 800a1c6:	18cb      	adds	r3, r1, r3
 800a1c8:	3340      	adds	r3, #64	@ 0x40
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a1ce:	183b      	adds	r3, r7, r0
 800a1d0:	781a      	ldrb	r2, [r3, #0]
 800a1d2:	183b      	adds	r3, r7, r0
 800a1d4:	3201      	adds	r2, #1
 800a1d6:	701a      	strb	r2, [r3, #0]
 800a1d8:	210f      	movs	r1, #15
 800a1da:	187b      	adds	r3, r7, r1
 800a1dc:	781a      	ldrb	r2, [r3, #0]
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d3ae      	bcc.n	800a144 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a1e6:	187b      	adds	r3, r7, r1
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	701a      	strb	r2, [r3, #0]
 800a1ec:	e056      	b.n	800a29c <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a1ee:	240f      	movs	r4, #15
 800a1f0:	193b      	adds	r3, r7, r4
 800a1f2:	781a      	ldrb	r2, [r3, #0]
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	236a      	movs	r3, #106	@ 0x6a
 800a1f8:	33ff      	adds	r3, #255	@ 0xff
 800a1fa:	0019      	movs	r1, r3
 800a1fc:	0013      	movs	r3, r2
 800a1fe:	009b      	lsls	r3, r3, #2
 800a200:	189b      	adds	r3, r3, r2
 800a202:	00db      	lsls	r3, r3, #3
 800a204:	18c3      	adds	r3, r0, r3
 800a206:	185b      	adds	r3, r3, r1
 800a208:	2200      	movs	r2, #0
 800a20a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a20c:	193b      	adds	r3, r7, r4
 800a20e:	781a      	ldrb	r2, [r3, #0]
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	23b4      	movs	r3, #180	@ 0xb4
 800a214:	0059      	lsls	r1, r3, #1
 800a216:	0013      	movs	r3, r2
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	189b      	adds	r3, r3, r2
 800a21c:	00db      	lsls	r3, r3, #3
 800a21e:	18c3      	adds	r3, r0, r3
 800a220:	185b      	adds	r3, r3, r1
 800a222:	193a      	adds	r2, r7, r4
 800a224:	7812      	ldrb	r2, [r2, #0]
 800a226:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a228:	193b      	adds	r3, r7, r4
 800a22a:	781a      	ldrb	r2, [r3, #0]
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	236c      	movs	r3, #108	@ 0x6c
 800a230:	33ff      	adds	r3, #255	@ 0xff
 800a232:	0019      	movs	r1, r3
 800a234:	0013      	movs	r3, r2
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	189b      	adds	r3, r3, r2
 800a23a:	00db      	lsls	r3, r3, #3
 800a23c:	18c3      	adds	r3, r0, r3
 800a23e:	185b      	adds	r3, r3, r1
 800a240:	2200      	movs	r2, #0
 800a242:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a244:	193b      	adds	r3, r7, r4
 800a246:	781a      	ldrb	r2, [r3, #0]
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	23bc      	movs	r3, #188	@ 0xbc
 800a24c:	0059      	lsls	r1, r3, #1
 800a24e:	0013      	movs	r3, r2
 800a250:	009b      	lsls	r3, r3, #2
 800a252:	189b      	adds	r3, r3, r2
 800a254:	00db      	lsls	r3, r3, #3
 800a256:	18c3      	adds	r3, r0, r3
 800a258:	185b      	adds	r3, r3, r1
 800a25a:	2200      	movs	r2, #0
 800a25c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a25e:	193b      	adds	r3, r7, r4
 800a260:	781a      	ldrb	r2, [r3, #0]
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	23be      	movs	r3, #190	@ 0xbe
 800a266:	0059      	lsls	r1, r3, #1
 800a268:	0013      	movs	r3, r2
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	189b      	adds	r3, r3, r2
 800a26e:	00db      	lsls	r3, r3, #3
 800a270:	18c3      	adds	r3, r0, r3
 800a272:	185b      	adds	r3, r3, r1
 800a274:	2200      	movs	r2, #0
 800a276:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a278:	193b      	adds	r3, r7, r4
 800a27a:	781a      	ldrb	r2, [r3, #0]
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	23c0      	movs	r3, #192	@ 0xc0
 800a280:	0059      	lsls	r1, r3, #1
 800a282:	0013      	movs	r3, r2
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	189b      	adds	r3, r3, r2
 800a288:	00db      	lsls	r3, r3, #3
 800a28a:	18c3      	adds	r3, r0, r3
 800a28c:	185b      	adds	r3, r3, r1
 800a28e:	2200      	movs	r2, #0
 800a290:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a292:	193b      	adds	r3, r7, r4
 800a294:	781a      	ldrb	r2, [r3, #0]
 800a296:	193b      	adds	r3, r7, r4
 800a298:	3201      	adds	r2, #1
 800a29a:	701a      	strb	r2, [r3, #0]
 800a29c:	230f      	movs	r3, #15
 800a29e:	18fb      	adds	r3, r7, r3
 800a2a0:	781a      	ldrb	r2, [r3, #0]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	d3a1      	bcc.n	800a1ee <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6818      	ldr	r0, [r3, #0]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	466a      	mov	r2, sp
 800a2b2:	0011      	movs	r1, r2
 800a2b4:	001a      	movs	r2, r3
 800a2b6:	3210      	adds	r2, #16
 800a2b8:	ca70      	ldmia	r2!, {r4, r5, r6}
 800a2ba:	c170      	stmia	r1!, {r4, r5, r6}
 800a2bc:	ca30      	ldmia	r2!, {r4, r5}
 800a2be:	c130      	stmia	r1!, {r4, r5}
 800a2c0:	6859      	ldr	r1, [r3, #4]
 800a2c2:	689a      	ldr	r2, [r3, #8]
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	f002 ffcf 	bl	800d268 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2224      	movs	r2, #36	@ 0x24
 800a2ce:	2100      	movs	r1, #0
 800a2d0:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	4a07      	ldr	r2, [pc, #28]	@ (800a2f4 <HAL_PCD_Init+0x1fc>)
 800a2d6:	2101      	movs	r1, #1
 800a2d8:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	69db      	ldr	r3, [r3, #28]
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d103      	bne.n	800a2ea <HAL_PCD_Init+0x1f2>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	0018      	movs	r0, r3
 800a2e6:	f000 f807 	bl	800a2f8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	0018      	movs	r0, r3
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	b005      	add	sp, #20
 800a2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2f4:	000002a9 	.word	0x000002a9

0800a2f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b084      	sub	sp, #16
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800a306:	687a      	ldr	r2, [r7, #4]
 800a308:	23ba      	movs	r3, #186	@ 0xba
 800a30a:	009b      	lsls	r3, r3, #2
 800a30c:	2101      	movs	r1, #1
 800a30e:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800a310:	687a      	ldr	r2, [r7, #4]
 800a312:	23b8      	movs	r3, #184	@ 0xb8
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	2100      	movs	r1, #0
 800a318:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2254      	movs	r2, #84	@ 0x54
 800a31e:	5a9b      	ldrh	r3, [r3, r2]
 800a320:	b29b      	uxth	r3, r3
 800a322:	2201      	movs	r2, #1
 800a324:	4313      	orrs	r3, r2
 800a326:	b299      	uxth	r1, r3
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2254      	movs	r2, #84	@ 0x54
 800a32c:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2254      	movs	r2, #84	@ 0x54
 800a332:	5a9b      	ldrh	r3, [r3, r2]
 800a334:	b29b      	uxth	r3, r3
 800a336:	2202      	movs	r2, #2
 800a338:	4313      	orrs	r3, r2
 800a33a:	b299      	uxth	r1, r3
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2254      	movs	r2, #84	@ 0x54
 800a340:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800a342:	2300      	movs	r3, #0
}
 800a344:	0018      	movs	r0, r3
 800a346:	46bd      	mov	sp, r7
 800a348:	b004      	add	sp, #16
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a34c:	b5b0      	push	{r4, r5, r7, lr}
 800a34e:	b08a      	sub	sp, #40	@ 0x28
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d102      	bne.n	800a360 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	f000 fbbf 	bl	800aade <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a360:	4bc9      	ldr	r3, [pc, #804]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	220c      	movs	r2, #12
 800a366:	4013      	ands	r3, r2
 800a368:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a36a:	4bc7      	ldr	r3, [pc, #796]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a36c:	68da      	ldr	r2, [r3, #12]
 800a36e:	2380      	movs	r3, #128	@ 0x80
 800a370:	025b      	lsls	r3, r3, #9
 800a372:	4013      	ands	r3, r2
 800a374:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2201      	movs	r2, #1
 800a37c:	4013      	ands	r3, r2
 800a37e:	d100      	bne.n	800a382 <HAL_RCC_OscConfig+0x36>
 800a380:	e07e      	b.n	800a480 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a382:	69fb      	ldr	r3, [r7, #28]
 800a384:	2b08      	cmp	r3, #8
 800a386:	d007      	beq.n	800a398 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	2b0c      	cmp	r3, #12
 800a38c:	d112      	bne.n	800a3b4 <HAL_RCC_OscConfig+0x68>
 800a38e:	69ba      	ldr	r2, [r7, #24]
 800a390:	2380      	movs	r3, #128	@ 0x80
 800a392:	025b      	lsls	r3, r3, #9
 800a394:	429a      	cmp	r2, r3
 800a396:	d10d      	bne.n	800a3b4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a398:	4bbb      	ldr	r3, [pc, #748]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	2380      	movs	r3, #128	@ 0x80
 800a39e:	029b      	lsls	r3, r3, #10
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	d100      	bne.n	800a3a6 <HAL_RCC_OscConfig+0x5a>
 800a3a4:	e06b      	b.n	800a47e <HAL_RCC_OscConfig+0x132>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d167      	bne.n	800a47e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	f000 fb95 	bl	800aade <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	685a      	ldr	r2, [r3, #4]
 800a3b8:	2380      	movs	r3, #128	@ 0x80
 800a3ba:	025b      	lsls	r3, r3, #9
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d107      	bne.n	800a3d0 <HAL_RCC_OscConfig+0x84>
 800a3c0:	4bb1      	ldr	r3, [pc, #708]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	4bb0      	ldr	r3, [pc, #704]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a3c6:	2180      	movs	r1, #128	@ 0x80
 800a3c8:	0249      	lsls	r1, r1, #9
 800a3ca:	430a      	orrs	r2, r1
 800a3cc:	601a      	str	r2, [r3, #0]
 800a3ce:	e027      	b.n	800a420 <HAL_RCC_OscConfig+0xd4>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685a      	ldr	r2, [r3, #4]
 800a3d4:	23a0      	movs	r3, #160	@ 0xa0
 800a3d6:	02db      	lsls	r3, r3, #11
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	d10e      	bne.n	800a3fa <HAL_RCC_OscConfig+0xae>
 800a3dc:	4baa      	ldr	r3, [pc, #680]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a3de:	681a      	ldr	r2, [r3, #0]
 800a3e0:	4ba9      	ldr	r3, [pc, #676]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a3e2:	2180      	movs	r1, #128	@ 0x80
 800a3e4:	02c9      	lsls	r1, r1, #11
 800a3e6:	430a      	orrs	r2, r1
 800a3e8:	601a      	str	r2, [r3, #0]
 800a3ea:	4ba7      	ldr	r3, [pc, #668]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a3ec:	681a      	ldr	r2, [r3, #0]
 800a3ee:	4ba6      	ldr	r3, [pc, #664]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a3f0:	2180      	movs	r1, #128	@ 0x80
 800a3f2:	0249      	lsls	r1, r1, #9
 800a3f4:	430a      	orrs	r2, r1
 800a3f6:	601a      	str	r2, [r3, #0]
 800a3f8:	e012      	b.n	800a420 <HAL_RCC_OscConfig+0xd4>
 800a3fa:	4ba3      	ldr	r3, [pc, #652]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a3fc:	681a      	ldr	r2, [r3, #0]
 800a3fe:	4ba2      	ldr	r3, [pc, #648]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a400:	49a2      	ldr	r1, [pc, #648]	@ (800a68c <HAL_RCC_OscConfig+0x340>)
 800a402:	400a      	ands	r2, r1
 800a404:	601a      	str	r2, [r3, #0]
 800a406:	4ba0      	ldr	r3, [pc, #640]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	2380      	movs	r3, #128	@ 0x80
 800a40c:	025b      	lsls	r3, r3, #9
 800a40e:	4013      	ands	r3, r2
 800a410:	60fb      	str	r3, [r7, #12]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	4b9c      	ldr	r3, [pc, #624]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	4b9b      	ldr	r3, [pc, #620]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a41a:	499d      	ldr	r1, [pc, #628]	@ (800a690 <HAL_RCC_OscConfig+0x344>)
 800a41c:	400a      	ands	r2, r1
 800a41e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d015      	beq.n	800a454 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a428:	f7fc fcb8 	bl	8006d9c <HAL_GetTick>
 800a42c:	0003      	movs	r3, r0
 800a42e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a430:	e009      	b.n	800a446 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a432:	f7fc fcb3 	bl	8006d9c <HAL_GetTick>
 800a436:	0002      	movs	r2, r0
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	1ad3      	subs	r3, r2, r3
 800a43c:	2b64      	cmp	r3, #100	@ 0x64
 800a43e:	d902      	bls.n	800a446 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a440:	2303      	movs	r3, #3
 800a442:	f000 fb4c 	bl	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a446:	4b90      	ldr	r3, [pc, #576]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	2380      	movs	r3, #128	@ 0x80
 800a44c:	029b      	lsls	r3, r3, #10
 800a44e:	4013      	ands	r3, r2
 800a450:	d0ef      	beq.n	800a432 <HAL_RCC_OscConfig+0xe6>
 800a452:	e015      	b.n	800a480 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a454:	f7fc fca2 	bl	8006d9c <HAL_GetTick>
 800a458:	0003      	movs	r3, r0
 800a45a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a45c:	e008      	b.n	800a470 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a45e:	f7fc fc9d 	bl	8006d9c <HAL_GetTick>
 800a462:	0002      	movs	r2, r0
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	1ad3      	subs	r3, r2, r3
 800a468:	2b64      	cmp	r3, #100	@ 0x64
 800a46a:	d901      	bls.n	800a470 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800a46c:	2303      	movs	r3, #3
 800a46e:	e336      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a470:	4b85      	ldr	r3, [pc, #532]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	2380      	movs	r3, #128	@ 0x80
 800a476:	029b      	lsls	r3, r3, #10
 800a478:	4013      	ands	r3, r2
 800a47a:	d1f0      	bne.n	800a45e <HAL_RCC_OscConfig+0x112>
 800a47c:	e000      	b.n	800a480 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a47e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2202      	movs	r2, #2
 800a486:	4013      	ands	r3, r2
 800a488:	d100      	bne.n	800a48c <HAL_RCC_OscConfig+0x140>
 800a48a:	e099      	b.n	800a5c0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800a492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a494:	2220      	movs	r2, #32
 800a496:	4013      	ands	r3, r2
 800a498:	d009      	beq.n	800a4ae <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800a49a:	4b7b      	ldr	r3, [pc, #492]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	4b7a      	ldr	r3, [pc, #488]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a4a0:	2120      	movs	r1, #32
 800a4a2:	430a      	orrs	r2, r1
 800a4a4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800a4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a8:	2220      	movs	r2, #32
 800a4aa:	4393      	bics	r3, r2
 800a4ac:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a4ae:	69fb      	ldr	r3, [r7, #28]
 800a4b0:	2b04      	cmp	r3, #4
 800a4b2:	d005      	beq.n	800a4c0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a4b4:	69fb      	ldr	r3, [r7, #28]
 800a4b6:	2b0c      	cmp	r3, #12
 800a4b8:	d13e      	bne.n	800a538 <HAL_RCC_OscConfig+0x1ec>
 800a4ba:	69bb      	ldr	r3, [r7, #24]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d13b      	bne.n	800a538 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800a4c0:	4b71      	ldr	r3, [pc, #452]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	2204      	movs	r2, #4
 800a4c6:	4013      	ands	r3, r2
 800a4c8:	d004      	beq.n	800a4d4 <HAL_RCC_OscConfig+0x188>
 800a4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e304      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4d4:	4b6c      	ldr	r3, [pc, #432]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	4a6e      	ldr	r2, [pc, #440]	@ (800a694 <HAL_RCC_OscConfig+0x348>)
 800a4da:	4013      	ands	r3, r2
 800a4dc:	0019      	movs	r1, r3
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	691b      	ldr	r3, [r3, #16]
 800a4e2:	021a      	lsls	r2, r3, #8
 800a4e4:	4b68      	ldr	r3, [pc, #416]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a4e6:	430a      	orrs	r2, r1
 800a4e8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800a4ea:	4b67      	ldr	r3, [pc, #412]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2209      	movs	r2, #9
 800a4f0:	4393      	bics	r3, r2
 800a4f2:	0019      	movs	r1, r3
 800a4f4:	4b64      	ldr	r3, [pc, #400]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a4f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4f8:	430a      	orrs	r2, r1
 800a4fa:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a4fc:	f000 fc42 	bl	800ad84 <HAL_RCC_GetSysClockFreq>
 800a500:	0001      	movs	r1, r0
 800a502:	4b61      	ldr	r3, [pc, #388]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a504:	68db      	ldr	r3, [r3, #12]
 800a506:	091b      	lsrs	r3, r3, #4
 800a508:	220f      	movs	r2, #15
 800a50a:	4013      	ands	r3, r2
 800a50c:	4a62      	ldr	r2, [pc, #392]	@ (800a698 <HAL_RCC_OscConfig+0x34c>)
 800a50e:	5cd3      	ldrb	r3, [r2, r3]
 800a510:	000a      	movs	r2, r1
 800a512:	40da      	lsrs	r2, r3
 800a514:	4b61      	ldr	r3, [pc, #388]	@ (800a69c <HAL_RCC_OscConfig+0x350>)
 800a516:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800a518:	4b61      	ldr	r3, [pc, #388]	@ (800a6a0 <HAL_RCC_OscConfig+0x354>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	2513      	movs	r5, #19
 800a51e:	197c      	adds	r4, r7, r5
 800a520:	0018      	movs	r0, r3
 800a522:	f7fc fbf5 	bl	8006d10 <HAL_InitTick>
 800a526:	0003      	movs	r3, r0
 800a528:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800a52a:	197b      	adds	r3, r7, r5
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d046      	beq.n	800a5c0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800a532:	197b      	adds	r3, r7, r5
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	e2d2      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800a538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d027      	beq.n	800a58e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800a53e:	4b52      	ldr	r3, [pc, #328]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	2209      	movs	r2, #9
 800a544:	4393      	bics	r3, r2
 800a546:	0019      	movs	r1, r3
 800a548:	4b4f      	ldr	r3, [pc, #316]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a54a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a54c:	430a      	orrs	r2, r1
 800a54e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a550:	f7fc fc24 	bl	8006d9c <HAL_GetTick>
 800a554:	0003      	movs	r3, r0
 800a556:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a558:	e008      	b.n	800a56c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a55a:	f7fc fc1f 	bl	8006d9c <HAL_GetTick>
 800a55e:	0002      	movs	r2, r0
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	1ad3      	subs	r3, r2, r3
 800a564:	2b02      	cmp	r3, #2
 800a566:	d901      	bls.n	800a56c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800a568:	2303      	movs	r3, #3
 800a56a:	e2b8      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a56c:	4b46      	ldr	r3, [pc, #280]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	2204      	movs	r2, #4
 800a572:	4013      	ands	r3, r2
 800a574:	d0f1      	beq.n	800a55a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a576:	4b44      	ldr	r3, [pc, #272]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	4a46      	ldr	r2, [pc, #280]	@ (800a694 <HAL_RCC_OscConfig+0x348>)
 800a57c:	4013      	ands	r3, r2
 800a57e:	0019      	movs	r1, r3
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	691b      	ldr	r3, [r3, #16]
 800a584:	021a      	lsls	r2, r3, #8
 800a586:	4b40      	ldr	r3, [pc, #256]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a588:	430a      	orrs	r2, r1
 800a58a:	605a      	str	r2, [r3, #4]
 800a58c:	e018      	b.n	800a5c0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a58e:	4b3e      	ldr	r3, [pc, #248]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	4b3d      	ldr	r3, [pc, #244]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a594:	2101      	movs	r1, #1
 800a596:	438a      	bics	r2, r1
 800a598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a59a:	f7fc fbff 	bl	8006d9c <HAL_GetTick>
 800a59e:	0003      	movs	r3, r0
 800a5a0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a5a2:	e008      	b.n	800a5b6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a5a4:	f7fc fbfa 	bl	8006d9c <HAL_GetTick>
 800a5a8:	0002      	movs	r2, r0
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	1ad3      	subs	r3, r2, r3
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d901      	bls.n	800a5b6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800a5b2:	2303      	movs	r3, #3
 800a5b4:	e293      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a5b6:	4b34      	ldr	r3, [pc, #208]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2204      	movs	r2, #4
 800a5bc:	4013      	ands	r3, r2
 800a5be:	d1f1      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	2210      	movs	r2, #16
 800a5c6:	4013      	ands	r3, r2
 800a5c8:	d100      	bne.n	800a5cc <HAL_RCC_OscConfig+0x280>
 800a5ca:	e0a2      	b.n	800a712 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a5cc:	69fb      	ldr	r3, [r7, #28]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d140      	bne.n	800a654 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a5d2:	4b2d      	ldr	r3, [pc, #180]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	2380      	movs	r3, #128	@ 0x80
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	4013      	ands	r3, r2
 800a5dc:	d005      	beq.n	800a5ea <HAL_RCC_OscConfig+0x29e>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	69db      	ldr	r3, [r3, #28]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d101      	bne.n	800a5ea <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	e279      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a5ea:	4b27      	ldr	r3, [pc, #156]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	4a2d      	ldr	r2, [pc, #180]	@ (800a6a4 <HAL_RCC_OscConfig+0x358>)
 800a5f0:	4013      	ands	r3, r2
 800a5f2:	0019      	movs	r1, r3
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a5f8:	4b23      	ldr	r3, [pc, #140]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a5fa:	430a      	orrs	r2, r1
 800a5fc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a5fe:	4b22      	ldr	r3, [pc, #136]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	021b      	lsls	r3, r3, #8
 800a604:	0a19      	lsrs	r1, r3, #8
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6a1b      	ldr	r3, [r3, #32]
 800a60a:	061a      	lsls	r2, r3, #24
 800a60c:	4b1e      	ldr	r3, [pc, #120]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a60e:	430a      	orrs	r2, r1
 800a610:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a616:	0b5b      	lsrs	r3, r3, #13
 800a618:	3301      	adds	r3, #1
 800a61a:	2280      	movs	r2, #128	@ 0x80
 800a61c:	0212      	lsls	r2, r2, #8
 800a61e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800a620:	4b19      	ldr	r3, [pc, #100]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a622:	68db      	ldr	r3, [r3, #12]
 800a624:	091b      	lsrs	r3, r3, #4
 800a626:	210f      	movs	r1, #15
 800a628:	400b      	ands	r3, r1
 800a62a:	491b      	ldr	r1, [pc, #108]	@ (800a698 <HAL_RCC_OscConfig+0x34c>)
 800a62c:	5ccb      	ldrb	r3, [r1, r3]
 800a62e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800a630:	4b1a      	ldr	r3, [pc, #104]	@ (800a69c <HAL_RCC_OscConfig+0x350>)
 800a632:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800a634:	4b1a      	ldr	r3, [pc, #104]	@ (800a6a0 <HAL_RCC_OscConfig+0x354>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2513      	movs	r5, #19
 800a63a:	197c      	adds	r4, r7, r5
 800a63c:	0018      	movs	r0, r3
 800a63e:	f7fc fb67 	bl	8006d10 <HAL_InitTick>
 800a642:	0003      	movs	r3, r0
 800a644:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800a646:	197b      	adds	r3, r7, r5
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d061      	beq.n	800a712 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800a64e:	197b      	adds	r3, r7, r5
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	e244      	b.n	800aade <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	69db      	ldr	r3, [r3, #28]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d040      	beq.n	800a6de <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a65c:	4b0a      	ldr	r3, [pc, #40]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	4b09      	ldr	r3, [pc, #36]	@ (800a688 <HAL_RCC_OscConfig+0x33c>)
 800a662:	2180      	movs	r1, #128	@ 0x80
 800a664:	0049      	lsls	r1, r1, #1
 800a666:	430a      	orrs	r2, r1
 800a668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a66a:	f7fc fb97 	bl	8006d9c <HAL_GetTick>
 800a66e:	0003      	movs	r3, r0
 800a670:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800a672:	e019      	b.n	800a6a8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a674:	f7fc fb92 	bl	8006d9c <HAL_GetTick>
 800a678:	0002      	movs	r2, r0
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	1ad3      	subs	r3, r2, r3
 800a67e:	2b02      	cmp	r3, #2
 800a680:	d912      	bls.n	800a6a8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800a682:	2303      	movs	r3, #3
 800a684:	e22b      	b.n	800aade <HAL_RCC_OscConfig+0x792>
 800a686:	46c0      	nop			@ (mov r8, r8)
 800a688:	40021000 	.word	0x40021000
 800a68c:	fffeffff 	.word	0xfffeffff
 800a690:	fffbffff 	.word	0xfffbffff
 800a694:	ffffe0ff 	.word	0xffffe0ff
 800a698:	08010c54 	.word	0x08010c54
 800a69c:	2000002c 	.word	0x2000002c
 800a6a0:	20000040 	.word	0x20000040
 800a6a4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800a6a8:	4bca      	ldr	r3, [pc, #808]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	2380      	movs	r3, #128	@ 0x80
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4013      	ands	r3, r2
 800a6b2:	d0df      	beq.n	800a674 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a6b4:	4bc7      	ldr	r3, [pc, #796]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	4ac7      	ldr	r2, [pc, #796]	@ (800a9d8 <HAL_RCC_OscConfig+0x68c>)
 800a6ba:	4013      	ands	r3, r2
 800a6bc:	0019      	movs	r1, r3
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6c2:	4bc4      	ldr	r3, [pc, #784]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a6c4:	430a      	orrs	r2, r1
 800a6c6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a6c8:	4bc2      	ldr	r3, [pc, #776]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a6ca:	685b      	ldr	r3, [r3, #4]
 800a6cc:	021b      	lsls	r3, r3, #8
 800a6ce:	0a19      	lsrs	r1, r3, #8
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a1b      	ldr	r3, [r3, #32]
 800a6d4:	061a      	lsls	r2, r3, #24
 800a6d6:	4bbf      	ldr	r3, [pc, #764]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a6d8:	430a      	orrs	r2, r1
 800a6da:	605a      	str	r2, [r3, #4]
 800a6dc:	e019      	b.n	800a712 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a6de:	4bbd      	ldr	r3, [pc, #756]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a6e0:	681a      	ldr	r2, [r3, #0]
 800a6e2:	4bbc      	ldr	r3, [pc, #752]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a6e4:	49bd      	ldr	r1, [pc, #756]	@ (800a9dc <HAL_RCC_OscConfig+0x690>)
 800a6e6:	400a      	ands	r2, r1
 800a6e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a6ea:	f7fc fb57 	bl	8006d9c <HAL_GetTick>
 800a6ee:	0003      	movs	r3, r0
 800a6f0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800a6f2:	e008      	b.n	800a706 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a6f4:	f7fc fb52 	bl	8006d9c <HAL_GetTick>
 800a6f8:	0002      	movs	r2, r0
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	2b02      	cmp	r3, #2
 800a700:	d901      	bls.n	800a706 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800a702:	2303      	movs	r3, #3
 800a704:	e1eb      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800a706:	4bb3      	ldr	r3, [pc, #716]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	2380      	movs	r3, #128	@ 0x80
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	4013      	ands	r3, r2
 800a710:	d1f0      	bne.n	800a6f4 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	2208      	movs	r2, #8
 800a718:	4013      	ands	r3, r2
 800a71a:	d036      	beq.n	800a78a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	695b      	ldr	r3, [r3, #20]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d019      	beq.n	800a758 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a724:	4bab      	ldr	r3, [pc, #684]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a726:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a728:	4baa      	ldr	r3, [pc, #680]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a72a:	2101      	movs	r1, #1
 800a72c:	430a      	orrs	r2, r1
 800a72e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a730:	f7fc fb34 	bl	8006d9c <HAL_GetTick>
 800a734:	0003      	movs	r3, r0
 800a736:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a738:	e008      	b.n	800a74c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a73a:	f7fc fb2f 	bl	8006d9c <HAL_GetTick>
 800a73e:	0002      	movs	r2, r0
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	1ad3      	subs	r3, r2, r3
 800a744:	2b02      	cmp	r3, #2
 800a746:	d901      	bls.n	800a74c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800a748:	2303      	movs	r3, #3
 800a74a:	e1c8      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a74c:	4ba1      	ldr	r3, [pc, #644]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a74e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a750:	2202      	movs	r2, #2
 800a752:	4013      	ands	r3, r2
 800a754:	d0f1      	beq.n	800a73a <HAL_RCC_OscConfig+0x3ee>
 800a756:	e018      	b.n	800a78a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a758:	4b9e      	ldr	r3, [pc, #632]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a75a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a75c:	4b9d      	ldr	r3, [pc, #628]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a75e:	2101      	movs	r1, #1
 800a760:	438a      	bics	r2, r1
 800a762:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a764:	f7fc fb1a 	bl	8006d9c <HAL_GetTick>
 800a768:	0003      	movs	r3, r0
 800a76a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a76c:	e008      	b.n	800a780 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a76e:	f7fc fb15 	bl	8006d9c <HAL_GetTick>
 800a772:	0002      	movs	r2, r0
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	1ad3      	subs	r3, r2, r3
 800a778:	2b02      	cmp	r3, #2
 800a77a:	d901      	bls.n	800a780 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800a77c:	2303      	movs	r3, #3
 800a77e:	e1ae      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a780:	4b94      	ldr	r3, [pc, #592]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a782:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a784:	2202      	movs	r2, #2
 800a786:	4013      	ands	r3, r2
 800a788:	d1f1      	bne.n	800a76e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	2204      	movs	r2, #4
 800a790:	4013      	ands	r3, r2
 800a792:	d100      	bne.n	800a796 <HAL_RCC_OscConfig+0x44a>
 800a794:	e0ae      	b.n	800a8f4 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a796:	2023      	movs	r0, #35	@ 0x23
 800a798:	183b      	adds	r3, r7, r0
 800a79a:	2200      	movs	r2, #0
 800a79c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a79e:	4b8d      	ldr	r3, [pc, #564]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a7a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7a2:	2380      	movs	r3, #128	@ 0x80
 800a7a4:	055b      	lsls	r3, r3, #21
 800a7a6:	4013      	ands	r3, r2
 800a7a8:	d109      	bne.n	800a7be <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a7aa:	4b8a      	ldr	r3, [pc, #552]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a7ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7ae:	4b89      	ldr	r3, [pc, #548]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a7b0:	2180      	movs	r1, #128	@ 0x80
 800a7b2:	0549      	lsls	r1, r1, #21
 800a7b4:	430a      	orrs	r2, r1
 800a7b6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800a7b8:	183b      	adds	r3, r7, r0
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a7be:	4b88      	ldr	r3, [pc, #544]	@ (800a9e0 <HAL_RCC_OscConfig+0x694>)
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	2380      	movs	r3, #128	@ 0x80
 800a7c4:	005b      	lsls	r3, r3, #1
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	d11a      	bne.n	800a800 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a7ca:	4b85      	ldr	r3, [pc, #532]	@ (800a9e0 <HAL_RCC_OscConfig+0x694>)
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	4b84      	ldr	r3, [pc, #528]	@ (800a9e0 <HAL_RCC_OscConfig+0x694>)
 800a7d0:	2180      	movs	r1, #128	@ 0x80
 800a7d2:	0049      	lsls	r1, r1, #1
 800a7d4:	430a      	orrs	r2, r1
 800a7d6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a7d8:	f7fc fae0 	bl	8006d9c <HAL_GetTick>
 800a7dc:	0003      	movs	r3, r0
 800a7de:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a7e0:	e008      	b.n	800a7f4 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7e2:	f7fc fadb 	bl	8006d9c <HAL_GetTick>
 800a7e6:	0002      	movs	r2, r0
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	1ad3      	subs	r3, r2, r3
 800a7ec:	2b64      	cmp	r3, #100	@ 0x64
 800a7ee:	d901      	bls.n	800a7f4 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 800a7f0:	2303      	movs	r3, #3
 800a7f2:	e174      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a7f4:	4b7a      	ldr	r3, [pc, #488]	@ (800a9e0 <HAL_RCC_OscConfig+0x694>)
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	2380      	movs	r3, #128	@ 0x80
 800a7fa:	005b      	lsls	r3, r3, #1
 800a7fc:	4013      	ands	r3, r2
 800a7fe:	d0f0      	beq.n	800a7e2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	689a      	ldr	r2, [r3, #8]
 800a804:	2380      	movs	r3, #128	@ 0x80
 800a806:	005b      	lsls	r3, r3, #1
 800a808:	429a      	cmp	r2, r3
 800a80a:	d107      	bne.n	800a81c <HAL_RCC_OscConfig+0x4d0>
 800a80c:	4b71      	ldr	r3, [pc, #452]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a80e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a810:	4b70      	ldr	r3, [pc, #448]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a812:	2180      	movs	r1, #128	@ 0x80
 800a814:	0049      	lsls	r1, r1, #1
 800a816:	430a      	orrs	r2, r1
 800a818:	651a      	str	r2, [r3, #80]	@ 0x50
 800a81a:	e031      	b.n	800a880 <HAL_RCC_OscConfig+0x534>
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	689b      	ldr	r3, [r3, #8]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d10c      	bne.n	800a83e <HAL_RCC_OscConfig+0x4f2>
 800a824:	4b6b      	ldr	r3, [pc, #428]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a826:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a828:	4b6a      	ldr	r3, [pc, #424]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a82a:	496c      	ldr	r1, [pc, #432]	@ (800a9dc <HAL_RCC_OscConfig+0x690>)
 800a82c:	400a      	ands	r2, r1
 800a82e:	651a      	str	r2, [r3, #80]	@ 0x50
 800a830:	4b68      	ldr	r3, [pc, #416]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a832:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a834:	4b67      	ldr	r3, [pc, #412]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a836:	496b      	ldr	r1, [pc, #428]	@ (800a9e4 <HAL_RCC_OscConfig+0x698>)
 800a838:	400a      	ands	r2, r1
 800a83a:	651a      	str	r2, [r3, #80]	@ 0x50
 800a83c:	e020      	b.n	800a880 <HAL_RCC_OscConfig+0x534>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	689a      	ldr	r2, [r3, #8]
 800a842:	23a0      	movs	r3, #160	@ 0xa0
 800a844:	00db      	lsls	r3, r3, #3
 800a846:	429a      	cmp	r2, r3
 800a848:	d10e      	bne.n	800a868 <HAL_RCC_OscConfig+0x51c>
 800a84a:	4b62      	ldr	r3, [pc, #392]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a84c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a84e:	4b61      	ldr	r3, [pc, #388]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a850:	2180      	movs	r1, #128	@ 0x80
 800a852:	00c9      	lsls	r1, r1, #3
 800a854:	430a      	orrs	r2, r1
 800a856:	651a      	str	r2, [r3, #80]	@ 0x50
 800a858:	4b5e      	ldr	r3, [pc, #376]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a85a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a85c:	4b5d      	ldr	r3, [pc, #372]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a85e:	2180      	movs	r1, #128	@ 0x80
 800a860:	0049      	lsls	r1, r1, #1
 800a862:	430a      	orrs	r2, r1
 800a864:	651a      	str	r2, [r3, #80]	@ 0x50
 800a866:	e00b      	b.n	800a880 <HAL_RCC_OscConfig+0x534>
 800a868:	4b5a      	ldr	r3, [pc, #360]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a86a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a86c:	4b59      	ldr	r3, [pc, #356]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a86e:	495b      	ldr	r1, [pc, #364]	@ (800a9dc <HAL_RCC_OscConfig+0x690>)
 800a870:	400a      	ands	r2, r1
 800a872:	651a      	str	r2, [r3, #80]	@ 0x50
 800a874:	4b57      	ldr	r3, [pc, #348]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a876:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a878:	4b56      	ldr	r3, [pc, #344]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a87a:	495a      	ldr	r1, [pc, #360]	@ (800a9e4 <HAL_RCC_OscConfig+0x698>)
 800a87c:	400a      	ands	r2, r1
 800a87e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	689b      	ldr	r3, [r3, #8]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d015      	beq.n	800a8b4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a888:	f7fc fa88 	bl	8006d9c <HAL_GetTick>
 800a88c:	0003      	movs	r3, r0
 800a88e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a890:	e009      	b.n	800a8a6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a892:	f7fc fa83 	bl	8006d9c <HAL_GetTick>
 800a896:	0002      	movs	r2, r0
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	1ad3      	subs	r3, r2, r3
 800a89c:	4a52      	ldr	r2, [pc, #328]	@ (800a9e8 <HAL_RCC_OscConfig+0x69c>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d901      	bls.n	800a8a6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800a8a2:	2303      	movs	r3, #3
 800a8a4:	e11b      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a8a6:	4b4b      	ldr	r3, [pc, #300]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a8a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a8aa:	2380      	movs	r3, #128	@ 0x80
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	4013      	ands	r3, r2
 800a8b0:	d0ef      	beq.n	800a892 <HAL_RCC_OscConfig+0x546>
 800a8b2:	e014      	b.n	800a8de <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a8b4:	f7fc fa72 	bl	8006d9c <HAL_GetTick>
 800a8b8:	0003      	movs	r3, r0
 800a8ba:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a8bc:	e009      	b.n	800a8d2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a8be:	f7fc fa6d 	bl	8006d9c <HAL_GetTick>
 800a8c2:	0002      	movs	r2, r0
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	1ad3      	subs	r3, r2, r3
 800a8c8:	4a47      	ldr	r2, [pc, #284]	@ (800a9e8 <HAL_RCC_OscConfig+0x69c>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d901      	bls.n	800a8d2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800a8ce:	2303      	movs	r3, #3
 800a8d0:	e105      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a8d2:	4b40      	ldr	r3, [pc, #256]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a8d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a8d6:	2380      	movs	r3, #128	@ 0x80
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	4013      	ands	r3, r2
 800a8dc:	d1ef      	bne.n	800a8be <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800a8de:	2323      	movs	r3, #35	@ 0x23
 800a8e0:	18fb      	adds	r3, r7, r3
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	d105      	bne.n	800a8f4 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a8e8:	4b3a      	ldr	r3, [pc, #232]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a8ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8ec:	4b39      	ldr	r3, [pc, #228]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a8ee:	493f      	ldr	r1, [pc, #252]	@ (800a9ec <HAL_RCC_OscConfig+0x6a0>)
 800a8f0:	400a      	ands	r2, r1
 800a8f2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	2220      	movs	r2, #32
 800a8fa:	4013      	ands	r3, r2
 800a8fc:	d049      	beq.n	800a992 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	699b      	ldr	r3, [r3, #24]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d026      	beq.n	800a954 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800a906:	4b33      	ldr	r3, [pc, #204]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a908:	689a      	ldr	r2, [r3, #8]
 800a90a:	4b32      	ldr	r3, [pc, #200]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a90c:	2101      	movs	r1, #1
 800a90e:	430a      	orrs	r2, r1
 800a910:	609a      	str	r2, [r3, #8]
 800a912:	4b30      	ldr	r3, [pc, #192]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a914:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a916:	4b2f      	ldr	r3, [pc, #188]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a918:	2101      	movs	r1, #1
 800a91a:	430a      	orrs	r2, r1
 800a91c:	635a      	str	r2, [r3, #52]	@ 0x34
 800a91e:	4b34      	ldr	r3, [pc, #208]	@ (800a9f0 <HAL_RCC_OscConfig+0x6a4>)
 800a920:	6a1a      	ldr	r2, [r3, #32]
 800a922:	4b33      	ldr	r3, [pc, #204]	@ (800a9f0 <HAL_RCC_OscConfig+0x6a4>)
 800a924:	2180      	movs	r1, #128	@ 0x80
 800a926:	0189      	lsls	r1, r1, #6
 800a928:	430a      	orrs	r2, r1
 800a92a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a92c:	f7fc fa36 	bl	8006d9c <HAL_GetTick>
 800a930:	0003      	movs	r3, r0
 800a932:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a934:	e008      	b.n	800a948 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a936:	f7fc fa31 	bl	8006d9c <HAL_GetTick>
 800a93a:	0002      	movs	r2, r0
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	1ad3      	subs	r3, r2, r3
 800a940:	2b02      	cmp	r3, #2
 800a942:	d901      	bls.n	800a948 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 800a944:	2303      	movs	r3, #3
 800a946:	e0ca      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a948:	4b22      	ldr	r3, [pc, #136]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a94a:	689b      	ldr	r3, [r3, #8]
 800a94c:	2202      	movs	r2, #2
 800a94e:	4013      	ands	r3, r2
 800a950:	d0f1      	beq.n	800a936 <HAL_RCC_OscConfig+0x5ea>
 800a952:	e01e      	b.n	800a992 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800a954:	4b1f      	ldr	r3, [pc, #124]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a956:	689a      	ldr	r2, [r3, #8]
 800a958:	4b1e      	ldr	r3, [pc, #120]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a95a:	2101      	movs	r1, #1
 800a95c:	438a      	bics	r2, r1
 800a95e:	609a      	str	r2, [r3, #8]
 800a960:	4b23      	ldr	r3, [pc, #140]	@ (800a9f0 <HAL_RCC_OscConfig+0x6a4>)
 800a962:	6a1a      	ldr	r2, [r3, #32]
 800a964:	4b22      	ldr	r3, [pc, #136]	@ (800a9f0 <HAL_RCC_OscConfig+0x6a4>)
 800a966:	4923      	ldr	r1, [pc, #140]	@ (800a9f4 <HAL_RCC_OscConfig+0x6a8>)
 800a968:	400a      	ands	r2, r1
 800a96a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a96c:	f7fc fa16 	bl	8006d9c <HAL_GetTick>
 800a970:	0003      	movs	r3, r0
 800a972:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a974:	e008      	b.n	800a988 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a976:	f7fc fa11 	bl	8006d9c <HAL_GetTick>
 800a97a:	0002      	movs	r2, r0
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	1ad3      	subs	r3, r2, r3
 800a980:	2b02      	cmp	r3, #2
 800a982:	d901      	bls.n	800a988 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800a984:	2303      	movs	r3, #3
 800a986:	e0aa      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a988:	4b12      	ldr	r3, [pc, #72]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	2202      	movs	r2, #2
 800a98e:	4013      	ands	r3, r2
 800a990:	d1f1      	bne.n	800a976 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a996:	2b00      	cmp	r3, #0
 800a998:	d100      	bne.n	800a99c <HAL_RCC_OscConfig+0x650>
 800a99a:	e09f      	b.n	800aadc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	2b0c      	cmp	r3, #12
 800a9a0:	d100      	bne.n	800a9a4 <HAL_RCC_OscConfig+0x658>
 800a9a2:	e078      	b.n	800aa96 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	d159      	bne.n	800aa60 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9ac:	4b09      	ldr	r3, [pc, #36]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	4b08      	ldr	r3, [pc, #32]	@ (800a9d4 <HAL_RCC_OscConfig+0x688>)
 800a9b2:	4911      	ldr	r1, [pc, #68]	@ (800a9f8 <HAL_RCC_OscConfig+0x6ac>)
 800a9b4:	400a      	ands	r2, r1
 800a9b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a9b8:	f7fc f9f0 	bl	8006d9c <HAL_GetTick>
 800a9bc:	0003      	movs	r3, r0
 800a9be:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800a9c0:	e01c      	b.n	800a9fc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9c2:	f7fc f9eb 	bl	8006d9c <HAL_GetTick>
 800a9c6:	0002      	movs	r2, r0
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	1ad3      	subs	r3, r2, r3
 800a9cc:	2b02      	cmp	r3, #2
 800a9ce:	d915      	bls.n	800a9fc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	e084      	b.n	800aade <HAL_RCC_OscConfig+0x792>
 800a9d4:	40021000 	.word	0x40021000
 800a9d8:	ffff1fff 	.word	0xffff1fff
 800a9dc:	fffffeff 	.word	0xfffffeff
 800a9e0:	40007000 	.word	0x40007000
 800a9e4:	fffffbff 	.word	0xfffffbff
 800a9e8:	00001388 	.word	0x00001388
 800a9ec:	efffffff 	.word	0xefffffff
 800a9f0:	40010000 	.word	0x40010000
 800a9f4:	ffffdfff 	.word	0xffffdfff
 800a9f8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800a9fc:	4b3a      	ldr	r3, [pc, #232]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	2380      	movs	r3, #128	@ 0x80
 800aa02:	049b      	lsls	r3, r3, #18
 800aa04:	4013      	ands	r3, r2
 800aa06:	d1dc      	bne.n	800a9c2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aa08:	4b37      	ldr	r3, [pc, #220]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa0a:	68db      	ldr	r3, [r3, #12]
 800aa0c:	4a37      	ldr	r2, [pc, #220]	@ (800aaec <HAL_RCC_OscConfig+0x7a0>)
 800aa0e:	4013      	ands	r3, r2
 800aa10:	0019      	movs	r1, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa1a:	431a      	orrs	r2, r3
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa20:	431a      	orrs	r2, r3
 800aa22:	4b31      	ldr	r3, [pc, #196]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa24:	430a      	orrs	r2, r1
 800aa26:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa28:	4b2f      	ldr	r3, [pc, #188]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	4b2e      	ldr	r3, [pc, #184]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa2e:	2180      	movs	r1, #128	@ 0x80
 800aa30:	0449      	lsls	r1, r1, #17
 800aa32:	430a      	orrs	r2, r1
 800aa34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa36:	f7fc f9b1 	bl	8006d9c <HAL_GetTick>
 800aa3a:	0003      	movs	r3, r0
 800aa3c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800aa3e:	e008      	b.n	800aa52 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa40:	f7fc f9ac 	bl	8006d9c <HAL_GetTick>
 800aa44:	0002      	movs	r2, r0
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	1ad3      	subs	r3, r2, r3
 800aa4a:	2b02      	cmp	r3, #2
 800aa4c:	d901      	bls.n	800aa52 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800aa4e:	2303      	movs	r3, #3
 800aa50:	e045      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800aa52:	4b25      	ldr	r3, [pc, #148]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	2380      	movs	r3, #128	@ 0x80
 800aa58:	049b      	lsls	r3, r3, #18
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	d0f0      	beq.n	800aa40 <HAL_RCC_OscConfig+0x6f4>
 800aa5e:	e03d      	b.n	800aadc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa60:	4b21      	ldr	r3, [pc, #132]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa62:	681a      	ldr	r2, [r3, #0]
 800aa64:	4b20      	ldr	r3, [pc, #128]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa66:	4922      	ldr	r1, [pc, #136]	@ (800aaf0 <HAL_RCC_OscConfig+0x7a4>)
 800aa68:	400a      	ands	r2, r1
 800aa6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa6c:	f7fc f996 	bl	8006d9c <HAL_GetTick>
 800aa70:	0003      	movs	r3, r0
 800aa72:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800aa74:	e008      	b.n	800aa88 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa76:	f7fc f991 	bl	8006d9c <HAL_GetTick>
 800aa7a:	0002      	movs	r2, r0
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	1ad3      	subs	r3, r2, r3
 800aa80:	2b02      	cmp	r3, #2
 800aa82:	d901      	bls.n	800aa88 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 800aa84:	2303      	movs	r3, #3
 800aa86:	e02a      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800aa88:	4b17      	ldr	r3, [pc, #92]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	2380      	movs	r3, #128	@ 0x80
 800aa8e:	049b      	lsls	r3, r3, #18
 800aa90:	4013      	ands	r3, r2
 800aa92:	d1f0      	bne.n	800aa76 <HAL_RCC_OscConfig+0x72a>
 800aa94:	e022      	b.n	800aadc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d101      	bne.n	800aaa2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e01d      	b.n	800aade <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800aaa2:	4b11      	ldr	r3, [pc, #68]	@ (800aae8 <HAL_RCC_OscConfig+0x79c>)
 800aaa4:	68db      	ldr	r3, [r3, #12]
 800aaa6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aaa8:	69ba      	ldr	r2, [r7, #24]
 800aaaa:	2380      	movs	r3, #128	@ 0x80
 800aaac:	025b      	lsls	r3, r3, #9
 800aaae:	401a      	ands	r2, r3
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d10f      	bne.n	800aad8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800aab8:	69ba      	ldr	r2, [r7, #24]
 800aaba:	23f0      	movs	r3, #240	@ 0xf0
 800aabc:	039b      	lsls	r3, r3, #14
 800aabe:	401a      	ands	r2, r3
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d107      	bne.n	800aad8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800aac8:	69ba      	ldr	r2, [r7, #24]
 800aaca:	23c0      	movs	r3, #192	@ 0xc0
 800aacc:	041b      	lsls	r3, r3, #16
 800aace:	401a      	ands	r2, r3
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d001      	beq.n	800aadc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	e000      	b.n	800aade <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	0018      	movs	r0, r3
 800aae0:	46bd      	mov	sp, r7
 800aae2:	b00a      	add	sp, #40	@ 0x28
 800aae4:	bdb0      	pop	{r4, r5, r7, pc}
 800aae6:	46c0      	nop			@ (mov r8, r8)
 800aae8:	40021000 	.word	0x40021000
 800aaec:	ff02ffff 	.word	0xff02ffff
 800aaf0:	feffffff 	.word	0xfeffffff

0800aaf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aaf4:	b5b0      	push	{r4, r5, r7, lr}
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d101      	bne.n	800ab08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ab04:	2301      	movs	r3, #1
 800ab06:	e128      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ab08:	4b96      	ldr	r3, [pc, #600]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	4013      	ands	r3, r2
 800ab10:	683a      	ldr	r2, [r7, #0]
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d91e      	bls.n	800ab54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab16:	4b93      	ldr	r3, [pc, #588]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	4393      	bics	r3, r2
 800ab1e:	0019      	movs	r1, r3
 800ab20:	4b90      	ldr	r3, [pc, #576]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800ab22:	683a      	ldr	r2, [r7, #0]
 800ab24:	430a      	orrs	r2, r1
 800ab26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ab28:	f7fc f938 	bl	8006d9c <HAL_GetTick>
 800ab2c:	0003      	movs	r3, r0
 800ab2e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab30:	e009      	b.n	800ab46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab32:	f7fc f933 	bl	8006d9c <HAL_GetTick>
 800ab36:	0002      	movs	r2, r0
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	1ad3      	subs	r3, r2, r3
 800ab3c:	4a8a      	ldr	r2, [pc, #552]	@ (800ad68 <HAL_RCC_ClockConfig+0x274>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d901      	bls.n	800ab46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800ab42:	2303      	movs	r3, #3
 800ab44:	e109      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab46:	4b87      	ldr	r3, [pc, #540]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	4013      	ands	r3, r2
 800ab4e:	683a      	ldr	r2, [r7, #0]
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d1ee      	bne.n	800ab32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2202      	movs	r2, #2
 800ab5a:	4013      	ands	r3, r2
 800ab5c:	d009      	beq.n	800ab72 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab5e:	4b83      	ldr	r3, [pc, #524]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ab60:	68db      	ldr	r3, [r3, #12]
 800ab62:	22f0      	movs	r2, #240	@ 0xf0
 800ab64:	4393      	bics	r3, r2
 800ab66:	0019      	movs	r1, r3
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	689a      	ldr	r2, [r3, #8]
 800ab6c:	4b7f      	ldr	r3, [pc, #508]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ab6e:	430a      	orrs	r2, r1
 800ab70:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2201      	movs	r2, #1
 800ab78:	4013      	ands	r3, r2
 800ab7a:	d100      	bne.n	800ab7e <HAL_RCC_ClockConfig+0x8a>
 800ab7c:	e089      	b.n	800ac92 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	685b      	ldr	r3, [r3, #4]
 800ab82:	2b02      	cmp	r3, #2
 800ab84:	d107      	bne.n	800ab96 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ab86:	4b79      	ldr	r3, [pc, #484]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	2380      	movs	r3, #128	@ 0x80
 800ab8c:	029b      	lsls	r3, r3, #10
 800ab8e:	4013      	ands	r3, r2
 800ab90:	d120      	bne.n	800abd4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800ab92:	2301      	movs	r3, #1
 800ab94:	e0e1      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	2b03      	cmp	r3, #3
 800ab9c:	d107      	bne.n	800abae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ab9e:	4b73      	ldr	r3, [pc, #460]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	2380      	movs	r3, #128	@ 0x80
 800aba4:	049b      	lsls	r3, r3, #18
 800aba6:	4013      	ands	r3, r2
 800aba8:	d114      	bne.n	800abd4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800abaa:	2301      	movs	r3, #1
 800abac:	e0d5      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d106      	bne.n	800abc4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800abb6:	4b6d      	ldr	r3, [pc, #436]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	2204      	movs	r2, #4
 800abbc:	4013      	ands	r3, r2
 800abbe:	d109      	bne.n	800abd4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	e0ca      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800abc4:	4b69      	ldr	r3, [pc, #420]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800abc6:	681a      	ldr	r2, [r3, #0]
 800abc8:	2380      	movs	r3, #128	@ 0x80
 800abca:	009b      	lsls	r3, r3, #2
 800abcc:	4013      	ands	r3, r2
 800abce:	d101      	bne.n	800abd4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800abd0:	2301      	movs	r3, #1
 800abd2:	e0c2      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800abd4:	4b65      	ldr	r3, [pc, #404]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	2203      	movs	r2, #3
 800abda:	4393      	bics	r3, r2
 800abdc:	0019      	movs	r1, r3
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	685a      	ldr	r2, [r3, #4]
 800abe2:	4b62      	ldr	r3, [pc, #392]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800abe4:	430a      	orrs	r2, r1
 800abe6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800abe8:	f7fc f8d8 	bl	8006d9c <HAL_GetTick>
 800abec:	0003      	movs	r3, r0
 800abee:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	2b02      	cmp	r3, #2
 800abf6:	d111      	bne.n	800ac1c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800abf8:	e009      	b.n	800ac0e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800abfa:	f7fc f8cf 	bl	8006d9c <HAL_GetTick>
 800abfe:	0002      	movs	r2, r0
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	1ad3      	subs	r3, r2, r3
 800ac04:	4a58      	ldr	r2, [pc, #352]	@ (800ad68 <HAL_RCC_ClockConfig+0x274>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d901      	bls.n	800ac0e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800ac0a:	2303      	movs	r3, #3
 800ac0c:	e0a5      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800ac0e:	4b57      	ldr	r3, [pc, #348]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ac10:	68db      	ldr	r3, [r3, #12]
 800ac12:	220c      	movs	r2, #12
 800ac14:	4013      	ands	r3, r2
 800ac16:	2b08      	cmp	r3, #8
 800ac18:	d1ef      	bne.n	800abfa <HAL_RCC_ClockConfig+0x106>
 800ac1a:	e03a      	b.n	800ac92 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	2b03      	cmp	r3, #3
 800ac22:	d111      	bne.n	800ac48 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ac24:	e009      	b.n	800ac3a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac26:	f7fc f8b9 	bl	8006d9c <HAL_GetTick>
 800ac2a:	0002      	movs	r2, r0
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	1ad3      	subs	r3, r2, r3
 800ac30:	4a4d      	ldr	r2, [pc, #308]	@ (800ad68 <HAL_RCC_ClockConfig+0x274>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d901      	bls.n	800ac3a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800ac36:	2303      	movs	r3, #3
 800ac38:	e08f      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ac3a:	4b4c      	ldr	r3, [pc, #304]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ac3c:	68db      	ldr	r3, [r3, #12]
 800ac3e:	220c      	movs	r2, #12
 800ac40:	4013      	ands	r3, r2
 800ac42:	2b0c      	cmp	r3, #12
 800ac44:	d1ef      	bne.n	800ac26 <HAL_RCC_ClockConfig+0x132>
 800ac46:	e024      	b.n	800ac92 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d11b      	bne.n	800ac88 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800ac50:	e009      	b.n	800ac66 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac52:	f7fc f8a3 	bl	8006d9c <HAL_GetTick>
 800ac56:	0002      	movs	r2, r0
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	1ad3      	subs	r3, r2, r3
 800ac5c:	4a42      	ldr	r2, [pc, #264]	@ (800ad68 <HAL_RCC_ClockConfig+0x274>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d901      	bls.n	800ac66 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800ac62:	2303      	movs	r3, #3
 800ac64:	e079      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800ac66:	4b41      	ldr	r3, [pc, #260]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ac68:	68db      	ldr	r3, [r3, #12]
 800ac6a:	220c      	movs	r2, #12
 800ac6c:	4013      	ands	r3, r2
 800ac6e:	2b04      	cmp	r3, #4
 800ac70:	d1ef      	bne.n	800ac52 <HAL_RCC_ClockConfig+0x15e>
 800ac72:	e00e      	b.n	800ac92 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac74:	f7fc f892 	bl	8006d9c <HAL_GetTick>
 800ac78:	0002      	movs	r2, r0
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	1ad3      	subs	r3, r2, r3
 800ac7e:	4a3a      	ldr	r2, [pc, #232]	@ (800ad68 <HAL_RCC_ClockConfig+0x274>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d901      	bls.n	800ac88 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800ac84:	2303      	movs	r3, #3
 800ac86:	e068      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800ac88:	4b38      	ldr	r3, [pc, #224]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ac8a:	68db      	ldr	r3, [r3, #12]
 800ac8c:	220c      	movs	r2, #12
 800ac8e:	4013      	ands	r3, r2
 800ac90:	d1f0      	bne.n	800ac74 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ac92:	4b34      	ldr	r3, [pc, #208]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2201      	movs	r2, #1
 800ac98:	4013      	ands	r3, r2
 800ac9a:	683a      	ldr	r2, [r7, #0]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d21e      	bcs.n	800acde <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aca0:	4b30      	ldr	r3, [pc, #192]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2201      	movs	r2, #1
 800aca6:	4393      	bics	r3, r2
 800aca8:	0019      	movs	r1, r3
 800acaa:	4b2e      	ldr	r3, [pc, #184]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800acac:	683a      	ldr	r2, [r7, #0]
 800acae:	430a      	orrs	r2, r1
 800acb0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800acb2:	f7fc f873 	bl	8006d9c <HAL_GetTick>
 800acb6:	0003      	movs	r3, r0
 800acb8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acba:	e009      	b.n	800acd0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acbc:	f7fc f86e 	bl	8006d9c <HAL_GetTick>
 800acc0:	0002      	movs	r2, r0
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	1ad3      	subs	r3, r2, r3
 800acc6:	4a28      	ldr	r2, [pc, #160]	@ (800ad68 <HAL_RCC_ClockConfig+0x274>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d901      	bls.n	800acd0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800accc:	2303      	movs	r3, #3
 800acce:	e044      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acd0:	4b24      	ldr	r3, [pc, #144]	@ (800ad64 <HAL_RCC_ClockConfig+0x270>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2201      	movs	r2, #1
 800acd6:	4013      	ands	r3, r2
 800acd8:	683a      	ldr	r2, [r7, #0]
 800acda:	429a      	cmp	r2, r3
 800acdc:	d1ee      	bne.n	800acbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2204      	movs	r2, #4
 800ace4:	4013      	ands	r3, r2
 800ace6:	d009      	beq.n	800acfc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ace8:	4b20      	ldr	r3, [pc, #128]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800acea:	68db      	ldr	r3, [r3, #12]
 800acec:	4a20      	ldr	r2, [pc, #128]	@ (800ad70 <HAL_RCC_ClockConfig+0x27c>)
 800acee:	4013      	ands	r3, r2
 800acf0:	0019      	movs	r1, r3
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68da      	ldr	r2, [r3, #12]
 800acf6:	4b1d      	ldr	r3, [pc, #116]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800acf8:	430a      	orrs	r2, r1
 800acfa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2208      	movs	r2, #8
 800ad02:	4013      	ands	r3, r2
 800ad04:	d00a      	beq.n	800ad1c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800ad06:	4b19      	ldr	r3, [pc, #100]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ad08:	68db      	ldr	r3, [r3, #12]
 800ad0a:	4a1a      	ldr	r2, [pc, #104]	@ (800ad74 <HAL_RCC_ClockConfig+0x280>)
 800ad0c:	4013      	ands	r3, r2
 800ad0e:	0019      	movs	r1, r3
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	691b      	ldr	r3, [r3, #16]
 800ad14:	00da      	lsls	r2, r3, #3
 800ad16:	4b15      	ldr	r3, [pc, #84]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ad18:	430a      	orrs	r2, r1
 800ad1a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ad1c:	f000 f832 	bl	800ad84 <HAL_RCC_GetSysClockFreq>
 800ad20:	0001      	movs	r1, r0
 800ad22:	4b12      	ldr	r3, [pc, #72]	@ (800ad6c <HAL_RCC_ClockConfig+0x278>)
 800ad24:	68db      	ldr	r3, [r3, #12]
 800ad26:	091b      	lsrs	r3, r3, #4
 800ad28:	220f      	movs	r2, #15
 800ad2a:	4013      	ands	r3, r2
 800ad2c:	4a12      	ldr	r2, [pc, #72]	@ (800ad78 <HAL_RCC_ClockConfig+0x284>)
 800ad2e:	5cd3      	ldrb	r3, [r2, r3]
 800ad30:	000a      	movs	r2, r1
 800ad32:	40da      	lsrs	r2, r3
 800ad34:	4b11      	ldr	r3, [pc, #68]	@ (800ad7c <HAL_RCC_ClockConfig+0x288>)
 800ad36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ad38:	4b11      	ldr	r3, [pc, #68]	@ (800ad80 <HAL_RCC_ClockConfig+0x28c>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	250b      	movs	r5, #11
 800ad3e:	197c      	adds	r4, r7, r5
 800ad40:	0018      	movs	r0, r3
 800ad42:	f7fb ffe5 	bl	8006d10 <HAL_InitTick>
 800ad46:	0003      	movs	r3, r0
 800ad48:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800ad4a:	197b      	adds	r3, r7, r5
 800ad4c:	781b      	ldrb	r3, [r3, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d002      	beq.n	800ad58 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800ad52:	197b      	adds	r3, r7, r5
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	e000      	b.n	800ad5a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800ad58:	2300      	movs	r3, #0
}
 800ad5a:	0018      	movs	r0, r3
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	b004      	add	sp, #16
 800ad60:	bdb0      	pop	{r4, r5, r7, pc}
 800ad62:	46c0      	nop			@ (mov r8, r8)
 800ad64:	40022000 	.word	0x40022000
 800ad68:	00001388 	.word	0x00001388
 800ad6c:	40021000 	.word	0x40021000
 800ad70:	fffff8ff 	.word	0xfffff8ff
 800ad74:	ffffc7ff 	.word	0xffffc7ff
 800ad78:	08010c54 	.word	0x08010c54
 800ad7c:	2000002c 	.word	0x2000002c
 800ad80:	20000040 	.word	0x20000040

0800ad84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad84:	b5b0      	push	{r4, r5, r7, lr}
 800ad86:	b08e      	sub	sp, #56	@ 0x38
 800ad88:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800ad8a:	4b4c      	ldr	r3, [pc, #304]	@ (800aebc <HAL_RCC_GetSysClockFreq+0x138>)
 800ad8c:	68db      	ldr	r3, [r3, #12]
 800ad8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800ad90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad92:	230c      	movs	r3, #12
 800ad94:	4013      	ands	r3, r2
 800ad96:	2b0c      	cmp	r3, #12
 800ad98:	d014      	beq.n	800adc4 <HAL_RCC_GetSysClockFreq+0x40>
 800ad9a:	d900      	bls.n	800ad9e <HAL_RCC_GetSysClockFreq+0x1a>
 800ad9c:	e07b      	b.n	800ae96 <HAL_RCC_GetSysClockFreq+0x112>
 800ad9e:	2b04      	cmp	r3, #4
 800ada0:	d002      	beq.n	800ada8 <HAL_RCC_GetSysClockFreq+0x24>
 800ada2:	2b08      	cmp	r3, #8
 800ada4:	d00b      	beq.n	800adbe <HAL_RCC_GetSysClockFreq+0x3a>
 800ada6:	e076      	b.n	800ae96 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800ada8:	4b44      	ldr	r3, [pc, #272]	@ (800aebc <HAL_RCC_GetSysClockFreq+0x138>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	2210      	movs	r2, #16
 800adae:	4013      	ands	r3, r2
 800adb0:	d002      	beq.n	800adb8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800adb2:	4b43      	ldr	r3, [pc, #268]	@ (800aec0 <HAL_RCC_GetSysClockFreq+0x13c>)
 800adb4:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800adb6:	e07c      	b.n	800aeb2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800adb8:	4b42      	ldr	r3, [pc, #264]	@ (800aec4 <HAL_RCC_GetSysClockFreq+0x140>)
 800adba:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800adbc:	e079      	b.n	800aeb2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800adbe:	4b42      	ldr	r3, [pc, #264]	@ (800aec8 <HAL_RCC_GetSysClockFreq+0x144>)
 800adc0:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800adc2:	e076      	b.n	800aeb2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800adc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc6:	0c9a      	lsrs	r2, r3, #18
 800adc8:	230f      	movs	r3, #15
 800adca:	401a      	ands	r2, r3
 800adcc:	4b3f      	ldr	r3, [pc, #252]	@ (800aecc <HAL_RCC_GetSysClockFreq+0x148>)
 800adce:	5c9b      	ldrb	r3, [r3, r2]
 800add0:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800add2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add4:	0d9a      	lsrs	r2, r3, #22
 800add6:	2303      	movs	r3, #3
 800add8:	4013      	ands	r3, r2
 800adda:	3301      	adds	r3, #1
 800addc:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800adde:	4b37      	ldr	r3, [pc, #220]	@ (800aebc <HAL_RCC_GetSysClockFreq+0x138>)
 800ade0:	68da      	ldr	r2, [r3, #12]
 800ade2:	2380      	movs	r3, #128	@ 0x80
 800ade4:	025b      	lsls	r3, r3, #9
 800ade6:	4013      	ands	r3, r2
 800ade8:	d01a      	beq.n	800ae20 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800adea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adec:	61bb      	str	r3, [r7, #24]
 800adee:	2300      	movs	r3, #0
 800adf0:	61fb      	str	r3, [r7, #28]
 800adf2:	4a35      	ldr	r2, [pc, #212]	@ (800aec8 <HAL_RCC_GetSysClockFreq+0x144>)
 800adf4:	2300      	movs	r3, #0
 800adf6:	69b8      	ldr	r0, [r7, #24]
 800adf8:	69f9      	ldr	r1, [r7, #28]
 800adfa:	f7f5 fbaf 	bl	800055c <__aeabi_lmul>
 800adfe:	0002      	movs	r2, r0
 800ae00:	000b      	movs	r3, r1
 800ae02:	0010      	movs	r0, r2
 800ae04:	0019      	movs	r1, r3
 800ae06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae08:	613b      	str	r3, [r7, #16]
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	617b      	str	r3, [r7, #20]
 800ae0e:	693a      	ldr	r2, [r7, #16]
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	f7f5 fb83 	bl	800051c <__aeabi_uldivmod>
 800ae16:	0002      	movs	r2, r0
 800ae18:	000b      	movs	r3, r1
 800ae1a:	0013      	movs	r3, r2
 800ae1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae1e:	e037      	b.n	800ae90 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800ae20:	4b26      	ldr	r3, [pc, #152]	@ (800aebc <HAL_RCC_GetSysClockFreq+0x138>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2210      	movs	r2, #16
 800ae26:	4013      	ands	r3, r2
 800ae28:	d01a      	beq.n	800ae60 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800ae2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae2c:	60bb      	str	r3, [r7, #8]
 800ae2e:	2300      	movs	r3, #0
 800ae30:	60fb      	str	r3, [r7, #12]
 800ae32:	4a23      	ldr	r2, [pc, #140]	@ (800aec0 <HAL_RCC_GetSysClockFreq+0x13c>)
 800ae34:	2300      	movs	r3, #0
 800ae36:	68b8      	ldr	r0, [r7, #8]
 800ae38:	68f9      	ldr	r1, [r7, #12]
 800ae3a:	f7f5 fb8f 	bl	800055c <__aeabi_lmul>
 800ae3e:	0002      	movs	r2, r0
 800ae40:	000b      	movs	r3, r1
 800ae42:	0010      	movs	r0, r2
 800ae44:	0019      	movs	r1, r3
 800ae46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae48:	603b      	str	r3, [r7, #0]
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	607b      	str	r3, [r7, #4]
 800ae4e:	683a      	ldr	r2, [r7, #0]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f7f5 fb63 	bl	800051c <__aeabi_uldivmod>
 800ae56:	0002      	movs	r2, r0
 800ae58:	000b      	movs	r3, r1
 800ae5a:	0013      	movs	r3, r2
 800ae5c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae5e:	e017      	b.n	800ae90 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800ae60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae62:	0018      	movs	r0, r3
 800ae64:	2300      	movs	r3, #0
 800ae66:	0019      	movs	r1, r3
 800ae68:	4a16      	ldr	r2, [pc, #88]	@ (800aec4 <HAL_RCC_GetSysClockFreq+0x140>)
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	f7f5 fb76 	bl	800055c <__aeabi_lmul>
 800ae70:	0002      	movs	r2, r0
 800ae72:	000b      	movs	r3, r1
 800ae74:	0010      	movs	r0, r2
 800ae76:	0019      	movs	r1, r3
 800ae78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7a:	001c      	movs	r4, r3
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	001d      	movs	r5, r3
 800ae80:	0022      	movs	r2, r4
 800ae82:	002b      	movs	r3, r5
 800ae84:	f7f5 fb4a 	bl	800051c <__aeabi_uldivmod>
 800ae88:	0002      	movs	r2, r0
 800ae8a:	000b      	movs	r3, r1
 800ae8c:	0013      	movs	r3, r2
 800ae8e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 800ae90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae92:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800ae94:	e00d      	b.n	800aeb2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800ae96:	4b09      	ldr	r3, [pc, #36]	@ (800aebc <HAL_RCC_GetSysClockFreq+0x138>)
 800ae98:	685b      	ldr	r3, [r3, #4]
 800ae9a:	0b5b      	lsrs	r3, r3, #13
 800ae9c:	2207      	movs	r2, #7
 800ae9e:	4013      	ands	r3, r2
 800aea0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800aea2:	6a3b      	ldr	r3, [r7, #32]
 800aea4:	3301      	adds	r3, #1
 800aea6:	2280      	movs	r2, #128	@ 0x80
 800aea8:	0212      	lsls	r2, r2, #8
 800aeaa:	409a      	lsls	r2, r3
 800aeac:	0013      	movs	r3, r2
 800aeae:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800aeb0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800aeb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 800aeb4:	0018      	movs	r0, r3
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	b00e      	add	sp, #56	@ 0x38
 800aeba:	bdb0      	pop	{r4, r5, r7, pc}
 800aebc:	40021000 	.word	0x40021000
 800aec0:	003d0900 	.word	0x003d0900
 800aec4:	00f42400 	.word	0x00f42400
 800aec8:	007a1200 	.word	0x007a1200
 800aecc:	08010c6c 	.word	0x08010c6c

0800aed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aed4:	4b02      	ldr	r3, [pc, #8]	@ (800aee0 <HAL_RCC_GetHCLKFreq+0x10>)
 800aed6:	681b      	ldr	r3, [r3, #0]
}
 800aed8:	0018      	movs	r0, r3
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	46c0      	nop			@ (mov r8, r8)
 800aee0:	2000002c 	.word	0x2000002c

0800aee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800aee8:	f7ff fff2 	bl	800aed0 <HAL_RCC_GetHCLKFreq>
 800aeec:	0001      	movs	r1, r0
 800aeee:	4b06      	ldr	r3, [pc, #24]	@ (800af08 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aef0:	68db      	ldr	r3, [r3, #12]
 800aef2:	0a1b      	lsrs	r3, r3, #8
 800aef4:	2207      	movs	r2, #7
 800aef6:	4013      	ands	r3, r2
 800aef8:	4a04      	ldr	r2, [pc, #16]	@ (800af0c <HAL_RCC_GetPCLK1Freq+0x28>)
 800aefa:	5cd3      	ldrb	r3, [r2, r3]
 800aefc:	40d9      	lsrs	r1, r3
 800aefe:	000b      	movs	r3, r1
}
 800af00:	0018      	movs	r0, r3
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	46c0      	nop			@ (mov r8, r8)
 800af08:	40021000 	.word	0x40021000
 800af0c:	08010c64 	.word	0x08010c64

0800af10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800af14:	f7ff ffdc 	bl	800aed0 <HAL_RCC_GetHCLKFreq>
 800af18:	0001      	movs	r1, r0
 800af1a:	4b06      	ldr	r3, [pc, #24]	@ (800af34 <HAL_RCC_GetPCLK2Freq+0x24>)
 800af1c:	68db      	ldr	r3, [r3, #12]
 800af1e:	0adb      	lsrs	r3, r3, #11
 800af20:	2207      	movs	r2, #7
 800af22:	4013      	ands	r3, r2
 800af24:	4a04      	ldr	r2, [pc, #16]	@ (800af38 <HAL_RCC_GetPCLK2Freq+0x28>)
 800af26:	5cd3      	ldrb	r3, [r2, r3]
 800af28:	40d9      	lsrs	r1, r3
 800af2a:	000b      	movs	r3, r1
}
 800af2c:	0018      	movs	r0, r3
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	46c0      	nop			@ (mov r8, r8)
 800af34:	40021000 	.word	0x40021000
 800af38:	08010c64 	.word	0x08010c64

0800af3c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b086      	sub	sp, #24
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800af44:	2017      	movs	r0, #23
 800af46:	183b      	adds	r3, r7, r0
 800af48:	2200      	movs	r2, #0
 800af4a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2220      	movs	r2, #32
 800af52:	4013      	ands	r3, r2
 800af54:	d100      	bne.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800af56:	e0c7      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800af58:	4b9b      	ldr	r3, [pc, #620]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800af5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af5c:	2380      	movs	r3, #128	@ 0x80
 800af5e:	055b      	lsls	r3, r3, #21
 800af60:	4013      	ands	r3, r2
 800af62:	d109      	bne.n	800af78 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800af64:	4b98      	ldr	r3, [pc, #608]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800af66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af68:	4b97      	ldr	r3, [pc, #604]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800af6a:	2180      	movs	r1, #128	@ 0x80
 800af6c:	0549      	lsls	r1, r1, #21
 800af6e:	430a      	orrs	r2, r1
 800af70:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800af72:	183b      	adds	r3, r7, r0
 800af74:	2201      	movs	r2, #1
 800af76:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800af78:	4b94      	ldr	r3, [pc, #592]	@ (800b1cc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	2380      	movs	r3, #128	@ 0x80
 800af7e:	005b      	lsls	r3, r3, #1
 800af80:	4013      	ands	r3, r2
 800af82:	d11a      	bne.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800af84:	4b91      	ldr	r3, [pc, #580]	@ (800b1cc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800af86:	681a      	ldr	r2, [r3, #0]
 800af88:	4b90      	ldr	r3, [pc, #576]	@ (800b1cc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800af8a:	2180      	movs	r1, #128	@ 0x80
 800af8c:	0049      	lsls	r1, r1, #1
 800af8e:	430a      	orrs	r2, r1
 800af90:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800af92:	f7fb ff03 	bl	8006d9c <HAL_GetTick>
 800af96:	0003      	movs	r3, r0
 800af98:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800af9a:	e008      	b.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af9c:	f7fb fefe 	bl	8006d9c <HAL_GetTick>
 800afa0:	0002      	movs	r2, r0
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	1ad3      	subs	r3, r2, r3
 800afa6:	2b64      	cmp	r3, #100	@ 0x64
 800afa8:	d901      	bls.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	e107      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800afae:	4b87      	ldr	r3, [pc, #540]	@ (800b1cc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800afb0:	681a      	ldr	r2, [r3, #0]
 800afb2:	2380      	movs	r3, #128	@ 0x80
 800afb4:	005b      	lsls	r3, r3, #1
 800afb6:	4013      	ands	r3, r2
 800afb8:	d0f0      	beq.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800afba:	4b83      	ldr	r3, [pc, #524]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800afbc:	681a      	ldr	r2, [r3, #0]
 800afbe:	23c0      	movs	r3, #192	@ 0xc0
 800afc0:	039b      	lsls	r3, r3, #14
 800afc2:	4013      	ands	r3, r2
 800afc4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	685a      	ldr	r2, [r3, #4]
 800afca:	23c0      	movs	r3, #192	@ 0xc0
 800afcc:	039b      	lsls	r3, r3, #14
 800afce:	4013      	ands	r3, r2
 800afd0:	68fa      	ldr	r2, [r7, #12]
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d013      	beq.n	800affe <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	685a      	ldr	r2, [r3, #4]
 800afda:	23c0      	movs	r3, #192	@ 0xc0
 800afdc:	029b      	lsls	r3, r3, #10
 800afde:	401a      	ands	r2, r3
 800afe0:	23c0      	movs	r3, #192	@ 0xc0
 800afe2:	029b      	lsls	r3, r3, #10
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d10a      	bne.n	800affe <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800afe8:	4b77      	ldr	r3, [pc, #476]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800afea:	681a      	ldr	r2, [r3, #0]
 800afec:	2380      	movs	r3, #128	@ 0x80
 800afee:	029b      	lsls	r3, r3, #10
 800aff0:	401a      	ands	r2, r3
 800aff2:	2380      	movs	r3, #128	@ 0x80
 800aff4:	029b      	lsls	r3, r3, #10
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d101      	bne.n	800affe <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800affa:	2301      	movs	r3, #1
 800affc:	e0df      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800affe:	4b72      	ldr	r3, [pc, #456]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b000:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b002:	23c0      	movs	r3, #192	@ 0xc0
 800b004:	029b      	lsls	r3, r3, #10
 800b006:	4013      	ands	r3, r2
 800b008:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d03b      	beq.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	685a      	ldr	r2, [r3, #4]
 800b014:	23c0      	movs	r3, #192	@ 0xc0
 800b016:	029b      	lsls	r3, r3, #10
 800b018:	4013      	ands	r3, r2
 800b01a:	68fa      	ldr	r2, [r7, #12]
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d033      	beq.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	2220      	movs	r2, #32
 800b026:	4013      	ands	r3, r2
 800b028:	d02e      	beq.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800b02a:	4b67      	ldr	r3, [pc, #412]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b02c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b02e:	4a68      	ldr	r2, [pc, #416]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800b030:	4013      	ands	r3, r2
 800b032:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b034:	4b64      	ldr	r3, [pc, #400]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b036:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b038:	4b63      	ldr	r3, [pc, #396]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b03a:	2180      	movs	r1, #128	@ 0x80
 800b03c:	0309      	lsls	r1, r1, #12
 800b03e:	430a      	orrs	r2, r1
 800b040:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b042:	4b61      	ldr	r3, [pc, #388]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b044:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b046:	4b60      	ldr	r3, [pc, #384]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b048:	4962      	ldr	r1, [pc, #392]	@ (800b1d4 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800b04a:	400a      	ands	r2, r1
 800b04c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800b04e:	4b5e      	ldr	r3, [pc, #376]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b050:	68fa      	ldr	r2, [r7, #12]
 800b052:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800b054:	68fa      	ldr	r2, [r7, #12]
 800b056:	2380      	movs	r3, #128	@ 0x80
 800b058:	005b      	lsls	r3, r3, #1
 800b05a:	4013      	ands	r3, r2
 800b05c:	d014      	beq.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b05e:	f7fb fe9d 	bl	8006d9c <HAL_GetTick>
 800b062:	0003      	movs	r3, r0
 800b064:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b066:	e009      	b.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b068:	f7fb fe98 	bl	8006d9c <HAL_GetTick>
 800b06c:	0002      	movs	r2, r0
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	1ad3      	subs	r3, r2, r3
 800b072:	4a59      	ldr	r2, [pc, #356]	@ (800b1d8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800b074:	4293      	cmp	r3, r2
 800b076:	d901      	bls.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800b078:	2303      	movs	r3, #3
 800b07a:	e0a0      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b07c:	4b52      	ldr	r3, [pc, #328]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b07e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b080:	2380      	movs	r3, #128	@ 0x80
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4013      	ands	r3, r2
 800b086:	d0ef      	beq.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	2220      	movs	r2, #32
 800b08e:	4013      	ands	r3, r2
 800b090:	d01f      	beq.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	685a      	ldr	r2, [r3, #4]
 800b096:	23c0      	movs	r3, #192	@ 0xc0
 800b098:	029b      	lsls	r3, r3, #10
 800b09a:	401a      	ands	r2, r3
 800b09c:	23c0      	movs	r3, #192	@ 0xc0
 800b09e:	029b      	lsls	r3, r3, #10
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d10c      	bne.n	800b0be <HAL_RCCEx_PeriphCLKConfig+0x182>
 800b0a4:	4b48      	ldr	r3, [pc, #288]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	4a4c      	ldr	r2, [pc, #304]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800b0aa:	4013      	ands	r3, r2
 800b0ac:	0019      	movs	r1, r3
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	685a      	ldr	r2, [r3, #4]
 800b0b2:	23c0      	movs	r3, #192	@ 0xc0
 800b0b4:	039b      	lsls	r3, r3, #14
 800b0b6:	401a      	ands	r2, r3
 800b0b8:	4b43      	ldr	r3, [pc, #268]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b0ba:	430a      	orrs	r2, r1
 800b0bc:	601a      	str	r2, [r3, #0]
 800b0be:	4b42      	ldr	r3, [pc, #264]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b0c0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	685a      	ldr	r2, [r3, #4]
 800b0c6:	23c0      	movs	r3, #192	@ 0xc0
 800b0c8:	029b      	lsls	r3, r3, #10
 800b0ca:	401a      	ands	r2, r3
 800b0cc:	4b3e      	ldr	r3, [pc, #248]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b0ce:	430a      	orrs	r2, r1
 800b0d0:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800b0d2:	2317      	movs	r3, #23
 800b0d4:	18fb      	adds	r3, r7, r3
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	2b01      	cmp	r3, #1
 800b0da:	d105      	bne.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b0dc:	4b3a      	ldr	r3, [pc, #232]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b0de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b0e0:	4b39      	ldr	r3, [pc, #228]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b0e2:	493f      	ldr	r1, [pc, #252]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800b0e4:	400a      	ands	r2, r1
 800b0e6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2201      	movs	r2, #1
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	d009      	beq.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b0f2:	4b35      	ldr	r3, [pc, #212]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b0f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0f6:	2203      	movs	r2, #3
 800b0f8:	4393      	bics	r3, r2
 800b0fa:	0019      	movs	r1, r3
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	689a      	ldr	r2, [r3, #8]
 800b100:	4b31      	ldr	r3, [pc, #196]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b102:	430a      	orrs	r2, r1
 800b104:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	2202      	movs	r2, #2
 800b10c:	4013      	ands	r3, r2
 800b10e:	d009      	beq.n	800b124 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b110:	4b2d      	ldr	r3, [pc, #180]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b114:	220c      	movs	r2, #12
 800b116:	4393      	bics	r3, r2
 800b118:	0019      	movs	r1, r3
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	68da      	ldr	r2, [r3, #12]
 800b11e:	4b2a      	ldr	r3, [pc, #168]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b120:	430a      	orrs	r2, r1
 800b122:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	2204      	movs	r2, #4
 800b12a:	4013      	ands	r3, r2
 800b12c:	d009      	beq.n	800b142 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b12e:	4b26      	ldr	r3, [pc, #152]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b132:	4a2c      	ldr	r2, [pc, #176]	@ (800b1e4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800b134:	4013      	ands	r3, r2
 800b136:	0019      	movs	r1, r3
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	691a      	ldr	r2, [r3, #16]
 800b13c:	4b22      	ldr	r3, [pc, #136]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b13e:	430a      	orrs	r2, r1
 800b140:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2208      	movs	r2, #8
 800b148:	4013      	ands	r3, r2
 800b14a:	d009      	beq.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b14c:	4b1e      	ldr	r3, [pc, #120]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b14e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b150:	4a25      	ldr	r2, [pc, #148]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800b152:	4013      	ands	r3, r2
 800b154:	0019      	movs	r1, r3
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	695a      	ldr	r2, [r3, #20]
 800b15a:	4b1b      	ldr	r3, [pc, #108]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b15c:	430a      	orrs	r2, r1
 800b15e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681a      	ldr	r2, [r3, #0]
 800b164:	2380      	movs	r3, #128	@ 0x80
 800b166:	005b      	lsls	r3, r3, #1
 800b168:	4013      	ands	r3, r2
 800b16a:	d009      	beq.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b16c:	4b16      	ldr	r3, [pc, #88]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b16e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b170:	4a17      	ldr	r2, [pc, #92]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800b172:	4013      	ands	r3, r2
 800b174:	0019      	movs	r1, r3
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	699a      	ldr	r2, [r3, #24]
 800b17a:	4b13      	ldr	r3, [pc, #76]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b17c:	430a      	orrs	r2, r1
 800b17e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	2240      	movs	r2, #64	@ 0x40
 800b186:	4013      	ands	r3, r2
 800b188:	d009      	beq.n	800b19e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b18a:	4b0f      	ldr	r3, [pc, #60]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b18c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b18e:	4a17      	ldr	r2, [pc, #92]	@ (800b1ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800b190:	4013      	ands	r3, r2
 800b192:	0019      	movs	r1, r3
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6a1a      	ldr	r2, [r3, #32]
 800b198:	4b0b      	ldr	r3, [pc, #44]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b19a:	430a      	orrs	r2, r1
 800b19c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	2280      	movs	r2, #128	@ 0x80
 800b1a4:	4013      	ands	r3, r2
 800b1a6:	d009      	beq.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800b1a8:	4b07      	ldr	r3, [pc, #28]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b1aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1ac:	4a10      	ldr	r2, [pc, #64]	@ (800b1f0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800b1ae:	4013      	ands	r3, r2
 800b1b0:	0019      	movs	r1, r3
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	69da      	ldr	r2, [r3, #28]
 800b1b6:	4b04      	ldr	r3, [pc, #16]	@ (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800b1b8:	430a      	orrs	r2, r1
 800b1ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800b1bc:	2300      	movs	r3, #0
}
 800b1be:	0018      	movs	r0, r3
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	b006      	add	sp, #24
 800b1c4:	bd80      	pop	{r7, pc}
 800b1c6:	46c0      	nop			@ (mov r8, r8)
 800b1c8:	40021000 	.word	0x40021000
 800b1cc:	40007000 	.word	0x40007000
 800b1d0:	fffcffff 	.word	0xfffcffff
 800b1d4:	fff7ffff 	.word	0xfff7ffff
 800b1d8:	00001388 	.word	0x00001388
 800b1dc:	ffcfffff 	.word	0xffcfffff
 800b1e0:	efffffff 	.word	0xefffffff
 800b1e4:	fffff3ff 	.word	0xfffff3ff
 800b1e8:	ffffcfff 	.word	0xffffcfff
 800b1ec:	fbffffff 	.word	0xfbffffff
 800b1f0:	fff3ffff 	.word	0xfff3ffff

0800b1f4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d101      	bne.n	800b206 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800b202:	2301      	movs	r3, #1
 800b204:	e032      	b.n	800b26c <HAL_TIM_OC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2239      	movs	r2, #57	@ 0x39
 800b20a:	5c9b      	ldrb	r3, [r3, r2]
 800b20c:	b2db      	uxtb	r3, r3
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d107      	bne.n	800b222 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2238      	movs	r2, #56	@ 0x38
 800b216:	2100      	movs	r1, #0
 800b218:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	0018      	movs	r0, r3
 800b21e:	f000 f829 	bl	800b274 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2239      	movs	r2, #57	@ 0x39
 800b226:	2102      	movs	r1, #2
 800b228:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681a      	ldr	r2, [r3, #0]
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	3304      	adds	r3, #4
 800b232:	0019      	movs	r1, r3
 800b234:	0010      	movs	r0, r2
 800b236:	f000 f983 	bl	800b540 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	223e      	movs	r2, #62	@ 0x3e
 800b23e:	2101      	movs	r1, #1
 800b240:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	223a      	movs	r2, #58	@ 0x3a
 800b246:	2101      	movs	r1, #1
 800b248:	5499      	strb	r1, [r3, r2]
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	223b      	movs	r2, #59	@ 0x3b
 800b24e:	2101      	movs	r1, #1
 800b250:	5499      	strb	r1, [r3, r2]
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	223c      	movs	r2, #60	@ 0x3c
 800b256:	2101      	movs	r1, #1
 800b258:	5499      	strb	r1, [r3, r2]
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	223d      	movs	r2, #61	@ 0x3d
 800b25e:	2101      	movs	r1, #1
 800b260:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2239      	movs	r2, #57	@ 0x39
 800b266:	2101      	movs	r1, #1
 800b268:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b26a:	2300      	movs	r3, #0
}
 800b26c:	0018      	movs	r0, r3
 800b26e:	46bd      	mov	sp, r7
 800b270:	b002      	add	sp, #8
 800b272:	bd80      	pop	{r7, pc}

0800b274 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800b27c:	46c0      	nop			@ (mov r8, r8)
 800b27e:	46bd      	mov	sp, r7
 800b280:	b002      	add	sp, #8
 800b282:	bd80      	pop	{r7, pc}

0800b284 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b082      	sub	sp, #8
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d101      	bne.n	800b296 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b292:	2301      	movs	r3, #1
 800b294:	e032      	b.n	800b2fc <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2239      	movs	r2, #57	@ 0x39
 800b29a:	5c9b      	ldrb	r3, [r3, r2]
 800b29c:	b2db      	uxtb	r3, r3
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d107      	bne.n	800b2b2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2238      	movs	r2, #56	@ 0x38
 800b2a6:	2100      	movs	r1, #0
 800b2a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	0018      	movs	r0, r3
 800b2ae:	f7fa fed5 	bl	800605c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2239      	movs	r2, #57	@ 0x39
 800b2b6:	2102      	movs	r1, #2
 800b2b8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	3304      	adds	r3, #4
 800b2c2:	0019      	movs	r1, r3
 800b2c4:	0010      	movs	r0, r2
 800b2c6:	f000 f93b 	bl	800b540 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	223e      	movs	r2, #62	@ 0x3e
 800b2ce:	2101      	movs	r1, #1
 800b2d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	223a      	movs	r2, #58	@ 0x3a
 800b2d6:	2101      	movs	r1, #1
 800b2d8:	5499      	strb	r1, [r3, r2]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	223b      	movs	r2, #59	@ 0x3b
 800b2de:	2101      	movs	r1, #1
 800b2e0:	5499      	strb	r1, [r3, r2]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	223c      	movs	r2, #60	@ 0x3c
 800b2e6:	2101      	movs	r1, #1
 800b2e8:	5499      	strb	r1, [r3, r2]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	223d      	movs	r2, #61	@ 0x3d
 800b2ee:	2101      	movs	r1, #1
 800b2f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2239      	movs	r2, #57	@ 0x39
 800b2f6:	2101      	movs	r1, #1
 800b2f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b2fa:	2300      	movs	r3, #0
}
 800b2fc:	0018      	movs	r0, r3
 800b2fe:	46bd      	mov	sp, r7
 800b300:	b002      	add	sp, #8
 800b302:	bd80      	pop	{r7, pc}

0800b304 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b086      	sub	sp, #24
 800b308:	af00      	add	r7, sp, #0
 800b30a:	60f8      	str	r0, [r7, #12]
 800b30c:	60b9      	str	r1, [r7, #8]
 800b30e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b310:	2317      	movs	r3, #23
 800b312:	18fb      	adds	r3, r7, r3
 800b314:	2200      	movs	r2, #0
 800b316:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2238      	movs	r2, #56	@ 0x38
 800b31c:	5c9b      	ldrb	r3, [r3, r2]
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d101      	bne.n	800b326 <HAL_TIM_OC_ConfigChannel+0x22>
 800b322:	2302      	movs	r3, #2
 800b324:	e042      	b.n	800b3ac <HAL_TIM_OC_ConfigChannel+0xa8>
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2238      	movs	r2, #56	@ 0x38
 800b32a:	2101      	movs	r1, #1
 800b32c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2b0c      	cmp	r3, #12
 800b332:	d027      	beq.n	800b384 <HAL_TIM_OC_ConfigChannel+0x80>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2b0c      	cmp	r3, #12
 800b338:	d82c      	bhi.n	800b394 <HAL_TIM_OC_ConfigChannel+0x90>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2b08      	cmp	r3, #8
 800b33e:	d019      	beq.n	800b374 <HAL_TIM_OC_ConfigChannel+0x70>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2b08      	cmp	r3, #8
 800b344:	d826      	bhi.n	800b394 <HAL_TIM_OC_ConfigChannel+0x90>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d003      	beq.n	800b354 <HAL_TIM_OC_ConfigChannel+0x50>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2b04      	cmp	r3, #4
 800b350:	d008      	beq.n	800b364 <HAL_TIM_OC_ConfigChannel+0x60>
 800b352:	e01f      	b.n	800b394 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	0011      	movs	r1, r2
 800b35c:	0018      	movs	r0, r3
 800b35e:	f000 f94d 	bl	800b5fc <TIM_OC1_SetConfig>
      break;
 800b362:	e01c      	b.n	800b39e <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	68ba      	ldr	r2, [r7, #8]
 800b36a:	0011      	movs	r1, r2
 800b36c:	0018      	movs	r0, r3
 800b36e:	f000 f981 	bl	800b674 <TIM_OC2_SetConfig>
      break;
 800b372:	e014      	b.n	800b39e <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	68ba      	ldr	r2, [r7, #8]
 800b37a:	0011      	movs	r1, r2
 800b37c:	0018      	movs	r0, r3
 800b37e:	f000 f9bb 	bl	800b6f8 <TIM_OC3_SetConfig>
      break;
 800b382:	e00c      	b.n	800b39e <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	68ba      	ldr	r2, [r7, #8]
 800b38a:	0011      	movs	r1, r2
 800b38c:	0018      	movs	r0, r3
 800b38e:	f000 f9f3 	bl	800b778 <TIM_OC4_SetConfig>
      break;
 800b392:	e004      	b.n	800b39e <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 800b394:	2317      	movs	r3, #23
 800b396:	18fb      	adds	r3, r7, r3
 800b398:	2201      	movs	r2, #1
 800b39a:	701a      	strb	r2, [r3, #0]
      break;
 800b39c:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2238      	movs	r2, #56	@ 0x38
 800b3a2:	2100      	movs	r1, #0
 800b3a4:	5499      	strb	r1, [r3, r2]

  return status;
 800b3a6:	2317      	movs	r3, #23
 800b3a8:	18fb      	adds	r3, r7, r3
 800b3aa:	781b      	ldrb	r3, [r3, #0]
}
 800b3ac:	0018      	movs	r0, r3
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	b006      	add	sp, #24
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b086      	sub	sp, #24
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b3c0:	2317      	movs	r3, #23
 800b3c2:	18fb      	adds	r3, r7, r3
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2238      	movs	r2, #56	@ 0x38
 800b3cc:	5c9b      	ldrb	r3, [r3, r2]
 800b3ce:	2b01      	cmp	r3, #1
 800b3d0:	d101      	bne.n	800b3d6 <HAL_TIM_PWM_ConfigChannel+0x22>
 800b3d2:	2302      	movs	r3, #2
 800b3d4:	e0ad      	b.n	800b532 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2238      	movs	r2, #56	@ 0x38
 800b3da:	2101      	movs	r1, #1
 800b3dc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2b0c      	cmp	r3, #12
 800b3e2:	d100      	bne.n	800b3e6 <HAL_TIM_PWM_ConfigChannel+0x32>
 800b3e4:	e076      	b.n	800b4d4 <HAL_TIM_PWM_ConfigChannel+0x120>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2b0c      	cmp	r3, #12
 800b3ea:	d900      	bls.n	800b3ee <HAL_TIM_PWM_ConfigChannel+0x3a>
 800b3ec:	e095      	b.n	800b51a <HAL_TIM_PWM_ConfigChannel+0x166>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2b08      	cmp	r3, #8
 800b3f2:	d04e      	beq.n	800b492 <HAL_TIM_PWM_ConfigChannel+0xde>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2b08      	cmp	r3, #8
 800b3f8:	d900      	bls.n	800b3fc <HAL_TIM_PWM_ConfigChannel+0x48>
 800b3fa:	e08e      	b.n	800b51a <HAL_TIM_PWM_ConfigChannel+0x166>
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d003      	beq.n	800b40a <HAL_TIM_PWM_ConfigChannel+0x56>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2b04      	cmp	r3, #4
 800b406:	d021      	beq.n	800b44c <HAL_TIM_PWM_ConfigChannel+0x98>
 800b408:	e087      	b.n	800b51a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	0011      	movs	r1, r2
 800b412:	0018      	movs	r0, r3
 800b414:	f000 f8f2 	bl	800b5fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	699a      	ldr	r2, [r3, #24]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	2108      	movs	r1, #8
 800b424:	430a      	orrs	r2, r1
 800b426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	699a      	ldr	r2, [r3, #24]
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	2104      	movs	r1, #4
 800b434:	438a      	bics	r2, r1
 800b436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	6999      	ldr	r1, [r3, #24]
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	68da      	ldr	r2, [r3, #12]
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	430a      	orrs	r2, r1
 800b448:	619a      	str	r2, [r3, #24]
      break;
 800b44a:	e06b      	b.n	800b524 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	68ba      	ldr	r2, [r7, #8]
 800b452:	0011      	movs	r1, r2
 800b454:	0018      	movs	r0, r3
 800b456:	f000 f90d 	bl	800b674 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	699a      	ldr	r2, [r3, #24]
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	2180      	movs	r1, #128	@ 0x80
 800b466:	0109      	lsls	r1, r1, #4
 800b468:	430a      	orrs	r2, r1
 800b46a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	699a      	ldr	r2, [r3, #24]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4931      	ldr	r1, [pc, #196]	@ (800b53c <HAL_TIM_PWM_ConfigChannel+0x188>)
 800b478:	400a      	ands	r2, r1
 800b47a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	6999      	ldr	r1, [r3, #24]
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	68db      	ldr	r3, [r3, #12]
 800b486:	021a      	lsls	r2, r3, #8
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	430a      	orrs	r2, r1
 800b48e:	619a      	str	r2, [r3, #24]
      break;
 800b490:	e048      	b.n	800b524 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	68ba      	ldr	r2, [r7, #8]
 800b498:	0011      	movs	r1, r2
 800b49a:	0018      	movs	r0, r3
 800b49c:	f000 f92c 	bl	800b6f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	69da      	ldr	r2, [r3, #28]
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	2108      	movs	r1, #8
 800b4ac:	430a      	orrs	r2, r1
 800b4ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	69da      	ldr	r2, [r3, #28]
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	2104      	movs	r1, #4
 800b4bc:	438a      	bics	r2, r1
 800b4be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	69d9      	ldr	r1, [r3, #28]
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	68da      	ldr	r2, [r3, #12]
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	430a      	orrs	r2, r1
 800b4d0:	61da      	str	r2, [r3, #28]
      break;
 800b4d2:	e027      	b.n	800b524 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	0011      	movs	r1, r2
 800b4dc:	0018      	movs	r0, r3
 800b4de:	f000 f94b 	bl	800b778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	69da      	ldr	r2, [r3, #28]
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2180      	movs	r1, #128	@ 0x80
 800b4ee:	0109      	lsls	r1, r1, #4
 800b4f0:	430a      	orrs	r2, r1
 800b4f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	69da      	ldr	r2, [r3, #28]
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	490f      	ldr	r1, [pc, #60]	@ (800b53c <HAL_TIM_PWM_ConfigChannel+0x188>)
 800b500:	400a      	ands	r2, r1
 800b502:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	69d9      	ldr	r1, [r3, #28]
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	68db      	ldr	r3, [r3, #12]
 800b50e:	021a      	lsls	r2, r3, #8
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	430a      	orrs	r2, r1
 800b516:	61da      	str	r2, [r3, #28]
      break;
 800b518:	e004      	b.n	800b524 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800b51a:	2317      	movs	r3, #23
 800b51c:	18fb      	adds	r3, r7, r3
 800b51e:	2201      	movs	r2, #1
 800b520:	701a      	strb	r2, [r3, #0]
      break;
 800b522:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2238      	movs	r2, #56	@ 0x38
 800b528:	2100      	movs	r1, #0
 800b52a:	5499      	strb	r1, [r3, r2]

  return status;
 800b52c:	2317      	movs	r3, #23
 800b52e:	18fb      	adds	r3, r7, r3
 800b530:	781b      	ldrb	r3, [r3, #0]
}
 800b532:	0018      	movs	r0, r3
 800b534:	46bd      	mov	sp, r7
 800b536:	b006      	add	sp, #24
 800b538:	bd80      	pop	{r7, pc}
 800b53a:	46c0      	nop			@ (mov r8, r8)
 800b53c:	fffffbff 	.word	0xfffffbff

0800b540 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b084      	sub	sp, #16
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
 800b548:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b550:	687a      	ldr	r2, [r7, #4]
 800b552:	2380      	movs	r3, #128	@ 0x80
 800b554:	05db      	lsls	r3, r3, #23
 800b556:	429a      	cmp	r2, r3
 800b558:	d00b      	beq.n	800b572 <TIM_Base_SetConfig+0x32>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	4a23      	ldr	r2, [pc, #140]	@ (800b5ec <TIM_Base_SetConfig+0xac>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d007      	beq.n	800b572 <TIM_Base_SetConfig+0x32>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4a22      	ldr	r2, [pc, #136]	@ (800b5f0 <TIM_Base_SetConfig+0xb0>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d003      	beq.n	800b572 <TIM_Base_SetConfig+0x32>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4a21      	ldr	r2, [pc, #132]	@ (800b5f4 <TIM_Base_SetConfig+0xb4>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d108      	bne.n	800b584 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	2270      	movs	r2, #112	@ 0x70
 800b576:	4393      	bics	r3, r2
 800b578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	68fa      	ldr	r2, [r7, #12]
 800b580:	4313      	orrs	r3, r2
 800b582:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b584:	687a      	ldr	r2, [r7, #4]
 800b586:	2380      	movs	r3, #128	@ 0x80
 800b588:	05db      	lsls	r3, r3, #23
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d00b      	beq.n	800b5a6 <TIM_Base_SetConfig+0x66>
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	4a16      	ldr	r2, [pc, #88]	@ (800b5ec <TIM_Base_SetConfig+0xac>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d007      	beq.n	800b5a6 <TIM_Base_SetConfig+0x66>
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	4a15      	ldr	r2, [pc, #84]	@ (800b5f0 <TIM_Base_SetConfig+0xb0>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	d003      	beq.n	800b5a6 <TIM_Base_SetConfig+0x66>
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	4a14      	ldr	r2, [pc, #80]	@ (800b5f4 <TIM_Base_SetConfig+0xb4>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d108      	bne.n	800b5b8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	4a13      	ldr	r2, [pc, #76]	@ (800b5f8 <TIM_Base_SetConfig+0xb8>)
 800b5aa:	4013      	ands	r3, r2
 800b5ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	68fa      	ldr	r2, [r7, #12]
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	2280      	movs	r2, #128	@ 0x80
 800b5bc:	4393      	bics	r3, r2
 800b5be:	001a      	movs	r2, r3
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	691b      	ldr	r3, [r3, #16]
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	68fa      	ldr	r2, [r7, #12]
 800b5cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	689a      	ldr	r2, [r3, #8]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	681a      	ldr	r2, [r3, #0]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2201      	movs	r2, #1
 800b5e2:	615a      	str	r2, [r3, #20]
}
 800b5e4:	46c0      	nop			@ (mov r8, r8)
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	b004      	add	sp, #16
 800b5ea:	bd80      	pop	{r7, pc}
 800b5ec:	40000400 	.word	0x40000400
 800b5f0:	40010800 	.word	0x40010800
 800b5f4:	40011400 	.word	0x40011400
 800b5f8:	fffffcff 	.word	0xfffffcff

0800b5fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b086      	sub	sp, #24
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6a1b      	ldr	r3, [r3, #32]
 800b60a:	2201      	movs	r2, #1
 800b60c:	4393      	bics	r3, r2
 800b60e:	001a      	movs	r2, r3
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6a1b      	ldr	r3, [r3, #32]
 800b618:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	685b      	ldr	r3, [r3, #4]
 800b61e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	699b      	ldr	r3, [r3, #24]
 800b624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	2270      	movs	r2, #112	@ 0x70
 800b62a:	4393      	bics	r3, r2
 800b62c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2203      	movs	r2, #3
 800b632:	4393      	bics	r3, r2
 800b634:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	68fa      	ldr	r2, [r7, #12]
 800b63c:	4313      	orrs	r3, r2
 800b63e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b640:	697b      	ldr	r3, [r7, #20]
 800b642:	2202      	movs	r2, #2
 800b644:	4393      	bics	r3, r2
 800b646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	689b      	ldr	r3, [r3, #8]
 800b64c:	697a      	ldr	r2, [r7, #20]
 800b64e:	4313      	orrs	r3, r2
 800b650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	693a      	ldr	r2, [r7, #16]
 800b656:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	68fa      	ldr	r2, [r7, #12]
 800b65c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	685a      	ldr	r2, [r3, #4]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	697a      	ldr	r2, [r7, #20]
 800b66a:	621a      	str	r2, [r3, #32]
}
 800b66c:	46c0      	nop			@ (mov r8, r8)
 800b66e:	46bd      	mov	sp, r7
 800b670:	b006      	add	sp, #24
 800b672:	bd80      	pop	{r7, pc}

0800b674 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b086      	sub	sp, #24
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6a1b      	ldr	r3, [r3, #32]
 800b682:	2210      	movs	r2, #16
 800b684:	4393      	bics	r3, r2
 800b686:	001a      	movs	r2, r3
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6a1b      	ldr	r3, [r3, #32]
 800b690:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	699b      	ldr	r3, [r3, #24]
 800b69c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	4a13      	ldr	r2, [pc, #76]	@ (800b6f0 <TIM_OC2_SetConfig+0x7c>)
 800b6a2:	4013      	ands	r3, r2
 800b6a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	4a12      	ldr	r2, [pc, #72]	@ (800b6f4 <TIM_OC2_SetConfig+0x80>)
 800b6aa:	4013      	ands	r3, r2
 800b6ac:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	021b      	lsls	r3, r3, #8
 800b6b4:	68fa      	ldr	r2, [r7, #12]
 800b6b6:	4313      	orrs	r3, r2
 800b6b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	2220      	movs	r2, #32
 800b6be:	4393      	bics	r3, r2
 800b6c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	011b      	lsls	r3, r3, #4
 800b6c8:	697a      	ldr	r2, [r7, #20]
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	693a      	ldr	r2, [r7, #16]
 800b6d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	68fa      	ldr	r2, [r7, #12]
 800b6d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	685a      	ldr	r2, [r3, #4]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	697a      	ldr	r2, [r7, #20]
 800b6e6:	621a      	str	r2, [r3, #32]
}
 800b6e8:	46c0      	nop			@ (mov r8, r8)
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	b006      	add	sp, #24
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	ffff8fff 	.word	0xffff8fff
 800b6f4:	fffffcff 	.word	0xfffffcff

0800b6f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b086      	sub	sp, #24
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6a1b      	ldr	r3, [r3, #32]
 800b706:	4a1a      	ldr	r2, [pc, #104]	@ (800b770 <TIM_OC3_SetConfig+0x78>)
 800b708:	401a      	ands	r2, r3
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6a1b      	ldr	r3, [r3, #32]
 800b712:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	69db      	ldr	r3, [r3, #28]
 800b71e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2270      	movs	r2, #112	@ 0x70
 800b724:	4393      	bics	r3, r2
 800b726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	2203      	movs	r2, #3
 800b72c:	4393      	bics	r3, r2
 800b72e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	68fa      	ldr	r2, [r7, #12]
 800b736:	4313      	orrs	r3, r2
 800b738:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	4a0d      	ldr	r2, [pc, #52]	@ (800b774 <TIM_OC3_SetConfig+0x7c>)
 800b73e:	4013      	ands	r3, r2
 800b740:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	689b      	ldr	r3, [r3, #8]
 800b746:	021b      	lsls	r3, r3, #8
 800b748:	697a      	ldr	r2, [r7, #20]
 800b74a:	4313      	orrs	r3, r2
 800b74c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	693a      	ldr	r2, [r7, #16]
 800b752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	685a      	ldr	r2, [r3, #4]
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	697a      	ldr	r2, [r7, #20]
 800b766:	621a      	str	r2, [r3, #32]
}
 800b768:	46c0      	nop			@ (mov r8, r8)
 800b76a:	46bd      	mov	sp, r7
 800b76c:	b006      	add	sp, #24
 800b76e:	bd80      	pop	{r7, pc}
 800b770:	fffffeff 	.word	0xfffffeff
 800b774:	fffffdff 	.word	0xfffffdff

0800b778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b086      	sub	sp, #24
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
 800b780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6a1b      	ldr	r3, [r3, #32]
 800b786:	4a1b      	ldr	r2, [pc, #108]	@ (800b7f4 <TIM_OC4_SetConfig+0x7c>)
 800b788:	401a      	ands	r2, r3
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6a1b      	ldr	r3, [r3, #32]
 800b792:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	685b      	ldr	r3, [r3, #4]
 800b798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	69db      	ldr	r3, [r3, #28]
 800b79e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	4a15      	ldr	r2, [pc, #84]	@ (800b7f8 <TIM_OC4_SetConfig+0x80>)
 800b7a4:	4013      	ands	r3, r2
 800b7a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	4a14      	ldr	r2, [pc, #80]	@ (800b7fc <TIM_OC4_SetConfig+0x84>)
 800b7ac:	4013      	ands	r3, r2
 800b7ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	021b      	lsls	r3, r3, #8
 800b7b6:	68fa      	ldr	r2, [r7, #12]
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	4a10      	ldr	r2, [pc, #64]	@ (800b800 <TIM_OC4_SetConfig+0x88>)
 800b7c0:	4013      	ands	r3, r2
 800b7c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	689b      	ldr	r3, [r3, #8]
 800b7c8:	031b      	lsls	r3, r3, #12
 800b7ca:	697a      	ldr	r2, [r7, #20]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	693a      	ldr	r2, [r7, #16]
 800b7d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	685a      	ldr	r2, [r3, #4]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	697a      	ldr	r2, [r7, #20]
 800b7e8:	621a      	str	r2, [r3, #32]
}
 800b7ea:	46c0      	nop			@ (mov r8, r8)
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	b006      	add	sp, #24
 800b7f0:	bd80      	pop	{r7, pc}
 800b7f2:	46c0      	nop			@ (mov r8, r8)
 800b7f4:	ffffefff 	.word	0xffffefff
 800b7f8:	ffff8fff 	.word	0xffff8fff
 800b7fc:	fffffcff 	.word	0xfffffcff
 800b800:	ffffdfff 	.word	0xffffdfff

0800b804 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2238      	movs	r2, #56	@ 0x38
 800b812:	5c9b      	ldrb	r3, [r3, r2]
 800b814:	2b01      	cmp	r3, #1
 800b816:	d101      	bne.n	800b81c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b818:	2302      	movs	r3, #2
 800b81a:	e047      	b.n	800b8ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2238      	movs	r2, #56	@ 0x38
 800b820:	2101      	movs	r1, #1
 800b822:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2239      	movs	r2, #57	@ 0x39
 800b828:	2102      	movs	r1, #2
 800b82a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	689b      	ldr	r3, [r3, #8]
 800b83a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	2270      	movs	r2, #112	@ 0x70
 800b840:	4393      	bics	r3, r2
 800b842:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	68fa      	ldr	r2, [r7, #12]
 800b84a:	4313      	orrs	r3, r2
 800b84c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	68fa      	ldr	r2, [r7, #12]
 800b854:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681a      	ldr	r2, [r3, #0]
 800b85a:	2380      	movs	r3, #128	@ 0x80
 800b85c:	05db      	lsls	r3, r3, #23
 800b85e:	429a      	cmp	r2, r3
 800b860:	d00e      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a13      	ldr	r2, [pc, #76]	@ (800b8b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d009      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	4a11      	ldr	r2, [pc, #68]	@ (800b8b8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d004      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	4a10      	ldr	r2, [pc, #64]	@ (800b8bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d10c      	bne.n	800b89a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	2280      	movs	r2, #128	@ 0x80
 800b884:	4393      	bics	r3, r2
 800b886:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	68ba      	ldr	r2, [r7, #8]
 800b88e:	4313      	orrs	r3, r2
 800b890:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	68ba      	ldr	r2, [r7, #8]
 800b898:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2239      	movs	r2, #57	@ 0x39
 800b89e:	2101      	movs	r1, #1
 800b8a0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2238      	movs	r2, #56	@ 0x38
 800b8a6:	2100      	movs	r1, #0
 800b8a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b8aa:	2300      	movs	r3, #0
}
 800b8ac:	0018      	movs	r0, r3
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	b004      	add	sp, #16
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	40000400 	.word	0x40000400
 800b8b8:	40010800 	.word	0x40010800
 800b8bc:	40011400 	.word	0x40011400

0800b8c0 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
 800b8c8:	6039      	str	r1, [r7, #0]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  __HAL_LOCK(htim);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2238      	movs	r2, #56	@ 0x38
 800b8ce:	5c9b      	ldrb	r3, [r3, r2]
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	d101      	bne.n	800b8d8 <HAL_TIMEx_RemapConfig+0x18>
 800b8d4:	2302      	movs	r3, #2
 800b8d6:	e00c      	b.n	800b8f2 <HAL_TIMEx_RemapConfig+0x32>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2238      	movs	r2, #56	@ 0x38
 800b8dc:	2101      	movs	r1, #1
 800b8de:	5499      	strb	r1, [r3, r2]

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	683a      	ldr	r2, [r7, #0]
 800b8e6:	651a      	str	r2, [r3, #80]	@ 0x50

  __HAL_UNLOCK(htim);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2238      	movs	r2, #56	@ 0x38
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	0018      	movs	r0, r3
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	b002      	add	sp, #8
 800b8f8:	bd80      	pop	{r7, pc}
	...

0800b8fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b082      	sub	sp, #8
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d101      	bne.n	800b90e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b90a:	2301      	movs	r3, #1
 800b90c:	e053      	b.n	800b9b6 <HAL_UART_Init+0xba>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b912:	2b00      	cmp	r3, #0
 800b914:	d116      	bne.n	800b944 <HAL_UART_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2278      	movs	r2, #120	@ 0x78
 800b91a:	2100      	movs	r1, #0
 800b91c:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	0018      	movs	r0, r3
 800b922:	f000 fd07 	bl	800c334 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	22b0      	movs	r2, #176	@ 0xb0
 800b92a:	589b      	ldr	r3, [r3, r2]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d103      	bne.n	800b938 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	21b0      	movs	r1, #176	@ 0xb0
 800b934:	4a22      	ldr	r2, [pc, #136]	@ (800b9c0 <HAL_UART_Init+0xc4>)
 800b936:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	22b0      	movs	r2, #176	@ 0xb0
 800b93c:	589b      	ldr	r3, [r3, r2]
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	0010      	movs	r0, r2
 800b942:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2224      	movs	r2, #36	@ 0x24
 800b948:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	2101      	movs	r1, #1
 800b956:	438a      	bics	r2, r1
 800b958:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	0018      	movs	r0, r3
 800b95e:	f000 fd2d 	bl	800c3bc <UART_SetConfig>
 800b962:	0003      	movs	r3, r0
 800b964:	2b01      	cmp	r3, #1
 800b966:	d101      	bne.n	800b96c <HAL_UART_Init+0x70>
  {
    return HAL_ERROR;
 800b968:	2301      	movs	r3, #1
 800b96a:	e024      	b.n	800b9b6 <HAL_UART_Init+0xba>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b970:	2b00      	cmp	r3, #0
 800b972:	d003      	beq.n	800b97c <HAL_UART_Init+0x80>
  {
    UART_AdvFeatureConfig(huart);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	0018      	movs	r0, r3
 800b978:	f000 ffbe 	bl	800c8f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	685a      	ldr	r2, [r3, #4]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	490f      	ldr	r1, [pc, #60]	@ (800b9c4 <HAL_UART_Init+0xc8>)
 800b988:	400a      	ands	r2, r1
 800b98a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	689a      	ldr	r2, [r3, #8]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	212a      	movs	r1, #42	@ 0x2a
 800b998:	438a      	bics	r2, r1
 800b99a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	2101      	movs	r1, #1
 800b9a8:	430a      	orrs	r2, r1
 800b9aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	0018      	movs	r0, r3
 800b9b0:	f001 f856 	bl	800ca60 <UART_CheckIdleState>
 800b9b4:	0003      	movs	r3, r0
}
 800b9b6:	0018      	movs	r0, r3
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	b002      	add	sp, #8
 800b9bc:	bd80      	pop	{r7, pc}
 800b9be:	46c0      	nop			@ (mov r8, r8)
 800b9c0:	0800623d 	.word	0x0800623d
 800b9c4:	ffffb7ff 	.word	0xffffb7ff

0800b9c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b08a      	sub	sp, #40	@ 0x28
 800b9cc:	af02      	add	r7, sp, #8
 800b9ce:	60f8      	str	r0, [r7, #12]
 800b9d0:	60b9      	str	r1, [r7, #8]
 800b9d2:	603b      	str	r3, [r7, #0]
 800b9d4:	1dbb      	adds	r3, r7, #6
 800b9d6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b9dc:	2b20      	cmp	r3, #32
 800b9de:	d000      	beq.n	800b9e2 <HAL_UART_Transmit+0x1a>
 800b9e0:	e08c      	b.n	800bafc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d003      	beq.n	800b9f0 <HAL_UART_Transmit+0x28>
 800b9e8:	1dbb      	adds	r3, r7, #6
 800b9ea:	881b      	ldrh	r3, [r3, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d101      	bne.n	800b9f4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	e084      	b.n	800bafe <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	689a      	ldr	r2, [r3, #8]
 800b9f8:	2380      	movs	r3, #128	@ 0x80
 800b9fa:	015b      	lsls	r3, r3, #5
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	d109      	bne.n	800ba14 <HAL_UART_Transmit+0x4c>
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	691b      	ldr	r3, [r3, #16]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d105      	bne.n	800ba14 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	4013      	ands	r3, r2
 800ba0e:	d001      	beq.n	800ba14 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800ba10:	2301      	movs	r3, #1
 800ba12:	e074      	b.n	800bafe <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	2284      	movs	r2, #132	@ 0x84
 800ba18:	2100      	movs	r1, #0
 800ba1a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	2221      	movs	r2, #33	@ 0x21
 800ba20:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ba22:	f7fb f9bb 	bl	8006d9c <HAL_GetTick>
 800ba26:	0003      	movs	r3, r0
 800ba28:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	1dba      	adds	r2, r7, #6
 800ba2e:	2150      	movs	r1, #80	@ 0x50
 800ba30:	8812      	ldrh	r2, [r2, #0]
 800ba32:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	1dba      	adds	r2, r7, #6
 800ba38:	2152      	movs	r1, #82	@ 0x52
 800ba3a:	8812      	ldrh	r2, [r2, #0]
 800ba3c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	689a      	ldr	r2, [r3, #8]
 800ba42:	2380      	movs	r3, #128	@ 0x80
 800ba44:	015b      	lsls	r3, r3, #5
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d108      	bne.n	800ba5c <HAL_UART_Transmit+0x94>
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	691b      	ldr	r3, [r3, #16]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d104      	bne.n	800ba5c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800ba52:	2300      	movs	r3, #0
 800ba54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	61bb      	str	r3, [r7, #24]
 800ba5a:	e003      	b.n	800ba64 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ba60:	2300      	movs	r3, #0
 800ba62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ba64:	e02f      	b.n	800bac6 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ba66:	697a      	ldr	r2, [r7, #20]
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	9300      	str	r3, [sp, #0]
 800ba6e:	0013      	movs	r3, r2
 800ba70:	2200      	movs	r2, #0
 800ba72:	2180      	movs	r1, #128	@ 0x80
 800ba74:	f001 f89c 	bl	800cbb0 <UART_WaitOnFlagUntilTimeout>
 800ba78:	1e03      	subs	r3, r0, #0
 800ba7a:	d004      	beq.n	800ba86 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2220      	movs	r2, #32
 800ba80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800ba82:	2303      	movs	r3, #3
 800ba84:	e03b      	b.n	800bafe <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d10b      	bne.n	800baa4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ba8c:	69bb      	ldr	r3, [r7, #24]
 800ba8e:	881b      	ldrh	r3, [r3, #0]
 800ba90:	001a      	movs	r2, r3
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	05d2      	lsls	r2, r2, #23
 800ba98:	0dd2      	lsrs	r2, r2, #23
 800ba9a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ba9c:	69bb      	ldr	r3, [r7, #24]
 800ba9e:	3302      	adds	r3, #2
 800baa0:	61bb      	str	r3, [r7, #24]
 800baa2:	e007      	b.n	800bab4 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800baa4:	69fb      	ldr	r3, [r7, #28]
 800baa6:	781a      	ldrb	r2, [r3, #0]
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800baae:	69fb      	ldr	r3, [r7, #28]
 800bab0:	3301      	adds	r3, #1
 800bab2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	2252      	movs	r2, #82	@ 0x52
 800bab8:	5a9b      	ldrh	r3, [r3, r2]
 800baba:	b29b      	uxth	r3, r3
 800babc:	3b01      	subs	r3, #1
 800babe:	b299      	uxth	r1, r3
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2252      	movs	r2, #82	@ 0x52
 800bac4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	2252      	movs	r2, #82	@ 0x52
 800baca:	5a9b      	ldrh	r3, [r3, r2]
 800bacc:	b29b      	uxth	r3, r3
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d1c9      	bne.n	800ba66 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bad2:	697a      	ldr	r2, [r7, #20]
 800bad4:	68f8      	ldr	r0, [r7, #12]
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	9300      	str	r3, [sp, #0]
 800bada:	0013      	movs	r3, r2
 800badc:	2200      	movs	r2, #0
 800bade:	2140      	movs	r1, #64	@ 0x40
 800bae0:	f001 f866 	bl	800cbb0 <UART_WaitOnFlagUntilTimeout>
 800bae4:	1e03      	subs	r3, r0, #0
 800bae6:	d004      	beq.n	800baf2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2220      	movs	r2, #32
 800baec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800baee:	2303      	movs	r3, #3
 800baf0:	e005      	b.n	800bafe <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	2220      	movs	r2, #32
 800baf6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800baf8:	2300      	movs	r3, #0
 800bafa:	e000      	b.n	800bafe <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 800bafc:	2302      	movs	r3, #2
  }
}
 800bafe:	0018      	movs	r0, r3
 800bb00:	46bd      	mov	sp, r7
 800bb02:	b008      	add	sp, #32
 800bb04:	bd80      	pop	{r7, pc}
	...

0800bb08 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b088      	sub	sp, #32
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	60f8      	str	r0, [r7, #12]
 800bb10:	60b9      	str	r1, [r7, #8]
 800bb12:	1dbb      	adds	r3, r7, #6
 800bb14:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb1a:	2b20      	cmp	r3, #32
 800bb1c:	d000      	beq.n	800bb20 <HAL_UART_Transmit_DMA+0x18>
 800bb1e:	e077      	b.n	800bc10 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb20:	68bb      	ldr	r3, [r7, #8]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d003      	beq.n	800bb2e <HAL_UART_Transmit_DMA+0x26>
 800bb26:	1dbb      	adds	r3, r7, #6
 800bb28:	881b      	ldrh	r3, [r3, #0]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d101      	bne.n	800bb32 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800bb2e:	2301      	movs	r3, #1
 800bb30:	e06f      	b.n	800bc12 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	689a      	ldr	r2, [r3, #8]
 800bb36:	2380      	movs	r3, #128	@ 0x80
 800bb38:	015b      	lsls	r3, r3, #5
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d109      	bne.n	800bb52 <HAL_UART_Transmit_DMA+0x4a>
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	691b      	ldr	r3, [r3, #16]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d105      	bne.n	800bb52 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	2201      	movs	r2, #1
 800bb4a:	4013      	ands	r3, r2
 800bb4c:	d001      	beq.n	800bb52 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 800bb4e:	2301      	movs	r3, #1
 800bb50:	e05f      	b.n	800bc12 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	68ba      	ldr	r2, [r7, #8]
 800bb56:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	1dba      	adds	r2, r7, #6
 800bb5c:	2150      	movs	r1, #80	@ 0x50
 800bb5e:	8812      	ldrh	r2, [r2, #0]
 800bb60:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	1dba      	adds	r2, r7, #6
 800bb66:	2152      	movs	r1, #82	@ 0x52
 800bb68:	8812      	ldrh	r2, [r2, #0]
 800bb6a:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	2284      	movs	r2, #132	@ 0x84
 800bb70:	2100      	movs	r1, #0
 800bb72:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	2221      	movs	r2, #33	@ 0x21
 800bb78:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d027      	beq.n	800bbd2 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb86:	4a25      	ldr	r2, [pc, #148]	@ (800bc1c <HAL_UART_Transmit_DMA+0x114>)
 800bb88:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb8e:	4a24      	ldr	r2, [pc, #144]	@ (800bc20 <HAL_UART_Transmit_DMA+0x118>)
 800bb90:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb96:	4a23      	ldr	r2, [pc, #140]	@ (800bc24 <HAL_UART_Transmit_DMA+0x11c>)
 800bb98:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb9e:	2200      	movs	r2, #0
 800bba0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbaa:	0019      	movs	r1, r3
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	3328      	adds	r3, #40	@ 0x28
 800bbb2:	001a      	movs	r2, r3
 800bbb4:	1dbb      	adds	r3, r7, #6
 800bbb6:	881b      	ldrh	r3, [r3, #0]
 800bbb8:	f7fb fad2 	bl	8007160 <HAL_DMA_Start_IT>
 800bbbc:	1e03      	subs	r3, r0, #0
 800bbbe:	d008      	beq.n	800bbd2 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	2284      	movs	r2, #132	@ 0x84
 800bbc4:	2110      	movs	r1, #16
 800bbc6:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2220      	movs	r2, #32
 800bbcc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e01f      	b.n	800bc12 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2240      	movs	r2, #64	@ 0x40
 800bbd8:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bbda:	f3ef 8310 	mrs	r3, PRIMASK
 800bbde:	613b      	str	r3, [r7, #16]
  return(result);
 800bbe0:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bbe2:	61fb      	str	r3, [r7, #28]
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	f383 8810 	msr	PRIMASK, r3
}
 800bbee:	46c0      	nop			@ (mov r8, r8)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	689a      	ldr	r2, [r3, #8]
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	2180      	movs	r1, #128	@ 0x80
 800bbfc:	430a      	orrs	r2, r1
 800bbfe:	609a      	str	r2, [r3, #8]
 800bc00:	69fb      	ldr	r3, [r7, #28]
 800bc02:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bc04:	69bb      	ldr	r3, [r7, #24]
 800bc06:	f383 8810 	msr	PRIMASK, r3
}
 800bc0a:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	e000      	b.n	800bc12 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800bc10:	2302      	movs	r3, #2
  }
}
 800bc12:	0018      	movs	r0, r3
 800bc14:	46bd      	mov	sp, r7
 800bc16:	b008      	add	sp, #32
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	46c0      	nop			@ (mov r8, r8)
 800bc1c:	0800ced5 	.word	0x0800ced5
 800bc20:	0800cf71 	.word	0x0800cf71
 800bc24:	0800d111 	.word	0x0800d111

0800bc28 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b088      	sub	sp, #32
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	60f8      	str	r0, [r7, #12]
 800bc30:	60b9      	str	r1, [r7, #8]
 800bc32:	1dbb      	adds	r3, r7, #6
 800bc34:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	2280      	movs	r2, #128	@ 0x80
 800bc3a:	589b      	ldr	r3, [r3, r2]
 800bc3c:	2b20      	cmp	r3, #32
 800bc3e:	d14a      	bne.n	800bcd6 <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d003      	beq.n	800bc4e <HAL_UART_Receive_DMA+0x26>
 800bc46:	1dbb      	adds	r3, r7, #6
 800bc48:	881b      	ldrh	r3, [r3, #0]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d101      	bne.n	800bc52 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800bc4e:	2301      	movs	r3, #1
 800bc50:	e042      	b.n	800bcd8 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	689a      	ldr	r2, [r3, #8]
 800bc56:	2380      	movs	r3, #128	@ 0x80
 800bc58:	015b      	lsls	r3, r3, #5
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d109      	bne.n	800bc72 <HAL_UART_Receive_DMA+0x4a>
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	691b      	ldr	r3, [r3, #16]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d105      	bne.n	800bc72 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	2201      	movs	r2, #1
 800bc6a:	4013      	ands	r3, r2
 800bc6c:	d001      	beq.n	800bc72 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800bc6e:	2301      	movs	r3, #1
 800bc70:	e032      	b.n	800bcd8 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	2200      	movs	r2, #0
 800bc76:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a18      	ldr	r2, [pc, #96]	@ (800bce0 <HAL_UART_Receive_DMA+0xb8>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d020      	beq.n	800bcc4 <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	685a      	ldr	r2, [r3, #4]
 800bc88:	2380      	movs	r3, #128	@ 0x80
 800bc8a:	041b      	lsls	r3, r3, #16
 800bc8c:	4013      	ands	r3, r2
 800bc8e:	d019      	beq.n	800bcc4 <HAL_UART_Receive_DMA+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bc90:	f3ef 8310 	mrs	r3, PRIMASK
 800bc94:	613b      	str	r3, [r7, #16]
  return(result);
 800bc96:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bc98:	61fb      	str	r3, [r7, #28]
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	f383 8810 	msr	PRIMASK, r3
}
 800bca4:	46c0      	nop			@ (mov r8, r8)
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	681a      	ldr	r2, [r3, #0]
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	2180      	movs	r1, #128	@ 0x80
 800bcb2:	04c9      	lsls	r1, r1, #19
 800bcb4:	430a      	orrs	r2, r1
 800bcb6:	601a      	str	r2, [r3, #0]
 800bcb8:	69fb      	ldr	r3, [r7, #28]
 800bcba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bcbc:	69bb      	ldr	r3, [r7, #24]
 800bcbe:	f383 8810 	msr	PRIMASK, r3
}
 800bcc2:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bcc4:	1dbb      	adds	r3, r7, #6
 800bcc6:	881a      	ldrh	r2, [r3, #0]
 800bcc8:	68b9      	ldr	r1, [r7, #8]
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	0018      	movs	r0, r3
 800bcce:	f000 ffd9 	bl	800cc84 <UART_Start_Receive_DMA>
 800bcd2:	0003      	movs	r3, r0
 800bcd4:	e000      	b.n	800bcd8 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800bcd6:	2302      	movs	r3, #2
  }
}
 800bcd8:	0018      	movs	r0, r3
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	b008      	add	sp, #32
 800bcde:	bd80      	pop	{r7, pc}
 800bce0:	40004800 	.word	0x40004800

0800bce4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bce4:	b590      	push	{r4, r7, lr}
 800bce6:	b0ab      	sub	sp, #172	@ 0xac
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	69db      	ldr	r3, [r3, #28]
 800bcf2:	22a4      	movs	r2, #164	@ 0xa4
 800bcf4:	18b9      	adds	r1, r7, r2
 800bcf6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	20a0      	movs	r0, #160	@ 0xa0
 800bd00:	1839      	adds	r1, r7, r0
 800bd02:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	219c      	movs	r1, #156	@ 0x9c
 800bd0c:	1879      	adds	r1, r7, r1
 800bd0e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bd10:	0011      	movs	r1, r2
 800bd12:	18bb      	adds	r3, r7, r2
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a9c      	ldr	r2, [pc, #624]	@ (800bf88 <HAL_UART_IRQHandler+0x2a4>)
 800bd18:	4013      	ands	r3, r2
 800bd1a:	2298      	movs	r2, #152	@ 0x98
 800bd1c:	18bc      	adds	r4, r7, r2
 800bd1e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800bd20:	18bb      	adds	r3, r7, r2
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d114      	bne.n	800bd52 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800bd28:	187b      	adds	r3, r7, r1
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	2220      	movs	r2, #32
 800bd2e:	4013      	ands	r3, r2
 800bd30:	d00f      	beq.n	800bd52 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800bd32:	183b      	adds	r3, r7, r0
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2220      	movs	r2, #32
 800bd38:	4013      	ands	r3, r2
 800bd3a:	d00a      	beq.n	800bd52 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d100      	bne.n	800bd46 <HAL_UART_IRQHandler+0x62>
 800bd44:	e2aa      	b.n	800c29c <HAL_UART_IRQHandler+0x5b8>
      {
        huart->RxISR(huart);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd4a:	687a      	ldr	r2, [r7, #4]
 800bd4c:	0010      	movs	r0, r2
 800bd4e:	4798      	blx	r3
      }
      return;
 800bd50:	e2a4      	b.n	800c29c <HAL_UART_IRQHandler+0x5b8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bd52:	2398      	movs	r3, #152	@ 0x98
 800bd54:	18fb      	adds	r3, r7, r3
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d100      	bne.n	800bd5e <HAL_UART_IRQHandler+0x7a>
 800bd5c:	e11a      	b.n	800bf94 <HAL_UART_IRQHandler+0x2b0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800bd5e:	239c      	movs	r3, #156	@ 0x9c
 800bd60:	18fb      	adds	r3, r7, r3
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	2201      	movs	r2, #1
 800bd66:	4013      	ands	r3, r2
 800bd68:	d106      	bne.n	800bd78 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800bd6a:	23a0      	movs	r3, #160	@ 0xa0
 800bd6c:	18fb      	adds	r3, r7, r3
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4a86      	ldr	r2, [pc, #536]	@ (800bf8c <HAL_UART_IRQHandler+0x2a8>)
 800bd72:	4013      	ands	r3, r2
 800bd74:	d100      	bne.n	800bd78 <HAL_UART_IRQHandler+0x94>
 800bd76:	e10d      	b.n	800bf94 <HAL_UART_IRQHandler+0x2b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bd78:	23a4      	movs	r3, #164	@ 0xa4
 800bd7a:	18fb      	adds	r3, r7, r3
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	4013      	ands	r3, r2
 800bd82:	d012      	beq.n	800bdaa <HAL_UART_IRQHandler+0xc6>
 800bd84:	23a0      	movs	r3, #160	@ 0xa0
 800bd86:	18fb      	adds	r3, r7, r3
 800bd88:	681a      	ldr	r2, [r3, #0]
 800bd8a:	2380      	movs	r3, #128	@ 0x80
 800bd8c:	005b      	lsls	r3, r3, #1
 800bd8e:	4013      	ands	r3, r2
 800bd90:	d00b      	beq.n	800bdaa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	2201      	movs	r2, #1
 800bd98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2284      	movs	r2, #132	@ 0x84
 800bd9e:	589b      	ldr	r3, [r3, r2]
 800bda0:	2201      	movs	r2, #1
 800bda2:	431a      	orrs	r2, r3
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2184      	movs	r1, #132	@ 0x84
 800bda8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bdaa:	23a4      	movs	r3, #164	@ 0xa4
 800bdac:	18fb      	adds	r3, r7, r3
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	2202      	movs	r2, #2
 800bdb2:	4013      	ands	r3, r2
 800bdb4:	d011      	beq.n	800bdda <HAL_UART_IRQHandler+0xf6>
 800bdb6:	239c      	movs	r3, #156	@ 0x9c
 800bdb8:	18fb      	adds	r3, r7, r3
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	4013      	ands	r3, r2
 800bdc0:	d00b      	beq.n	800bdda <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2202      	movs	r2, #2
 800bdc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	2284      	movs	r2, #132	@ 0x84
 800bdce:	589b      	ldr	r3, [r3, r2]
 800bdd0:	2204      	movs	r2, #4
 800bdd2:	431a      	orrs	r2, r3
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2184      	movs	r1, #132	@ 0x84
 800bdd8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bdda:	23a4      	movs	r3, #164	@ 0xa4
 800bddc:	18fb      	adds	r3, r7, r3
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	2204      	movs	r2, #4
 800bde2:	4013      	ands	r3, r2
 800bde4:	d011      	beq.n	800be0a <HAL_UART_IRQHandler+0x126>
 800bde6:	239c      	movs	r3, #156	@ 0x9c
 800bde8:	18fb      	adds	r3, r7, r3
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	2201      	movs	r2, #1
 800bdee:	4013      	ands	r3, r2
 800bdf0:	d00b      	beq.n	800be0a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	2204      	movs	r2, #4
 800bdf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2284      	movs	r2, #132	@ 0x84
 800bdfe:	589b      	ldr	r3, [r3, r2]
 800be00:	2202      	movs	r2, #2
 800be02:	431a      	orrs	r2, r3
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2184      	movs	r1, #132	@ 0x84
 800be08:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800be0a:	23a4      	movs	r3, #164	@ 0xa4
 800be0c:	18fb      	adds	r3, r7, r3
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	2208      	movs	r2, #8
 800be12:	4013      	ands	r3, r2
 800be14:	d017      	beq.n	800be46 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800be16:	23a0      	movs	r3, #160	@ 0xa0
 800be18:	18fb      	adds	r3, r7, r3
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2220      	movs	r2, #32
 800be1e:	4013      	ands	r3, r2
 800be20:	d105      	bne.n	800be2e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800be22:	239c      	movs	r3, #156	@ 0x9c
 800be24:	18fb      	adds	r3, r7, r3
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	2201      	movs	r2, #1
 800be2a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800be2c:	d00b      	beq.n	800be46 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2208      	movs	r2, #8
 800be34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2284      	movs	r2, #132	@ 0x84
 800be3a:	589b      	ldr	r3, [r3, r2]
 800be3c:	2208      	movs	r2, #8
 800be3e:	431a      	orrs	r2, r3
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2184      	movs	r1, #132	@ 0x84
 800be44:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800be46:	23a4      	movs	r3, #164	@ 0xa4
 800be48:	18fb      	adds	r3, r7, r3
 800be4a:	681a      	ldr	r2, [r3, #0]
 800be4c:	2380      	movs	r3, #128	@ 0x80
 800be4e:	011b      	lsls	r3, r3, #4
 800be50:	4013      	ands	r3, r2
 800be52:	d013      	beq.n	800be7c <HAL_UART_IRQHandler+0x198>
 800be54:	23a0      	movs	r3, #160	@ 0xa0
 800be56:	18fb      	adds	r3, r7, r3
 800be58:	681a      	ldr	r2, [r3, #0]
 800be5a:	2380      	movs	r3, #128	@ 0x80
 800be5c:	04db      	lsls	r3, r3, #19
 800be5e:	4013      	ands	r3, r2
 800be60:	d00c      	beq.n	800be7c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	2280      	movs	r2, #128	@ 0x80
 800be68:	0112      	lsls	r2, r2, #4
 800be6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2284      	movs	r2, #132	@ 0x84
 800be70:	589b      	ldr	r3, [r3, r2]
 800be72:	2220      	movs	r2, #32
 800be74:	431a      	orrs	r2, r3
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2184      	movs	r1, #132	@ 0x84
 800be7a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2284      	movs	r2, #132	@ 0x84
 800be80:	589b      	ldr	r3, [r3, r2]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d100      	bne.n	800be88 <HAL_UART_IRQHandler+0x1a4>
 800be86:	e20b      	b.n	800c2a0 <HAL_UART_IRQHandler+0x5bc>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800be88:	23a4      	movs	r3, #164	@ 0xa4
 800be8a:	18fb      	adds	r3, r7, r3
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	2220      	movs	r2, #32
 800be90:	4013      	ands	r3, r2
 800be92:	d00e      	beq.n	800beb2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800be94:	23a0      	movs	r3, #160	@ 0xa0
 800be96:	18fb      	adds	r3, r7, r3
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	2220      	movs	r2, #32
 800be9c:	4013      	ands	r3, r2
 800be9e:	d008      	beq.n	800beb2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d004      	beq.n	800beb2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800beac:	687a      	ldr	r2, [r7, #4]
 800beae:	0010      	movs	r0, r2
 800beb0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2284      	movs	r2, #132	@ 0x84
 800beb6:	589b      	ldr	r3, [r3, r2]
 800beb8:	2194      	movs	r1, #148	@ 0x94
 800beba:	187a      	adds	r2, r7, r1
 800bebc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	689b      	ldr	r3, [r3, #8]
 800bec4:	2240      	movs	r2, #64	@ 0x40
 800bec6:	4013      	ands	r3, r2
 800bec8:	2b40      	cmp	r3, #64	@ 0x40
 800beca:	d004      	beq.n	800bed6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800becc:	187b      	adds	r3, r7, r1
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2228      	movs	r2, #40	@ 0x28
 800bed2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bed4:	d04b      	beq.n	800bf6e <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	0018      	movs	r0, r3
 800beda:	f000 ff97 	bl	800ce0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	689b      	ldr	r3, [r3, #8]
 800bee4:	2240      	movs	r2, #64	@ 0x40
 800bee6:	4013      	ands	r3, r2
 800bee8:	2b40      	cmp	r3, #64	@ 0x40
 800beea:	d139      	bne.n	800bf60 <HAL_UART_IRQHandler+0x27c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800beec:	f3ef 8310 	mrs	r3, PRIMASK
 800bef0:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800bef2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bef4:	2090      	movs	r0, #144	@ 0x90
 800bef6:	183a      	adds	r2, r7, r0
 800bef8:	6013      	str	r3, [r2, #0]
 800befa:	2301      	movs	r3, #1
 800befc:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800befe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf00:	f383 8810 	msr	PRIMASK, r3
}
 800bf04:	46c0      	nop			@ (mov r8, r8)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	689a      	ldr	r2, [r3, #8]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2140      	movs	r1, #64	@ 0x40
 800bf12:	438a      	bics	r2, r1
 800bf14:	609a      	str	r2, [r3, #8]
 800bf16:	183b      	adds	r3, r7, r0
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bf1e:	f383 8810 	msr	PRIMASK, r3
}
 800bf22:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d012      	beq.n	800bf52 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf30:	4a17      	ldr	r2, [pc, #92]	@ (800bf90 <HAL_UART_IRQHandler+0x2ac>)
 800bf32:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf38:	0018      	movs	r0, r3
 800bf3a:	f7fb f9b7 	bl	80072ac <HAL_DMA_Abort_IT>
 800bf3e:	1e03      	subs	r3, r0, #0
 800bf40:	d020      	beq.n	800bf84 <HAL_UART_IRQHandler+0x2a0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf4c:	0018      	movs	r0, r3
 800bf4e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf50:	e018      	b.n	800bf84 <HAL_UART_IRQHandler+0x2a0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2298      	movs	r2, #152	@ 0x98
 800bf56:	589b      	ldr	r3, [r3, r2]
 800bf58:	687a      	ldr	r2, [r7, #4]
 800bf5a:	0010      	movs	r0, r2
 800bf5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf5e:	e011      	b.n	800bf84 <HAL_UART_IRQHandler+0x2a0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2298      	movs	r2, #152	@ 0x98
 800bf64:	589b      	ldr	r3, [r3, r2]
 800bf66:	687a      	ldr	r2, [r7, #4]
 800bf68:	0010      	movs	r0, r2
 800bf6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf6c:	e00a      	b.n	800bf84 <HAL_UART_IRQHandler+0x2a0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2298      	movs	r2, #152	@ 0x98
 800bf72:	589b      	ldr	r3, [r3, r2]
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	0010      	movs	r0, r2
 800bf78:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2284      	movs	r2, #132	@ 0x84
 800bf7e:	2100      	movs	r1, #0
 800bf80:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800bf82:	e18d      	b.n	800c2a0 <HAL_UART_IRQHandler+0x5bc>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf84:	46c0      	nop			@ (mov r8, r8)
    return;
 800bf86:	e18b      	b.n	800c2a0 <HAL_UART_IRQHandler+0x5bc>
 800bf88:	0000080f 	.word	0x0000080f
 800bf8c:	04000120 	.word	0x04000120
 800bf90:	0800d199 	.word	0x0800d199

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	d000      	beq.n	800bf9e <HAL_UART_IRQHandler+0x2ba>
 800bf9c:	e13d      	b.n	800c21a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bf9e:	23a4      	movs	r3, #164	@ 0xa4
 800bfa0:	18fb      	adds	r3, r7, r3
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2210      	movs	r2, #16
 800bfa6:	4013      	ands	r3, r2
 800bfa8:	d100      	bne.n	800bfac <HAL_UART_IRQHandler+0x2c8>
 800bfaa:	e136      	b.n	800c21a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bfac:	23a0      	movs	r3, #160	@ 0xa0
 800bfae:	18fb      	adds	r3, r7, r3
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	2210      	movs	r2, #16
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	d100      	bne.n	800bfba <HAL_UART_IRQHandler+0x2d6>
 800bfb8:	e12f      	b.n	800c21a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	2210      	movs	r2, #16
 800bfc0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	689b      	ldr	r3, [r3, #8]
 800bfc8:	2240      	movs	r2, #64	@ 0x40
 800bfca:	4013      	ands	r3, r2
 800bfcc:	2b40      	cmp	r3, #64	@ 0x40
 800bfce:	d000      	beq.n	800bfd2 <HAL_UART_IRQHandler+0x2ee>
 800bfd0:	e0a2      	b.n	800c118 <HAL_UART_IRQHandler+0x434>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	685a      	ldr	r2, [r3, #4]
 800bfda:	217e      	movs	r1, #126	@ 0x7e
 800bfdc:	187b      	adds	r3, r7, r1
 800bfde:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800bfe0:	187b      	adds	r3, r7, r1
 800bfe2:	881b      	ldrh	r3, [r3, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d100      	bne.n	800bfea <HAL_UART_IRQHandler+0x306>
 800bfe8:	e15c      	b.n	800c2a4 <HAL_UART_IRQHandler+0x5c0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2258      	movs	r2, #88	@ 0x58
 800bfee:	5a9b      	ldrh	r3, [r3, r2]
 800bff0:	187a      	adds	r2, r7, r1
 800bff2:	8812      	ldrh	r2, [r2, #0]
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d300      	bcc.n	800bffa <HAL_UART_IRQHandler+0x316>
 800bff8:	e154      	b.n	800c2a4 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	187a      	adds	r2, r7, r1
 800bffe:	215a      	movs	r1, #90	@ 0x5a
 800c000:	8812      	ldrh	r2, [r2, #0]
 800c002:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	2220      	movs	r2, #32
 800c00e:	4013      	ands	r3, r2
 800c010:	d16f      	bne.n	800c0f2 <HAL_UART_IRQHandler+0x40e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c012:	f3ef 8310 	mrs	r3, PRIMASK
 800c016:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800c018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c01a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c01c:	2301      	movs	r3, #1
 800c01e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c022:	f383 8810 	msr	PRIMASK, r3
}
 800c026:	46c0      	nop			@ (mov r8, r8)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	681a      	ldr	r2, [r3, #0]
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	49a0      	ldr	r1, [pc, #640]	@ (800c2b4 <HAL_UART_IRQHandler+0x5d0>)
 800c034:	400a      	ands	r2, r1
 800c036:	601a      	str	r2, [r3, #0]
 800c038:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c03a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c03c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c03e:	f383 8810 	msr	PRIMASK, r3
}
 800c042:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c044:	f3ef 8310 	mrs	r3, PRIMASK
 800c048:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800c04a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c04c:	677b      	str	r3, [r7, #116]	@ 0x74
 800c04e:	2301      	movs	r3, #1
 800c050:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c054:	f383 8810 	msr	PRIMASK, r3
}
 800c058:	46c0      	nop			@ (mov r8, r8)
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	689a      	ldr	r2, [r3, #8]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	2101      	movs	r1, #1
 800c066:	438a      	bics	r2, r1
 800c068:	609a      	str	r2, [r3, #8]
 800c06a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c06c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c06e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c070:	f383 8810 	msr	PRIMASK, r3
}
 800c074:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c076:	f3ef 8310 	mrs	r3, PRIMASK
 800c07a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800c07c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c07e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c080:	2301      	movs	r3, #1
 800c082:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c084:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c086:	f383 8810 	msr	PRIMASK, r3
}
 800c08a:	46c0      	nop			@ (mov r8, r8)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	689a      	ldr	r2, [r3, #8]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	2140      	movs	r1, #64	@ 0x40
 800c098:	438a      	bics	r2, r1
 800c09a:	609a      	str	r2, [r3, #8]
 800c09c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c09e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c0a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0a2:	f383 8810 	msr	PRIMASK, r3
}
 800c0a6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2280      	movs	r2, #128	@ 0x80
 800c0ac:	2120      	movs	r1, #32
 800c0ae:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c0b6:	f3ef 8310 	mrs	r3, PRIMASK
 800c0ba:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800c0bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c0c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c0c6:	f383 8810 	msr	PRIMASK, r3
}
 800c0ca:	46c0      	nop			@ (mov r8, r8)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	681a      	ldr	r2, [r3, #0]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	2110      	movs	r1, #16
 800c0d8:	438a      	bics	r2, r1
 800c0da:	601a      	str	r2, [r3, #0]
 800c0dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c0e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c0e2:	f383 8810 	msr	PRIMASK, r3
}
 800c0e6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c0ec:	0018      	movs	r0, r3
 800c0ee:	f7fb f89d 	bl	800722c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2202      	movs	r2, #2
 800c0f6:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	22ac      	movs	r2, #172	@ 0xac
 800c0fc:	589b      	ldr	r3, [r3, r2]
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	2158      	movs	r1, #88	@ 0x58
 800c102:	5a51      	ldrh	r1, [r2, r1]
 800c104:	687a      	ldr	r2, [r7, #4]
 800c106:	205a      	movs	r0, #90	@ 0x5a
 800c108:	5a12      	ldrh	r2, [r2, r0]
 800c10a:	b292      	uxth	r2, r2
 800c10c:	1a8a      	subs	r2, r1, r2
 800c10e:	b291      	uxth	r1, r2
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	0010      	movs	r0, r2
 800c114:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c116:	e0c5      	b.n	800c2a4 <HAL_UART_IRQHandler+0x5c0>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2258      	movs	r2, #88	@ 0x58
 800c11c:	5a99      	ldrh	r1, [r3, r2]
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	225a      	movs	r2, #90	@ 0x5a
 800c122:	5a9b      	ldrh	r3, [r3, r2]
 800c124:	b29a      	uxth	r2, r3
 800c126:	208e      	movs	r0, #142	@ 0x8e
 800c128:	183b      	adds	r3, r7, r0
 800c12a:	1a8a      	subs	r2, r1, r2
 800c12c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	225a      	movs	r2, #90	@ 0x5a
 800c132:	5a9b      	ldrh	r3, [r3, r2]
 800c134:	b29b      	uxth	r3, r3
 800c136:	2b00      	cmp	r3, #0
 800c138:	d100      	bne.n	800c13c <HAL_UART_IRQHandler+0x458>
 800c13a:	e0b5      	b.n	800c2a8 <HAL_UART_IRQHandler+0x5c4>
          && (nb_rx_data > 0U))
 800c13c:	183b      	adds	r3, r7, r0
 800c13e:	881b      	ldrh	r3, [r3, #0]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d100      	bne.n	800c146 <HAL_UART_IRQHandler+0x462>
 800c144:	e0b0      	b.n	800c2a8 <HAL_UART_IRQHandler+0x5c4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c146:	f3ef 8310 	mrs	r3, PRIMASK
 800c14a:	60fb      	str	r3, [r7, #12]
  return(result);
 800c14c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c14e:	2488      	movs	r4, #136	@ 0x88
 800c150:	193a      	adds	r2, r7, r4
 800c152:	6013      	str	r3, [r2, #0]
 800c154:	2301      	movs	r3, #1
 800c156:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	f383 8810 	msr	PRIMASK, r3
}
 800c15e:	46c0      	nop			@ (mov r8, r8)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	681a      	ldr	r2, [r3, #0]
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4953      	ldr	r1, [pc, #332]	@ (800c2b8 <HAL_UART_IRQHandler+0x5d4>)
 800c16c:	400a      	ands	r2, r1
 800c16e:	601a      	str	r2, [r3, #0]
 800c170:	193b      	adds	r3, r7, r4
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	f383 8810 	msr	PRIMASK, r3
}
 800c17c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c17e:	f3ef 8310 	mrs	r3, PRIMASK
 800c182:	61bb      	str	r3, [r7, #24]
  return(result);
 800c184:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c186:	2484      	movs	r4, #132	@ 0x84
 800c188:	193a      	adds	r2, r7, r4
 800c18a:	6013      	str	r3, [r2, #0]
 800c18c:	2301      	movs	r3, #1
 800c18e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	f383 8810 	msr	PRIMASK, r3
}
 800c196:	46c0      	nop			@ (mov r8, r8)
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	689a      	ldr	r2, [r3, #8]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	2101      	movs	r1, #1
 800c1a4:	438a      	bics	r2, r1
 800c1a6:	609a      	str	r2, [r3, #8]
 800c1a8:	193b      	adds	r3, r7, r4
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1ae:	6a3b      	ldr	r3, [r7, #32]
 800c1b0:	f383 8810 	msr	PRIMASK, r3
}
 800c1b4:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2280      	movs	r2, #128	@ 0x80
 800c1ba:	2120      	movs	r1, #32
 800c1bc:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c1ca:	f3ef 8310 	mrs	r3, PRIMASK
 800c1ce:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800c1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1d2:	2480      	movs	r4, #128	@ 0x80
 800c1d4:	193a      	adds	r2, r7, r4
 800c1d6:	6013      	str	r3, [r2, #0]
 800c1d8:	2301      	movs	r3, #1
 800c1da:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1de:	f383 8810 	msr	PRIMASK, r3
}
 800c1e2:	46c0      	nop			@ (mov r8, r8)
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	681a      	ldr	r2, [r3, #0]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	2110      	movs	r1, #16
 800c1f0:	438a      	bics	r2, r1
 800c1f2:	601a      	str	r2, [r3, #0]
 800c1f4:	193b      	adds	r3, r7, r4
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1fc:	f383 8810 	msr	PRIMASK, r3
}
 800c200:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2202      	movs	r2, #2
 800c206:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	22ac      	movs	r2, #172	@ 0xac
 800c20c:	589b      	ldr	r3, [r3, r2]
 800c20e:	183a      	adds	r2, r7, r0
 800c210:	8811      	ldrh	r1, [r2, #0]
 800c212:	687a      	ldr	r2, [r7, #4]
 800c214:	0010      	movs	r0, r2
 800c216:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c218:	e046      	b.n	800c2a8 <HAL_UART_IRQHandler+0x5c4>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c21a:	23a4      	movs	r3, #164	@ 0xa4
 800c21c:	18fb      	adds	r3, r7, r3
 800c21e:	681a      	ldr	r2, [r3, #0]
 800c220:	2380      	movs	r3, #128	@ 0x80
 800c222:	035b      	lsls	r3, r3, #13
 800c224:	4013      	ands	r3, r2
 800c226:	d012      	beq.n	800c24e <HAL_UART_IRQHandler+0x56a>
 800c228:	239c      	movs	r3, #156	@ 0x9c
 800c22a:	18fb      	adds	r3, r7, r3
 800c22c:	681a      	ldr	r2, [r3, #0]
 800c22e:	2380      	movs	r3, #128	@ 0x80
 800c230:	03db      	lsls	r3, r3, #15
 800c232:	4013      	ands	r3, r2
 800c234:	d00b      	beq.n	800c24e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	2280      	movs	r2, #128	@ 0x80
 800c23c:	0352      	lsls	r2, r2, #13
 800c23e:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	22a8      	movs	r2, #168	@ 0xa8
 800c244:	589b      	ldr	r3, [r3, r2]
 800c246:	687a      	ldr	r2, [r7, #4]
 800c248:	0010      	movs	r0, r2
 800c24a:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c24c:	e02f      	b.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c24e:	23a4      	movs	r3, #164	@ 0xa4
 800c250:	18fb      	adds	r3, r7, r3
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2280      	movs	r2, #128	@ 0x80
 800c256:	4013      	ands	r3, r2
 800c258:	d00f      	beq.n	800c27a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c25a:	23a0      	movs	r3, #160	@ 0xa0
 800c25c:	18fb      	adds	r3, r7, r3
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	2280      	movs	r2, #128	@ 0x80
 800c262:	4013      	ands	r3, r2
 800c264:	d009      	beq.n	800c27a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d01e      	beq.n	800c2ac <HAL_UART_IRQHandler+0x5c8>
    {
      huart->TxISR(huart);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	0010      	movs	r0, r2
 800c276:	4798      	blx	r3
    }
    return;
 800c278:	e018      	b.n	800c2ac <HAL_UART_IRQHandler+0x5c8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c27a:	23a4      	movs	r3, #164	@ 0xa4
 800c27c:	18fb      	adds	r3, r7, r3
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2240      	movs	r2, #64	@ 0x40
 800c282:	4013      	ands	r3, r2
 800c284:	d013      	beq.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
 800c286:	23a0      	movs	r3, #160	@ 0xa0
 800c288:	18fb      	adds	r3, r7, r3
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	2240      	movs	r2, #64	@ 0x40
 800c28e:	4013      	ands	r3, r2
 800c290:	d00d      	beq.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
  {
    UART_EndTransmit_IT(huart);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	0018      	movs	r0, r3
 800c296:	f000 ff98 	bl	800d1ca <UART_EndTransmit_IT>
    return;
 800c29a:	e008      	b.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
      return;
 800c29c:	46c0      	nop			@ (mov r8, r8)
 800c29e:	e006      	b.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
    return;
 800c2a0:	46c0      	nop			@ (mov r8, r8)
 800c2a2:	e004      	b.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
      return;
 800c2a4:	46c0      	nop			@ (mov r8, r8)
 800c2a6:	e002      	b.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
      return;
 800c2a8:	46c0      	nop			@ (mov r8, r8)
 800c2aa:	e000      	b.n	800c2ae <HAL_UART_IRQHandler+0x5ca>
    return;
 800c2ac:	46c0      	nop			@ (mov r8, r8)
  }

}
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	b02b      	add	sp, #172	@ 0xac
 800c2b2:	bd90      	pop	{r4, r7, pc}
 800c2b4:	fffffeff 	.word	0xfffffeff
 800c2b8:	fffffedf 	.word	0xfffffedf

0800c2bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b082      	sub	sp, #8
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c2c4:	46c0      	nop			@ (mov r8, r8)
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	b002      	add	sp, #8
 800c2ca:	bd80      	pop	{r7, pc}

0800c2cc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b082      	sub	sp, #8
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c2d4:	46c0      	nop			@ (mov r8, r8)
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	b002      	add	sp, #8
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c2e4:	46c0      	nop			@ (mov r8, r8)
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	b002      	add	sp, #8
 800c2ea:	bd80      	pop	{r7, pc}

0800c2ec <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b082      	sub	sp, #8
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800c2f4:	46c0      	nop			@ (mov r8, r8)
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	b002      	add	sp, #8
 800c2fa:	bd80      	pop	{r7, pc}

0800c2fc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800c304:	46c0      	nop			@ (mov r8, r8)
 800c306:	46bd      	mov	sp, r7
 800c308:	b002      	add	sp, #8
 800c30a:	bd80      	pop	{r7, pc}

0800c30c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b082      	sub	sp, #8
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800c314:	46c0      	nop			@ (mov r8, r8)
 800c316:	46bd      	mov	sp, r7
 800c318:	b002      	add	sp, #8
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b082      	sub	sp, #8
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
 800c324:	000a      	movs	r2, r1
 800c326:	1cbb      	adds	r3, r7, #2
 800c328:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c32a:	46c0      	nop			@ (mov r8, r8)
 800c32c:	46bd      	mov	sp, r7
 800c32e:	b002      	add	sp, #8
 800c330:	bd80      	pop	{r7, pc}
	...

0800c334 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b082      	sub	sp, #8
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2188      	movs	r1, #136	@ 0x88
 800c340:	4a14      	ldr	r2, [pc, #80]	@ (800c394 <UART_InitCallbacksToDefault+0x60>)
 800c342:	505a      	str	r2, [r3, r1]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	218c      	movs	r1, #140	@ 0x8c
 800c348:	4a13      	ldr	r2, [pc, #76]	@ (800c398 <UART_InitCallbacksToDefault+0x64>)
 800c34a:	505a      	str	r2, [r3, r1]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2190      	movs	r1, #144	@ 0x90
 800c350:	4a12      	ldr	r2, [pc, #72]	@ (800c39c <UART_InitCallbacksToDefault+0x68>)
 800c352:	505a      	str	r2, [r3, r1]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2194      	movs	r1, #148	@ 0x94
 800c358:	4a11      	ldr	r2, [pc, #68]	@ (800c3a0 <UART_InitCallbacksToDefault+0x6c>)
 800c35a:	505a      	str	r2, [r3, r1]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2198      	movs	r1, #152	@ 0x98
 800c360:	4a10      	ldr	r2, [pc, #64]	@ (800c3a4 <UART_InitCallbacksToDefault+0x70>)
 800c362:	505a      	str	r2, [r3, r1]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	219c      	movs	r1, #156	@ 0x9c
 800c368:	4a0f      	ldr	r2, [pc, #60]	@ (800c3a8 <UART_InitCallbacksToDefault+0x74>)
 800c36a:	505a      	str	r2, [r3, r1]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	21a0      	movs	r1, #160	@ 0xa0
 800c370:	4a0e      	ldr	r2, [pc, #56]	@ (800c3ac <UART_InitCallbacksToDefault+0x78>)
 800c372:	505a      	str	r2, [r3, r1]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	21a4      	movs	r1, #164	@ 0xa4
 800c378:	4a0d      	ldr	r2, [pc, #52]	@ (800c3b0 <UART_InitCallbacksToDefault+0x7c>)
 800c37a:	505a      	str	r2, [r3, r1]
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	21a8      	movs	r1, #168	@ 0xa8
 800c380:	4a0c      	ldr	r2, [pc, #48]	@ (800c3b4 <UART_InitCallbacksToDefault+0x80>)
 800c382:	505a      	str	r2, [r3, r1]
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	21ac      	movs	r1, #172	@ 0xac
 800c388:	4a0b      	ldr	r2, [pc, #44]	@ (800c3b8 <UART_InitCallbacksToDefault+0x84>)
 800c38a:	505a      	str	r2, [r3, r1]

}
 800c38c:	46c0      	nop			@ (mov r8, r8)
 800c38e:	46bd      	mov	sp, r7
 800c390:	b002      	add	sp, #8
 800c392:	bd80      	pop	{r7, pc}
 800c394:	0800c2cd 	.word	0x0800c2cd
 800c398:	0800c2bd 	.word	0x0800c2bd
 800c39c:	0800c2dd 	.word	0x0800c2dd
 800c3a0:	08003535 	.word	0x08003535
 800c3a4:	08003571 	.word	0x08003571
 800c3a8:	0800c2ed 	.word	0x0800c2ed
 800c3ac:	0800c2fd 	.word	0x0800c2fd
 800c3b0:	0800c30d 	.word	0x0800c30d
 800c3b4:	0800d225 	.word	0x0800d225
 800c3b8:	0800c31d 	.word	0x0800c31d

0800c3bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c3bc:	b5b0      	push	{r4, r5, r7, lr}
 800c3be:	b08e      	sub	sp, #56	@ 0x38
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c3c4:	231a      	movs	r3, #26
 800c3c6:	2218      	movs	r2, #24
 800c3c8:	189b      	adds	r3, r3, r2
 800c3ca:	19db      	adds	r3, r3, r7
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c3d0:	69fb      	ldr	r3, [r7, #28]
 800c3d2:	689a      	ldr	r2, [r3, #8]
 800c3d4:	69fb      	ldr	r3, [r7, #28]
 800c3d6:	691b      	ldr	r3, [r3, #16]
 800c3d8:	431a      	orrs	r2, r3
 800c3da:	69fb      	ldr	r3, [r7, #28]
 800c3dc:	695b      	ldr	r3, [r3, #20]
 800c3de:	431a      	orrs	r2, r3
 800c3e0:	69fb      	ldr	r3, [r7, #28]
 800c3e2:	69db      	ldr	r3, [r3, #28]
 800c3e4:	4313      	orrs	r3, r2
 800c3e6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c3e8:	69fb      	ldr	r3, [r7, #28]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	4ac3      	ldr	r2, [pc, #780]	@ (800c6fc <UART_SetConfig+0x340>)
 800c3f0:	4013      	ands	r3, r2
 800c3f2:	0019      	movs	r1, r3
 800c3f4:	69fb      	ldr	r3, [r7, #28]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c3fa:	430a      	orrs	r2, r1
 800c3fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c3fe:	69fb      	ldr	r3, [r7, #28]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	4abe      	ldr	r2, [pc, #760]	@ (800c700 <UART_SetConfig+0x344>)
 800c406:	4013      	ands	r3, r2
 800c408:	0019      	movs	r1, r3
 800c40a:	69fb      	ldr	r3, [r7, #28]
 800c40c:	68da      	ldr	r2, [r3, #12]
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	430a      	orrs	r2, r1
 800c414:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c416:	69fb      	ldr	r3, [r7, #28]
 800c418:	699b      	ldr	r3, [r3, #24]
 800c41a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c41c:	69fb      	ldr	r3, [r7, #28]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	4ab8      	ldr	r2, [pc, #736]	@ (800c704 <UART_SetConfig+0x348>)
 800c422:	4293      	cmp	r3, r2
 800c424:	d004      	beq.n	800c430 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c426:	69fb      	ldr	r3, [r7, #28]
 800c428:	6a1b      	ldr	r3, [r3, #32]
 800c42a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c42c:	4313      	orrs	r3, r2
 800c42e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c430:	69fb      	ldr	r3, [r7, #28]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	689b      	ldr	r3, [r3, #8]
 800c436:	4ab4      	ldr	r2, [pc, #720]	@ (800c708 <UART_SetConfig+0x34c>)
 800c438:	4013      	ands	r3, r2
 800c43a:	0019      	movs	r1, r3
 800c43c:	69fb      	ldr	r3, [r7, #28]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c442:	430a      	orrs	r2, r1
 800c444:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c446:	69fb      	ldr	r3, [r7, #28]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	4ab0      	ldr	r2, [pc, #704]	@ (800c70c <UART_SetConfig+0x350>)
 800c44c:	4293      	cmp	r3, r2
 800c44e:	d131      	bne.n	800c4b4 <UART_SetConfig+0xf8>
 800c450:	4baf      	ldr	r3, [pc, #700]	@ (800c710 <UART_SetConfig+0x354>)
 800c452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c454:	2203      	movs	r2, #3
 800c456:	4013      	ands	r3, r2
 800c458:	2b03      	cmp	r3, #3
 800c45a:	d01d      	beq.n	800c498 <UART_SetConfig+0xdc>
 800c45c:	d823      	bhi.n	800c4a6 <UART_SetConfig+0xea>
 800c45e:	2b02      	cmp	r3, #2
 800c460:	d00c      	beq.n	800c47c <UART_SetConfig+0xc0>
 800c462:	d820      	bhi.n	800c4a6 <UART_SetConfig+0xea>
 800c464:	2b00      	cmp	r3, #0
 800c466:	d002      	beq.n	800c46e <UART_SetConfig+0xb2>
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d00e      	beq.n	800c48a <UART_SetConfig+0xce>
 800c46c:	e01b      	b.n	800c4a6 <UART_SetConfig+0xea>
 800c46e:	231b      	movs	r3, #27
 800c470:	2218      	movs	r2, #24
 800c472:	189b      	adds	r3, r3, r2
 800c474:	19db      	adds	r3, r3, r7
 800c476:	2201      	movs	r2, #1
 800c478:	701a      	strb	r2, [r3, #0]
 800c47a:	e0b4      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c47c:	231b      	movs	r3, #27
 800c47e:	2218      	movs	r2, #24
 800c480:	189b      	adds	r3, r3, r2
 800c482:	19db      	adds	r3, r3, r7
 800c484:	2202      	movs	r2, #2
 800c486:	701a      	strb	r2, [r3, #0]
 800c488:	e0ad      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c48a:	231b      	movs	r3, #27
 800c48c:	2218      	movs	r2, #24
 800c48e:	189b      	adds	r3, r3, r2
 800c490:	19db      	adds	r3, r3, r7
 800c492:	2204      	movs	r2, #4
 800c494:	701a      	strb	r2, [r3, #0]
 800c496:	e0a6      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c498:	231b      	movs	r3, #27
 800c49a:	2218      	movs	r2, #24
 800c49c:	189b      	adds	r3, r3, r2
 800c49e:	19db      	adds	r3, r3, r7
 800c4a0:	2208      	movs	r2, #8
 800c4a2:	701a      	strb	r2, [r3, #0]
 800c4a4:	e09f      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c4a6:	231b      	movs	r3, #27
 800c4a8:	2218      	movs	r2, #24
 800c4aa:	189b      	adds	r3, r3, r2
 800c4ac:	19db      	adds	r3, r3, r7
 800c4ae:	2210      	movs	r2, #16
 800c4b0:	701a      	strb	r2, [r3, #0]
 800c4b2:	e098      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c4b4:	69fb      	ldr	r3, [r7, #28]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	4a96      	ldr	r2, [pc, #600]	@ (800c714 <UART_SetConfig+0x358>)
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d131      	bne.n	800c522 <UART_SetConfig+0x166>
 800c4be:	4b94      	ldr	r3, [pc, #592]	@ (800c710 <UART_SetConfig+0x354>)
 800c4c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4c2:	220c      	movs	r2, #12
 800c4c4:	4013      	ands	r3, r2
 800c4c6:	2b0c      	cmp	r3, #12
 800c4c8:	d01d      	beq.n	800c506 <UART_SetConfig+0x14a>
 800c4ca:	d823      	bhi.n	800c514 <UART_SetConfig+0x158>
 800c4cc:	2b08      	cmp	r3, #8
 800c4ce:	d00c      	beq.n	800c4ea <UART_SetConfig+0x12e>
 800c4d0:	d820      	bhi.n	800c514 <UART_SetConfig+0x158>
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d002      	beq.n	800c4dc <UART_SetConfig+0x120>
 800c4d6:	2b04      	cmp	r3, #4
 800c4d8:	d00e      	beq.n	800c4f8 <UART_SetConfig+0x13c>
 800c4da:	e01b      	b.n	800c514 <UART_SetConfig+0x158>
 800c4dc:	231b      	movs	r3, #27
 800c4de:	2218      	movs	r2, #24
 800c4e0:	189b      	adds	r3, r3, r2
 800c4e2:	19db      	adds	r3, r3, r7
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	701a      	strb	r2, [r3, #0]
 800c4e8:	e07d      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c4ea:	231b      	movs	r3, #27
 800c4ec:	2218      	movs	r2, #24
 800c4ee:	189b      	adds	r3, r3, r2
 800c4f0:	19db      	adds	r3, r3, r7
 800c4f2:	2202      	movs	r2, #2
 800c4f4:	701a      	strb	r2, [r3, #0]
 800c4f6:	e076      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c4f8:	231b      	movs	r3, #27
 800c4fa:	2218      	movs	r2, #24
 800c4fc:	189b      	adds	r3, r3, r2
 800c4fe:	19db      	adds	r3, r3, r7
 800c500:	2204      	movs	r2, #4
 800c502:	701a      	strb	r2, [r3, #0]
 800c504:	e06f      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c506:	231b      	movs	r3, #27
 800c508:	2218      	movs	r2, #24
 800c50a:	189b      	adds	r3, r3, r2
 800c50c:	19db      	adds	r3, r3, r7
 800c50e:	2208      	movs	r2, #8
 800c510:	701a      	strb	r2, [r3, #0]
 800c512:	e068      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c514:	231b      	movs	r3, #27
 800c516:	2218      	movs	r2, #24
 800c518:	189b      	adds	r3, r3, r2
 800c51a:	19db      	adds	r3, r3, r7
 800c51c:	2210      	movs	r2, #16
 800c51e:	701a      	strb	r2, [r3, #0]
 800c520:	e061      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c522:	69fb      	ldr	r3, [r7, #28]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a7c      	ldr	r2, [pc, #496]	@ (800c718 <UART_SetConfig+0x35c>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d106      	bne.n	800c53a <UART_SetConfig+0x17e>
 800c52c:	231b      	movs	r3, #27
 800c52e:	2218      	movs	r2, #24
 800c530:	189b      	adds	r3, r3, r2
 800c532:	19db      	adds	r3, r3, r7
 800c534:	2200      	movs	r2, #0
 800c536:	701a      	strb	r2, [r3, #0]
 800c538:	e055      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c53a:	69fb      	ldr	r3, [r7, #28]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	4a77      	ldr	r2, [pc, #476]	@ (800c71c <UART_SetConfig+0x360>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d106      	bne.n	800c552 <UART_SetConfig+0x196>
 800c544:	231b      	movs	r3, #27
 800c546:	2218      	movs	r2, #24
 800c548:	189b      	adds	r3, r3, r2
 800c54a:	19db      	adds	r3, r3, r7
 800c54c:	2200      	movs	r2, #0
 800c54e:	701a      	strb	r2, [r3, #0]
 800c550:	e049      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c552:	69fb      	ldr	r3, [r7, #28]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a6b      	ldr	r2, [pc, #428]	@ (800c704 <UART_SetConfig+0x348>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	d13e      	bne.n	800c5da <UART_SetConfig+0x21e>
 800c55c:	4b6c      	ldr	r3, [pc, #432]	@ (800c710 <UART_SetConfig+0x354>)
 800c55e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c560:	23c0      	movs	r3, #192	@ 0xc0
 800c562:	011b      	lsls	r3, r3, #4
 800c564:	4013      	ands	r3, r2
 800c566:	22c0      	movs	r2, #192	@ 0xc0
 800c568:	0112      	lsls	r2, r2, #4
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d027      	beq.n	800c5be <UART_SetConfig+0x202>
 800c56e:	22c0      	movs	r2, #192	@ 0xc0
 800c570:	0112      	lsls	r2, r2, #4
 800c572:	4293      	cmp	r3, r2
 800c574:	d82a      	bhi.n	800c5cc <UART_SetConfig+0x210>
 800c576:	2280      	movs	r2, #128	@ 0x80
 800c578:	0112      	lsls	r2, r2, #4
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d011      	beq.n	800c5a2 <UART_SetConfig+0x1e6>
 800c57e:	2280      	movs	r2, #128	@ 0x80
 800c580:	0112      	lsls	r2, r2, #4
 800c582:	4293      	cmp	r3, r2
 800c584:	d822      	bhi.n	800c5cc <UART_SetConfig+0x210>
 800c586:	2b00      	cmp	r3, #0
 800c588:	d004      	beq.n	800c594 <UART_SetConfig+0x1d8>
 800c58a:	2280      	movs	r2, #128	@ 0x80
 800c58c:	00d2      	lsls	r2, r2, #3
 800c58e:	4293      	cmp	r3, r2
 800c590:	d00e      	beq.n	800c5b0 <UART_SetConfig+0x1f4>
 800c592:	e01b      	b.n	800c5cc <UART_SetConfig+0x210>
 800c594:	231b      	movs	r3, #27
 800c596:	2218      	movs	r2, #24
 800c598:	189b      	adds	r3, r3, r2
 800c59a:	19db      	adds	r3, r3, r7
 800c59c:	2200      	movs	r2, #0
 800c59e:	701a      	strb	r2, [r3, #0]
 800c5a0:	e021      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c5a2:	231b      	movs	r3, #27
 800c5a4:	2218      	movs	r2, #24
 800c5a6:	189b      	adds	r3, r3, r2
 800c5a8:	19db      	adds	r3, r3, r7
 800c5aa:	2202      	movs	r2, #2
 800c5ac:	701a      	strb	r2, [r3, #0]
 800c5ae:	e01a      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c5b0:	231b      	movs	r3, #27
 800c5b2:	2218      	movs	r2, #24
 800c5b4:	189b      	adds	r3, r3, r2
 800c5b6:	19db      	adds	r3, r3, r7
 800c5b8:	2204      	movs	r2, #4
 800c5ba:	701a      	strb	r2, [r3, #0]
 800c5bc:	e013      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c5be:	231b      	movs	r3, #27
 800c5c0:	2218      	movs	r2, #24
 800c5c2:	189b      	adds	r3, r3, r2
 800c5c4:	19db      	adds	r3, r3, r7
 800c5c6:	2208      	movs	r2, #8
 800c5c8:	701a      	strb	r2, [r3, #0]
 800c5ca:	e00c      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c5cc:	231b      	movs	r3, #27
 800c5ce:	2218      	movs	r2, #24
 800c5d0:	189b      	adds	r3, r3, r2
 800c5d2:	19db      	adds	r3, r3, r7
 800c5d4:	2210      	movs	r2, #16
 800c5d6:	701a      	strb	r2, [r3, #0]
 800c5d8:	e005      	b.n	800c5e6 <UART_SetConfig+0x22a>
 800c5da:	231b      	movs	r3, #27
 800c5dc:	2218      	movs	r2, #24
 800c5de:	189b      	adds	r3, r3, r2
 800c5e0:	19db      	adds	r3, r3, r7
 800c5e2:	2210      	movs	r2, #16
 800c5e4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c5e6:	69fb      	ldr	r3, [r7, #28]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	4a46      	ldr	r2, [pc, #280]	@ (800c704 <UART_SetConfig+0x348>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d000      	beq.n	800c5f2 <UART_SetConfig+0x236>
 800c5f0:	e09a      	b.n	800c728 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c5f2:	231b      	movs	r3, #27
 800c5f4:	2218      	movs	r2, #24
 800c5f6:	189b      	adds	r3, r3, r2
 800c5f8:	19db      	adds	r3, r3, r7
 800c5fa:	781b      	ldrb	r3, [r3, #0]
 800c5fc:	2b08      	cmp	r3, #8
 800c5fe:	d01d      	beq.n	800c63c <UART_SetConfig+0x280>
 800c600:	dc20      	bgt.n	800c644 <UART_SetConfig+0x288>
 800c602:	2b04      	cmp	r3, #4
 800c604:	d015      	beq.n	800c632 <UART_SetConfig+0x276>
 800c606:	dc1d      	bgt.n	800c644 <UART_SetConfig+0x288>
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d002      	beq.n	800c612 <UART_SetConfig+0x256>
 800c60c:	2b02      	cmp	r3, #2
 800c60e:	d005      	beq.n	800c61c <UART_SetConfig+0x260>
 800c610:	e018      	b.n	800c644 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c612:	f7fe fc67 	bl	800aee4 <HAL_RCC_GetPCLK1Freq>
 800c616:	0003      	movs	r3, r0
 800c618:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c61a:	e01c      	b.n	800c656 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c61c:	4b3c      	ldr	r3, [pc, #240]	@ (800c710 <UART_SetConfig+0x354>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	2210      	movs	r2, #16
 800c622:	4013      	ands	r3, r2
 800c624:	d002      	beq.n	800c62c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800c626:	4b3e      	ldr	r3, [pc, #248]	@ (800c720 <UART_SetConfig+0x364>)
 800c628:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c62a:	e014      	b.n	800c656 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 800c62c:	4b3d      	ldr	r3, [pc, #244]	@ (800c724 <UART_SetConfig+0x368>)
 800c62e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c630:	e011      	b.n	800c656 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c632:	f7fe fba7 	bl	800ad84 <HAL_RCC_GetSysClockFreq>
 800c636:	0003      	movs	r3, r0
 800c638:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c63a:	e00c      	b.n	800c656 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c63c:	2380      	movs	r3, #128	@ 0x80
 800c63e:	021b      	lsls	r3, r3, #8
 800c640:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c642:	e008      	b.n	800c656 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800c644:	2300      	movs	r3, #0
 800c646:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800c648:	231a      	movs	r3, #26
 800c64a:	2218      	movs	r2, #24
 800c64c:	189b      	adds	r3, r3, r2
 800c64e:	19db      	adds	r3, r3, r7
 800c650:	2201      	movs	r2, #1
 800c652:	701a      	strb	r2, [r3, #0]
        break;
 800c654:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d100      	bne.n	800c65e <UART_SetConfig+0x2a2>
 800c65c:	e133      	b.n	800c8c6 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c65e:	69fb      	ldr	r3, [r7, #28]
 800c660:	685a      	ldr	r2, [r3, #4]
 800c662:	0013      	movs	r3, r2
 800c664:	005b      	lsls	r3, r3, #1
 800c666:	189b      	adds	r3, r3, r2
 800c668:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d305      	bcc.n	800c67a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c66e:	69fb      	ldr	r3, [r7, #28]
 800c670:	685b      	ldr	r3, [r3, #4]
 800c672:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c676:	429a      	cmp	r2, r3
 800c678:	d906      	bls.n	800c688 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800c67a:	231a      	movs	r3, #26
 800c67c:	2218      	movs	r2, #24
 800c67e:	189b      	adds	r3, r3, r2
 800c680:	19db      	adds	r3, r3, r7
 800c682:	2201      	movs	r2, #1
 800c684:	701a      	strb	r2, [r3, #0]
 800c686:	e11e      	b.n	800c8c6 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c68a:	613b      	str	r3, [r7, #16]
 800c68c:	2300      	movs	r3, #0
 800c68e:	617b      	str	r3, [r7, #20]
 800c690:	6939      	ldr	r1, [r7, #16]
 800c692:	697a      	ldr	r2, [r7, #20]
 800c694:	000b      	movs	r3, r1
 800c696:	0e1b      	lsrs	r3, r3, #24
 800c698:	0010      	movs	r0, r2
 800c69a:	0205      	lsls	r5, r0, #8
 800c69c:	431d      	orrs	r5, r3
 800c69e:	000b      	movs	r3, r1
 800c6a0:	021c      	lsls	r4, r3, #8
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	685b      	ldr	r3, [r3, #4]
 800c6a6:	085b      	lsrs	r3, r3, #1
 800c6a8:	60bb      	str	r3, [r7, #8]
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	60fb      	str	r3, [r7, #12]
 800c6ae:	68b8      	ldr	r0, [r7, #8]
 800c6b0:	68f9      	ldr	r1, [r7, #12]
 800c6b2:	1900      	adds	r0, r0, r4
 800c6b4:	4169      	adcs	r1, r5
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	685b      	ldr	r3, [r3, #4]
 800c6ba:	603b      	str	r3, [r7, #0]
 800c6bc:	2300      	movs	r3, #0
 800c6be:	607b      	str	r3, [r7, #4]
 800c6c0:	683a      	ldr	r2, [r7, #0]
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f7f3 ff2a 	bl	800051c <__aeabi_uldivmod>
 800c6c8:	0002      	movs	r2, r0
 800c6ca:	000b      	movs	r3, r1
 800c6cc:	0013      	movs	r3, r2
 800c6ce:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c6d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c6d2:	23c0      	movs	r3, #192	@ 0xc0
 800c6d4:	009b      	lsls	r3, r3, #2
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d309      	bcc.n	800c6ee <UART_SetConfig+0x332>
 800c6da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c6dc:	2380      	movs	r3, #128	@ 0x80
 800c6de:	035b      	lsls	r3, r3, #13
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d204      	bcs.n	800c6ee <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c6ea:	60da      	str	r2, [r3, #12]
 800c6ec:	e0eb      	b.n	800c8c6 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800c6ee:	231a      	movs	r3, #26
 800c6f0:	2218      	movs	r2, #24
 800c6f2:	189b      	adds	r3, r3, r2
 800c6f4:	19db      	adds	r3, r3, r7
 800c6f6:	2201      	movs	r2, #1
 800c6f8:	701a      	strb	r2, [r3, #0]
 800c6fa:	e0e4      	b.n	800c8c6 <UART_SetConfig+0x50a>
 800c6fc:	efff69f3 	.word	0xefff69f3
 800c700:	ffffcfff 	.word	0xffffcfff
 800c704:	40004800 	.word	0x40004800
 800c708:	fffff4ff 	.word	0xfffff4ff
 800c70c:	40013800 	.word	0x40013800
 800c710:	40021000 	.word	0x40021000
 800c714:	40004400 	.word	0x40004400
 800c718:	40004c00 	.word	0x40004c00
 800c71c:	40005000 	.word	0x40005000
 800c720:	003d0900 	.word	0x003d0900
 800c724:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c728:	69fb      	ldr	r3, [r7, #28]
 800c72a:	69da      	ldr	r2, [r3, #28]
 800c72c:	2380      	movs	r3, #128	@ 0x80
 800c72e:	021b      	lsls	r3, r3, #8
 800c730:	429a      	cmp	r2, r3
 800c732:	d000      	beq.n	800c736 <UART_SetConfig+0x37a>
 800c734:	e070      	b.n	800c818 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800c736:	231b      	movs	r3, #27
 800c738:	2218      	movs	r2, #24
 800c73a:	189b      	adds	r3, r3, r2
 800c73c:	19db      	adds	r3, r3, r7
 800c73e:	781b      	ldrb	r3, [r3, #0]
 800c740:	2b08      	cmp	r3, #8
 800c742:	d822      	bhi.n	800c78a <UART_SetConfig+0x3ce>
 800c744:	009a      	lsls	r2, r3, #2
 800c746:	4b67      	ldr	r3, [pc, #412]	@ (800c8e4 <UART_SetConfig+0x528>)
 800c748:	18d3      	adds	r3, r2, r3
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c74e:	f7fe fbc9 	bl	800aee4 <HAL_RCC_GetPCLK1Freq>
 800c752:	0003      	movs	r3, r0
 800c754:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c756:	e021      	b.n	800c79c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c758:	f7fe fbda 	bl	800af10 <HAL_RCC_GetPCLK2Freq>
 800c75c:	0003      	movs	r3, r0
 800c75e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c760:	e01c      	b.n	800c79c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c762:	4b61      	ldr	r3, [pc, #388]	@ (800c8e8 <UART_SetConfig+0x52c>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	2210      	movs	r2, #16
 800c768:	4013      	ands	r3, r2
 800c76a:	d002      	beq.n	800c772 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800c76c:	4b5f      	ldr	r3, [pc, #380]	@ (800c8ec <UART_SetConfig+0x530>)
 800c76e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c770:	e014      	b.n	800c79c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800c772:	4b5f      	ldr	r3, [pc, #380]	@ (800c8f0 <UART_SetConfig+0x534>)
 800c774:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c776:	e011      	b.n	800c79c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c778:	f7fe fb04 	bl	800ad84 <HAL_RCC_GetSysClockFreq>
 800c77c:	0003      	movs	r3, r0
 800c77e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c780:	e00c      	b.n	800c79c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c782:	2380      	movs	r3, #128	@ 0x80
 800c784:	021b      	lsls	r3, r3, #8
 800c786:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c788:	e008      	b.n	800c79c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800c78a:	2300      	movs	r3, #0
 800c78c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800c78e:	231a      	movs	r3, #26
 800c790:	2218      	movs	r2, #24
 800c792:	189b      	adds	r3, r3, r2
 800c794:	19db      	adds	r3, r3, r7
 800c796:	2201      	movs	r2, #1
 800c798:	701a      	strb	r2, [r3, #0]
        break;
 800c79a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c79c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d100      	bne.n	800c7a4 <UART_SetConfig+0x3e8>
 800c7a2:	e090      	b.n	800c8c6 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c7a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7a6:	005a      	lsls	r2, r3, #1
 800c7a8:	69fb      	ldr	r3, [r7, #28]
 800c7aa:	685b      	ldr	r3, [r3, #4]
 800c7ac:	085b      	lsrs	r3, r3, #1
 800c7ae:	18d2      	adds	r2, r2, r3
 800c7b0:	69fb      	ldr	r3, [r7, #28]
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	0019      	movs	r1, r3
 800c7b6:	0010      	movs	r0, r2
 800c7b8:	f7f3 fcc2 	bl	8000140 <__udivsi3>
 800c7bc:	0003      	movs	r3, r0
 800c7be:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c7c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7c2:	2b0f      	cmp	r3, #15
 800c7c4:	d921      	bls.n	800c80a <UART_SetConfig+0x44e>
 800c7c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7c8:	2380      	movs	r3, #128	@ 0x80
 800c7ca:	025b      	lsls	r3, r3, #9
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d21c      	bcs.n	800c80a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c7d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d2:	b29a      	uxth	r2, r3
 800c7d4:	200e      	movs	r0, #14
 800c7d6:	2418      	movs	r4, #24
 800c7d8:	1903      	adds	r3, r0, r4
 800c7da:	19db      	adds	r3, r3, r7
 800c7dc:	210f      	movs	r1, #15
 800c7de:	438a      	bics	r2, r1
 800c7e0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c7e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e4:	085b      	lsrs	r3, r3, #1
 800c7e6:	b29b      	uxth	r3, r3
 800c7e8:	2207      	movs	r2, #7
 800c7ea:	4013      	ands	r3, r2
 800c7ec:	b299      	uxth	r1, r3
 800c7ee:	1903      	adds	r3, r0, r4
 800c7f0:	19db      	adds	r3, r3, r7
 800c7f2:	1902      	adds	r2, r0, r4
 800c7f4:	19d2      	adds	r2, r2, r7
 800c7f6:	8812      	ldrh	r2, [r2, #0]
 800c7f8:	430a      	orrs	r2, r1
 800c7fa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800c7fc:	69fb      	ldr	r3, [r7, #28]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	1902      	adds	r2, r0, r4
 800c802:	19d2      	adds	r2, r2, r7
 800c804:	8812      	ldrh	r2, [r2, #0]
 800c806:	60da      	str	r2, [r3, #12]
 800c808:	e05d      	b.n	800c8c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800c80a:	231a      	movs	r3, #26
 800c80c:	2218      	movs	r2, #24
 800c80e:	189b      	adds	r3, r3, r2
 800c810:	19db      	adds	r3, r3, r7
 800c812:	2201      	movs	r2, #1
 800c814:	701a      	strb	r2, [r3, #0]
 800c816:	e056      	b.n	800c8c6 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c818:	231b      	movs	r3, #27
 800c81a:	2218      	movs	r2, #24
 800c81c:	189b      	adds	r3, r3, r2
 800c81e:	19db      	adds	r3, r3, r7
 800c820:	781b      	ldrb	r3, [r3, #0]
 800c822:	2b08      	cmp	r3, #8
 800c824:	d822      	bhi.n	800c86c <UART_SetConfig+0x4b0>
 800c826:	009a      	lsls	r2, r3, #2
 800c828:	4b32      	ldr	r3, [pc, #200]	@ (800c8f4 <UART_SetConfig+0x538>)
 800c82a:	18d3      	adds	r3, r2, r3
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c830:	f7fe fb58 	bl	800aee4 <HAL_RCC_GetPCLK1Freq>
 800c834:	0003      	movs	r3, r0
 800c836:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c838:	e021      	b.n	800c87e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c83a:	f7fe fb69 	bl	800af10 <HAL_RCC_GetPCLK2Freq>
 800c83e:	0003      	movs	r3, r0
 800c840:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c842:	e01c      	b.n	800c87e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c844:	4b28      	ldr	r3, [pc, #160]	@ (800c8e8 <UART_SetConfig+0x52c>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2210      	movs	r2, #16
 800c84a:	4013      	ands	r3, r2
 800c84c:	d002      	beq.n	800c854 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800c84e:	4b27      	ldr	r3, [pc, #156]	@ (800c8ec <UART_SetConfig+0x530>)
 800c850:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c852:	e014      	b.n	800c87e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800c854:	4b26      	ldr	r3, [pc, #152]	@ (800c8f0 <UART_SetConfig+0x534>)
 800c856:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c858:	e011      	b.n	800c87e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c85a:	f7fe fa93 	bl	800ad84 <HAL_RCC_GetSysClockFreq>
 800c85e:	0003      	movs	r3, r0
 800c860:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c862:	e00c      	b.n	800c87e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c864:	2380      	movs	r3, #128	@ 0x80
 800c866:	021b      	lsls	r3, r3, #8
 800c868:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800c86a:	e008      	b.n	800c87e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800c86c:	2300      	movs	r3, #0
 800c86e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800c870:	231a      	movs	r3, #26
 800c872:	2218      	movs	r2, #24
 800c874:	189b      	adds	r3, r3, r2
 800c876:	19db      	adds	r3, r3, r7
 800c878:	2201      	movs	r2, #1
 800c87a:	701a      	strb	r2, [r3, #0]
        break;
 800c87c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800c87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c880:	2b00      	cmp	r3, #0
 800c882:	d020      	beq.n	800c8c6 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c884:	69fb      	ldr	r3, [r7, #28]
 800c886:	685b      	ldr	r3, [r3, #4]
 800c888:	085a      	lsrs	r2, r3, #1
 800c88a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c88c:	18d2      	adds	r2, r2, r3
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	685b      	ldr	r3, [r3, #4]
 800c892:	0019      	movs	r1, r3
 800c894:	0010      	movs	r0, r2
 800c896:	f7f3 fc53 	bl	8000140 <__udivsi3>
 800c89a:	0003      	movs	r3, r0
 800c89c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8a0:	2b0f      	cmp	r3, #15
 800c8a2:	d90a      	bls.n	800c8ba <UART_SetConfig+0x4fe>
 800c8a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c8a6:	2380      	movs	r3, #128	@ 0x80
 800c8a8:	025b      	lsls	r3, r3, #9
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d205      	bcs.n	800c8ba <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c8ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8b0:	b29a      	uxth	r2, r3
 800c8b2:	69fb      	ldr	r3, [r7, #28]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	60da      	str	r2, [r3, #12]
 800c8b8:	e005      	b.n	800c8c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800c8ba:	231a      	movs	r3, #26
 800c8bc:	2218      	movs	r2, #24
 800c8be:	189b      	adds	r3, r3, r2
 800c8c0:	19db      	adds	r3, r3, r7
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c8c6:	69fb      	ldr	r3, [r7, #28]
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800c8cc:	69fb      	ldr	r3, [r7, #28]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800c8d2:	231a      	movs	r3, #26
 800c8d4:	2218      	movs	r2, #24
 800c8d6:	189b      	adds	r3, r3, r2
 800c8d8:	19db      	adds	r3, r3, r7
 800c8da:	781b      	ldrb	r3, [r3, #0]
}
 800c8dc:	0018      	movs	r0, r3
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	b00e      	add	sp, #56	@ 0x38
 800c8e2:	bdb0      	pop	{r4, r5, r7, pc}
 800c8e4:	08010c78 	.word	0x08010c78
 800c8e8:	40021000 	.word	0x40021000
 800c8ec:	003d0900 	.word	0x003d0900
 800c8f0:	00f42400 	.word	0x00f42400
 800c8f4:	08010c9c 	.word	0x08010c9c

0800c8f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b082      	sub	sp, #8
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c904:	2201      	movs	r2, #1
 800c906:	4013      	ands	r3, r2
 800c908:	d00b      	beq.n	800c922 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	685b      	ldr	r3, [r3, #4]
 800c910:	4a4a      	ldr	r2, [pc, #296]	@ (800ca3c <UART_AdvFeatureConfig+0x144>)
 800c912:	4013      	ands	r3, r2
 800c914:	0019      	movs	r1, r3
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	430a      	orrs	r2, r1
 800c920:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c926:	2202      	movs	r2, #2
 800c928:	4013      	ands	r3, r2
 800c92a:	d00b      	beq.n	800c944 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	685b      	ldr	r3, [r3, #4]
 800c932:	4a43      	ldr	r2, [pc, #268]	@ (800ca40 <UART_AdvFeatureConfig+0x148>)
 800c934:	4013      	ands	r3, r2
 800c936:	0019      	movs	r1, r3
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	430a      	orrs	r2, r1
 800c942:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c948:	2204      	movs	r2, #4
 800c94a:	4013      	ands	r3, r2
 800c94c:	d00b      	beq.n	800c966 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	4a3b      	ldr	r2, [pc, #236]	@ (800ca44 <UART_AdvFeatureConfig+0x14c>)
 800c956:	4013      	ands	r3, r2
 800c958:	0019      	movs	r1, r3
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	430a      	orrs	r2, r1
 800c964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c96a:	2208      	movs	r2, #8
 800c96c:	4013      	ands	r3, r2
 800c96e:	d00b      	beq.n	800c988 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	685b      	ldr	r3, [r3, #4]
 800c976:	4a34      	ldr	r2, [pc, #208]	@ (800ca48 <UART_AdvFeatureConfig+0x150>)
 800c978:	4013      	ands	r3, r2
 800c97a:	0019      	movs	r1, r3
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	430a      	orrs	r2, r1
 800c986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c98c:	2210      	movs	r2, #16
 800c98e:	4013      	ands	r3, r2
 800c990:	d00b      	beq.n	800c9aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	689b      	ldr	r3, [r3, #8]
 800c998:	4a2c      	ldr	r2, [pc, #176]	@ (800ca4c <UART_AdvFeatureConfig+0x154>)
 800c99a:	4013      	ands	r3, r2
 800c99c:	0019      	movs	r1, r3
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	430a      	orrs	r2, r1
 800c9a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9ae:	2220      	movs	r2, #32
 800c9b0:	4013      	ands	r3, r2
 800c9b2:	d00b      	beq.n	800c9cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	689b      	ldr	r3, [r3, #8]
 800c9ba:	4a25      	ldr	r2, [pc, #148]	@ (800ca50 <UART_AdvFeatureConfig+0x158>)
 800c9bc:	4013      	ands	r3, r2
 800c9be:	0019      	movs	r1, r3
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	430a      	orrs	r2, r1
 800c9ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9d0:	2240      	movs	r2, #64	@ 0x40
 800c9d2:	4013      	ands	r3, r2
 800c9d4:	d01d      	beq.n	800ca12 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	685b      	ldr	r3, [r3, #4]
 800c9dc:	4a1d      	ldr	r2, [pc, #116]	@ (800ca54 <UART_AdvFeatureConfig+0x15c>)
 800c9de:	4013      	ands	r3, r2
 800c9e0:	0019      	movs	r1, r3
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	430a      	orrs	r2, r1
 800c9ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c9f2:	2380      	movs	r3, #128	@ 0x80
 800c9f4:	035b      	lsls	r3, r3, #13
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d10b      	bne.n	800ca12 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	4a15      	ldr	r2, [pc, #84]	@ (800ca58 <UART_AdvFeatureConfig+0x160>)
 800ca02:	4013      	ands	r3, r2
 800ca04:	0019      	movs	r1, r3
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	430a      	orrs	r2, r1
 800ca10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca16:	2280      	movs	r2, #128	@ 0x80
 800ca18:	4013      	ands	r3, r2
 800ca1a:	d00b      	beq.n	800ca34 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	685b      	ldr	r3, [r3, #4]
 800ca22:	4a0e      	ldr	r2, [pc, #56]	@ (800ca5c <UART_AdvFeatureConfig+0x164>)
 800ca24:	4013      	ands	r3, r2
 800ca26:	0019      	movs	r1, r3
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	430a      	orrs	r2, r1
 800ca32:	605a      	str	r2, [r3, #4]
  }
}
 800ca34:	46c0      	nop			@ (mov r8, r8)
 800ca36:	46bd      	mov	sp, r7
 800ca38:	b002      	add	sp, #8
 800ca3a:	bd80      	pop	{r7, pc}
 800ca3c:	fffdffff 	.word	0xfffdffff
 800ca40:	fffeffff 	.word	0xfffeffff
 800ca44:	fffbffff 	.word	0xfffbffff
 800ca48:	ffff7fff 	.word	0xffff7fff
 800ca4c:	ffffefff 	.word	0xffffefff
 800ca50:	ffffdfff 	.word	0xffffdfff
 800ca54:	ffefffff 	.word	0xffefffff
 800ca58:	ff9fffff 	.word	0xff9fffff
 800ca5c:	fff7ffff 	.word	0xfff7ffff

0800ca60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b092      	sub	sp, #72	@ 0x48
 800ca64:	af02      	add	r7, sp, #8
 800ca66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2284      	movs	r2, #132	@ 0x84
 800ca6c:	2100      	movs	r1, #0
 800ca6e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ca70:	f7fa f994 	bl	8006d9c <HAL_GetTick>
 800ca74:	0003      	movs	r3, r0
 800ca76:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	2208      	movs	r2, #8
 800ca80:	4013      	ands	r3, r2
 800ca82:	2b08      	cmp	r3, #8
 800ca84:	d12c      	bne.n	800cae0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ca86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca88:	2280      	movs	r2, #128	@ 0x80
 800ca8a:	0391      	lsls	r1, r2, #14
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	4a46      	ldr	r2, [pc, #280]	@ (800cba8 <UART_CheckIdleState+0x148>)
 800ca90:	9200      	str	r2, [sp, #0]
 800ca92:	2200      	movs	r2, #0
 800ca94:	f000 f88c 	bl	800cbb0 <UART_WaitOnFlagUntilTimeout>
 800ca98:	1e03      	subs	r3, r0, #0
 800ca9a:	d021      	beq.n	800cae0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca9c:	f3ef 8310 	mrs	r3, PRIMASK
 800caa0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800caa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800caa4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800caa6:	2301      	movs	r3, #1
 800caa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800caaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caac:	f383 8810 	msr	PRIMASK, r3
}
 800cab0:	46c0      	nop			@ (mov r8, r8)
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	681a      	ldr	r2, [r3, #0]
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	2180      	movs	r1, #128	@ 0x80
 800cabe:	438a      	bics	r2, r1
 800cac0:	601a      	str	r2, [r3, #0]
 800cac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cac8:	f383 8810 	msr	PRIMASK, r3
}
 800cacc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2220      	movs	r2, #32
 800cad2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2278      	movs	r2, #120	@ 0x78
 800cad8:	2100      	movs	r1, #0
 800cada:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cadc:	2303      	movs	r3, #3
 800cade:	e05f      	b.n	800cba0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	2204      	movs	r2, #4
 800cae8:	4013      	ands	r3, r2
 800caea:	2b04      	cmp	r3, #4
 800caec:	d146      	bne.n	800cb7c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800caee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800caf0:	2280      	movs	r2, #128	@ 0x80
 800caf2:	03d1      	lsls	r1, r2, #15
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	4a2c      	ldr	r2, [pc, #176]	@ (800cba8 <UART_CheckIdleState+0x148>)
 800caf8:	9200      	str	r2, [sp, #0]
 800cafa:	2200      	movs	r2, #0
 800cafc:	f000 f858 	bl	800cbb0 <UART_WaitOnFlagUntilTimeout>
 800cb00:	1e03      	subs	r3, r0, #0
 800cb02:	d03b      	beq.n	800cb7c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb04:	f3ef 8310 	mrs	r3, PRIMASK
 800cb08:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb0a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cb0c:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb0e:	2301      	movs	r3, #1
 800cb10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb12:	693b      	ldr	r3, [r7, #16]
 800cb14:	f383 8810 	msr	PRIMASK, r3
}
 800cb18:	46c0      	nop			@ (mov r8, r8)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	681a      	ldr	r2, [r3, #0]
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4921      	ldr	r1, [pc, #132]	@ (800cbac <UART_CheckIdleState+0x14c>)
 800cb26:	400a      	ands	r2, r1
 800cb28:	601a      	str	r2, [r3, #0]
 800cb2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	f383 8810 	msr	PRIMASK, r3
}
 800cb34:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb36:	f3ef 8310 	mrs	r3, PRIMASK
 800cb3a:	61bb      	str	r3, [r7, #24]
  return(result);
 800cb3c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb3e:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb40:	2301      	movs	r3, #1
 800cb42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb44:	69fb      	ldr	r3, [r7, #28]
 800cb46:	f383 8810 	msr	PRIMASK, r3
}
 800cb4a:	46c0      	nop			@ (mov r8, r8)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	689a      	ldr	r2, [r3, #8]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	2101      	movs	r1, #1
 800cb58:	438a      	bics	r2, r1
 800cb5a:	609a      	str	r2, [r3, #8]
 800cb5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb5e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb60:	6a3b      	ldr	r3, [r7, #32]
 800cb62:	f383 8810 	msr	PRIMASK, r3
}
 800cb66:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	2280      	movs	r2, #128	@ 0x80
 800cb6c:	2120      	movs	r1, #32
 800cb6e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	2278      	movs	r2, #120	@ 0x78
 800cb74:	2100      	movs	r1, #0
 800cb76:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cb78:	2303      	movs	r3, #3
 800cb7a:	e011      	b.n	800cba0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2220      	movs	r2, #32
 800cb80:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	2280      	movs	r2, #128	@ 0x80
 800cb86:	2120      	movs	r1, #32
 800cb88:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2200      	movs	r2, #0
 800cb94:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2278      	movs	r2, #120	@ 0x78
 800cb9a:	2100      	movs	r1, #0
 800cb9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cb9e:	2300      	movs	r3, #0
}
 800cba0:	0018      	movs	r0, r3
 800cba2:	46bd      	mov	sp, r7
 800cba4:	b010      	add	sp, #64	@ 0x40
 800cba6:	bd80      	pop	{r7, pc}
 800cba8:	01ffffff 	.word	0x01ffffff
 800cbac:	fffffedf 	.word	0xfffffedf

0800cbb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b084      	sub	sp, #16
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	60f8      	str	r0, [r7, #12]
 800cbb8:	60b9      	str	r1, [r7, #8]
 800cbba:	603b      	str	r3, [r7, #0]
 800cbbc:	1dfb      	adds	r3, r7, #7
 800cbbe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cbc0:	e04b      	b.n	800cc5a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cbc2:	69bb      	ldr	r3, [r7, #24]
 800cbc4:	3301      	adds	r3, #1
 800cbc6:	d048      	beq.n	800cc5a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cbc8:	f7fa f8e8 	bl	8006d9c <HAL_GetTick>
 800cbcc:	0002      	movs	r2, r0
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	1ad3      	subs	r3, r2, r3
 800cbd2:	69ba      	ldr	r2, [r7, #24]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d302      	bcc.n	800cbde <UART_WaitOnFlagUntilTimeout+0x2e>
 800cbd8:	69bb      	ldr	r3, [r7, #24]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d101      	bne.n	800cbe2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800cbde:	2303      	movs	r3, #3
 800cbe0:	e04b      	b.n	800cc7a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	2204      	movs	r2, #4
 800cbea:	4013      	ands	r3, r2
 800cbec:	d035      	beq.n	800cc5a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	69db      	ldr	r3, [r3, #28]
 800cbf4:	2208      	movs	r2, #8
 800cbf6:	4013      	ands	r3, r2
 800cbf8:	2b08      	cmp	r3, #8
 800cbfa:	d111      	bne.n	800cc20 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	2208      	movs	r2, #8
 800cc02:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	0018      	movs	r0, r3
 800cc08:	f000 f900 	bl	800ce0c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	2284      	movs	r2, #132	@ 0x84
 800cc10:	2108      	movs	r1, #8
 800cc12:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	2278      	movs	r2, #120	@ 0x78
 800cc18:	2100      	movs	r1, #0
 800cc1a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	e02c      	b.n	800cc7a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	69da      	ldr	r2, [r3, #28]
 800cc26:	2380      	movs	r3, #128	@ 0x80
 800cc28:	011b      	lsls	r3, r3, #4
 800cc2a:	401a      	ands	r2, r3
 800cc2c:	2380      	movs	r3, #128	@ 0x80
 800cc2e:	011b      	lsls	r3, r3, #4
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d112      	bne.n	800cc5a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	2280      	movs	r2, #128	@ 0x80
 800cc3a:	0112      	lsls	r2, r2, #4
 800cc3c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	0018      	movs	r0, r3
 800cc42:	f000 f8e3 	bl	800ce0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	2284      	movs	r2, #132	@ 0x84
 800cc4a:	2120      	movs	r1, #32
 800cc4c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	2278      	movs	r2, #120	@ 0x78
 800cc52:	2100      	movs	r1, #0
 800cc54:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800cc56:	2303      	movs	r3, #3
 800cc58:	e00f      	b.n	800cc7a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	69db      	ldr	r3, [r3, #28]
 800cc60:	68ba      	ldr	r2, [r7, #8]
 800cc62:	4013      	ands	r3, r2
 800cc64:	68ba      	ldr	r2, [r7, #8]
 800cc66:	1ad3      	subs	r3, r2, r3
 800cc68:	425a      	negs	r2, r3
 800cc6a:	4153      	adcs	r3, r2
 800cc6c:	b2db      	uxtb	r3, r3
 800cc6e:	001a      	movs	r2, r3
 800cc70:	1dfb      	adds	r3, r7, #7
 800cc72:	781b      	ldrb	r3, [r3, #0]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d0a4      	beq.n	800cbc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cc78:	2300      	movs	r3, #0
}
 800cc7a:	0018      	movs	r0, r3
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	b004      	add	sp, #16
 800cc80:	bd80      	pop	{r7, pc}
	...

0800cc84 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b090      	sub	sp, #64	@ 0x40
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	60f8      	str	r0, [r7, #12]
 800cc8c:	60b9      	str	r1, [r7, #8]
 800cc8e:	1dbb      	adds	r3, r7, #6
 800cc90:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	68ba      	ldr	r2, [r7, #8]
 800cc96:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	1dba      	adds	r2, r7, #6
 800cc9c:	2158      	movs	r1, #88	@ 0x58
 800cc9e:	8812      	ldrh	r2, [r2, #0]
 800cca0:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	2284      	movs	r2, #132	@ 0x84
 800cca6:	2100      	movs	r1, #0
 800cca8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2280      	movs	r2, #128	@ 0x80
 800ccae:	2122      	movs	r1, #34	@ 0x22
 800ccb0:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d028      	beq.n	800cd0c <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccbe:	4a3e      	ldr	r2, [pc, #248]	@ (800cdb8 <UART_Start_Receive_DMA+0x134>)
 800ccc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccc6:	4a3d      	ldr	r2, [pc, #244]	@ (800cdbc <UART_Start_Receive_DMA+0x138>)
 800ccc8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccce:	4a3c      	ldr	r2, [pc, #240]	@ (800cdc0 <UART_Start_Receive_DMA+0x13c>)
 800ccd0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	3324      	adds	r3, #36	@ 0x24
 800cce4:	0019      	movs	r1, r3
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccea:	001a      	movs	r2, r3
 800ccec:	1dbb      	adds	r3, r7, #6
 800ccee:	881b      	ldrh	r3, [r3, #0]
 800ccf0:	f7fa fa36 	bl	8007160 <HAL_DMA_Start_IT>
 800ccf4:	1e03      	subs	r3, r0, #0
 800ccf6:	d009      	beq.n	800cd0c <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	2284      	movs	r2, #132	@ 0x84
 800ccfc:	2110      	movs	r1, #16
 800ccfe:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2280      	movs	r2, #128	@ 0x80
 800cd04:	2120      	movs	r1, #32
 800cd06:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800cd08:	2301      	movs	r3, #1
 800cd0a:	e050      	b.n	800cdae <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	691b      	ldr	r3, [r3, #16]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d019      	beq.n	800cd48 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd14:	f3ef 8310 	mrs	r3, PRIMASK
 800cd18:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800cd1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd1e:	2301      	movs	r3, #1
 800cd20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd24:	f383 8810 	msr	PRIMASK, r3
}
 800cd28:	46c0      	nop			@ (mov r8, r8)
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	681a      	ldr	r2, [r3, #0]
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	2180      	movs	r1, #128	@ 0x80
 800cd36:	0049      	lsls	r1, r1, #1
 800cd38:	430a      	orrs	r2, r1
 800cd3a:	601a      	str	r2, [r3, #0]
 800cd3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd3e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd42:	f383 8810 	msr	PRIMASK, r3
}
 800cd46:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd48:	f3ef 8310 	mrs	r3, PRIMASK
 800cd4c:	613b      	str	r3, [r7, #16]
  return(result);
 800cd4e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd50:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cd52:	2301      	movs	r3, #1
 800cd54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd56:	697b      	ldr	r3, [r7, #20]
 800cd58:	f383 8810 	msr	PRIMASK, r3
}
 800cd5c:	46c0      	nop			@ (mov r8, r8)
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	689a      	ldr	r2, [r3, #8]
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	2101      	movs	r1, #1
 800cd6a:	430a      	orrs	r2, r1
 800cd6c:	609a      	str	r2, [r3, #8]
 800cd6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd70:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd72:	69bb      	ldr	r3, [r7, #24]
 800cd74:	f383 8810 	msr	PRIMASK, r3
}
 800cd78:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd7a:	f3ef 8310 	mrs	r3, PRIMASK
 800cd7e:	61fb      	str	r3, [r7, #28]
  return(result);
 800cd80:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd82:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd84:	2301      	movs	r3, #1
 800cd86:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd88:	6a3b      	ldr	r3, [r7, #32]
 800cd8a:	f383 8810 	msr	PRIMASK, r3
}
 800cd8e:	46c0      	nop			@ (mov r8, r8)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	689a      	ldr	r2, [r3, #8]
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	2140      	movs	r1, #64	@ 0x40
 800cd9c:	430a      	orrs	r2, r1
 800cd9e:	609a      	str	r2, [r3, #8]
 800cda0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cda2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cda4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cda6:	f383 8810 	msr	PRIMASK, r3
}
 800cdaa:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 800cdac:	2300      	movs	r3, #0
}
 800cdae:	0018      	movs	r0, r3
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	b010      	add	sp, #64	@ 0x40
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	46c0      	nop			@ (mov r8, r8)
 800cdb8:	0800cf95 	.word	0x0800cf95
 800cdbc:	0800d0c9 	.word	0x0800d0c9
 800cdc0:	0800d111 	.word	0x0800d111

0800cdc4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b086      	sub	sp, #24
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cdcc:	f3ef 8310 	mrs	r3, PRIMASK
 800cdd0:	60bb      	str	r3, [r7, #8]
  return(result);
 800cdd2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cdd4:	617b      	str	r3, [r7, #20]
 800cdd6:	2301      	movs	r3, #1
 800cdd8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	f383 8810 	msr	PRIMASK, r3
}
 800cde0:	46c0      	nop			@ (mov r8, r8)
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	681a      	ldr	r2, [r3, #0]
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	21c0      	movs	r1, #192	@ 0xc0
 800cdee:	438a      	bics	r2, r1
 800cdf0:	601a      	str	r2, [r3, #0]
 800cdf2:	697b      	ldr	r3, [r7, #20]
 800cdf4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	f383 8810 	msr	PRIMASK, r3
}
 800cdfc:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2220      	movs	r2, #32
 800ce02:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800ce04:	46c0      	nop			@ (mov r8, r8)
 800ce06:	46bd      	mov	sp, r7
 800ce08:	b006      	add	sp, #24
 800ce0a:	bd80      	pop	{r7, pc}

0800ce0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b08e      	sub	sp, #56	@ 0x38
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ce14:	f3ef 8310 	mrs	r3, PRIMASK
 800ce18:	617b      	str	r3, [r7, #20]
  return(result);
 800ce1a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ce1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce1e:	2301      	movs	r3, #1
 800ce20:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce22:	69bb      	ldr	r3, [r7, #24]
 800ce24:	f383 8810 	msr	PRIMASK, r3
}
 800ce28:	46c0      	nop			@ (mov r8, r8)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	681a      	ldr	r2, [r3, #0]
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4926      	ldr	r1, [pc, #152]	@ (800ced0 <UART_EndRxTransfer+0xc4>)
 800ce36:	400a      	ands	r2, r1
 800ce38:	601a      	str	r2, [r3, #0]
 800ce3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce3e:	69fb      	ldr	r3, [r7, #28]
 800ce40:	f383 8810 	msr	PRIMASK, r3
}
 800ce44:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ce46:	f3ef 8310 	mrs	r3, PRIMASK
 800ce4a:	623b      	str	r3, [r7, #32]
  return(result);
 800ce4c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce50:	2301      	movs	r3, #1
 800ce52:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce56:	f383 8810 	msr	PRIMASK, r3
}
 800ce5a:	46c0      	nop			@ (mov r8, r8)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	689a      	ldr	r2, [r3, #8]
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	2101      	movs	r1, #1
 800ce68:	438a      	bics	r2, r1
 800ce6a:	609a      	str	r2, [r3, #8]
 800ce6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce72:	f383 8810 	msr	PRIMASK, r3
}
 800ce76:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d118      	bne.n	800ceb2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ce80:	f3ef 8310 	mrs	r3, PRIMASK
 800ce84:	60bb      	str	r3, [r7, #8]
  return(result);
 800ce86:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	f383 8810 	msr	PRIMASK, r3
}
 800ce94:	46c0      	nop			@ (mov r8, r8)
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	681a      	ldr	r2, [r3, #0]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	2110      	movs	r1, #16
 800cea2:	438a      	bics	r2, r1
 800cea4:	601a      	str	r2, [r3, #0]
 800cea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cea8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ceaa:	693b      	ldr	r3, [r7, #16]
 800ceac:	f383 8810 	msr	PRIMASK, r3
}
 800ceb0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2280      	movs	r2, #128	@ 0x80
 800ceb6:	2120      	movs	r1, #32
 800ceb8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	2200      	movs	r2, #0
 800cebe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2200      	movs	r2, #0
 800cec4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800cec6:	46c0      	nop			@ (mov r8, r8)
 800cec8:	46bd      	mov	sp, r7
 800ceca:	b00e      	add	sp, #56	@ 0x38
 800cecc:	bd80      	pop	{r7, pc}
 800cece:	46c0      	nop			@ (mov r8, r8)
 800ced0:	fffffedf 	.word	0xfffffedf

0800ced4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b08c      	sub	sp, #48	@ 0x30
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cee0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	2220      	movs	r2, #32
 800ceea:	4013      	ands	r3, r2
 800ceec:	d135      	bne.n	800cf5a <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800ceee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cef0:	2252      	movs	r2, #82	@ 0x52
 800cef2:	2100      	movs	r1, #0
 800cef4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cef6:	f3ef 8310 	mrs	r3, PRIMASK
 800cefa:	60fb      	str	r3, [r7, #12]
  return(result);
 800cefc:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cefe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cf00:	2301      	movs	r3, #1
 800cf02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	f383 8810 	msr	PRIMASK, r3
}
 800cf0a:	46c0      	nop			@ (mov r8, r8)
 800cf0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	689a      	ldr	r2, [r3, #8]
 800cf12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	2180      	movs	r1, #128	@ 0x80
 800cf18:	438a      	bics	r2, r1
 800cf1a:	609a      	str	r2, [r3, #8]
 800cf1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	f383 8810 	msr	PRIMASK, r3
}
 800cf26:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf28:	f3ef 8310 	mrs	r3, PRIMASK
 800cf2c:	61bb      	str	r3, [r7, #24]
  return(result);
 800cf2e:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cf30:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf32:	2301      	movs	r3, #1
 800cf34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf36:	69fb      	ldr	r3, [r7, #28]
 800cf38:	f383 8810 	msr	PRIMASK, r3
}
 800cf3c:	46c0      	nop			@ (mov r8, r8)
 800cf3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	681a      	ldr	r2, [r3, #0]
 800cf44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	2140      	movs	r1, #64	@ 0x40
 800cf4a:	430a      	orrs	r2, r1
 800cf4c:	601a      	str	r2, [r3, #0]
 800cf4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf50:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf52:	6a3b      	ldr	r3, [r7, #32]
 800cf54:	f383 8810 	msr	PRIMASK, r3
}
 800cf58:	e006      	b.n	800cf68 <UART_DMATransmitCplt+0x94>
  /* DMA Circular mode */
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
 800cf5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf5c:	228c      	movs	r2, #140	@ 0x8c
 800cf5e:	589b      	ldr	r3, [r3, r2]
 800cf60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf62:	0010      	movs	r0, r2
 800cf64:	4798      	blx	r3
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cf66:	46c0      	nop			@ (mov r8, r8)
 800cf68:	46c0      	nop			@ (mov r8, r8)
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	b00c      	add	sp, #48	@ 0x30
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf7c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	2288      	movs	r2, #136	@ 0x88
 800cf82:	589b      	ldr	r3, [r3, r2]
 800cf84:	68fa      	ldr	r2, [r7, #12]
 800cf86:	0010      	movs	r0, r2
 800cf88:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cf8a:	46c0      	nop			@ (mov r8, r8)
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	b004      	add	sp, #16
 800cf90:	bd80      	pop	{r7, pc}
	...

0800cf94 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b094      	sub	sp, #80	@ 0x50
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfa0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	2220      	movs	r2, #32
 800cfaa:	4013      	ands	r3, r2
 800cfac:	d16f      	bne.n	800d08e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800cfae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfb0:	225a      	movs	r2, #90	@ 0x5a
 800cfb2:	2100      	movs	r1, #0
 800cfb4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cfb6:	f3ef 8310 	mrs	r3, PRIMASK
 800cfba:	61bb      	str	r3, [r7, #24]
  return(result);
 800cfbc:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cfbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cfc4:	69fb      	ldr	r3, [r7, #28]
 800cfc6:	f383 8810 	msr	PRIMASK, r3
}
 800cfca:	46c0      	nop			@ (mov r8, r8)
 800cfcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	681a      	ldr	r2, [r3, #0]
 800cfd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	493b      	ldr	r1, [pc, #236]	@ (800d0c4 <UART_DMAReceiveCplt+0x130>)
 800cfd8:	400a      	ands	r2, r1
 800cfda:	601a      	str	r2, [r3, #0]
 800cfdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfde:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cfe0:	6a3b      	ldr	r3, [r7, #32]
 800cfe2:	f383 8810 	msr	PRIMASK, r3
}
 800cfe6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cfe8:	f3ef 8310 	mrs	r3, PRIMASK
 800cfec:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800cfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cff0:	647b      	str	r3, [r7, #68]	@ 0x44
 800cff2:	2301      	movs	r3, #1
 800cff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cff8:	f383 8810 	msr	PRIMASK, r3
}
 800cffc:	46c0      	nop			@ (mov r8, r8)
 800cffe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	689a      	ldr	r2, [r3, #8]
 800d004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	2101      	movs	r1, #1
 800d00a:	438a      	bics	r2, r1
 800d00c:	609a      	str	r2, [r3, #8]
 800d00e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d010:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d014:	f383 8810 	msr	PRIMASK, r3
}
 800d018:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d01a:	f3ef 8310 	mrs	r3, PRIMASK
 800d01e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800d020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d022:	643b      	str	r3, [r7, #64]	@ 0x40
 800d024:	2301      	movs	r3, #1
 800d026:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d02a:	f383 8810 	msr	PRIMASK, r3
}
 800d02e:	46c0      	nop			@ (mov r8, r8)
 800d030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	689a      	ldr	r2, [r3, #8]
 800d036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	2140      	movs	r1, #64	@ 0x40
 800d03c:	438a      	bics	r2, r1
 800d03e:	609a      	str	r2, [r3, #8]
 800d040:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d042:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d046:	f383 8810 	msr	PRIMASK, r3
}
 800d04a:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d04c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d04e:	2280      	movs	r2, #128	@ 0x80
 800d050:	2120      	movs	r1, #32
 800d052:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d058:	2b01      	cmp	r3, #1
 800d05a:	d118      	bne.n	800d08e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d05c:	f3ef 8310 	mrs	r3, PRIMASK
 800d060:	60fb      	str	r3, [r7, #12]
  return(result);
 800d062:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d064:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d066:	2301      	movs	r3, #1
 800d068:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	f383 8810 	msr	PRIMASK, r3
}
 800d070:	46c0      	nop			@ (mov r8, r8)
 800d072:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	2110      	movs	r1, #16
 800d07e:	438a      	bics	r2, r1
 800d080:	601a      	str	r2, [r3, #0]
 800d082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d084:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	f383 8810 	msr	PRIMASK, r3
}
 800d08c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d08e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d090:	2200      	movs	r2, #0
 800d092:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d094:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d098:	2b01      	cmp	r3, #1
 800d09a:	d109      	bne.n	800d0b0 <UART_DMAReceiveCplt+0x11c>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800d09c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d09e:	22ac      	movs	r2, #172	@ 0xac
 800d0a0:	589b      	ldr	r3, [r3, r2]
 800d0a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d0a4:	2158      	movs	r1, #88	@ 0x58
 800d0a6:	5a51      	ldrh	r1, [r2, r1]
 800d0a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d0aa:	0010      	movs	r0, r2
 800d0ac:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d0ae:	e005      	b.n	800d0bc <UART_DMAReceiveCplt+0x128>
    huart->RxCpltCallback(huart);
 800d0b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0b2:	2294      	movs	r2, #148	@ 0x94
 800d0b4:	589b      	ldr	r3, [r3, r2]
 800d0b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d0b8:	0010      	movs	r0, r2
 800d0ba:	4798      	blx	r3
}
 800d0bc:	46c0      	nop			@ (mov r8, r8)
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	b014      	add	sp, #80	@ 0x50
 800d0c2:	bd80      	pop	{r7, pc}
 800d0c4:	fffffeff 	.word	0xfffffeff

0800d0c8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b084      	sub	sp, #16
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0d4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	2201      	movs	r2, #1
 800d0da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0e0:	2b01      	cmp	r3, #1
 800d0e2:	d10b      	bne.n	800d0fc <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	22ac      	movs	r2, #172	@ 0xac
 800d0e8:	589b      	ldr	r3, [r3, r2]
 800d0ea:	68fa      	ldr	r2, [r7, #12]
 800d0ec:	2158      	movs	r1, #88	@ 0x58
 800d0ee:	5a52      	ldrh	r2, [r2, r1]
 800d0f0:	0852      	lsrs	r2, r2, #1
 800d0f2:	b291      	uxth	r1, r2
 800d0f4:	68fa      	ldr	r2, [r7, #12]
 800d0f6:	0010      	movs	r0, r2
 800d0f8:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d0fa:	e005      	b.n	800d108 <UART_DMARxHalfCplt+0x40>
    huart->RxHalfCpltCallback(huart);
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	2290      	movs	r2, #144	@ 0x90
 800d100:	589b      	ldr	r3, [r3, r2]
 800d102:	68fa      	ldr	r2, [r7, #12]
 800d104:	0010      	movs	r0, r2
 800d106:	4798      	blx	r3
}
 800d108:	46c0      	nop			@ (mov r8, r8)
 800d10a:	46bd      	mov	sp, r7
 800d10c:	b004      	add	sp, #16
 800d10e:	bd80      	pop	{r7, pc}

0800d110 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b086      	sub	sp, #24
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d11c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d122:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d124:	697b      	ldr	r3, [r7, #20]
 800d126:	2280      	movs	r2, #128	@ 0x80
 800d128:	589b      	ldr	r3, [r3, r2]
 800d12a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d12c:	697b      	ldr	r3, [r7, #20]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	689b      	ldr	r3, [r3, #8]
 800d132:	2280      	movs	r2, #128	@ 0x80
 800d134:	4013      	ands	r3, r2
 800d136:	2b80      	cmp	r3, #128	@ 0x80
 800d138:	d10a      	bne.n	800d150 <UART_DMAError+0x40>
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	2b21      	cmp	r3, #33	@ 0x21
 800d13e:	d107      	bne.n	800d150 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	2252      	movs	r2, #82	@ 0x52
 800d144:	2100      	movs	r1, #0
 800d146:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	0018      	movs	r0, r3
 800d14c:	f7ff fe3a 	bl	800cdc4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d150:	697b      	ldr	r3, [r7, #20]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	689b      	ldr	r3, [r3, #8]
 800d156:	2240      	movs	r2, #64	@ 0x40
 800d158:	4013      	ands	r3, r2
 800d15a:	2b40      	cmp	r3, #64	@ 0x40
 800d15c:	d10a      	bne.n	800d174 <UART_DMAError+0x64>
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	2b22      	cmp	r3, #34	@ 0x22
 800d162:	d107      	bne.n	800d174 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	225a      	movs	r2, #90	@ 0x5a
 800d168:	2100      	movs	r1, #0
 800d16a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800d16c:	697b      	ldr	r3, [r7, #20]
 800d16e:	0018      	movs	r0, r3
 800d170:	f7ff fe4c 	bl	800ce0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d174:	697b      	ldr	r3, [r7, #20]
 800d176:	2284      	movs	r2, #132	@ 0x84
 800d178:	589b      	ldr	r3, [r3, r2]
 800d17a:	2210      	movs	r2, #16
 800d17c:	431a      	orrs	r2, r3
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	2184      	movs	r1, #132	@ 0x84
 800d182:	505a      	str	r2, [r3, r1]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	2298      	movs	r2, #152	@ 0x98
 800d188:	589b      	ldr	r3, [r3, r2]
 800d18a:	697a      	ldr	r2, [r7, #20]
 800d18c:	0010      	movs	r0, r2
 800d18e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d190:	46c0      	nop			@ (mov r8, r8)
 800d192:	46bd      	mov	sp, r7
 800d194:	b006      	add	sp, #24
 800d196:	bd80      	pop	{r7, pc}

0800d198 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b084      	sub	sp, #16
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	225a      	movs	r2, #90	@ 0x5a
 800d1aa:	2100      	movs	r1, #0
 800d1ac:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	2252      	movs	r2, #82	@ 0x52
 800d1b2:	2100      	movs	r1, #0
 800d1b4:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	2298      	movs	r2, #152	@ 0x98
 800d1ba:	589b      	ldr	r3, [r3, r2]
 800d1bc:	68fa      	ldr	r2, [r7, #12]
 800d1be:	0010      	movs	r0, r2
 800d1c0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d1c2:	46c0      	nop			@ (mov r8, r8)
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	b004      	add	sp, #16
 800d1c8:	bd80      	pop	{r7, pc}

0800d1ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d1ca:	b580      	push	{r7, lr}
 800d1cc:	b086      	sub	sp, #24
 800d1ce:	af00      	add	r7, sp, #0
 800d1d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d1d2:	f3ef 8310 	mrs	r3, PRIMASK
 800d1d6:	60bb      	str	r3, [r7, #8]
  return(result);
 800d1d8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d1da:	617b      	str	r3, [r7, #20]
 800d1dc:	2301      	movs	r3, #1
 800d1de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f383 8810 	msr	PRIMASK, r3
}
 800d1e6:	46c0      	nop			@ (mov r8, r8)
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	681a      	ldr	r2, [r3, #0]
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	2140      	movs	r1, #64	@ 0x40
 800d1f4:	438a      	bics	r2, r1
 800d1f6:	601a      	str	r2, [r3, #0]
 800d1f8:	697b      	ldr	r3, [r7, #20]
 800d1fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	f383 8810 	msr	PRIMASK, r3
}
 800d202:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	2220      	movs	r2, #32
 800d208:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2200      	movs	r2, #0
 800d20e:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	228c      	movs	r2, #140	@ 0x8c
 800d214:	589b      	ldr	r3, [r3, r2]
 800d216:	687a      	ldr	r2, [r7, #4]
 800d218:	0010      	movs	r0, r2
 800d21a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d21c:	46c0      	nop			@ (mov r8, r8)
 800d21e:	46bd      	mov	sp, r7
 800d220:	b006      	add	sp, #24
 800d222:	bd80      	pop	{r7, pc}

0800d224 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b082      	sub	sp, #8
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d22c:	46c0      	nop			@ (mov r8, r8)
 800d22e:	46bd      	mov	sp, r7
 800d230:	b002      	add	sp, #8
 800d232:	bd80      	pop	{r7, pc}

0800d234 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b084      	sub	sp, #16
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d23c:	4b09      	ldr	r3, [pc, #36]	@ (800d264 <USB_DisableGlobalInt+0x30>)
 800d23e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2240      	movs	r2, #64	@ 0x40
 800d244:	5a9b      	ldrh	r3, [r3, r2]
 800d246:	b29b      	uxth	r3, r3
 800d248:	68fa      	ldr	r2, [r7, #12]
 800d24a:	b292      	uxth	r2, r2
 800d24c:	43d2      	mvns	r2, r2
 800d24e:	b292      	uxth	r2, r2
 800d250:	4013      	ands	r3, r2
 800d252:	b299      	uxth	r1, r3
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2240      	movs	r2, #64	@ 0x40
 800d258:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800d25a:	2300      	movs	r3, #0
}
 800d25c:	0018      	movs	r0, r3
 800d25e:	46bd      	mov	sp, r7
 800d260:	b004      	add	sp, #16
 800d262:	bd80      	pop	{r7, pc}
 800d264:	0000bf80 	.word	0x0000bf80

0800d268 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d268:	b084      	sub	sp, #16
 800d26a:	b590      	push	{r4, r7, lr}
 800d26c:	b083      	sub	sp, #12
 800d26e:	af00      	add	r7, sp, #0
 800d270:	6078      	str	r0, [r7, #4]
 800d272:	2004      	movs	r0, #4
 800d274:	2410      	movs	r4, #16
 800d276:	1900      	adds	r0, r0, r4
 800d278:	2408      	movs	r4, #8
 800d27a:	46a4      	mov	ip, r4
 800d27c:	44bc      	add	ip, r7
 800d27e:	4460      	add	r0, ip
 800d280:	6001      	str	r1, [r0, #0]
 800d282:	6042      	str	r2, [r0, #4]
 800d284:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2240      	movs	r2, #64	@ 0x40
 800d28a:	2101      	movs	r1, #1
 800d28c:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	2240      	movs	r2, #64	@ 0x40
 800d292:	2100      	movs	r1, #0
 800d294:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2244      	movs	r2, #68	@ 0x44
 800d29a:	2100      	movs	r1, #0
 800d29c:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	2250      	movs	r2, #80	@ 0x50
 800d2a2:	2100      	movs	r1, #0
 800d2a4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800d2a6:	2300      	movs	r3, #0
}
 800d2a8:	0018      	movs	r0, r3
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	b003      	add	sp, #12
 800d2ae:	bc90      	pop	{r4, r7}
 800d2b0:	bc08      	pop	{r3}
 800d2b2:	b004      	add	sp, #16
 800d2b4:	4718      	bx	r3

0800d2b6 <__cvt>:
 800d2b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2b8:	001f      	movs	r7, r3
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	0016      	movs	r6, r2
 800d2be:	b08b      	sub	sp, #44	@ 0x2c
 800d2c0:	429f      	cmp	r7, r3
 800d2c2:	da04      	bge.n	800d2ce <__cvt+0x18>
 800d2c4:	2180      	movs	r1, #128	@ 0x80
 800d2c6:	0609      	lsls	r1, r1, #24
 800d2c8:	187b      	adds	r3, r7, r1
 800d2ca:	001f      	movs	r7, r3
 800d2cc:	232d      	movs	r3, #45	@ 0x2d
 800d2ce:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d2d0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800d2d2:	7013      	strb	r3, [r2, #0]
 800d2d4:	2320      	movs	r3, #32
 800d2d6:	2203      	movs	r2, #3
 800d2d8:	439d      	bics	r5, r3
 800d2da:	2d46      	cmp	r5, #70	@ 0x46
 800d2dc:	d007      	beq.n	800d2ee <__cvt+0x38>
 800d2de:	002b      	movs	r3, r5
 800d2e0:	3b45      	subs	r3, #69	@ 0x45
 800d2e2:	4259      	negs	r1, r3
 800d2e4:	414b      	adcs	r3, r1
 800d2e6:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800d2e8:	3a01      	subs	r2, #1
 800d2ea:	18cb      	adds	r3, r1, r3
 800d2ec:	9310      	str	r3, [sp, #64]	@ 0x40
 800d2ee:	ab09      	add	r3, sp, #36	@ 0x24
 800d2f0:	9304      	str	r3, [sp, #16]
 800d2f2:	ab08      	add	r3, sp, #32
 800d2f4:	9303      	str	r3, [sp, #12]
 800d2f6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d2f8:	9200      	str	r2, [sp, #0]
 800d2fa:	9302      	str	r3, [sp, #8]
 800d2fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d2fe:	0032      	movs	r2, r6
 800d300:	9301      	str	r3, [sp, #4]
 800d302:	003b      	movs	r3, r7
 800d304:	f000 ff06 	bl	800e114 <_dtoa_r>
 800d308:	0004      	movs	r4, r0
 800d30a:	2d47      	cmp	r5, #71	@ 0x47
 800d30c:	d11b      	bne.n	800d346 <__cvt+0x90>
 800d30e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d310:	07db      	lsls	r3, r3, #31
 800d312:	d511      	bpl.n	800d338 <__cvt+0x82>
 800d314:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d316:	18c3      	adds	r3, r0, r3
 800d318:	9307      	str	r3, [sp, #28]
 800d31a:	2200      	movs	r2, #0
 800d31c:	2300      	movs	r3, #0
 800d31e:	0030      	movs	r0, r6
 800d320:	0039      	movs	r1, r7
 800d322:	f7f3 f893 	bl	800044c <__aeabi_dcmpeq>
 800d326:	2800      	cmp	r0, #0
 800d328:	d001      	beq.n	800d32e <__cvt+0x78>
 800d32a:	9b07      	ldr	r3, [sp, #28]
 800d32c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d32e:	2230      	movs	r2, #48	@ 0x30
 800d330:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d332:	9907      	ldr	r1, [sp, #28]
 800d334:	428b      	cmp	r3, r1
 800d336:	d320      	bcc.n	800d37a <__cvt+0xc4>
 800d338:	0020      	movs	r0, r4
 800d33a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d33c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d33e:	1b1b      	subs	r3, r3, r4
 800d340:	6013      	str	r3, [r2, #0]
 800d342:	b00b      	add	sp, #44	@ 0x2c
 800d344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d346:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d348:	18c3      	adds	r3, r0, r3
 800d34a:	9307      	str	r3, [sp, #28]
 800d34c:	2d46      	cmp	r5, #70	@ 0x46
 800d34e:	d1e4      	bne.n	800d31a <__cvt+0x64>
 800d350:	7803      	ldrb	r3, [r0, #0]
 800d352:	2b30      	cmp	r3, #48	@ 0x30
 800d354:	d10c      	bne.n	800d370 <__cvt+0xba>
 800d356:	2200      	movs	r2, #0
 800d358:	2300      	movs	r3, #0
 800d35a:	0030      	movs	r0, r6
 800d35c:	0039      	movs	r1, r7
 800d35e:	f7f3 f875 	bl	800044c <__aeabi_dcmpeq>
 800d362:	2800      	cmp	r0, #0
 800d364:	d104      	bne.n	800d370 <__cvt+0xba>
 800d366:	2301      	movs	r3, #1
 800d368:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800d36a:	1a9b      	subs	r3, r3, r2
 800d36c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d36e:	6013      	str	r3, [r2, #0]
 800d370:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d372:	9a07      	ldr	r2, [sp, #28]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	18d3      	adds	r3, r2, r3
 800d378:	e7ce      	b.n	800d318 <__cvt+0x62>
 800d37a:	1c59      	adds	r1, r3, #1
 800d37c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d37e:	701a      	strb	r2, [r3, #0]
 800d380:	e7d6      	b.n	800d330 <__cvt+0x7a>

0800d382 <__exponent>:
 800d382:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d384:	232b      	movs	r3, #43	@ 0x2b
 800d386:	0005      	movs	r5, r0
 800d388:	000c      	movs	r4, r1
 800d38a:	b085      	sub	sp, #20
 800d38c:	7002      	strb	r2, [r0, #0]
 800d38e:	2900      	cmp	r1, #0
 800d390:	da01      	bge.n	800d396 <__exponent+0x14>
 800d392:	424c      	negs	r4, r1
 800d394:	3302      	adds	r3, #2
 800d396:	706b      	strb	r3, [r5, #1]
 800d398:	2c09      	cmp	r4, #9
 800d39a:	dd2c      	ble.n	800d3f6 <__exponent+0x74>
 800d39c:	ab02      	add	r3, sp, #8
 800d39e:	1dde      	adds	r6, r3, #7
 800d3a0:	0020      	movs	r0, r4
 800d3a2:	210a      	movs	r1, #10
 800d3a4:	f7f3 f83c 	bl	8000420 <__aeabi_idivmod>
 800d3a8:	0037      	movs	r7, r6
 800d3aa:	3130      	adds	r1, #48	@ 0x30
 800d3ac:	3e01      	subs	r6, #1
 800d3ae:	0020      	movs	r0, r4
 800d3b0:	7031      	strb	r1, [r6, #0]
 800d3b2:	210a      	movs	r1, #10
 800d3b4:	9401      	str	r4, [sp, #4]
 800d3b6:	f7f2 ff4d 	bl	8000254 <__divsi3>
 800d3ba:	9b01      	ldr	r3, [sp, #4]
 800d3bc:	0004      	movs	r4, r0
 800d3be:	2b63      	cmp	r3, #99	@ 0x63
 800d3c0:	dcee      	bgt.n	800d3a0 <__exponent+0x1e>
 800d3c2:	1eba      	subs	r2, r7, #2
 800d3c4:	1ca8      	adds	r0, r5, #2
 800d3c6:	0001      	movs	r1, r0
 800d3c8:	0013      	movs	r3, r2
 800d3ca:	3430      	adds	r4, #48	@ 0x30
 800d3cc:	7014      	strb	r4, [r2, #0]
 800d3ce:	ac02      	add	r4, sp, #8
 800d3d0:	3407      	adds	r4, #7
 800d3d2:	429c      	cmp	r4, r3
 800d3d4:	d80a      	bhi.n	800d3ec <__exponent+0x6a>
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	42a2      	cmp	r2, r4
 800d3da:	d803      	bhi.n	800d3e4 <__exponent+0x62>
 800d3dc:	3309      	adds	r3, #9
 800d3de:	aa02      	add	r2, sp, #8
 800d3e0:	189b      	adds	r3, r3, r2
 800d3e2:	1bdb      	subs	r3, r3, r7
 800d3e4:	18c0      	adds	r0, r0, r3
 800d3e6:	1b40      	subs	r0, r0, r5
 800d3e8:	b005      	add	sp, #20
 800d3ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3ec:	781c      	ldrb	r4, [r3, #0]
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	700c      	strb	r4, [r1, #0]
 800d3f2:	3101      	adds	r1, #1
 800d3f4:	e7eb      	b.n	800d3ce <__exponent+0x4c>
 800d3f6:	2330      	movs	r3, #48	@ 0x30
 800d3f8:	18e4      	adds	r4, r4, r3
 800d3fa:	70ab      	strb	r3, [r5, #2]
 800d3fc:	1d28      	adds	r0, r5, #4
 800d3fe:	70ec      	strb	r4, [r5, #3]
 800d400:	e7f1      	b.n	800d3e6 <__exponent+0x64>
	...

0800d404 <_printf_float>:
 800d404:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d406:	b097      	sub	sp, #92	@ 0x5c
 800d408:	000d      	movs	r5, r1
 800d40a:	920a      	str	r2, [sp, #40]	@ 0x28
 800d40c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800d40e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d410:	9009      	str	r0, [sp, #36]	@ 0x24
 800d412:	f000 fd5d 	bl	800ded0 <_localeconv_r>
 800d416:	6803      	ldr	r3, [r0, #0]
 800d418:	0018      	movs	r0, r3
 800d41a:	930d      	str	r3, [sp, #52]	@ 0x34
 800d41c:	f7f2 fe74 	bl	8000108 <strlen>
 800d420:	2300      	movs	r3, #0
 800d422:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d424:	9314      	str	r3, [sp, #80]	@ 0x50
 800d426:	7e2b      	ldrb	r3, [r5, #24]
 800d428:	2207      	movs	r2, #7
 800d42a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d42c:	682b      	ldr	r3, [r5, #0]
 800d42e:	930e      	str	r3, [sp, #56]	@ 0x38
 800d430:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d432:	6823      	ldr	r3, [r4, #0]
 800d434:	05c9      	lsls	r1, r1, #23
 800d436:	d545      	bpl.n	800d4c4 <_printf_float+0xc0>
 800d438:	189b      	adds	r3, r3, r2
 800d43a:	4393      	bics	r3, r2
 800d43c:	001a      	movs	r2, r3
 800d43e:	3208      	adds	r2, #8
 800d440:	6022      	str	r2, [r4, #0]
 800d442:	2201      	movs	r2, #1
 800d444:	681e      	ldr	r6, [r3, #0]
 800d446:	685f      	ldr	r7, [r3, #4]
 800d448:	007b      	lsls	r3, r7, #1
 800d44a:	085b      	lsrs	r3, r3, #1
 800d44c:	9311      	str	r3, [sp, #68]	@ 0x44
 800d44e:	9610      	str	r6, [sp, #64]	@ 0x40
 800d450:	64ae      	str	r6, [r5, #72]	@ 0x48
 800d452:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800d454:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d456:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d458:	4ba7      	ldr	r3, [pc, #668]	@ (800d6f8 <_printf_float+0x2f4>)
 800d45a:	4252      	negs	r2, r2
 800d45c:	f7f5 fe9a 	bl	8003194 <__aeabi_dcmpun>
 800d460:	2800      	cmp	r0, #0
 800d462:	d131      	bne.n	800d4c8 <_printf_float+0xc4>
 800d464:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d466:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d468:	2201      	movs	r2, #1
 800d46a:	4ba3      	ldr	r3, [pc, #652]	@ (800d6f8 <_printf_float+0x2f4>)
 800d46c:	4252      	negs	r2, r2
 800d46e:	f7f2 fffd 	bl	800046c <__aeabi_dcmple>
 800d472:	2800      	cmp	r0, #0
 800d474:	d128      	bne.n	800d4c8 <_printf_float+0xc4>
 800d476:	2200      	movs	r2, #0
 800d478:	2300      	movs	r3, #0
 800d47a:	0030      	movs	r0, r6
 800d47c:	0039      	movs	r1, r7
 800d47e:	f7f2 ffeb 	bl	8000458 <__aeabi_dcmplt>
 800d482:	2800      	cmp	r0, #0
 800d484:	d003      	beq.n	800d48e <_printf_float+0x8a>
 800d486:	002b      	movs	r3, r5
 800d488:	222d      	movs	r2, #45	@ 0x2d
 800d48a:	3343      	adds	r3, #67	@ 0x43
 800d48c:	701a      	strb	r2, [r3, #0]
 800d48e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d490:	4f9a      	ldr	r7, [pc, #616]	@ (800d6fc <_printf_float+0x2f8>)
 800d492:	2b47      	cmp	r3, #71	@ 0x47
 800d494:	d900      	bls.n	800d498 <_printf_float+0x94>
 800d496:	4f9a      	ldr	r7, [pc, #616]	@ (800d700 <_printf_float+0x2fc>)
 800d498:	2303      	movs	r3, #3
 800d49a:	2400      	movs	r4, #0
 800d49c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d49e:	612b      	str	r3, [r5, #16]
 800d4a0:	3301      	adds	r3, #1
 800d4a2:	439a      	bics	r2, r3
 800d4a4:	602a      	str	r2, [r5, #0]
 800d4a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4a8:	0029      	movs	r1, r5
 800d4aa:	9300      	str	r3, [sp, #0]
 800d4ac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4b0:	aa15      	add	r2, sp, #84	@ 0x54
 800d4b2:	f000 f9e5 	bl	800d880 <_printf_common>
 800d4b6:	3001      	adds	r0, #1
 800d4b8:	d000      	beq.n	800d4bc <_printf_float+0xb8>
 800d4ba:	e09f      	b.n	800d5fc <_printf_float+0x1f8>
 800d4bc:	2001      	movs	r0, #1
 800d4be:	4240      	negs	r0, r0
 800d4c0:	b017      	add	sp, #92	@ 0x5c
 800d4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4c4:	3307      	adds	r3, #7
 800d4c6:	e7b8      	b.n	800d43a <_printf_float+0x36>
 800d4c8:	0032      	movs	r2, r6
 800d4ca:	003b      	movs	r3, r7
 800d4cc:	0030      	movs	r0, r6
 800d4ce:	0039      	movs	r1, r7
 800d4d0:	f7f5 fe60 	bl	8003194 <__aeabi_dcmpun>
 800d4d4:	2800      	cmp	r0, #0
 800d4d6:	d00b      	beq.n	800d4f0 <_printf_float+0xec>
 800d4d8:	2f00      	cmp	r7, #0
 800d4da:	da03      	bge.n	800d4e4 <_printf_float+0xe0>
 800d4dc:	002b      	movs	r3, r5
 800d4de:	222d      	movs	r2, #45	@ 0x2d
 800d4e0:	3343      	adds	r3, #67	@ 0x43
 800d4e2:	701a      	strb	r2, [r3, #0]
 800d4e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d4e6:	4f87      	ldr	r7, [pc, #540]	@ (800d704 <_printf_float+0x300>)
 800d4e8:	2b47      	cmp	r3, #71	@ 0x47
 800d4ea:	d9d5      	bls.n	800d498 <_printf_float+0x94>
 800d4ec:	4f86      	ldr	r7, [pc, #536]	@ (800d708 <_printf_float+0x304>)
 800d4ee:	e7d3      	b.n	800d498 <_printf_float+0x94>
 800d4f0:	2220      	movs	r2, #32
 800d4f2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800d4f4:	686b      	ldr	r3, [r5, #4]
 800d4f6:	4394      	bics	r4, r2
 800d4f8:	1c5a      	adds	r2, r3, #1
 800d4fa:	d146      	bne.n	800d58a <_printf_float+0x186>
 800d4fc:	3307      	adds	r3, #7
 800d4fe:	606b      	str	r3, [r5, #4]
 800d500:	2380      	movs	r3, #128	@ 0x80
 800d502:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d504:	00db      	lsls	r3, r3, #3
 800d506:	4313      	orrs	r3, r2
 800d508:	2200      	movs	r2, #0
 800d50a:	602b      	str	r3, [r5, #0]
 800d50c:	9206      	str	r2, [sp, #24]
 800d50e:	aa14      	add	r2, sp, #80	@ 0x50
 800d510:	9205      	str	r2, [sp, #20]
 800d512:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d514:	a90a      	add	r1, sp, #40	@ 0x28
 800d516:	9204      	str	r2, [sp, #16]
 800d518:	aa13      	add	r2, sp, #76	@ 0x4c
 800d51a:	9203      	str	r2, [sp, #12]
 800d51c:	2223      	movs	r2, #35	@ 0x23
 800d51e:	1852      	adds	r2, r2, r1
 800d520:	9202      	str	r2, [sp, #8]
 800d522:	9301      	str	r3, [sp, #4]
 800d524:	686b      	ldr	r3, [r5, #4]
 800d526:	0032      	movs	r2, r6
 800d528:	9300      	str	r3, [sp, #0]
 800d52a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d52c:	003b      	movs	r3, r7
 800d52e:	f7ff fec2 	bl	800d2b6 <__cvt>
 800d532:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d534:	0007      	movs	r7, r0
 800d536:	2c47      	cmp	r4, #71	@ 0x47
 800d538:	d12d      	bne.n	800d596 <_printf_float+0x192>
 800d53a:	1cd3      	adds	r3, r2, #3
 800d53c:	db02      	blt.n	800d544 <_printf_float+0x140>
 800d53e:	686b      	ldr	r3, [r5, #4]
 800d540:	429a      	cmp	r2, r3
 800d542:	dd48      	ble.n	800d5d6 <_printf_float+0x1d2>
 800d544:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d546:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d548:	3b02      	subs	r3, #2
 800d54a:	b2db      	uxtb	r3, r3
 800d54c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d54e:	0028      	movs	r0, r5
 800d550:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d552:	3901      	subs	r1, #1
 800d554:	3050      	adds	r0, #80	@ 0x50
 800d556:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d558:	f7ff ff13 	bl	800d382 <__exponent>
 800d55c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d55e:	0004      	movs	r4, r0
 800d560:	1813      	adds	r3, r2, r0
 800d562:	612b      	str	r3, [r5, #16]
 800d564:	2a01      	cmp	r2, #1
 800d566:	dc02      	bgt.n	800d56e <_printf_float+0x16a>
 800d568:	682a      	ldr	r2, [r5, #0]
 800d56a:	07d2      	lsls	r2, r2, #31
 800d56c:	d501      	bpl.n	800d572 <_printf_float+0x16e>
 800d56e:	3301      	adds	r3, #1
 800d570:	612b      	str	r3, [r5, #16]
 800d572:	2323      	movs	r3, #35	@ 0x23
 800d574:	aa0a      	add	r2, sp, #40	@ 0x28
 800d576:	189b      	adds	r3, r3, r2
 800d578:	781b      	ldrb	r3, [r3, #0]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d100      	bne.n	800d580 <_printf_float+0x17c>
 800d57e:	e792      	b.n	800d4a6 <_printf_float+0xa2>
 800d580:	002b      	movs	r3, r5
 800d582:	222d      	movs	r2, #45	@ 0x2d
 800d584:	3343      	adds	r3, #67	@ 0x43
 800d586:	701a      	strb	r2, [r3, #0]
 800d588:	e78d      	b.n	800d4a6 <_printf_float+0xa2>
 800d58a:	2c47      	cmp	r4, #71	@ 0x47
 800d58c:	d1b8      	bne.n	800d500 <_printf_float+0xfc>
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d1b6      	bne.n	800d500 <_printf_float+0xfc>
 800d592:	3301      	adds	r3, #1
 800d594:	e7b3      	b.n	800d4fe <_printf_float+0xfa>
 800d596:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d598:	0011      	movs	r1, r2
 800d59a:	2b65      	cmp	r3, #101	@ 0x65
 800d59c:	d9d7      	bls.n	800d54e <_printf_float+0x14a>
 800d59e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d5a0:	2b66      	cmp	r3, #102	@ 0x66
 800d5a2:	d11a      	bne.n	800d5da <_printf_float+0x1d6>
 800d5a4:	686b      	ldr	r3, [r5, #4]
 800d5a6:	2a00      	cmp	r2, #0
 800d5a8:	dd09      	ble.n	800d5be <_printf_float+0x1ba>
 800d5aa:	612a      	str	r2, [r5, #16]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d102      	bne.n	800d5b6 <_printf_float+0x1b2>
 800d5b0:	6829      	ldr	r1, [r5, #0]
 800d5b2:	07c9      	lsls	r1, r1, #31
 800d5b4:	d50b      	bpl.n	800d5ce <_printf_float+0x1ca>
 800d5b6:	3301      	adds	r3, #1
 800d5b8:	189b      	adds	r3, r3, r2
 800d5ba:	612b      	str	r3, [r5, #16]
 800d5bc:	e007      	b.n	800d5ce <_printf_float+0x1ca>
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d103      	bne.n	800d5ca <_printf_float+0x1c6>
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	6829      	ldr	r1, [r5, #0]
 800d5c6:	4211      	tst	r1, r2
 800d5c8:	d000      	beq.n	800d5cc <_printf_float+0x1c8>
 800d5ca:	1c9a      	adds	r2, r3, #2
 800d5cc:	612a      	str	r2, [r5, #16]
 800d5ce:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d5d0:	2400      	movs	r4, #0
 800d5d2:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d5d4:	e7cd      	b.n	800d572 <_printf_float+0x16e>
 800d5d6:	2367      	movs	r3, #103	@ 0x67
 800d5d8:	930c      	str	r3, [sp, #48]	@ 0x30
 800d5da:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d5dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d5de:	4299      	cmp	r1, r3
 800d5e0:	db06      	blt.n	800d5f0 <_printf_float+0x1ec>
 800d5e2:	682b      	ldr	r3, [r5, #0]
 800d5e4:	6129      	str	r1, [r5, #16]
 800d5e6:	07db      	lsls	r3, r3, #31
 800d5e8:	d5f1      	bpl.n	800d5ce <_printf_float+0x1ca>
 800d5ea:	3101      	adds	r1, #1
 800d5ec:	6129      	str	r1, [r5, #16]
 800d5ee:	e7ee      	b.n	800d5ce <_printf_float+0x1ca>
 800d5f0:	2201      	movs	r2, #1
 800d5f2:	2900      	cmp	r1, #0
 800d5f4:	dce0      	bgt.n	800d5b8 <_printf_float+0x1b4>
 800d5f6:	1892      	adds	r2, r2, r2
 800d5f8:	1a52      	subs	r2, r2, r1
 800d5fa:	e7dd      	b.n	800d5b8 <_printf_float+0x1b4>
 800d5fc:	682a      	ldr	r2, [r5, #0]
 800d5fe:	0553      	lsls	r3, r2, #21
 800d600:	d408      	bmi.n	800d614 <_printf_float+0x210>
 800d602:	692b      	ldr	r3, [r5, #16]
 800d604:	003a      	movs	r2, r7
 800d606:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d608:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d60a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d60c:	47a0      	blx	r4
 800d60e:	3001      	adds	r0, #1
 800d610:	d129      	bne.n	800d666 <_printf_float+0x262>
 800d612:	e753      	b.n	800d4bc <_printf_float+0xb8>
 800d614:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d616:	2b65      	cmp	r3, #101	@ 0x65
 800d618:	d800      	bhi.n	800d61c <_printf_float+0x218>
 800d61a:	e0da      	b.n	800d7d2 <_printf_float+0x3ce>
 800d61c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d61e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d620:	2200      	movs	r2, #0
 800d622:	2300      	movs	r3, #0
 800d624:	f7f2 ff12 	bl	800044c <__aeabi_dcmpeq>
 800d628:	2800      	cmp	r0, #0
 800d62a:	d033      	beq.n	800d694 <_printf_float+0x290>
 800d62c:	2301      	movs	r3, #1
 800d62e:	4a37      	ldr	r2, [pc, #220]	@ (800d70c <_printf_float+0x308>)
 800d630:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d634:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d636:	47a0      	blx	r4
 800d638:	3001      	adds	r0, #1
 800d63a:	d100      	bne.n	800d63e <_printf_float+0x23a>
 800d63c:	e73e      	b.n	800d4bc <_printf_float+0xb8>
 800d63e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d640:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d642:	42b3      	cmp	r3, r6
 800d644:	db02      	blt.n	800d64c <_printf_float+0x248>
 800d646:	682b      	ldr	r3, [r5, #0]
 800d648:	07db      	lsls	r3, r3, #31
 800d64a:	d50c      	bpl.n	800d666 <_printf_float+0x262>
 800d64c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d64e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d650:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d652:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d654:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d656:	47a0      	blx	r4
 800d658:	2400      	movs	r4, #0
 800d65a:	3001      	adds	r0, #1
 800d65c:	d100      	bne.n	800d660 <_printf_float+0x25c>
 800d65e:	e72d      	b.n	800d4bc <_printf_float+0xb8>
 800d660:	1e73      	subs	r3, r6, #1
 800d662:	42a3      	cmp	r3, r4
 800d664:	dc0a      	bgt.n	800d67c <_printf_float+0x278>
 800d666:	682b      	ldr	r3, [r5, #0]
 800d668:	079b      	lsls	r3, r3, #30
 800d66a:	d500      	bpl.n	800d66e <_printf_float+0x26a>
 800d66c:	e105      	b.n	800d87a <_printf_float+0x476>
 800d66e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d670:	68e8      	ldr	r0, [r5, #12]
 800d672:	4298      	cmp	r0, r3
 800d674:	db00      	blt.n	800d678 <_printf_float+0x274>
 800d676:	e723      	b.n	800d4c0 <_printf_float+0xbc>
 800d678:	0018      	movs	r0, r3
 800d67a:	e721      	b.n	800d4c0 <_printf_float+0xbc>
 800d67c:	002a      	movs	r2, r5
 800d67e:	2301      	movs	r3, #1
 800d680:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d684:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d686:	321a      	adds	r2, #26
 800d688:	47b8      	blx	r7
 800d68a:	3001      	adds	r0, #1
 800d68c:	d100      	bne.n	800d690 <_printf_float+0x28c>
 800d68e:	e715      	b.n	800d4bc <_printf_float+0xb8>
 800d690:	3401      	adds	r4, #1
 800d692:	e7e5      	b.n	800d660 <_printf_float+0x25c>
 800d694:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d696:	2b00      	cmp	r3, #0
 800d698:	dc3a      	bgt.n	800d710 <_printf_float+0x30c>
 800d69a:	2301      	movs	r3, #1
 800d69c:	4a1b      	ldr	r2, [pc, #108]	@ (800d70c <_printf_float+0x308>)
 800d69e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d6a0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6a2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d6a4:	47a0      	blx	r4
 800d6a6:	3001      	adds	r0, #1
 800d6a8:	d100      	bne.n	800d6ac <_printf_float+0x2a8>
 800d6aa:	e707      	b.n	800d4bc <_printf_float+0xb8>
 800d6ac:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d6ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d6b0:	4333      	orrs	r3, r6
 800d6b2:	d102      	bne.n	800d6ba <_printf_float+0x2b6>
 800d6b4:	682b      	ldr	r3, [r5, #0]
 800d6b6:	07db      	lsls	r3, r3, #31
 800d6b8:	d5d5      	bpl.n	800d666 <_printf_float+0x262>
 800d6ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d6bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d6be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d6c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6c2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d6c4:	47a0      	blx	r4
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	3001      	adds	r0, #1
 800d6ca:	d100      	bne.n	800d6ce <_printf_float+0x2ca>
 800d6cc:	e6f6      	b.n	800d4bc <_printf_float+0xb8>
 800d6ce:	930c      	str	r3, [sp, #48]	@ 0x30
 800d6d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d6d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d6d4:	425b      	negs	r3, r3
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	dc01      	bgt.n	800d6de <_printf_float+0x2da>
 800d6da:	0033      	movs	r3, r6
 800d6dc:	e792      	b.n	800d604 <_printf_float+0x200>
 800d6de:	002a      	movs	r2, r5
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d6e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6e6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d6e8:	321a      	adds	r2, #26
 800d6ea:	47a0      	blx	r4
 800d6ec:	3001      	adds	r0, #1
 800d6ee:	d100      	bne.n	800d6f2 <_printf_float+0x2ee>
 800d6f0:	e6e4      	b.n	800d4bc <_printf_float+0xb8>
 800d6f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d6f4:	3301      	adds	r3, #1
 800d6f6:	e7ea      	b.n	800d6ce <_printf_float+0x2ca>
 800d6f8:	7fefffff 	.word	0x7fefffff
 800d6fc:	08010cc0 	.word	0x08010cc0
 800d700:	08010cc4 	.word	0x08010cc4
 800d704:	08010cc8 	.word	0x08010cc8
 800d708:	08010ccc 	.word	0x08010ccc
 800d70c:	08010cd0 	.word	0x08010cd0
 800d710:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d712:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d714:	930c      	str	r3, [sp, #48]	@ 0x30
 800d716:	429e      	cmp	r6, r3
 800d718:	dd00      	ble.n	800d71c <_printf_float+0x318>
 800d71a:	001e      	movs	r6, r3
 800d71c:	2e00      	cmp	r6, #0
 800d71e:	dc31      	bgt.n	800d784 <_printf_float+0x380>
 800d720:	43f3      	mvns	r3, r6
 800d722:	2400      	movs	r4, #0
 800d724:	17db      	asrs	r3, r3, #31
 800d726:	4033      	ands	r3, r6
 800d728:	930e      	str	r3, [sp, #56]	@ 0x38
 800d72a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d72c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d72e:	1af3      	subs	r3, r6, r3
 800d730:	42a3      	cmp	r3, r4
 800d732:	dc30      	bgt.n	800d796 <_printf_float+0x392>
 800d734:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d736:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d738:	429a      	cmp	r2, r3
 800d73a:	dc38      	bgt.n	800d7ae <_printf_float+0x3aa>
 800d73c:	682b      	ldr	r3, [r5, #0]
 800d73e:	07db      	lsls	r3, r3, #31
 800d740:	d435      	bmi.n	800d7ae <_printf_float+0x3aa>
 800d742:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800d744:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d746:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d748:	1b9b      	subs	r3, r3, r6
 800d74a:	1b14      	subs	r4, r2, r4
 800d74c:	429c      	cmp	r4, r3
 800d74e:	dd00      	ble.n	800d752 <_printf_float+0x34e>
 800d750:	001c      	movs	r4, r3
 800d752:	2c00      	cmp	r4, #0
 800d754:	dc34      	bgt.n	800d7c0 <_printf_float+0x3bc>
 800d756:	43e3      	mvns	r3, r4
 800d758:	2600      	movs	r6, #0
 800d75a:	17db      	asrs	r3, r3, #31
 800d75c:	401c      	ands	r4, r3
 800d75e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d760:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d762:	1ad3      	subs	r3, r2, r3
 800d764:	1b1b      	subs	r3, r3, r4
 800d766:	42b3      	cmp	r3, r6
 800d768:	dc00      	bgt.n	800d76c <_printf_float+0x368>
 800d76a:	e77c      	b.n	800d666 <_printf_float+0x262>
 800d76c:	002a      	movs	r2, r5
 800d76e:	2301      	movs	r3, #1
 800d770:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d772:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d774:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d776:	321a      	adds	r2, #26
 800d778:	47b8      	blx	r7
 800d77a:	3001      	adds	r0, #1
 800d77c:	d100      	bne.n	800d780 <_printf_float+0x37c>
 800d77e:	e69d      	b.n	800d4bc <_printf_float+0xb8>
 800d780:	3601      	adds	r6, #1
 800d782:	e7ec      	b.n	800d75e <_printf_float+0x35a>
 800d784:	0033      	movs	r3, r6
 800d786:	003a      	movs	r2, r7
 800d788:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d78a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d78c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d78e:	47a0      	blx	r4
 800d790:	3001      	adds	r0, #1
 800d792:	d1c5      	bne.n	800d720 <_printf_float+0x31c>
 800d794:	e692      	b.n	800d4bc <_printf_float+0xb8>
 800d796:	002a      	movs	r2, r5
 800d798:	2301      	movs	r3, #1
 800d79a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d79c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d79e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d7a0:	321a      	adds	r2, #26
 800d7a2:	47b0      	blx	r6
 800d7a4:	3001      	adds	r0, #1
 800d7a6:	d100      	bne.n	800d7aa <_printf_float+0x3a6>
 800d7a8:	e688      	b.n	800d4bc <_printf_float+0xb8>
 800d7aa:	3401      	adds	r4, #1
 800d7ac:	e7bd      	b.n	800d72a <_printf_float+0x326>
 800d7ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d7b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d7b4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7b6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d7b8:	47a0      	blx	r4
 800d7ba:	3001      	adds	r0, #1
 800d7bc:	d1c1      	bne.n	800d742 <_printf_float+0x33e>
 800d7be:	e67d      	b.n	800d4bc <_printf_float+0xb8>
 800d7c0:	19ba      	adds	r2, r7, r6
 800d7c2:	0023      	movs	r3, r4
 800d7c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d7c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7c8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d7ca:	47b0      	blx	r6
 800d7cc:	3001      	adds	r0, #1
 800d7ce:	d1c2      	bne.n	800d756 <_printf_float+0x352>
 800d7d0:	e674      	b.n	800d4bc <_printf_float+0xb8>
 800d7d2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d7d4:	930c      	str	r3, [sp, #48]	@ 0x30
 800d7d6:	2b01      	cmp	r3, #1
 800d7d8:	dc02      	bgt.n	800d7e0 <_printf_float+0x3dc>
 800d7da:	2301      	movs	r3, #1
 800d7dc:	421a      	tst	r2, r3
 800d7de:	d039      	beq.n	800d854 <_printf_float+0x450>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	003a      	movs	r2, r7
 800d7e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d7e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7e8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d7ea:	47b0      	blx	r6
 800d7ec:	3001      	adds	r0, #1
 800d7ee:	d100      	bne.n	800d7f2 <_printf_float+0x3ee>
 800d7f0:	e664      	b.n	800d4bc <_printf_float+0xb8>
 800d7f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d7f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d7f8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7fa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d7fc:	47b0      	blx	r6
 800d7fe:	3001      	adds	r0, #1
 800d800:	d100      	bne.n	800d804 <_printf_float+0x400>
 800d802:	e65b      	b.n	800d4bc <_printf_float+0xb8>
 800d804:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d806:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d808:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d80a:	2200      	movs	r2, #0
 800d80c:	3b01      	subs	r3, #1
 800d80e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d810:	2300      	movs	r3, #0
 800d812:	f7f2 fe1b 	bl	800044c <__aeabi_dcmpeq>
 800d816:	2800      	cmp	r0, #0
 800d818:	d11a      	bne.n	800d850 <_printf_float+0x44c>
 800d81a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d81c:	1c7a      	adds	r2, r7, #1
 800d81e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d820:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d822:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d824:	47b0      	blx	r6
 800d826:	3001      	adds	r0, #1
 800d828:	d10e      	bne.n	800d848 <_printf_float+0x444>
 800d82a:	e647      	b.n	800d4bc <_printf_float+0xb8>
 800d82c:	002a      	movs	r2, r5
 800d82e:	2301      	movs	r3, #1
 800d830:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d832:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d834:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d836:	321a      	adds	r2, #26
 800d838:	47b8      	blx	r7
 800d83a:	3001      	adds	r0, #1
 800d83c:	d100      	bne.n	800d840 <_printf_float+0x43c>
 800d83e:	e63d      	b.n	800d4bc <_printf_float+0xb8>
 800d840:	3601      	adds	r6, #1
 800d842:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d844:	429e      	cmp	r6, r3
 800d846:	dbf1      	blt.n	800d82c <_printf_float+0x428>
 800d848:	002a      	movs	r2, r5
 800d84a:	0023      	movs	r3, r4
 800d84c:	3250      	adds	r2, #80	@ 0x50
 800d84e:	e6da      	b.n	800d606 <_printf_float+0x202>
 800d850:	2600      	movs	r6, #0
 800d852:	e7f6      	b.n	800d842 <_printf_float+0x43e>
 800d854:	003a      	movs	r2, r7
 800d856:	e7e2      	b.n	800d81e <_printf_float+0x41a>
 800d858:	002a      	movs	r2, r5
 800d85a:	2301      	movs	r3, #1
 800d85c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d85e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d860:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d862:	3219      	adds	r2, #25
 800d864:	47b0      	blx	r6
 800d866:	3001      	adds	r0, #1
 800d868:	d100      	bne.n	800d86c <_printf_float+0x468>
 800d86a:	e627      	b.n	800d4bc <_printf_float+0xb8>
 800d86c:	3401      	adds	r4, #1
 800d86e:	68eb      	ldr	r3, [r5, #12]
 800d870:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d872:	1a9b      	subs	r3, r3, r2
 800d874:	42a3      	cmp	r3, r4
 800d876:	dcef      	bgt.n	800d858 <_printf_float+0x454>
 800d878:	e6f9      	b.n	800d66e <_printf_float+0x26a>
 800d87a:	2400      	movs	r4, #0
 800d87c:	e7f7      	b.n	800d86e <_printf_float+0x46a>
 800d87e:	46c0      	nop			@ (mov r8, r8)

0800d880 <_printf_common>:
 800d880:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d882:	0016      	movs	r6, r2
 800d884:	9301      	str	r3, [sp, #4]
 800d886:	688a      	ldr	r2, [r1, #8]
 800d888:	690b      	ldr	r3, [r1, #16]
 800d88a:	000c      	movs	r4, r1
 800d88c:	9000      	str	r0, [sp, #0]
 800d88e:	4293      	cmp	r3, r2
 800d890:	da00      	bge.n	800d894 <_printf_common+0x14>
 800d892:	0013      	movs	r3, r2
 800d894:	0022      	movs	r2, r4
 800d896:	6033      	str	r3, [r6, #0]
 800d898:	3243      	adds	r2, #67	@ 0x43
 800d89a:	7812      	ldrb	r2, [r2, #0]
 800d89c:	2a00      	cmp	r2, #0
 800d89e:	d001      	beq.n	800d8a4 <_printf_common+0x24>
 800d8a0:	3301      	adds	r3, #1
 800d8a2:	6033      	str	r3, [r6, #0]
 800d8a4:	6823      	ldr	r3, [r4, #0]
 800d8a6:	069b      	lsls	r3, r3, #26
 800d8a8:	d502      	bpl.n	800d8b0 <_printf_common+0x30>
 800d8aa:	6833      	ldr	r3, [r6, #0]
 800d8ac:	3302      	adds	r3, #2
 800d8ae:	6033      	str	r3, [r6, #0]
 800d8b0:	6822      	ldr	r2, [r4, #0]
 800d8b2:	2306      	movs	r3, #6
 800d8b4:	0015      	movs	r5, r2
 800d8b6:	401d      	ands	r5, r3
 800d8b8:	421a      	tst	r2, r3
 800d8ba:	d027      	beq.n	800d90c <_printf_common+0x8c>
 800d8bc:	0023      	movs	r3, r4
 800d8be:	3343      	adds	r3, #67	@ 0x43
 800d8c0:	781b      	ldrb	r3, [r3, #0]
 800d8c2:	1e5a      	subs	r2, r3, #1
 800d8c4:	4193      	sbcs	r3, r2
 800d8c6:	6822      	ldr	r2, [r4, #0]
 800d8c8:	0692      	lsls	r2, r2, #26
 800d8ca:	d430      	bmi.n	800d92e <_printf_common+0xae>
 800d8cc:	0022      	movs	r2, r4
 800d8ce:	9901      	ldr	r1, [sp, #4]
 800d8d0:	9800      	ldr	r0, [sp, #0]
 800d8d2:	9d08      	ldr	r5, [sp, #32]
 800d8d4:	3243      	adds	r2, #67	@ 0x43
 800d8d6:	47a8      	blx	r5
 800d8d8:	3001      	adds	r0, #1
 800d8da:	d025      	beq.n	800d928 <_printf_common+0xa8>
 800d8dc:	2206      	movs	r2, #6
 800d8de:	6823      	ldr	r3, [r4, #0]
 800d8e0:	2500      	movs	r5, #0
 800d8e2:	4013      	ands	r3, r2
 800d8e4:	2b04      	cmp	r3, #4
 800d8e6:	d105      	bne.n	800d8f4 <_printf_common+0x74>
 800d8e8:	6833      	ldr	r3, [r6, #0]
 800d8ea:	68e5      	ldr	r5, [r4, #12]
 800d8ec:	1aed      	subs	r5, r5, r3
 800d8ee:	43eb      	mvns	r3, r5
 800d8f0:	17db      	asrs	r3, r3, #31
 800d8f2:	401d      	ands	r5, r3
 800d8f4:	68a3      	ldr	r3, [r4, #8]
 800d8f6:	6922      	ldr	r2, [r4, #16]
 800d8f8:	4293      	cmp	r3, r2
 800d8fa:	dd01      	ble.n	800d900 <_printf_common+0x80>
 800d8fc:	1a9b      	subs	r3, r3, r2
 800d8fe:	18ed      	adds	r5, r5, r3
 800d900:	2600      	movs	r6, #0
 800d902:	42b5      	cmp	r5, r6
 800d904:	d120      	bne.n	800d948 <_printf_common+0xc8>
 800d906:	2000      	movs	r0, #0
 800d908:	e010      	b.n	800d92c <_printf_common+0xac>
 800d90a:	3501      	adds	r5, #1
 800d90c:	68e3      	ldr	r3, [r4, #12]
 800d90e:	6832      	ldr	r2, [r6, #0]
 800d910:	1a9b      	subs	r3, r3, r2
 800d912:	42ab      	cmp	r3, r5
 800d914:	ddd2      	ble.n	800d8bc <_printf_common+0x3c>
 800d916:	0022      	movs	r2, r4
 800d918:	2301      	movs	r3, #1
 800d91a:	9901      	ldr	r1, [sp, #4]
 800d91c:	9800      	ldr	r0, [sp, #0]
 800d91e:	9f08      	ldr	r7, [sp, #32]
 800d920:	3219      	adds	r2, #25
 800d922:	47b8      	blx	r7
 800d924:	3001      	adds	r0, #1
 800d926:	d1f0      	bne.n	800d90a <_printf_common+0x8a>
 800d928:	2001      	movs	r0, #1
 800d92a:	4240      	negs	r0, r0
 800d92c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d92e:	2030      	movs	r0, #48	@ 0x30
 800d930:	18e1      	adds	r1, r4, r3
 800d932:	3143      	adds	r1, #67	@ 0x43
 800d934:	7008      	strb	r0, [r1, #0]
 800d936:	0021      	movs	r1, r4
 800d938:	1c5a      	adds	r2, r3, #1
 800d93a:	3145      	adds	r1, #69	@ 0x45
 800d93c:	7809      	ldrb	r1, [r1, #0]
 800d93e:	18a2      	adds	r2, r4, r2
 800d940:	3243      	adds	r2, #67	@ 0x43
 800d942:	3302      	adds	r3, #2
 800d944:	7011      	strb	r1, [r2, #0]
 800d946:	e7c1      	b.n	800d8cc <_printf_common+0x4c>
 800d948:	0022      	movs	r2, r4
 800d94a:	2301      	movs	r3, #1
 800d94c:	9901      	ldr	r1, [sp, #4]
 800d94e:	9800      	ldr	r0, [sp, #0]
 800d950:	9f08      	ldr	r7, [sp, #32]
 800d952:	321a      	adds	r2, #26
 800d954:	47b8      	blx	r7
 800d956:	3001      	adds	r0, #1
 800d958:	d0e6      	beq.n	800d928 <_printf_common+0xa8>
 800d95a:	3601      	adds	r6, #1
 800d95c:	e7d1      	b.n	800d902 <_printf_common+0x82>
	...

0800d960 <_printf_i>:
 800d960:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d962:	b08b      	sub	sp, #44	@ 0x2c
 800d964:	9206      	str	r2, [sp, #24]
 800d966:	000a      	movs	r2, r1
 800d968:	3243      	adds	r2, #67	@ 0x43
 800d96a:	9307      	str	r3, [sp, #28]
 800d96c:	9005      	str	r0, [sp, #20]
 800d96e:	9203      	str	r2, [sp, #12]
 800d970:	7e0a      	ldrb	r2, [r1, #24]
 800d972:	000c      	movs	r4, r1
 800d974:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d976:	2a78      	cmp	r2, #120	@ 0x78
 800d978:	d809      	bhi.n	800d98e <_printf_i+0x2e>
 800d97a:	2a62      	cmp	r2, #98	@ 0x62
 800d97c:	d80b      	bhi.n	800d996 <_printf_i+0x36>
 800d97e:	2a00      	cmp	r2, #0
 800d980:	d100      	bne.n	800d984 <_printf_i+0x24>
 800d982:	e0bc      	b.n	800dafe <_printf_i+0x19e>
 800d984:	497b      	ldr	r1, [pc, #492]	@ (800db74 <_printf_i+0x214>)
 800d986:	9104      	str	r1, [sp, #16]
 800d988:	2a58      	cmp	r2, #88	@ 0x58
 800d98a:	d100      	bne.n	800d98e <_printf_i+0x2e>
 800d98c:	e090      	b.n	800dab0 <_printf_i+0x150>
 800d98e:	0025      	movs	r5, r4
 800d990:	3542      	adds	r5, #66	@ 0x42
 800d992:	702a      	strb	r2, [r5, #0]
 800d994:	e022      	b.n	800d9dc <_printf_i+0x7c>
 800d996:	0010      	movs	r0, r2
 800d998:	3863      	subs	r0, #99	@ 0x63
 800d99a:	2815      	cmp	r0, #21
 800d99c:	d8f7      	bhi.n	800d98e <_printf_i+0x2e>
 800d99e:	f7f2 fbc5 	bl	800012c <__gnu_thumb1_case_shi>
 800d9a2:	0016      	.short	0x0016
 800d9a4:	fff6001f 	.word	0xfff6001f
 800d9a8:	fff6fff6 	.word	0xfff6fff6
 800d9ac:	001ffff6 	.word	0x001ffff6
 800d9b0:	fff6fff6 	.word	0xfff6fff6
 800d9b4:	fff6fff6 	.word	0xfff6fff6
 800d9b8:	003600a1 	.word	0x003600a1
 800d9bc:	fff60080 	.word	0xfff60080
 800d9c0:	00b2fff6 	.word	0x00b2fff6
 800d9c4:	0036fff6 	.word	0x0036fff6
 800d9c8:	fff6fff6 	.word	0xfff6fff6
 800d9cc:	0084      	.short	0x0084
 800d9ce:	0025      	movs	r5, r4
 800d9d0:	681a      	ldr	r2, [r3, #0]
 800d9d2:	3542      	adds	r5, #66	@ 0x42
 800d9d4:	1d11      	adds	r1, r2, #4
 800d9d6:	6019      	str	r1, [r3, #0]
 800d9d8:	6813      	ldr	r3, [r2, #0]
 800d9da:	702b      	strb	r3, [r5, #0]
 800d9dc:	2301      	movs	r3, #1
 800d9de:	e0a0      	b.n	800db22 <_printf_i+0x1c2>
 800d9e0:	6818      	ldr	r0, [r3, #0]
 800d9e2:	6809      	ldr	r1, [r1, #0]
 800d9e4:	1d02      	adds	r2, r0, #4
 800d9e6:	060d      	lsls	r5, r1, #24
 800d9e8:	d50b      	bpl.n	800da02 <_printf_i+0xa2>
 800d9ea:	6806      	ldr	r6, [r0, #0]
 800d9ec:	601a      	str	r2, [r3, #0]
 800d9ee:	2e00      	cmp	r6, #0
 800d9f0:	da03      	bge.n	800d9fa <_printf_i+0x9a>
 800d9f2:	232d      	movs	r3, #45	@ 0x2d
 800d9f4:	9a03      	ldr	r2, [sp, #12]
 800d9f6:	4276      	negs	r6, r6
 800d9f8:	7013      	strb	r3, [r2, #0]
 800d9fa:	4b5e      	ldr	r3, [pc, #376]	@ (800db74 <_printf_i+0x214>)
 800d9fc:	270a      	movs	r7, #10
 800d9fe:	9304      	str	r3, [sp, #16]
 800da00:	e018      	b.n	800da34 <_printf_i+0xd4>
 800da02:	6806      	ldr	r6, [r0, #0]
 800da04:	601a      	str	r2, [r3, #0]
 800da06:	0649      	lsls	r1, r1, #25
 800da08:	d5f1      	bpl.n	800d9ee <_printf_i+0x8e>
 800da0a:	b236      	sxth	r6, r6
 800da0c:	e7ef      	b.n	800d9ee <_printf_i+0x8e>
 800da0e:	6808      	ldr	r0, [r1, #0]
 800da10:	6819      	ldr	r1, [r3, #0]
 800da12:	c940      	ldmia	r1!, {r6}
 800da14:	0605      	lsls	r5, r0, #24
 800da16:	d402      	bmi.n	800da1e <_printf_i+0xbe>
 800da18:	0640      	lsls	r0, r0, #25
 800da1a:	d500      	bpl.n	800da1e <_printf_i+0xbe>
 800da1c:	b2b6      	uxth	r6, r6
 800da1e:	6019      	str	r1, [r3, #0]
 800da20:	4b54      	ldr	r3, [pc, #336]	@ (800db74 <_printf_i+0x214>)
 800da22:	270a      	movs	r7, #10
 800da24:	9304      	str	r3, [sp, #16]
 800da26:	2a6f      	cmp	r2, #111	@ 0x6f
 800da28:	d100      	bne.n	800da2c <_printf_i+0xcc>
 800da2a:	3f02      	subs	r7, #2
 800da2c:	0023      	movs	r3, r4
 800da2e:	2200      	movs	r2, #0
 800da30:	3343      	adds	r3, #67	@ 0x43
 800da32:	701a      	strb	r2, [r3, #0]
 800da34:	6863      	ldr	r3, [r4, #4]
 800da36:	60a3      	str	r3, [r4, #8]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	db03      	blt.n	800da44 <_printf_i+0xe4>
 800da3c:	2104      	movs	r1, #4
 800da3e:	6822      	ldr	r2, [r4, #0]
 800da40:	438a      	bics	r2, r1
 800da42:	6022      	str	r2, [r4, #0]
 800da44:	2e00      	cmp	r6, #0
 800da46:	d102      	bne.n	800da4e <_printf_i+0xee>
 800da48:	9d03      	ldr	r5, [sp, #12]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d00c      	beq.n	800da68 <_printf_i+0x108>
 800da4e:	9d03      	ldr	r5, [sp, #12]
 800da50:	0030      	movs	r0, r6
 800da52:	0039      	movs	r1, r7
 800da54:	f7f2 fbfa 	bl	800024c <__aeabi_uidivmod>
 800da58:	9b04      	ldr	r3, [sp, #16]
 800da5a:	3d01      	subs	r5, #1
 800da5c:	5c5b      	ldrb	r3, [r3, r1]
 800da5e:	702b      	strb	r3, [r5, #0]
 800da60:	0033      	movs	r3, r6
 800da62:	0006      	movs	r6, r0
 800da64:	429f      	cmp	r7, r3
 800da66:	d9f3      	bls.n	800da50 <_printf_i+0xf0>
 800da68:	2f08      	cmp	r7, #8
 800da6a:	d109      	bne.n	800da80 <_printf_i+0x120>
 800da6c:	6823      	ldr	r3, [r4, #0]
 800da6e:	07db      	lsls	r3, r3, #31
 800da70:	d506      	bpl.n	800da80 <_printf_i+0x120>
 800da72:	6862      	ldr	r2, [r4, #4]
 800da74:	6923      	ldr	r3, [r4, #16]
 800da76:	429a      	cmp	r2, r3
 800da78:	dc02      	bgt.n	800da80 <_printf_i+0x120>
 800da7a:	2330      	movs	r3, #48	@ 0x30
 800da7c:	3d01      	subs	r5, #1
 800da7e:	702b      	strb	r3, [r5, #0]
 800da80:	9b03      	ldr	r3, [sp, #12]
 800da82:	1b5b      	subs	r3, r3, r5
 800da84:	6123      	str	r3, [r4, #16]
 800da86:	9b07      	ldr	r3, [sp, #28]
 800da88:	0021      	movs	r1, r4
 800da8a:	9300      	str	r3, [sp, #0]
 800da8c:	9805      	ldr	r0, [sp, #20]
 800da8e:	9b06      	ldr	r3, [sp, #24]
 800da90:	aa09      	add	r2, sp, #36	@ 0x24
 800da92:	f7ff fef5 	bl	800d880 <_printf_common>
 800da96:	3001      	adds	r0, #1
 800da98:	d148      	bne.n	800db2c <_printf_i+0x1cc>
 800da9a:	2001      	movs	r0, #1
 800da9c:	4240      	negs	r0, r0
 800da9e:	b00b      	add	sp, #44	@ 0x2c
 800daa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800daa2:	2220      	movs	r2, #32
 800daa4:	6809      	ldr	r1, [r1, #0]
 800daa6:	430a      	orrs	r2, r1
 800daa8:	6022      	str	r2, [r4, #0]
 800daaa:	2278      	movs	r2, #120	@ 0x78
 800daac:	4932      	ldr	r1, [pc, #200]	@ (800db78 <_printf_i+0x218>)
 800daae:	9104      	str	r1, [sp, #16]
 800dab0:	0021      	movs	r1, r4
 800dab2:	3145      	adds	r1, #69	@ 0x45
 800dab4:	700a      	strb	r2, [r1, #0]
 800dab6:	6819      	ldr	r1, [r3, #0]
 800dab8:	6822      	ldr	r2, [r4, #0]
 800daba:	c940      	ldmia	r1!, {r6}
 800dabc:	0610      	lsls	r0, r2, #24
 800dabe:	d402      	bmi.n	800dac6 <_printf_i+0x166>
 800dac0:	0650      	lsls	r0, r2, #25
 800dac2:	d500      	bpl.n	800dac6 <_printf_i+0x166>
 800dac4:	b2b6      	uxth	r6, r6
 800dac6:	6019      	str	r1, [r3, #0]
 800dac8:	07d3      	lsls	r3, r2, #31
 800daca:	d502      	bpl.n	800dad2 <_printf_i+0x172>
 800dacc:	2320      	movs	r3, #32
 800dace:	4313      	orrs	r3, r2
 800dad0:	6023      	str	r3, [r4, #0]
 800dad2:	2e00      	cmp	r6, #0
 800dad4:	d001      	beq.n	800dada <_printf_i+0x17a>
 800dad6:	2710      	movs	r7, #16
 800dad8:	e7a8      	b.n	800da2c <_printf_i+0xcc>
 800dada:	2220      	movs	r2, #32
 800dadc:	6823      	ldr	r3, [r4, #0]
 800dade:	4393      	bics	r3, r2
 800dae0:	6023      	str	r3, [r4, #0]
 800dae2:	e7f8      	b.n	800dad6 <_printf_i+0x176>
 800dae4:	681a      	ldr	r2, [r3, #0]
 800dae6:	680d      	ldr	r5, [r1, #0]
 800dae8:	1d10      	adds	r0, r2, #4
 800daea:	6949      	ldr	r1, [r1, #20]
 800daec:	6018      	str	r0, [r3, #0]
 800daee:	6813      	ldr	r3, [r2, #0]
 800daf0:	062e      	lsls	r6, r5, #24
 800daf2:	d501      	bpl.n	800daf8 <_printf_i+0x198>
 800daf4:	6019      	str	r1, [r3, #0]
 800daf6:	e002      	b.n	800dafe <_printf_i+0x19e>
 800daf8:	066d      	lsls	r5, r5, #25
 800dafa:	d5fb      	bpl.n	800daf4 <_printf_i+0x194>
 800dafc:	8019      	strh	r1, [r3, #0]
 800dafe:	2300      	movs	r3, #0
 800db00:	9d03      	ldr	r5, [sp, #12]
 800db02:	6123      	str	r3, [r4, #16]
 800db04:	e7bf      	b.n	800da86 <_printf_i+0x126>
 800db06:	681a      	ldr	r2, [r3, #0]
 800db08:	1d11      	adds	r1, r2, #4
 800db0a:	6019      	str	r1, [r3, #0]
 800db0c:	6815      	ldr	r5, [r2, #0]
 800db0e:	2100      	movs	r1, #0
 800db10:	0028      	movs	r0, r5
 800db12:	6862      	ldr	r2, [r4, #4]
 800db14:	f000 fa5b 	bl	800dfce <memchr>
 800db18:	2800      	cmp	r0, #0
 800db1a:	d001      	beq.n	800db20 <_printf_i+0x1c0>
 800db1c:	1b40      	subs	r0, r0, r5
 800db1e:	6060      	str	r0, [r4, #4]
 800db20:	6863      	ldr	r3, [r4, #4]
 800db22:	6123      	str	r3, [r4, #16]
 800db24:	2300      	movs	r3, #0
 800db26:	9a03      	ldr	r2, [sp, #12]
 800db28:	7013      	strb	r3, [r2, #0]
 800db2a:	e7ac      	b.n	800da86 <_printf_i+0x126>
 800db2c:	002a      	movs	r2, r5
 800db2e:	6923      	ldr	r3, [r4, #16]
 800db30:	9906      	ldr	r1, [sp, #24]
 800db32:	9805      	ldr	r0, [sp, #20]
 800db34:	9d07      	ldr	r5, [sp, #28]
 800db36:	47a8      	blx	r5
 800db38:	3001      	adds	r0, #1
 800db3a:	d0ae      	beq.n	800da9a <_printf_i+0x13a>
 800db3c:	6823      	ldr	r3, [r4, #0]
 800db3e:	079b      	lsls	r3, r3, #30
 800db40:	d415      	bmi.n	800db6e <_printf_i+0x20e>
 800db42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db44:	68e0      	ldr	r0, [r4, #12]
 800db46:	4298      	cmp	r0, r3
 800db48:	daa9      	bge.n	800da9e <_printf_i+0x13e>
 800db4a:	0018      	movs	r0, r3
 800db4c:	e7a7      	b.n	800da9e <_printf_i+0x13e>
 800db4e:	0022      	movs	r2, r4
 800db50:	2301      	movs	r3, #1
 800db52:	9906      	ldr	r1, [sp, #24]
 800db54:	9805      	ldr	r0, [sp, #20]
 800db56:	9e07      	ldr	r6, [sp, #28]
 800db58:	3219      	adds	r2, #25
 800db5a:	47b0      	blx	r6
 800db5c:	3001      	adds	r0, #1
 800db5e:	d09c      	beq.n	800da9a <_printf_i+0x13a>
 800db60:	3501      	adds	r5, #1
 800db62:	68e3      	ldr	r3, [r4, #12]
 800db64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db66:	1a9b      	subs	r3, r3, r2
 800db68:	42ab      	cmp	r3, r5
 800db6a:	dcf0      	bgt.n	800db4e <_printf_i+0x1ee>
 800db6c:	e7e9      	b.n	800db42 <_printf_i+0x1e2>
 800db6e:	2500      	movs	r5, #0
 800db70:	e7f7      	b.n	800db62 <_printf_i+0x202>
 800db72:	46c0      	nop			@ (mov r8, r8)
 800db74:	08010cd2 	.word	0x08010cd2
 800db78:	08010ce3 	.word	0x08010ce3

0800db7c <std>:
 800db7c:	2300      	movs	r3, #0
 800db7e:	b510      	push	{r4, lr}
 800db80:	0004      	movs	r4, r0
 800db82:	6003      	str	r3, [r0, #0]
 800db84:	6043      	str	r3, [r0, #4]
 800db86:	6083      	str	r3, [r0, #8]
 800db88:	8181      	strh	r1, [r0, #12]
 800db8a:	6643      	str	r3, [r0, #100]	@ 0x64
 800db8c:	81c2      	strh	r2, [r0, #14]
 800db8e:	6103      	str	r3, [r0, #16]
 800db90:	6143      	str	r3, [r0, #20]
 800db92:	6183      	str	r3, [r0, #24]
 800db94:	0019      	movs	r1, r3
 800db96:	2208      	movs	r2, #8
 800db98:	305c      	adds	r0, #92	@ 0x5c
 800db9a:	f000 f967 	bl	800de6c <memset>
 800db9e:	4b0b      	ldr	r3, [pc, #44]	@ (800dbcc <std+0x50>)
 800dba0:	6224      	str	r4, [r4, #32]
 800dba2:	6263      	str	r3, [r4, #36]	@ 0x24
 800dba4:	4b0a      	ldr	r3, [pc, #40]	@ (800dbd0 <std+0x54>)
 800dba6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dba8:	4b0a      	ldr	r3, [pc, #40]	@ (800dbd4 <std+0x58>)
 800dbaa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dbac:	4b0a      	ldr	r3, [pc, #40]	@ (800dbd8 <std+0x5c>)
 800dbae:	6323      	str	r3, [r4, #48]	@ 0x30
 800dbb0:	4b0a      	ldr	r3, [pc, #40]	@ (800dbdc <std+0x60>)
 800dbb2:	429c      	cmp	r4, r3
 800dbb4:	d005      	beq.n	800dbc2 <std+0x46>
 800dbb6:	4b0a      	ldr	r3, [pc, #40]	@ (800dbe0 <std+0x64>)
 800dbb8:	429c      	cmp	r4, r3
 800dbba:	d002      	beq.n	800dbc2 <std+0x46>
 800dbbc:	4b09      	ldr	r3, [pc, #36]	@ (800dbe4 <std+0x68>)
 800dbbe:	429c      	cmp	r4, r3
 800dbc0:	d103      	bne.n	800dbca <std+0x4e>
 800dbc2:	0020      	movs	r0, r4
 800dbc4:	3058      	adds	r0, #88	@ 0x58
 800dbc6:	f000 f9ff 	bl	800dfc8 <__retarget_lock_init_recursive>
 800dbca:	bd10      	pop	{r4, pc}
 800dbcc:	0800dd65 	.word	0x0800dd65
 800dbd0:	0800dd8d 	.word	0x0800dd8d
 800dbd4:	0800ddc5 	.word	0x0800ddc5
 800dbd8:	0800ddf1 	.word	0x0800ddf1
 800dbdc:	20001eb8 	.word	0x20001eb8
 800dbe0:	20001f20 	.word	0x20001f20
 800dbe4:	20001f88 	.word	0x20001f88

0800dbe8 <stdio_exit_handler>:
 800dbe8:	b510      	push	{r4, lr}
 800dbea:	4a03      	ldr	r2, [pc, #12]	@ (800dbf8 <stdio_exit_handler+0x10>)
 800dbec:	4903      	ldr	r1, [pc, #12]	@ (800dbfc <stdio_exit_handler+0x14>)
 800dbee:	4804      	ldr	r0, [pc, #16]	@ (800dc00 <stdio_exit_handler+0x18>)
 800dbf0:	f000 f86c 	bl	800dccc <_fwalk_sglue>
 800dbf4:	bd10      	pop	{r4, pc}
 800dbf6:	46c0      	nop			@ (mov r8, r8)
 800dbf8:	20000048 	.word	0x20000048
 800dbfc:	0800fca1 	.word	0x0800fca1
 800dc00:	20000058 	.word	0x20000058

0800dc04 <cleanup_stdio>:
 800dc04:	6841      	ldr	r1, [r0, #4]
 800dc06:	4b0b      	ldr	r3, [pc, #44]	@ (800dc34 <cleanup_stdio+0x30>)
 800dc08:	b510      	push	{r4, lr}
 800dc0a:	0004      	movs	r4, r0
 800dc0c:	4299      	cmp	r1, r3
 800dc0e:	d001      	beq.n	800dc14 <cleanup_stdio+0x10>
 800dc10:	f002 f846 	bl	800fca0 <_fflush_r>
 800dc14:	68a1      	ldr	r1, [r4, #8]
 800dc16:	4b08      	ldr	r3, [pc, #32]	@ (800dc38 <cleanup_stdio+0x34>)
 800dc18:	4299      	cmp	r1, r3
 800dc1a:	d002      	beq.n	800dc22 <cleanup_stdio+0x1e>
 800dc1c:	0020      	movs	r0, r4
 800dc1e:	f002 f83f 	bl	800fca0 <_fflush_r>
 800dc22:	68e1      	ldr	r1, [r4, #12]
 800dc24:	4b05      	ldr	r3, [pc, #20]	@ (800dc3c <cleanup_stdio+0x38>)
 800dc26:	4299      	cmp	r1, r3
 800dc28:	d002      	beq.n	800dc30 <cleanup_stdio+0x2c>
 800dc2a:	0020      	movs	r0, r4
 800dc2c:	f002 f838 	bl	800fca0 <_fflush_r>
 800dc30:	bd10      	pop	{r4, pc}
 800dc32:	46c0      	nop			@ (mov r8, r8)
 800dc34:	20001eb8 	.word	0x20001eb8
 800dc38:	20001f20 	.word	0x20001f20
 800dc3c:	20001f88 	.word	0x20001f88

0800dc40 <global_stdio_init.part.0>:
 800dc40:	b510      	push	{r4, lr}
 800dc42:	4b09      	ldr	r3, [pc, #36]	@ (800dc68 <global_stdio_init.part.0+0x28>)
 800dc44:	4a09      	ldr	r2, [pc, #36]	@ (800dc6c <global_stdio_init.part.0+0x2c>)
 800dc46:	2104      	movs	r1, #4
 800dc48:	601a      	str	r2, [r3, #0]
 800dc4a:	4809      	ldr	r0, [pc, #36]	@ (800dc70 <global_stdio_init.part.0+0x30>)
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	f7ff ff95 	bl	800db7c <std>
 800dc52:	2201      	movs	r2, #1
 800dc54:	2109      	movs	r1, #9
 800dc56:	4807      	ldr	r0, [pc, #28]	@ (800dc74 <global_stdio_init.part.0+0x34>)
 800dc58:	f7ff ff90 	bl	800db7c <std>
 800dc5c:	2202      	movs	r2, #2
 800dc5e:	2112      	movs	r1, #18
 800dc60:	4805      	ldr	r0, [pc, #20]	@ (800dc78 <global_stdio_init.part.0+0x38>)
 800dc62:	f7ff ff8b 	bl	800db7c <std>
 800dc66:	bd10      	pop	{r4, pc}
 800dc68:	20001ff0 	.word	0x20001ff0
 800dc6c:	0800dbe9 	.word	0x0800dbe9
 800dc70:	20001eb8 	.word	0x20001eb8
 800dc74:	20001f20 	.word	0x20001f20
 800dc78:	20001f88 	.word	0x20001f88

0800dc7c <__sfp_lock_acquire>:
 800dc7c:	b510      	push	{r4, lr}
 800dc7e:	4802      	ldr	r0, [pc, #8]	@ (800dc88 <__sfp_lock_acquire+0xc>)
 800dc80:	f000 f9a3 	bl	800dfca <__retarget_lock_acquire_recursive>
 800dc84:	bd10      	pop	{r4, pc}
 800dc86:	46c0      	nop			@ (mov r8, r8)
 800dc88:	20001ff9 	.word	0x20001ff9

0800dc8c <__sfp_lock_release>:
 800dc8c:	b510      	push	{r4, lr}
 800dc8e:	4802      	ldr	r0, [pc, #8]	@ (800dc98 <__sfp_lock_release+0xc>)
 800dc90:	f000 f99c 	bl	800dfcc <__retarget_lock_release_recursive>
 800dc94:	bd10      	pop	{r4, pc}
 800dc96:	46c0      	nop			@ (mov r8, r8)
 800dc98:	20001ff9 	.word	0x20001ff9

0800dc9c <__sinit>:
 800dc9c:	b510      	push	{r4, lr}
 800dc9e:	0004      	movs	r4, r0
 800dca0:	f7ff ffec 	bl	800dc7c <__sfp_lock_acquire>
 800dca4:	6a23      	ldr	r3, [r4, #32]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d002      	beq.n	800dcb0 <__sinit+0x14>
 800dcaa:	f7ff ffef 	bl	800dc8c <__sfp_lock_release>
 800dcae:	bd10      	pop	{r4, pc}
 800dcb0:	4b04      	ldr	r3, [pc, #16]	@ (800dcc4 <__sinit+0x28>)
 800dcb2:	6223      	str	r3, [r4, #32]
 800dcb4:	4b04      	ldr	r3, [pc, #16]	@ (800dcc8 <__sinit+0x2c>)
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d1f6      	bne.n	800dcaa <__sinit+0xe>
 800dcbc:	f7ff ffc0 	bl	800dc40 <global_stdio_init.part.0>
 800dcc0:	e7f3      	b.n	800dcaa <__sinit+0xe>
 800dcc2:	46c0      	nop			@ (mov r8, r8)
 800dcc4:	0800dc05 	.word	0x0800dc05
 800dcc8:	20001ff0 	.word	0x20001ff0

0800dccc <_fwalk_sglue>:
 800dccc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcce:	0014      	movs	r4, r2
 800dcd0:	2600      	movs	r6, #0
 800dcd2:	9000      	str	r0, [sp, #0]
 800dcd4:	9101      	str	r1, [sp, #4]
 800dcd6:	68a5      	ldr	r5, [r4, #8]
 800dcd8:	6867      	ldr	r7, [r4, #4]
 800dcda:	3f01      	subs	r7, #1
 800dcdc:	d504      	bpl.n	800dce8 <_fwalk_sglue+0x1c>
 800dcde:	6824      	ldr	r4, [r4, #0]
 800dce0:	2c00      	cmp	r4, #0
 800dce2:	d1f8      	bne.n	800dcd6 <_fwalk_sglue+0xa>
 800dce4:	0030      	movs	r0, r6
 800dce6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dce8:	89ab      	ldrh	r3, [r5, #12]
 800dcea:	2b01      	cmp	r3, #1
 800dcec:	d908      	bls.n	800dd00 <_fwalk_sglue+0x34>
 800dcee:	220e      	movs	r2, #14
 800dcf0:	5eab      	ldrsh	r3, [r5, r2]
 800dcf2:	3301      	adds	r3, #1
 800dcf4:	d004      	beq.n	800dd00 <_fwalk_sglue+0x34>
 800dcf6:	0029      	movs	r1, r5
 800dcf8:	9800      	ldr	r0, [sp, #0]
 800dcfa:	9b01      	ldr	r3, [sp, #4]
 800dcfc:	4798      	blx	r3
 800dcfe:	4306      	orrs	r6, r0
 800dd00:	3568      	adds	r5, #104	@ 0x68
 800dd02:	e7ea      	b.n	800dcda <_fwalk_sglue+0xe>

0800dd04 <iprintf>:
 800dd04:	b40f      	push	{r0, r1, r2, r3}
 800dd06:	b507      	push	{r0, r1, r2, lr}
 800dd08:	4905      	ldr	r1, [pc, #20]	@ (800dd20 <iprintf+0x1c>)
 800dd0a:	ab04      	add	r3, sp, #16
 800dd0c:	6808      	ldr	r0, [r1, #0]
 800dd0e:	cb04      	ldmia	r3!, {r2}
 800dd10:	6881      	ldr	r1, [r0, #8]
 800dd12:	9301      	str	r3, [sp, #4]
 800dd14:	f001 fe22 	bl	800f95c <_vfiprintf_r>
 800dd18:	b003      	add	sp, #12
 800dd1a:	bc08      	pop	{r3}
 800dd1c:	b004      	add	sp, #16
 800dd1e:	4718      	bx	r3
 800dd20:	20000054 	.word	0x20000054

0800dd24 <siprintf>:
 800dd24:	b40e      	push	{r1, r2, r3}
 800dd26:	b500      	push	{lr}
 800dd28:	490b      	ldr	r1, [pc, #44]	@ (800dd58 <siprintf+0x34>)
 800dd2a:	b09c      	sub	sp, #112	@ 0x70
 800dd2c:	ab1d      	add	r3, sp, #116	@ 0x74
 800dd2e:	9002      	str	r0, [sp, #8]
 800dd30:	9006      	str	r0, [sp, #24]
 800dd32:	9107      	str	r1, [sp, #28]
 800dd34:	9104      	str	r1, [sp, #16]
 800dd36:	4809      	ldr	r0, [pc, #36]	@ (800dd5c <siprintf+0x38>)
 800dd38:	4909      	ldr	r1, [pc, #36]	@ (800dd60 <siprintf+0x3c>)
 800dd3a:	cb04      	ldmia	r3!, {r2}
 800dd3c:	9105      	str	r1, [sp, #20]
 800dd3e:	6800      	ldr	r0, [r0, #0]
 800dd40:	a902      	add	r1, sp, #8
 800dd42:	9301      	str	r3, [sp, #4]
 800dd44:	f001 fce4 	bl	800f710 <_svfiprintf_r>
 800dd48:	2200      	movs	r2, #0
 800dd4a:	9b02      	ldr	r3, [sp, #8]
 800dd4c:	701a      	strb	r2, [r3, #0]
 800dd4e:	b01c      	add	sp, #112	@ 0x70
 800dd50:	bc08      	pop	{r3}
 800dd52:	b003      	add	sp, #12
 800dd54:	4718      	bx	r3
 800dd56:	46c0      	nop			@ (mov r8, r8)
 800dd58:	7fffffff 	.word	0x7fffffff
 800dd5c:	20000054 	.word	0x20000054
 800dd60:	ffff0208 	.word	0xffff0208

0800dd64 <__sread>:
 800dd64:	b570      	push	{r4, r5, r6, lr}
 800dd66:	000c      	movs	r4, r1
 800dd68:	250e      	movs	r5, #14
 800dd6a:	5f49      	ldrsh	r1, [r1, r5]
 800dd6c:	f000 f8da 	bl	800df24 <_read_r>
 800dd70:	2800      	cmp	r0, #0
 800dd72:	db03      	blt.n	800dd7c <__sread+0x18>
 800dd74:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800dd76:	181b      	adds	r3, r3, r0
 800dd78:	6563      	str	r3, [r4, #84]	@ 0x54
 800dd7a:	bd70      	pop	{r4, r5, r6, pc}
 800dd7c:	89a3      	ldrh	r3, [r4, #12]
 800dd7e:	4a02      	ldr	r2, [pc, #8]	@ (800dd88 <__sread+0x24>)
 800dd80:	4013      	ands	r3, r2
 800dd82:	81a3      	strh	r3, [r4, #12]
 800dd84:	e7f9      	b.n	800dd7a <__sread+0x16>
 800dd86:	46c0      	nop			@ (mov r8, r8)
 800dd88:	ffffefff 	.word	0xffffefff

0800dd8c <__swrite>:
 800dd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd8e:	001f      	movs	r7, r3
 800dd90:	898b      	ldrh	r3, [r1, #12]
 800dd92:	0005      	movs	r5, r0
 800dd94:	000c      	movs	r4, r1
 800dd96:	0016      	movs	r6, r2
 800dd98:	05db      	lsls	r3, r3, #23
 800dd9a:	d505      	bpl.n	800dda8 <__swrite+0x1c>
 800dd9c:	230e      	movs	r3, #14
 800dd9e:	5ec9      	ldrsh	r1, [r1, r3]
 800dda0:	2200      	movs	r2, #0
 800dda2:	2302      	movs	r3, #2
 800dda4:	f000 f8aa 	bl	800defc <_lseek_r>
 800dda8:	89a3      	ldrh	r3, [r4, #12]
 800ddaa:	4a05      	ldr	r2, [pc, #20]	@ (800ddc0 <__swrite+0x34>)
 800ddac:	0028      	movs	r0, r5
 800ddae:	4013      	ands	r3, r2
 800ddb0:	81a3      	strh	r3, [r4, #12]
 800ddb2:	0032      	movs	r2, r6
 800ddb4:	230e      	movs	r3, #14
 800ddb6:	5ee1      	ldrsh	r1, [r4, r3]
 800ddb8:	003b      	movs	r3, r7
 800ddba:	f000 f8c7 	bl	800df4c <_write_r>
 800ddbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddc0:	ffffefff 	.word	0xffffefff

0800ddc4 <__sseek>:
 800ddc4:	b570      	push	{r4, r5, r6, lr}
 800ddc6:	000c      	movs	r4, r1
 800ddc8:	250e      	movs	r5, #14
 800ddca:	5f49      	ldrsh	r1, [r1, r5]
 800ddcc:	f000 f896 	bl	800defc <_lseek_r>
 800ddd0:	89a3      	ldrh	r3, [r4, #12]
 800ddd2:	1c42      	adds	r2, r0, #1
 800ddd4:	d103      	bne.n	800ddde <__sseek+0x1a>
 800ddd6:	4a05      	ldr	r2, [pc, #20]	@ (800ddec <__sseek+0x28>)
 800ddd8:	4013      	ands	r3, r2
 800ddda:	81a3      	strh	r3, [r4, #12]
 800dddc:	bd70      	pop	{r4, r5, r6, pc}
 800ddde:	2280      	movs	r2, #128	@ 0x80
 800dde0:	0152      	lsls	r2, r2, #5
 800dde2:	4313      	orrs	r3, r2
 800dde4:	81a3      	strh	r3, [r4, #12]
 800dde6:	6560      	str	r0, [r4, #84]	@ 0x54
 800dde8:	e7f8      	b.n	800dddc <__sseek+0x18>
 800ddea:	46c0      	nop			@ (mov r8, r8)
 800ddec:	ffffefff 	.word	0xffffefff

0800ddf0 <__sclose>:
 800ddf0:	b510      	push	{r4, lr}
 800ddf2:	230e      	movs	r3, #14
 800ddf4:	5ec9      	ldrsh	r1, [r1, r3]
 800ddf6:	f000 f86f 	bl	800ded8 <_close_r>
 800ddfa:	bd10      	pop	{r4, pc}

0800ddfc <_vsniprintf_r>:
 800ddfc:	b530      	push	{r4, r5, lr}
 800ddfe:	0014      	movs	r4, r2
 800de00:	0005      	movs	r5, r0
 800de02:	001a      	movs	r2, r3
 800de04:	b09b      	sub	sp, #108	@ 0x6c
 800de06:	2c00      	cmp	r4, #0
 800de08:	da05      	bge.n	800de16 <_vsniprintf_r+0x1a>
 800de0a:	238b      	movs	r3, #139	@ 0x8b
 800de0c:	6003      	str	r3, [r0, #0]
 800de0e:	2001      	movs	r0, #1
 800de10:	4240      	negs	r0, r0
 800de12:	b01b      	add	sp, #108	@ 0x6c
 800de14:	bd30      	pop	{r4, r5, pc}
 800de16:	2382      	movs	r3, #130	@ 0x82
 800de18:	4668      	mov	r0, sp
 800de1a:	009b      	lsls	r3, r3, #2
 800de1c:	8183      	strh	r3, [r0, #12]
 800de1e:	2300      	movs	r3, #0
 800de20:	9100      	str	r1, [sp, #0]
 800de22:	9104      	str	r1, [sp, #16]
 800de24:	429c      	cmp	r4, r3
 800de26:	d000      	beq.n	800de2a <_vsniprintf_r+0x2e>
 800de28:	1e63      	subs	r3, r4, #1
 800de2a:	9302      	str	r3, [sp, #8]
 800de2c:	9305      	str	r3, [sp, #20]
 800de2e:	2301      	movs	r3, #1
 800de30:	4669      	mov	r1, sp
 800de32:	425b      	negs	r3, r3
 800de34:	81cb      	strh	r3, [r1, #14]
 800de36:	0028      	movs	r0, r5
 800de38:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800de3a:	f001 fc69 	bl	800f710 <_svfiprintf_r>
 800de3e:	1c43      	adds	r3, r0, #1
 800de40:	da01      	bge.n	800de46 <_vsniprintf_r+0x4a>
 800de42:	238b      	movs	r3, #139	@ 0x8b
 800de44:	602b      	str	r3, [r5, #0]
 800de46:	2c00      	cmp	r4, #0
 800de48:	d0e3      	beq.n	800de12 <_vsniprintf_r+0x16>
 800de4a:	2200      	movs	r2, #0
 800de4c:	9b00      	ldr	r3, [sp, #0]
 800de4e:	701a      	strb	r2, [r3, #0]
 800de50:	e7df      	b.n	800de12 <_vsniprintf_r+0x16>
	...

0800de54 <vsniprintf>:
 800de54:	b513      	push	{r0, r1, r4, lr}
 800de56:	4c04      	ldr	r4, [pc, #16]	@ (800de68 <vsniprintf+0x14>)
 800de58:	9300      	str	r3, [sp, #0]
 800de5a:	0013      	movs	r3, r2
 800de5c:	000a      	movs	r2, r1
 800de5e:	0001      	movs	r1, r0
 800de60:	6820      	ldr	r0, [r4, #0]
 800de62:	f7ff ffcb 	bl	800ddfc <_vsniprintf_r>
 800de66:	bd16      	pop	{r1, r2, r4, pc}
 800de68:	20000054 	.word	0x20000054

0800de6c <memset>:
 800de6c:	0003      	movs	r3, r0
 800de6e:	1882      	adds	r2, r0, r2
 800de70:	4293      	cmp	r3, r2
 800de72:	d100      	bne.n	800de76 <memset+0xa>
 800de74:	4770      	bx	lr
 800de76:	7019      	strb	r1, [r3, #0]
 800de78:	3301      	adds	r3, #1
 800de7a:	e7f9      	b.n	800de70 <memset+0x4>

0800de7c <strncpy>:
 800de7c:	0003      	movs	r3, r0
 800de7e:	b530      	push	{r4, r5, lr}
 800de80:	001d      	movs	r5, r3
 800de82:	2a00      	cmp	r2, #0
 800de84:	d006      	beq.n	800de94 <strncpy+0x18>
 800de86:	780c      	ldrb	r4, [r1, #0]
 800de88:	3a01      	subs	r2, #1
 800de8a:	3301      	adds	r3, #1
 800de8c:	702c      	strb	r4, [r5, #0]
 800de8e:	3101      	adds	r1, #1
 800de90:	2c00      	cmp	r4, #0
 800de92:	d1f5      	bne.n	800de80 <strncpy+0x4>
 800de94:	2100      	movs	r1, #0
 800de96:	189a      	adds	r2, r3, r2
 800de98:	4293      	cmp	r3, r2
 800de9a:	d100      	bne.n	800de9e <strncpy+0x22>
 800de9c:	bd30      	pop	{r4, r5, pc}
 800de9e:	7019      	strb	r1, [r3, #0]
 800dea0:	3301      	adds	r3, #1
 800dea2:	e7f9      	b.n	800de98 <strncpy+0x1c>

0800dea4 <strstr>:
 800dea4:	780a      	ldrb	r2, [r1, #0]
 800dea6:	b530      	push	{r4, r5, lr}
 800dea8:	2a00      	cmp	r2, #0
 800deaa:	d10c      	bne.n	800dec6 <strstr+0x22>
 800deac:	bd30      	pop	{r4, r5, pc}
 800deae:	429a      	cmp	r2, r3
 800deb0:	d108      	bne.n	800dec4 <strstr+0x20>
 800deb2:	2301      	movs	r3, #1
 800deb4:	5ccc      	ldrb	r4, [r1, r3]
 800deb6:	2c00      	cmp	r4, #0
 800deb8:	d0f8      	beq.n	800deac <strstr+0x8>
 800deba:	5cc5      	ldrb	r5, [r0, r3]
 800debc:	42a5      	cmp	r5, r4
 800debe:	d101      	bne.n	800dec4 <strstr+0x20>
 800dec0:	3301      	adds	r3, #1
 800dec2:	e7f7      	b.n	800deb4 <strstr+0x10>
 800dec4:	3001      	adds	r0, #1
 800dec6:	7803      	ldrb	r3, [r0, #0]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d1f0      	bne.n	800deae <strstr+0xa>
 800decc:	0018      	movs	r0, r3
 800dece:	e7ed      	b.n	800deac <strstr+0x8>

0800ded0 <_localeconv_r>:
 800ded0:	4800      	ldr	r0, [pc, #0]	@ (800ded4 <_localeconv_r+0x4>)
 800ded2:	4770      	bx	lr
 800ded4:	20000194 	.word	0x20000194

0800ded8 <_close_r>:
 800ded8:	2300      	movs	r3, #0
 800deda:	b570      	push	{r4, r5, r6, lr}
 800dedc:	4d06      	ldr	r5, [pc, #24]	@ (800def8 <_close_r+0x20>)
 800dede:	0004      	movs	r4, r0
 800dee0:	0008      	movs	r0, r1
 800dee2:	602b      	str	r3, [r5, #0]
 800dee4:	f7f7 ff54 	bl	8005d90 <_close>
 800dee8:	1c43      	adds	r3, r0, #1
 800deea:	d103      	bne.n	800def4 <_close_r+0x1c>
 800deec:	682b      	ldr	r3, [r5, #0]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d000      	beq.n	800def4 <_close_r+0x1c>
 800def2:	6023      	str	r3, [r4, #0]
 800def4:	bd70      	pop	{r4, r5, r6, pc}
 800def6:	46c0      	nop			@ (mov r8, r8)
 800def8:	20001ff4 	.word	0x20001ff4

0800defc <_lseek_r>:
 800defc:	b570      	push	{r4, r5, r6, lr}
 800defe:	0004      	movs	r4, r0
 800df00:	0008      	movs	r0, r1
 800df02:	0011      	movs	r1, r2
 800df04:	001a      	movs	r2, r3
 800df06:	2300      	movs	r3, #0
 800df08:	4d05      	ldr	r5, [pc, #20]	@ (800df20 <_lseek_r+0x24>)
 800df0a:	602b      	str	r3, [r5, #0]
 800df0c:	f7f7 ff61 	bl	8005dd2 <_lseek>
 800df10:	1c43      	adds	r3, r0, #1
 800df12:	d103      	bne.n	800df1c <_lseek_r+0x20>
 800df14:	682b      	ldr	r3, [r5, #0]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d000      	beq.n	800df1c <_lseek_r+0x20>
 800df1a:	6023      	str	r3, [r4, #0]
 800df1c:	bd70      	pop	{r4, r5, r6, pc}
 800df1e:	46c0      	nop			@ (mov r8, r8)
 800df20:	20001ff4 	.word	0x20001ff4

0800df24 <_read_r>:
 800df24:	b570      	push	{r4, r5, r6, lr}
 800df26:	0004      	movs	r4, r0
 800df28:	0008      	movs	r0, r1
 800df2a:	0011      	movs	r1, r2
 800df2c:	001a      	movs	r2, r3
 800df2e:	2300      	movs	r3, #0
 800df30:	4d05      	ldr	r5, [pc, #20]	@ (800df48 <_read_r+0x24>)
 800df32:	602b      	str	r3, [r5, #0]
 800df34:	f7f7 ff0f 	bl	8005d56 <_read>
 800df38:	1c43      	adds	r3, r0, #1
 800df3a:	d103      	bne.n	800df44 <_read_r+0x20>
 800df3c:	682b      	ldr	r3, [r5, #0]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d000      	beq.n	800df44 <_read_r+0x20>
 800df42:	6023      	str	r3, [r4, #0]
 800df44:	bd70      	pop	{r4, r5, r6, pc}
 800df46:	46c0      	nop			@ (mov r8, r8)
 800df48:	20001ff4 	.word	0x20001ff4

0800df4c <_write_r>:
 800df4c:	b570      	push	{r4, r5, r6, lr}
 800df4e:	0004      	movs	r4, r0
 800df50:	0008      	movs	r0, r1
 800df52:	0011      	movs	r1, r2
 800df54:	001a      	movs	r2, r3
 800df56:	2300      	movs	r3, #0
 800df58:	4d05      	ldr	r5, [pc, #20]	@ (800df70 <_write_r+0x24>)
 800df5a:	602b      	str	r3, [r5, #0]
 800df5c:	f7f8 fb68 	bl	8006630 <_write>
 800df60:	1c43      	adds	r3, r0, #1
 800df62:	d103      	bne.n	800df6c <_write_r+0x20>
 800df64:	682b      	ldr	r3, [r5, #0]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d000      	beq.n	800df6c <_write_r+0x20>
 800df6a:	6023      	str	r3, [r4, #0]
 800df6c:	bd70      	pop	{r4, r5, r6, pc}
 800df6e:	46c0      	nop			@ (mov r8, r8)
 800df70:	20001ff4 	.word	0x20001ff4

0800df74 <__errno>:
 800df74:	4b01      	ldr	r3, [pc, #4]	@ (800df7c <__errno+0x8>)
 800df76:	6818      	ldr	r0, [r3, #0]
 800df78:	4770      	bx	lr
 800df7a:	46c0      	nop			@ (mov r8, r8)
 800df7c:	20000054 	.word	0x20000054

0800df80 <__libc_init_array>:
 800df80:	b570      	push	{r4, r5, r6, lr}
 800df82:	2600      	movs	r6, #0
 800df84:	4c0c      	ldr	r4, [pc, #48]	@ (800dfb8 <__libc_init_array+0x38>)
 800df86:	4d0d      	ldr	r5, [pc, #52]	@ (800dfbc <__libc_init_array+0x3c>)
 800df88:	1b64      	subs	r4, r4, r5
 800df8a:	10a4      	asrs	r4, r4, #2
 800df8c:	42a6      	cmp	r6, r4
 800df8e:	d109      	bne.n	800dfa4 <__libc_init_array+0x24>
 800df90:	2600      	movs	r6, #0
 800df92:	f002 fae1 	bl	8010558 <_init>
 800df96:	4c0a      	ldr	r4, [pc, #40]	@ (800dfc0 <__libc_init_array+0x40>)
 800df98:	4d0a      	ldr	r5, [pc, #40]	@ (800dfc4 <__libc_init_array+0x44>)
 800df9a:	1b64      	subs	r4, r4, r5
 800df9c:	10a4      	asrs	r4, r4, #2
 800df9e:	42a6      	cmp	r6, r4
 800dfa0:	d105      	bne.n	800dfae <__libc_init_array+0x2e>
 800dfa2:	bd70      	pop	{r4, r5, r6, pc}
 800dfa4:	00b3      	lsls	r3, r6, #2
 800dfa6:	58eb      	ldr	r3, [r5, r3]
 800dfa8:	4798      	blx	r3
 800dfaa:	3601      	adds	r6, #1
 800dfac:	e7ee      	b.n	800df8c <__libc_init_array+0xc>
 800dfae:	00b3      	lsls	r3, r6, #2
 800dfb0:	58eb      	ldr	r3, [r5, r3]
 800dfb2:	4798      	blx	r3
 800dfb4:	3601      	adds	r6, #1
 800dfb6:	e7f2      	b.n	800df9e <__libc_init_array+0x1e>
 800dfb8:	08011050 	.word	0x08011050
 800dfbc:	08011050 	.word	0x08011050
 800dfc0:	08011054 	.word	0x08011054
 800dfc4:	08011050 	.word	0x08011050

0800dfc8 <__retarget_lock_init_recursive>:
 800dfc8:	4770      	bx	lr

0800dfca <__retarget_lock_acquire_recursive>:
 800dfca:	4770      	bx	lr

0800dfcc <__retarget_lock_release_recursive>:
 800dfcc:	4770      	bx	lr

0800dfce <memchr>:
 800dfce:	b2c9      	uxtb	r1, r1
 800dfd0:	1882      	adds	r2, r0, r2
 800dfd2:	4290      	cmp	r0, r2
 800dfd4:	d101      	bne.n	800dfda <memchr+0xc>
 800dfd6:	2000      	movs	r0, #0
 800dfd8:	4770      	bx	lr
 800dfda:	7803      	ldrb	r3, [r0, #0]
 800dfdc:	428b      	cmp	r3, r1
 800dfde:	d0fb      	beq.n	800dfd8 <memchr+0xa>
 800dfe0:	3001      	adds	r0, #1
 800dfe2:	e7f6      	b.n	800dfd2 <memchr+0x4>

0800dfe4 <memcpy>:
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	b510      	push	{r4, lr}
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	d100      	bne.n	800dfee <memcpy+0xa>
 800dfec:	bd10      	pop	{r4, pc}
 800dfee:	5ccc      	ldrb	r4, [r1, r3]
 800dff0:	54c4      	strb	r4, [r0, r3]
 800dff2:	3301      	adds	r3, #1
 800dff4:	e7f8      	b.n	800dfe8 <memcpy+0x4>

0800dff6 <quorem>:
 800dff6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dff8:	6902      	ldr	r2, [r0, #16]
 800dffa:	690f      	ldr	r7, [r1, #16]
 800dffc:	b087      	sub	sp, #28
 800dffe:	0006      	movs	r6, r0
 800e000:	000b      	movs	r3, r1
 800e002:	2000      	movs	r0, #0
 800e004:	9102      	str	r1, [sp, #8]
 800e006:	42ba      	cmp	r2, r7
 800e008:	db6d      	blt.n	800e0e6 <quorem+0xf0>
 800e00a:	3f01      	subs	r7, #1
 800e00c:	00bc      	lsls	r4, r7, #2
 800e00e:	3314      	adds	r3, #20
 800e010:	9305      	str	r3, [sp, #20]
 800e012:	191b      	adds	r3, r3, r4
 800e014:	9303      	str	r3, [sp, #12]
 800e016:	0033      	movs	r3, r6
 800e018:	3314      	adds	r3, #20
 800e01a:	191c      	adds	r4, r3, r4
 800e01c:	9301      	str	r3, [sp, #4]
 800e01e:	6823      	ldr	r3, [r4, #0]
 800e020:	9304      	str	r3, [sp, #16]
 800e022:	9b03      	ldr	r3, [sp, #12]
 800e024:	9804      	ldr	r0, [sp, #16]
 800e026:	681d      	ldr	r5, [r3, #0]
 800e028:	3501      	adds	r5, #1
 800e02a:	0029      	movs	r1, r5
 800e02c:	f7f2 f888 	bl	8000140 <__udivsi3>
 800e030:	9b04      	ldr	r3, [sp, #16]
 800e032:	9000      	str	r0, [sp, #0]
 800e034:	42ab      	cmp	r3, r5
 800e036:	d32b      	bcc.n	800e090 <quorem+0x9a>
 800e038:	9b05      	ldr	r3, [sp, #20]
 800e03a:	9d01      	ldr	r5, [sp, #4]
 800e03c:	469c      	mov	ip, r3
 800e03e:	2300      	movs	r3, #0
 800e040:	9305      	str	r3, [sp, #20]
 800e042:	9304      	str	r3, [sp, #16]
 800e044:	4662      	mov	r2, ip
 800e046:	ca08      	ldmia	r2!, {r3}
 800e048:	6828      	ldr	r0, [r5, #0]
 800e04a:	4694      	mov	ip, r2
 800e04c:	9a00      	ldr	r2, [sp, #0]
 800e04e:	b299      	uxth	r1, r3
 800e050:	4351      	muls	r1, r2
 800e052:	9a05      	ldr	r2, [sp, #20]
 800e054:	0c1b      	lsrs	r3, r3, #16
 800e056:	1889      	adds	r1, r1, r2
 800e058:	9a00      	ldr	r2, [sp, #0]
 800e05a:	4353      	muls	r3, r2
 800e05c:	0c0a      	lsrs	r2, r1, #16
 800e05e:	189b      	adds	r3, r3, r2
 800e060:	0c1a      	lsrs	r2, r3, #16
 800e062:	b289      	uxth	r1, r1
 800e064:	9205      	str	r2, [sp, #20]
 800e066:	b282      	uxth	r2, r0
 800e068:	1a52      	subs	r2, r2, r1
 800e06a:	9904      	ldr	r1, [sp, #16]
 800e06c:	0c00      	lsrs	r0, r0, #16
 800e06e:	1852      	adds	r2, r2, r1
 800e070:	b29b      	uxth	r3, r3
 800e072:	1411      	asrs	r1, r2, #16
 800e074:	1ac3      	subs	r3, r0, r3
 800e076:	185b      	adds	r3, r3, r1
 800e078:	1419      	asrs	r1, r3, #16
 800e07a:	b292      	uxth	r2, r2
 800e07c:	041b      	lsls	r3, r3, #16
 800e07e:	431a      	orrs	r2, r3
 800e080:	9b03      	ldr	r3, [sp, #12]
 800e082:	9104      	str	r1, [sp, #16]
 800e084:	c504      	stmia	r5!, {r2}
 800e086:	4563      	cmp	r3, ip
 800e088:	d2dc      	bcs.n	800e044 <quorem+0x4e>
 800e08a:	6823      	ldr	r3, [r4, #0]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d030      	beq.n	800e0f2 <quorem+0xfc>
 800e090:	0030      	movs	r0, r6
 800e092:	9902      	ldr	r1, [sp, #8]
 800e094:	f001 f9c6 	bl	800f424 <__mcmp>
 800e098:	2800      	cmp	r0, #0
 800e09a:	db23      	blt.n	800e0e4 <quorem+0xee>
 800e09c:	0034      	movs	r4, r6
 800e09e:	2500      	movs	r5, #0
 800e0a0:	9902      	ldr	r1, [sp, #8]
 800e0a2:	3414      	adds	r4, #20
 800e0a4:	3114      	adds	r1, #20
 800e0a6:	6823      	ldr	r3, [r4, #0]
 800e0a8:	c901      	ldmia	r1!, {r0}
 800e0aa:	9302      	str	r3, [sp, #8]
 800e0ac:	466b      	mov	r3, sp
 800e0ae:	891b      	ldrh	r3, [r3, #8]
 800e0b0:	b282      	uxth	r2, r0
 800e0b2:	1a9a      	subs	r2, r3, r2
 800e0b4:	9b02      	ldr	r3, [sp, #8]
 800e0b6:	1952      	adds	r2, r2, r5
 800e0b8:	0c00      	lsrs	r0, r0, #16
 800e0ba:	0c1b      	lsrs	r3, r3, #16
 800e0bc:	1a1b      	subs	r3, r3, r0
 800e0be:	1410      	asrs	r0, r2, #16
 800e0c0:	181b      	adds	r3, r3, r0
 800e0c2:	141d      	asrs	r5, r3, #16
 800e0c4:	b292      	uxth	r2, r2
 800e0c6:	041b      	lsls	r3, r3, #16
 800e0c8:	431a      	orrs	r2, r3
 800e0ca:	9b03      	ldr	r3, [sp, #12]
 800e0cc:	c404      	stmia	r4!, {r2}
 800e0ce:	428b      	cmp	r3, r1
 800e0d0:	d2e9      	bcs.n	800e0a6 <quorem+0xb0>
 800e0d2:	9a01      	ldr	r2, [sp, #4]
 800e0d4:	00bb      	lsls	r3, r7, #2
 800e0d6:	18d3      	adds	r3, r2, r3
 800e0d8:	681a      	ldr	r2, [r3, #0]
 800e0da:	2a00      	cmp	r2, #0
 800e0dc:	d013      	beq.n	800e106 <quorem+0x110>
 800e0de:	9b00      	ldr	r3, [sp, #0]
 800e0e0:	3301      	adds	r3, #1
 800e0e2:	9300      	str	r3, [sp, #0]
 800e0e4:	9800      	ldr	r0, [sp, #0]
 800e0e6:	b007      	add	sp, #28
 800e0e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0ea:	6823      	ldr	r3, [r4, #0]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d104      	bne.n	800e0fa <quorem+0x104>
 800e0f0:	3f01      	subs	r7, #1
 800e0f2:	9b01      	ldr	r3, [sp, #4]
 800e0f4:	3c04      	subs	r4, #4
 800e0f6:	42a3      	cmp	r3, r4
 800e0f8:	d3f7      	bcc.n	800e0ea <quorem+0xf4>
 800e0fa:	6137      	str	r7, [r6, #16]
 800e0fc:	e7c8      	b.n	800e090 <quorem+0x9a>
 800e0fe:	681a      	ldr	r2, [r3, #0]
 800e100:	2a00      	cmp	r2, #0
 800e102:	d104      	bne.n	800e10e <quorem+0x118>
 800e104:	3f01      	subs	r7, #1
 800e106:	9a01      	ldr	r2, [sp, #4]
 800e108:	3b04      	subs	r3, #4
 800e10a:	429a      	cmp	r2, r3
 800e10c:	d3f7      	bcc.n	800e0fe <quorem+0x108>
 800e10e:	6137      	str	r7, [r6, #16]
 800e110:	e7e5      	b.n	800e0de <quorem+0xe8>
	...

0800e114 <_dtoa_r>:
 800e114:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e116:	0014      	movs	r4, r2
 800e118:	001d      	movs	r5, r3
 800e11a:	69c6      	ldr	r6, [r0, #28]
 800e11c:	b09d      	sub	sp, #116	@ 0x74
 800e11e:	940a      	str	r4, [sp, #40]	@ 0x28
 800e120:	950b      	str	r5, [sp, #44]	@ 0x2c
 800e122:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800e124:	9003      	str	r0, [sp, #12]
 800e126:	2e00      	cmp	r6, #0
 800e128:	d10f      	bne.n	800e14a <_dtoa_r+0x36>
 800e12a:	2010      	movs	r0, #16
 800e12c:	f000 fe30 	bl	800ed90 <malloc>
 800e130:	9b03      	ldr	r3, [sp, #12]
 800e132:	1e02      	subs	r2, r0, #0
 800e134:	61d8      	str	r0, [r3, #28]
 800e136:	d104      	bne.n	800e142 <_dtoa_r+0x2e>
 800e138:	21ef      	movs	r1, #239	@ 0xef
 800e13a:	4bc7      	ldr	r3, [pc, #796]	@ (800e458 <_dtoa_r+0x344>)
 800e13c:	48c7      	ldr	r0, [pc, #796]	@ (800e45c <_dtoa_r+0x348>)
 800e13e:	f001 fea1 	bl	800fe84 <__assert_func>
 800e142:	6046      	str	r6, [r0, #4]
 800e144:	6086      	str	r6, [r0, #8]
 800e146:	6006      	str	r6, [r0, #0]
 800e148:	60c6      	str	r6, [r0, #12]
 800e14a:	9b03      	ldr	r3, [sp, #12]
 800e14c:	69db      	ldr	r3, [r3, #28]
 800e14e:	6819      	ldr	r1, [r3, #0]
 800e150:	2900      	cmp	r1, #0
 800e152:	d00b      	beq.n	800e16c <_dtoa_r+0x58>
 800e154:	685a      	ldr	r2, [r3, #4]
 800e156:	2301      	movs	r3, #1
 800e158:	4093      	lsls	r3, r2
 800e15a:	604a      	str	r2, [r1, #4]
 800e15c:	608b      	str	r3, [r1, #8]
 800e15e:	9803      	ldr	r0, [sp, #12]
 800e160:	f000 ff16 	bl	800ef90 <_Bfree>
 800e164:	2200      	movs	r2, #0
 800e166:	9b03      	ldr	r3, [sp, #12]
 800e168:	69db      	ldr	r3, [r3, #28]
 800e16a:	601a      	str	r2, [r3, #0]
 800e16c:	2d00      	cmp	r5, #0
 800e16e:	da1e      	bge.n	800e1ae <_dtoa_r+0x9a>
 800e170:	2301      	movs	r3, #1
 800e172:	603b      	str	r3, [r7, #0]
 800e174:	006b      	lsls	r3, r5, #1
 800e176:	085b      	lsrs	r3, r3, #1
 800e178:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e17a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e17c:	4bb8      	ldr	r3, [pc, #736]	@ (800e460 <_dtoa_r+0x34c>)
 800e17e:	4ab8      	ldr	r2, [pc, #736]	@ (800e460 <_dtoa_r+0x34c>)
 800e180:	403b      	ands	r3, r7
 800e182:	4293      	cmp	r3, r2
 800e184:	d116      	bne.n	800e1b4 <_dtoa_r+0xa0>
 800e186:	4bb7      	ldr	r3, [pc, #732]	@ (800e464 <_dtoa_r+0x350>)
 800e188:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e18a:	6013      	str	r3, [r2, #0]
 800e18c:	033b      	lsls	r3, r7, #12
 800e18e:	0b1b      	lsrs	r3, r3, #12
 800e190:	4323      	orrs	r3, r4
 800e192:	d101      	bne.n	800e198 <_dtoa_r+0x84>
 800e194:	f000 fd83 	bl	800ec9e <_dtoa_r+0xb8a>
 800e198:	4bb3      	ldr	r3, [pc, #716]	@ (800e468 <_dtoa_r+0x354>)
 800e19a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e19c:	9308      	str	r3, [sp, #32]
 800e19e:	2a00      	cmp	r2, #0
 800e1a0:	d002      	beq.n	800e1a8 <_dtoa_r+0x94>
 800e1a2:	4bb2      	ldr	r3, [pc, #712]	@ (800e46c <_dtoa_r+0x358>)
 800e1a4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e1a6:	6013      	str	r3, [r2, #0]
 800e1a8:	9808      	ldr	r0, [sp, #32]
 800e1aa:	b01d      	add	sp, #116	@ 0x74
 800e1ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	603b      	str	r3, [r7, #0]
 800e1b2:	e7e2      	b.n	800e17a <_dtoa_r+0x66>
 800e1b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e1b8:	9212      	str	r2, [sp, #72]	@ 0x48
 800e1ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e1bc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e1be:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	f7f2 f942 	bl	800044c <__aeabi_dcmpeq>
 800e1c8:	1e06      	subs	r6, r0, #0
 800e1ca:	d00b      	beq.n	800e1e4 <_dtoa_r+0xd0>
 800e1cc:	2301      	movs	r3, #1
 800e1ce:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e1d0:	6013      	str	r3, [r2, #0]
 800e1d2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d002      	beq.n	800e1de <_dtoa_r+0xca>
 800e1d8:	4ba5      	ldr	r3, [pc, #660]	@ (800e470 <_dtoa_r+0x35c>)
 800e1da:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e1dc:	6013      	str	r3, [r2, #0]
 800e1de:	4ba5      	ldr	r3, [pc, #660]	@ (800e474 <_dtoa_r+0x360>)
 800e1e0:	9308      	str	r3, [sp, #32]
 800e1e2:	e7e1      	b.n	800e1a8 <_dtoa_r+0x94>
 800e1e4:	ab1a      	add	r3, sp, #104	@ 0x68
 800e1e6:	9301      	str	r3, [sp, #4]
 800e1e8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e1ea:	9300      	str	r3, [sp, #0]
 800e1ec:	9803      	ldr	r0, [sp, #12]
 800e1ee:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e1f0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e1f2:	f001 f9cd 	bl	800f590 <__d2b>
 800e1f6:	007a      	lsls	r2, r7, #1
 800e1f8:	9005      	str	r0, [sp, #20]
 800e1fa:	0d52      	lsrs	r2, r2, #21
 800e1fc:	d100      	bne.n	800e200 <_dtoa_r+0xec>
 800e1fe:	e07b      	b.n	800e2f8 <_dtoa_r+0x1e4>
 800e200:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e202:	9618      	str	r6, [sp, #96]	@ 0x60
 800e204:	0319      	lsls	r1, r3, #12
 800e206:	4b9c      	ldr	r3, [pc, #624]	@ (800e478 <_dtoa_r+0x364>)
 800e208:	0b09      	lsrs	r1, r1, #12
 800e20a:	430b      	orrs	r3, r1
 800e20c:	499b      	ldr	r1, [pc, #620]	@ (800e47c <_dtoa_r+0x368>)
 800e20e:	1857      	adds	r7, r2, r1
 800e210:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e212:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e214:	0019      	movs	r1, r3
 800e216:	2200      	movs	r2, #0
 800e218:	4b99      	ldr	r3, [pc, #612]	@ (800e480 <_dtoa_r+0x36c>)
 800e21a:	f7f4 fc1f 	bl	8002a5c <__aeabi_dsub>
 800e21e:	4a99      	ldr	r2, [pc, #612]	@ (800e484 <_dtoa_r+0x370>)
 800e220:	4b99      	ldr	r3, [pc, #612]	@ (800e488 <_dtoa_r+0x374>)
 800e222:	f7f4 f953 	bl	80024cc <__aeabi_dmul>
 800e226:	4a99      	ldr	r2, [pc, #612]	@ (800e48c <_dtoa_r+0x378>)
 800e228:	4b99      	ldr	r3, [pc, #612]	@ (800e490 <_dtoa_r+0x37c>)
 800e22a:	f7f3 f9a7 	bl	800157c <__aeabi_dadd>
 800e22e:	0004      	movs	r4, r0
 800e230:	0038      	movs	r0, r7
 800e232:	000d      	movs	r5, r1
 800e234:	f7f5 f80c 	bl	8003250 <__aeabi_i2d>
 800e238:	4a96      	ldr	r2, [pc, #600]	@ (800e494 <_dtoa_r+0x380>)
 800e23a:	4b97      	ldr	r3, [pc, #604]	@ (800e498 <_dtoa_r+0x384>)
 800e23c:	f7f4 f946 	bl	80024cc <__aeabi_dmul>
 800e240:	0002      	movs	r2, r0
 800e242:	000b      	movs	r3, r1
 800e244:	0020      	movs	r0, r4
 800e246:	0029      	movs	r1, r5
 800e248:	f7f3 f998 	bl	800157c <__aeabi_dadd>
 800e24c:	0004      	movs	r4, r0
 800e24e:	000d      	movs	r5, r1
 800e250:	f7f4 ffc2 	bl	80031d8 <__aeabi_d2iz>
 800e254:	2200      	movs	r2, #0
 800e256:	9004      	str	r0, [sp, #16]
 800e258:	2300      	movs	r3, #0
 800e25a:	0020      	movs	r0, r4
 800e25c:	0029      	movs	r1, r5
 800e25e:	f7f2 f8fb 	bl	8000458 <__aeabi_dcmplt>
 800e262:	2800      	cmp	r0, #0
 800e264:	d00b      	beq.n	800e27e <_dtoa_r+0x16a>
 800e266:	9804      	ldr	r0, [sp, #16]
 800e268:	f7f4 fff2 	bl	8003250 <__aeabi_i2d>
 800e26c:	002b      	movs	r3, r5
 800e26e:	0022      	movs	r2, r4
 800e270:	f7f2 f8ec 	bl	800044c <__aeabi_dcmpeq>
 800e274:	4243      	negs	r3, r0
 800e276:	4158      	adcs	r0, r3
 800e278:	9b04      	ldr	r3, [sp, #16]
 800e27a:	1a1b      	subs	r3, r3, r0
 800e27c:	9304      	str	r3, [sp, #16]
 800e27e:	2301      	movs	r3, #1
 800e280:	9315      	str	r3, [sp, #84]	@ 0x54
 800e282:	9b04      	ldr	r3, [sp, #16]
 800e284:	2b16      	cmp	r3, #22
 800e286:	d810      	bhi.n	800e2aa <_dtoa_r+0x196>
 800e288:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e28a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e28c:	9a04      	ldr	r2, [sp, #16]
 800e28e:	4b83      	ldr	r3, [pc, #524]	@ (800e49c <_dtoa_r+0x388>)
 800e290:	00d2      	lsls	r2, r2, #3
 800e292:	189b      	adds	r3, r3, r2
 800e294:	681a      	ldr	r2, [r3, #0]
 800e296:	685b      	ldr	r3, [r3, #4]
 800e298:	f7f2 f8de 	bl	8000458 <__aeabi_dcmplt>
 800e29c:	2800      	cmp	r0, #0
 800e29e:	d047      	beq.n	800e330 <_dtoa_r+0x21c>
 800e2a0:	9b04      	ldr	r3, [sp, #16]
 800e2a2:	3b01      	subs	r3, #1
 800e2a4:	9304      	str	r3, [sp, #16]
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	9315      	str	r3, [sp, #84]	@ 0x54
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800e2ae:	9206      	str	r2, [sp, #24]
 800e2b0:	1bdb      	subs	r3, r3, r7
 800e2b2:	1e5a      	subs	r2, r3, #1
 800e2b4:	d53e      	bpl.n	800e334 <_dtoa_r+0x220>
 800e2b6:	2201      	movs	r2, #1
 800e2b8:	1ad3      	subs	r3, r2, r3
 800e2ba:	9306      	str	r3, [sp, #24]
 800e2bc:	2300      	movs	r3, #0
 800e2be:	930d      	str	r3, [sp, #52]	@ 0x34
 800e2c0:	9b04      	ldr	r3, [sp, #16]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	db38      	blt.n	800e338 <_dtoa_r+0x224>
 800e2c6:	9a04      	ldr	r2, [sp, #16]
 800e2c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e2ca:	4694      	mov	ip, r2
 800e2cc:	4463      	add	r3, ip
 800e2ce:	930d      	str	r3, [sp, #52]	@ 0x34
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	9214      	str	r2, [sp, #80]	@ 0x50
 800e2d4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e2d6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e2d8:	2401      	movs	r4, #1
 800e2da:	2b09      	cmp	r3, #9
 800e2dc:	d867      	bhi.n	800e3ae <_dtoa_r+0x29a>
 800e2de:	2b05      	cmp	r3, #5
 800e2e0:	dd02      	ble.n	800e2e8 <_dtoa_r+0x1d4>
 800e2e2:	2400      	movs	r4, #0
 800e2e4:	3b04      	subs	r3, #4
 800e2e6:	9322      	str	r3, [sp, #136]	@ 0x88
 800e2e8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e2ea:	1e98      	subs	r0, r3, #2
 800e2ec:	2803      	cmp	r0, #3
 800e2ee:	d867      	bhi.n	800e3c0 <_dtoa_r+0x2ac>
 800e2f0:	f7f1 ff12 	bl	8000118 <__gnu_thumb1_case_uqi>
 800e2f4:	5b383a2b 	.word	0x5b383a2b
 800e2f8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e2fa:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800e2fc:	18f6      	adds	r6, r6, r3
 800e2fe:	4b68      	ldr	r3, [pc, #416]	@ (800e4a0 <_dtoa_r+0x38c>)
 800e300:	18f2      	adds	r2, r6, r3
 800e302:	2a20      	cmp	r2, #32
 800e304:	dd0f      	ble.n	800e326 <_dtoa_r+0x212>
 800e306:	2340      	movs	r3, #64	@ 0x40
 800e308:	1a9b      	subs	r3, r3, r2
 800e30a:	409f      	lsls	r7, r3
 800e30c:	4b65      	ldr	r3, [pc, #404]	@ (800e4a4 <_dtoa_r+0x390>)
 800e30e:	0038      	movs	r0, r7
 800e310:	18f3      	adds	r3, r6, r3
 800e312:	40dc      	lsrs	r4, r3
 800e314:	4320      	orrs	r0, r4
 800e316:	f7f4 ffc9 	bl	80032ac <__aeabi_ui2d>
 800e31a:	2201      	movs	r2, #1
 800e31c:	4b62      	ldr	r3, [pc, #392]	@ (800e4a8 <_dtoa_r+0x394>)
 800e31e:	1e77      	subs	r7, r6, #1
 800e320:	18cb      	adds	r3, r1, r3
 800e322:	9218      	str	r2, [sp, #96]	@ 0x60
 800e324:	e776      	b.n	800e214 <_dtoa_r+0x100>
 800e326:	2320      	movs	r3, #32
 800e328:	0020      	movs	r0, r4
 800e32a:	1a9b      	subs	r3, r3, r2
 800e32c:	4098      	lsls	r0, r3
 800e32e:	e7f2      	b.n	800e316 <_dtoa_r+0x202>
 800e330:	9015      	str	r0, [sp, #84]	@ 0x54
 800e332:	e7ba      	b.n	800e2aa <_dtoa_r+0x196>
 800e334:	920d      	str	r2, [sp, #52]	@ 0x34
 800e336:	e7c3      	b.n	800e2c0 <_dtoa_r+0x1ac>
 800e338:	9b06      	ldr	r3, [sp, #24]
 800e33a:	9a04      	ldr	r2, [sp, #16]
 800e33c:	1a9b      	subs	r3, r3, r2
 800e33e:	9306      	str	r3, [sp, #24]
 800e340:	4253      	negs	r3, r2
 800e342:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e344:	2300      	movs	r3, #0
 800e346:	9314      	str	r3, [sp, #80]	@ 0x50
 800e348:	e7c5      	b.n	800e2d6 <_dtoa_r+0x1c2>
 800e34a:	2300      	movs	r3, #0
 800e34c:	9310      	str	r3, [sp, #64]	@ 0x40
 800e34e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e350:	930e      	str	r3, [sp, #56]	@ 0x38
 800e352:	9309      	str	r3, [sp, #36]	@ 0x24
 800e354:	2b00      	cmp	r3, #0
 800e356:	dc13      	bgt.n	800e380 <_dtoa_r+0x26c>
 800e358:	2301      	movs	r3, #1
 800e35a:	001a      	movs	r2, r3
 800e35c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e35e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e360:	9223      	str	r2, [sp, #140]	@ 0x8c
 800e362:	e00d      	b.n	800e380 <_dtoa_r+0x26c>
 800e364:	2301      	movs	r3, #1
 800e366:	e7f1      	b.n	800e34c <_dtoa_r+0x238>
 800e368:	2300      	movs	r3, #0
 800e36a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e36c:	9310      	str	r3, [sp, #64]	@ 0x40
 800e36e:	4694      	mov	ip, r2
 800e370:	9b04      	ldr	r3, [sp, #16]
 800e372:	4463      	add	r3, ip
 800e374:	930e      	str	r3, [sp, #56]	@ 0x38
 800e376:	3301      	adds	r3, #1
 800e378:	9309      	str	r3, [sp, #36]	@ 0x24
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	dc00      	bgt.n	800e380 <_dtoa_r+0x26c>
 800e37e:	2301      	movs	r3, #1
 800e380:	9a03      	ldr	r2, [sp, #12]
 800e382:	2100      	movs	r1, #0
 800e384:	69d0      	ldr	r0, [r2, #28]
 800e386:	2204      	movs	r2, #4
 800e388:	0015      	movs	r5, r2
 800e38a:	3514      	adds	r5, #20
 800e38c:	429d      	cmp	r5, r3
 800e38e:	d91b      	bls.n	800e3c8 <_dtoa_r+0x2b4>
 800e390:	6041      	str	r1, [r0, #4]
 800e392:	9803      	ldr	r0, [sp, #12]
 800e394:	f000 fdb8 	bl	800ef08 <_Balloc>
 800e398:	9008      	str	r0, [sp, #32]
 800e39a:	2800      	cmp	r0, #0
 800e39c:	d117      	bne.n	800e3ce <_dtoa_r+0x2ba>
 800e39e:	21b0      	movs	r1, #176	@ 0xb0
 800e3a0:	4b42      	ldr	r3, [pc, #264]	@ (800e4ac <_dtoa_r+0x398>)
 800e3a2:	482e      	ldr	r0, [pc, #184]	@ (800e45c <_dtoa_r+0x348>)
 800e3a4:	9a08      	ldr	r2, [sp, #32]
 800e3a6:	31ff      	adds	r1, #255	@ 0xff
 800e3a8:	e6c9      	b.n	800e13e <_dtoa_r+0x2a>
 800e3aa:	2301      	movs	r3, #1
 800e3ac:	e7dd      	b.n	800e36a <_dtoa_r+0x256>
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	9410      	str	r4, [sp, #64]	@ 0x40
 800e3b2:	9322      	str	r3, [sp, #136]	@ 0x88
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	930e      	str	r3, [sp, #56]	@ 0x38
 800e3b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	3313      	adds	r3, #19
 800e3be:	e7cf      	b.n	800e360 <_dtoa_r+0x24c>
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3c4:	3b02      	subs	r3, #2
 800e3c6:	e7f6      	b.n	800e3b6 <_dtoa_r+0x2a2>
 800e3c8:	3101      	adds	r1, #1
 800e3ca:	0052      	lsls	r2, r2, #1
 800e3cc:	e7dc      	b.n	800e388 <_dtoa_r+0x274>
 800e3ce:	9b03      	ldr	r3, [sp, #12]
 800e3d0:	9a08      	ldr	r2, [sp, #32]
 800e3d2:	69db      	ldr	r3, [r3, #28]
 800e3d4:	601a      	str	r2, [r3, #0]
 800e3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3d8:	2b0e      	cmp	r3, #14
 800e3da:	d900      	bls.n	800e3de <_dtoa_r+0x2ca>
 800e3dc:	e0d9      	b.n	800e592 <_dtoa_r+0x47e>
 800e3de:	2c00      	cmp	r4, #0
 800e3e0:	d100      	bne.n	800e3e4 <_dtoa_r+0x2d0>
 800e3e2:	e0d6      	b.n	800e592 <_dtoa_r+0x47e>
 800e3e4:	9b04      	ldr	r3, [sp, #16]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	dd64      	ble.n	800e4b4 <_dtoa_r+0x3a0>
 800e3ea:	210f      	movs	r1, #15
 800e3ec:	9a04      	ldr	r2, [sp, #16]
 800e3ee:	4b2b      	ldr	r3, [pc, #172]	@ (800e49c <_dtoa_r+0x388>)
 800e3f0:	400a      	ands	r2, r1
 800e3f2:	00d2      	lsls	r2, r2, #3
 800e3f4:	189b      	adds	r3, r3, r2
 800e3f6:	681e      	ldr	r6, [r3, #0]
 800e3f8:	685f      	ldr	r7, [r3, #4]
 800e3fa:	9b04      	ldr	r3, [sp, #16]
 800e3fc:	2402      	movs	r4, #2
 800e3fe:	111d      	asrs	r5, r3, #4
 800e400:	05db      	lsls	r3, r3, #23
 800e402:	d50a      	bpl.n	800e41a <_dtoa_r+0x306>
 800e404:	4b2a      	ldr	r3, [pc, #168]	@ (800e4b0 <_dtoa_r+0x39c>)
 800e406:	400d      	ands	r5, r1
 800e408:	6a1a      	ldr	r2, [r3, #32]
 800e40a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e40c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e40e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e410:	f7f3 fc18 	bl	8001c44 <__aeabi_ddiv>
 800e414:	900a      	str	r0, [sp, #40]	@ 0x28
 800e416:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e418:	3401      	adds	r4, #1
 800e41a:	4b25      	ldr	r3, [pc, #148]	@ (800e4b0 <_dtoa_r+0x39c>)
 800e41c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e41e:	2d00      	cmp	r5, #0
 800e420:	d108      	bne.n	800e434 <_dtoa_r+0x320>
 800e422:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e424:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e426:	0032      	movs	r2, r6
 800e428:	003b      	movs	r3, r7
 800e42a:	f7f3 fc0b 	bl	8001c44 <__aeabi_ddiv>
 800e42e:	900a      	str	r0, [sp, #40]	@ 0x28
 800e430:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e432:	e05a      	b.n	800e4ea <_dtoa_r+0x3d6>
 800e434:	2301      	movs	r3, #1
 800e436:	421d      	tst	r5, r3
 800e438:	d009      	beq.n	800e44e <_dtoa_r+0x33a>
 800e43a:	18e4      	adds	r4, r4, r3
 800e43c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e43e:	0030      	movs	r0, r6
 800e440:	681a      	ldr	r2, [r3, #0]
 800e442:	685b      	ldr	r3, [r3, #4]
 800e444:	0039      	movs	r1, r7
 800e446:	f7f4 f841 	bl	80024cc <__aeabi_dmul>
 800e44a:	0006      	movs	r6, r0
 800e44c:	000f      	movs	r7, r1
 800e44e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e450:	106d      	asrs	r5, r5, #1
 800e452:	3308      	adds	r3, #8
 800e454:	e7e2      	b.n	800e41c <_dtoa_r+0x308>
 800e456:	46c0      	nop			@ (mov r8, r8)
 800e458:	08010d01 	.word	0x08010d01
 800e45c:	08010d18 	.word	0x08010d18
 800e460:	7ff00000 	.word	0x7ff00000
 800e464:	0000270f 	.word	0x0000270f
 800e468:	08010cfd 	.word	0x08010cfd
 800e46c:	08010d00 	.word	0x08010d00
 800e470:	08010cd1 	.word	0x08010cd1
 800e474:	08010cd0 	.word	0x08010cd0
 800e478:	3ff00000 	.word	0x3ff00000
 800e47c:	fffffc01 	.word	0xfffffc01
 800e480:	3ff80000 	.word	0x3ff80000
 800e484:	636f4361 	.word	0x636f4361
 800e488:	3fd287a7 	.word	0x3fd287a7
 800e48c:	8b60c8b3 	.word	0x8b60c8b3
 800e490:	3fc68a28 	.word	0x3fc68a28
 800e494:	509f79fb 	.word	0x509f79fb
 800e498:	3fd34413 	.word	0x3fd34413
 800e49c:	08010e10 	.word	0x08010e10
 800e4a0:	00000432 	.word	0x00000432
 800e4a4:	00000412 	.word	0x00000412
 800e4a8:	fe100000 	.word	0xfe100000
 800e4ac:	08010d70 	.word	0x08010d70
 800e4b0:	08010de8 	.word	0x08010de8
 800e4b4:	9b04      	ldr	r3, [sp, #16]
 800e4b6:	2402      	movs	r4, #2
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d016      	beq.n	800e4ea <_dtoa_r+0x3d6>
 800e4bc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e4be:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e4c0:	220f      	movs	r2, #15
 800e4c2:	425d      	negs	r5, r3
 800e4c4:	402a      	ands	r2, r5
 800e4c6:	4bd7      	ldr	r3, [pc, #860]	@ (800e824 <_dtoa_r+0x710>)
 800e4c8:	00d2      	lsls	r2, r2, #3
 800e4ca:	189b      	adds	r3, r3, r2
 800e4cc:	681a      	ldr	r2, [r3, #0]
 800e4ce:	685b      	ldr	r3, [r3, #4]
 800e4d0:	f7f3 fffc 	bl	80024cc <__aeabi_dmul>
 800e4d4:	2701      	movs	r7, #1
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4da:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e4dc:	4ed2      	ldr	r6, [pc, #840]	@ (800e828 <_dtoa_r+0x714>)
 800e4de:	112d      	asrs	r5, r5, #4
 800e4e0:	2d00      	cmp	r5, #0
 800e4e2:	d000      	beq.n	800e4e6 <_dtoa_r+0x3d2>
 800e4e4:	e0ba      	b.n	800e65c <_dtoa_r+0x548>
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d1a1      	bne.n	800e42e <_dtoa_r+0x31a>
 800e4ea:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e4ec:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e4ee:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d100      	bne.n	800e4f6 <_dtoa_r+0x3e2>
 800e4f4:	e0bd      	b.n	800e672 <_dtoa_r+0x55e>
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	0030      	movs	r0, r6
 800e4fa:	0039      	movs	r1, r7
 800e4fc:	4bcb      	ldr	r3, [pc, #812]	@ (800e82c <_dtoa_r+0x718>)
 800e4fe:	f7f1 ffab 	bl	8000458 <__aeabi_dcmplt>
 800e502:	2800      	cmp	r0, #0
 800e504:	d100      	bne.n	800e508 <_dtoa_r+0x3f4>
 800e506:	e0b4      	b.n	800e672 <_dtoa_r+0x55e>
 800e508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d100      	bne.n	800e510 <_dtoa_r+0x3fc>
 800e50e:	e0b0      	b.n	800e672 <_dtoa_r+0x55e>
 800e510:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e512:	2b00      	cmp	r3, #0
 800e514:	dd39      	ble.n	800e58a <_dtoa_r+0x476>
 800e516:	9b04      	ldr	r3, [sp, #16]
 800e518:	2200      	movs	r2, #0
 800e51a:	3b01      	subs	r3, #1
 800e51c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e51e:	0030      	movs	r0, r6
 800e520:	4bc3      	ldr	r3, [pc, #780]	@ (800e830 <_dtoa_r+0x71c>)
 800e522:	0039      	movs	r1, r7
 800e524:	f7f3 ffd2 	bl	80024cc <__aeabi_dmul>
 800e528:	900a      	str	r0, [sp, #40]	@ 0x28
 800e52a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e52c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e52e:	3401      	adds	r4, #1
 800e530:	0020      	movs	r0, r4
 800e532:	9311      	str	r3, [sp, #68]	@ 0x44
 800e534:	f7f4 fe8c 	bl	8003250 <__aeabi_i2d>
 800e538:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e53a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e53c:	f7f3 ffc6 	bl	80024cc <__aeabi_dmul>
 800e540:	4bbc      	ldr	r3, [pc, #752]	@ (800e834 <_dtoa_r+0x720>)
 800e542:	2200      	movs	r2, #0
 800e544:	f7f3 f81a 	bl	800157c <__aeabi_dadd>
 800e548:	4bbb      	ldr	r3, [pc, #748]	@ (800e838 <_dtoa_r+0x724>)
 800e54a:	0006      	movs	r6, r0
 800e54c:	18cf      	adds	r7, r1, r3
 800e54e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e550:	2b00      	cmp	r3, #0
 800e552:	d000      	beq.n	800e556 <_dtoa_r+0x442>
 800e554:	e091      	b.n	800e67a <_dtoa_r+0x566>
 800e556:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e558:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e55a:	2200      	movs	r2, #0
 800e55c:	4bb7      	ldr	r3, [pc, #732]	@ (800e83c <_dtoa_r+0x728>)
 800e55e:	f7f4 fa7d 	bl	8002a5c <__aeabi_dsub>
 800e562:	0032      	movs	r2, r6
 800e564:	003b      	movs	r3, r7
 800e566:	0004      	movs	r4, r0
 800e568:	000d      	movs	r5, r1
 800e56a:	f7f1 ff89 	bl	8000480 <__aeabi_dcmpgt>
 800e56e:	2800      	cmp	r0, #0
 800e570:	d000      	beq.n	800e574 <_dtoa_r+0x460>
 800e572:	e29d      	b.n	800eab0 <_dtoa_r+0x99c>
 800e574:	2180      	movs	r1, #128	@ 0x80
 800e576:	0609      	lsls	r1, r1, #24
 800e578:	187b      	adds	r3, r7, r1
 800e57a:	0032      	movs	r2, r6
 800e57c:	0020      	movs	r0, r4
 800e57e:	0029      	movs	r1, r5
 800e580:	f7f1 ff6a 	bl	8000458 <__aeabi_dcmplt>
 800e584:	2800      	cmp	r0, #0
 800e586:	d000      	beq.n	800e58a <_dtoa_r+0x476>
 800e588:	e130      	b.n	800e7ec <_dtoa_r+0x6d8>
 800e58a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e58c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800e58e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e590:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e592:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e594:	2b00      	cmp	r3, #0
 800e596:	da00      	bge.n	800e59a <_dtoa_r+0x486>
 800e598:	e177      	b.n	800e88a <_dtoa_r+0x776>
 800e59a:	9a04      	ldr	r2, [sp, #16]
 800e59c:	2a0e      	cmp	r2, #14
 800e59e:	dd00      	ble.n	800e5a2 <_dtoa_r+0x48e>
 800e5a0:	e173      	b.n	800e88a <_dtoa_r+0x776>
 800e5a2:	4ba0      	ldr	r3, [pc, #640]	@ (800e824 <_dtoa_r+0x710>)
 800e5a4:	00d2      	lsls	r2, r2, #3
 800e5a6:	189b      	adds	r3, r3, r2
 800e5a8:	685c      	ldr	r4, [r3, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	9306      	str	r3, [sp, #24]
 800e5ae:	9407      	str	r4, [sp, #28]
 800e5b0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	da03      	bge.n	800e5be <_dtoa_r+0x4aa>
 800e5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	dc00      	bgt.n	800e5be <_dtoa_r+0x4aa>
 800e5bc:	e106      	b.n	800e7cc <_dtoa_r+0x6b8>
 800e5be:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e5c0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e5c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5c4:	9d08      	ldr	r5, [sp, #32]
 800e5c6:	3b01      	subs	r3, #1
 800e5c8:	195b      	adds	r3, r3, r5
 800e5ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800e5cc:	9a06      	ldr	r2, [sp, #24]
 800e5ce:	9b07      	ldr	r3, [sp, #28]
 800e5d0:	0030      	movs	r0, r6
 800e5d2:	0039      	movs	r1, r7
 800e5d4:	f7f3 fb36 	bl	8001c44 <__aeabi_ddiv>
 800e5d8:	f7f4 fdfe 	bl	80031d8 <__aeabi_d2iz>
 800e5dc:	9009      	str	r0, [sp, #36]	@ 0x24
 800e5de:	f7f4 fe37 	bl	8003250 <__aeabi_i2d>
 800e5e2:	9a06      	ldr	r2, [sp, #24]
 800e5e4:	9b07      	ldr	r3, [sp, #28]
 800e5e6:	f7f3 ff71 	bl	80024cc <__aeabi_dmul>
 800e5ea:	0002      	movs	r2, r0
 800e5ec:	000b      	movs	r3, r1
 800e5ee:	0030      	movs	r0, r6
 800e5f0:	0039      	movs	r1, r7
 800e5f2:	f7f4 fa33 	bl	8002a5c <__aeabi_dsub>
 800e5f6:	002b      	movs	r3, r5
 800e5f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5fa:	3501      	adds	r5, #1
 800e5fc:	3230      	adds	r2, #48	@ 0x30
 800e5fe:	701a      	strb	r2, [r3, #0]
 800e600:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e602:	002c      	movs	r4, r5
 800e604:	429a      	cmp	r2, r3
 800e606:	d000      	beq.n	800e60a <_dtoa_r+0x4f6>
 800e608:	e131      	b.n	800e86e <_dtoa_r+0x75a>
 800e60a:	0002      	movs	r2, r0
 800e60c:	000b      	movs	r3, r1
 800e60e:	f7f2 ffb5 	bl	800157c <__aeabi_dadd>
 800e612:	9a06      	ldr	r2, [sp, #24]
 800e614:	9b07      	ldr	r3, [sp, #28]
 800e616:	0006      	movs	r6, r0
 800e618:	000f      	movs	r7, r1
 800e61a:	f7f1 ff31 	bl	8000480 <__aeabi_dcmpgt>
 800e61e:	2800      	cmp	r0, #0
 800e620:	d000      	beq.n	800e624 <_dtoa_r+0x510>
 800e622:	e10f      	b.n	800e844 <_dtoa_r+0x730>
 800e624:	9a06      	ldr	r2, [sp, #24]
 800e626:	9b07      	ldr	r3, [sp, #28]
 800e628:	0030      	movs	r0, r6
 800e62a:	0039      	movs	r1, r7
 800e62c:	f7f1 ff0e 	bl	800044c <__aeabi_dcmpeq>
 800e630:	2800      	cmp	r0, #0
 800e632:	d003      	beq.n	800e63c <_dtoa_r+0x528>
 800e634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e636:	07dd      	lsls	r5, r3, #31
 800e638:	d500      	bpl.n	800e63c <_dtoa_r+0x528>
 800e63a:	e103      	b.n	800e844 <_dtoa_r+0x730>
 800e63c:	9905      	ldr	r1, [sp, #20]
 800e63e:	9803      	ldr	r0, [sp, #12]
 800e640:	f000 fca6 	bl	800ef90 <_Bfree>
 800e644:	2300      	movs	r3, #0
 800e646:	7023      	strb	r3, [r4, #0]
 800e648:	9b04      	ldr	r3, [sp, #16]
 800e64a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e64c:	3301      	adds	r3, #1
 800e64e:	6013      	str	r3, [r2, #0]
 800e650:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e652:	2b00      	cmp	r3, #0
 800e654:	d100      	bne.n	800e658 <_dtoa_r+0x544>
 800e656:	e5a7      	b.n	800e1a8 <_dtoa_r+0x94>
 800e658:	601c      	str	r4, [r3, #0]
 800e65a:	e5a5      	b.n	800e1a8 <_dtoa_r+0x94>
 800e65c:	423d      	tst	r5, r7
 800e65e:	d005      	beq.n	800e66c <_dtoa_r+0x558>
 800e660:	6832      	ldr	r2, [r6, #0]
 800e662:	6873      	ldr	r3, [r6, #4]
 800e664:	f7f3 ff32 	bl	80024cc <__aeabi_dmul>
 800e668:	003b      	movs	r3, r7
 800e66a:	3401      	adds	r4, #1
 800e66c:	106d      	asrs	r5, r5, #1
 800e66e:	3608      	adds	r6, #8
 800e670:	e736      	b.n	800e4e0 <_dtoa_r+0x3cc>
 800e672:	9b04      	ldr	r3, [sp, #16]
 800e674:	930c      	str	r3, [sp, #48]	@ 0x30
 800e676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e678:	e75a      	b.n	800e530 <_dtoa_r+0x41c>
 800e67a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e67c:	4b69      	ldr	r3, [pc, #420]	@ (800e824 <_dtoa_r+0x710>)
 800e67e:	3a01      	subs	r2, #1
 800e680:	00d2      	lsls	r2, r2, #3
 800e682:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e684:	189b      	adds	r3, r3, r2
 800e686:	681a      	ldr	r2, [r3, #0]
 800e688:	685b      	ldr	r3, [r3, #4]
 800e68a:	2900      	cmp	r1, #0
 800e68c:	d04c      	beq.n	800e728 <_dtoa_r+0x614>
 800e68e:	2000      	movs	r0, #0
 800e690:	496b      	ldr	r1, [pc, #428]	@ (800e840 <_dtoa_r+0x72c>)
 800e692:	f7f3 fad7 	bl	8001c44 <__aeabi_ddiv>
 800e696:	0032      	movs	r2, r6
 800e698:	003b      	movs	r3, r7
 800e69a:	f7f4 f9df 	bl	8002a5c <__aeabi_dsub>
 800e69e:	9a08      	ldr	r2, [sp, #32]
 800e6a0:	0006      	movs	r6, r0
 800e6a2:	4694      	mov	ip, r2
 800e6a4:	000f      	movs	r7, r1
 800e6a6:	9b08      	ldr	r3, [sp, #32]
 800e6a8:	9316      	str	r3, [sp, #88]	@ 0x58
 800e6aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e6ac:	4463      	add	r3, ip
 800e6ae:	9311      	str	r3, [sp, #68]	@ 0x44
 800e6b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e6b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6b4:	f7f4 fd90 	bl	80031d8 <__aeabi_d2iz>
 800e6b8:	0005      	movs	r5, r0
 800e6ba:	f7f4 fdc9 	bl	8003250 <__aeabi_i2d>
 800e6be:	0002      	movs	r2, r0
 800e6c0:	000b      	movs	r3, r1
 800e6c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e6c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6c6:	f7f4 f9c9 	bl	8002a5c <__aeabi_dsub>
 800e6ca:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e6cc:	3530      	adds	r5, #48	@ 0x30
 800e6ce:	1c5c      	adds	r4, r3, #1
 800e6d0:	701d      	strb	r5, [r3, #0]
 800e6d2:	0032      	movs	r2, r6
 800e6d4:	003b      	movs	r3, r7
 800e6d6:	900a      	str	r0, [sp, #40]	@ 0x28
 800e6d8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e6da:	f7f1 febd 	bl	8000458 <__aeabi_dcmplt>
 800e6de:	2800      	cmp	r0, #0
 800e6e0:	d16a      	bne.n	800e7b8 <_dtoa_r+0x6a4>
 800e6e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e6e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e6e6:	2000      	movs	r0, #0
 800e6e8:	4950      	ldr	r1, [pc, #320]	@ (800e82c <_dtoa_r+0x718>)
 800e6ea:	f7f4 f9b7 	bl	8002a5c <__aeabi_dsub>
 800e6ee:	0032      	movs	r2, r6
 800e6f0:	003b      	movs	r3, r7
 800e6f2:	f7f1 feb1 	bl	8000458 <__aeabi_dcmplt>
 800e6f6:	2800      	cmp	r0, #0
 800e6f8:	d000      	beq.n	800e6fc <_dtoa_r+0x5e8>
 800e6fa:	e0a5      	b.n	800e848 <_dtoa_r+0x734>
 800e6fc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e6fe:	42a3      	cmp	r3, r4
 800e700:	d100      	bne.n	800e704 <_dtoa_r+0x5f0>
 800e702:	e742      	b.n	800e58a <_dtoa_r+0x476>
 800e704:	2200      	movs	r2, #0
 800e706:	0030      	movs	r0, r6
 800e708:	0039      	movs	r1, r7
 800e70a:	4b49      	ldr	r3, [pc, #292]	@ (800e830 <_dtoa_r+0x71c>)
 800e70c:	f7f3 fede 	bl	80024cc <__aeabi_dmul>
 800e710:	2200      	movs	r2, #0
 800e712:	0006      	movs	r6, r0
 800e714:	000f      	movs	r7, r1
 800e716:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e718:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e71a:	4b45      	ldr	r3, [pc, #276]	@ (800e830 <_dtoa_r+0x71c>)
 800e71c:	f7f3 fed6 	bl	80024cc <__aeabi_dmul>
 800e720:	9416      	str	r4, [sp, #88]	@ 0x58
 800e722:	900a      	str	r0, [sp, #40]	@ 0x28
 800e724:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e726:	e7c3      	b.n	800e6b0 <_dtoa_r+0x59c>
 800e728:	0030      	movs	r0, r6
 800e72a:	0039      	movs	r1, r7
 800e72c:	f7f3 fece 	bl	80024cc <__aeabi_dmul>
 800e730:	9d08      	ldr	r5, [sp, #32]
 800e732:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e734:	002b      	movs	r3, r5
 800e736:	4694      	mov	ip, r2
 800e738:	9016      	str	r0, [sp, #88]	@ 0x58
 800e73a:	9117      	str	r1, [sp, #92]	@ 0x5c
 800e73c:	4463      	add	r3, ip
 800e73e:	9319      	str	r3, [sp, #100]	@ 0x64
 800e740:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e742:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e744:	f7f4 fd48 	bl	80031d8 <__aeabi_d2iz>
 800e748:	0004      	movs	r4, r0
 800e74a:	f7f4 fd81 	bl	8003250 <__aeabi_i2d>
 800e74e:	000b      	movs	r3, r1
 800e750:	0002      	movs	r2, r0
 800e752:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e754:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e756:	f7f4 f981 	bl	8002a5c <__aeabi_dsub>
 800e75a:	3430      	adds	r4, #48	@ 0x30
 800e75c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e75e:	702c      	strb	r4, [r5, #0]
 800e760:	3501      	adds	r5, #1
 800e762:	0006      	movs	r6, r0
 800e764:	000f      	movs	r7, r1
 800e766:	42ab      	cmp	r3, r5
 800e768:	d129      	bne.n	800e7be <_dtoa_r+0x6aa>
 800e76a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800e76c:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800e76e:	9b08      	ldr	r3, [sp, #32]
 800e770:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800e772:	469c      	mov	ip, r3
 800e774:	2200      	movs	r2, #0
 800e776:	4b32      	ldr	r3, [pc, #200]	@ (800e840 <_dtoa_r+0x72c>)
 800e778:	4464      	add	r4, ip
 800e77a:	f7f2 feff 	bl	800157c <__aeabi_dadd>
 800e77e:	0002      	movs	r2, r0
 800e780:	000b      	movs	r3, r1
 800e782:	0030      	movs	r0, r6
 800e784:	0039      	movs	r1, r7
 800e786:	f7f1 fe7b 	bl	8000480 <__aeabi_dcmpgt>
 800e78a:	2800      	cmp	r0, #0
 800e78c:	d15c      	bne.n	800e848 <_dtoa_r+0x734>
 800e78e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e790:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e792:	2000      	movs	r0, #0
 800e794:	492a      	ldr	r1, [pc, #168]	@ (800e840 <_dtoa_r+0x72c>)
 800e796:	f7f4 f961 	bl	8002a5c <__aeabi_dsub>
 800e79a:	0002      	movs	r2, r0
 800e79c:	000b      	movs	r3, r1
 800e79e:	0030      	movs	r0, r6
 800e7a0:	0039      	movs	r1, r7
 800e7a2:	f7f1 fe59 	bl	8000458 <__aeabi_dcmplt>
 800e7a6:	2800      	cmp	r0, #0
 800e7a8:	d100      	bne.n	800e7ac <_dtoa_r+0x698>
 800e7aa:	e6ee      	b.n	800e58a <_dtoa_r+0x476>
 800e7ac:	0023      	movs	r3, r4
 800e7ae:	3c01      	subs	r4, #1
 800e7b0:	7822      	ldrb	r2, [r4, #0]
 800e7b2:	2a30      	cmp	r2, #48	@ 0x30
 800e7b4:	d0fa      	beq.n	800e7ac <_dtoa_r+0x698>
 800e7b6:	001c      	movs	r4, r3
 800e7b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e7ba:	9304      	str	r3, [sp, #16]
 800e7bc:	e73e      	b.n	800e63c <_dtoa_r+0x528>
 800e7be:	2200      	movs	r2, #0
 800e7c0:	4b1b      	ldr	r3, [pc, #108]	@ (800e830 <_dtoa_r+0x71c>)
 800e7c2:	f7f3 fe83 	bl	80024cc <__aeabi_dmul>
 800e7c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800e7c8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e7ca:	e7b9      	b.n	800e740 <_dtoa_r+0x62c>
 800e7cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d10c      	bne.n	800e7ec <_dtoa_r+0x6d8>
 800e7d2:	9806      	ldr	r0, [sp, #24]
 800e7d4:	9907      	ldr	r1, [sp, #28]
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	4b18      	ldr	r3, [pc, #96]	@ (800e83c <_dtoa_r+0x728>)
 800e7da:	f7f3 fe77 	bl	80024cc <__aeabi_dmul>
 800e7de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e7e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e7e2:	f7f1 fe57 	bl	8000494 <__aeabi_dcmpge>
 800e7e6:	2800      	cmp	r0, #0
 800e7e8:	d100      	bne.n	800e7ec <_dtoa_r+0x6d8>
 800e7ea:	e164      	b.n	800eab6 <_dtoa_r+0x9a2>
 800e7ec:	2600      	movs	r6, #0
 800e7ee:	0037      	movs	r7, r6
 800e7f0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e7f2:	9c08      	ldr	r4, [sp, #32]
 800e7f4:	43db      	mvns	r3, r3
 800e7f6:	930c      	str	r3, [sp, #48]	@ 0x30
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	9304      	str	r3, [sp, #16]
 800e7fc:	0031      	movs	r1, r6
 800e7fe:	9803      	ldr	r0, [sp, #12]
 800e800:	f000 fbc6 	bl	800ef90 <_Bfree>
 800e804:	2f00      	cmp	r7, #0
 800e806:	d0d7      	beq.n	800e7b8 <_dtoa_r+0x6a4>
 800e808:	9b04      	ldr	r3, [sp, #16]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d005      	beq.n	800e81a <_dtoa_r+0x706>
 800e80e:	42bb      	cmp	r3, r7
 800e810:	d003      	beq.n	800e81a <_dtoa_r+0x706>
 800e812:	0019      	movs	r1, r3
 800e814:	9803      	ldr	r0, [sp, #12]
 800e816:	f000 fbbb 	bl	800ef90 <_Bfree>
 800e81a:	0039      	movs	r1, r7
 800e81c:	9803      	ldr	r0, [sp, #12]
 800e81e:	f000 fbb7 	bl	800ef90 <_Bfree>
 800e822:	e7c9      	b.n	800e7b8 <_dtoa_r+0x6a4>
 800e824:	08010e10 	.word	0x08010e10
 800e828:	08010de8 	.word	0x08010de8
 800e82c:	3ff00000 	.word	0x3ff00000
 800e830:	40240000 	.word	0x40240000
 800e834:	401c0000 	.word	0x401c0000
 800e838:	fcc00000 	.word	0xfcc00000
 800e83c:	40140000 	.word	0x40140000
 800e840:	3fe00000 	.word	0x3fe00000
 800e844:	9b04      	ldr	r3, [sp, #16]
 800e846:	930c      	str	r3, [sp, #48]	@ 0x30
 800e848:	0023      	movs	r3, r4
 800e84a:	001c      	movs	r4, r3
 800e84c:	3b01      	subs	r3, #1
 800e84e:	781a      	ldrb	r2, [r3, #0]
 800e850:	2a39      	cmp	r2, #57	@ 0x39
 800e852:	d108      	bne.n	800e866 <_dtoa_r+0x752>
 800e854:	9a08      	ldr	r2, [sp, #32]
 800e856:	429a      	cmp	r2, r3
 800e858:	d1f7      	bne.n	800e84a <_dtoa_r+0x736>
 800e85a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e85c:	9908      	ldr	r1, [sp, #32]
 800e85e:	3201      	adds	r2, #1
 800e860:	920c      	str	r2, [sp, #48]	@ 0x30
 800e862:	2230      	movs	r2, #48	@ 0x30
 800e864:	700a      	strb	r2, [r1, #0]
 800e866:	781a      	ldrb	r2, [r3, #0]
 800e868:	3201      	adds	r2, #1
 800e86a:	701a      	strb	r2, [r3, #0]
 800e86c:	e7a4      	b.n	800e7b8 <_dtoa_r+0x6a4>
 800e86e:	2200      	movs	r2, #0
 800e870:	4bc6      	ldr	r3, [pc, #792]	@ (800eb8c <_dtoa_r+0xa78>)
 800e872:	f7f3 fe2b 	bl	80024cc <__aeabi_dmul>
 800e876:	2200      	movs	r2, #0
 800e878:	2300      	movs	r3, #0
 800e87a:	0006      	movs	r6, r0
 800e87c:	000f      	movs	r7, r1
 800e87e:	f7f1 fde5 	bl	800044c <__aeabi_dcmpeq>
 800e882:	2800      	cmp	r0, #0
 800e884:	d100      	bne.n	800e888 <_dtoa_r+0x774>
 800e886:	e6a1      	b.n	800e5cc <_dtoa_r+0x4b8>
 800e888:	e6d8      	b.n	800e63c <_dtoa_r+0x528>
 800e88a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800e88c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e88e:	9c06      	ldr	r4, [sp, #24]
 800e890:	2f00      	cmp	r7, #0
 800e892:	d014      	beq.n	800e8be <_dtoa_r+0x7aa>
 800e894:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e896:	2a01      	cmp	r2, #1
 800e898:	dd00      	ble.n	800e89c <_dtoa_r+0x788>
 800e89a:	e0c8      	b.n	800ea2e <_dtoa_r+0x91a>
 800e89c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e89e:	2a00      	cmp	r2, #0
 800e8a0:	d100      	bne.n	800e8a4 <_dtoa_r+0x790>
 800e8a2:	e0be      	b.n	800ea22 <_dtoa_r+0x90e>
 800e8a4:	4aba      	ldr	r2, [pc, #744]	@ (800eb90 <_dtoa_r+0xa7c>)
 800e8a6:	189b      	adds	r3, r3, r2
 800e8a8:	9a06      	ldr	r2, [sp, #24]
 800e8aa:	2101      	movs	r1, #1
 800e8ac:	18d2      	adds	r2, r2, r3
 800e8ae:	9206      	str	r2, [sp, #24]
 800e8b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e8b2:	9803      	ldr	r0, [sp, #12]
 800e8b4:	18d3      	adds	r3, r2, r3
 800e8b6:	930d      	str	r3, [sp, #52]	@ 0x34
 800e8b8:	f000 fc22 	bl	800f100 <__i2b>
 800e8bc:	0007      	movs	r7, r0
 800e8be:	2c00      	cmp	r4, #0
 800e8c0:	d00e      	beq.n	800e8e0 <_dtoa_r+0x7cc>
 800e8c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	dd0b      	ble.n	800e8e0 <_dtoa_r+0x7cc>
 800e8c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e8ca:	0023      	movs	r3, r4
 800e8cc:	4294      	cmp	r4, r2
 800e8ce:	dd00      	ble.n	800e8d2 <_dtoa_r+0x7be>
 800e8d0:	0013      	movs	r3, r2
 800e8d2:	9a06      	ldr	r2, [sp, #24]
 800e8d4:	1ae4      	subs	r4, r4, r3
 800e8d6:	1ad2      	subs	r2, r2, r3
 800e8d8:	9206      	str	r2, [sp, #24]
 800e8da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e8dc:	1ad3      	subs	r3, r2, r3
 800e8de:	930d      	str	r3, [sp, #52]	@ 0x34
 800e8e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d01f      	beq.n	800e926 <_dtoa_r+0x812>
 800e8e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d100      	bne.n	800e8ee <_dtoa_r+0x7da>
 800e8ec:	e0b5      	b.n	800ea5a <_dtoa_r+0x946>
 800e8ee:	2d00      	cmp	r5, #0
 800e8f0:	d010      	beq.n	800e914 <_dtoa_r+0x800>
 800e8f2:	0039      	movs	r1, r7
 800e8f4:	002a      	movs	r2, r5
 800e8f6:	9803      	ldr	r0, [sp, #12]
 800e8f8:	f000 fccc 	bl	800f294 <__pow5mult>
 800e8fc:	9a05      	ldr	r2, [sp, #20]
 800e8fe:	0001      	movs	r1, r0
 800e900:	0007      	movs	r7, r0
 800e902:	9803      	ldr	r0, [sp, #12]
 800e904:	f000 fc14 	bl	800f130 <__multiply>
 800e908:	0006      	movs	r6, r0
 800e90a:	9905      	ldr	r1, [sp, #20]
 800e90c:	9803      	ldr	r0, [sp, #12]
 800e90e:	f000 fb3f 	bl	800ef90 <_Bfree>
 800e912:	9605      	str	r6, [sp, #20]
 800e914:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e916:	1b5a      	subs	r2, r3, r5
 800e918:	42ab      	cmp	r3, r5
 800e91a:	d004      	beq.n	800e926 <_dtoa_r+0x812>
 800e91c:	9905      	ldr	r1, [sp, #20]
 800e91e:	9803      	ldr	r0, [sp, #12]
 800e920:	f000 fcb8 	bl	800f294 <__pow5mult>
 800e924:	9005      	str	r0, [sp, #20]
 800e926:	2101      	movs	r1, #1
 800e928:	9803      	ldr	r0, [sp, #12]
 800e92a:	f000 fbe9 	bl	800f100 <__i2b>
 800e92e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e930:	0006      	movs	r6, r0
 800e932:	2b00      	cmp	r3, #0
 800e934:	d100      	bne.n	800e938 <_dtoa_r+0x824>
 800e936:	e1bc      	b.n	800ecb2 <_dtoa_r+0xb9e>
 800e938:	001a      	movs	r2, r3
 800e93a:	0001      	movs	r1, r0
 800e93c:	9803      	ldr	r0, [sp, #12]
 800e93e:	f000 fca9 	bl	800f294 <__pow5mult>
 800e942:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e944:	0006      	movs	r6, r0
 800e946:	2500      	movs	r5, #0
 800e948:	2b01      	cmp	r3, #1
 800e94a:	dc16      	bgt.n	800e97a <_dtoa_r+0x866>
 800e94c:	2500      	movs	r5, #0
 800e94e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e950:	42ab      	cmp	r3, r5
 800e952:	d10e      	bne.n	800e972 <_dtoa_r+0x85e>
 800e954:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e956:	031b      	lsls	r3, r3, #12
 800e958:	42ab      	cmp	r3, r5
 800e95a:	d10a      	bne.n	800e972 <_dtoa_r+0x85e>
 800e95c:	4b8d      	ldr	r3, [pc, #564]	@ (800eb94 <_dtoa_r+0xa80>)
 800e95e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e960:	4213      	tst	r3, r2
 800e962:	d006      	beq.n	800e972 <_dtoa_r+0x85e>
 800e964:	9b06      	ldr	r3, [sp, #24]
 800e966:	3501      	adds	r5, #1
 800e968:	3301      	adds	r3, #1
 800e96a:	9306      	str	r3, [sp, #24]
 800e96c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e96e:	3301      	adds	r3, #1
 800e970:	930d      	str	r3, [sp, #52]	@ 0x34
 800e972:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e974:	2001      	movs	r0, #1
 800e976:	2b00      	cmp	r3, #0
 800e978:	d008      	beq.n	800e98c <_dtoa_r+0x878>
 800e97a:	6933      	ldr	r3, [r6, #16]
 800e97c:	3303      	adds	r3, #3
 800e97e:	009b      	lsls	r3, r3, #2
 800e980:	18f3      	adds	r3, r6, r3
 800e982:	6858      	ldr	r0, [r3, #4]
 800e984:	f000 fb6c 	bl	800f060 <__hi0bits>
 800e988:	2320      	movs	r3, #32
 800e98a:	1a18      	subs	r0, r3, r0
 800e98c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e98e:	1818      	adds	r0, r3, r0
 800e990:	0002      	movs	r2, r0
 800e992:	231f      	movs	r3, #31
 800e994:	401a      	ands	r2, r3
 800e996:	4218      	tst	r0, r3
 800e998:	d065      	beq.n	800ea66 <_dtoa_r+0x952>
 800e99a:	3301      	adds	r3, #1
 800e99c:	1a9b      	subs	r3, r3, r2
 800e99e:	2b04      	cmp	r3, #4
 800e9a0:	dd5d      	ble.n	800ea5e <_dtoa_r+0x94a>
 800e9a2:	231c      	movs	r3, #28
 800e9a4:	1a9b      	subs	r3, r3, r2
 800e9a6:	9a06      	ldr	r2, [sp, #24]
 800e9a8:	18e4      	adds	r4, r4, r3
 800e9aa:	18d2      	adds	r2, r2, r3
 800e9ac:	9206      	str	r2, [sp, #24]
 800e9ae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e9b0:	18d3      	adds	r3, r2, r3
 800e9b2:	930d      	str	r3, [sp, #52]	@ 0x34
 800e9b4:	9b06      	ldr	r3, [sp, #24]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	dd05      	ble.n	800e9c6 <_dtoa_r+0x8b2>
 800e9ba:	001a      	movs	r2, r3
 800e9bc:	9905      	ldr	r1, [sp, #20]
 800e9be:	9803      	ldr	r0, [sp, #12]
 800e9c0:	f000 fcc4 	bl	800f34c <__lshift>
 800e9c4:	9005      	str	r0, [sp, #20]
 800e9c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	dd05      	ble.n	800e9d8 <_dtoa_r+0x8c4>
 800e9cc:	0031      	movs	r1, r6
 800e9ce:	001a      	movs	r2, r3
 800e9d0:	9803      	ldr	r0, [sp, #12]
 800e9d2:	f000 fcbb 	bl	800f34c <__lshift>
 800e9d6:	0006      	movs	r6, r0
 800e9d8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d045      	beq.n	800ea6a <_dtoa_r+0x956>
 800e9de:	0031      	movs	r1, r6
 800e9e0:	9805      	ldr	r0, [sp, #20]
 800e9e2:	f000 fd1f 	bl	800f424 <__mcmp>
 800e9e6:	2800      	cmp	r0, #0
 800e9e8:	da3f      	bge.n	800ea6a <_dtoa_r+0x956>
 800e9ea:	9b04      	ldr	r3, [sp, #16]
 800e9ec:	220a      	movs	r2, #10
 800e9ee:	3b01      	subs	r3, #1
 800e9f0:	930c      	str	r3, [sp, #48]	@ 0x30
 800e9f2:	9905      	ldr	r1, [sp, #20]
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	9803      	ldr	r0, [sp, #12]
 800e9f8:	f000 faee 	bl	800efd8 <__multadd>
 800e9fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e9fe:	9005      	str	r0, [sp, #20]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d100      	bne.n	800ea06 <_dtoa_r+0x8f2>
 800ea04:	e15c      	b.n	800ecc0 <_dtoa_r+0xbac>
 800ea06:	2300      	movs	r3, #0
 800ea08:	0039      	movs	r1, r7
 800ea0a:	220a      	movs	r2, #10
 800ea0c:	9803      	ldr	r0, [sp, #12]
 800ea0e:	f000 fae3 	bl	800efd8 <__multadd>
 800ea12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea14:	0007      	movs	r7, r0
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	dc55      	bgt.n	800eac6 <_dtoa_r+0x9b2>
 800ea1a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ea1c:	2b02      	cmp	r3, #2
 800ea1e:	dc2d      	bgt.n	800ea7c <_dtoa_r+0x968>
 800ea20:	e051      	b.n	800eac6 <_dtoa_r+0x9b2>
 800ea22:	2336      	movs	r3, #54	@ 0x36
 800ea24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ea26:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800ea28:	9c06      	ldr	r4, [sp, #24]
 800ea2a:	1a9b      	subs	r3, r3, r2
 800ea2c:	e73c      	b.n	800e8a8 <_dtoa_r+0x794>
 800ea2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea30:	1e5d      	subs	r5, r3, #1
 800ea32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea34:	42ab      	cmp	r3, r5
 800ea36:	db08      	blt.n	800ea4a <_dtoa_r+0x936>
 800ea38:	1b5d      	subs	r5, r3, r5
 800ea3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea3c:	9c06      	ldr	r4, [sp, #24]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	db00      	blt.n	800ea44 <_dtoa_r+0x930>
 800ea42:	e731      	b.n	800e8a8 <_dtoa_r+0x794>
 800ea44:	1ae4      	subs	r4, r4, r3
 800ea46:	2300      	movs	r3, #0
 800ea48:	e72e      	b.n	800e8a8 <_dtoa_r+0x794>
 800ea4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea4c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ea4e:	1aeb      	subs	r3, r5, r3
 800ea50:	18d3      	adds	r3, r2, r3
 800ea52:	950f      	str	r5, [sp, #60]	@ 0x3c
 800ea54:	9314      	str	r3, [sp, #80]	@ 0x50
 800ea56:	2500      	movs	r5, #0
 800ea58:	e7ef      	b.n	800ea3a <_dtoa_r+0x926>
 800ea5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ea5c:	e75e      	b.n	800e91c <_dtoa_r+0x808>
 800ea5e:	2b04      	cmp	r3, #4
 800ea60:	d0a8      	beq.n	800e9b4 <_dtoa_r+0x8a0>
 800ea62:	331c      	adds	r3, #28
 800ea64:	e79f      	b.n	800e9a6 <_dtoa_r+0x892>
 800ea66:	0013      	movs	r3, r2
 800ea68:	e7fb      	b.n	800ea62 <_dtoa_r+0x94e>
 800ea6a:	9b04      	ldr	r3, [sp, #16]
 800ea6c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ea6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea70:	930e      	str	r3, [sp, #56]	@ 0x38
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	dc23      	bgt.n	800eabe <_dtoa_r+0x9aa>
 800ea76:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ea78:	2b02      	cmp	r3, #2
 800ea7a:	dd20      	ble.n	800eabe <_dtoa_r+0x9aa>
 800ea7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d000      	beq.n	800ea84 <_dtoa_r+0x970>
 800ea82:	e6b5      	b.n	800e7f0 <_dtoa_r+0x6dc>
 800ea84:	0031      	movs	r1, r6
 800ea86:	2205      	movs	r2, #5
 800ea88:	9803      	ldr	r0, [sp, #12]
 800ea8a:	f000 faa5 	bl	800efd8 <__multadd>
 800ea8e:	0006      	movs	r6, r0
 800ea90:	0001      	movs	r1, r0
 800ea92:	9805      	ldr	r0, [sp, #20]
 800ea94:	f000 fcc6 	bl	800f424 <__mcmp>
 800ea98:	2800      	cmp	r0, #0
 800ea9a:	dc00      	bgt.n	800ea9e <_dtoa_r+0x98a>
 800ea9c:	e6a8      	b.n	800e7f0 <_dtoa_r+0x6dc>
 800ea9e:	9b08      	ldr	r3, [sp, #32]
 800eaa0:	9a08      	ldr	r2, [sp, #32]
 800eaa2:	1c5c      	adds	r4, r3, #1
 800eaa4:	2331      	movs	r3, #49	@ 0x31
 800eaa6:	7013      	strb	r3, [r2, #0]
 800eaa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eaaa:	3301      	adds	r3, #1
 800eaac:	930c      	str	r3, [sp, #48]	@ 0x30
 800eaae:	e6a3      	b.n	800e7f8 <_dtoa_r+0x6e4>
 800eab0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800eab2:	0037      	movs	r7, r6
 800eab4:	e7f3      	b.n	800ea9e <_dtoa_r+0x98a>
 800eab6:	9b04      	ldr	r3, [sp, #16]
 800eab8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800eaba:	930c      	str	r3, [sp, #48]	@ 0x30
 800eabc:	e7f9      	b.n	800eab2 <_dtoa_r+0x99e>
 800eabe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d100      	bne.n	800eac6 <_dtoa_r+0x9b2>
 800eac4:	e100      	b.n	800ecc8 <_dtoa_r+0xbb4>
 800eac6:	2c00      	cmp	r4, #0
 800eac8:	dd05      	ble.n	800ead6 <_dtoa_r+0x9c2>
 800eaca:	0039      	movs	r1, r7
 800eacc:	0022      	movs	r2, r4
 800eace:	9803      	ldr	r0, [sp, #12]
 800ead0:	f000 fc3c 	bl	800f34c <__lshift>
 800ead4:	0007      	movs	r7, r0
 800ead6:	0038      	movs	r0, r7
 800ead8:	2d00      	cmp	r5, #0
 800eada:	d018      	beq.n	800eb0e <_dtoa_r+0x9fa>
 800eadc:	6879      	ldr	r1, [r7, #4]
 800eade:	9803      	ldr	r0, [sp, #12]
 800eae0:	f000 fa12 	bl	800ef08 <_Balloc>
 800eae4:	1e04      	subs	r4, r0, #0
 800eae6:	d105      	bne.n	800eaf4 <_dtoa_r+0x9e0>
 800eae8:	0022      	movs	r2, r4
 800eaea:	4b2b      	ldr	r3, [pc, #172]	@ (800eb98 <_dtoa_r+0xa84>)
 800eaec:	482b      	ldr	r0, [pc, #172]	@ (800eb9c <_dtoa_r+0xa88>)
 800eaee:	492c      	ldr	r1, [pc, #176]	@ (800eba0 <_dtoa_r+0xa8c>)
 800eaf0:	f7ff fb25 	bl	800e13e <_dtoa_r+0x2a>
 800eaf4:	0039      	movs	r1, r7
 800eaf6:	693a      	ldr	r2, [r7, #16]
 800eaf8:	310c      	adds	r1, #12
 800eafa:	3202      	adds	r2, #2
 800eafc:	0092      	lsls	r2, r2, #2
 800eafe:	300c      	adds	r0, #12
 800eb00:	f7ff fa70 	bl	800dfe4 <memcpy>
 800eb04:	2201      	movs	r2, #1
 800eb06:	0021      	movs	r1, r4
 800eb08:	9803      	ldr	r0, [sp, #12]
 800eb0a:	f000 fc1f 	bl	800f34c <__lshift>
 800eb0e:	9b08      	ldr	r3, [sp, #32]
 800eb10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb12:	9306      	str	r3, [sp, #24]
 800eb14:	3b01      	subs	r3, #1
 800eb16:	189b      	adds	r3, r3, r2
 800eb18:	2201      	movs	r2, #1
 800eb1a:	9704      	str	r7, [sp, #16]
 800eb1c:	0007      	movs	r7, r0
 800eb1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800eb20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb22:	4013      	ands	r3, r2
 800eb24:	930e      	str	r3, [sp, #56]	@ 0x38
 800eb26:	0031      	movs	r1, r6
 800eb28:	9805      	ldr	r0, [sp, #20]
 800eb2a:	f7ff fa64 	bl	800dff6 <quorem>
 800eb2e:	9904      	ldr	r1, [sp, #16]
 800eb30:	0005      	movs	r5, r0
 800eb32:	900a      	str	r0, [sp, #40]	@ 0x28
 800eb34:	9805      	ldr	r0, [sp, #20]
 800eb36:	f000 fc75 	bl	800f424 <__mcmp>
 800eb3a:	003a      	movs	r2, r7
 800eb3c:	900d      	str	r0, [sp, #52]	@ 0x34
 800eb3e:	0031      	movs	r1, r6
 800eb40:	9803      	ldr	r0, [sp, #12]
 800eb42:	f000 fc8b 	bl	800f45c <__mdiff>
 800eb46:	2201      	movs	r2, #1
 800eb48:	68c3      	ldr	r3, [r0, #12]
 800eb4a:	0004      	movs	r4, r0
 800eb4c:	3530      	adds	r5, #48	@ 0x30
 800eb4e:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d104      	bne.n	800eb5e <_dtoa_r+0xa4a>
 800eb54:	0001      	movs	r1, r0
 800eb56:	9805      	ldr	r0, [sp, #20]
 800eb58:	f000 fc64 	bl	800f424 <__mcmp>
 800eb5c:	9009      	str	r0, [sp, #36]	@ 0x24
 800eb5e:	0021      	movs	r1, r4
 800eb60:	9803      	ldr	r0, [sp, #12]
 800eb62:	f000 fa15 	bl	800ef90 <_Bfree>
 800eb66:	9b06      	ldr	r3, [sp, #24]
 800eb68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb6a:	1c5c      	adds	r4, r3, #1
 800eb6c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800eb6e:	4313      	orrs	r3, r2
 800eb70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb72:	4313      	orrs	r3, r2
 800eb74:	d116      	bne.n	800eba4 <_dtoa_r+0xa90>
 800eb76:	2d39      	cmp	r5, #57	@ 0x39
 800eb78:	d02f      	beq.n	800ebda <_dtoa_r+0xac6>
 800eb7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	dd01      	ble.n	800eb84 <_dtoa_r+0xa70>
 800eb80:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800eb82:	3531      	adds	r5, #49	@ 0x31
 800eb84:	9b06      	ldr	r3, [sp, #24]
 800eb86:	701d      	strb	r5, [r3, #0]
 800eb88:	e638      	b.n	800e7fc <_dtoa_r+0x6e8>
 800eb8a:	46c0      	nop			@ (mov r8, r8)
 800eb8c:	40240000 	.word	0x40240000
 800eb90:	00000433 	.word	0x00000433
 800eb94:	7ff00000 	.word	0x7ff00000
 800eb98:	08010d70 	.word	0x08010d70
 800eb9c:	08010d18 	.word	0x08010d18
 800eba0:	000002ef 	.word	0x000002ef
 800eba4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	db04      	blt.n	800ebb4 <_dtoa_r+0xaa0>
 800ebaa:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ebac:	4313      	orrs	r3, r2
 800ebae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebb0:	4313      	orrs	r3, r2
 800ebb2:	d11e      	bne.n	800ebf2 <_dtoa_r+0xade>
 800ebb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	dde4      	ble.n	800eb84 <_dtoa_r+0xa70>
 800ebba:	9905      	ldr	r1, [sp, #20]
 800ebbc:	2201      	movs	r2, #1
 800ebbe:	9803      	ldr	r0, [sp, #12]
 800ebc0:	f000 fbc4 	bl	800f34c <__lshift>
 800ebc4:	0031      	movs	r1, r6
 800ebc6:	9005      	str	r0, [sp, #20]
 800ebc8:	f000 fc2c 	bl	800f424 <__mcmp>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	dc02      	bgt.n	800ebd6 <_dtoa_r+0xac2>
 800ebd0:	d1d8      	bne.n	800eb84 <_dtoa_r+0xa70>
 800ebd2:	07eb      	lsls	r3, r5, #31
 800ebd4:	d5d6      	bpl.n	800eb84 <_dtoa_r+0xa70>
 800ebd6:	2d39      	cmp	r5, #57	@ 0x39
 800ebd8:	d1d2      	bne.n	800eb80 <_dtoa_r+0xa6c>
 800ebda:	2339      	movs	r3, #57	@ 0x39
 800ebdc:	9a06      	ldr	r2, [sp, #24]
 800ebde:	7013      	strb	r3, [r2, #0]
 800ebe0:	0023      	movs	r3, r4
 800ebe2:	001c      	movs	r4, r3
 800ebe4:	3b01      	subs	r3, #1
 800ebe6:	781a      	ldrb	r2, [r3, #0]
 800ebe8:	2a39      	cmp	r2, #57	@ 0x39
 800ebea:	d04f      	beq.n	800ec8c <_dtoa_r+0xb78>
 800ebec:	3201      	adds	r2, #1
 800ebee:	701a      	strb	r2, [r3, #0]
 800ebf0:	e604      	b.n	800e7fc <_dtoa_r+0x6e8>
 800ebf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	dd03      	ble.n	800ec00 <_dtoa_r+0xaec>
 800ebf8:	2d39      	cmp	r5, #57	@ 0x39
 800ebfa:	d0ee      	beq.n	800ebda <_dtoa_r+0xac6>
 800ebfc:	3501      	adds	r5, #1
 800ebfe:	e7c1      	b.n	800eb84 <_dtoa_r+0xa70>
 800ec00:	9b06      	ldr	r3, [sp, #24]
 800ec02:	9a06      	ldr	r2, [sp, #24]
 800ec04:	701d      	strb	r5, [r3, #0]
 800ec06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec08:	4293      	cmp	r3, r2
 800ec0a:	d02a      	beq.n	800ec62 <_dtoa_r+0xb4e>
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	220a      	movs	r2, #10
 800ec10:	9905      	ldr	r1, [sp, #20]
 800ec12:	9803      	ldr	r0, [sp, #12]
 800ec14:	f000 f9e0 	bl	800efd8 <__multadd>
 800ec18:	9b04      	ldr	r3, [sp, #16]
 800ec1a:	9005      	str	r0, [sp, #20]
 800ec1c:	42bb      	cmp	r3, r7
 800ec1e:	d109      	bne.n	800ec34 <_dtoa_r+0xb20>
 800ec20:	2300      	movs	r3, #0
 800ec22:	220a      	movs	r2, #10
 800ec24:	9904      	ldr	r1, [sp, #16]
 800ec26:	9803      	ldr	r0, [sp, #12]
 800ec28:	f000 f9d6 	bl	800efd8 <__multadd>
 800ec2c:	9004      	str	r0, [sp, #16]
 800ec2e:	0007      	movs	r7, r0
 800ec30:	9406      	str	r4, [sp, #24]
 800ec32:	e778      	b.n	800eb26 <_dtoa_r+0xa12>
 800ec34:	9904      	ldr	r1, [sp, #16]
 800ec36:	2300      	movs	r3, #0
 800ec38:	220a      	movs	r2, #10
 800ec3a:	9803      	ldr	r0, [sp, #12]
 800ec3c:	f000 f9cc 	bl	800efd8 <__multadd>
 800ec40:	2300      	movs	r3, #0
 800ec42:	9004      	str	r0, [sp, #16]
 800ec44:	220a      	movs	r2, #10
 800ec46:	0039      	movs	r1, r7
 800ec48:	9803      	ldr	r0, [sp, #12]
 800ec4a:	f000 f9c5 	bl	800efd8 <__multadd>
 800ec4e:	e7ee      	b.n	800ec2e <_dtoa_r+0xb1a>
 800ec50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec52:	2401      	movs	r4, #1
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	dd00      	ble.n	800ec5a <_dtoa_r+0xb46>
 800ec58:	001c      	movs	r4, r3
 800ec5a:	9b08      	ldr	r3, [sp, #32]
 800ec5c:	191c      	adds	r4, r3, r4
 800ec5e:	2300      	movs	r3, #0
 800ec60:	9304      	str	r3, [sp, #16]
 800ec62:	9905      	ldr	r1, [sp, #20]
 800ec64:	2201      	movs	r2, #1
 800ec66:	9803      	ldr	r0, [sp, #12]
 800ec68:	f000 fb70 	bl	800f34c <__lshift>
 800ec6c:	0031      	movs	r1, r6
 800ec6e:	9005      	str	r0, [sp, #20]
 800ec70:	f000 fbd8 	bl	800f424 <__mcmp>
 800ec74:	2800      	cmp	r0, #0
 800ec76:	dcb3      	bgt.n	800ebe0 <_dtoa_r+0xacc>
 800ec78:	d101      	bne.n	800ec7e <_dtoa_r+0xb6a>
 800ec7a:	07ed      	lsls	r5, r5, #31
 800ec7c:	d4b0      	bmi.n	800ebe0 <_dtoa_r+0xacc>
 800ec7e:	0023      	movs	r3, r4
 800ec80:	001c      	movs	r4, r3
 800ec82:	3b01      	subs	r3, #1
 800ec84:	781a      	ldrb	r2, [r3, #0]
 800ec86:	2a30      	cmp	r2, #48	@ 0x30
 800ec88:	d0fa      	beq.n	800ec80 <_dtoa_r+0xb6c>
 800ec8a:	e5b7      	b.n	800e7fc <_dtoa_r+0x6e8>
 800ec8c:	9a08      	ldr	r2, [sp, #32]
 800ec8e:	429a      	cmp	r2, r3
 800ec90:	d1a7      	bne.n	800ebe2 <_dtoa_r+0xace>
 800ec92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec94:	3301      	adds	r3, #1
 800ec96:	930c      	str	r3, [sp, #48]	@ 0x30
 800ec98:	2331      	movs	r3, #49	@ 0x31
 800ec9a:	7013      	strb	r3, [r2, #0]
 800ec9c:	e5ae      	b.n	800e7fc <_dtoa_r+0x6e8>
 800ec9e:	4b15      	ldr	r3, [pc, #84]	@ (800ecf4 <_dtoa_r+0xbe0>)
 800eca0:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800eca2:	9308      	str	r3, [sp, #32]
 800eca4:	4b14      	ldr	r3, [pc, #80]	@ (800ecf8 <_dtoa_r+0xbe4>)
 800eca6:	2a00      	cmp	r2, #0
 800eca8:	d001      	beq.n	800ecae <_dtoa_r+0xb9a>
 800ecaa:	f7ff fa7b 	bl	800e1a4 <_dtoa_r+0x90>
 800ecae:	f7ff fa7b 	bl	800e1a8 <_dtoa_r+0x94>
 800ecb2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ecb4:	2b01      	cmp	r3, #1
 800ecb6:	dc00      	bgt.n	800ecba <_dtoa_r+0xba6>
 800ecb8:	e648      	b.n	800e94c <_dtoa_r+0x838>
 800ecba:	2001      	movs	r0, #1
 800ecbc:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ecbe:	e665      	b.n	800e98c <_dtoa_r+0x878>
 800ecc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	dc00      	bgt.n	800ecc8 <_dtoa_r+0xbb4>
 800ecc6:	e6d6      	b.n	800ea76 <_dtoa_r+0x962>
 800ecc8:	2400      	movs	r4, #0
 800ecca:	0031      	movs	r1, r6
 800eccc:	9805      	ldr	r0, [sp, #20]
 800ecce:	f7ff f992 	bl	800dff6 <quorem>
 800ecd2:	9b08      	ldr	r3, [sp, #32]
 800ecd4:	3030      	adds	r0, #48	@ 0x30
 800ecd6:	5518      	strb	r0, [r3, r4]
 800ecd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ecda:	3401      	adds	r4, #1
 800ecdc:	0005      	movs	r5, r0
 800ecde:	429c      	cmp	r4, r3
 800ece0:	dab6      	bge.n	800ec50 <_dtoa_r+0xb3c>
 800ece2:	2300      	movs	r3, #0
 800ece4:	220a      	movs	r2, #10
 800ece6:	9905      	ldr	r1, [sp, #20]
 800ece8:	9803      	ldr	r0, [sp, #12]
 800ecea:	f000 f975 	bl	800efd8 <__multadd>
 800ecee:	9005      	str	r0, [sp, #20]
 800ecf0:	e7eb      	b.n	800ecca <_dtoa_r+0xbb6>
 800ecf2:	46c0      	nop			@ (mov r8, r8)
 800ecf4:	08010cf4 	.word	0x08010cf4
 800ecf8:	08010cfc 	.word	0x08010cfc

0800ecfc <_free_r>:
 800ecfc:	b570      	push	{r4, r5, r6, lr}
 800ecfe:	0005      	movs	r5, r0
 800ed00:	1e0c      	subs	r4, r1, #0
 800ed02:	d010      	beq.n	800ed26 <_free_r+0x2a>
 800ed04:	3c04      	subs	r4, #4
 800ed06:	6823      	ldr	r3, [r4, #0]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	da00      	bge.n	800ed0e <_free_r+0x12>
 800ed0c:	18e4      	adds	r4, r4, r3
 800ed0e:	0028      	movs	r0, r5
 800ed10:	f000 f8ea 	bl	800eee8 <__malloc_lock>
 800ed14:	4a1d      	ldr	r2, [pc, #116]	@ (800ed8c <_free_r+0x90>)
 800ed16:	6813      	ldr	r3, [r2, #0]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d105      	bne.n	800ed28 <_free_r+0x2c>
 800ed1c:	6063      	str	r3, [r4, #4]
 800ed1e:	6014      	str	r4, [r2, #0]
 800ed20:	0028      	movs	r0, r5
 800ed22:	f000 f8e9 	bl	800eef8 <__malloc_unlock>
 800ed26:	bd70      	pop	{r4, r5, r6, pc}
 800ed28:	42a3      	cmp	r3, r4
 800ed2a:	d908      	bls.n	800ed3e <_free_r+0x42>
 800ed2c:	6820      	ldr	r0, [r4, #0]
 800ed2e:	1821      	adds	r1, r4, r0
 800ed30:	428b      	cmp	r3, r1
 800ed32:	d1f3      	bne.n	800ed1c <_free_r+0x20>
 800ed34:	6819      	ldr	r1, [r3, #0]
 800ed36:	685b      	ldr	r3, [r3, #4]
 800ed38:	1809      	adds	r1, r1, r0
 800ed3a:	6021      	str	r1, [r4, #0]
 800ed3c:	e7ee      	b.n	800ed1c <_free_r+0x20>
 800ed3e:	001a      	movs	r2, r3
 800ed40:	685b      	ldr	r3, [r3, #4]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d001      	beq.n	800ed4a <_free_r+0x4e>
 800ed46:	42a3      	cmp	r3, r4
 800ed48:	d9f9      	bls.n	800ed3e <_free_r+0x42>
 800ed4a:	6811      	ldr	r1, [r2, #0]
 800ed4c:	1850      	adds	r0, r2, r1
 800ed4e:	42a0      	cmp	r0, r4
 800ed50:	d10b      	bne.n	800ed6a <_free_r+0x6e>
 800ed52:	6820      	ldr	r0, [r4, #0]
 800ed54:	1809      	adds	r1, r1, r0
 800ed56:	1850      	adds	r0, r2, r1
 800ed58:	6011      	str	r1, [r2, #0]
 800ed5a:	4283      	cmp	r3, r0
 800ed5c:	d1e0      	bne.n	800ed20 <_free_r+0x24>
 800ed5e:	6818      	ldr	r0, [r3, #0]
 800ed60:	685b      	ldr	r3, [r3, #4]
 800ed62:	1841      	adds	r1, r0, r1
 800ed64:	6011      	str	r1, [r2, #0]
 800ed66:	6053      	str	r3, [r2, #4]
 800ed68:	e7da      	b.n	800ed20 <_free_r+0x24>
 800ed6a:	42a0      	cmp	r0, r4
 800ed6c:	d902      	bls.n	800ed74 <_free_r+0x78>
 800ed6e:	230c      	movs	r3, #12
 800ed70:	602b      	str	r3, [r5, #0]
 800ed72:	e7d5      	b.n	800ed20 <_free_r+0x24>
 800ed74:	6820      	ldr	r0, [r4, #0]
 800ed76:	1821      	adds	r1, r4, r0
 800ed78:	428b      	cmp	r3, r1
 800ed7a:	d103      	bne.n	800ed84 <_free_r+0x88>
 800ed7c:	6819      	ldr	r1, [r3, #0]
 800ed7e:	685b      	ldr	r3, [r3, #4]
 800ed80:	1809      	adds	r1, r1, r0
 800ed82:	6021      	str	r1, [r4, #0]
 800ed84:	6063      	str	r3, [r4, #4]
 800ed86:	6054      	str	r4, [r2, #4]
 800ed88:	e7ca      	b.n	800ed20 <_free_r+0x24>
 800ed8a:	46c0      	nop			@ (mov r8, r8)
 800ed8c:	20002000 	.word	0x20002000

0800ed90 <malloc>:
 800ed90:	b510      	push	{r4, lr}
 800ed92:	4b03      	ldr	r3, [pc, #12]	@ (800eda0 <malloc+0x10>)
 800ed94:	0001      	movs	r1, r0
 800ed96:	6818      	ldr	r0, [r3, #0]
 800ed98:	f000 f826 	bl	800ede8 <_malloc_r>
 800ed9c:	bd10      	pop	{r4, pc}
 800ed9e:	46c0      	nop			@ (mov r8, r8)
 800eda0:	20000054 	.word	0x20000054

0800eda4 <sbrk_aligned>:
 800eda4:	b570      	push	{r4, r5, r6, lr}
 800eda6:	4e0f      	ldr	r6, [pc, #60]	@ (800ede4 <sbrk_aligned+0x40>)
 800eda8:	000d      	movs	r5, r1
 800edaa:	6831      	ldr	r1, [r6, #0]
 800edac:	0004      	movs	r4, r0
 800edae:	2900      	cmp	r1, #0
 800edb0:	d102      	bne.n	800edb8 <sbrk_aligned+0x14>
 800edb2:	f001 f855 	bl	800fe60 <_sbrk_r>
 800edb6:	6030      	str	r0, [r6, #0]
 800edb8:	0029      	movs	r1, r5
 800edba:	0020      	movs	r0, r4
 800edbc:	f001 f850 	bl	800fe60 <_sbrk_r>
 800edc0:	1c43      	adds	r3, r0, #1
 800edc2:	d103      	bne.n	800edcc <sbrk_aligned+0x28>
 800edc4:	2501      	movs	r5, #1
 800edc6:	426d      	negs	r5, r5
 800edc8:	0028      	movs	r0, r5
 800edca:	bd70      	pop	{r4, r5, r6, pc}
 800edcc:	2303      	movs	r3, #3
 800edce:	1cc5      	adds	r5, r0, #3
 800edd0:	439d      	bics	r5, r3
 800edd2:	42a8      	cmp	r0, r5
 800edd4:	d0f8      	beq.n	800edc8 <sbrk_aligned+0x24>
 800edd6:	1a29      	subs	r1, r5, r0
 800edd8:	0020      	movs	r0, r4
 800edda:	f001 f841 	bl	800fe60 <_sbrk_r>
 800edde:	3001      	adds	r0, #1
 800ede0:	d1f2      	bne.n	800edc8 <sbrk_aligned+0x24>
 800ede2:	e7ef      	b.n	800edc4 <sbrk_aligned+0x20>
 800ede4:	20001ffc 	.word	0x20001ffc

0800ede8 <_malloc_r>:
 800ede8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800edea:	2203      	movs	r2, #3
 800edec:	1ccb      	adds	r3, r1, #3
 800edee:	4393      	bics	r3, r2
 800edf0:	3308      	adds	r3, #8
 800edf2:	0005      	movs	r5, r0
 800edf4:	001f      	movs	r7, r3
 800edf6:	2b0c      	cmp	r3, #12
 800edf8:	d234      	bcs.n	800ee64 <_malloc_r+0x7c>
 800edfa:	270c      	movs	r7, #12
 800edfc:	42b9      	cmp	r1, r7
 800edfe:	d833      	bhi.n	800ee68 <_malloc_r+0x80>
 800ee00:	0028      	movs	r0, r5
 800ee02:	f000 f871 	bl	800eee8 <__malloc_lock>
 800ee06:	4e37      	ldr	r6, [pc, #220]	@ (800eee4 <_malloc_r+0xfc>)
 800ee08:	6833      	ldr	r3, [r6, #0]
 800ee0a:	001c      	movs	r4, r3
 800ee0c:	2c00      	cmp	r4, #0
 800ee0e:	d12f      	bne.n	800ee70 <_malloc_r+0x88>
 800ee10:	0039      	movs	r1, r7
 800ee12:	0028      	movs	r0, r5
 800ee14:	f7ff ffc6 	bl	800eda4 <sbrk_aligned>
 800ee18:	0004      	movs	r4, r0
 800ee1a:	1c43      	adds	r3, r0, #1
 800ee1c:	d15f      	bne.n	800eede <_malloc_r+0xf6>
 800ee1e:	6834      	ldr	r4, [r6, #0]
 800ee20:	9400      	str	r4, [sp, #0]
 800ee22:	9b00      	ldr	r3, [sp, #0]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d14a      	bne.n	800eebe <_malloc_r+0xd6>
 800ee28:	2c00      	cmp	r4, #0
 800ee2a:	d052      	beq.n	800eed2 <_malloc_r+0xea>
 800ee2c:	6823      	ldr	r3, [r4, #0]
 800ee2e:	0028      	movs	r0, r5
 800ee30:	18e3      	adds	r3, r4, r3
 800ee32:	9900      	ldr	r1, [sp, #0]
 800ee34:	9301      	str	r3, [sp, #4]
 800ee36:	f001 f813 	bl	800fe60 <_sbrk_r>
 800ee3a:	9b01      	ldr	r3, [sp, #4]
 800ee3c:	4283      	cmp	r3, r0
 800ee3e:	d148      	bne.n	800eed2 <_malloc_r+0xea>
 800ee40:	6823      	ldr	r3, [r4, #0]
 800ee42:	0028      	movs	r0, r5
 800ee44:	1aff      	subs	r7, r7, r3
 800ee46:	0039      	movs	r1, r7
 800ee48:	f7ff ffac 	bl	800eda4 <sbrk_aligned>
 800ee4c:	3001      	adds	r0, #1
 800ee4e:	d040      	beq.n	800eed2 <_malloc_r+0xea>
 800ee50:	6823      	ldr	r3, [r4, #0]
 800ee52:	19db      	adds	r3, r3, r7
 800ee54:	6023      	str	r3, [r4, #0]
 800ee56:	6833      	ldr	r3, [r6, #0]
 800ee58:	685a      	ldr	r2, [r3, #4]
 800ee5a:	2a00      	cmp	r2, #0
 800ee5c:	d133      	bne.n	800eec6 <_malloc_r+0xde>
 800ee5e:	9b00      	ldr	r3, [sp, #0]
 800ee60:	6033      	str	r3, [r6, #0]
 800ee62:	e019      	b.n	800ee98 <_malloc_r+0xb0>
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	dac9      	bge.n	800edfc <_malloc_r+0x14>
 800ee68:	230c      	movs	r3, #12
 800ee6a:	602b      	str	r3, [r5, #0]
 800ee6c:	2000      	movs	r0, #0
 800ee6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ee70:	6821      	ldr	r1, [r4, #0]
 800ee72:	1bc9      	subs	r1, r1, r7
 800ee74:	d420      	bmi.n	800eeb8 <_malloc_r+0xd0>
 800ee76:	290b      	cmp	r1, #11
 800ee78:	d90a      	bls.n	800ee90 <_malloc_r+0xa8>
 800ee7a:	19e2      	adds	r2, r4, r7
 800ee7c:	6027      	str	r7, [r4, #0]
 800ee7e:	42a3      	cmp	r3, r4
 800ee80:	d104      	bne.n	800ee8c <_malloc_r+0xa4>
 800ee82:	6032      	str	r2, [r6, #0]
 800ee84:	6863      	ldr	r3, [r4, #4]
 800ee86:	6011      	str	r1, [r2, #0]
 800ee88:	6053      	str	r3, [r2, #4]
 800ee8a:	e005      	b.n	800ee98 <_malloc_r+0xb0>
 800ee8c:	605a      	str	r2, [r3, #4]
 800ee8e:	e7f9      	b.n	800ee84 <_malloc_r+0x9c>
 800ee90:	6862      	ldr	r2, [r4, #4]
 800ee92:	42a3      	cmp	r3, r4
 800ee94:	d10e      	bne.n	800eeb4 <_malloc_r+0xcc>
 800ee96:	6032      	str	r2, [r6, #0]
 800ee98:	0028      	movs	r0, r5
 800ee9a:	f000 f82d 	bl	800eef8 <__malloc_unlock>
 800ee9e:	0020      	movs	r0, r4
 800eea0:	2207      	movs	r2, #7
 800eea2:	300b      	adds	r0, #11
 800eea4:	1d23      	adds	r3, r4, #4
 800eea6:	4390      	bics	r0, r2
 800eea8:	1ac2      	subs	r2, r0, r3
 800eeaa:	4298      	cmp	r0, r3
 800eeac:	d0df      	beq.n	800ee6e <_malloc_r+0x86>
 800eeae:	1a1b      	subs	r3, r3, r0
 800eeb0:	50a3      	str	r3, [r4, r2]
 800eeb2:	e7dc      	b.n	800ee6e <_malloc_r+0x86>
 800eeb4:	605a      	str	r2, [r3, #4]
 800eeb6:	e7ef      	b.n	800ee98 <_malloc_r+0xb0>
 800eeb8:	0023      	movs	r3, r4
 800eeba:	6864      	ldr	r4, [r4, #4]
 800eebc:	e7a6      	b.n	800ee0c <_malloc_r+0x24>
 800eebe:	9c00      	ldr	r4, [sp, #0]
 800eec0:	6863      	ldr	r3, [r4, #4]
 800eec2:	9300      	str	r3, [sp, #0]
 800eec4:	e7ad      	b.n	800ee22 <_malloc_r+0x3a>
 800eec6:	001a      	movs	r2, r3
 800eec8:	685b      	ldr	r3, [r3, #4]
 800eeca:	42a3      	cmp	r3, r4
 800eecc:	d1fb      	bne.n	800eec6 <_malloc_r+0xde>
 800eece:	2300      	movs	r3, #0
 800eed0:	e7da      	b.n	800ee88 <_malloc_r+0xa0>
 800eed2:	230c      	movs	r3, #12
 800eed4:	0028      	movs	r0, r5
 800eed6:	602b      	str	r3, [r5, #0]
 800eed8:	f000 f80e 	bl	800eef8 <__malloc_unlock>
 800eedc:	e7c6      	b.n	800ee6c <_malloc_r+0x84>
 800eede:	6007      	str	r7, [r0, #0]
 800eee0:	e7da      	b.n	800ee98 <_malloc_r+0xb0>
 800eee2:	46c0      	nop			@ (mov r8, r8)
 800eee4:	20002000 	.word	0x20002000

0800eee8 <__malloc_lock>:
 800eee8:	b510      	push	{r4, lr}
 800eeea:	4802      	ldr	r0, [pc, #8]	@ (800eef4 <__malloc_lock+0xc>)
 800eeec:	f7ff f86d 	bl	800dfca <__retarget_lock_acquire_recursive>
 800eef0:	bd10      	pop	{r4, pc}
 800eef2:	46c0      	nop			@ (mov r8, r8)
 800eef4:	20001ff8 	.word	0x20001ff8

0800eef8 <__malloc_unlock>:
 800eef8:	b510      	push	{r4, lr}
 800eefa:	4802      	ldr	r0, [pc, #8]	@ (800ef04 <__malloc_unlock+0xc>)
 800eefc:	f7ff f866 	bl	800dfcc <__retarget_lock_release_recursive>
 800ef00:	bd10      	pop	{r4, pc}
 800ef02:	46c0      	nop			@ (mov r8, r8)
 800ef04:	20001ff8 	.word	0x20001ff8

0800ef08 <_Balloc>:
 800ef08:	b570      	push	{r4, r5, r6, lr}
 800ef0a:	69c5      	ldr	r5, [r0, #28]
 800ef0c:	0006      	movs	r6, r0
 800ef0e:	000c      	movs	r4, r1
 800ef10:	2d00      	cmp	r5, #0
 800ef12:	d10e      	bne.n	800ef32 <_Balloc+0x2a>
 800ef14:	2010      	movs	r0, #16
 800ef16:	f7ff ff3b 	bl	800ed90 <malloc>
 800ef1a:	1e02      	subs	r2, r0, #0
 800ef1c:	61f0      	str	r0, [r6, #28]
 800ef1e:	d104      	bne.n	800ef2a <_Balloc+0x22>
 800ef20:	216b      	movs	r1, #107	@ 0x6b
 800ef22:	4b19      	ldr	r3, [pc, #100]	@ (800ef88 <_Balloc+0x80>)
 800ef24:	4819      	ldr	r0, [pc, #100]	@ (800ef8c <_Balloc+0x84>)
 800ef26:	f000 ffad 	bl	800fe84 <__assert_func>
 800ef2a:	6045      	str	r5, [r0, #4]
 800ef2c:	6085      	str	r5, [r0, #8]
 800ef2e:	6005      	str	r5, [r0, #0]
 800ef30:	60c5      	str	r5, [r0, #12]
 800ef32:	69f5      	ldr	r5, [r6, #28]
 800ef34:	68eb      	ldr	r3, [r5, #12]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d013      	beq.n	800ef62 <_Balloc+0x5a>
 800ef3a:	69f3      	ldr	r3, [r6, #28]
 800ef3c:	00a2      	lsls	r2, r4, #2
 800ef3e:	68db      	ldr	r3, [r3, #12]
 800ef40:	189b      	adds	r3, r3, r2
 800ef42:	6818      	ldr	r0, [r3, #0]
 800ef44:	2800      	cmp	r0, #0
 800ef46:	d118      	bne.n	800ef7a <_Balloc+0x72>
 800ef48:	2101      	movs	r1, #1
 800ef4a:	000d      	movs	r5, r1
 800ef4c:	40a5      	lsls	r5, r4
 800ef4e:	1d6a      	adds	r2, r5, #5
 800ef50:	0030      	movs	r0, r6
 800ef52:	0092      	lsls	r2, r2, #2
 800ef54:	f000 ffb4 	bl	800fec0 <_calloc_r>
 800ef58:	2800      	cmp	r0, #0
 800ef5a:	d00c      	beq.n	800ef76 <_Balloc+0x6e>
 800ef5c:	6044      	str	r4, [r0, #4]
 800ef5e:	6085      	str	r5, [r0, #8]
 800ef60:	e00d      	b.n	800ef7e <_Balloc+0x76>
 800ef62:	2221      	movs	r2, #33	@ 0x21
 800ef64:	2104      	movs	r1, #4
 800ef66:	0030      	movs	r0, r6
 800ef68:	f000 ffaa 	bl	800fec0 <_calloc_r>
 800ef6c:	69f3      	ldr	r3, [r6, #28]
 800ef6e:	60e8      	str	r0, [r5, #12]
 800ef70:	68db      	ldr	r3, [r3, #12]
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d1e1      	bne.n	800ef3a <_Balloc+0x32>
 800ef76:	2000      	movs	r0, #0
 800ef78:	bd70      	pop	{r4, r5, r6, pc}
 800ef7a:	6802      	ldr	r2, [r0, #0]
 800ef7c:	601a      	str	r2, [r3, #0]
 800ef7e:	2300      	movs	r3, #0
 800ef80:	6103      	str	r3, [r0, #16]
 800ef82:	60c3      	str	r3, [r0, #12]
 800ef84:	e7f8      	b.n	800ef78 <_Balloc+0x70>
 800ef86:	46c0      	nop			@ (mov r8, r8)
 800ef88:	08010d01 	.word	0x08010d01
 800ef8c:	08010d81 	.word	0x08010d81

0800ef90 <_Bfree>:
 800ef90:	b570      	push	{r4, r5, r6, lr}
 800ef92:	69c6      	ldr	r6, [r0, #28]
 800ef94:	0005      	movs	r5, r0
 800ef96:	000c      	movs	r4, r1
 800ef98:	2e00      	cmp	r6, #0
 800ef9a:	d10e      	bne.n	800efba <_Bfree+0x2a>
 800ef9c:	2010      	movs	r0, #16
 800ef9e:	f7ff fef7 	bl	800ed90 <malloc>
 800efa2:	1e02      	subs	r2, r0, #0
 800efa4:	61e8      	str	r0, [r5, #28]
 800efa6:	d104      	bne.n	800efb2 <_Bfree+0x22>
 800efa8:	218f      	movs	r1, #143	@ 0x8f
 800efaa:	4b09      	ldr	r3, [pc, #36]	@ (800efd0 <_Bfree+0x40>)
 800efac:	4809      	ldr	r0, [pc, #36]	@ (800efd4 <_Bfree+0x44>)
 800efae:	f000 ff69 	bl	800fe84 <__assert_func>
 800efb2:	6046      	str	r6, [r0, #4]
 800efb4:	6086      	str	r6, [r0, #8]
 800efb6:	6006      	str	r6, [r0, #0]
 800efb8:	60c6      	str	r6, [r0, #12]
 800efba:	2c00      	cmp	r4, #0
 800efbc:	d007      	beq.n	800efce <_Bfree+0x3e>
 800efbe:	69eb      	ldr	r3, [r5, #28]
 800efc0:	6862      	ldr	r2, [r4, #4]
 800efc2:	68db      	ldr	r3, [r3, #12]
 800efc4:	0092      	lsls	r2, r2, #2
 800efc6:	189b      	adds	r3, r3, r2
 800efc8:	681a      	ldr	r2, [r3, #0]
 800efca:	6022      	str	r2, [r4, #0]
 800efcc:	601c      	str	r4, [r3, #0]
 800efce:	bd70      	pop	{r4, r5, r6, pc}
 800efd0:	08010d01 	.word	0x08010d01
 800efd4:	08010d81 	.word	0x08010d81

0800efd8 <__multadd>:
 800efd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800efda:	000f      	movs	r7, r1
 800efdc:	9001      	str	r0, [sp, #4]
 800efde:	000c      	movs	r4, r1
 800efe0:	001e      	movs	r6, r3
 800efe2:	2000      	movs	r0, #0
 800efe4:	690d      	ldr	r5, [r1, #16]
 800efe6:	3714      	adds	r7, #20
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	3001      	adds	r0, #1
 800efec:	b299      	uxth	r1, r3
 800efee:	4351      	muls	r1, r2
 800eff0:	0c1b      	lsrs	r3, r3, #16
 800eff2:	4353      	muls	r3, r2
 800eff4:	1989      	adds	r1, r1, r6
 800eff6:	0c0e      	lsrs	r6, r1, #16
 800eff8:	199b      	adds	r3, r3, r6
 800effa:	0c1e      	lsrs	r6, r3, #16
 800effc:	b289      	uxth	r1, r1
 800effe:	041b      	lsls	r3, r3, #16
 800f000:	185b      	adds	r3, r3, r1
 800f002:	c708      	stmia	r7!, {r3}
 800f004:	4285      	cmp	r5, r0
 800f006:	dcef      	bgt.n	800efe8 <__multadd+0x10>
 800f008:	2e00      	cmp	r6, #0
 800f00a:	d022      	beq.n	800f052 <__multadd+0x7a>
 800f00c:	68a3      	ldr	r3, [r4, #8]
 800f00e:	42ab      	cmp	r3, r5
 800f010:	dc19      	bgt.n	800f046 <__multadd+0x6e>
 800f012:	6861      	ldr	r1, [r4, #4]
 800f014:	9801      	ldr	r0, [sp, #4]
 800f016:	3101      	adds	r1, #1
 800f018:	f7ff ff76 	bl	800ef08 <_Balloc>
 800f01c:	1e07      	subs	r7, r0, #0
 800f01e:	d105      	bne.n	800f02c <__multadd+0x54>
 800f020:	003a      	movs	r2, r7
 800f022:	21ba      	movs	r1, #186	@ 0xba
 800f024:	4b0c      	ldr	r3, [pc, #48]	@ (800f058 <__multadd+0x80>)
 800f026:	480d      	ldr	r0, [pc, #52]	@ (800f05c <__multadd+0x84>)
 800f028:	f000 ff2c 	bl	800fe84 <__assert_func>
 800f02c:	0021      	movs	r1, r4
 800f02e:	6922      	ldr	r2, [r4, #16]
 800f030:	310c      	adds	r1, #12
 800f032:	3202      	adds	r2, #2
 800f034:	0092      	lsls	r2, r2, #2
 800f036:	300c      	adds	r0, #12
 800f038:	f7fe ffd4 	bl	800dfe4 <memcpy>
 800f03c:	0021      	movs	r1, r4
 800f03e:	9801      	ldr	r0, [sp, #4]
 800f040:	f7ff ffa6 	bl	800ef90 <_Bfree>
 800f044:	003c      	movs	r4, r7
 800f046:	1d2b      	adds	r3, r5, #4
 800f048:	009b      	lsls	r3, r3, #2
 800f04a:	18e3      	adds	r3, r4, r3
 800f04c:	3501      	adds	r5, #1
 800f04e:	605e      	str	r6, [r3, #4]
 800f050:	6125      	str	r5, [r4, #16]
 800f052:	0020      	movs	r0, r4
 800f054:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f056:	46c0      	nop			@ (mov r8, r8)
 800f058:	08010d70 	.word	0x08010d70
 800f05c:	08010d81 	.word	0x08010d81

0800f060 <__hi0bits>:
 800f060:	2280      	movs	r2, #128	@ 0x80
 800f062:	0003      	movs	r3, r0
 800f064:	0252      	lsls	r2, r2, #9
 800f066:	2000      	movs	r0, #0
 800f068:	4293      	cmp	r3, r2
 800f06a:	d201      	bcs.n	800f070 <__hi0bits+0x10>
 800f06c:	041b      	lsls	r3, r3, #16
 800f06e:	3010      	adds	r0, #16
 800f070:	2280      	movs	r2, #128	@ 0x80
 800f072:	0452      	lsls	r2, r2, #17
 800f074:	4293      	cmp	r3, r2
 800f076:	d201      	bcs.n	800f07c <__hi0bits+0x1c>
 800f078:	3008      	adds	r0, #8
 800f07a:	021b      	lsls	r3, r3, #8
 800f07c:	2280      	movs	r2, #128	@ 0x80
 800f07e:	0552      	lsls	r2, r2, #21
 800f080:	4293      	cmp	r3, r2
 800f082:	d201      	bcs.n	800f088 <__hi0bits+0x28>
 800f084:	3004      	adds	r0, #4
 800f086:	011b      	lsls	r3, r3, #4
 800f088:	2280      	movs	r2, #128	@ 0x80
 800f08a:	05d2      	lsls	r2, r2, #23
 800f08c:	4293      	cmp	r3, r2
 800f08e:	d201      	bcs.n	800f094 <__hi0bits+0x34>
 800f090:	3002      	adds	r0, #2
 800f092:	009b      	lsls	r3, r3, #2
 800f094:	2b00      	cmp	r3, #0
 800f096:	db03      	blt.n	800f0a0 <__hi0bits+0x40>
 800f098:	3001      	adds	r0, #1
 800f09a:	4213      	tst	r3, r2
 800f09c:	d100      	bne.n	800f0a0 <__hi0bits+0x40>
 800f09e:	2020      	movs	r0, #32
 800f0a0:	4770      	bx	lr

0800f0a2 <__lo0bits>:
 800f0a2:	6803      	ldr	r3, [r0, #0]
 800f0a4:	0001      	movs	r1, r0
 800f0a6:	2207      	movs	r2, #7
 800f0a8:	0018      	movs	r0, r3
 800f0aa:	4010      	ands	r0, r2
 800f0ac:	4213      	tst	r3, r2
 800f0ae:	d00d      	beq.n	800f0cc <__lo0bits+0x2a>
 800f0b0:	3a06      	subs	r2, #6
 800f0b2:	2000      	movs	r0, #0
 800f0b4:	4213      	tst	r3, r2
 800f0b6:	d105      	bne.n	800f0c4 <__lo0bits+0x22>
 800f0b8:	3002      	adds	r0, #2
 800f0ba:	4203      	tst	r3, r0
 800f0bc:	d003      	beq.n	800f0c6 <__lo0bits+0x24>
 800f0be:	40d3      	lsrs	r3, r2
 800f0c0:	0010      	movs	r0, r2
 800f0c2:	600b      	str	r3, [r1, #0]
 800f0c4:	4770      	bx	lr
 800f0c6:	089b      	lsrs	r3, r3, #2
 800f0c8:	600b      	str	r3, [r1, #0]
 800f0ca:	e7fb      	b.n	800f0c4 <__lo0bits+0x22>
 800f0cc:	b29a      	uxth	r2, r3
 800f0ce:	2a00      	cmp	r2, #0
 800f0d0:	d101      	bne.n	800f0d6 <__lo0bits+0x34>
 800f0d2:	2010      	movs	r0, #16
 800f0d4:	0c1b      	lsrs	r3, r3, #16
 800f0d6:	b2da      	uxtb	r2, r3
 800f0d8:	2a00      	cmp	r2, #0
 800f0da:	d101      	bne.n	800f0e0 <__lo0bits+0x3e>
 800f0dc:	3008      	adds	r0, #8
 800f0de:	0a1b      	lsrs	r3, r3, #8
 800f0e0:	071a      	lsls	r2, r3, #28
 800f0e2:	d101      	bne.n	800f0e8 <__lo0bits+0x46>
 800f0e4:	3004      	adds	r0, #4
 800f0e6:	091b      	lsrs	r3, r3, #4
 800f0e8:	079a      	lsls	r2, r3, #30
 800f0ea:	d101      	bne.n	800f0f0 <__lo0bits+0x4e>
 800f0ec:	3002      	adds	r0, #2
 800f0ee:	089b      	lsrs	r3, r3, #2
 800f0f0:	07da      	lsls	r2, r3, #31
 800f0f2:	d4e9      	bmi.n	800f0c8 <__lo0bits+0x26>
 800f0f4:	3001      	adds	r0, #1
 800f0f6:	085b      	lsrs	r3, r3, #1
 800f0f8:	d1e6      	bne.n	800f0c8 <__lo0bits+0x26>
 800f0fa:	2020      	movs	r0, #32
 800f0fc:	e7e2      	b.n	800f0c4 <__lo0bits+0x22>
	...

0800f100 <__i2b>:
 800f100:	b510      	push	{r4, lr}
 800f102:	000c      	movs	r4, r1
 800f104:	2101      	movs	r1, #1
 800f106:	f7ff feff 	bl	800ef08 <_Balloc>
 800f10a:	2800      	cmp	r0, #0
 800f10c:	d107      	bne.n	800f11e <__i2b+0x1e>
 800f10e:	2146      	movs	r1, #70	@ 0x46
 800f110:	4c05      	ldr	r4, [pc, #20]	@ (800f128 <__i2b+0x28>)
 800f112:	0002      	movs	r2, r0
 800f114:	4b05      	ldr	r3, [pc, #20]	@ (800f12c <__i2b+0x2c>)
 800f116:	0020      	movs	r0, r4
 800f118:	31ff      	adds	r1, #255	@ 0xff
 800f11a:	f000 feb3 	bl	800fe84 <__assert_func>
 800f11e:	2301      	movs	r3, #1
 800f120:	6144      	str	r4, [r0, #20]
 800f122:	6103      	str	r3, [r0, #16]
 800f124:	bd10      	pop	{r4, pc}
 800f126:	46c0      	nop			@ (mov r8, r8)
 800f128:	08010d81 	.word	0x08010d81
 800f12c:	08010d70 	.word	0x08010d70

0800f130 <__multiply>:
 800f130:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f132:	0014      	movs	r4, r2
 800f134:	690a      	ldr	r2, [r1, #16]
 800f136:	6923      	ldr	r3, [r4, #16]
 800f138:	000d      	movs	r5, r1
 800f13a:	b08b      	sub	sp, #44	@ 0x2c
 800f13c:	429a      	cmp	r2, r3
 800f13e:	db02      	blt.n	800f146 <__multiply+0x16>
 800f140:	0023      	movs	r3, r4
 800f142:	000c      	movs	r4, r1
 800f144:	001d      	movs	r5, r3
 800f146:	6927      	ldr	r7, [r4, #16]
 800f148:	692e      	ldr	r6, [r5, #16]
 800f14a:	6861      	ldr	r1, [r4, #4]
 800f14c:	19bb      	adds	r3, r7, r6
 800f14e:	9303      	str	r3, [sp, #12]
 800f150:	68a3      	ldr	r3, [r4, #8]
 800f152:	19ba      	adds	r2, r7, r6
 800f154:	4293      	cmp	r3, r2
 800f156:	da00      	bge.n	800f15a <__multiply+0x2a>
 800f158:	3101      	adds	r1, #1
 800f15a:	f7ff fed5 	bl	800ef08 <_Balloc>
 800f15e:	9002      	str	r0, [sp, #8]
 800f160:	2800      	cmp	r0, #0
 800f162:	d106      	bne.n	800f172 <__multiply+0x42>
 800f164:	21b1      	movs	r1, #177	@ 0xb1
 800f166:	4b49      	ldr	r3, [pc, #292]	@ (800f28c <__multiply+0x15c>)
 800f168:	4849      	ldr	r0, [pc, #292]	@ (800f290 <__multiply+0x160>)
 800f16a:	9a02      	ldr	r2, [sp, #8]
 800f16c:	0049      	lsls	r1, r1, #1
 800f16e:	f000 fe89 	bl	800fe84 <__assert_func>
 800f172:	9b02      	ldr	r3, [sp, #8]
 800f174:	2200      	movs	r2, #0
 800f176:	3314      	adds	r3, #20
 800f178:	469c      	mov	ip, r3
 800f17a:	19bb      	adds	r3, r7, r6
 800f17c:	009b      	lsls	r3, r3, #2
 800f17e:	4463      	add	r3, ip
 800f180:	9304      	str	r3, [sp, #16]
 800f182:	4663      	mov	r3, ip
 800f184:	9904      	ldr	r1, [sp, #16]
 800f186:	428b      	cmp	r3, r1
 800f188:	d32a      	bcc.n	800f1e0 <__multiply+0xb0>
 800f18a:	0023      	movs	r3, r4
 800f18c:	00bf      	lsls	r7, r7, #2
 800f18e:	3314      	adds	r3, #20
 800f190:	3514      	adds	r5, #20
 800f192:	9308      	str	r3, [sp, #32]
 800f194:	00b6      	lsls	r6, r6, #2
 800f196:	19db      	adds	r3, r3, r7
 800f198:	9305      	str	r3, [sp, #20]
 800f19a:	19ab      	adds	r3, r5, r6
 800f19c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f19e:	2304      	movs	r3, #4
 800f1a0:	9306      	str	r3, [sp, #24]
 800f1a2:	0023      	movs	r3, r4
 800f1a4:	9a05      	ldr	r2, [sp, #20]
 800f1a6:	3315      	adds	r3, #21
 800f1a8:	9501      	str	r5, [sp, #4]
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	d305      	bcc.n	800f1ba <__multiply+0x8a>
 800f1ae:	1b13      	subs	r3, r2, r4
 800f1b0:	3b15      	subs	r3, #21
 800f1b2:	089b      	lsrs	r3, r3, #2
 800f1b4:	3301      	adds	r3, #1
 800f1b6:	009b      	lsls	r3, r3, #2
 800f1b8:	9306      	str	r3, [sp, #24]
 800f1ba:	9b01      	ldr	r3, [sp, #4]
 800f1bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f1be:	4293      	cmp	r3, r2
 800f1c0:	d310      	bcc.n	800f1e4 <__multiply+0xb4>
 800f1c2:	9b03      	ldr	r3, [sp, #12]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	dd05      	ble.n	800f1d4 <__multiply+0xa4>
 800f1c8:	9b04      	ldr	r3, [sp, #16]
 800f1ca:	3b04      	subs	r3, #4
 800f1cc:	9304      	str	r3, [sp, #16]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d056      	beq.n	800f282 <__multiply+0x152>
 800f1d4:	9b02      	ldr	r3, [sp, #8]
 800f1d6:	9a03      	ldr	r2, [sp, #12]
 800f1d8:	0018      	movs	r0, r3
 800f1da:	611a      	str	r2, [r3, #16]
 800f1dc:	b00b      	add	sp, #44	@ 0x2c
 800f1de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1e0:	c304      	stmia	r3!, {r2}
 800f1e2:	e7cf      	b.n	800f184 <__multiply+0x54>
 800f1e4:	9b01      	ldr	r3, [sp, #4]
 800f1e6:	6818      	ldr	r0, [r3, #0]
 800f1e8:	b280      	uxth	r0, r0
 800f1ea:	2800      	cmp	r0, #0
 800f1ec:	d01e      	beq.n	800f22c <__multiply+0xfc>
 800f1ee:	4667      	mov	r7, ip
 800f1f0:	2500      	movs	r5, #0
 800f1f2:	9e08      	ldr	r6, [sp, #32]
 800f1f4:	ce02      	ldmia	r6!, {r1}
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	9307      	str	r3, [sp, #28]
 800f1fa:	b28b      	uxth	r3, r1
 800f1fc:	4343      	muls	r3, r0
 800f1fe:	001a      	movs	r2, r3
 800f200:	466b      	mov	r3, sp
 800f202:	0c09      	lsrs	r1, r1, #16
 800f204:	8b9b      	ldrh	r3, [r3, #28]
 800f206:	4341      	muls	r1, r0
 800f208:	18d3      	adds	r3, r2, r3
 800f20a:	9a07      	ldr	r2, [sp, #28]
 800f20c:	195b      	adds	r3, r3, r5
 800f20e:	0c12      	lsrs	r2, r2, #16
 800f210:	1889      	adds	r1, r1, r2
 800f212:	0c1a      	lsrs	r2, r3, #16
 800f214:	188a      	adds	r2, r1, r2
 800f216:	b29b      	uxth	r3, r3
 800f218:	0c15      	lsrs	r5, r2, #16
 800f21a:	0412      	lsls	r2, r2, #16
 800f21c:	431a      	orrs	r2, r3
 800f21e:	9b05      	ldr	r3, [sp, #20]
 800f220:	c704      	stmia	r7!, {r2}
 800f222:	42b3      	cmp	r3, r6
 800f224:	d8e6      	bhi.n	800f1f4 <__multiply+0xc4>
 800f226:	4663      	mov	r3, ip
 800f228:	9a06      	ldr	r2, [sp, #24]
 800f22a:	509d      	str	r5, [r3, r2]
 800f22c:	9b01      	ldr	r3, [sp, #4]
 800f22e:	6818      	ldr	r0, [r3, #0]
 800f230:	0c00      	lsrs	r0, r0, #16
 800f232:	d020      	beq.n	800f276 <__multiply+0x146>
 800f234:	4663      	mov	r3, ip
 800f236:	0025      	movs	r5, r4
 800f238:	4661      	mov	r1, ip
 800f23a:	2700      	movs	r7, #0
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	3514      	adds	r5, #20
 800f240:	682a      	ldr	r2, [r5, #0]
 800f242:	680e      	ldr	r6, [r1, #0]
 800f244:	b292      	uxth	r2, r2
 800f246:	4342      	muls	r2, r0
 800f248:	0c36      	lsrs	r6, r6, #16
 800f24a:	1992      	adds	r2, r2, r6
 800f24c:	19d2      	adds	r2, r2, r7
 800f24e:	0416      	lsls	r6, r2, #16
 800f250:	b29b      	uxth	r3, r3
 800f252:	431e      	orrs	r6, r3
 800f254:	600e      	str	r6, [r1, #0]
 800f256:	cd40      	ldmia	r5!, {r6}
 800f258:	684b      	ldr	r3, [r1, #4]
 800f25a:	0c36      	lsrs	r6, r6, #16
 800f25c:	4346      	muls	r6, r0
 800f25e:	b29b      	uxth	r3, r3
 800f260:	0c12      	lsrs	r2, r2, #16
 800f262:	18f3      	adds	r3, r6, r3
 800f264:	189b      	adds	r3, r3, r2
 800f266:	9a05      	ldr	r2, [sp, #20]
 800f268:	0c1f      	lsrs	r7, r3, #16
 800f26a:	3104      	adds	r1, #4
 800f26c:	42aa      	cmp	r2, r5
 800f26e:	d8e7      	bhi.n	800f240 <__multiply+0x110>
 800f270:	4662      	mov	r2, ip
 800f272:	9906      	ldr	r1, [sp, #24]
 800f274:	5053      	str	r3, [r2, r1]
 800f276:	9b01      	ldr	r3, [sp, #4]
 800f278:	3304      	adds	r3, #4
 800f27a:	9301      	str	r3, [sp, #4]
 800f27c:	2304      	movs	r3, #4
 800f27e:	449c      	add	ip, r3
 800f280:	e79b      	b.n	800f1ba <__multiply+0x8a>
 800f282:	9b03      	ldr	r3, [sp, #12]
 800f284:	3b01      	subs	r3, #1
 800f286:	9303      	str	r3, [sp, #12]
 800f288:	e79b      	b.n	800f1c2 <__multiply+0x92>
 800f28a:	46c0      	nop			@ (mov r8, r8)
 800f28c:	08010d70 	.word	0x08010d70
 800f290:	08010d81 	.word	0x08010d81

0800f294 <__pow5mult>:
 800f294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f296:	2303      	movs	r3, #3
 800f298:	0015      	movs	r5, r2
 800f29a:	0007      	movs	r7, r0
 800f29c:	000e      	movs	r6, r1
 800f29e:	401a      	ands	r2, r3
 800f2a0:	421d      	tst	r5, r3
 800f2a2:	d008      	beq.n	800f2b6 <__pow5mult+0x22>
 800f2a4:	4925      	ldr	r1, [pc, #148]	@ (800f33c <__pow5mult+0xa8>)
 800f2a6:	3a01      	subs	r2, #1
 800f2a8:	0092      	lsls	r2, r2, #2
 800f2aa:	5852      	ldr	r2, [r2, r1]
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	0031      	movs	r1, r6
 800f2b0:	f7ff fe92 	bl	800efd8 <__multadd>
 800f2b4:	0006      	movs	r6, r0
 800f2b6:	10ad      	asrs	r5, r5, #2
 800f2b8:	d03d      	beq.n	800f336 <__pow5mult+0xa2>
 800f2ba:	69fc      	ldr	r4, [r7, #28]
 800f2bc:	2c00      	cmp	r4, #0
 800f2be:	d10f      	bne.n	800f2e0 <__pow5mult+0x4c>
 800f2c0:	2010      	movs	r0, #16
 800f2c2:	f7ff fd65 	bl	800ed90 <malloc>
 800f2c6:	1e02      	subs	r2, r0, #0
 800f2c8:	61f8      	str	r0, [r7, #28]
 800f2ca:	d105      	bne.n	800f2d8 <__pow5mult+0x44>
 800f2cc:	21b4      	movs	r1, #180	@ 0xb4
 800f2ce:	4b1c      	ldr	r3, [pc, #112]	@ (800f340 <__pow5mult+0xac>)
 800f2d0:	481c      	ldr	r0, [pc, #112]	@ (800f344 <__pow5mult+0xb0>)
 800f2d2:	31ff      	adds	r1, #255	@ 0xff
 800f2d4:	f000 fdd6 	bl	800fe84 <__assert_func>
 800f2d8:	6044      	str	r4, [r0, #4]
 800f2da:	6084      	str	r4, [r0, #8]
 800f2dc:	6004      	str	r4, [r0, #0]
 800f2de:	60c4      	str	r4, [r0, #12]
 800f2e0:	69fb      	ldr	r3, [r7, #28]
 800f2e2:	689c      	ldr	r4, [r3, #8]
 800f2e4:	9301      	str	r3, [sp, #4]
 800f2e6:	2c00      	cmp	r4, #0
 800f2e8:	d108      	bne.n	800f2fc <__pow5mult+0x68>
 800f2ea:	0038      	movs	r0, r7
 800f2ec:	4916      	ldr	r1, [pc, #88]	@ (800f348 <__pow5mult+0xb4>)
 800f2ee:	f7ff ff07 	bl	800f100 <__i2b>
 800f2f2:	9b01      	ldr	r3, [sp, #4]
 800f2f4:	0004      	movs	r4, r0
 800f2f6:	6098      	str	r0, [r3, #8]
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	6003      	str	r3, [r0, #0]
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	421d      	tst	r5, r3
 800f300:	d00a      	beq.n	800f318 <__pow5mult+0x84>
 800f302:	0031      	movs	r1, r6
 800f304:	0022      	movs	r2, r4
 800f306:	0038      	movs	r0, r7
 800f308:	f7ff ff12 	bl	800f130 <__multiply>
 800f30c:	0031      	movs	r1, r6
 800f30e:	9001      	str	r0, [sp, #4]
 800f310:	0038      	movs	r0, r7
 800f312:	f7ff fe3d 	bl	800ef90 <_Bfree>
 800f316:	9e01      	ldr	r6, [sp, #4]
 800f318:	106d      	asrs	r5, r5, #1
 800f31a:	d00c      	beq.n	800f336 <__pow5mult+0xa2>
 800f31c:	6820      	ldr	r0, [r4, #0]
 800f31e:	2800      	cmp	r0, #0
 800f320:	d107      	bne.n	800f332 <__pow5mult+0x9e>
 800f322:	0022      	movs	r2, r4
 800f324:	0021      	movs	r1, r4
 800f326:	0038      	movs	r0, r7
 800f328:	f7ff ff02 	bl	800f130 <__multiply>
 800f32c:	2300      	movs	r3, #0
 800f32e:	6020      	str	r0, [r4, #0]
 800f330:	6003      	str	r3, [r0, #0]
 800f332:	0004      	movs	r4, r0
 800f334:	e7e2      	b.n	800f2fc <__pow5mult+0x68>
 800f336:	0030      	movs	r0, r6
 800f338:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f33a:	46c0      	nop			@ (mov r8, r8)
 800f33c:	08010ddc 	.word	0x08010ddc
 800f340:	08010d01 	.word	0x08010d01
 800f344:	08010d81 	.word	0x08010d81
 800f348:	00000271 	.word	0x00000271

0800f34c <__lshift>:
 800f34c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f34e:	000c      	movs	r4, r1
 800f350:	0016      	movs	r6, r2
 800f352:	6923      	ldr	r3, [r4, #16]
 800f354:	1157      	asrs	r7, r2, #5
 800f356:	b085      	sub	sp, #20
 800f358:	18fb      	adds	r3, r7, r3
 800f35a:	9301      	str	r3, [sp, #4]
 800f35c:	3301      	adds	r3, #1
 800f35e:	9300      	str	r3, [sp, #0]
 800f360:	6849      	ldr	r1, [r1, #4]
 800f362:	68a3      	ldr	r3, [r4, #8]
 800f364:	9002      	str	r0, [sp, #8]
 800f366:	9a00      	ldr	r2, [sp, #0]
 800f368:	4293      	cmp	r3, r2
 800f36a:	db10      	blt.n	800f38e <__lshift+0x42>
 800f36c:	9802      	ldr	r0, [sp, #8]
 800f36e:	f7ff fdcb 	bl	800ef08 <_Balloc>
 800f372:	2300      	movs	r3, #0
 800f374:	0001      	movs	r1, r0
 800f376:	0005      	movs	r5, r0
 800f378:	001a      	movs	r2, r3
 800f37a:	3114      	adds	r1, #20
 800f37c:	4298      	cmp	r0, r3
 800f37e:	d10c      	bne.n	800f39a <__lshift+0x4e>
 800f380:	21ef      	movs	r1, #239	@ 0xef
 800f382:	002a      	movs	r2, r5
 800f384:	4b25      	ldr	r3, [pc, #148]	@ (800f41c <__lshift+0xd0>)
 800f386:	4826      	ldr	r0, [pc, #152]	@ (800f420 <__lshift+0xd4>)
 800f388:	0049      	lsls	r1, r1, #1
 800f38a:	f000 fd7b 	bl	800fe84 <__assert_func>
 800f38e:	3101      	adds	r1, #1
 800f390:	005b      	lsls	r3, r3, #1
 800f392:	e7e8      	b.n	800f366 <__lshift+0x1a>
 800f394:	0098      	lsls	r0, r3, #2
 800f396:	500a      	str	r2, [r1, r0]
 800f398:	3301      	adds	r3, #1
 800f39a:	42bb      	cmp	r3, r7
 800f39c:	dbfa      	blt.n	800f394 <__lshift+0x48>
 800f39e:	43fb      	mvns	r3, r7
 800f3a0:	17db      	asrs	r3, r3, #31
 800f3a2:	401f      	ands	r7, r3
 800f3a4:	00bf      	lsls	r7, r7, #2
 800f3a6:	0023      	movs	r3, r4
 800f3a8:	201f      	movs	r0, #31
 800f3aa:	19c9      	adds	r1, r1, r7
 800f3ac:	0037      	movs	r7, r6
 800f3ae:	6922      	ldr	r2, [r4, #16]
 800f3b0:	3314      	adds	r3, #20
 800f3b2:	0092      	lsls	r2, r2, #2
 800f3b4:	189a      	adds	r2, r3, r2
 800f3b6:	4007      	ands	r7, r0
 800f3b8:	4206      	tst	r6, r0
 800f3ba:	d029      	beq.n	800f410 <__lshift+0xc4>
 800f3bc:	3001      	adds	r0, #1
 800f3be:	1bc0      	subs	r0, r0, r7
 800f3c0:	9003      	str	r0, [sp, #12]
 800f3c2:	468c      	mov	ip, r1
 800f3c4:	2000      	movs	r0, #0
 800f3c6:	681e      	ldr	r6, [r3, #0]
 800f3c8:	40be      	lsls	r6, r7
 800f3ca:	4306      	orrs	r6, r0
 800f3cc:	4660      	mov	r0, ip
 800f3ce:	c040      	stmia	r0!, {r6}
 800f3d0:	4684      	mov	ip, r0
 800f3d2:	9e03      	ldr	r6, [sp, #12]
 800f3d4:	cb01      	ldmia	r3!, {r0}
 800f3d6:	40f0      	lsrs	r0, r6
 800f3d8:	429a      	cmp	r2, r3
 800f3da:	d8f4      	bhi.n	800f3c6 <__lshift+0x7a>
 800f3dc:	0026      	movs	r6, r4
 800f3de:	3615      	adds	r6, #21
 800f3e0:	2304      	movs	r3, #4
 800f3e2:	42b2      	cmp	r2, r6
 800f3e4:	d304      	bcc.n	800f3f0 <__lshift+0xa4>
 800f3e6:	1b13      	subs	r3, r2, r4
 800f3e8:	3b15      	subs	r3, #21
 800f3ea:	089b      	lsrs	r3, r3, #2
 800f3ec:	3301      	adds	r3, #1
 800f3ee:	009b      	lsls	r3, r3, #2
 800f3f0:	50c8      	str	r0, [r1, r3]
 800f3f2:	2800      	cmp	r0, #0
 800f3f4:	d002      	beq.n	800f3fc <__lshift+0xb0>
 800f3f6:	9b01      	ldr	r3, [sp, #4]
 800f3f8:	3302      	adds	r3, #2
 800f3fa:	9300      	str	r3, [sp, #0]
 800f3fc:	9b00      	ldr	r3, [sp, #0]
 800f3fe:	9802      	ldr	r0, [sp, #8]
 800f400:	3b01      	subs	r3, #1
 800f402:	0021      	movs	r1, r4
 800f404:	612b      	str	r3, [r5, #16]
 800f406:	f7ff fdc3 	bl	800ef90 <_Bfree>
 800f40a:	0028      	movs	r0, r5
 800f40c:	b005      	add	sp, #20
 800f40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f410:	cb01      	ldmia	r3!, {r0}
 800f412:	c101      	stmia	r1!, {r0}
 800f414:	429a      	cmp	r2, r3
 800f416:	d8fb      	bhi.n	800f410 <__lshift+0xc4>
 800f418:	e7f0      	b.n	800f3fc <__lshift+0xb0>
 800f41a:	46c0      	nop			@ (mov r8, r8)
 800f41c:	08010d70 	.word	0x08010d70
 800f420:	08010d81 	.word	0x08010d81

0800f424 <__mcmp>:
 800f424:	b530      	push	{r4, r5, lr}
 800f426:	690b      	ldr	r3, [r1, #16]
 800f428:	6904      	ldr	r4, [r0, #16]
 800f42a:	0002      	movs	r2, r0
 800f42c:	1ae0      	subs	r0, r4, r3
 800f42e:	429c      	cmp	r4, r3
 800f430:	d10f      	bne.n	800f452 <__mcmp+0x2e>
 800f432:	3214      	adds	r2, #20
 800f434:	009b      	lsls	r3, r3, #2
 800f436:	3114      	adds	r1, #20
 800f438:	0014      	movs	r4, r2
 800f43a:	18c9      	adds	r1, r1, r3
 800f43c:	18d2      	adds	r2, r2, r3
 800f43e:	3a04      	subs	r2, #4
 800f440:	3904      	subs	r1, #4
 800f442:	6815      	ldr	r5, [r2, #0]
 800f444:	680b      	ldr	r3, [r1, #0]
 800f446:	429d      	cmp	r5, r3
 800f448:	d004      	beq.n	800f454 <__mcmp+0x30>
 800f44a:	2001      	movs	r0, #1
 800f44c:	429d      	cmp	r5, r3
 800f44e:	d200      	bcs.n	800f452 <__mcmp+0x2e>
 800f450:	3802      	subs	r0, #2
 800f452:	bd30      	pop	{r4, r5, pc}
 800f454:	4294      	cmp	r4, r2
 800f456:	d3f2      	bcc.n	800f43e <__mcmp+0x1a>
 800f458:	e7fb      	b.n	800f452 <__mcmp+0x2e>
	...

0800f45c <__mdiff>:
 800f45c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f45e:	000c      	movs	r4, r1
 800f460:	b087      	sub	sp, #28
 800f462:	9000      	str	r0, [sp, #0]
 800f464:	0011      	movs	r1, r2
 800f466:	0020      	movs	r0, r4
 800f468:	0017      	movs	r7, r2
 800f46a:	f7ff ffdb 	bl	800f424 <__mcmp>
 800f46e:	1e05      	subs	r5, r0, #0
 800f470:	d110      	bne.n	800f494 <__mdiff+0x38>
 800f472:	0001      	movs	r1, r0
 800f474:	9800      	ldr	r0, [sp, #0]
 800f476:	f7ff fd47 	bl	800ef08 <_Balloc>
 800f47a:	1e02      	subs	r2, r0, #0
 800f47c:	d104      	bne.n	800f488 <__mdiff+0x2c>
 800f47e:	4b40      	ldr	r3, [pc, #256]	@ (800f580 <__mdiff+0x124>)
 800f480:	4840      	ldr	r0, [pc, #256]	@ (800f584 <__mdiff+0x128>)
 800f482:	4941      	ldr	r1, [pc, #260]	@ (800f588 <__mdiff+0x12c>)
 800f484:	f000 fcfe 	bl	800fe84 <__assert_func>
 800f488:	2301      	movs	r3, #1
 800f48a:	6145      	str	r5, [r0, #20]
 800f48c:	6103      	str	r3, [r0, #16]
 800f48e:	0010      	movs	r0, r2
 800f490:	b007      	add	sp, #28
 800f492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f494:	2600      	movs	r6, #0
 800f496:	42b0      	cmp	r0, r6
 800f498:	da03      	bge.n	800f4a2 <__mdiff+0x46>
 800f49a:	0023      	movs	r3, r4
 800f49c:	003c      	movs	r4, r7
 800f49e:	001f      	movs	r7, r3
 800f4a0:	3601      	adds	r6, #1
 800f4a2:	6861      	ldr	r1, [r4, #4]
 800f4a4:	9800      	ldr	r0, [sp, #0]
 800f4a6:	f7ff fd2f 	bl	800ef08 <_Balloc>
 800f4aa:	1e02      	subs	r2, r0, #0
 800f4ac:	d103      	bne.n	800f4b6 <__mdiff+0x5a>
 800f4ae:	4b34      	ldr	r3, [pc, #208]	@ (800f580 <__mdiff+0x124>)
 800f4b0:	4834      	ldr	r0, [pc, #208]	@ (800f584 <__mdiff+0x128>)
 800f4b2:	4936      	ldr	r1, [pc, #216]	@ (800f58c <__mdiff+0x130>)
 800f4b4:	e7e6      	b.n	800f484 <__mdiff+0x28>
 800f4b6:	6923      	ldr	r3, [r4, #16]
 800f4b8:	3414      	adds	r4, #20
 800f4ba:	9300      	str	r3, [sp, #0]
 800f4bc:	009b      	lsls	r3, r3, #2
 800f4be:	18e3      	adds	r3, r4, r3
 800f4c0:	0021      	movs	r1, r4
 800f4c2:	9401      	str	r4, [sp, #4]
 800f4c4:	003c      	movs	r4, r7
 800f4c6:	9302      	str	r3, [sp, #8]
 800f4c8:	693b      	ldr	r3, [r7, #16]
 800f4ca:	3414      	adds	r4, #20
 800f4cc:	009b      	lsls	r3, r3, #2
 800f4ce:	18e3      	adds	r3, r4, r3
 800f4d0:	9303      	str	r3, [sp, #12]
 800f4d2:	0003      	movs	r3, r0
 800f4d4:	60c6      	str	r6, [r0, #12]
 800f4d6:	468c      	mov	ip, r1
 800f4d8:	2000      	movs	r0, #0
 800f4da:	3314      	adds	r3, #20
 800f4dc:	9304      	str	r3, [sp, #16]
 800f4de:	9305      	str	r3, [sp, #20]
 800f4e0:	4663      	mov	r3, ip
 800f4e2:	cb20      	ldmia	r3!, {r5}
 800f4e4:	b2a9      	uxth	r1, r5
 800f4e6:	000e      	movs	r6, r1
 800f4e8:	469c      	mov	ip, r3
 800f4ea:	cc08      	ldmia	r4!, {r3}
 800f4ec:	0c2d      	lsrs	r5, r5, #16
 800f4ee:	b299      	uxth	r1, r3
 800f4f0:	1a71      	subs	r1, r6, r1
 800f4f2:	1809      	adds	r1, r1, r0
 800f4f4:	0c1b      	lsrs	r3, r3, #16
 800f4f6:	1408      	asrs	r0, r1, #16
 800f4f8:	1aeb      	subs	r3, r5, r3
 800f4fa:	181b      	adds	r3, r3, r0
 800f4fc:	1418      	asrs	r0, r3, #16
 800f4fe:	b289      	uxth	r1, r1
 800f500:	041b      	lsls	r3, r3, #16
 800f502:	4319      	orrs	r1, r3
 800f504:	9b05      	ldr	r3, [sp, #20]
 800f506:	c302      	stmia	r3!, {r1}
 800f508:	9305      	str	r3, [sp, #20]
 800f50a:	9b03      	ldr	r3, [sp, #12]
 800f50c:	42a3      	cmp	r3, r4
 800f50e:	d8e7      	bhi.n	800f4e0 <__mdiff+0x84>
 800f510:	0039      	movs	r1, r7
 800f512:	9c03      	ldr	r4, [sp, #12]
 800f514:	3115      	adds	r1, #21
 800f516:	2304      	movs	r3, #4
 800f518:	428c      	cmp	r4, r1
 800f51a:	d304      	bcc.n	800f526 <__mdiff+0xca>
 800f51c:	1be3      	subs	r3, r4, r7
 800f51e:	3b15      	subs	r3, #21
 800f520:	089b      	lsrs	r3, r3, #2
 800f522:	3301      	adds	r3, #1
 800f524:	009b      	lsls	r3, r3, #2
 800f526:	9901      	ldr	r1, [sp, #4]
 800f528:	18cd      	adds	r5, r1, r3
 800f52a:	9904      	ldr	r1, [sp, #16]
 800f52c:	002e      	movs	r6, r5
 800f52e:	18cb      	adds	r3, r1, r3
 800f530:	001f      	movs	r7, r3
 800f532:	9902      	ldr	r1, [sp, #8]
 800f534:	428e      	cmp	r6, r1
 800f536:	d311      	bcc.n	800f55c <__mdiff+0x100>
 800f538:	9c02      	ldr	r4, [sp, #8]
 800f53a:	1ee9      	subs	r1, r5, #3
 800f53c:	2000      	movs	r0, #0
 800f53e:	428c      	cmp	r4, r1
 800f540:	d304      	bcc.n	800f54c <__mdiff+0xf0>
 800f542:	0021      	movs	r1, r4
 800f544:	3103      	adds	r1, #3
 800f546:	1b49      	subs	r1, r1, r5
 800f548:	0889      	lsrs	r1, r1, #2
 800f54a:	0088      	lsls	r0, r1, #2
 800f54c:	181b      	adds	r3, r3, r0
 800f54e:	3b04      	subs	r3, #4
 800f550:	6819      	ldr	r1, [r3, #0]
 800f552:	2900      	cmp	r1, #0
 800f554:	d010      	beq.n	800f578 <__mdiff+0x11c>
 800f556:	9b00      	ldr	r3, [sp, #0]
 800f558:	6113      	str	r3, [r2, #16]
 800f55a:	e798      	b.n	800f48e <__mdiff+0x32>
 800f55c:	4684      	mov	ip, r0
 800f55e:	ce02      	ldmia	r6!, {r1}
 800f560:	b288      	uxth	r0, r1
 800f562:	4460      	add	r0, ip
 800f564:	1400      	asrs	r0, r0, #16
 800f566:	0c0c      	lsrs	r4, r1, #16
 800f568:	1904      	adds	r4, r0, r4
 800f56a:	4461      	add	r1, ip
 800f56c:	1420      	asrs	r0, r4, #16
 800f56e:	b289      	uxth	r1, r1
 800f570:	0424      	lsls	r4, r4, #16
 800f572:	4321      	orrs	r1, r4
 800f574:	c702      	stmia	r7!, {r1}
 800f576:	e7dc      	b.n	800f532 <__mdiff+0xd6>
 800f578:	9900      	ldr	r1, [sp, #0]
 800f57a:	3901      	subs	r1, #1
 800f57c:	9100      	str	r1, [sp, #0]
 800f57e:	e7e6      	b.n	800f54e <__mdiff+0xf2>
 800f580:	08010d70 	.word	0x08010d70
 800f584:	08010d81 	.word	0x08010d81
 800f588:	00000237 	.word	0x00000237
 800f58c:	00000245 	.word	0x00000245

0800f590 <__d2b>:
 800f590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f592:	2101      	movs	r1, #1
 800f594:	0016      	movs	r6, r2
 800f596:	001f      	movs	r7, r3
 800f598:	f7ff fcb6 	bl	800ef08 <_Balloc>
 800f59c:	1e04      	subs	r4, r0, #0
 800f59e:	d105      	bne.n	800f5ac <__d2b+0x1c>
 800f5a0:	0022      	movs	r2, r4
 800f5a2:	4b25      	ldr	r3, [pc, #148]	@ (800f638 <__d2b+0xa8>)
 800f5a4:	4825      	ldr	r0, [pc, #148]	@ (800f63c <__d2b+0xac>)
 800f5a6:	4926      	ldr	r1, [pc, #152]	@ (800f640 <__d2b+0xb0>)
 800f5a8:	f000 fc6c 	bl	800fe84 <__assert_func>
 800f5ac:	033b      	lsls	r3, r7, #12
 800f5ae:	007d      	lsls	r5, r7, #1
 800f5b0:	0b1b      	lsrs	r3, r3, #12
 800f5b2:	0d6d      	lsrs	r5, r5, #21
 800f5b4:	d002      	beq.n	800f5bc <__d2b+0x2c>
 800f5b6:	2280      	movs	r2, #128	@ 0x80
 800f5b8:	0352      	lsls	r2, r2, #13
 800f5ba:	4313      	orrs	r3, r2
 800f5bc:	9301      	str	r3, [sp, #4]
 800f5be:	2e00      	cmp	r6, #0
 800f5c0:	d025      	beq.n	800f60e <__d2b+0x7e>
 800f5c2:	4668      	mov	r0, sp
 800f5c4:	9600      	str	r6, [sp, #0]
 800f5c6:	f7ff fd6c 	bl	800f0a2 <__lo0bits>
 800f5ca:	9b01      	ldr	r3, [sp, #4]
 800f5cc:	9900      	ldr	r1, [sp, #0]
 800f5ce:	2800      	cmp	r0, #0
 800f5d0:	d01b      	beq.n	800f60a <__d2b+0x7a>
 800f5d2:	2220      	movs	r2, #32
 800f5d4:	001e      	movs	r6, r3
 800f5d6:	1a12      	subs	r2, r2, r0
 800f5d8:	4096      	lsls	r6, r2
 800f5da:	0032      	movs	r2, r6
 800f5dc:	40c3      	lsrs	r3, r0
 800f5de:	430a      	orrs	r2, r1
 800f5e0:	6162      	str	r2, [r4, #20]
 800f5e2:	9301      	str	r3, [sp, #4]
 800f5e4:	9e01      	ldr	r6, [sp, #4]
 800f5e6:	61a6      	str	r6, [r4, #24]
 800f5e8:	1e73      	subs	r3, r6, #1
 800f5ea:	419e      	sbcs	r6, r3
 800f5ec:	3601      	adds	r6, #1
 800f5ee:	6126      	str	r6, [r4, #16]
 800f5f0:	2d00      	cmp	r5, #0
 800f5f2:	d014      	beq.n	800f61e <__d2b+0x8e>
 800f5f4:	2635      	movs	r6, #53	@ 0x35
 800f5f6:	4b13      	ldr	r3, [pc, #76]	@ (800f644 <__d2b+0xb4>)
 800f5f8:	18ed      	adds	r5, r5, r3
 800f5fa:	9b08      	ldr	r3, [sp, #32]
 800f5fc:	182d      	adds	r5, r5, r0
 800f5fe:	601d      	str	r5, [r3, #0]
 800f600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f602:	1a36      	subs	r6, r6, r0
 800f604:	601e      	str	r6, [r3, #0]
 800f606:	0020      	movs	r0, r4
 800f608:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f60a:	6161      	str	r1, [r4, #20]
 800f60c:	e7ea      	b.n	800f5e4 <__d2b+0x54>
 800f60e:	a801      	add	r0, sp, #4
 800f610:	f7ff fd47 	bl	800f0a2 <__lo0bits>
 800f614:	9b01      	ldr	r3, [sp, #4]
 800f616:	2601      	movs	r6, #1
 800f618:	6163      	str	r3, [r4, #20]
 800f61a:	3020      	adds	r0, #32
 800f61c:	e7e7      	b.n	800f5ee <__d2b+0x5e>
 800f61e:	4b0a      	ldr	r3, [pc, #40]	@ (800f648 <__d2b+0xb8>)
 800f620:	18c0      	adds	r0, r0, r3
 800f622:	9b08      	ldr	r3, [sp, #32]
 800f624:	6018      	str	r0, [r3, #0]
 800f626:	4b09      	ldr	r3, [pc, #36]	@ (800f64c <__d2b+0xbc>)
 800f628:	18f3      	adds	r3, r6, r3
 800f62a:	009b      	lsls	r3, r3, #2
 800f62c:	18e3      	adds	r3, r4, r3
 800f62e:	6958      	ldr	r0, [r3, #20]
 800f630:	f7ff fd16 	bl	800f060 <__hi0bits>
 800f634:	0176      	lsls	r6, r6, #5
 800f636:	e7e3      	b.n	800f600 <__d2b+0x70>
 800f638:	08010d70 	.word	0x08010d70
 800f63c:	08010d81 	.word	0x08010d81
 800f640:	0000030f 	.word	0x0000030f
 800f644:	fffffbcd 	.word	0xfffffbcd
 800f648:	fffffbce 	.word	0xfffffbce
 800f64c:	3fffffff 	.word	0x3fffffff

0800f650 <__ssputs_r>:
 800f650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f652:	688e      	ldr	r6, [r1, #8]
 800f654:	b085      	sub	sp, #20
 800f656:	001f      	movs	r7, r3
 800f658:	000c      	movs	r4, r1
 800f65a:	680b      	ldr	r3, [r1, #0]
 800f65c:	9002      	str	r0, [sp, #8]
 800f65e:	9203      	str	r2, [sp, #12]
 800f660:	42be      	cmp	r6, r7
 800f662:	d830      	bhi.n	800f6c6 <__ssputs_r+0x76>
 800f664:	210c      	movs	r1, #12
 800f666:	5e62      	ldrsh	r2, [r4, r1]
 800f668:	2190      	movs	r1, #144	@ 0x90
 800f66a:	00c9      	lsls	r1, r1, #3
 800f66c:	420a      	tst	r2, r1
 800f66e:	d028      	beq.n	800f6c2 <__ssputs_r+0x72>
 800f670:	2003      	movs	r0, #3
 800f672:	6921      	ldr	r1, [r4, #16]
 800f674:	1a5b      	subs	r3, r3, r1
 800f676:	9301      	str	r3, [sp, #4]
 800f678:	6963      	ldr	r3, [r4, #20]
 800f67a:	4343      	muls	r3, r0
 800f67c:	9801      	ldr	r0, [sp, #4]
 800f67e:	0fdd      	lsrs	r5, r3, #31
 800f680:	18ed      	adds	r5, r5, r3
 800f682:	1c7b      	adds	r3, r7, #1
 800f684:	181b      	adds	r3, r3, r0
 800f686:	106d      	asrs	r5, r5, #1
 800f688:	42ab      	cmp	r3, r5
 800f68a:	d900      	bls.n	800f68e <__ssputs_r+0x3e>
 800f68c:	001d      	movs	r5, r3
 800f68e:	0552      	lsls	r2, r2, #21
 800f690:	d528      	bpl.n	800f6e4 <__ssputs_r+0x94>
 800f692:	0029      	movs	r1, r5
 800f694:	9802      	ldr	r0, [sp, #8]
 800f696:	f7ff fba7 	bl	800ede8 <_malloc_r>
 800f69a:	1e06      	subs	r6, r0, #0
 800f69c:	d02c      	beq.n	800f6f8 <__ssputs_r+0xa8>
 800f69e:	9a01      	ldr	r2, [sp, #4]
 800f6a0:	6921      	ldr	r1, [r4, #16]
 800f6a2:	f7fe fc9f 	bl	800dfe4 <memcpy>
 800f6a6:	89a2      	ldrh	r2, [r4, #12]
 800f6a8:	4b18      	ldr	r3, [pc, #96]	@ (800f70c <__ssputs_r+0xbc>)
 800f6aa:	401a      	ands	r2, r3
 800f6ac:	2380      	movs	r3, #128	@ 0x80
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	81a3      	strh	r3, [r4, #12]
 800f6b2:	9b01      	ldr	r3, [sp, #4]
 800f6b4:	6126      	str	r6, [r4, #16]
 800f6b6:	18f6      	adds	r6, r6, r3
 800f6b8:	6026      	str	r6, [r4, #0]
 800f6ba:	003e      	movs	r6, r7
 800f6bc:	6165      	str	r5, [r4, #20]
 800f6be:	1aed      	subs	r5, r5, r3
 800f6c0:	60a5      	str	r5, [r4, #8]
 800f6c2:	42be      	cmp	r6, r7
 800f6c4:	d900      	bls.n	800f6c8 <__ssputs_r+0x78>
 800f6c6:	003e      	movs	r6, r7
 800f6c8:	0032      	movs	r2, r6
 800f6ca:	9903      	ldr	r1, [sp, #12]
 800f6cc:	6820      	ldr	r0, [r4, #0]
 800f6ce:	f000 fbb3 	bl	800fe38 <memmove>
 800f6d2:	2000      	movs	r0, #0
 800f6d4:	68a3      	ldr	r3, [r4, #8]
 800f6d6:	1b9b      	subs	r3, r3, r6
 800f6d8:	60a3      	str	r3, [r4, #8]
 800f6da:	6823      	ldr	r3, [r4, #0]
 800f6dc:	199b      	adds	r3, r3, r6
 800f6de:	6023      	str	r3, [r4, #0]
 800f6e0:	b005      	add	sp, #20
 800f6e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f6e4:	002a      	movs	r2, r5
 800f6e6:	9802      	ldr	r0, [sp, #8]
 800f6e8:	f000 fc29 	bl	800ff3e <_realloc_r>
 800f6ec:	1e06      	subs	r6, r0, #0
 800f6ee:	d1e0      	bne.n	800f6b2 <__ssputs_r+0x62>
 800f6f0:	6921      	ldr	r1, [r4, #16]
 800f6f2:	9802      	ldr	r0, [sp, #8]
 800f6f4:	f7ff fb02 	bl	800ecfc <_free_r>
 800f6f8:	230c      	movs	r3, #12
 800f6fa:	2001      	movs	r0, #1
 800f6fc:	9a02      	ldr	r2, [sp, #8]
 800f6fe:	4240      	negs	r0, r0
 800f700:	6013      	str	r3, [r2, #0]
 800f702:	89a2      	ldrh	r2, [r4, #12]
 800f704:	3334      	adds	r3, #52	@ 0x34
 800f706:	4313      	orrs	r3, r2
 800f708:	81a3      	strh	r3, [r4, #12]
 800f70a:	e7e9      	b.n	800f6e0 <__ssputs_r+0x90>
 800f70c:	fffffb7f 	.word	0xfffffb7f

0800f710 <_svfiprintf_r>:
 800f710:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f712:	b0a1      	sub	sp, #132	@ 0x84
 800f714:	9003      	str	r0, [sp, #12]
 800f716:	001d      	movs	r5, r3
 800f718:	898b      	ldrh	r3, [r1, #12]
 800f71a:	000f      	movs	r7, r1
 800f71c:	0016      	movs	r6, r2
 800f71e:	061b      	lsls	r3, r3, #24
 800f720:	d511      	bpl.n	800f746 <_svfiprintf_r+0x36>
 800f722:	690b      	ldr	r3, [r1, #16]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d10e      	bne.n	800f746 <_svfiprintf_r+0x36>
 800f728:	2140      	movs	r1, #64	@ 0x40
 800f72a:	f7ff fb5d 	bl	800ede8 <_malloc_r>
 800f72e:	6038      	str	r0, [r7, #0]
 800f730:	6138      	str	r0, [r7, #16]
 800f732:	2800      	cmp	r0, #0
 800f734:	d105      	bne.n	800f742 <_svfiprintf_r+0x32>
 800f736:	230c      	movs	r3, #12
 800f738:	9a03      	ldr	r2, [sp, #12]
 800f73a:	6013      	str	r3, [r2, #0]
 800f73c:	2001      	movs	r0, #1
 800f73e:	4240      	negs	r0, r0
 800f740:	e0cf      	b.n	800f8e2 <_svfiprintf_r+0x1d2>
 800f742:	2340      	movs	r3, #64	@ 0x40
 800f744:	617b      	str	r3, [r7, #20]
 800f746:	2300      	movs	r3, #0
 800f748:	ac08      	add	r4, sp, #32
 800f74a:	6163      	str	r3, [r4, #20]
 800f74c:	3320      	adds	r3, #32
 800f74e:	7663      	strb	r3, [r4, #25]
 800f750:	3310      	adds	r3, #16
 800f752:	76a3      	strb	r3, [r4, #26]
 800f754:	9507      	str	r5, [sp, #28]
 800f756:	0035      	movs	r5, r6
 800f758:	782b      	ldrb	r3, [r5, #0]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d001      	beq.n	800f762 <_svfiprintf_r+0x52>
 800f75e:	2b25      	cmp	r3, #37	@ 0x25
 800f760:	d148      	bne.n	800f7f4 <_svfiprintf_r+0xe4>
 800f762:	1bab      	subs	r3, r5, r6
 800f764:	9305      	str	r3, [sp, #20]
 800f766:	42b5      	cmp	r5, r6
 800f768:	d00b      	beq.n	800f782 <_svfiprintf_r+0x72>
 800f76a:	0032      	movs	r2, r6
 800f76c:	0039      	movs	r1, r7
 800f76e:	9803      	ldr	r0, [sp, #12]
 800f770:	f7ff ff6e 	bl	800f650 <__ssputs_r>
 800f774:	3001      	adds	r0, #1
 800f776:	d100      	bne.n	800f77a <_svfiprintf_r+0x6a>
 800f778:	e0ae      	b.n	800f8d8 <_svfiprintf_r+0x1c8>
 800f77a:	6963      	ldr	r3, [r4, #20]
 800f77c:	9a05      	ldr	r2, [sp, #20]
 800f77e:	189b      	adds	r3, r3, r2
 800f780:	6163      	str	r3, [r4, #20]
 800f782:	782b      	ldrb	r3, [r5, #0]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d100      	bne.n	800f78a <_svfiprintf_r+0x7a>
 800f788:	e0a6      	b.n	800f8d8 <_svfiprintf_r+0x1c8>
 800f78a:	2201      	movs	r2, #1
 800f78c:	2300      	movs	r3, #0
 800f78e:	4252      	negs	r2, r2
 800f790:	6062      	str	r2, [r4, #4]
 800f792:	a904      	add	r1, sp, #16
 800f794:	3254      	adds	r2, #84	@ 0x54
 800f796:	1852      	adds	r2, r2, r1
 800f798:	1c6e      	adds	r6, r5, #1
 800f79a:	6023      	str	r3, [r4, #0]
 800f79c:	60e3      	str	r3, [r4, #12]
 800f79e:	60a3      	str	r3, [r4, #8]
 800f7a0:	7013      	strb	r3, [r2, #0]
 800f7a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 800f7a4:	4b54      	ldr	r3, [pc, #336]	@ (800f8f8 <_svfiprintf_r+0x1e8>)
 800f7a6:	2205      	movs	r2, #5
 800f7a8:	0018      	movs	r0, r3
 800f7aa:	7831      	ldrb	r1, [r6, #0]
 800f7ac:	9305      	str	r3, [sp, #20]
 800f7ae:	f7fe fc0e 	bl	800dfce <memchr>
 800f7b2:	1c75      	adds	r5, r6, #1
 800f7b4:	2800      	cmp	r0, #0
 800f7b6:	d11f      	bne.n	800f7f8 <_svfiprintf_r+0xe8>
 800f7b8:	6822      	ldr	r2, [r4, #0]
 800f7ba:	06d3      	lsls	r3, r2, #27
 800f7bc:	d504      	bpl.n	800f7c8 <_svfiprintf_r+0xb8>
 800f7be:	2353      	movs	r3, #83	@ 0x53
 800f7c0:	a904      	add	r1, sp, #16
 800f7c2:	185b      	adds	r3, r3, r1
 800f7c4:	2120      	movs	r1, #32
 800f7c6:	7019      	strb	r1, [r3, #0]
 800f7c8:	0713      	lsls	r3, r2, #28
 800f7ca:	d504      	bpl.n	800f7d6 <_svfiprintf_r+0xc6>
 800f7cc:	2353      	movs	r3, #83	@ 0x53
 800f7ce:	a904      	add	r1, sp, #16
 800f7d0:	185b      	adds	r3, r3, r1
 800f7d2:	212b      	movs	r1, #43	@ 0x2b
 800f7d4:	7019      	strb	r1, [r3, #0]
 800f7d6:	7833      	ldrb	r3, [r6, #0]
 800f7d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f7da:	d016      	beq.n	800f80a <_svfiprintf_r+0xfa>
 800f7dc:	0035      	movs	r5, r6
 800f7de:	2100      	movs	r1, #0
 800f7e0:	200a      	movs	r0, #10
 800f7e2:	68e3      	ldr	r3, [r4, #12]
 800f7e4:	782a      	ldrb	r2, [r5, #0]
 800f7e6:	1c6e      	adds	r6, r5, #1
 800f7e8:	3a30      	subs	r2, #48	@ 0x30
 800f7ea:	2a09      	cmp	r2, #9
 800f7ec:	d950      	bls.n	800f890 <_svfiprintf_r+0x180>
 800f7ee:	2900      	cmp	r1, #0
 800f7f0:	d111      	bne.n	800f816 <_svfiprintf_r+0x106>
 800f7f2:	e017      	b.n	800f824 <_svfiprintf_r+0x114>
 800f7f4:	3501      	adds	r5, #1
 800f7f6:	e7af      	b.n	800f758 <_svfiprintf_r+0x48>
 800f7f8:	9b05      	ldr	r3, [sp, #20]
 800f7fa:	6822      	ldr	r2, [r4, #0]
 800f7fc:	1ac0      	subs	r0, r0, r3
 800f7fe:	2301      	movs	r3, #1
 800f800:	4083      	lsls	r3, r0
 800f802:	4313      	orrs	r3, r2
 800f804:	002e      	movs	r6, r5
 800f806:	6023      	str	r3, [r4, #0]
 800f808:	e7cc      	b.n	800f7a4 <_svfiprintf_r+0x94>
 800f80a:	9b07      	ldr	r3, [sp, #28]
 800f80c:	1d19      	adds	r1, r3, #4
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	9107      	str	r1, [sp, #28]
 800f812:	2b00      	cmp	r3, #0
 800f814:	db01      	blt.n	800f81a <_svfiprintf_r+0x10a>
 800f816:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f818:	e004      	b.n	800f824 <_svfiprintf_r+0x114>
 800f81a:	425b      	negs	r3, r3
 800f81c:	60e3      	str	r3, [r4, #12]
 800f81e:	2302      	movs	r3, #2
 800f820:	4313      	orrs	r3, r2
 800f822:	6023      	str	r3, [r4, #0]
 800f824:	782b      	ldrb	r3, [r5, #0]
 800f826:	2b2e      	cmp	r3, #46	@ 0x2e
 800f828:	d10c      	bne.n	800f844 <_svfiprintf_r+0x134>
 800f82a:	786b      	ldrb	r3, [r5, #1]
 800f82c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f82e:	d134      	bne.n	800f89a <_svfiprintf_r+0x18a>
 800f830:	9b07      	ldr	r3, [sp, #28]
 800f832:	3502      	adds	r5, #2
 800f834:	1d1a      	adds	r2, r3, #4
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	9207      	str	r2, [sp, #28]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	da01      	bge.n	800f842 <_svfiprintf_r+0x132>
 800f83e:	2301      	movs	r3, #1
 800f840:	425b      	negs	r3, r3
 800f842:	9309      	str	r3, [sp, #36]	@ 0x24
 800f844:	4e2d      	ldr	r6, [pc, #180]	@ (800f8fc <_svfiprintf_r+0x1ec>)
 800f846:	2203      	movs	r2, #3
 800f848:	0030      	movs	r0, r6
 800f84a:	7829      	ldrb	r1, [r5, #0]
 800f84c:	f7fe fbbf 	bl	800dfce <memchr>
 800f850:	2800      	cmp	r0, #0
 800f852:	d006      	beq.n	800f862 <_svfiprintf_r+0x152>
 800f854:	2340      	movs	r3, #64	@ 0x40
 800f856:	1b80      	subs	r0, r0, r6
 800f858:	4083      	lsls	r3, r0
 800f85a:	6822      	ldr	r2, [r4, #0]
 800f85c:	3501      	adds	r5, #1
 800f85e:	4313      	orrs	r3, r2
 800f860:	6023      	str	r3, [r4, #0]
 800f862:	7829      	ldrb	r1, [r5, #0]
 800f864:	2206      	movs	r2, #6
 800f866:	4826      	ldr	r0, [pc, #152]	@ (800f900 <_svfiprintf_r+0x1f0>)
 800f868:	1c6e      	adds	r6, r5, #1
 800f86a:	7621      	strb	r1, [r4, #24]
 800f86c:	f7fe fbaf 	bl	800dfce <memchr>
 800f870:	2800      	cmp	r0, #0
 800f872:	d038      	beq.n	800f8e6 <_svfiprintf_r+0x1d6>
 800f874:	4b23      	ldr	r3, [pc, #140]	@ (800f904 <_svfiprintf_r+0x1f4>)
 800f876:	2b00      	cmp	r3, #0
 800f878:	d122      	bne.n	800f8c0 <_svfiprintf_r+0x1b0>
 800f87a:	2207      	movs	r2, #7
 800f87c:	9b07      	ldr	r3, [sp, #28]
 800f87e:	3307      	adds	r3, #7
 800f880:	4393      	bics	r3, r2
 800f882:	3308      	adds	r3, #8
 800f884:	9307      	str	r3, [sp, #28]
 800f886:	6963      	ldr	r3, [r4, #20]
 800f888:	9a04      	ldr	r2, [sp, #16]
 800f88a:	189b      	adds	r3, r3, r2
 800f88c:	6163      	str	r3, [r4, #20]
 800f88e:	e762      	b.n	800f756 <_svfiprintf_r+0x46>
 800f890:	4343      	muls	r3, r0
 800f892:	0035      	movs	r5, r6
 800f894:	2101      	movs	r1, #1
 800f896:	189b      	adds	r3, r3, r2
 800f898:	e7a4      	b.n	800f7e4 <_svfiprintf_r+0xd4>
 800f89a:	2300      	movs	r3, #0
 800f89c:	200a      	movs	r0, #10
 800f89e:	0019      	movs	r1, r3
 800f8a0:	3501      	adds	r5, #1
 800f8a2:	6063      	str	r3, [r4, #4]
 800f8a4:	782a      	ldrb	r2, [r5, #0]
 800f8a6:	1c6e      	adds	r6, r5, #1
 800f8a8:	3a30      	subs	r2, #48	@ 0x30
 800f8aa:	2a09      	cmp	r2, #9
 800f8ac:	d903      	bls.n	800f8b6 <_svfiprintf_r+0x1a6>
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d0c8      	beq.n	800f844 <_svfiprintf_r+0x134>
 800f8b2:	9109      	str	r1, [sp, #36]	@ 0x24
 800f8b4:	e7c6      	b.n	800f844 <_svfiprintf_r+0x134>
 800f8b6:	4341      	muls	r1, r0
 800f8b8:	0035      	movs	r5, r6
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	1889      	adds	r1, r1, r2
 800f8be:	e7f1      	b.n	800f8a4 <_svfiprintf_r+0x194>
 800f8c0:	aa07      	add	r2, sp, #28
 800f8c2:	9200      	str	r2, [sp, #0]
 800f8c4:	0021      	movs	r1, r4
 800f8c6:	003a      	movs	r2, r7
 800f8c8:	4b0f      	ldr	r3, [pc, #60]	@ (800f908 <_svfiprintf_r+0x1f8>)
 800f8ca:	9803      	ldr	r0, [sp, #12]
 800f8cc:	f7fd fd9a 	bl	800d404 <_printf_float>
 800f8d0:	9004      	str	r0, [sp, #16]
 800f8d2:	9b04      	ldr	r3, [sp, #16]
 800f8d4:	3301      	adds	r3, #1
 800f8d6:	d1d6      	bne.n	800f886 <_svfiprintf_r+0x176>
 800f8d8:	89bb      	ldrh	r3, [r7, #12]
 800f8da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800f8dc:	065b      	lsls	r3, r3, #25
 800f8de:	d500      	bpl.n	800f8e2 <_svfiprintf_r+0x1d2>
 800f8e0:	e72c      	b.n	800f73c <_svfiprintf_r+0x2c>
 800f8e2:	b021      	add	sp, #132	@ 0x84
 800f8e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8e6:	aa07      	add	r2, sp, #28
 800f8e8:	9200      	str	r2, [sp, #0]
 800f8ea:	0021      	movs	r1, r4
 800f8ec:	003a      	movs	r2, r7
 800f8ee:	4b06      	ldr	r3, [pc, #24]	@ (800f908 <_svfiprintf_r+0x1f8>)
 800f8f0:	9803      	ldr	r0, [sp, #12]
 800f8f2:	f7fe f835 	bl	800d960 <_printf_i>
 800f8f6:	e7eb      	b.n	800f8d0 <_svfiprintf_r+0x1c0>
 800f8f8:	08010ed8 	.word	0x08010ed8
 800f8fc:	08010ede 	.word	0x08010ede
 800f900:	08010ee2 	.word	0x08010ee2
 800f904:	0800d405 	.word	0x0800d405
 800f908:	0800f651 	.word	0x0800f651

0800f90c <__sfputc_r>:
 800f90c:	6893      	ldr	r3, [r2, #8]
 800f90e:	b510      	push	{r4, lr}
 800f910:	3b01      	subs	r3, #1
 800f912:	6093      	str	r3, [r2, #8]
 800f914:	2b00      	cmp	r3, #0
 800f916:	da04      	bge.n	800f922 <__sfputc_r+0x16>
 800f918:	6994      	ldr	r4, [r2, #24]
 800f91a:	42a3      	cmp	r3, r4
 800f91c:	db07      	blt.n	800f92e <__sfputc_r+0x22>
 800f91e:	290a      	cmp	r1, #10
 800f920:	d005      	beq.n	800f92e <__sfputc_r+0x22>
 800f922:	6813      	ldr	r3, [r2, #0]
 800f924:	1c58      	adds	r0, r3, #1
 800f926:	6010      	str	r0, [r2, #0]
 800f928:	7019      	strb	r1, [r3, #0]
 800f92a:	0008      	movs	r0, r1
 800f92c:	bd10      	pop	{r4, pc}
 800f92e:	f000 f9e2 	bl	800fcf6 <__swbuf_r>
 800f932:	0001      	movs	r1, r0
 800f934:	e7f9      	b.n	800f92a <__sfputc_r+0x1e>

0800f936 <__sfputs_r>:
 800f936:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f938:	0006      	movs	r6, r0
 800f93a:	000f      	movs	r7, r1
 800f93c:	0014      	movs	r4, r2
 800f93e:	18d5      	adds	r5, r2, r3
 800f940:	42ac      	cmp	r4, r5
 800f942:	d101      	bne.n	800f948 <__sfputs_r+0x12>
 800f944:	2000      	movs	r0, #0
 800f946:	e007      	b.n	800f958 <__sfputs_r+0x22>
 800f948:	7821      	ldrb	r1, [r4, #0]
 800f94a:	003a      	movs	r2, r7
 800f94c:	0030      	movs	r0, r6
 800f94e:	f7ff ffdd 	bl	800f90c <__sfputc_r>
 800f952:	3401      	adds	r4, #1
 800f954:	1c43      	adds	r3, r0, #1
 800f956:	d1f3      	bne.n	800f940 <__sfputs_r+0xa>
 800f958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f95c <_vfiprintf_r>:
 800f95c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f95e:	b0a1      	sub	sp, #132	@ 0x84
 800f960:	000f      	movs	r7, r1
 800f962:	0015      	movs	r5, r2
 800f964:	001e      	movs	r6, r3
 800f966:	9003      	str	r0, [sp, #12]
 800f968:	2800      	cmp	r0, #0
 800f96a:	d004      	beq.n	800f976 <_vfiprintf_r+0x1a>
 800f96c:	6a03      	ldr	r3, [r0, #32]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d101      	bne.n	800f976 <_vfiprintf_r+0x1a>
 800f972:	f7fe f993 	bl	800dc9c <__sinit>
 800f976:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f978:	07db      	lsls	r3, r3, #31
 800f97a:	d405      	bmi.n	800f988 <_vfiprintf_r+0x2c>
 800f97c:	89bb      	ldrh	r3, [r7, #12]
 800f97e:	059b      	lsls	r3, r3, #22
 800f980:	d402      	bmi.n	800f988 <_vfiprintf_r+0x2c>
 800f982:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f984:	f7fe fb21 	bl	800dfca <__retarget_lock_acquire_recursive>
 800f988:	89bb      	ldrh	r3, [r7, #12]
 800f98a:	071b      	lsls	r3, r3, #28
 800f98c:	d502      	bpl.n	800f994 <_vfiprintf_r+0x38>
 800f98e:	693b      	ldr	r3, [r7, #16]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d113      	bne.n	800f9bc <_vfiprintf_r+0x60>
 800f994:	0039      	movs	r1, r7
 800f996:	9803      	ldr	r0, [sp, #12]
 800f998:	f000 f9f0 	bl	800fd7c <__swsetup_r>
 800f99c:	2800      	cmp	r0, #0
 800f99e:	d00d      	beq.n	800f9bc <_vfiprintf_r+0x60>
 800f9a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f9a2:	07db      	lsls	r3, r3, #31
 800f9a4:	d503      	bpl.n	800f9ae <_vfiprintf_r+0x52>
 800f9a6:	2001      	movs	r0, #1
 800f9a8:	4240      	negs	r0, r0
 800f9aa:	b021      	add	sp, #132	@ 0x84
 800f9ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9ae:	89bb      	ldrh	r3, [r7, #12]
 800f9b0:	059b      	lsls	r3, r3, #22
 800f9b2:	d4f8      	bmi.n	800f9a6 <_vfiprintf_r+0x4a>
 800f9b4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f9b6:	f7fe fb09 	bl	800dfcc <__retarget_lock_release_recursive>
 800f9ba:	e7f4      	b.n	800f9a6 <_vfiprintf_r+0x4a>
 800f9bc:	2300      	movs	r3, #0
 800f9be:	ac08      	add	r4, sp, #32
 800f9c0:	6163      	str	r3, [r4, #20]
 800f9c2:	3320      	adds	r3, #32
 800f9c4:	7663      	strb	r3, [r4, #25]
 800f9c6:	3310      	adds	r3, #16
 800f9c8:	76a3      	strb	r3, [r4, #26]
 800f9ca:	9607      	str	r6, [sp, #28]
 800f9cc:	002e      	movs	r6, r5
 800f9ce:	7833      	ldrb	r3, [r6, #0]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d001      	beq.n	800f9d8 <_vfiprintf_r+0x7c>
 800f9d4:	2b25      	cmp	r3, #37	@ 0x25
 800f9d6:	d148      	bne.n	800fa6a <_vfiprintf_r+0x10e>
 800f9d8:	1b73      	subs	r3, r6, r5
 800f9da:	9305      	str	r3, [sp, #20]
 800f9dc:	42ae      	cmp	r6, r5
 800f9de:	d00b      	beq.n	800f9f8 <_vfiprintf_r+0x9c>
 800f9e0:	002a      	movs	r2, r5
 800f9e2:	0039      	movs	r1, r7
 800f9e4:	9803      	ldr	r0, [sp, #12]
 800f9e6:	f7ff ffa6 	bl	800f936 <__sfputs_r>
 800f9ea:	3001      	adds	r0, #1
 800f9ec:	d100      	bne.n	800f9f0 <_vfiprintf_r+0x94>
 800f9ee:	e0ae      	b.n	800fb4e <_vfiprintf_r+0x1f2>
 800f9f0:	6963      	ldr	r3, [r4, #20]
 800f9f2:	9a05      	ldr	r2, [sp, #20]
 800f9f4:	189b      	adds	r3, r3, r2
 800f9f6:	6163      	str	r3, [r4, #20]
 800f9f8:	7833      	ldrb	r3, [r6, #0]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d100      	bne.n	800fa00 <_vfiprintf_r+0xa4>
 800f9fe:	e0a6      	b.n	800fb4e <_vfiprintf_r+0x1f2>
 800fa00:	2201      	movs	r2, #1
 800fa02:	2300      	movs	r3, #0
 800fa04:	4252      	negs	r2, r2
 800fa06:	6062      	str	r2, [r4, #4]
 800fa08:	a904      	add	r1, sp, #16
 800fa0a:	3254      	adds	r2, #84	@ 0x54
 800fa0c:	1852      	adds	r2, r2, r1
 800fa0e:	1c75      	adds	r5, r6, #1
 800fa10:	6023      	str	r3, [r4, #0]
 800fa12:	60e3      	str	r3, [r4, #12]
 800fa14:	60a3      	str	r3, [r4, #8]
 800fa16:	7013      	strb	r3, [r2, #0]
 800fa18:	65a3      	str	r3, [r4, #88]	@ 0x58
 800fa1a:	4b59      	ldr	r3, [pc, #356]	@ (800fb80 <_vfiprintf_r+0x224>)
 800fa1c:	2205      	movs	r2, #5
 800fa1e:	0018      	movs	r0, r3
 800fa20:	7829      	ldrb	r1, [r5, #0]
 800fa22:	9305      	str	r3, [sp, #20]
 800fa24:	f7fe fad3 	bl	800dfce <memchr>
 800fa28:	1c6e      	adds	r6, r5, #1
 800fa2a:	2800      	cmp	r0, #0
 800fa2c:	d11f      	bne.n	800fa6e <_vfiprintf_r+0x112>
 800fa2e:	6822      	ldr	r2, [r4, #0]
 800fa30:	06d3      	lsls	r3, r2, #27
 800fa32:	d504      	bpl.n	800fa3e <_vfiprintf_r+0xe2>
 800fa34:	2353      	movs	r3, #83	@ 0x53
 800fa36:	a904      	add	r1, sp, #16
 800fa38:	185b      	adds	r3, r3, r1
 800fa3a:	2120      	movs	r1, #32
 800fa3c:	7019      	strb	r1, [r3, #0]
 800fa3e:	0713      	lsls	r3, r2, #28
 800fa40:	d504      	bpl.n	800fa4c <_vfiprintf_r+0xf0>
 800fa42:	2353      	movs	r3, #83	@ 0x53
 800fa44:	a904      	add	r1, sp, #16
 800fa46:	185b      	adds	r3, r3, r1
 800fa48:	212b      	movs	r1, #43	@ 0x2b
 800fa4a:	7019      	strb	r1, [r3, #0]
 800fa4c:	782b      	ldrb	r3, [r5, #0]
 800fa4e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa50:	d016      	beq.n	800fa80 <_vfiprintf_r+0x124>
 800fa52:	002e      	movs	r6, r5
 800fa54:	2100      	movs	r1, #0
 800fa56:	200a      	movs	r0, #10
 800fa58:	68e3      	ldr	r3, [r4, #12]
 800fa5a:	7832      	ldrb	r2, [r6, #0]
 800fa5c:	1c75      	adds	r5, r6, #1
 800fa5e:	3a30      	subs	r2, #48	@ 0x30
 800fa60:	2a09      	cmp	r2, #9
 800fa62:	d950      	bls.n	800fb06 <_vfiprintf_r+0x1aa>
 800fa64:	2900      	cmp	r1, #0
 800fa66:	d111      	bne.n	800fa8c <_vfiprintf_r+0x130>
 800fa68:	e017      	b.n	800fa9a <_vfiprintf_r+0x13e>
 800fa6a:	3601      	adds	r6, #1
 800fa6c:	e7af      	b.n	800f9ce <_vfiprintf_r+0x72>
 800fa6e:	9b05      	ldr	r3, [sp, #20]
 800fa70:	6822      	ldr	r2, [r4, #0]
 800fa72:	1ac0      	subs	r0, r0, r3
 800fa74:	2301      	movs	r3, #1
 800fa76:	4083      	lsls	r3, r0
 800fa78:	4313      	orrs	r3, r2
 800fa7a:	0035      	movs	r5, r6
 800fa7c:	6023      	str	r3, [r4, #0]
 800fa7e:	e7cc      	b.n	800fa1a <_vfiprintf_r+0xbe>
 800fa80:	9b07      	ldr	r3, [sp, #28]
 800fa82:	1d19      	adds	r1, r3, #4
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	9107      	str	r1, [sp, #28]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	db01      	blt.n	800fa90 <_vfiprintf_r+0x134>
 800fa8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fa8e:	e004      	b.n	800fa9a <_vfiprintf_r+0x13e>
 800fa90:	425b      	negs	r3, r3
 800fa92:	60e3      	str	r3, [r4, #12]
 800fa94:	2302      	movs	r3, #2
 800fa96:	4313      	orrs	r3, r2
 800fa98:	6023      	str	r3, [r4, #0]
 800fa9a:	7833      	ldrb	r3, [r6, #0]
 800fa9c:	2b2e      	cmp	r3, #46	@ 0x2e
 800fa9e:	d10c      	bne.n	800faba <_vfiprintf_r+0x15e>
 800faa0:	7873      	ldrb	r3, [r6, #1]
 800faa2:	2b2a      	cmp	r3, #42	@ 0x2a
 800faa4:	d134      	bne.n	800fb10 <_vfiprintf_r+0x1b4>
 800faa6:	9b07      	ldr	r3, [sp, #28]
 800faa8:	3602      	adds	r6, #2
 800faaa:	1d1a      	adds	r2, r3, #4
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	9207      	str	r2, [sp, #28]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	da01      	bge.n	800fab8 <_vfiprintf_r+0x15c>
 800fab4:	2301      	movs	r3, #1
 800fab6:	425b      	negs	r3, r3
 800fab8:	9309      	str	r3, [sp, #36]	@ 0x24
 800faba:	4d32      	ldr	r5, [pc, #200]	@ (800fb84 <_vfiprintf_r+0x228>)
 800fabc:	2203      	movs	r2, #3
 800fabe:	0028      	movs	r0, r5
 800fac0:	7831      	ldrb	r1, [r6, #0]
 800fac2:	f7fe fa84 	bl	800dfce <memchr>
 800fac6:	2800      	cmp	r0, #0
 800fac8:	d006      	beq.n	800fad8 <_vfiprintf_r+0x17c>
 800faca:	2340      	movs	r3, #64	@ 0x40
 800facc:	1b40      	subs	r0, r0, r5
 800face:	4083      	lsls	r3, r0
 800fad0:	6822      	ldr	r2, [r4, #0]
 800fad2:	3601      	adds	r6, #1
 800fad4:	4313      	orrs	r3, r2
 800fad6:	6023      	str	r3, [r4, #0]
 800fad8:	7831      	ldrb	r1, [r6, #0]
 800fada:	2206      	movs	r2, #6
 800fadc:	482a      	ldr	r0, [pc, #168]	@ (800fb88 <_vfiprintf_r+0x22c>)
 800fade:	1c75      	adds	r5, r6, #1
 800fae0:	7621      	strb	r1, [r4, #24]
 800fae2:	f7fe fa74 	bl	800dfce <memchr>
 800fae6:	2800      	cmp	r0, #0
 800fae8:	d040      	beq.n	800fb6c <_vfiprintf_r+0x210>
 800faea:	4b28      	ldr	r3, [pc, #160]	@ (800fb8c <_vfiprintf_r+0x230>)
 800faec:	2b00      	cmp	r3, #0
 800faee:	d122      	bne.n	800fb36 <_vfiprintf_r+0x1da>
 800faf0:	2207      	movs	r2, #7
 800faf2:	9b07      	ldr	r3, [sp, #28]
 800faf4:	3307      	adds	r3, #7
 800faf6:	4393      	bics	r3, r2
 800faf8:	3308      	adds	r3, #8
 800fafa:	9307      	str	r3, [sp, #28]
 800fafc:	6963      	ldr	r3, [r4, #20]
 800fafe:	9a04      	ldr	r2, [sp, #16]
 800fb00:	189b      	adds	r3, r3, r2
 800fb02:	6163      	str	r3, [r4, #20]
 800fb04:	e762      	b.n	800f9cc <_vfiprintf_r+0x70>
 800fb06:	4343      	muls	r3, r0
 800fb08:	002e      	movs	r6, r5
 800fb0a:	2101      	movs	r1, #1
 800fb0c:	189b      	adds	r3, r3, r2
 800fb0e:	e7a4      	b.n	800fa5a <_vfiprintf_r+0xfe>
 800fb10:	2300      	movs	r3, #0
 800fb12:	200a      	movs	r0, #10
 800fb14:	0019      	movs	r1, r3
 800fb16:	3601      	adds	r6, #1
 800fb18:	6063      	str	r3, [r4, #4]
 800fb1a:	7832      	ldrb	r2, [r6, #0]
 800fb1c:	1c75      	adds	r5, r6, #1
 800fb1e:	3a30      	subs	r2, #48	@ 0x30
 800fb20:	2a09      	cmp	r2, #9
 800fb22:	d903      	bls.n	800fb2c <_vfiprintf_r+0x1d0>
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d0c8      	beq.n	800faba <_vfiprintf_r+0x15e>
 800fb28:	9109      	str	r1, [sp, #36]	@ 0x24
 800fb2a:	e7c6      	b.n	800faba <_vfiprintf_r+0x15e>
 800fb2c:	4341      	muls	r1, r0
 800fb2e:	002e      	movs	r6, r5
 800fb30:	2301      	movs	r3, #1
 800fb32:	1889      	adds	r1, r1, r2
 800fb34:	e7f1      	b.n	800fb1a <_vfiprintf_r+0x1be>
 800fb36:	aa07      	add	r2, sp, #28
 800fb38:	9200      	str	r2, [sp, #0]
 800fb3a:	0021      	movs	r1, r4
 800fb3c:	003a      	movs	r2, r7
 800fb3e:	4b14      	ldr	r3, [pc, #80]	@ (800fb90 <_vfiprintf_r+0x234>)
 800fb40:	9803      	ldr	r0, [sp, #12]
 800fb42:	f7fd fc5f 	bl	800d404 <_printf_float>
 800fb46:	9004      	str	r0, [sp, #16]
 800fb48:	9b04      	ldr	r3, [sp, #16]
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	d1d6      	bne.n	800fafc <_vfiprintf_r+0x1a0>
 800fb4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fb50:	07db      	lsls	r3, r3, #31
 800fb52:	d405      	bmi.n	800fb60 <_vfiprintf_r+0x204>
 800fb54:	89bb      	ldrh	r3, [r7, #12]
 800fb56:	059b      	lsls	r3, r3, #22
 800fb58:	d402      	bmi.n	800fb60 <_vfiprintf_r+0x204>
 800fb5a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800fb5c:	f7fe fa36 	bl	800dfcc <__retarget_lock_release_recursive>
 800fb60:	89bb      	ldrh	r3, [r7, #12]
 800fb62:	065b      	lsls	r3, r3, #25
 800fb64:	d500      	bpl.n	800fb68 <_vfiprintf_r+0x20c>
 800fb66:	e71e      	b.n	800f9a6 <_vfiprintf_r+0x4a>
 800fb68:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800fb6a:	e71e      	b.n	800f9aa <_vfiprintf_r+0x4e>
 800fb6c:	aa07      	add	r2, sp, #28
 800fb6e:	9200      	str	r2, [sp, #0]
 800fb70:	0021      	movs	r1, r4
 800fb72:	003a      	movs	r2, r7
 800fb74:	4b06      	ldr	r3, [pc, #24]	@ (800fb90 <_vfiprintf_r+0x234>)
 800fb76:	9803      	ldr	r0, [sp, #12]
 800fb78:	f7fd fef2 	bl	800d960 <_printf_i>
 800fb7c:	e7e3      	b.n	800fb46 <_vfiprintf_r+0x1ea>
 800fb7e:	46c0      	nop			@ (mov r8, r8)
 800fb80:	08010ed8 	.word	0x08010ed8
 800fb84:	08010ede 	.word	0x08010ede
 800fb88:	08010ee2 	.word	0x08010ee2
 800fb8c:	0800d405 	.word	0x0800d405
 800fb90:	0800f937 	.word	0x0800f937

0800fb94 <__sflush_r>:
 800fb94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb96:	220c      	movs	r2, #12
 800fb98:	5e8b      	ldrsh	r3, [r1, r2]
 800fb9a:	0005      	movs	r5, r0
 800fb9c:	000c      	movs	r4, r1
 800fb9e:	071a      	lsls	r2, r3, #28
 800fba0:	d456      	bmi.n	800fc50 <__sflush_r+0xbc>
 800fba2:	684a      	ldr	r2, [r1, #4]
 800fba4:	2a00      	cmp	r2, #0
 800fba6:	dc02      	bgt.n	800fbae <__sflush_r+0x1a>
 800fba8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800fbaa:	2a00      	cmp	r2, #0
 800fbac:	dd4e      	ble.n	800fc4c <__sflush_r+0xb8>
 800fbae:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800fbb0:	2f00      	cmp	r7, #0
 800fbb2:	d04b      	beq.n	800fc4c <__sflush_r+0xb8>
 800fbb4:	2200      	movs	r2, #0
 800fbb6:	2080      	movs	r0, #128	@ 0x80
 800fbb8:	682e      	ldr	r6, [r5, #0]
 800fbba:	602a      	str	r2, [r5, #0]
 800fbbc:	001a      	movs	r2, r3
 800fbbe:	0140      	lsls	r0, r0, #5
 800fbc0:	6a21      	ldr	r1, [r4, #32]
 800fbc2:	4002      	ands	r2, r0
 800fbc4:	4203      	tst	r3, r0
 800fbc6:	d033      	beq.n	800fc30 <__sflush_r+0x9c>
 800fbc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fbca:	89a3      	ldrh	r3, [r4, #12]
 800fbcc:	075b      	lsls	r3, r3, #29
 800fbce:	d506      	bpl.n	800fbde <__sflush_r+0x4a>
 800fbd0:	6863      	ldr	r3, [r4, #4]
 800fbd2:	1ad2      	subs	r2, r2, r3
 800fbd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d001      	beq.n	800fbde <__sflush_r+0x4a>
 800fbda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fbdc:	1ad2      	subs	r2, r2, r3
 800fbde:	2300      	movs	r3, #0
 800fbe0:	0028      	movs	r0, r5
 800fbe2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800fbe4:	6a21      	ldr	r1, [r4, #32]
 800fbe6:	47b8      	blx	r7
 800fbe8:	89a2      	ldrh	r2, [r4, #12]
 800fbea:	1c43      	adds	r3, r0, #1
 800fbec:	d106      	bne.n	800fbfc <__sflush_r+0x68>
 800fbee:	6829      	ldr	r1, [r5, #0]
 800fbf0:	291d      	cmp	r1, #29
 800fbf2:	d846      	bhi.n	800fc82 <__sflush_r+0xee>
 800fbf4:	4b29      	ldr	r3, [pc, #164]	@ (800fc9c <__sflush_r+0x108>)
 800fbf6:	410b      	asrs	r3, r1
 800fbf8:	07db      	lsls	r3, r3, #31
 800fbfa:	d442      	bmi.n	800fc82 <__sflush_r+0xee>
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	6063      	str	r3, [r4, #4]
 800fc00:	6923      	ldr	r3, [r4, #16]
 800fc02:	6023      	str	r3, [r4, #0]
 800fc04:	04d2      	lsls	r2, r2, #19
 800fc06:	d505      	bpl.n	800fc14 <__sflush_r+0x80>
 800fc08:	1c43      	adds	r3, r0, #1
 800fc0a:	d102      	bne.n	800fc12 <__sflush_r+0x7e>
 800fc0c:	682b      	ldr	r3, [r5, #0]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d100      	bne.n	800fc14 <__sflush_r+0x80>
 800fc12:	6560      	str	r0, [r4, #84]	@ 0x54
 800fc14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc16:	602e      	str	r6, [r5, #0]
 800fc18:	2900      	cmp	r1, #0
 800fc1a:	d017      	beq.n	800fc4c <__sflush_r+0xb8>
 800fc1c:	0023      	movs	r3, r4
 800fc1e:	3344      	adds	r3, #68	@ 0x44
 800fc20:	4299      	cmp	r1, r3
 800fc22:	d002      	beq.n	800fc2a <__sflush_r+0x96>
 800fc24:	0028      	movs	r0, r5
 800fc26:	f7ff f869 	bl	800ecfc <_free_r>
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc2e:	e00d      	b.n	800fc4c <__sflush_r+0xb8>
 800fc30:	2301      	movs	r3, #1
 800fc32:	0028      	movs	r0, r5
 800fc34:	47b8      	blx	r7
 800fc36:	0002      	movs	r2, r0
 800fc38:	1c43      	adds	r3, r0, #1
 800fc3a:	d1c6      	bne.n	800fbca <__sflush_r+0x36>
 800fc3c:	682b      	ldr	r3, [r5, #0]
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d0c3      	beq.n	800fbca <__sflush_r+0x36>
 800fc42:	2b1d      	cmp	r3, #29
 800fc44:	d001      	beq.n	800fc4a <__sflush_r+0xb6>
 800fc46:	2b16      	cmp	r3, #22
 800fc48:	d11a      	bne.n	800fc80 <__sflush_r+0xec>
 800fc4a:	602e      	str	r6, [r5, #0]
 800fc4c:	2000      	movs	r0, #0
 800fc4e:	e01e      	b.n	800fc8e <__sflush_r+0xfa>
 800fc50:	690e      	ldr	r6, [r1, #16]
 800fc52:	2e00      	cmp	r6, #0
 800fc54:	d0fa      	beq.n	800fc4c <__sflush_r+0xb8>
 800fc56:	680f      	ldr	r7, [r1, #0]
 800fc58:	600e      	str	r6, [r1, #0]
 800fc5a:	1bba      	subs	r2, r7, r6
 800fc5c:	9201      	str	r2, [sp, #4]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	079b      	lsls	r3, r3, #30
 800fc62:	d100      	bne.n	800fc66 <__sflush_r+0xd2>
 800fc64:	694a      	ldr	r2, [r1, #20]
 800fc66:	60a2      	str	r2, [r4, #8]
 800fc68:	9b01      	ldr	r3, [sp, #4]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	ddee      	ble.n	800fc4c <__sflush_r+0xb8>
 800fc6e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800fc70:	0032      	movs	r2, r6
 800fc72:	001f      	movs	r7, r3
 800fc74:	0028      	movs	r0, r5
 800fc76:	9b01      	ldr	r3, [sp, #4]
 800fc78:	6a21      	ldr	r1, [r4, #32]
 800fc7a:	47b8      	blx	r7
 800fc7c:	2800      	cmp	r0, #0
 800fc7e:	dc07      	bgt.n	800fc90 <__sflush_r+0xfc>
 800fc80:	89a2      	ldrh	r2, [r4, #12]
 800fc82:	2340      	movs	r3, #64	@ 0x40
 800fc84:	2001      	movs	r0, #1
 800fc86:	4313      	orrs	r3, r2
 800fc88:	b21b      	sxth	r3, r3
 800fc8a:	81a3      	strh	r3, [r4, #12]
 800fc8c:	4240      	negs	r0, r0
 800fc8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fc90:	9b01      	ldr	r3, [sp, #4]
 800fc92:	1836      	adds	r6, r6, r0
 800fc94:	1a1b      	subs	r3, r3, r0
 800fc96:	9301      	str	r3, [sp, #4]
 800fc98:	e7e6      	b.n	800fc68 <__sflush_r+0xd4>
 800fc9a:	46c0      	nop			@ (mov r8, r8)
 800fc9c:	dfbffffe 	.word	0xdfbffffe

0800fca0 <_fflush_r>:
 800fca0:	690b      	ldr	r3, [r1, #16]
 800fca2:	b570      	push	{r4, r5, r6, lr}
 800fca4:	0005      	movs	r5, r0
 800fca6:	000c      	movs	r4, r1
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d102      	bne.n	800fcb2 <_fflush_r+0x12>
 800fcac:	2500      	movs	r5, #0
 800fcae:	0028      	movs	r0, r5
 800fcb0:	bd70      	pop	{r4, r5, r6, pc}
 800fcb2:	2800      	cmp	r0, #0
 800fcb4:	d004      	beq.n	800fcc0 <_fflush_r+0x20>
 800fcb6:	6a03      	ldr	r3, [r0, #32]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d101      	bne.n	800fcc0 <_fflush_r+0x20>
 800fcbc:	f7fd ffee 	bl	800dc9c <__sinit>
 800fcc0:	220c      	movs	r2, #12
 800fcc2:	5ea3      	ldrsh	r3, [r4, r2]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d0f1      	beq.n	800fcac <_fflush_r+0xc>
 800fcc8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fcca:	07d2      	lsls	r2, r2, #31
 800fccc:	d404      	bmi.n	800fcd8 <_fflush_r+0x38>
 800fcce:	059b      	lsls	r3, r3, #22
 800fcd0:	d402      	bmi.n	800fcd8 <_fflush_r+0x38>
 800fcd2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fcd4:	f7fe f979 	bl	800dfca <__retarget_lock_acquire_recursive>
 800fcd8:	0028      	movs	r0, r5
 800fcda:	0021      	movs	r1, r4
 800fcdc:	f7ff ff5a 	bl	800fb94 <__sflush_r>
 800fce0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fce2:	0005      	movs	r5, r0
 800fce4:	07db      	lsls	r3, r3, #31
 800fce6:	d4e2      	bmi.n	800fcae <_fflush_r+0xe>
 800fce8:	89a3      	ldrh	r3, [r4, #12]
 800fcea:	059b      	lsls	r3, r3, #22
 800fcec:	d4df      	bmi.n	800fcae <_fflush_r+0xe>
 800fcee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fcf0:	f7fe f96c 	bl	800dfcc <__retarget_lock_release_recursive>
 800fcf4:	e7db      	b.n	800fcae <_fflush_r+0xe>

0800fcf6 <__swbuf_r>:
 800fcf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcf8:	0006      	movs	r6, r0
 800fcfa:	000d      	movs	r5, r1
 800fcfc:	0014      	movs	r4, r2
 800fcfe:	2800      	cmp	r0, #0
 800fd00:	d004      	beq.n	800fd0c <__swbuf_r+0x16>
 800fd02:	6a03      	ldr	r3, [r0, #32]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d101      	bne.n	800fd0c <__swbuf_r+0x16>
 800fd08:	f7fd ffc8 	bl	800dc9c <__sinit>
 800fd0c:	69a3      	ldr	r3, [r4, #24]
 800fd0e:	60a3      	str	r3, [r4, #8]
 800fd10:	89a3      	ldrh	r3, [r4, #12]
 800fd12:	071b      	lsls	r3, r3, #28
 800fd14:	d502      	bpl.n	800fd1c <__swbuf_r+0x26>
 800fd16:	6923      	ldr	r3, [r4, #16]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d109      	bne.n	800fd30 <__swbuf_r+0x3a>
 800fd1c:	0021      	movs	r1, r4
 800fd1e:	0030      	movs	r0, r6
 800fd20:	f000 f82c 	bl	800fd7c <__swsetup_r>
 800fd24:	2800      	cmp	r0, #0
 800fd26:	d003      	beq.n	800fd30 <__swbuf_r+0x3a>
 800fd28:	2501      	movs	r5, #1
 800fd2a:	426d      	negs	r5, r5
 800fd2c:	0028      	movs	r0, r5
 800fd2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd30:	6923      	ldr	r3, [r4, #16]
 800fd32:	6820      	ldr	r0, [r4, #0]
 800fd34:	b2ef      	uxtb	r7, r5
 800fd36:	1ac0      	subs	r0, r0, r3
 800fd38:	6963      	ldr	r3, [r4, #20]
 800fd3a:	b2ed      	uxtb	r5, r5
 800fd3c:	4283      	cmp	r3, r0
 800fd3e:	dc05      	bgt.n	800fd4c <__swbuf_r+0x56>
 800fd40:	0021      	movs	r1, r4
 800fd42:	0030      	movs	r0, r6
 800fd44:	f7ff ffac 	bl	800fca0 <_fflush_r>
 800fd48:	2800      	cmp	r0, #0
 800fd4a:	d1ed      	bne.n	800fd28 <__swbuf_r+0x32>
 800fd4c:	68a3      	ldr	r3, [r4, #8]
 800fd4e:	3001      	adds	r0, #1
 800fd50:	3b01      	subs	r3, #1
 800fd52:	60a3      	str	r3, [r4, #8]
 800fd54:	6823      	ldr	r3, [r4, #0]
 800fd56:	1c5a      	adds	r2, r3, #1
 800fd58:	6022      	str	r2, [r4, #0]
 800fd5a:	701f      	strb	r7, [r3, #0]
 800fd5c:	6963      	ldr	r3, [r4, #20]
 800fd5e:	4283      	cmp	r3, r0
 800fd60:	d004      	beq.n	800fd6c <__swbuf_r+0x76>
 800fd62:	89a3      	ldrh	r3, [r4, #12]
 800fd64:	07db      	lsls	r3, r3, #31
 800fd66:	d5e1      	bpl.n	800fd2c <__swbuf_r+0x36>
 800fd68:	2d0a      	cmp	r5, #10
 800fd6a:	d1df      	bne.n	800fd2c <__swbuf_r+0x36>
 800fd6c:	0021      	movs	r1, r4
 800fd6e:	0030      	movs	r0, r6
 800fd70:	f7ff ff96 	bl	800fca0 <_fflush_r>
 800fd74:	2800      	cmp	r0, #0
 800fd76:	d0d9      	beq.n	800fd2c <__swbuf_r+0x36>
 800fd78:	e7d6      	b.n	800fd28 <__swbuf_r+0x32>
	...

0800fd7c <__swsetup_r>:
 800fd7c:	4b2d      	ldr	r3, [pc, #180]	@ (800fe34 <__swsetup_r+0xb8>)
 800fd7e:	b570      	push	{r4, r5, r6, lr}
 800fd80:	0005      	movs	r5, r0
 800fd82:	6818      	ldr	r0, [r3, #0]
 800fd84:	000c      	movs	r4, r1
 800fd86:	2800      	cmp	r0, #0
 800fd88:	d004      	beq.n	800fd94 <__swsetup_r+0x18>
 800fd8a:	6a03      	ldr	r3, [r0, #32]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d101      	bne.n	800fd94 <__swsetup_r+0x18>
 800fd90:	f7fd ff84 	bl	800dc9c <__sinit>
 800fd94:	230c      	movs	r3, #12
 800fd96:	5ee2      	ldrsh	r2, [r4, r3]
 800fd98:	0713      	lsls	r3, r2, #28
 800fd9a:	d423      	bmi.n	800fde4 <__swsetup_r+0x68>
 800fd9c:	06d3      	lsls	r3, r2, #27
 800fd9e:	d407      	bmi.n	800fdb0 <__swsetup_r+0x34>
 800fda0:	2309      	movs	r3, #9
 800fda2:	602b      	str	r3, [r5, #0]
 800fda4:	2340      	movs	r3, #64	@ 0x40
 800fda6:	2001      	movs	r0, #1
 800fda8:	4313      	orrs	r3, r2
 800fdaa:	81a3      	strh	r3, [r4, #12]
 800fdac:	4240      	negs	r0, r0
 800fdae:	e03a      	b.n	800fe26 <__swsetup_r+0xaa>
 800fdb0:	0752      	lsls	r2, r2, #29
 800fdb2:	d513      	bpl.n	800fddc <__swsetup_r+0x60>
 800fdb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fdb6:	2900      	cmp	r1, #0
 800fdb8:	d008      	beq.n	800fdcc <__swsetup_r+0x50>
 800fdba:	0023      	movs	r3, r4
 800fdbc:	3344      	adds	r3, #68	@ 0x44
 800fdbe:	4299      	cmp	r1, r3
 800fdc0:	d002      	beq.n	800fdc8 <__swsetup_r+0x4c>
 800fdc2:	0028      	movs	r0, r5
 800fdc4:	f7fe ff9a 	bl	800ecfc <_free_r>
 800fdc8:	2300      	movs	r3, #0
 800fdca:	6363      	str	r3, [r4, #52]	@ 0x34
 800fdcc:	2224      	movs	r2, #36	@ 0x24
 800fdce:	89a3      	ldrh	r3, [r4, #12]
 800fdd0:	4393      	bics	r3, r2
 800fdd2:	81a3      	strh	r3, [r4, #12]
 800fdd4:	2300      	movs	r3, #0
 800fdd6:	6063      	str	r3, [r4, #4]
 800fdd8:	6923      	ldr	r3, [r4, #16]
 800fdda:	6023      	str	r3, [r4, #0]
 800fddc:	2308      	movs	r3, #8
 800fdde:	89a2      	ldrh	r2, [r4, #12]
 800fde0:	4313      	orrs	r3, r2
 800fde2:	81a3      	strh	r3, [r4, #12]
 800fde4:	6923      	ldr	r3, [r4, #16]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d10b      	bne.n	800fe02 <__swsetup_r+0x86>
 800fdea:	21a0      	movs	r1, #160	@ 0xa0
 800fdec:	2280      	movs	r2, #128	@ 0x80
 800fdee:	89a3      	ldrh	r3, [r4, #12]
 800fdf0:	0089      	lsls	r1, r1, #2
 800fdf2:	0092      	lsls	r2, r2, #2
 800fdf4:	400b      	ands	r3, r1
 800fdf6:	4293      	cmp	r3, r2
 800fdf8:	d003      	beq.n	800fe02 <__swsetup_r+0x86>
 800fdfa:	0021      	movs	r1, r4
 800fdfc:	0028      	movs	r0, r5
 800fdfe:	f000 f915 	bl	801002c <__smakebuf_r>
 800fe02:	230c      	movs	r3, #12
 800fe04:	5ee2      	ldrsh	r2, [r4, r3]
 800fe06:	2101      	movs	r1, #1
 800fe08:	0013      	movs	r3, r2
 800fe0a:	400b      	ands	r3, r1
 800fe0c:	420a      	tst	r2, r1
 800fe0e:	d00b      	beq.n	800fe28 <__swsetup_r+0xac>
 800fe10:	2300      	movs	r3, #0
 800fe12:	60a3      	str	r3, [r4, #8]
 800fe14:	6963      	ldr	r3, [r4, #20]
 800fe16:	425b      	negs	r3, r3
 800fe18:	61a3      	str	r3, [r4, #24]
 800fe1a:	2000      	movs	r0, #0
 800fe1c:	6923      	ldr	r3, [r4, #16]
 800fe1e:	4283      	cmp	r3, r0
 800fe20:	d101      	bne.n	800fe26 <__swsetup_r+0xaa>
 800fe22:	0613      	lsls	r3, r2, #24
 800fe24:	d4be      	bmi.n	800fda4 <__swsetup_r+0x28>
 800fe26:	bd70      	pop	{r4, r5, r6, pc}
 800fe28:	0791      	lsls	r1, r2, #30
 800fe2a:	d400      	bmi.n	800fe2e <__swsetup_r+0xb2>
 800fe2c:	6963      	ldr	r3, [r4, #20]
 800fe2e:	60a3      	str	r3, [r4, #8]
 800fe30:	e7f3      	b.n	800fe1a <__swsetup_r+0x9e>
 800fe32:	46c0      	nop			@ (mov r8, r8)
 800fe34:	20000054 	.word	0x20000054

0800fe38 <memmove>:
 800fe38:	b510      	push	{r4, lr}
 800fe3a:	4288      	cmp	r0, r1
 800fe3c:	d806      	bhi.n	800fe4c <memmove+0x14>
 800fe3e:	2300      	movs	r3, #0
 800fe40:	429a      	cmp	r2, r3
 800fe42:	d008      	beq.n	800fe56 <memmove+0x1e>
 800fe44:	5ccc      	ldrb	r4, [r1, r3]
 800fe46:	54c4      	strb	r4, [r0, r3]
 800fe48:	3301      	adds	r3, #1
 800fe4a:	e7f9      	b.n	800fe40 <memmove+0x8>
 800fe4c:	188b      	adds	r3, r1, r2
 800fe4e:	4298      	cmp	r0, r3
 800fe50:	d2f5      	bcs.n	800fe3e <memmove+0x6>
 800fe52:	3a01      	subs	r2, #1
 800fe54:	d200      	bcs.n	800fe58 <memmove+0x20>
 800fe56:	bd10      	pop	{r4, pc}
 800fe58:	5c8b      	ldrb	r3, [r1, r2]
 800fe5a:	5483      	strb	r3, [r0, r2]
 800fe5c:	e7f9      	b.n	800fe52 <memmove+0x1a>
	...

0800fe60 <_sbrk_r>:
 800fe60:	2300      	movs	r3, #0
 800fe62:	b570      	push	{r4, r5, r6, lr}
 800fe64:	4d06      	ldr	r5, [pc, #24]	@ (800fe80 <_sbrk_r+0x20>)
 800fe66:	0004      	movs	r4, r0
 800fe68:	0008      	movs	r0, r1
 800fe6a:	602b      	str	r3, [r5, #0]
 800fe6c:	f7f5 ffbc 	bl	8005de8 <_sbrk>
 800fe70:	1c43      	adds	r3, r0, #1
 800fe72:	d103      	bne.n	800fe7c <_sbrk_r+0x1c>
 800fe74:	682b      	ldr	r3, [r5, #0]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d000      	beq.n	800fe7c <_sbrk_r+0x1c>
 800fe7a:	6023      	str	r3, [r4, #0]
 800fe7c:	bd70      	pop	{r4, r5, r6, pc}
 800fe7e:	46c0      	nop			@ (mov r8, r8)
 800fe80:	20001ff4 	.word	0x20001ff4

0800fe84 <__assert_func>:
 800fe84:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800fe86:	0014      	movs	r4, r2
 800fe88:	001a      	movs	r2, r3
 800fe8a:	4b09      	ldr	r3, [pc, #36]	@ (800feb0 <__assert_func+0x2c>)
 800fe8c:	0005      	movs	r5, r0
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	000e      	movs	r6, r1
 800fe92:	68d8      	ldr	r0, [r3, #12]
 800fe94:	4b07      	ldr	r3, [pc, #28]	@ (800feb4 <__assert_func+0x30>)
 800fe96:	2c00      	cmp	r4, #0
 800fe98:	d101      	bne.n	800fe9e <__assert_func+0x1a>
 800fe9a:	4b07      	ldr	r3, [pc, #28]	@ (800feb8 <__assert_func+0x34>)
 800fe9c:	001c      	movs	r4, r3
 800fe9e:	4907      	ldr	r1, [pc, #28]	@ (800febc <__assert_func+0x38>)
 800fea0:	9301      	str	r3, [sp, #4]
 800fea2:	9402      	str	r4, [sp, #8]
 800fea4:	002b      	movs	r3, r5
 800fea6:	9600      	str	r6, [sp, #0]
 800fea8:	f000 f886 	bl	800ffb8 <fiprintf>
 800feac:	f000 f924 	bl	80100f8 <abort>
 800feb0:	20000054 	.word	0x20000054
 800feb4:	08010ef3 	.word	0x08010ef3
 800feb8:	08010f2e 	.word	0x08010f2e
 800febc:	08010f00 	.word	0x08010f00

0800fec0 <_calloc_r>:
 800fec0:	b570      	push	{r4, r5, r6, lr}
 800fec2:	0c0b      	lsrs	r3, r1, #16
 800fec4:	0c15      	lsrs	r5, r2, #16
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d11e      	bne.n	800ff08 <_calloc_r+0x48>
 800feca:	2d00      	cmp	r5, #0
 800fecc:	d10c      	bne.n	800fee8 <_calloc_r+0x28>
 800fece:	b289      	uxth	r1, r1
 800fed0:	b294      	uxth	r4, r2
 800fed2:	434c      	muls	r4, r1
 800fed4:	0021      	movs	r1, r4
 800fed6:	f7fe ff87 	bl	800ede8 <_malloc_r>
 800feda:	1e05      	subs	r5, r0, #0
 800fedc:	d01a      	beq.n	800ff14 <_calloc_r+0x54>
 800fede:	0022      	movs	r2, r4
 800fee0:	2100      	movs	r1, #0
 800fee2:	f7fd ffc3 	bl	800de6c <memset>
 800fee6:	e016      	b.n	800ff16 <_calloc_r+0x56>
 800fee8:	1c2b      	adds	r3, r5, #0
 800feea:	1c0c      	adds	r4, r1, #0
 800feec:	b289      	uxth	r1, r1
 800feee:	b292      	uxth	r2, r2
 800fef0:	434a      	muls	r2, r1
 800fef2:	b29b      	uxth	r3, r3
 800fef4:	b2a1      	uxth	r1, r4
 800fef6:	4359      	muls	r1, r3
 800fef8:	0c14      	lsrs	r4, r2, #16
 800fefa:	190c      	adds	r4, r1, r4
 800fefc:	0c23      	lsrs	r3, r4, #16
 800fefe:	d107      	bne.n	800ff10 <_calloc_r+0x50>
 800ff00:	0424      	lsls	r4, r4, #16
 800ff02:	b292      	uxth	r2, r2
 800ff04:	4314      	orrs	r4, r2
 800ff06:	e7e5      	b.n	800fed4 <_calloc_r+0x14>
 800ff08:	2d00      	cmp	r5, #0
 800ff0a:	d101      	bne.n	800ff10 <_calloc_r+0x50>
 800ff0c:	1c14      	adds	r4, r2, #0
 800ff0e:	e7ed      	b.n	800feec <_calloc_r+0x2c>
 800ff10:	230c      	movs	r3, #12
 800ff12:	6003      	str	r3, [r0, #0]
 800ff14:	2500      	movs	r5, #0
 800ff16:	0028      	movs	r0, r5
 800ff18:	bd70      	pop	{r4, r5, r6, pc}

0800ff1a <__ascii_mbtowc>:
 800ff1a:	b082      	sub	sp, #8
 800ff1c:	2900      	cmp	r1, #0
 800ff1e:	d100      	bne.n	800ff22 <__ascii_mbtowc+0x8>
 800ff20:	a901      	add	r1, sp, #4
 800ff22:	1e10      	subs	r0, r2, #0
 800ff24:	d006      	beq.n	800ff34 <__ascii_mbtowc+0x1a>
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d006      	beq.n	800ff38 <__ascii_mbtowc+0x1e>
 800ff2a:	7813      	ldrb	r3, [r2, #0]
 800ff2c:	600b      	str	r3, [r1, #0]
 800ff2e:	7810      	ldrb	r0, [r2, #0]
 800ff30:	1e43      	subs	r3, r0, #1
 800ff32:	4198      	sbcs	r0, r3
 800ff34:	b002      	add	sp, #8
 800ff36:	4770      	bx	lr
 800ff38:	2002      	movs	r0, #2
 800ff3a:	4240      	negs	r0, r0
 800ff3c:	e7fa      	b.n	800ff34 <__ascii_mbtowc+0x1a>

0800ff3e <_realloc_r>:
 800ff3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff40:	0006      	movs	r6, r0
 800ff42:	000c      	movs	r4, r1
 800ff44:	0015      	movs	r5, r2
 800ff46:	2900      	cmp	r1, #0
 800ff48:	d105      	bne.n	800ff56 <_realloc_r+0x18>
 800ff4a:	0011      	movs	r1, r2
 800ff4c:	f7fe ff4c 	bl	800ede8 <_malloc_r>
 800ff50:	0004      	movs	r4, r0
 800ff52:	0020      	movs	r0, r4
 800ff54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ff56:	2a00      	cmp	r2, #0
 800ff58:	d103      	bne.n	800ff62 <_realloc_r+0x24>
 800ff5a:	f7fe fecf 	bl	800ecfc <_free_r>
 800ff5e:	2400      	movs	r4, #0
 800ff60:	e7f7      	b.n	800ff52 <_realloc_r+0x14>
 800ff62:	f000 f8d0 	bl	8010106 <_malloc_usable_size_r>
 800ff66:	0007      	movs	r7, r0
 800ff68:	4285      	cmp	r5, r0
 800ff6a:	d802      	bhi.n	800ff72 <_realloc_r+0x34>
 800ff6c:	0843      	lsrs	r3, r0, #1
 800ff6e:	42ab      	cmp	r3, r5
 800ff70:	d3ef      	bcc.n	800ff52 <_realloc_r+0x14>
 800ff72:	0029      	movs	r1, r5
 800ff74:	0030      	movs	r0, r6
 800ff76:	f7fe ff37 	bl	800ede8 <_malloc_r>
 800ff7a:	9001      	str	r0, [sp, #4]
 800ff7c:	2800      	cmp	r0, #0
 800ff7e:	d0ee      	beq.n	800ff5e <_realloc_r+0x20>
 800ff80:	002a      	movs	r2, r5
 800ff82:	42bd      	cmp	r5, r7
 800ff84:	d900      	bls.n	800ff88 <_realloc_r+0x4a>
 800ff86:	003a      	movs	r2, r7
 800ff88:	0021      	movs	r1, r4
 800ff8a:	9801      	ldr	r0, [sp, #4]
 800ff8c:	f7fe f82a 	bl	800dfe4 <memcpy>
 800ff90:	0021      	movs	r1, r4
 800ff92:	0030      	movs	r0, r6
 800ff94:	f7fe feb2 	bl	800ecfc <_free_r>
 800ff98:	9c01      	ldr	r4, [sp, #4]
 800ff9a:	e7da      	b.n	800ff52 <_realloc_r+0x14>

0800ff9c <__ascii_wctomb>:
 800ff9c:	0003      	movs	r3, r0
 800ff9e:	1e08      	subs	r0, r1, #0
 800ffa0:	d005      	beq.n	800ffae <__ascii_wctomb+0x12>
 800ffa2:	2aff      	cmp	r2, #255	@ 0xff
 800ffa4:	d904      	bls.n	800ffb0 <__ascii_wctomb+0x14>
 800ffa6:	228a      	movs	r2, #138	@ 0x8a
 800ffa8:	2001      	movs	r0, #1
 800ffaa:	601a      	str	r2, [r3, #0]
 800ffac:	4240      	negs	r0, r0
 800ffae:	4770      	bx	lr
 800ffb0:	2001      	movs	r0, #1
 800ffb2:	700a      	strb	r2, [r1, #0]
 800ffb4:	e7fb      	b.n	800ffae <__ascii_wctomb+0x12>
	...

0800ffb8 <fiprintf>:
 800ffb8:	b40e      	push	{r1, r2, r3}
 800ffba:	b517      	push	{r0, r1, r2, r4, lr}
 800ffbc:	4c05      	ldr	r4, [pc, #20]	@ (800ffd4 <fiprintf+0x1c>)
 800ffbe:	ab05      	add	r3, sp, #20
 800ffc0:	cb04      	ldmia	r3!, {r2}
 800ffc2:	0001      	movs	r1, r0
 800ffc4:	6820      	ldr	r0, [r4, #0]
 800ffc6:	9301      	str	r3, [sp, #4]
 800ffc8:	f7ff fcc8 	bl	800f95c <_vfiprintf_r>
 800ffcc:	bc1e      	pop	{r1, r2, r3, r4}
 800ffce:	bc08      	pop	{r3}
 800ffd0:	b003      	add	sp, #12
 800ffd2:	4718      	bx	r3
 800ffd4:	20000054 	.word	0x20000054

0800ffd8 <__swhatbuf_r>:
 800ffd8:	b570      	push	{r4, r5, r6, lr}
 800ffda:	000e      	movs	r6, r1
 800ffdc:	001d      	movs	r5, r3
 800ffde:	230e      	movs	r3, #14
 800ffe0:	5ec9      	ldrsh	r1, [r1, r3]
 800ffe2:	0014      	movs	r4, r2
 800ffe4:	b096      	sub	sp, #88	@ 0x58
 800ffe6:	2900      	cmp	r1, #0
 800ffe8:	da0c      	bge.n	8010004 <__swhatbuf_r+0x2c>
 800ffea:	89b2      	ldrh	r2, [r6, #12]
 800ffec:	2380      	movs	r3, #128	@ 0x80
 800ffee:	0011      	movs	r1, r2
 800fff0:	4019      	ands	r1, r3
 800fff2:	421a      	tst	r2, r3
 800fff4:	d114      	bne.n	8010020 <__swhatbuf_r+0x48>
 800fff6:	2380      	movs	r3, #128	@ 0x80
 800fff8:	00db      	lsls	r3, r3, #3
 800fffa:	2000      	movs	r0, #0
 800fffc:	6029      	str	r1, [r5, #0]
 800fffe:	6023      	str	r3, [r4, #0]
 8010000:	b016      	add	sp, #88	@ 0x58
 8010002:	bd70      	pop	{r4, r5, r6, pc}
 8010004:	466a      	mov	r2, sp
 8010006:	f000 f853 	bl	80100b0 <_fstat_r>
 801000a:	2800      	cmp	r0, #0
 801000c:	dbed      	blt.n	800ffea <__swhatbuf_r+0x12>
 801000e:	23f0      	movs	r3, #240	@ 0xf0
 8010010:	9901      	ldr	r1, [sp, #4]
 8010012:	021b      	lsls	r3, r3, #8
 8010014:	4019      	ands	r1, r3
 8010016:	4b04      	ldr	r3, [pc, #16]	@ (8010028 <__swhatbuf_r+0x50>)
 8010018:	18c9      	adds	r1, r1, r3
 801001a:	424b      	negs	r3, r1
 801001c:	4159      	adcs	r1, r3
 801001e:	e7ea      	b.n	800fff6 <__swhatbuf_r+0x1e>
 8010020:	2100      	movs	r1, #0
 8010022:	2340      	movs	r3, #64	@ 0x40
 8010024:	e7e9      	b.n	800fffa <__swhatbuf_r+0x22>
 8010026:	46c0      	nop			@ (mov r8, r8)
 8010028:	ffffe000 	.word	0xffffe000

0801002c <__smakebuf_r>:
 801002c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801002e:	2602      	movs	r6, #2
 8010030:	898b      	ldrh	r3, [r1, #12]
 8010032:	0005      	movs	r5, r0
 8010034:	000c      	movs	r4, r1
 8010036:	b085      	sub	sp, #20
 8010038:	4233      	tst	r3, r6
 801003a:	d007      	beq.n	801004c <__smakebuf_r+0x20>
 801003c:	0023      	movs	r3, r4
 801003e:	3347      	adds	r3, #71	@ 0x47
 8010040:	6023      	str	r3, [r4, #0]
 8010042:	6123      	str	r3, [r4, #16]
 8010044:	2301      	movs	r3, #1
 8010046:	6163      	str	r3, [r4, #20]
 8010048:	b005      	add	sp, #20
 801004a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801004c:	ab03      	add	r3, sp, #12
 801004e:	aa02      	add	r2, sp, #8
 8010050:	f7ff ffc2 	bl	800ffd8 <__swhatbuf_r>
 8010054:	9f02      	ldr	r7, [sp, #8]
 8010056:	9001      	str	r0, [sp, #4]
 8010058:	0039      	movs	r1, r7
 801005a:	0028      	movs	r0, r5
 801005c:	f7fe fec4 	bl	800ede8 <_malloc_r>
 8010060:	2800      	cmp	r0, #0
 8010062:	d108      	bne.n	8010076 <__smakebuf_r+0x4a>
 8010064:	220c      	movs	r2, #12
 8010066:	5ea3      	ldrsh	r3, [r4, r2]
 8010068:	059a      	lsls	r2, r3, #22
 801006a:	d4ed      	bmi.n	8010048 <__smakebuf_r+0x1c>
 801006c:	2203      	movs	r2, #3
 801006e:	4393      	bics	r3, r2
 8010070:	431e      	orrs	r6, r3
 8010072:	81a6      	strh	r6, [r4, #12]
 8010074:	e7e2      	b.n	801003c <__smakebuf_r+0x10>
 8010076:	2380      	movs	r3, #128	@ 0x80
 8010078:	89a2      	ldrh	r2, [r4, #12]
 801007a:	6020      	str	r0, [r4, #0]
 801007c:	4313      	orrs	r3, r2
 801007e:	81a3      	strh	r3, [r4, #12]
 8010080:	9b03      	ldr	r3, [sp, #12]
 8010082:	6120      	str	r0, [r4, #16]
 8010084:	6167      	str	r7, [r4, #20]
 8010086:	2b00      	cmp	r3, #0
 8010088:	d00c      	beq.n	80100a4 <__smakebuf_r+0x78>
 801008a:	0028      	movs	r0, r5
 801008c:	230e      	movs	r3, #14
 801008e:	5ee1      	ldrsh	r1, [r4, r3]
 8010090:	f000 f820 	bl	80100d4 <_isatty_r>
 8010094:	2800      	cmp	r0, #0
 8010096:	d005      	beq.n	80100a4 <__smakebuf_r+0x78>
 8010098:	2303      	movs	r3, #3
 801009a:	89a2      	ldrh	r2, [r4, #12]
 801009c:	439a      	bics	r2, r3
 801009e:	3b02      	subs	r3, #2
 80100a0:	4313      	orrs	r3, r2
 80100a2:	81a3      	strh	r3, [r4, #12]
 80100a4:	89a3      	ldrh	r3, [r4, #12]
 80100a6:	9a01      	ldr	r2, [sp, #4]
 80100a8:	4313      	orrs	r3, r2
 80100aa:	81a3      	strh	r3, [r4, #12]
 80100ac:	e7cc      	b.n	8010048 <__smakebuf_r+0x1c>
	...

080100b0 <_fstat_r>:
 80100b0:	2300      	movs	r3, #0
 80100b2:	b570      	push	{r4, r5, r6, lr}
 80100b4:	4d06      	ldr	r5, [pc, #24]	@ (80100d0 <_fstat_r+0x20>)
 80100b6:	0004      	movs	r4, r0
 80100b8:	0008      	movs	r0, r1
 80100ba:	0011      	movs	r1, r2
 80100bc:	602b      	str	r3, [r5, #0]
 80100be:	f7f5 fe71 	bl	8005da4 <_fstat>
 80100c2:	1c43      	adds	r3, r0, #1
 80100c4:	d103      	bne.n	80100ce <_fstat_r+0x1e>
 80100c6:	682b      	ldr	r3, [r5, #0]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d000      	beq.n	80100ce <_fstat_r+0x1e>
 80100cc:	6023      	str	r3, [r4, #0]
 80100ce:	bd70      	pop	{r4, r5, r6, pc}
 80100d0:	20001ff4 	.word	0x20001ff4

080100d4 <_isatty_r>:
 80100d4:	2300      	movs	r3, #0
 80100d6:	b570      	push	{r4, r5, r6, lr}
 80100d8:	4d06      	ldr	r5, [pc, #24]	@ (80100f4 <_isatty_r+0x20>)
 80100da:	0004      	movs	r4, r0
 80100dc:	0008      	movs	r0, r1
 80100de:	602b      	str	r3, [r5, #0]
 80100e0:	f7f5 fe6e 	bl	8005dc0 <_isatty>
 80100e4:	1c43      	adds	r3, r0, #1
 80100e6:	d103      	bne.n	80100f0 <_isatty_r+0x1c>
 80100e8:	682b      	ldr	r3, [r5, #0]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d000      	beq.n	80100f0 <_isatty_r+0x1c>
 80100ee:	6023      	str	r3, [r4, #0]
 80100f0:	bd70      	pop	{r4, r5, r6, pc}
 80100f2:	46c0      	nop			@ (mov r8, r8)
 80100f4:	20001ff4 	.word	0x20001ff4

080100f8 <abort>:
 80100f8:	2006      	movs	r0, #6
 80100fa:	b510      	push	{r4, lr}
 80100fc:	f000 f834 	bl	8010168 <raise>
 8010100:	2001      	movs	r0, #1
 8010102:	f7f5 fe1b 	bl	8005d3c <_exit>

08010106 <_malloc_usable_size_r>:
 8010106:	1f0b      	subs	r3, r1, #4
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	1f18      	subs	r0, r3, #4
 801010c:	2b00      	cmp	r3, #0
 801010e:	da01      	bge.n	8010114 <_malloc_usable_size_r+0xe>
 8010110:	580b      	ldr	r3, [r1, r0]
 8010112:	18c0      	adds	r0, r0, r3
 8010114:	4770      	bx	lr

08010116 <_raise_r>:
 8010116:	b570      	push	{r4, r5, r6, lr}
 8010118:	0004      	movs	r4, r0
 801011a:	000d      	movs	r5, r1
 801011c:	291f      	cmp	r1, #31
 801011e:	d904      	bls.n	801012a <_raise_r+0x14>
 8010120:	2316      	movs	r3, #22
 8010122:	6003      	str	r3, [r0, #0]
 8010124:	2001      	movs	r0, #1
 8010126:	4240      	negs	r0, r0
 8010128:	bd70      	pop	{r4, r5, r6, pc}
 801012a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801012c:	2b00      	cmp	r3, #0
 801012e:	d004      	beq.n	801013a <_raise_r+0x24>
 8010130:	008a      	lsls	r2, r1, #2
 8010132:	189b      	adds	r3, r3, r2
 8010134:	681a      	ldr	r2, [r3, #0]
 8010136:	2a00      	cmp	r2, #0
 8010138:	d108      	bne.n	801014c <_raise_r+0x36>
 801013a:	0020      	movs	r0, r4
 801013c:	f000 f830 	bl	80101a0 <_getpid_r>
 8010140:	002a      	movs	r2, r5
 8010142:	0001      	movs	r1, r0
 8010144:	0020      	movs	r0, r4
 8010146:	f000 f819 	bl	801017c <_kill_r>
 801014a:	e7ed      	b.n	8010128 <_raise_r+0x12>
 801014c:	2a01      	cmp	r2, #1
 801014e:	d009      	beq.n	8010164 <_raise_r+0x4e>
 8010150:	1c51      	adds	r1, r2, #1
 8010152:	d103      	bne.n	801015c <_raise_r+0x46>
 8010154:	2316      	movs	r3, #22
 8010156:	6003      	str	r3, [r0, #0]
 8010158:	2001      	movs	r0, #1
 801015a:	e7e5      	b.n	8010128 <_raise_r+0x12>
 801015c:	2100      	movs	r1, #0
 801015e:	0028      	movs	r0, r5
 8010160:	6019      	str	r1, [r3, #0]
 8010162:	4790      	blx	r2
 8010164:	2000      	movs	r0, #0
 8010166:	e7df      	b.n	8010128 <_raise_r+0x12>

08010168 <raise>:
 8010168:	b510      	push	{r4, lr}
 801016a:	4b03      	ldr	r3, [pc, #12]	@ (8010178 <raise+0x10>)
 801016c:	0001      	movs	r1, r0
 801016e:	6818      	ldr	r0, [r3, #0]
 8010170:	f7ff ffd1 	bl	8010116 <_raise_r>
 8010174:	bd10      	pop	{r4, pc}
 8010176:	46c0      	nop			@ (mov r8, r8)
 8010178:	20000054 	.word	0x20000054

0801017c <_kill_r>:
 801017c:	2300      	movs	r3, #0
 801017e:	b570      	push	{r4, r5, r6, lr}
 8010180:	4d06      	ldr	r5, [pc, #24]	@ (801019c <_kill_r+0x20>)
 8010182:	0004      	movs	r4, r0
 8010184:	0008      	movs	r0, r1
 8010186:	0011      	movs	r1, r2
 8010188:	602b      	str	r3, [r5, #0]
 801018a:	f7f5 fdc7 	bl	8005d1c <_kill>
 801018e:	1c43      	adds	r3, r0, #1
 8010190:	d103      	bne.n	801019a <_kill_r+0x1e>
 8010192:	682b      	ldr	r3, [r5, #0]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d000      	beq.n	801019a <_kill_r+0x1e>
 8010198:	6023      	str	r3, [r4, #0]
 801019a:	bd70      	pop	{r4, r5, r6, pc}
 801019c:	20001ff4 	.word	0x20001ff4

080101a0 <_getpid_r>:
 80101a0:	b510      	push	{r4, lr}
 80101a2:	f7f5 fdb5 	bl	8005d10 <_getpid>
 80101a6:	bd10      	pop	{r4, pc}

080101a8 <expf>:
 80101a8:	b570      	push	{r4, r5, r6, lr}
 80101aa:	1c04      	adds	r4, r0, #0
 80101ac:	f000 f8c2 	bl	8010334 <__ieee754_expf>
 80101b0:	1c05      	adds	r5, r0, #0
 80101b2:	1c20      	adds	r0, r4, #0
 80101b4:	f000 f83c 	bl	8010230 <finitef>
 80101b8:	2800      	cmp	r0, #0
 80101ba:	d00b      	beq.n	80101d4 <expf+0x2c>
 80101bc:	490c      	ldr	r1, [pc, #48]	@ (80101f0 <expf+0x48>)
 80101be:	1c20      	adds	r0, r4, #0
 80101c0:	f7f0 f998 	bl	80004f4 <__aeabi_fcmpgt>
 80101c4:	2800      	cmp	r0, #0
 80101c6:	d007      	beq.n	80101d8 <expf+0x30>
 80101c8:	f7fd fed4 	bl	800df74 <__errno>
 80101cc:	25ff      	movs	r5, #255	@ 0xff
 80101ce:	2322      	movs	r3, #34	@ 0x22
 80101d0:	05ed      	lsls	r5, r5, #23
 80101d2:	6003      	str	r3, [r0, #0]
 80101d4:	1c28      	adds	r0, r5, #0
 80101d6:	bd70      	pop	{r4, r5, r6, pc}
 80101d8:	4906      	ldr	r1, [pc, #24]	@ (80101f4 <expf+0x4c>)
 80101da:	1c20      	adds	r0, r4, #0
 80101dc:	f7f0 f976 	bl	80004cc <__aeabi_fcmplt>
 80101e0:	2800      	cmp	r0, #0
 80101e2:	d0f7      	beq.n	80101d4 <expf+0x2c>
 80101e4:	f7fd fec6 	bl	800df74 <__errno>
 80101e8:	2322      	movs	r3, #34	@ 0x22
 80101ea:	2500      	movs	r5, #0
 80101ec:	6003      	str	r3, [r0, #0]
 80101ee:	e7f1      	b.n	80101d4 <expf+0x2c>
 80101f0:	42b17217 	.word	0x42b17217
 80101f4:	c2cff1b5 	.word	0xc2cff1b5

080101f8 <sqrtf>:
 80101f8:	b570      	push	{r4, r5, r6, lr}
 80101fa:	1c05      	adds	r5, r0, #0
 80101fc:	f000 f822 	bl	8010244 <__ieee754_sqrtf>
 8010200:	1c29      	adds	r1, r5, #0
 8010202:	1c04      	adds	r4, r0, #0
 8010204:	1c28      	adds	r0, r5, #0
 8010206:	f7f1 f8f5 	bl	80013f4 <__aeabi_fcmpun>
 801020a:	2800      	cmp	r0, #0
 801020c:	d10e      	bne.n	801022c <sqrtf+0x34>
 801020e:	2100      	movs	r1, #0
 8010210:	1c28      	adds	r0, r5, #0
 8010212:	f7f0 f95b 	bl	80004cc <__aeabi_fcmplt>
 8010216:	2800      	cmp	r0, #0
 8010218:	d008      	beq.n	801022c <sqrtf+0x34>
 801021a:	f7fd feab 	bl	800df74 <__errno>
 801021e:	2321      	movs	r3, #33	@ 0x21
 8010220:	2100      	movs	r1, #0
 8010222:	6003      	str	r3, [r0, #0]
 8010224:	1c08      	adds	r0, r1, #0
 8010226:	f7f0 fc1d 	bl	8000a64 <__aeabi_fdiv>
 801022a:	1c04      	adds	r4, r0, #0
 801022c:	1c20      	adds	r0, r4, #0
 801022e:	bd70      	pop	{r4, r5, r6, pc}

08010230 <finitef>:
 8010230:	22ff      	movs	r2, #255	@ 0xff
 8010232:	0043      	lsls	r3, r0, #1
 8010234:	085b      	lsrs	r3, r3, #1
 8010236:	2001      	movs	r0, #1
 8010238:	05d2      	lsls	r2, r2, #23
 801023a:	4293      	cmp	r3, r2
 801023c:	db00      	blt.n	8010240 <finitef+0x10>
 801023e:	2000      	movs	r0, #0
 8010240:	4770      	bx	lr
	...

08010244 <__ieee754_sqrtf>:
 8010244:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010246:	0003      	movs	r3, r0
 8010248:	0042      	lsls	r2, r0, #1
 801024a:	1c04      	adds	r4, r0, #0
 801024c:	20ff      	movs	r0, #255	@ 0xff
 801024e:	0852      	lsrs	r2, r2, #1
 8010250:	05c0      	lsls	r0, r0, #23
 8010252:	4282      	cmp	r2, r0
 8010254:	d30a      	bcc.n	801026c <__ieee754_sqrtf+0x28>
 8010256:	1c21      	adds	r1, r4, #0
 8010258:	1c20      	adds	r0, r4, #0
 801025a:	f7f0 fde9 	bl	8000e30 <__aeabi_fmul>
 801025e:	1c01      	adds	r1, r0, #0
 8010260:	1c20      	adds	r0, r4, #0
 8010262:	f7f0 fa75 	bl	8000750 <__aeabi_fadd>
 8010266:	1c04      	adds	r4, r0, #0
 8010268:	1c20      	adds	r0, r4, #0
 801026a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801026c:	2a00      	cmp	r2, #0
 801026e:	d0fb      	beq.n	8010268 <__ieee754_sqrtf+0x24>
 8010270:	2c00      	cmp	r4, #0
 8010272:	da07      	bge.n	8010284 <__ieee754_sqrtf+0x40>
 8010274:	1c21      	adds	r1, r4, #0
 8010276:	1c20      	adds	r0, r4, #0
 8010278:	f7f0 ff18 	bl	80010ac <__aeabi_fsub>
 801027c:	1c01      	adds	r1, r0, #0
 801027e:	f7f0 fbf1 	bl	8000a64 <__aeabi_fdiv>
 8010282:	e7f0      	b.n	8010266 <__ieee754_sqrtf+0x22>
 8010284:	0022      	movs	r2, r4
 8010286:	15e1      	asrs	r1, r4, #23
 8010288:	4002      	ands	r2, r0
 801028a:	4204      	tst	r4, r0
 801028c:	d046      	beq.n	801031c <__ieee754_sqrtf+0xd8>
 801028e:	2280      	movs	r2, #128	@ 0x80
 8010290:	000f      	movs	r7, r1
 8010292:	025b      	lsls	r3, r3, #9
 8010294:	0a5b      	lsrs	r3, r3, #9
 8010296:	0412      	lsls	r2, r2, #16
 8010298:	3f7f      	subs	r7, #127	@ 0x7f
 801029a:	4313      	orrs	r3, r2
 801029c:	07c9      	lsls	r1, r1, #31
 801029e:	d400      	bmi.n	80102a2 <__ieee754_sqrtf+0x5e>
 80102a0:	005b      	lsls	r3, r3, #1
 80102a2:	2400      	movs	r4, #0
 80102a4:	2180      	movs	r1, #128	@ 0x80
 80102a6:	2019      	movs	r0, #25
 80102a8:	0026      	movs	r6, r4
 80102aa:	107f      	asrs	r7, r7, #1
 80102ac:	005b      	lsls	r3, r3, #1
 80102ae:	0449      	lsls	r1, r1, #17
 80102b0:	1875      	adds	r5, r6, r1
 80102b2:	001a      	movs	r2, r3
 80102b4:	429d      	cmp	r5, r3
 80102b6:	dc02      	bgt.n	80102be <__ieee754_sqrtf+0x7a>
 80102b8:	186e      	adds	r6, r5, r1
 80102ba:	1b5a      	subs	r2, r3, r5
 80102bc:	1864      	adds	r4, r4, r1
 80102be:	3801      	subs	r0, #1
 80102c0:	0053      	lsls	r3, r2, #1
 80102c2:	0849      	lsrs	r1, r1, #1
 80102c4:	2800      	cmp	r0, #0
 80102c6:	d1f3      	bne.n	80102b0 <__ieee754_sqrtf+0x6c>
 80102c8:	2a00      	cmp	r2, #0
 80102ca:	d019      	beq.n	8010300 <__ieee754_sqrtf+0xbc>
 80102cc:	4d17      	ldr	r5, [pc, #92]	@ (801032c <__ieee754_sqrtf+0xe8>)
 80102ce:	4e18      	ldr	r6, [pc, #96]	@ (8010330 <__ieee754_sqrtf+0xec>)
 80102d0:	6828      	ldr	r0, [r5, #0]
 80102d2:	6831      	ldr	r1, [r6, #0]
 80102d4:	682b      	ldr	r3, [r5, #0]
 80102d6:	9301      	str	r3, [sp, #4]
 80102d8:	f7f0 fee8 	bl	80010ac <__aeabi_fsub>
 80102dc:	1c01      	adds	r1, r0, #0
 80102de:	9801      	ldr	r0, [sp, #4]
 80102e0:	f7f0 f8fe 	bl	80004e0 <__aeabi_fcmple>
 80102e4:	2800      	cmp	r0, #0
 80102e6:	d00b      	beq.n	8010300 <__ieee754_sqrtf+0xbc>
 80102e8:	6828      	ldr	r0, [r5, #0]
 80102ea:	6831      	ldr	r1, [r6, #0]
 80102ec:	f7f0 fa30 	bl	8000750 <__aeabi_fadd>
 80102f0:	682d      	ldr	r5, [r5, #0]
 80102f2:	1c01      	adds	r1, r0, #0
 80102f4:	1c28      	adds	r0, r5, #0
 80102f6:	f7f0 f8e9 	bl	80004cc <__aeabi_fcmplt>
 80102fa:	2800      	cmp	r0, #0
 80102fc:	d011      	beq.n	8010322 <__ieee754_sqrtf+0xde>
 80102fe:	3402      	adds	r4, #2
 8010300:	23fc      	movs	r3, #252	@ 0xfc
 8010302:	1064      	asrs	r4, r4, #1
 8010304:	059b      	lsls	r3, r3, #22
 8010306:	18e3      	adds	r3, r4, r3
 8010308:	05fc      	lsls	r4, r7, #23
 801030a:	18e4      	adds	r4, r4, r3
 801030c:	e7ac      	b.n	8010268 <__ieee754_sqrtf+0x24>
 801030e:	005b      	lsls	r3, r3, #1
 8010310:	3201      	adds	r2, #1
 8010312:	4203      	tst	r3, r0
 8010314:	d0fb      	beq.n	801030e <__ieee754_sqrtf+0xca>
 8010316:	3a01      	subs	r2, #1
 8010318:	1a89      	subs	r1, r1, r2
 801031a:	e7b8      	b.n	801028e <__ieee754_sqrtf+0x4a>
 801031c:	2080      	movs	r0, #128	@ 0x80
 801031e:	0400      	lsls	r0, r0, #16
 8010320:	e7f7      	b.n	8010312 <__ieee754_sqrtf+0xce>
 8010322:	2301      	movs	r3, #1
 8010324:	3401      	adds	r4, #1
 8010326:	439c      	bics	r4, r3
 8010328:	e7ea      	b.n	8010300 <__ieee754_sqrtf+0xbc>
 801032a:	46c0      	nop			@ (mov r8, r8)
 801032c:	20000214 	.word	0x20000214
 8010330:	20000210 	.word	0x20000210

08010334 <__ieee754_expf>:
 8010334:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010336:	21ff      	movs	r1, #255	@ 0xff
 8010338:	0043      	lsls	r3, r0, #1
 801033a:	1c04      	adds	r4, r0, #0
 801033c:	085b      	lsrs	r3, r3, #1
 801033e:	05c9      	lsls	r1, r1, #23
 8010340:	428b      	cmp	r3, r1
 8010342:	d904      	bls.n	801034e <__ieee754_expf+0x1a>
 8010344:	1c01      	adds	r1, r0, #0
 8010346:	1c20      	adds	r0, r4, #0
 8010348:	f7f0 fa02 	bl	8000750 <__aeabi_fadd>
 801034c:	e00d      	b.n	801036a <__ieee754_expf+0x36>
 801034e:	0fc6      	lsrs	r6, r0, #31
 8010350:	428b      	cmp	r3, r1
 8010352:	d104      	bne.n	801035e <__ieee754_expf+0x2a>
 8010354:	2e00      	cmp	r6, #0
 8010356:	d000      	beq.n	801035a <__ieee754_expf+0x26>
 8010358:	e0ba      	b.n	80104d0 <__ieee754_expf+0x19c>
 801035a:	1c20      	adds	r0, r4, #0
 801035c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801035e:	495d      	ldr	r1, [pc, #372]	@ (80104d4 <__ieee754_expf+0x1a0>)
 8010360:	4288      	cmp	r0, r1
 8010362:	dd04      	ble.n	801036e <__ieee754_expf+0x3a>
 8010364:	2000      	movs	r0, #0
 8010366:	f000 f8f1 	bl	801054c <__math_oflowf>
 801036a:	1c04      	adds	r4, r0, #0
 801036c:	e7f5      	b.n	801035a <__ieee754_expf+0x26>
 801036e:	2800      	cmp	r0, #0
 8010370:	da06      	bge.n	8010380 <__ieee754_expf+0x4c>
 8010372:	4a59      	ldr	r2, [pc, #356]	@ (80104d8 <__ieee754_expf+0x1a4>)
 8010374:	4293      	cmp	r3, r2
 8010376:	d903      	bls.n	8010380 <__ieee754_expf+0x4c>
 8010378:	2000      	movs	r0, #0
 801037a:	f000 f8e1 	bl	8010540 <__math_uflowf>
 801037e:	e7f4      	b.n	801036a <__ieee754_expf+0x36>
 8010380:	4a56      	ldr	r2, [pc, #344]	@ (80104dc <__ieee754_expf+0x1a8>)
 8010382:	4293      	cmp	r3, r2
 8010384:	d96e      	bls.n	8010464 <__ieee754_expf+0x130>
 8010386:	4a56      	ldr	r2, [pc, #344]	@ (80104e0 <__ieee754_expf+0x1ac>)
 8010388:	00b5      	lsls	r5, r6, #2
 801038a:	4293      	cmp	r3, r2
 801038c:	d84e      	bhi.n	801042c <__ieee754_expf+0xf8>
 801038e:	4b55      	ldr	r3, [pc, #340]	@ (80104e4 <__ieee754_expf+0x1b0>)
 8010390:	1c20      	adds	r0, r4, #0
 8010392:	5959      	ldr	r1, [r3, r5]
 8010394:	f7f0 fe8a 	bl	80010ac <__aeabi_fsub>
 8010398:	4b53      	ldr	r3, [pc, #332]	@ (80104e8 <__ieee754_expf+0x1b4>)
 801039a:	1c07      	adds	r7, r0, #0
 801039c:	595b      	ldr	r3, [r3, r5]
 801039e:	2501      	movs	r5, #1
 80103a0:	1bad      	subs	r5, r5, r6
 80103a2:	9300      	str	r3, [sp, #0]
 80103a4:	1bad      	subs	r5, r5, r6
 80103a6:	9900      	ldr	r1, [sp, #0]
 80103a8:	1c38      	adds	r0, r7, #0
 80103aa:	f7f0 fe7f 	bl	80010ac <__aeabi_fsub>
 80103ae:	1c04      	adds	r4, r0, #0
 80103b0:	1c21      	adds	r1, r4, #0
 80103b2:	1c20      	adds	r0, r4, #0
 80103b4:	f7f0 fd3c 	bl	8000e30 <__aeabi_fmul>
 80103b8:	494c      	ldr	r1, [pc, #304]	@ (80104ec <__ieee754_expf+0x1b8>)
 80103ba:	1c06      	adds	r6, r0, #0
 80103bc:	f7f0 fd38 	bl	8000e30 <__aeabi_fmul>
 80103c0:	494b      	ldr	r1, [pc, #300]	@ (80104f0 <__ieee754_expf+0x1bc>)
 80103c2:	f7f0 fe73 	bl	80010ac <__aeabi_fsub>
 80103c6:	1c31      	adds	r1, r6, #0
 80103c8:	f7f0 fd32 	bl	8000e30 <__aeabi_fmul>
 80103cc:	4949      	ldr	r1, [pc, #292]	@ (80104f4 <__ieee754_expf+0x1c0>)
 80103ce:	f7f0 f9bf 	bl	8000750 <__aeabi_fadd>
 80103d2:	1c31      	adds	r1, r6, #0
 80103d4:	f7f0 fd2c 	bl	8000e30 <__aeabi_fmul>
 80103d8:	4947      	ldr	r1, [pc, #284]	@ (80104f8 <__ieee754_expf+0x1c4>)
 80103da:	f7f0 fe67 	bl	80010ac <__aeabi_fsub>
 80103de:	1c31      	adds	r1, r6, #0
 80103e0:	f7f0 fd26 	bl	8000e30 <__aeabi_fmul>
 80103e4:	4945      	ldr	r1, [pc, #276]	@ (80104fc <__ieee754_expf+0x1c8>)
 80103e6:	f7f0 f9b3 	bl	8000750 <__aeabi_fadd>
 80103ea:	1c31      	adds	r1, r6, #0
 80103ec:	f7f0 fd20 	bl	8000e30 <__aeabi_fmul>
 80103f0:	1c01      	adds	r1, r0, #0
 80103f2:	1c20      	adds	r0, r4, #0
 80103f4:	f7f0 fe5a 	bl	80010ac <__aeabi_fsub>
 80103f8:	1c01      	adds	r1, r0, #0
 80103fa:	1c06      	adds	r6, r0, #0
 80103fc:	1c20      	adds	r0, r4, #0
 80103fe:	f7f0 fd17 	bl	8000e30 <__aeabi_fmul>
 8010402:	9001      	str	r0, [sp, #4]
 8010404:	2d00      	cmp	r5, #0
 8010406:	d140      	bne.n	801048a <__ieee754_expf+0x156>
 8010408:	2180      	movs	r1, #128	@ 0x80
 801040a:	1c30      	adds	r0, r6, #0
 801040c:	05c9      	lsls	r1, r1, #23
 801040e:	f7f0 fe4d 	bl	80010ac <__aeabi_fsub>
 8010412:	1c01      	adds	r1, r0, #0
 8010414:	9801      	ldr	r0, [sp, #4]
 8010416:	f7f0 fb25 	bl	8000a64 <__aeabi_fdiv>
 801041a:	1c21      	adds	r1, r4, #0
 801041c:	f7f0 fe46 	bl	80010ac <__aeabi_fsub>
 8010420:	1c01      	adds	r1, r0, #0
 8010422:	20fe      	movs	r0, #254	@ 0xfe
 8010424:	0580      	lsls	r0, r0, #22
 8010426:	f7f0 fe41 	bl	80010ac <__aeabi_fsub>
 801042a:	e79e      	b.n	801036a <__ieee754_expf+0x36>
 801042c:	4934      	ldr	r1, [pc, #208]	@ (8010500 <__ieee754_expf+0x1cc>)
 801042e:	1c20      	adds	r0, r4, #0
 8010430:	f7f0 fcfe 	bl	8000e30 <__aeabi_fmul>
 8010434:	4b33      	ldr	r3, [pc, #204]	@ (8010504 <__ieee754_expf+0x1d0>)
 8010436:	5959      	ldr	r1, [r3, r5]
 8010438:	f7f0 f98a 	bl	8000750 <__aeabi_fadd>
 801043c:	f7f0 fff0 	bl	8001420 <__aeabi_f2iz>
 8010440:	0005      	movs	r5, r0
 8010442:	f7f1 f80d 	bl	8001460 <__aeabi_i2f>
 8010446:	4930      	ldr	r1, [pc, #192]	@ (8010508 <__ieee754_expf+0x1d4>)
 8010448:	1c06      	adds	r6, r0, #0
 801044a:	f7f0 fcf1 	bl	8000e30 <__aeabi_fmul>
 801044e:	1c01      	adds	r1, r0, #0
 8010450:	1c20      	adds	r0, r4, #0
 8010452:	f7f0 fe2b 	bl	80010ac <__aeabi_fsub>
 8010456:	492d      	ldr	r1, [pc, #180]	@ (801050c <__ieee754_expf+0x1d8>)
 8010458:	1c07      	adds	r7, r0, #0
 801045a:	1c30      	adds	r0, r6, #0
 801045c:	f7f0 fce8 	bl	8000e30 <__aeabi_fmul>
 8010460:	9000      	str	r0, [sp, #0]
 8010462:	e7a0      	b.n	80103a6 <__ieee754_expf+0x72>
 8010464:	22d0      	movs	r2, #208	@ 0xd0
 8010466:	0592      	lsls	r2, r2, #22
 8010468:	4293      	cmp	r3, r2
 801046a:	d20c      	bcs.n	8010486 <__ieee754_expf+0x152>
 801046c:	4928      	ldr	r1, [pc, #160]	@ (8010510 <__ieee754_expf+0x1dc>)
 801046e:	1c20      	adds	r0, r4, #0
 8010470:	f7f0 f96e 	bl	8000750 <__aeabi_fadd>
 8010474:	21fe      	movs	r1, #254	@ 0xfe
 8010476:	0589      	lsls	r1, r1, #22
 8010478:	f7f0 f83c 	bl	80004f4 <__aeabi_fcmpgt>
 801047c:	1e05      	subs	r5, r0, #0
 801047e:	d097      	beq.n	80103b0 <__ieee754_expf+0x7c>
 8010480:	21fe      	movs	r1, #254	@ 0xfe
 8010482:	0589      	lsls	r1, r1, #22
 8010484:	e75f      	b.n	8010346 <__ieee754_expf+0x12>
 8010486:	2500      	movs	r5, #0
 8010488:	e792      	b.n	80103b0 <__ieee754_expf+0x7c>
 801048a:	2080      	movs	r0, #128	@ 0x80
 801048c:	1c31      	adds	r1, r6, #0
 801048e:	05c0      	lsls	r0, r0, #23
 8010490:	f7f0 fe0c 	bl	80010ac <__aeabi_fsub>
 8010494:	1c01      	adds	r1, r0, #0
 8010496:	9801      	ldr	r0, [sp, #4]
 8010498:	f7f0 fae4 	bl	8000a64 <__aeabi_fdiv>
 801049c:	1c01      	adds	r1, r0, #0
 801049e:	9800      	ldr	r0, [sp, #0]
 80104a0:	f7f0 fe04 	bl	80010ac <__aeabi_fsub>
 80104a4:	1c39      	adds	r1, r7, #0
 80104a6:	f7f0 fe01 	bl	80010ac <__aeabi_fsub>
 80104aa:	1c01      	adds	r1, r0, #0
 80104ac:	20fe      	movs	r0, #254	@ 0xfe
 80104ae:	0580      	lsls	r0, r0, #22
 80104b0:	f7f0 fdfc 	bl	80010ac <__aeabi_fsub>
 80104b4:	002b      	movs	r3, r5
 80104b6:	337d      	adds	r3, #125	@ 0x7d
 80104b8:	db02      	blt.n	80104c0 <__ieee754_expf+0x18c>
 80104ba:	05ec      	lsls	r4, r5, #23
 80104bc:	1824      	adds	r4, r4, r0
 80104be:	e74c      	b.n	801035a <__ieee754_expf+0x26>
 80104c0:	21d8      	movs	r1, #216	@ 0xd8
 80104c2:	3564      	adds	r5, #100	@ 0x64
 80104c4:	05ed      	lsls	r5, r5, #23
 80104c6:	1828      	adds	r0, r5, r0
 80104c8:	0509      	lsls	r1, r1, #20
 80104ca:	f7f0 fcb1 	bl	8000e30 <__aeabi_fmul>
 80104ce:	e74c      	b.n	801036a <__ieee754_expf+0x36>
 80104d0:	2400      	movs	r4, #0
 80104d2:	e742      	b.n	801035a <__ieee754_expf+0x26>
 80104d4:	42b17217 	.word	0x42b17217
 80104d8:	42cff1b5 	.word	0x42cff1b5
 80104dc:	3eb17218 	.word	0x3eb17218
 80104e0:	3f851591 	.word	0x3f851591
 80104e4:	08011038 	.word	0x08011038
 80104e8:	08011030 	.word	0x08011030
 80104ec:	3331bb4c 	.word	0x3331bb4c
 80104f0:	35ddea0e 	.word	0x35ddea0e
 80104f4:	388ab355 	.word	0x388ab355
 80104f8:	3b360b61 	.word	0x3b360b61
 80104fc:	3e2aaaab 	.word	0x3e2aaaab
 8010500:	3fb8aa3b 	.word	0x3fb8aa3b
 8010504:	08011040 	.word	0x08011040
 8010508:	3f317180 	.word	0x3f317180
 801050c:	3717f7d1 	.word	0x3717f7d1
 8010510:	7149f2ca 	.word	0x7149f2ca

08010514 <with_errnof>:
 8010514:	b570      	push	{r4, r5, r6, lr}
 8010516:	000d      	movs	r5, r1
 8010518:	1c04      	adds	r4, r0, #0
 801051a:	f7fd fd2b 	bl	800df74 <__errno>
 801051e:	6005      	str	r5, [r0, #0]
 8010520:	1c20      	adds	r0, r4, #0
 8010522:	bd70      	pop	{r4, r5, r6, pc}

08010524 <xflowf>:
 8010524:	b510      	push	{r4, lr}
 8010526:	1c0b      	adds	r3, r1, #0
 8010528:	2800      	cmp	r0, #0
 801052a:	d002      	beq.n	8010532 <xflowf+0xe>
 801052c:	2380      	movs	r3, #128	@ 0x80
 801052e:	061b      	lsls	r3, r3, #24
 8010530:	18cb      	adds	r3, r1, r3
 8010532:	1c18      	adds	r0, r3, #0
 8010534:	f7f0 fc7c 	bl	8000e30 <__aeabi_fmul>
 8010538:	2122      	movs	r1, #34	@ 0x22
 801053a:	f7ff ffeb 	bl	8010514 <with_errnof>
 801053e:	bd10      	pop	{r4, pc}

08010540 <__math_uflowf>:
 8010540:	2180      	movs	r1, #128	@ 0x80
 8010542:	b510      	push	{r4, lr}
 8010544:	0549      	lsls	r1, r1, #21
 8010546:	f7ff ffed 	bl	8010524 <xflowf>
 801054a:	bd10      	pop	{r4, pc}

0801054c <__math_oflowf>:
 801054c:	21e0      	movs	r1, #224	@ 0xe0
 801054e:	b510      	push	{r4, lr}
 8010550:	05c9      	lsls	r1, r1, #23
 8010552:	f7ff ffe7 	bl	8010524 <xflowf>
 8010556:	bd10      	pop	{r4, pc}

08010558 <_init>:
 8010558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801055a:	46c0      	nop			@ (mov r8, r8)
 801055c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801055e:	bc08      	pop	{r3}
 8010560:	469e      	mov	lr, r3
 8010562:	4770      	bx	lr

08010564 <_fini>:
 8010564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010566:	46c0      	nop			@ (mov r8, r8)
 8010568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801056a:	bc08      	pop	{r3}
 801056c:	469e      	mov	lr, r3
 801056e:	4770      	bx	lr
