<stg><name>getSolveNextPatchPairWhileCondition</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height

]]></Node>
<StgValue><ssdm name="white_space_height_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:10 %sub_ln180 = sub i64 0, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:13 %patches_parameters_load = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:15 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index

]]></Node>
<StgValue><ssdm name="current_z_top_index_read"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1 %previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height

]]></Node>
<StgValue><ssdm name="previous_white_space_height_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3 %repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original

]]></Node>
<StgValue><ssdm name="repeat_original_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:6 %icmp_ln970 = icmp_slt  i64 %white_space_height_read, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln970"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8 %xor_ln970 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln970"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9 %and_ln970 = and i1 %icmp_ln970, i1 %xor_ln970

]]></Node>
<StgValue><ssdm name="and_ln970"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:11 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12 %select_ln180 = select i1 %tmp_20, i64 %sub_ln180, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:13 %patches_parameters_load = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:15 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %exp4 = icmp_sgt  i32 %GDn_points_load, i32 %current_z_top_index_read

]]></Node>
<StgValue><ssdm name="exp4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:17 %icmp_ln976 = icmp_slt  i64 %select_ln180, i64 6

]]></Node>
<StgValue><ssdm name="icmp_ln976"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %icmp_ln976_1 = icmp_slt  i32 %patches_parameters_load, i32 4244967197

]]></Node>
<StgValue><ssdm name="icmp_ln976_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:19 %icmp_ln976_2 = icmp_slt  i64 %white_space_height_read, i64 6

]]></Node>
<StgValue><ssdm name="icmp_ln976_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20 %and_ln976 = and i1 %icmp_ln976_2, i1 %icmp_ln976_1

]]></Node>
<StgValue><ssdm name="and_ln976"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %or_ln976 = or i1 %icmp_ln976, i1 %and_ln976

]]></Node>
<StgValue><ssdm name="or_ln976"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22 %or_ln976_1 = or i1 %or_ln976, i1 %and_ln970

]]></Node>
<StgValue><ssdm name="or_ln976_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23 %or_ln976_2 = or i1 %or_ln976_1, i1 %repeat_original_read

]]></Node>
<StgValue><ssdm name="or_ln976_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %xor_ln976 = xor i1 %or_ln976_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln976"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25 %and_ln976_1 = and i1 %exp4, i1 %xor_ln976

]]></Node>
<StgValue><ssdm name="and_ln976_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1">
<![CDATA[
_ifconv:26 %ret_ln976 = ret i1 %and_ln976_1

]]></Node>
<StgValue><ssdm name="ret_ln976"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="GDn_points" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="repeat_original" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="repeat_original"/></StgValue>
</port>
<port id="35" name="white_space_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="white_space_height"/></StgValue>
</port>
<port id="36" name="previous_white_space_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="previous_white_space_height"/></StgValue>
</port>
<port id="37" name="current_z_top_index" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_z_top_index"/></StgValue>
</port>
<port id="38" name="patches_parameters" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="patches_parameters"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="_ssdm_op_Read.ap_auto.i64" to="white_space_height_read" fromId="39" toId="3">
</dataflow>
<dataflow id="41" from="white_space_height" to="white_space_height_read" fromId="35" toId="3">
</dataflow>
<dataflow id="42" from="patches_parameters" to="patches_parameters_addr" fromId="38" toId="4">
</dataflow>
<dataflow id="44" from="StgValue_43" to="patches_parameters_addr" fromId="43" toId="4">
</dataflow>
<dataflow id="46" from="StgValue_45" to="patches_parameters_addr" fromId="45" toId="4">
</dataflow>
<dataflow id="47" from="StgValue_43" to="sub_ln180" fromId="43" toId="5">
</dataflow>
<dataflow id="48" from="white_space_height_read" to="sub_ln180" fromId="3" toId="5">
</dataflow>
<dataflow id="49" from="patches_parameters_addr" to="patches_parameters_load" fromId="4" toId="6">
</dataflow>
<dataflow id="50" from="GDn_points" to="GDn_points_addr" fromId="33" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_43" to="GDn_points_addr" fromId="43" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="GDn_points_addr" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="GDn_points_addr" to="GDn_points_load" fromId="7" toId="8">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i32" to="current_z_top_index_read" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="current_z_top_index" to="current_z_top_index_read" fromId="37" toId="9">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i64" to="previous_white_space_height_read" fromId="39" toId="10">
</dataflow>
<dataflow id="59" from="previous_white_space_height" to="previous_white_space_height_read" fromId="36" toId="10">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i1" to="repeat_original_read" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="repeat_original" to="repeat_original_read" fromId="34" toId="11">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="GDn_points" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="67" from="empty_13" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="72" from="empty_12" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="76" from="empty_12" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="77" from="empty_12" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="78" from="empty_12" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="83" from="empty_12" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="84" from="empty_12" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="85" from="white_space_height_read" to="icmp_ln970" fromId="3" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="icmp_ln970" fromId="86" toId="13">
</dataflow>
<dataflow id="89" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="previous_white_space_height_read" to="tmp" fromId="10" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_91" to="tmp" fromId="91" toId="14">
</dataflow>
<dataflow id="93" from="tmp" to="xor_ln970" fromId="14" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="xor_ln970" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="icmp_ln970" to="and_ln970" fromId="13" toId="16">
</dataflow>
<dataflow id="97" from="xor_ln970" to="and_ln970" fromId="15" toId="16">
</dataflow>
<dataflow id="98" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_20" fromId="88" toId="17">
</dataflow>
<dataflow id="99" from="white_space_height_read" to="tmp_20" fromId="3" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_91" to="tmp_20" fromId="91" toId="17">
</dataflow>
<dataflow id="101" from="tmp_20" to="select_ln180" fromId="17" toId="18">
</dataflow>
<dataflow id="102" from="sub_ln180" to="select_ln180" fromId="5" toId="18">
</dataflow>
<dataflow id="103" from="white_space_height_read" to="select_ln180" fromId="3" toId="18">
</dataflow>
<dataflow id="104" from="patches_parameters_addr" to="patches_parameters_load" fromId="4" toId="19">
</dataflow>
<dataflow id="105" from="GDn_points_addr" to="GDn_points_load" fromId="7" toId="20">
</dataflow>
<dataflow id="106" from="GDn_points_load" to="exp4" fromId="20" toId="21">
</dataflow>
<dataflow id="107" from="current_z_top_index_read" to="exp4" fromId="9" toId="21">
</dataflow>
<dataflow id="108" from="select_ln180" to="icmp_ln976" fromId="18" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln976" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="patches_parameters_load" to="icmp_ln976_1" fromId="19" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln976_1" fromId="112" toId="23">
</dataflow>
<dataflow id="114" from="white_space_height_read" to="icmp_ln976_2" fromId="3" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_109" to="icmp_ln976_2" fromId="109" toId="24">
</dataflow>
<dataflow id="116" from="icmp_ln976_2" to="and_ln976" fromId="24" toId="25">
</dataflow>
<dataflow id="117" from="icmp_ln976_1" to="and_ln976" fromId="23" toId="25">
</dataflow>
<dataflow id="118" from="icmp_ln976" to="or_ln976" fromId="22" toId="26">
</dataflow>
<dataflow id="119" from="and_ln976" to="or_ln976" fromId="25" toId="26">
</dataflow>
<dataflow id="120" from="or_ln976" to="or_ln976_1" fromId="26" toId="27">
</dataflow>
<dataflow id="121" from="and_ln970" to="or_ln976_1" fromId="16" toId="27">
</dataflow>
<dataflow id="122" from="or_ln976_1" to="or_ln976_2" fromId="27" toId="28">
</dataflow>
<dataflow id="123" from="repeat_original_read" to="or_ln976_2" fromId="11" toId="28">
</dataflow>
<dataflow id="124" from="or_ln976_2" to="xor_ln976" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="StgValue_94" to="xor_ln976" fromId="94" toId="29">
</dataflow>
<dataflow id="126" from="exp4" to="and_ln976_1" fromId="21" toId="30">
</dataflow>
<dataflow id="127" from="xor_ln976" to="and_ln976_1" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="and_ln976_1" to="ret_ln976" fromId="30" toId="31">
</dataflow>
</dataflows>


</stg>
