{"vcs1":{"timestamp_begin":1739348769.913159708, "rt":0.26, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1739348770.253049789, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739348770.574098706, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739348769.685085308}
{"VCS_COMP_START_TIME": 1739348769.685085308}
{"VCS_COMP_END_TIME": 1739348770.789756545}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265448}}
{"vcselab": {"peak_mem": 150348}}
