<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FEMU: femu/timing-model/timing.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FEMU
   &#160;<span id="projectnumber">原版 master 7e238cc</span>
   </div>
   <div id="projectbrief">FEMU: Accurate, Scalable and Extensible NVMe SSD Emulator (FAST&#39;18)</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="搜索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('timing_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">timing.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="timing_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef __FEMU_TIMING_MODEL</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define __FEMU_TIMING_MODEL</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; </div>
<div class="line"><a name="l00004"></a><span class="lineno"><a class="line" href="timing_8h.html#a244bfc22a89680cfb2924aa52c61f942">    4</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structFemuCtrl.html">FemuCtrl</a> <a class="code" href="structFemuCtrl.html">FemuCtrl</a>;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;int64_t <a class="code" href="timing_8h.html#a1e23cd59a19d5524e59e8a130a0318ca">advance_channel_timestamp</a>(<a class="code" href="structFemuCtrl.html">FemuCtrl</a> *n, <span class="keywordtype">int</span> ch, uint64_t now, <span class="keywordtype">int</span> opcode);</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;int64_t <a class="code" href="timing_8h.html#a30a08fb995a730b58d87013dab3f010e">advance_chip_timestamp</a>(<a class="code" href="structFemuCtrl.html">FemuCtrl</a> *n, <span class="keywordtype">int</span> lunid, uint64_t now, <span class="keywordtype">int</span> opcode,</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;                               uint8_t page_type);</div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keywordtype">void</span> <a class="code" href="timing_8h.html#aa8618254a23869568da186caca33e37b">set_latency</a>(<a class="code" href="structFemuCtrl.html">FemuCtrl</a> *n);</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="anand_8h_html_a0a7ad4354871562d022f2693ce5de213"><div class="ttname"><a href="nand_8h.html#a0a7ad4354871562d022f2693ce5de213">MLC_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define MLC_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:20</div></div>
<div class="ttc" id="astructFemuCtrl_html_a0e1b916dcb45d831a416bd84da70d25d"><div class="ttname"><a href="structFemuCtrl.html#a0e1b916dcb45d831a416bd84da70d25d">FemuCtrl::chnl_locks</a></div><div class="ttdeci">pthread_spinlock_t chnl_locks[FEMU_MAX_NUM_CHNLS]</div><div class="ttdef"><b>Definition:</b> nvme.h:1305</div></div>
<div class="ttc" id="astructFemuCtrl_html_a1134e53459a8a70ec5615d1881b26b47"><div class="ttname"><a href="structFemuCtrl.html#a1134e53459a8a70ec5615d1881b26b47">FemuCtrl::flash_type</a></div><div class="ttdeci">uint8_t flash_type</div><div class="ttdef"><b>Definition:</b> nvme.h:1339</div></div>
<div class="ttc" id="astructFemuCtrl_html_a8cec0f252d115e67e707c1d682a96f20"><div class="ttname"><a href="structFemuCtrl.html#a8cec0f252d115e67e707c1d682a96f20">FemuCtrl::cupg_rd_lat_ns</a></div><div class="ttdeci">int64_t cupg_rd_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1310</div></div>
<div class="ttc" id="astructFemuCtrl_html"><div class="ttname"><a href="structFemuCtrl.html">FemuCtrl</a></div><div class="ttdoc">femu相关控制参数和数据成员</div><div class="ttdef"><b>Definition:</b> nvme.h:1184</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3a086283c9ab12205fe91ff58fc088f95c"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a086283c9ab12205fe91ff58fc088f95c">QLC</a></div><div class="ttdeci">@ QLC</div><div class="ttdef"><b>Definition:</b> nand.h:87</div></div>
<div class="ttc" id="atiming_8h_html_a30a08fb995a730b58d87013dab3f010e"><div class="ttname"><a href="timing_8h.html#a30a08fb995a730b58d87013dab3f010e">advance_chip_timestamp</a></div><div class="ttdeci">int64_t advance_chip_timestamp(FemuCtrl *n, int lunid, uint64_t now, int opcode, uint8_t page_type)</div><div class="ttdef"><b>Definition:</b> timing.c:72</div></div>
<div class="ttc" id="astructFemuCtrl_html_abeb08c1f98c5566cf217fe63bce0f98e"><div class="ttname"><a href="structFemuCtrl.html#abeb08c1f98c5566cf217fe63bce0f98e">FemuCtrl::chnl_pg_xfer_lat_ns</a></div><div class="ttdeci">int64_t chnl_pg_xfer_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1319</div></div>
<div class="ttc" id="astructFemuCtrl_html_afafee7b0c2ba0b0da504668a95a87191"><div class="ttname"><a href="structFemuCtrl.html#afafee7b0c2ba0b0da504668a95a87191">FemuCtrl::upg_wr_lat_ns</a></div><div class="ttdeci">int64_t upg_wr_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1313</div></div>
<div class="ttc" id="anand_8h_html_ade2503c34653bdc5a0d73e6440ac9591"><div class="ttname"><a href="nand_8h.html#ade2503c34653bdc5a0d73e6440ac9591">QLC_CENTER_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:60</div></div>
<div class="ttc" id="atiming_8c_html_a30a08fb995a730b58d87013dab3f010e"><div class="ttname"><a href="timing_8c.html#a30a08fb995a730b58d87013dab3f010e">advance_chip_timestamp</a></div><div class="ttdeci">int64_t advance_chip_timestamp(FemuCtrl *n, int lunid, uint64_t now, int opcode, uint8_t page_type)</div><div class="ttdef"><b>Definition:</b> timing.c:72</div></div>
<div class="ttc" id="anand_8h_html_a8114ba8a535f9a3dba0f920bd8a3ade3"><div class="ttname"><a href="nand_8h.html#a8114ba8a535f9a3dba0f920bd8a3ade3">get_blk_erase_latency</a></div><div class="ttdeci">static int64_t get_blk_erase_latency(int flash_type)</div><div class="ttdef"><b>Definition:</b> nand.h:152</div></div>
<div class="ttc" id="astructFemuCtrl_html_aa01c6604f4ef7eec3bfdcd0bdd6c43ac"><div class="ttname"><a href="structFemuCtrl.html#aa01c6604f4ef7eec3bfdcd0bdd6c43ac">FemuCtrl::chip_next_avail_time</a></div><div class="ttdeci">volatile int64_t chip_next_avail_time[FEMU_MAX_NUM_CHIPS]</div><div class="ttdef"><b>Definition:</b> nvme.h:1302</div></div>
<div class="ttc" id="anand_8h_html_a1df10f9cc5736ecc33431a60f6191356"><div class="ttname"><a href="nand_8h.html#a1df10f9cc5736ecc33431a60f6191356">get_page_read_latency</a></div><div class="ttdeci">static int64_t get_page_read_latency(int flash_type, int page_type)</div><div class="ttdef"><b>Definition:</b> nand.h:142</div></div>
<div class="ttc" id="astructFemuCtrl_html_a5041dc83c0338e246fff9287f3bf53ed"><div class="ttname"><a href="structFemuCtrl.html#a5041dc83c0338e246fff9287f3bf53ed">FemuCtrl::lpg_rd_lat_ns</a></div><div class="ttdeci">int64_t lpg_rd_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1312</div></div>
<div class="ttc" id="anvme_8h_html_a01e3a918ff89282c841471f5d797fbf6af12c69a9bdf0ad418e4a144ef5424336"><div class="ttname"><a href="nvme_8h.html#a01e3a918ff89282c841471f5d797fbf6af12c69a9bdf0ad418e4a144ef5424336">NVME_CMD_WRITE</a></div><div class="ttdeci">@ NVME_CMD_WRITE</div><div class="ttdef"><b>Definition:</b> nvme.h:340</div></div>
<div class="ttc" id="astructFemuCtrl_html_a4b7f32e83ebc30211ec827db395523e5"><div class="ttname"><a href="structFemuCtrl.html#a4b7f32e83ebc30211ec827db395523e5">FemuCtrl::lpg_wr_lat_ns</a></div><div class="ttdeci">int64_t lpg_wr_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1317</div></div>
<div class="ttc" id="anand_8h_html_a310e1cb4927705edf12fc3b649671e1c"><div class="ttname"><a href="nand_8h.html#a310e1cb4927705edf12fc3b649671e1c">TLC_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:38</div></div>
<div class="ttc" id="astructFemuCtrl_html_a6b09bbeb9a9a24255d878060908cedcf"><div class="ttname"><a href="structFemuCtrl.html#a6b09bbeb9a9a24255d878060908cedcf">FemuCtrl::clpg_wr_lat_ns</a></div><div class="ttdeci">int64_t clpg_wr_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1316</div></div>
<div class="ttc" id="anvme_8h_html_a01e3a918ff89282c841471f5d797fbf6a92f819152ea2467e4b85df67439eb019"><div class="ttname"><a href="nvme_8h.html#a01e3a918ff89282c841471f5d797fbf6a92f819152ea2467e4b85df67439eb019">NVME_CMD_OC_READ</a></div><div class="ttdeci">@ NVME_CMD_OC_READ</div><div class="ttdef"><b>Definition:</b> nvme.h:351</div></div>
<div class="ttc" id="anand_8h_html_af06521499a77c5c0bfa1be974b9682ff"><div class="ttname"><a href="nand_8h.html#af06521499a77c5c0bfa1be974b9682ff">QLC_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:62</div></div>
<div class="ttc" id="anand_8h_html_acb94b10986d8f3d98fdde3671aa99fd7"><div class="ttname"><a href="nand_8h.html#acb94b10986d8f3d98fdde3671aa99fd7">MLC_BLOCK_ERASE_LATENCY_NS</a></div><div class="ttdeci">#define MLC_BLOCK_ERASE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:24</div></div>
<div class="ttc" id="anand_8h_html_a0ff6376d6a10e337f0db1bf8ff72b9cf"><div class="ttname"><a href="nand_8h.html#a0ff6376d6a10e337f0db1bf8ff72b9cf">QLC_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:54</div></div>
<div class="ttc" id="anand_8h_html_ad3f063c308c3122b40808e6d04a01426"><div class="ttname"><a href="nand_8h.html#ad3f063c308c3122b40808e6d04a01426">TLC_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define TLC_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:34</div></div>
<div class="ttc" id="anvme_8h_html_a01e3a918ff89282c841471f5d797fbf6aad419cc4f812613c5d99f8aafcd2d7f9"><div class="ttname"><a href="nvme_8h.html#a01e3a918ff89282c841471f5d797fbf6aad419cc4f812613c5d99f8aafcd2d7f9">NVME_CMD_OC_ERASE</a></div><div class="ttdeci">@ NVME_CMD_OC_ERASE</div><div class="ttdef"><b>Definition:</b> nvme.h:349</div></div>
<div class="ttc" id="anand_8h_html_a305a3fa1d95fcec5502726ee8e2caf5a"><div class="ttname"><a href="nand_8h.html#a305a3fa1d95fcec5502726ee8e2caf5a">TLC_CHNL_PAGE_TRANSFER_LATENCY_NS</a></div><div class="ttdeci">#define TLC_CHNL_PAGE_TRANSFER_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:40</div></div>
<div class="ttc" id="anand_8h_html_a9ee820239f3441eb49de08b7cf3d2b15"><div class="ttname"><a href="nand_8h.html#a9ee820239f3441eb49de08b7cf3d2b15">MLC_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define MLC_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:19</div></div>
<div class="ttc" id="anand_8h_html_a159c011e7a9433c36240214042d85dda"><div class="ttname"><a href="nand_8h.html#a159c011e7a9433c36240214042d85dda">QLC_BLOCK_ERASE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_BLOCK_ERASE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:65</div></div>
<div class="ttc" id="anvme_8h_html_a01e3a918ff89282c841471f5d797fbf6ad61bca11f2a462d10ba026a3dbf744d1"><div class="ttname"><a href="nvme_8h.html#a01e3a918ff89282c841471f5d797fbf6ad61bca11f2a462d10ba026a3dbf744d1">NVME_CMD_OC_WRITE</a></div><div class="ttdeci">@ NVME_CMD_OC_WRITE</div><div class="ttdef"><b>Definition:</b> nvme.h:350</div></div>
<div class="ttc" id="astructFemuCtrl_html_a48cf26e3440955b976f0b77c8677c15c"><div class="ttname"><a href="structFemuCtrl.html#a48cf26e3440955b976f0b77c8677c15c">FemuCtrl::chip_locks</a></div><div class="ttdeci">pthread_spinlock_t chip_locks[FEMU_MAX_NUM_CHIPS]</div><div class="ttdef"><b>Definition:</b> nvme.h:1303</div></div>
<div class="ttc" id="anand_8h_html_a4dad7b4a5f6544d8bdde76a041995809"><div class="ttname"><a href="nand_8h.html#a4dad7b4a5f6544d8bdde76a041995809">QLC_CENTER_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:56</div></div>
<div class="ttc" id="anand_8h_html_aa200fd73c97829d228d13ba3c14584c6"><div class="ttname"><a href="nand_8h.html#aa200fd73c97829d228d13ba3c14584c6">QLC_CHNL_PAGE_TRANSFER_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CHNL_PAGE_TRANSFER_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:64</div></div>
<div class="ttc" id="anand_8h_html_af06adefcc7a5f1480e0bf91ce9d49c49"><div class="ttname"><a href="nand_8h.html#af06adefcc7a5f1480e0bf91ce9d49c49">QLC_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:57</div></div>
<div class="ttc" id="anand_8h_html_a19e019dae321ecfed24bba9481a7fee9"><div class="ttname"><a href="nand_8h.html#a19e019dae321ecfed24bba9481a7fee9">TLC_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:36</div></div>
<div class="ttc" id="anand_8h_html_a5ce0af3b9206ed6ff071e2045597de8a"><div class="ttname"><a href="nand_8h.html#a5ce0af3b9206ed6ff071e2045597de8a">MLC_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define MLC_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:21</div></div>
<div class="ttc" id="anand_8h_html_a2cf458d57dfda5fec669043e76127852"><div class="ttname"><a href="nand_8h.html#a2cf458d57dfda5fec669043e76127852">QLC_CENTER_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:55</div></div>
<div class="ttc" id="atiming_8c_html_aa8618254a23869568da186caca33e37b"><div class="ttname"><a href="timing_8c.html#aa8618254a23869568da186caca33e37b">set_latency</a></div><div class="ttdeci">void set_latency(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> timing.c:3</div></div>
<div class="ttc" id="anand_8h_html_af1d0647e854e426d242f2e8a9b4b1a04"><div class="ttname"><a href="nand_8h.html#af1d0647e854e426d242f2e8a9b4b1a04">QLC_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:59</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3afce6375bdc97d09f3ed104d7b52e5a4e"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3afce6375bdc97d09f3ed104d7b52e5a4e">MLC</a></div><div class="ttdeci">@ MLC</div><div class="ttdef"><b>Definition:</b> nand.h:85</div></div>
<div class="ttc" id="astructFemuCtrl_html_aecdef9b36bd3bd52d952f3e374e8e765"><div class="ttname"><a href="structFemuCtrl.html#aecdef9b36bd3bd52d952f3e374e8e765">FemuCtrl::cpg_rd_lat_ns</a></div><div class="ttdeci">int64_t cpg_rd_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1309</div></div>
<div class="ttc" id="anand_8h_html_ab8913f0fbdd3cb447393cef3754be7c4"><div class="ttname"><a href="nand_8h.html#ab8913f0fbdd3cb447393cef3754be7c4">get_page_write_latency</a></div><div class="ttdeci">static int64_t get_page_write_latency(int flash_type, int page_type)</div><div class="ttdef"><b>Definition:</b> nand.h:147</div></div>
<div class="ttc" id="astructFemuCtrl_html_ad680a603a7938f5270a6e881409386bf"><div class="ttname"><a href="structFemuCtrl.html#ad680a603a7938f5270a6e881409386bf">FemuCtrl::upg_rd_lat_ns</a></div><div class="ttdeci">int64_t upg_rd_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1308</div></div>
<div class="ttc" id="astructFemuCtrl_html_af0edd7d0dd2ed8b710515adf43320675"><div class="ttname"><a href="structFemuCtrl.html#af0edd7d0dd2ed8b710515adf43320675">FemuCtrl::cpg_wr_lat_ns</a></div><div class="ttdeci">int64_t cpg_wr_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1314</div></div>
<div class="ttc" id="atiming_8h_html_a1e23cd59a19d5524e59e8a130a0318ca"><div class="ttname"><a href="timing_8h.html#a1e23cd59a19d5524e59e8a130a0318ca">advance_channel_timestamp</a></div><div class="ttdeci">int64_t advance_channel_timestamp(FemuCtrl *n, int ch, uint64_t now, int opcode)</div><div class="ttdef"><b>Definition:</b> timing.c:38</div></div>
<div class="ttc" id="atiming_8c_html_a1e23cd59a19d5524e59e8a130a0318ca"><div class="ttname"><a href="timing_8c.html#a1e23cd59a19d5524e59e8a130a0318ca">advance_channel_timestamp</a></div><div class="ttdeci">int64_t advance_channel_timestamp(FemuCtrl *n, int ch, uint64_t now, int opcode)</div><div class="ttdef"><b>Definition:</b> timing.c:38</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3a526240b921568a69cefc51a2146f14dc"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a526240b921568a69cefc51a2146f14dc">TLC</a></div><div class="ttdeci">@ TLC</div><div class="ttdef"><b>Definition:</b> nand.h:86</div></div>
<div class="ttc" id="anand_8h_html_ab81bc1d7bc8c1ca2a6f2d8431ad6e04a"><div class="ttname"><a href="nand_8h.html#ab81bc1d7bc8c1ca2a6f2d8431ad6e04a">TLC_BLOCK_ERASE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_BLOCK_ERASE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:41</div></div>
<div class="ttc" id="astructFemuCtrl_html_a337abc6776202efbda3ad932da7e020d"><div class="ttname"><a href="structFemuCtrl.html#a337abc6776202efbda3ad932da7e020d">FemuCtrl::chnl_next_avail_time</a></div><div class="ttdeci">volatile int64_t chnl_next_avail_time[FEMU_MAX_NUM_CHNLS]</div><div class="ttdef"><b>Definition:</b> nvme.h:1304</div></div>
<div class="ttc" id="anand_8h_html_aaad17bd14f559ee5c6741db095b49e97"><div class="ttname"><a href="nand_8h.html#aaad17bd14f559ee5c6741db095b49e97">TLC_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define TLC_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:32</div></div>
<div class="ttc" id="astructFemuCtrl_html_a049134fdfb9f0454340a437f88666508"><div class="ttname"><a href="structFemuCtrl.html#a049134fdfb9f0454340a437f88666508">FemuCtrl::cupg_wr_lat_ns</a></div><div class="ttdeci">int64_t cupg_wr_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1315</div></div>
<div class="ttc" id="anand_8h_html_a886750530238d7e2c6d8d2f07af05bc3"><div class="ttname"><a href="nand_8h.html#a886750530238d7e2c6d8d2f07af05bc3">MLC_CHNL_PAGE_TRANSFER_LATENCY_NS</a></div><div class="ttdeci">#define MLC_CHNL_PAGE_TRANSFER_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:23</div></div>
<div class="ttc" id="anvme_8h_html_a01e3a918ff89282c841471f5d797fbf6a13421e16e166f06ef616c86258232336"><div class="ttname"><a href="nvme_8h.html#a01e3a918ff89282c841471f5d797fbf6a13421e16e166f06ef616c86258232336">NVME_CMD_READ</a></div><div class="ttdeci">@ NVME_CMD_READ</div><div class="ttdef"><b>Definition:</b> nvme.h:341</div></div>
<div class="ttc" id="astructFemuCtrl_html_a9c79bc6a808f9fe2f27ee8e0fa385313"><div class="ttname"><a href="structFemuCtrl.html#a9c79bc6a808f9fe2f27ee8e0fa385313">FemuCtrl::blk_er_lat_ns</a></div><div class="ttdeci">int64_t blk_er_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1318</div></div>
<div class="ttc" id="anand_8h_html_a8bc4400352e0ce35d4f5c146105e5429"><div class="ttname"><a href="nand_8h.html#a8bc4400352e0ce35d4f5c146105e5429">MLC_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define MLC_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:22</div></div>
<div class="ttc" id="atiming_8h_html_aa8618254a23869568da186caca33e37b"><div class="ttname"><a href="timing_8h.html#aa8618254a23869568da186caca33e37b">set_latency</a></div><div class="ttdeci">void set_latency(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> timing.c:3</div></div>
<div class="ttc" id="anand_8h_html_a50e932672d307bfea95eb0a59121dac9"><div class="ttname"><a href="nand_8h.html#a50e932672d307bfea95eb0a59121dac9">QLC_CENTER_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:61</div></div>
<div class="ttc" id="astructFemuCtrl_html_aa7fbdbb17859a7744a38fc0c358ea4d5"><div class="ttname"><a href="structFemuCtrl.html#aa7fbdbb17859a7744a38fc0c358ea4d5">FemuCtrl::clpg_rd_lat_ns</a></div><div class="ttdeci">int64_t clpg_rd_lat_ns</div><div class="ttdef"><b>Definition:</b> nvme.h:1311</div></div>
<div class="ttc" id="anand_8h_html_a0f31d94d5344bd136edf35abd28c7da1"><div class="ttname"><a href="nand_8h.html#a0f31d94d5344bd136edf35abd28c7da1">TLC_CENTER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define TLC_CENTER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:33</div></div>
<div class="ttc" id="anand_8h_html_a7ddaec3eb495e019e58dbac8236229b5"><div class="ttname"><a href="nand_8h.html#a7ddaec3eb495e019e58dbac8236229b5">TLC_CENTER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_CENTER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:37</div></div>
<div class="ttc" id="anvme_8h_html_a50171c329ed9567d9e35cd7bade09800"><div class="ttname"><a href="nvme_8h.html#a50171c329ed9567d9e35cd7bade09800">femu_err</a></div><div class="ttdeci">#define femu_err(fmt,...)</div><div class="ttdef"><b>Definition:</b> nvme.h:1511</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a482d5bde24295b7334c8aec815f3a1a.html">femu</a></li><li class="navelem"><a class="el" href="dir_ccb00c276344adc09dd259a9800ac6eb.html">timing-model</a></li><li class="navelem"><a class="el" href="timing_8h.html">timing.h</a></li>
    <li class="footer">制作者
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
