v 20121123 2
C 42500 43400 1 0 0 reg4.sym
{
T 43400 44800 5 10 1 1 0 0 1
refdes=S?
T 43150 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 42600 45800 42600 47800 4
N 42600 45600 42500 45600 4
N 42500 45600 42500 47600 4
N 42600 45300 42400 45300 4
N 42400 45300 42400 47400 4
N 42600 45100 42300 45100 4
N 42300 45100 42300 47200 4
N 42600 43800 42600 42300 4
N 42600 44100 42500 44100 4
N 42500 44100 42500 42400 4
N 42600 44400 42400 44400 4
N 42400 44400 42400 42500 4
N 42600 44700 42300 44700 4
N 42300 44700 42300 42600 4
N 44300 45800 44300 46800 4
N 44300 45600 44400 45600 4
N 44400 45600 44400 46700 4
N 44300 45200 44500 45200 4
N 44500 45200 44500 46600 4
N 44300 45000 44600 45000 4
N 44600 45000 44600 46500 4
N 44300 43800 44300 42900 4
N 44300 44000 44400 44000 4
N 44400 44000 44400 43000 4
N 44300 44400 44500 44400 4
N 44500 44400 44500 43100 4
N 44300 44600 44600 44600 4
N 44600 44600 44600 43200 4
N 43500 46200 53600 46200 4
N 43500 43500 53600 43500 4
N 44300 46800 53000 46800 4
N 44400 46700 52900 46700 4
N 44500 46600 54800 46600 4
N 44600 46500 54700 46500 4
N 44600 43200 56500 43200 4
N 44500 43100 56600 43100 4
N 44400 43000 58500 43000 4
N 44300 42900 58600 42900 4
C 45100 43400 1 0 0 reg4.sym
{
T 46000 44800 5 10 1 1 0 0 1
refdes=S?
T 45750 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 45200 45800 45200 47700 4
N 45200 45600 45100 45600 4
N 45100 45600 45100 47600 4
N 45200 45300 45000 45300 4
N 45000 45300 45000 47300 4
N 45200 45100 44900 45100 4
N 44900 45100 44900 47200 4
N 45200 43800 45200 42300 4
N 45200 44100 45100 44100 4
N 45100 44100 45100 42400 4
N 45200 44400 45000 44400 4
N 45000 44400 45000 42500 4
N 45200 44700 44900 44700 4
N 44900 44700 44900 42600 4
N 46900 45800 46900 46800 4
N 46900 45600 47000 45600 4
N 47000 45600 47000 46700 4
N 46900 45200 47100 45200 4
N 47100 45200 47100 46600 4
N 46900 45000 47200 45000 4
N 47200 45000 47200 46500 4
N 46900 43800 46900 42900 4
N 46900 44000 47000 44000 4
N 47000 44000 47000 43000 4
N 46900 44400 47100 44400 4
N 47100 44400 47100 43100 4
N 46900 44600 47200 44600 4
N 47200 44600 47200 43200 4
C 47700 43400 1 0 0 reg4.sym
{
T 48600 44800 5 10 1 1 0 0 1
refdes=S?
T 48350 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 47800 45800 47800 47800 4
N 47800 45600 47700 45600 4
N 47700 45600 47700 47500 4
N 47800 45300 47600 45300 4
N 47600 45300 47600 47400 4
N 47800 45100 47500 45100 4
N 47500 45100 47500 47100 4
N 47800 43800 47800 42300 4
N 47800 44100 47700 44100 4
N 47700 44100 47700 42400 4
N 47800 44400 47600 44400 4
N 47600 44400 47600 42500 4
N 47800 44700 47500 44700 4
N 47500 44700 47500 42600 4
N 49500 45800 49500 46800 4
N 49500 45600 49600 45600 4
N 49600 45600 49600 46700 4
N 49500 45200 49700 45200 4
N 49700 45200 49700 46600 4
N 49500 45000 49800 45000 4
N 49800 45000 49800 46500 4
N 49500 43800 49500 42900 4
N 49500 44000 49600 44000 4
N 49600 44000 49600 43000 4
N 49500 44400 49700 44400 4
N 49700 44400 49700 43100 4
N 49500 44600 49800 44600 4
N 49800 44600 49800 43200 4
C 50300 43400 1 0 0 reg4.sym
{
T 51200 44800 5 10 1 1 0 0 1
refdes=S?
T 50950 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 50400 45800 50400 47700 4
N 50400 45600 50300 45600 4
N 50300 45600 50300 47500 4
N 50400 45300 50200 45300 4
N 50200 45300 50200 47300 4
N 50400 45100 50100 45100 4
N 50100 45100 50100 47100 4
N 50400 43800 50400 42300 4
N 50400 44100 50300 44100 4
N 50300 44100 50300 42400 4
N 50400 44400 50200 44400 4
N 50200 44400 50200 42500 4
N 50400 44700 50100 44700 4
N 50100 44700 50100 42600 4
N 52100 45800 52100 46800 4
N 52100 45600 52200 45600 4
N 52200 45600 52200 46700 4
N 52100 45200 52300 45200 4
N 52300 45200 52300 46600 4
N 52100 45000 52400 45000 4
N 52400 45000 52400 46500 4
N 52100 43800 52100 42900 4
N 52100 44000 52200 44000 4
N 52200 44000 52200 43000 4
N 52100 44400 52300 44400 4
N 52300 44400 52300 43100 4
N 52100 44600 52400 44600 4
N 52400 44600 52400 43200 4
N 50100 42600 42300 42600 4
N 42400 42500 50200 42500 4
N 42500 42400 50300 42400 4
N 50400 42300 42600 42300 4
N 44900 47200 42100 47200 4
N 50600 47300 45000 47300 4
N 47600 47400 42100 47400 4
N 50600 47500 47700 47500 4
N 45100 47600 42100 47600 4
N 50600 47700 45200 47700 4
N 47800 47800 42100 47800 4
N 50600 47100 47500 47100 4
C 41500 47700 1 0 0 in-1.sym
{
T 41500 48000 5 10 0 0 0 0 1
device=INPUT
T 41150 47750 5 10 1 1 0 0 1
refdes=A0#
}
C 41500 47500 1 0 0 in-1.sym
{
T 41500 47800 5 10 0 0 0 0 1
device=INPUT
T 41150 47550 5 10 1 1 0 0 1
refdes=A1#
}
C 41500 47300 1 0 0 in-1.sym
{
T 41500 47600 5 10 0 0 0 0 1
device=INPUT
T 41150 47350 5 10 1 1 0 0 1
refdes=B0#
}
C 41500 47100 1 0 0 in-1.sym
{
T 41500 47400 5 10 0 0 0 0 1
device=INPUT
T 41150 47150 5 10 1 1 0 0 1
refdes=B1#
}
C 51200 47600 1 0 1 in-1.sym
{
T 51200 47900 5 10 0 0 0 6 1
device=INPUT
T 51450 47650 5 10 1 1 0 6 1
refdes=A0
}
C 51200 47400 1 0 1 in-1.sym
{
T 51200 47700 5 10 0 0 0 6 1
device=INPUT
T 51450 47450 5 10 1 1 0 6 1
refdes=A1
}
C 51200 47200 1 0 1 in-1.sym
{
T 51200 47500 5 10 0 0 0 6 1
device=INPUT
T 51450 47250 5 10 1 1 0 6 1
refdes=B0
}
C 51200 47000 1 0 1 in-1.sym
{
T 51200 47300 5 10 0 0 0 6 1
device=INPUT
T 51450 47050 5 10 1 1 0 6 1
refdes=B1
}
C 48400 40600 1 0 1 pdtc114.sym
{
T 48500 40600 5 10 1 1 0 6 1
refdes=Q?
T 47700 41100 5 10 0 1 0 6 1
footprint=SC70
T 48300 41300 5 10 0 1 0 6 1
value=PDTC114TU
}
C 47200 40600 1 0 1 pdtc114.sym
{
T 47300 40700 5 10 1 1 0 6 1
refdes=Q?
T 46500 41100 5 10 0 1 0 6 1
footprint=SC70
T 47100 41300 5 10 0 1 0 6 1
value=PDTC114TU
}
C 46000 40600 1 0 1 pdtc114.sym
{
T 46100 40700 5 10 1 1 0 6 1
refdes=Q?
T 45300 41100 5 10 0 1 0 6 1
footprint=SC70
T 45900 41300 5 10 0 1 0 6 1
value=PDTC114TU
}
C 44800 40600 1 0 1 pdtc114.sym
{
T 44900 40700 5 10 1 1 0 6 1
refdes=Q?
T 44100 41100 5 10 0 1 0 6 1
footprint=SC70
T 44700 41300 5 10 0 1 0 6 1
value=PDTC114TU
}
N 44400 40700 44400 40500 4
C 44500 41100 1 90 0 resistor-1.sym
{
T 44100 41400 5 10 0 0 90 0 1
device=RESISTOR
T 44200 41500 5 10 1 1 90 0 1
refdes=R?
T 44400 41500 5 10 0 1 90 0 1
value=3k3
}
C 45700 41100 1 90 0 resistor-1.sym
{
T 45300 41400 5 10 0 0 90 0 1
device=RESISTOR
T 45500 41600 5 10 1 1 90 0 1
refdes=R?
T 45600 41500 5 10 0 1 90 0 1
value=3k3
}
C 48100 41100 1 90 0 resistor-1.sym
{
T 47700 41400 5 10 0 0 90 0 1
device=RESISTOR
T 47900 41600 5 10 1 1 90 0 1
refdes=R?
T 48000 41500 5 10 0 1 90 0 1
value=3k3
}
C 46900 41100 1 90 0 resistor-1.sym
{
T 46500 41400 5 10 0 0 90 0 1
device=RESISTOR
T 46700 41500 5 10 1 1 90 0 1
refdes=R?
T 46800 41500 5 10 0 1 90 0 1
value=3k3
}
N 48000 40700 48000 40500 4
N 46800 40700 46800 40500 4
N 45600 40700 45600 40500 4
N 44800 42600 44800 40900 4
N 46000 42500 46000 40900 4
N 47200 42400 47200 40900 4
N 48400 42300 48400 40900 4
C 46800 41200 1 180 0 out-1.sym
{
T 46800 40900 5 10 0 0 180 0 1
device=OUTPUT
T 46700 41300 5 10 1 1 180 0 1
refdes=QB2
}
C 45600 41200 1 180 0 out-1.sym
{
T 45600 40900 5 10 0 0 180 0 1
device=OUTPUT
T 45600 41000 5 10 1 1 180 0 1
refdes=QB1
}
C 48000 41200 1 180 0 out-1.sym
{
T 48000 40900 5 10 0 0 180 0 1
device=OUTPUT
T 47900 41300 5 10 1 1 180 0 1
refdes=QB3
}
C 44400 41200 1 180 0 out-1.sym
{
T 44400 40900 5 10 0 0 180 0 1
device=OUTPUT
T 44300 41300 5 10 1 1 180 0 1
refdes=QB0
}
C 53000 44200 1 0 0 regio.sym
{
T 53250 44900 5 10 1 1 0 0 1
source=regio.sch
T 53500 44700 5 10 1 1 0 0 1
refdes=S?
}
C 54800 44200 1 0 0 regio.sym
{
T 55050 44900 5 10 1 1 0 0 1
source=regio.sch
T 55300 44700 5 10 1 1 0 0 1
refdes=S?
}
C 58900 44200 1 0 0 regio.sym
{
T 59150 44900 5 10 1 1 0 0 1
source=regio.sch
T 59400 44700 5 10 1 1 0 0 1
refdes=S?
}
C 56800 44200 1 0 0 regio.sym
{
T 57050 44900 5 10 1 1 0 0 1
source=regio.sch
T 57300 44700 5 10 1 1 0 0 1
refdes=S?
}
N 44400 42000 48000 42000 4
N 44400 40500 49100 40500 4
N 53000 45300 53000 46800 4
N 53000 45100 52900 45100 4
N 52900 45100 52900 46700 4
N 54800 45300 54800 46600 4
N 54800 45100 54700 45100 4
N 54700 45100 54700 46500 4
N 53600 45700 59500 45700 4
N 53600 44200 59500 44200 4
N 53600 43500 53600 44200 4
N 49100 40500 49100 43500 4
N 53000 44500 53000 43800 4
N 53000 43800 59100 43800 4
N 58900 43800 58900 44500 4
N 54800 44500 54800 43800 4
N 56800 44500 56800 43800 4
N 53000 44700 52900 44700 4
N 52900 44700 52900 44000 4
N 52900 44000 59100 44000 4
N 58800 44000 58800 44700 4
N 58800 44700 58900 44700 4
N 54800 44700 54700 44700 4
N 54700 44700 54700 44000 4
N 56800 44700 56700 44700 4
N 56700 44700 56700 44000 4
N 54200 44500 54200 43500 4
N 54200 43500 60100 43500 4
N 60100 43500 60100 44500 4
N 56000 44500 56000 43500 4
N 58000 44500 58000 43500 4
N 56500 43200 56500 45300 4
N 56500 45300 56800 45300 4
N 56600 43100 56600 45100 4
N 56600 45100 56800 45100 4
N 58500 43000 58500 45300 4
N 58500 45300 58900 45300 4
N 58600 42900 58600 45100 4
N 58600 45100 58900 45100 4
N 53600 46200 53600 45700 4
N 54200 45300 54200 45800 4
N 56000 45300 56000 45800 4
N 58000 45300 58000 45800 4
N 60100 45300 60100 45800 4
N 54200 45100 54400 45100 4
N 54400 45100 54400 45800 4
N 56000 45100 56200 45100 4
N 56200 45100 56200 45800 4
N 58000 45100 58200 45100 4
N 58200 45100 58200 45800 4
N 60100 45100 60300 45100 4
N 60300 45100 60300 45800 4
N 54200 44700 54400 44700 4
N 54400 44700 54400 42800 4
N 56000 44700 56200 44700 4
N 56200 44700 56200 42800 4
N 58000 44700 58200 44700 4
N 58200 44700 58200 42800 4
N 60100 44700 60300 44700 4
N 60300 44700 60300 42800 4
C 54500 42200 1 90 0 in-1.sym
{
T 54200 42200 5 10 0 0 90 0 1
device=INPUT
T 54600 42400 5 10 1 1 90 0 1
refdes=D0
}
C 56300 42200 1 90 0 in-1.sym
{
T 56000 42200 5 10 0 0 90 0 1
device=INPUT
T 56400 42400 5 10 1 1 90 0 1
refdes=D1
}
C 58300 42200 1 90 0 in-1.sym
{
T 58000 42200 5 10 0 0 90 0 1
device=INPUT
T 58400 42400 5 10 1 1 90 0 1
refdes=D2
}
C 60400 42200 1 90 0 in-1.sym
{
T 60100 42200 5 10 0 0 90 0 1
device=INPUT
T 60100 42200 5 10 1 1 90 0 1
refdes=D3
}
C 59700 43900 1 0 1 in-1.sym
{
T 59700 44200 5 10 0 0 0 6 1
device=INPUT
T 59800 43900 5 10 1 1 0 6 1
refdes=C
}
C 59700 43700 1 0 1 in-1.sym
{
T 59700 44000 5 10 0 0 0 6 1
device=INPUT
T 59900 43700 5 10 1 1 0 6 1
refdes=C#
}
C 56900 46300 1 270 0 in-1.sym
{
T 57200 46300 5 10 0 0 270 0 1
device=INPUT
T 57100 46200 5 10 1 1 270 0 1
refdes=Vss
}
C 56100 45800 1 90 0 out-1.sym
{
T 55800 45800 5 10 0 0 90 0 1
device=OUTPUT
T 55900 45900 5 10 1 1 90 0 1
refdes=Q1
}
C 56300 45800 1 90 0 out-1.sym
{
T 56000 45800 5 10 0 0 90 0 1
device=OUTPUT
T 56400 45900 5 10 1 1 90 0 1
refdes=Q1#
}
C 58100 45800 1 90 0 out-1.sym
{
T 57800 45800 5 10 0 0 90 0 1
device=OUTPUT
T 57900 45900 5 10 1 1 90 0 1
refdes=Q2
}
C 58300 45800 1 90 0 out-1.sym
{
T 58000 45800 5 10 0 0 90 0 1
device=OUTPUT
T 58400 45900 5 10 1 1 90 0 1
refdes=Q2#
}
C 54300 45800 1 90 0 out-1.sym
{
T 54000 45800 5 10 0 0 90 0 1
device=OUTPUT
T 54100 45900 5 10 1 1 90 0 1
refdes=Q0
}
C 54500 45800 1 90 0 out-1.sym
{
T 54200 45800 5 10 0 0 90 0 1
device=OUTPUT
T 54600 45900 5 10 1 1 90 0 1
refdes=Q0#
}
C 60200 45800 1 90 0 out-1.sym
{
T 59900 45800 5 10 0 0 90 0 1
device=OUTPUT
T 60000 45900 5 10 1 1 90 0 1
refdes=Q3
}
C 60400 45800 1 90 0 out-1.sym
{
T 60100 45800 5 10 0 0 90 0 1
device=OUTPUT
T 60500 45900 5 10 1 1 90 0 1
refdes=Q3#
}
C 49700 41600 1 180 0 in-1.sym
{
T 49700 41300 5 10 0 0 180 0 1
device=INPUT
T 49600 41700 5 10 1 1 180 0 1
refdes=GND
}
