{
  "DESIGN_NAME": "gates",
  "VERILOG_FILES": ["dir::gates.sv"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk"
}

