$date
	Sat Sep 27 14:26:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter_opt $end
$var wire 3 ! count [2:0] $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 " q $end
$var reg 3 % count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
0#
0"
b0 !
$end
#5000
1#
#10000
0#
#12000
0$
#15000
1"
b1 !
b1 %
1#
#20000
0#
#25000
0"
b10 !
b10 %
1#
#30000
0#
#35000
1"
b11 !
b11 %
1#
#40000
0#
#45000
0"
b100 !
b100 %
1#
#50000
0#
#55000
1"
b101 !
b101 %
1#
#60000
0#
#65000
0"
b110 !
b110 %
1#
#70000
0#
#75000
1"
b111 !
b111 %
1#
#80000
0#
#85000
0"
b0 !
b0 %
1#
#90000
0#
#95000
1"
b1 !
b1 %
1#
#100000
0#
#105000
0"
b10 !
b10 %
1#
#110000
0#
#115000
1"
b11 !
b11 %
1#
#120000
0#
#125000
0"
b100 !
b100 %
1#
#130000
0#
#135000
1"
b101 !
b101 %
1#
#140000
0#
#145000
0"
b110 !
b110 %
1#
#150000
0#
#155000
1"
b111 !
b111 %
1#
#160000
0#
#165000
0"
b0 !
b0 %
1#
#170000
0#
#175000
1"
b1 !
b1 %
1#
#180000
0#
#185000
0"
b10 !
b10 %
1#
#190000
0#
#195000
1"
b11 !
b11 %
1#
#200000
0#
#205000
0"
b100 !
b100 %
1#
#210000
0#
#212000
b0 !
b0 %
1$
#215000
1#
#220000
0#
#222000
0$
#225000
1"
b1 !
b1 %
1#
#230000
0#
#235000
0"
b10 !
b10 %
1#
#240000
0#
#245000
1"
b11 !
b11 %
1#
#250000
0#
#255000
0"
b100 !
b100 %
1#
#260000
0#
#265000
1"
b101 !
b101 %
1#
#270000
0#
#275000
0"
b110 !
b110 %
1#
#280000
0#
#285000
1"
b111 !
b111 %
1#
#290000
0#
#295000
0"
b0 !
b0 %
1#
#300000
0#
#305000
1"
b1 !
b1 %
1#
#310000
0#
#315000
0"
b10 !
b10 %
1#
#320000
0#
#325000
1"
b11 !
b11 %
1#
#330000
0#
#335000
0"
b100 !
b100 %
1#
#340000
0#
#345000
1"
b101 !
b101 %
1#
#350000
0#
#355000
0"
b110 !
b110 %
1#
#360000
0#
#365000
1"
b111 !
b111 %
1#
#370000
0#
#375000
0"
b0 !
b0 %
1#
#380000
0#
#385000
1"
b1 !
b1 %
1#
#390000
0#
#395000
0"
b10 !
b10 %
1#
#400000
0#
#405000
1"
b11 !
b11 %
1#
#410000
0#
#415000
0"
b100 !
b100 %
1#
#420000
0#
#422000
