<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>lane_seg_top</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>4.05</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>705218</Best-caseLatency>
            <Average-caseLatency>705218</Average-caseLatency>
            <Worst-caseLatency>705218</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.578 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.578 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.578 ms</Worst-caseRealTimeLatency>
            <Interval-min>705219</Interval-min>
            <Interval-max>705219</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>638</DSP>
            <FF>22079</FF>
            <LUT>55569</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WSTRB</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WSTRB</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>lane_seg_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_encoder0_c1_fu_116</InstName>
                    <ModuleName>encoder0_c1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>116</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_1_fu_87</InstName>
                            <ModuleName>encoder0_c1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <BindInstances>empty_50_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93</InstName>
                            <ModuleName>encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>93</ID>
                            <BindInstances>indvars_iv_next52330_fu_248_p2 add_ln36_fu_160_p2 indvars_iv_next52333_mid1_fu_178_p2 indvars_iv_next52333248_fu_184_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U2 indvars_iv_next52330_dup_fu_288_p2 indvars_iv_next52330_mid1_fu_307_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U2 add_ln38_fu_333_p2 add_ln37_fu_210_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101</InstName>
                            <ModuleName>encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>101</ID>
                            <BindInstances>add_ln50_2_fu_2066_p2 add_ln50_fu_2078_p2 mul_8ns_9ns_16_1_1_U8 mul_8ns_9ns_16_1_1_U9 add_ln50_1_fu_2140_p2 mul_8ns_9ns_16_1_1_U10 add_ln63_27_fu_2168_p2 sub_ln63_81_fu_2186_p2 add_ln63_28_fu_2257_p2 add_ln63_29_fu_2981_p2 sub_ln63_82_fu_4657_p2 add_ln63_30_fu_5374_p2 add_ln63_31_fu_2197_p2 sub_ln63_83_fu_2215_p2 add_ln63_32_fu_8925_p2 sub_ln63_fu_2311_p2 sub_ln63_1_fu_2329_p2 add_ln63_fu_2341_p2 sub_ln63_2_fu_2347_p2 mul_16s_6ns_22_1_1_U11 sub_ln63_3_fu_3939_p2 sub_ln63_4_fu_3957_p2 add_ln63_1_fu_3969_p2 sub_ln63_5_fu_3975_p2 sub_ln65_5_fu_9737_p2 sub_ln63_6_fu_4693_p2 sub_ln63_7_fu_4711_p2 add_ln63_2_fu_4723_p2 sub_ln63_8_fu_4729_p2 add_ln63_33_fu_2568_p2 sub_ln63_84_fu_2585_p2 add_ln63_34_fu_2596_p2 add_ln63_35_fu_3018_p2 add_ln63_36_fu_3028_p2 sub_ln63_85_fu_5453_p2 add_ln63_37_fu_6597_p2 add_ln63_38_fu_6607_p2 add_ln63_39_fu_3032_p2 sub_ln63_86_fu_8945_p2 add_ln63_40_fu_9760_p2 add_ln63_41_fu_9770_p2 sub_ln63_9_fu_5478_p2 sub_ln63_10_fu_5496_p2 add_ln63_3_fu_5508_p2 sub_ln63_11_fu_5514_p2 sub_ln65_8_fu_9812_p2 sub_ln63_12_fu_6631_p2 sub_ln63_13_fu_6649_p2 add_ln63_4_fu_6661_p2 sub_ln63_14_fu_6667_p2 sub_ln63_15_fu_7325_p2 sub_ln63_16_fu_7343_p2 add_ln63_5_fu_7355_p2 sub_ln63_17_fu_7361_p2 mul_16s_7s_23_1_1_U131 empty_49_fu_3036_p2 add_ln63_42_fu_3045_p2 sub_ln63_87_fu_3062_p2 add_ln63_43_fu_4207_p2 add_ln63_44_fu_3073_p2 sub_ln63_88_fu_7575_p2 add_ln63_45_fu_8097_p2 add_ln63_46_fu_3078_p2 sub_ln63_89_fu_12754_p2 add_ln63_47_fu_13778_p2 sub_ln63_18_fu_8121_p2 sub_ln63_19_fu_8139_p2 add_ln63_6_fu_8151_p2 sub_ln63_20_fu_8157_p2 sub_ln65_11_fu_9917_p2 sub_ln63_21_fu_8970_p2 sub_ln63_22_fu_8988_p2 add_ln63_7_fu_9000_p2 sub_ln63_23_fu_9006_p2 sub_ln65_12_fu_9214_p2 sub_ln63_24_fu_9950_p2 sub_ln63_25_fu_9968_p2 add_ln63_8_fu_9980_p2 sub_ln63_26_fu_9986_p2 mul_16s_6s_22_1_1_U191 sub_ln63_27_fu_12793_p2 sub_ln63_28_fu_12811_p2 add_ln63_9_fu_12823_p2 sub_ln63_29_fu_12829_p2 mul_16s_8ns_24_1_1_U211 sub_ln63_30_fu_13811_p2 sub_ln63_31_fu_13829_p2 add_ln63_10_fu_13841_p2 sub_ln63_32_fu_13847_p2 mul_16s_7ns_23_1_1_U231 sub_ln63_33_fu_14872_p2 sub_ln63_34_fu_14890_p2 add_ln63_11_fu_14902_p2 sub_ln63_35_fu_14908_p2 sub_ln65_151_fu_19437_p2 sub_ln63_36_fu_15543_p2 sub_ln63_37_fu_15561_p2 add_ln63_12_fu_15573_p2 sub_ln63_38_fu_15579_p2 sub_ln63_39_fu_16399_p2 sub_ln63_40_fu_16417_p2 add_ln63_13_fu_16429_p2 sub_ln63_41_fu_16435_p2 mul_16s_8s_24_1_1_U291 sub_ln63_42_fu_17325_p2 sub_ln63_43_fu_17343_p2 add_ln63_14_fu_17355_p2 sub_ln63_44_fu_17361_p2 mul_16s_8s_24_1_1_U311 sub_ln63_45_fu_18027_p2 sub_ln63_46_fu_18045_p2 add_ln63_15_fu_18057_p2 sub_ln63_47_fu_18063_p2 sub_ln65_15_fu_18295_p2 sub_ln63_48_fu_19474_p2 sub_ln63_49_fu_19492_p2 add_ln63_16_fu_19504_p2 sub_ln63_50_fu_19510_p2 sub_ln63_51_fu_20364_p2 sub_ln63_52_fu_20382_p2 add_ln63_17_fu_20394_p2 sub_ln63_53_fu_20400_p2 mul_16s_7s_23_1_1_U371 sub_ln63_54_fu_3097_p2 sub_ln63_55_fu_3115_p2 add_ln63_18_fu_3127_p2 sub_ln63_56_fu_3133_p2 mul_16s_6ns_22_1_1_U31 sub_ln63_57_fu_21305_p2 sub_ln63_58_fu_21323_p2 add_ln63_19_fu_21335_p2 sub_ln63_59_fu_21341_p2 sub_ln65_18_fu_23367_p2 sub_ln63_60_fu_23401_p2 sub_ln63_61_fu_23419_p2 add_ln63_20_fu_23431_p2 sub_ln63_62_fu_23437_p2 mul_16s_8s_24_1_1_U411 sub_ln63_63_fu_24752_p2 sub_ln63_64_fu_24770_p2 add_ln63_21_fu_24782_p2 sub_ln63_65_fu_24788_p2 mul_16s_8s_24_1_1_U431 sub_ln63_66_fu_25900_p2 sub_ln63_67_fu_25918_p2 add_ln63_22_fu_25930_p2 sub_ln63_68_fu_25936_p2 mul_16s_8s_24_1_1_U451 sub_ln63_69_fu_27307_p2 sub_ln63_70_fu_27325_p2 add_ln63_23_fu_27337_p2 sub_ln63_71_fu_27343_p2 mul_16s_8s_24_1_1_U471 sub_ln63_72_fu_28140_p2 sub_ln63_73_fu_28158_p2 add_ln63_24_fu_28170_p2 sub_ln63_74_fu_28176_p2 sub_ln63_75_fu_29114_p2 sub_ln63_76_fu_29132_p2 add_ln63_25_fu_29144_p2 sub_ln63_77_fu_29150_p2 mul_16s_6s_22_1_1_U511 sub_ln63_78_fu_31368_p2 sub_ln63_79_fu_31386_p2 add_ln63_26_fu_31398_p2 sub_ln63_80_fu_31404_p2 sub_ln65_152_fu_31612_p2 add_ln66_2_fu_26178_p2 add_ln66_3_fu_25025_p2 add_ln66_4_fu_26191_p2 add_ln66_8_fu_23690_p2 add_ln66_9_fu_3341_p2 add_ln66_10_fu_23703_p2 add_ln66_11_fu_23713_p2 add_ln66_13_fu_10228_p2 add_ln66_14_fu_10238_p2 add_ln66_15_fu_10248_p2 add_ln66_16_fu_10258_p2 add_ln66_21_fu_19731_p2 add_ln66_22_fu_31644_p2 add_ln66_23_fu_31654_p2 add_ln66_24_fu_31664_p2 add_ln66_25_fu_31674_p2 sum_fu_31684_p2 add_ln57_fu_31690_p2 mul_16s_10s_26_1_1_U12 mul_16s_10s_26_1_1_U51 mul_16s_8s_24_1_1_U71 mul_16s_8s_24_1_1_U91 mul_16s_10ns_26_1_1_U111 sub_ln65_21_fu_8397_p2 mul_16s_10ns_26_1_1_U151 mul_16s_8ns_24_1_1_U171 mul_16s_10ns_26_1_1_U192 mul_16s_11ns_27_1_1_U212 mul_16s_12ns_28_1_1_U232 mul_16s_10ns_26_1_1_U251 mul_16s_13ns_28_1_1_U271 mul_16s_14ns_28_1_1_U292 mul_16s_12ns_28_1_1_U312 mul_16s_10ns_26_1_1_U331 mul_16s_11ns_27_1_1_U351 sub_ln65_22_fu_21594_p2 mul_16s_12s_28_1_1_U32 mul_16s_13s_28_1_1_U391 mul_16s_10s_26_1_1_U412 mul_16s_13s_28_1_1_U432 mul_16s_14s_28_1_1_U452 mul_16s_12s_28_1_1_U472 sub_ln65_153_fu_28406_p2 mul_16s_11s_27_1_1_U512 sub_ln65_23_fu_31757_p2 sub_ln65_24_fu_31763_p2 add_ln66_27_fu_28430_p2 add_ln66_28_fu_28435_p2 add_ln66_31_fu_25057_p2 add_ln66_33_fu_25062_p2 add_ln66_38_fu_21634_p2 add_ln66_39_fu_21642_p2 add_ln66_42_fu_3379_p2 add_ln66_44_fu_3385_p2 add_ln66_54_fu_8432_p2 add_ln66_55_fu_10303_p2 add_ln66_56_fu_31796_p2 add_ln66_57_fu_31802_p2 add_ln66_59_fu_14130_p2 add_ln66_60_fu_14136_p2 add_ln66_63_fu_31828_p2 mul_16s_10s_26_1_1_U13 mul_16s_10s_26_1_1_U52 mul_16s_8s_24_1_1_U72 mul_16s_10ns_26_1_1_U92 mul_16s_11ns_27_1_1_U112 mul_16s_8s_24_1_1_U132 mul_16s_6s_22_1_1_U152 mul_16s_9s_25_1_1_U172 mul_16s_8ns_24_1_1_U193 mul_16s_12s_28_1_1_U213 mul_16s_13s_28_1_1_U233 mul_16s_11s_27_1_1_U252 mul_16s_13ns_28_1_1_U272 mul_16s_14ns_28_1_1_U293 mul_16s_12ns_28_1_1_U313 mul_16s_12s_28_1_1_U332 mul_16s_12s_28_1_1_U352 mul_16s_11s_27_1_1_U372 mul_16s_13s_28_1_1_U33 mul_16s_13s_28_1_1_U392 mul_16s_11s_27_1_1_U413 mul_16s_13ns_28_1_1_U433 mul_16s_14ns_28_1_1_U453 mul_16s_12ns_28_1_1_U473 mul_16s_12s_28_1_1_U491 mul_16s_12s_28_1_1_U513 mul_16s_11s_27_1_1_U531 add_ln66_75_fu_28466_p2 add_ln66_76_fu_28471_p2 add_ln66_79_fu_25093_p2 add_ln66_81_fu_25098_p2 add_ln66_86_fu_20674_p2 add_ln66_87_fu_20679_p2 add_ln66_90_fu_3423_p2 add_ln66_92_fu_3429_p2 add_ln66_100_fu_5797_p2 add_ln66_101_fu_31988_p2 add_ln66_103_fu_10347_p2 add_ln66_106_fu_31994_p2 add_ln66_109_fu_14167_p2 add_ln66_110_fu_14172_p2 add_ln66_113_fu_32017_p2 add_ln66_115_fu_32027_p2 mul_16s_8s_24_1_1_U14 sub_ln65_25_fu_5814_p2 mul_16s_9s_25_1_1_U73 mul_16s_10s_26_1_1_U93 mul_16s_11s_27_1_1_U113 mul_16s_10s_26_1_1_U133 mul_16s_11ns_27_1_1_U153 mul_16s_11ns_27_1_1_U173 mul_16s_9ns_25_1_1_U194 mul_16s_10ns_26_1_1_U214 mul_16s_10ns_26_1_1_U234 mul_16s_10ns_26_1_1_U253 mul_16s_12ns_28_1_1_U273 mul_16s_14ns_28_1_1_U294 mul_16s_11ns_27_1_1_U314 mul_16s_13s_28_1_1_U333 mul_16s_14s_28_1_1_U353 mul_16s_11s_27_1_1_U373 mul_16s_9ns_25_1_1_U34 mul_16s_10ns_26_1_1_U393 mul_16s_8ns_24_1_1_U414 mul_16s_13ns_28_1_1_U434 mul_16s_14ns_28_1_1_U454 mul_16s_11ns_27_1_1_U474 mul_16s_13s_28_1_1_U492 mul_16s_14s_28_1_1_U514 mul_16s_12s_28_1_1_U532 add_ln66_126_fu_28505_p2 add_ln66_127_fu_28511_p2 add_ln66_130_fu_25129_p2 add_ln66_132_fu_25134_p2 add_ln66_137_fu_21794_p2 add_ln66_138_fu_21800_p2 add_ln66_141_fu_3458_p2 add_ln66_153_fu_10420_p2 add_ln66_155_fu_10431_p2 add_ln66_159_fu_14200_p2 add_ln66_162_fu_32146_p2 add_ln66_164_fu_32157_p2 mul_16s_8s_24_1_1_U15 sub_ln65_26_fu_10470_p2 sub_ln65_27_fu_10501_p2 mul_16s_7ns_23_1_1_U114 sub_ln65_28_fu_8473_p2 mul_16s_7ns_23_1_1_U154 mul_16s_6s_22_1_1_U174 sub_ln65_29_fu_10549_p2 sub_ln65_30_fu_14217_p2 mul_16s_9ns_25_1_1_U235 mul_16s_9s_25_1_1_U274 mul_16s_10s_26_1_1_U295 mul_16s_8s_24_1_1_U315 mul_16s_9s_25_1_1_U334 mul_16s_10s_26_1_1_U354 mul_16s_8s_24_1_1_U374 mul_16s_9ns_25_1_1_U35 mul_16s_10ns_26_1_1_U394 sub_ln65_31_fu_23800_p2 mul_16s_9s_25_1_1_U435 mul_16s_10s_26_1_1_U455 mul_16s_8s_24_1_1_U475 mul_16s_11s_27_1_1_U493 mul_16s_11s_27_1_1_U515 mul_16s_9s_25_1_1_U533 add_ln66_175_fu_29590_p2 add_ln66_176_fu_29596_p2 add_ln66_178_fu_27677_p2 add_ln66_183_fu_25165_p2 add_ln66_184_fu_25175_p2 add_ln66_186_fu_10565_p2 add_ln66_188_fu_32249_p2 add_ln66_190_fu_32255_p2 add_ln66_192_fu_8512_p2 add_ln66_193_fu_8522_p2 add_ln66_194_fu_15902_p2 add_ln66_197_fu_15928_p2 add_ln66_201_fu_15183_p2 mul_16s_11ns_27_1_1_U16 mul_16s_7ns_23_1_1_U53 mul_16s_11s_27_1_1_U74 mul_16s_11ns_27_1_1_U94 mul_16s_11s_27_1_1_U115 mul_16s_10s_26_1_1_U134 mul_16s_12s_28_1_1_U155 sub_ln65_32_fu_13151_p2 mul_16s_12ns_28_1_1_U195 mul_16s_11ns_27_1_1_U215 mul_16s_9s_25_1_1_U236 mul_16s_9s_25_1_1_U254 mul_16s_13ns_28_1_1_U275 mul_16s_12s_28_1_1_U296 mul_16s_12s_28_1_1_U316 mul_16s_12ns_28_1_1_U335 mul_16s_11s_27_1_1_U355 mul_16s_11s_27_1_1_U375 mul_16s_11s_27_1_1_U36 mul_16s_8s_24_1_1_U395 mul_16s_11ns_27_1_1_U415 mul_16s_13ns_28_1_1_U436 mul_16s_11s_27_1_1_U456 mul_16s_12s_28_1_1_U476 mul_16s_13ns_28_1_1_U494 mul_16s_11s_27_1_1_U516 add_ln66_209_fu_28558_p2 add_ln66_210_fu_28563_p2 add_ln66_213_fu_25207_p2 add_ln66_215_fu_25212_p2 add_ln66_220_fu_20736_p2 add_ln66_221_fu_20741_p2 add_ln66_224_fu_21917_p2 add_ln66_226_fu_21928_p2 add_ln66_238_fu_10612_p2 add_ln66_240_fu_10622_p2 add_ln66_245_fu_32449_p2 add_ln66_246_fu_32458_p2 add_ln66_249_fu_32487_p2 add_ln66_251_fu_32498_p2 mul_16s_7s_23_1_1_U17 mul_16s_9s_25_1_1_U54 sub_ln65_35_fu_5935_p2 mul_16s_8s_24_1_1_U95 sub_ln65_36_fu_10654_p2 sub_ln65_37_fu_10660_p2 sub_ln65_38_fu_8554_p2 mul_16s_7s_23_1_1_U156 sub_ln65_39_fu_9336_p2 mul_16s_8s_24_1_1_U196 mul_16s_12ns_28_1_1_U216 mul_16s_13ns_28_1_1_U237 mul_16s_11ns_27_1_1_U255 mul_16s_10s_26_1_1_U276 mul_16s_11s_27_1_1_U297 mul_16s_9s_25_1_1_U317 mul_16s_11s_27_1_1_U336 mul_16s_12s_28_1_1_U356 mul_16s_10s_26_1_1_U376 mul_16s_10ns_26_1_1_U37 mul_16s_11ns_27_1_1_U396 mul_16s_9ns_25_1_1_U416 mul_16s_10s_26_1_1_U437 mul_16s_11s_27_1_1_U457 mul_16s_8s_24_1_1_U477 mul_16s_9s_25_1_1_U495 mul_16s_10s_26_1_1_U517 mul_16s_8s_24_1_1_U534 add_ln66_262_fu_28591_p2 add_ln66_263_fu_29702_p2 add_ln66_264_fu_29715_p2 add_ln66_265_fu_29724_p2 add_ln66_266_fu_29730_p2 add_ln66_267_fu_29735_p2 add_ln66_271_fu_20769_p2 add_ln66_274_fu_3519_p2 add_ln66_285_fu_10712_p2 add_ln66_286_fu_10722_p2 add_ln66_287_fu_10732_p2 add_ln66_288_fu_10742_p2 add_ln66_293_fu_32652_p2 mul_16s_7ns_23_1_1_U18 mul_16s_7s_23_1_1_U55 mul_16s_7s_23_1_1_U75 mul_16s_5s_21_1_1_U96 mul_16s_9s_25_1_1_U116 sub_ln65_154_fu_7693_p2 mul_16s_9s_25_1_1_U157 mul_16s_10s_26_1_1_U175 mul_16s_8s_24_1_1_U197 mul_16s_6s_22_1_1_U217 sub_ln65_40_fu_16823_p2 mul_16s_9ns_25_1_1_U277 mul_16s_10ns_26_1_1_U298 mul_16s_7ns_23_1_1_U318 mul_16s_11ns_27_1_1_U337 mul_16s_11ns_27_1_1_U357 mul_16s_10ns_26_1_1_U377 sub_ln65_41_fu_22046_p2 sub_ln65_42_fu_23896_p2 mul_16s_7ns_23_1_1_U417 sub_ln65_43_fu_29789_p2 mul_16s_11ns_27_1_1_U458 mul_16s_9ns_25_1_1_U478 mul_16s_11ns_27_1_1_U496 mul_16s_12ns_28_1_1_U518 mul_16s_10ns_26_1_1_U535 add_ln66_304_fu_29832_p2 add_ln66_305_fu_29848_p2 add_ln66_308_fu_27783_p2 add_ln66_310_fu_27794_p2 add_ln66_315_fu_22066_p2 add_ln66_317_fu_23945_p2 add_ln66_318_fu_5052_p2 add_ln66_319_fu_23958_p2 add_ln66_325_fu_7713_p2 add_ln66_326_fu_7723_p2 add_ln66_327_fu_8609_p2 add_ln66_328_fu_10771_p2 add_ln66_329_fu_32806_p2 add_ln66_330_fu_32815_p2 add_ln66_335_fu_32835_p2 add_ln66_337_fu_32859_p2 add_ln66_339_fu_32871_p2 mul_16s_8ns_24_1_1_U19 mul_16s_8ns_24_1_1_U76 mul_16s_8ns_24_1_1_U97 add_ln65_fu_10831_p2 sub_ln65_46_fu_8626_p2 sub_ln65_47_fu_10880_p2 mul_16s_10s_26_1_1_U176 sub_ln65_48_fu_10912_p2 mul_16s_10s_26_1_1_U218 sub_ln65_155_fu_14334_p2 mul_16s_9s_25_1_1_U256 mul_16s_12ns_28_1_1_U278 mul_16s_13ns_28_1_1_U299 mul_16s_11ns_27_1_1_U319 mul_16s_11s_27_1_1_U338 mul_16s_12s_28_1_1_U358 mul_16s_11s_27_1_1_U378 sub_ln65_49_fu_22110_p2 mul_16s_6ns_22_1_1_U397 mul_16s_6ns_22_1_1_U418 mul_16s_12ns_28_1_1_U438 mul_16s_12ns_28_1_1_U459 mul_16s_11ns_27_1_1_U479 mul_16s_12s_28_1_1_U497 mul_16s_12s_28_1_1_U519 mul_16s_11s_27_1_1_U536 add_ln66_344_fu_28642_p2 add_ln66_345_fu_28648_p2 add_ln66_348_fu_25259_p2 add_ln66_350_fu_25264_p2 add_ln66_355_fu_22150_p2 add_ln66_356_fu_22156_p2 add_ln66_359_fu_22175_p2 add_ln66_368_fu_10932_p2 add_ln66_369_fu_10942_p2 add_ln66_370_fu_10952_p2 add_ln66_371_fu_10962_p2 add_ln66_374_fu_14354_p2 add_ln66_375_fu_32987_p2 add_ln66_377_fu_33001_p2 add_ln66_379_fu_33012_p2 add_ln66_381_fu_33024_p2 sub_ln65_50_fu_10995_p2 mul_16s_6ns_22_1_1_U77 mul_16s_5ns_21_1_1_U98 add_ln65_1_fu_18513_p2 sub_ln65_51_fu_11030_p2 sub_ln65_52_fu_16927_p2 sub_ln65_53_fu_18565_p2 add_ln65_2_fu_18596_p2 sub_ln65_54_fu_18642_p2 sub_ln65_55_fu_18674_p2 add_ln65_3_fu_24007_p2 add_ln65_4_fu_22229_p2 sub_ln65_56_fu_24039_p2 sub_ln65_156_fu_25281_p2 add_ln65_5_fu_29956_p2 sub_ln65_57_fu_29987_p2 add_ln65_6_fu_30039_p2 sub_ln65_58_fu_33124_p2 add_ln66_393_fu_30091_p2 add_ln66_394_fu_18690_p2 add_ln66_395_fu_18700_p2 add_ln66_396_fu_18710_p2 add_ln66_397_fu_18720_p2 add_ln66_398_fu_18730_p2 add_ln66_399_fu_18740_p2 add_ln66_401_fu_24059_p2 add_ln66_402_fu_24069_p2 add_ln66_403_fu_33159_p2 add_ln66_404_fu_33169_p2 add_ln66_407_fu_22259_p2 add_ln66_408_fu_22269_p2 add_ln66_410_fu_26533_p2 add_ln66_412_fu_26553_p2 add_ln66_413_fu_33198_p2 mul_16s_11s_27_1_1_U20 mul_16s_14ns_28_1_1_U56 mul_16s_11ns_27_1_1_U78 mul_16s_13s_28_1_1_U99 mul_16s_14ns_28_1_1_U117 mul_16s_13s_28_1_1_U135 mul_16s_12s_28_1_1_U158 mul_16s_14ns_28_1_1_U177 mul_16s_14s_28_1_1_U198 mul_16s_14s_28_1_1_U219 mul_16s_12ns_28_1_1_U238 mul_16s_14s_28_1_1_U257 mul_16s_14s_28_1_1_U279 mul_16s_13ns_28_1_1_U300 mul_16s_14s_28_1_1_U320 mul_16s_12s_28_1_1_U339 mul_16s_14ns_28_1_1_U359 mul_16s_14s_28_1_1_U379 mul_16s_10ns_26_1_1_U38 mul_16s_14ns_28_1_1_U398 mul_16s_11s_27_1_1_U419 mul_16s_7s_23_1_1_U439 mul_16s_14ns_28_1_1_U460 mul_16s_12s_28_1_1_U480 mul_16s_12s_28_1_1_U498 mul_16s_13ns_28_1_1_U520 mul_16s_13s_28_1_1_U537 add_ln66_415_fu_28679_p2 add_ln66_416_fu_28684_p2 add_ln66_419_fu_25321_p2 add_ln66_421_fu_25326_p2 add_ln66_426_fu_20833_p2 add_ln66_427_fu_20838_p2 add_ln66_430_fu_22319_p2 add_ln66_432_fu_22330_p2 add_ln66_444_fu_11086_p2 add_ln66_446_fu_11095_p2 add_ln66_451_fu_14386_p2 add_ln66_452_fu_14391_p2 add_ln66_455_fu_33288_p2 add_ln66_457_fu_33298_p2 mul_16s_9s_25_1_1_U21 sub_ln65_59_fu_11112_p2 sub_ln65_60_fu_6085_p2 sub_ln65_61_fu_11154_p2 mul_16s_8ns_24_1_1_U118 mul_16s_6s_22_1_1_U136 mul_16s_7ns_23_1_1_U159 mul_16s_7s_23_1_1_U178 sub_ln65_62_fu_11211_p2 add_ln65_7_fu_14399_p2 add_ln65_8_fu_18783_p2 mul_16s_9ns_25_1_1_U280 mul_16s_9ns_25_1_1_U301 sub_ln65_65_fu_20865_p2 mul_16s_8s_24_1_1_U360 mul_16s_7s_23_1_1_U380 mul_16s_9s_25_1_1_U39 mul_16s_9s_25_1_1_U399 mul_16s_9s_25_1_1_U420 mul_16s_10ns_26_1_1_U440 mul_16s_11ns_27_1_1_U461 add_ln65_9_fu_30165_p2 mul_16s_10ns_26_1_1_U499 mul_16s_11ns_27_1_1_U521 mul_16s_9ns_25_1_1_U538 add_ln66_468_fu_30208_p2 add_ln66_471_fu_25354_p2 add_ln66_477_fu_20908_p2 add_ln66_478_fu_20918_p2 add_ln66_479_fu_22386_p2 add_ln66_480_fu_3574_p2 add_ln66_481_fu_22399_p2 add_ln66_482_fu_33387_p2 add_ln66_484_fu_33393_p2 add_ln66_486_fu_11231_p2 add_ln66_487_fu_11241_p2 add_ln66_489_fu_11257_p2 add_ln66_491_fu_11277_p2 add_ln66_492_fu_14457_p2 add_ln66_493_fu_14467_p2 add_ln66_494_fu_18840_p2 add_ln66_495_fu_33412_p2 add_ln66_498_fu_33441_p2 add_ln66_500_fu_33452_p2 mul_16s_11s_27_1_1_U22 mul_16s_12s_28_1_1_U57 mul_16s_10s_26_1_1_U79 mul_16s_12s_28_1_1_U100 sub_ln65_68_fu_11301_p2 mul_16s_11s_27_1_1_U137 mul_16s_10s_26_1_1_U160 mul_16s_12s_28_1_1_U179 mul_16s_9s_25_1_1_U199 mul_16s_12ns_28_1_1_U220 mul_16s_13ns_28_1_1_U239 mul_16s_11ns_27_1_1_U258 mul_16s_13ns_28_1_1_U281 mul_16s_13ns_28_1_1_U302 mul_16s_11ns_27_1_1_U321 mul_16s_11ns_27_1_1_U340 mul_16s_11ns_27_1_1_U361 mul_16s_9ns_25_1_1_U381 mul_16s_10s_26_1_1_U40 mul_16s_11s_27_1_1_U400 mul_16s_9s_25_1_1_U421 sub_ln65_69_fu_30265_p2 mul_16s_11s_27_1_1_U462 mul_16s_9s_25_1_1_U481 mul_16s_9ns_25_1_1_U500 mul_16s_8s_24_1_1_U522 mul_16s_9ns_25_1_1_U539 add_ln66_502_fu_28728_p2 add_ln66_503_fu_30311_p2 add_ln66_504_fu_30324_p2 add_ln66_505_fu_30334_p2 add_ln66_506_fu_30339_p2 add_ln66_507_fu_30344_p2 add_ln66_511_fu_22446_p2 add_ln66_512_fu_22452_p2 add_ln66_515_fu_22472_p2 add_ln66_517_fu_22483_p2 add_ln66_529_fu_11359_p2 add_ln66_535_fu_14499_p2 add_ln66_536_fu_14504_p2 add_ln66_539_fu_33550_p2 mul_16s_13ns_28_1_1_U23 mul_16s_13ns_28_1_1_U58 mul_16s_12ns_28_1_1_U80 mul_16s_9ns_25_1_1_U101 mul_16s_11ns_27_1_1_U119 mul_16s_10s_26_1_1_U138 mul_16s_6ns_22_1_1_U161 mul_16s_9ns_25_1_1_U180 mul_16s_9s_25_1_1_U200 mul_16s_10ns_26_1_1_U221 mul_16s_8ns_24_1_1_U240 mul_16s_11s_27_1_1_U259 mul_16s_10s_26_1_1_U282 mul_16s_10s_26_1_1_U303 mul_16s_10s_26_1_1_U322 mul_16s_9s_25_1_1_U341 mul_16s_9ns_25_1_1_U362 mul_16s_9s_25_1_1_U382 mul_16s_10s_26_1_1_U401 mul_16s_8ns_24_1_1_U422 mul_16s_8s_24_1_1_U441 mul_16s_7s_23_1_1_U463 mul_16s_10ns_26_1_1_U482 mul_16s_9s_25_1_1_U501 mul_16s_9s_25_1_1_U523 mul_16s_9s_25_1_1_U540 add_ln66_553_fu_26706_p2 add_ln66_556_fu_33654_p2 add_ln66_559_fu_22580_p2 add_ln66_560_fu_22594_p2 add_ln66_561_fu_22599_p2 add_ln66_565_fu_33660_p2 add_ln66_572_fu_11424_p2 add_ln66_580_fu_33679_p2 add_ln66_581_fu_33685_p2 add_ln66_582_fu_33695_p2 add_ln65_10_fu_3622_p2 sub_ln65_fu_11455_p2 mul_16s_5ns_21_1_1_U81 sub_ln65_72_fu_11493_p2 add_ln65_11_fu_11524_p2 sub_ln65_73_fu_13322_p2 sub_ln65_157_fu_11540_p2 add_ln65_12_fu_13354_p2 add_ln65_13_fu_20000_p2 sub_ln65_74_fu_18881_p2 sub_ln65_158_fu_20032_p2 mul_16s_6ns_22_1_1_U41 mul_16s_6ns_22_1_1_U402 add_ln65_14_fu_24158_p2 sub_ln65_77_fu_26743_p2 add_ln65_15_fu_27897_p2 mul_16s_6ns_22_1_1_U502 sub_ln65_159_fu_30432_p2 sub_ln65_78_fu_33822_p2 add_ln66_592_fu_30452_p2 add_ln66_593_fu_30462_p2 add_ln66_594_fu_24178_p2 add_ln66_597_fu_26763_p2 add_ln66_598_fu_27920_p2 add_ln66_600_fu_11566_p2 add_ln66_602_fu_27933_p2 add_ln66_603_fu_30494_p2 add_ln66_604_fu_13374_p2 add_ln66_605_fu_13384_p2 add_ln66_606_fu_20055_p2 add_ln66_607_fu_20065_p2 add_ln66_608_fu_20075_p2 add_ln66_609_fu_20085_p2 add_ln66_610_fu_33848_p2 add_ln66_612_fu_25390_p2 add_ln66_613_fu_18911_p2 add_ln66_614_fu_25403_p2 add_ln66_616_fu_33877_p2 sum_28_fu_33887_p2 mul_16s_5s_21_1_1_U59 sub_ln65_79_fu_6210_p2 mul_16s_6ns_22_1_1_U102 sub_ln65_80_fu_11585_p2 sub_ln65_81_fu_11616_p2 sub_ln65_82_fu_11636_p2 mul_16s_5s_21_1_1_U181 sub_ln65_85_fu_13408_p2 sub_ln65_86_fu_17027_p2 sub_ln65_87_fu_17033_p2 mul_16s_6ns_22_1_1_U283 sub_ln65_88_fu_18917_p2 mul_16s_6ns_22_1_1_U342 sub_ln65_89_fu_24184_p2 sub_ln65_90_fu_22680_p2 sub_ln65_91_fu_24204_p2 mul_16s_5ns_21_1_1_U423 add_ln65_16_fu_25415_p2 mul_16s_5ns_21_1_1_U483 mul_16s_5ns_21_1_1_U503 sub_ln65_92_fu_33944_p2 add_ln66_618_fu_24240_p2 add_ln66_619_fu_28789_p2 add_ln66_620_fu_27965_p2 add_ln66_621_fu_27975_p2 add_ln66_622_fu_28802_p2 add_ln66_625_fu_11678_p2 add_ln66_628_fu_25454_p2 add_ln66_629_fu_28815_p2 add_ln66_632_fu_17066_p2 add_ln66_633_fu_18963_p2 add_ln66_638_fu_30520_p2 add_ln66_639_fu_30530_p2 add_ln66_640_fu_30540_p2 add_ln66_641_fu_33993_p2 add_ln66_642_fu_34003_p2 sum_30_fu_34013_p2 mul_16s_5ns_21_1_1_U24 sub_ln65_93_fu_11700_p2 sub_ln65_160_fu_11720_p2 add_ln65_17_fu_11740_p2 sub_ln65_94_fu_13451_p2 add_ln65_18_fu_14569_p2 sub_ln65_95_fu_17072_p2 mul_16s_6ns_22_1_1_U284 mul_16s_6ns_22_1_1_U304 add_ln65_19_fu_19020_p2 mul_16s_7ns_23_1_1_U343 mul_16s_7ns_23_1_1_U363 mul_16s_6ns_22_1_1_U383 sub_ln65_98_fu_24260_p2 sub_ln65_99_fu_24280_p2 sub_ln65_100_fu_25475_p2 sub_ln65_161_fu_26791_p2 mul_16s_6s_22_1_1_U484 mul_16s_6s_22_1_1_U541 add_ln66_649_fu_25499_p2 add_ln66_650_fu_26814_p2 add_ln66_651_fu_11760_p2 add_ln66_652_fu_11770_p2 add_ln66_653_fu_11780_p2 add_ln66_654_fu_26827_p2 add_ln66_656_fu_19060_p2 add_ln66_657_fu_19070_p2 add_ln66_658_fu_17112_p2 add_ln66_659_fu_19079_p2 add_ln66_660_fu_19089_p2 add_ln66_662_fu_34085_p2 add_ln66_665_fu_7078_p2 sum_32_fu_34120_p2 sub_ln65_103_fu_11801_p2 sub_ln65_104_fu_11821_p2 sub_ln65_162_fu_13470_p2 sub_ln65_163_fu_13490_p2 sub_ln65_164_fu_17143_p2 mul_16s_5s_21_1_1_U305 sub_ln65_1_fu_22699_p2 sub_ln65_107_fu_22719_p2 mul_16s_5s_21_1_1_U403 sub_ln65_108_fu_24324_p2 sub_ln65_109_fu_25511_p2 sub_ln65_112_fu_30626_p2 sub_ln65_113_fu_30658_p2 add_ln66_670_fu_25531_p2 add_ln66_671_fu_25541_p2 add_ln66_674_fu_30697_p2 add_ln66_675_fu_11847_p2 add_ln66_676_fu_11857_p2 add_ln66_677_fu_13513_p2 add_ln66_678_fu_13523_p2 add_ln66_679_fu_13533_p2 add_ln66_680_fu_30710_p2 add_ln66_683_fu_22755_p2 add_ln66_684_fu_22765_p2 add_ln66_688_fu_15326_p2 add_ln66_689_fu_7820_p2 add_ln66_690_fu_15339_p2 add_ln66_691_fu_34191_p2 sum_34_fu_34211_p2 mul_16s_8ns_24_1_1_U25 mul_16s_7ns_23_1_1_U60 sub_ln65_2_fu_6245_p2 mul_16s_6s_22_1_1_U103 sub_ln65_114_fu_11863_p2 sub_ln65_115_fu_8725_p2 mul_16s_8s_24_1_1_U162 mul_16s_10s_26_1_1_U182 mul_16s_9s_25_1_1_U201 mul_16s_8s_24_1_1_U222 mul_16s_7s_23_1_1_U241 mul_16s_7s_23_1_1_U260 add_ln65_20_fu_16169_p2 mul_16s_10ns_26_1_1_U306 mul_16s_7s_23_1_1_U323 mul_16s_8ns_24_1_1_U344 mul_16s_8ns_24_1_1_U364 sub_ln65_116_fu_21012_p2 mul_16s_9s_25_1_1_U42 mul_16s_9s_25_1_1_U404 mul_16s_7s_23_1_1_U424 mul_16s_9ns_25_1_1_U442 mul_16s_10ns_26_1_1_U464 add_ln65_21_fu_30727_p2 mul_16s_10ns_26_1_1_U504 mul_16s_11ns_27_1_1_U524 mul_16s_10ns_26_1_1_U542 add_ln66_694_fu_30770_p2 add_ln66_696_fu_26878_p2 add_ln66_697_fu_25570_p2 add_ln66_698_fu_30792_p2 add_ln66_700_fu_30804_p2 add_ln66_702_fu_21032_p2 add_ln66_703_fu_21042_p2 add_ln66_704_fu_22797_p2 add_ln66_705_fu_3687_p2 add_ln66_712_fu_11912_p2 add_ln66_715_fu_11938_p2 add_ln66_716_fu_14611_p2 add_ln66_717_fu_14621_p2 add_ln66_718_fu_16189_p2 mul_16s_7s_23_1_1_U26 mul_16s_11ns_27_1_1_U61 mul_16s_11s_27_1_1_U82 mul_16s_12s_28_1_1_U104 mul_16s_11ns_27_1_1_U120 mul_16s_11ns_27_1_1_U139 mul_16s_12s_28_1_1_U163 mul_16s_11ns_27_1_1_U183 mul_16s_11ns_27_1_1_U202 mul_16s_12s_28_1_1_U223 mul_16s_11ns_27_1_1_U242 mul_16s_10ns_26_1_1_U261 mul_16s_13s_28_1_1_U285 mul_16s_10ns_26_1_1_U307 mul_16s_13ns_28_1_1_U324 mul_16s_13s_28_1_1_U345 mul_16s_10ns_26_1_1_U365 mul_16s_13ns_28_1_1_U384 mul_16s_11s_27_1_1_U43 mul_16s_11ns_27_1_1_U405 sub_ln65_117_fu_24356_p2 mul_16s_13s_28_1_1_U443 mul_16s_11ns_27_1_1_U465 mul_16s_12ns_28_1_1_U485 mul_16s_13s_28_1_1_U505 mul_16s_10ns_26_1_1_U525 mul_16s_12ns_28_1_1_U543 add_ln66_727_fu_28863_p2 add_ln66_728_fu_28868_p2 add_ln66_731_fu_25608_p2 add_ln66_733_fu_25614_p2 add_ln66_738_fu_21074_p2 add_ln66_739_fu_21079_p2 add_ln66_742_fu_22867_p2 add_ln66_744_fu_22879_p2 add_ln66_756_fu_11976_p2 add_ln66_758_fu_11985_p2 add_ln66_763_fu_14647_p2 add_ln66_764_fu_14652_p2 add_ln66_767_fu_34437_p2 add_ln66_769_fu_34448_p2 mul_16s_9s_25_1_1_U27 mul_16s_12s_28_1_1_U62 mul_16s_12ns_28_1_1_U83 mul_16s_13s_28_1_1_U105 mul_16s_13s_28_1_1_U121 mul_16s_11s_27_1_1_U140 mul_16s_8s_24_1_1_U164 mul_16s_11s_27_1_1_U184 mul_16s_11ns_27_1_1_U203 mul_16s_11s_27_1_1_U243 mul_16s_10ns_26_1_1_U262 mul_16s_11s_27_1_1_U286 mul_16s_10s_26_1_1_U308 mul_16s_11s_27_1_1_U325 mul_16s_10s_26_1_1_U366 add_ln65_22_fu_24397_p2 mul_16s_11ns_27_1_1_U44 mul_16s_11s_27_1_1_U406 sub_ln65_165_fu_24435_p2 mul_16s_10ns_26_1_1_U444 sub_ln65_118_fu_26960_p2 mul_16s_6ns_22_1_1_U486 mul_16s_11ns_27_1_1_U506 mul_16s_10s_26_1_1_U526 mul_16s_9ns_25_1_1_U544 add_ln66_780_fu_30893_p2 add_ln66_781_fu_30903_p2 add_ln66_783_fu_28046_p2 add_ln66_784_fu_20162_p2 add_ln66_785_fu_30923_p2 add_ln66_787_fu_30935_p2 add_ln66_789_fu_24459_p2 add_ln66_790_fu_24465_p2 add_ln66_793_fu_5222_p2 add_ln66_795_fu_5228_p2 add_ln66_807_fu_12036_p2 add_ln66_809_fu_12047_p2 add_ln66_814_fu_34548_p2 add_ln66_815_fu_34554_p2 add_ln66_818_fu_34571_p2 mul_16s_10s_26_1_1_U28 mul_16s_10s_26_1_1_U63 mul_16s_10s_26_1_1_U84 mul_16s_10s_26_1_1_U106 mul_16s_11s_27_1_1_U122 sub_ln65_119_fu_12067_p2 mul_16s_12ns_28_1_1_U165 mul_16s_12ns_28_1_1_U185 mul_16s_10ns_26_1_1_U204 mul_16s_12ns_28_1_1_U224 mul_16s_12ns_28_1_1_U244 mul_16s_11ns_27_1_1_U263 mul_16s_12s_28_1_1_U287 mul_16s_13s_28_1_1_U309 mul_16s_11s_27_1_1_U326 mul_16s_9s_25_1_1_U346 mul_16s_10s_26_1_1_U367 mul_16s_8ns_24_1_1_U385 mul_16s_10s_26_1_1_U45 mul_16s_11s_27_1_1_U407 mul_16s_10s_26_1_1_U425 mul_16s_10ns_26_1_1_U445 mul_16s_11ns_27_1_1_U487 mul_16s_10s_26_1_1_U507 mul_16s_10s_26_1_1_U545 add_ln66_828_fu_31011_p2 add_ln66_829_fu_31021_p2 add_ln66_831_fu_27020_p2 add_ln66_838_fu_22963_p2 add_ln66_839_fu_22972_p2 add_ln66_842_fu_3748_p2 add_ln66_851_fu_6400_p2 add_ln66_852_fu_34716_p2 add_ln66_854_fu_12121_p2 add_ln66_856_fu_12131_p2 add_ln66_858_fu_34722_p2 add_ln66_861_fu_14699_p2 add_ln66_862_fu_14704_p2 add_ln66_865_fu_34741_p2 mul_16s_11ns_27_1_1_U29 mul_16s_14s_28_1_1_U64 mul_16s_12s_28_1_1_U85 mul_16s_13ns_28_1_1_U107 mul_16s_14s_28_1_1_U123 mul_16s_13ns_28_1_1_U141 mul_16s_13ns_28_1_1_U166 mul_16s_14s_28_1_1_U186 mul_16s_14ns_28_1_1_U205 mul_16s_14ns_28_1_1_U225 mul_16s_13s_28_1_1_U245 mul_16s_14ns_28_1_1_U264 mul_16s_14ns_28_1_1_U288 mul_16s_14s_28_1_1_U310 mul_16s_15ns_28_1_1_U327 mul_16s_13ns_28_1_1_U347 mul_16s_15s_28_1_1_U368 mul_16s_14ns_28_1_1_U386 mul_16s_13s_28_1_1_U46 mul_16s_14s_28_1_1_U408 mul_16s_12ns_28_1_1_U426 mul_16s_9s_25_1_1_U446 mul_16s_14s_28_1_1_U466 mul_16s_13ns_28_1_1_U488 mul_16s_14ns_28_1_1_U508 mul_16s_14s_28_1_1_U527 mul_16s_13ns_28_1_1_U546 add_ln66_877_fu_28931_p2 add_ln66_878_fu_28936_p2 add_ln66_881_fu_25676_p2 add_ln66_883_fu_25681_p2 add_ln66_888_fu_21126_p2 add_ln66_889_fu_21131_p2 add_ln66_892_fu_3783_p2 add_ln66_894_fu_3789_p2 add_ln66_906_fu_12178_p2 add_ln66_908_fu_12187_p2 add_ln66_913_fu_14735_p2 add_ln66_914_fu_14740_p2 add_ln66_917_fu_34848_p2 add_ln66_919_fu_34858_p2 add_ln65_23_fu_12204_p2 add_ln65_24_fu_12224_p2 add_ln65_25_fu_12244_p2 sub_ln65_124_fu_12264_p2 mul_16s_5ns_21_1_1_U246 sub_ln65_125_fu_19217_p2 sub_ln65_126_fu_19259_p2 sub_ln65_129_fu_20210_p2 sub_ln65_3_fu_24560_p2 sub_ln65_4_fu_31094_p2 mul_16s_5s_21_1_1_U509 sub_ln65_130_fu_31117_p2 sub_ln65_131_fu_34921_p2 add_ln66_932_fu_12280_p2 add_ln66_933_fu_12290_p2 add_ln66_934_fu_31156_p2 add_ln66_935_fu_19305_p2 add_ln66_937_fu_19321_p2 add_ln66_938_fu_19331_p2 add_ln66_943_fu_34956_p2 add_ln66_946_fu_23116_p2 add_ln66_947_fu_23126_p2 add_ln66_948_fu_27118_p2 add_ln66_949_fu_9611_p2 add_ln66_950_fu_27131_p2 add_ln66_951_fu_27141_p2 add_ln66_952_fu_34985_p2 mul_16s_10ns_26_1_1_U30 mul_16s_12ns_28_1_1_U65 mul_16s_12s_28_1_1_U86 mul_16s_11ns_27_1_1_U108 mul_16s_9ns_25_1_1_U124 mul_16s_12s_28_1_1_U142 mul_16s_10ns_26_1_1_U167 mul_16s_12s_28_1_1_U187 mul_16s_13s_28_1_1_U206 mul_16s_9s_25_1_1_U226 mul_16s_11ns_27_1_1_U247 mul_16s_9s_25_1_1_U265 mul_16s_11s_27_1_1_U289 mul_16s_12s_28_1_1_U328 mul_16s_11s_27_1_1_U329 mul_16s_11s_27_1_1_U348 mul_16s_13s_28_1_1_U369 mul_16s_13s_28_1_1_U387 mul_16s_9s_25_1_1_U47 mul_16s_11ns_27_1_1_U409 mul_16s_11s_27_1_1_U427 mul_16s_9ns_25_1_1_U447 mul_16s_11ns_27_1_1_U467 mul_16s_10ns_26_1_1_U489 mul_16s_12ns_28_1_1_U510 mul_16s_12ns_28_1_1_U528 mul_16s_10ns_26_1_1_U547 add_ln66_954_fu_28989_p2 add_ln66_955_fu_28995_p2 add_ln66_958_fu_25728_p2 add_ln66_960_fu_25733_p2 add_ln66_965_fu_21165_p2 add_ln66_966_fu_21171_p2 add_ln66_969_fu_3817_p2 add_ln66_982_fu_12339_p2 add_ln66_984_fu_12350_p2 add_ln66_989_fu_35076_p2 add_ln66_990_fu_35082_p2 add_ln66_993_fu_35101_p2 add_ln65_26_fu_3834_p2 mul_16s_8ns_24_1_1_U66 sub_ln65_132_fu_6516_p2 mul_16s_9ns_25_1_1_U109 mul_16s_10ns_26_1_1_U125 mul_16s_8s_24_1_1_U143 mul_16s_8ns_24_1_1_U188 mul_16s_6s_22_1_1_U207 mul_16s_10s_26_1_1_U227 mul_16s_11s_27_1_1_U248 mul_16s_12ns_28_1_1_U290 mul_16s_12ns_28_1_1_U330 mul_16s_11ns_27_1_1_U349 mul_16s_13ns_28_1_1_U350 mul_16s_13ns_28_1_1_U370 mul_16s_12ns_28_1_1_U388 mul_16s_10ns_26_1_1_U48 mul_16s_11ns_27_1_1_U410 mul_16s_9ns_25_1_1_U428 mul_16s_12s_28_1_1_U448 mul_16s_13s_28_1_1_U468 mul_16s_11s_27_1_1_U490 sub_ln65_137_fu_31222_p2 mul_16s_13s_28_1_1_U529 mul_16s_11s_27_1_1_U548 add_ln66_1005_fu_31264_p2 add_ln66_1006_fu_31280_p2 add_ln66_1009_fu_25764_p2 add_ln66_1011_fu_25769_p2 add_ln66_1016_fu_21205_p2 add_ln66_1017_fu_21211_p2 add_ln66_1020_fu_3874_p2 add_ln66_1032_fu_12437_p2 add_ln66_1035_fu_35221_p2 add_ln66_1036_fu_35230_p2 add_ln66_1039_fu_35249_p2 add_ln66_1041_fu_35260_p2 mul_16s_8s_24_1_1_U49 mul_16s_10ns_26_1_1_U67 mul_16s_10s_26_1_1_U87 mul_16s_10ns_26_1_1_U110 mul_16s_9ns_25_1_1_U126 mul_16s_10ns_26_1_1_U144 mul_16s_10s_26_1_1_U168 mul_16s_9s_25_1_1_U189 mul_16s_10ns_26_1_1_U208 mul_16s_10ns_26_1_1_U228 mul_16s_10ns_26_1_1_U249 mul_16s_9ns_25_1_1_U266 mul_16s_11s_27_1_1_U389 mul_16s_12s_28_1_1_U390 sub_ln65_166_fu_21257_p2 mul_16s_11s_27_1_1_U429 mul_16s_12s_28_1_1_U430 mul_16s_8ns_24_1_1_U449 mul_16s_7ns_23_1_1_U50 mul_16s_11ns_27_1_1_U450 mul_16s_8ns_24_1_1_U469 mul_16s_10s_26_1_1_U470 mul_16s_11s_27_1_1_U530 mul_16s_9ns_25_1_1_U549 mul_16s_12s_28_1_1_U550 mul_16s_11s_27_1_1_U551 add_ln66_1052_fu_35364_p2 add_ln66_1053_fu_35380_p2 add_ln66_1056_fu_27283_p2 add_ln66_1058_fu_27288_p2 add_ln66_1063_fu_25818_p2 add_ln66_1066_fu_3919_p2 add_ln66_1075_fu_6591_p2 add_ln66_1076_fu_35920_p2 add_ln66_1077_fu_7973_p2 add_ln66_1078_fu_12476_p2 add_ln66_1079_fu_35932_p2 add_ln66_1080_fu_35938_p2 add_ln66_1081_fu_35943_p2 add_ln66_1083_fu_14816_p2 add_ln66_1086_fu_35974_p2 add_ln66_1088_fu_35985_p2 mul_16s_12ns_28_1_1_U68 mul_16s_12ns_28_1_1_U69 mul_16s_11ns_27_1_1_U88 sub_ln65_140_fu_12496_p2 mul_16s_12s_28_1_1_U127 mul_16s_11ns_27_1_1_U145 mul_16s_9s_25_1_1_U169 mul_16s_12s_28_1_1_U190 mul_16s_8ns_24_1_1_U209 mul_16s_12s_28_1_1_U229 mul_16s_14s_28_1_1_U250 mul_16s_11s_27_1_1_U267 mul_16s_11s_27_1_1_U552 mul_16s_14s_28_1_1_U553 mul_16s_8ns_24_1_1_U554 mul_16s_12ns_28_1_1_U555 mul_16s_12s_28_1_1_U556 mul_16s_11ns_27_1_1_U557 mul_16s_12ns_28_1_1_U70 mul_16s_12ns_28_1_1_U558 mul_16s_11ns_27_1_1_U559 mul_16s_12ns_28_1_1_U560 mul_16s_12ns_28_1_1_U561 mul_16s_12ns_28_1_1_U562 mul_16s_10ns_26_1_1_U563 mul_16s_11s_27_1_1_U564 mul_16s_10s_26_1_1_U565 add_ln66_1099_fu_36353_p2 add_ln66_1100_fu_36359_p2 add_ln66_1103_fu_36407_p2 add_ln66_1105_fu_36419_p2 add_ln66_1110_fu_36453_p2 add_ln66_1111_fu_36469_p2 add_ln66_1114_fu_4625_p2 add_ln66_1116_fu_4631_p2 add_ln66_1128_fu_12567_p2 add_ln66_1134_fu_14848_p2 add_ln66_1135_fu_14853_p2 add_ln66_1138_fu_36567_p2 mul_16s_10ns_26_1_1_U89 mul_16s_9s_25_1_1_U90 mul_16s_11s_27_1_1_U128 mul_16s_10ns_26_1_1_U129 mul_16s_10s_26_1_1_U130 mul_16s_11s_27_1_1_U146 mul_16s_12ns_28_1_1_U170 mul_16s_9s_25_1_1_U210 mul_16s_11s_27_1_1_U230 mul_16s_11ns_27_1_1_U268 mul_16s_10ns_26_1_1_U269 mul_16s_11s_27_1_1_U270 mul_16s_11ns_27_1_1_U566 mul_16s_10s_26_1_1_U567 mul_16s_12s_28_1_1_U568 mul_16s_12ns_28_1_1_U569 sub_ln65_141_fu_24659_p2 mul_16s_12s_28_1_1_U570 mul_16s_9ns_25_1_1_U147 mul_16s_11ns_27_1_1_U571 mul_16s_9s_25_1_1_U572 mul_16s_12s_28_1_1_U573 mul_16s_11s_27_1_1_U574 mul_16s_12s_28_1_1_U575 mul_16s_10s_26_1_1_U576 mul_16s_11ns_27_1_1_U577 mul_16s_11s_27_1_1_U578 add_ln66_1150_fu_36991_p2 add_ln66_1151_fu_36997_p2 add_ln66_1154_fu_37032_p2 add_ln66_1156_fu_37044_p2 add_ln66_1161_fu_36783_p2 add_ln66_1162_fu_36799_p2 add_ln66_1165_fu_8033_p2 add_ln66_1174_fu_7305_p2 add_ln66_1175_fu_37138_p2 add_ln66_1177_fu_13751_p2 add_ln66_1179_fu_13761_p2 add_ln66_1181_fu_37144_p2 add_ln66_1184_fu_37156_p2 add_ln66_1185_fu_37165_p2 add_ln66_1188_fu_37182_p2 add_ln66_1190_fu_37192_p2 mul_16s_10ns_26_1_1_U148 mul_16s_11ns_27_1_1_U149 mul_16s_9ns_25_1_1_U150 sub_ln65_142_fu_12645_p2 mul_16s_10ns_26_1_1_U579 mul_16s_10ns_26_1_1_U580 mul_16s_10ns_26_1_1_U581 mul_16s_12ns_28_1_1_U582 mul_16s_12ns_28_1_1_U583 mul_16s_11ns_27_1_1_U584 mul_16s_11ns_27_1_1_U585 mul_16s_11ns_27_1_1_U586 mul_16s_11s_27_1_1_U587 mul_16s_12s_28_1_1_U588 mul_16s_10s_26_1_1_U589 mul_16s_12s_28_1_1_U590 mul_16s_13s_28_1_1_U591 mul_16s_13ns_28_1_1_U592 mul_16s_13ns_28_1_1_U593 mul_16s_13ns_28_1_1_U594 mul_16s_11s_27_1_1_U595 mul_16s_12s_28_1_1_U596 mul_16s_12s_28_1_1_U597 mul_16s_13s_28_1_1_U598 mul_16s_13s_28_1_1_U599 mul_16s_13s_28_1_1_U600 add_ln66_1201_fu_37787_p2 add_ln66_1202_fu_37803_p2 add_ln66_1205_fu_37841_p2 add_ln66_1207_fu_37852_p2 add_ln66_1212_fu_37516_p2 add_ln66_1215_fu_37928_p2 add_ln66_1217_fu_37940_p2 add_ln66_1228_fu_37532_p2 add_ln66_1235_fu_37990_p2 add_ln66_1236_fu_37996_p2 add_ln66_1239_fu_38021_p2 add_ln66_1241_fu_38031_p2 mul_16s_13s_28_1_1_U601 mul_16s_9s_25_1_1_U602 mul_16s_13ns_28_1_1_U603 mul_16s_10ns_26_1_1_U604 mul_16s_12s_28_1_1_U605 mul_16s_11ns_27_1_1_U606 mul_16s_13ns_28_1_1_U607 mul_16s_12s_28_1_1_U608 mul_16s_12s_28_1_1_U609 mul_16s_13ns_28_1_1_U610 mul_16s_12s_28_1_1_U611 sub_ln65_145_fu_19404_p2 mul_16s_14ns_28_1_1_U612 mul_16s_13s_28_1_1_U613 mul_16s_12s_28_1_1_U614 mul_16s_14ns_28_1_1_U615 mul_16s_13s_28_1_1_U616 mul_16s_13s_28_1_1_U617 mul_16s_13ns_28_1_1_U618 mul_16s_12s_28_1_1_U619 mul_16s_13s_28_1_1_U620 mul_16s_14ns_28_1_1_U621 mul_16s_13s_28_1_1_U622 mul_16s_13s_28_1_1_U623 mul_16s_12ns_28_1_1_U624 mul_16s_13s_28_1_1_U625 mul_16s_12ns_28_1_1_U626 add_ln66_1252_fu_38701_p2 add_ln66_1253_fu_38717_p2 add_ln66_1256_fu_38775_p2 add_ln66_1258_fu_38787_p2 add_ln66_1263_fu_38837_p2 add_ln66_1264_fu_38853_p2 add_ln66_1267_fu_38901_p2 add_ln66_1269_fu_38912_p2 add_ln66_1277_fu_38316_p2 add_ln66_1278_fu_38336_p2 add_ln66_1280_fu_38378_p2 add_ln66_1282_fu_38390_p2 add_ln66_1284_fu_38402_p2 add_ln66_1287_fu_38973_p2 add_ln66_1288_fu_38978_p2 add_ln66_1291_fu_39017_p2 add_ln66_1293_fu_39029_p2 mul_16s_7s_23_1_1_U627 mul_16s_7ns_23_1_1_U628 mul_16s_9s_25_1_1_U629 sub_ln65_146_fu_12695_p2 mul_16s_9s_25_1_1_U630 mul_16s_8s_24_1_1_U631 mul_16s_8s_24_1_1_U632 mul_16s_11s_27_1_1_U633 mul_16s_10s_26_1_1_U634 mul_16s_8s_24_1_1_U635 sub_ln65_149_fu_20315_p2 sub_ln65_150_fu_17295_p2 mul_16s_9ns_25_1_1_U636 mul_16s_8ns_24_1_1_U637 mul_16s_11ns_27_1_1_U638 mul_16s_11ns_27_1_1_U639 add_ln65_27_fu_24719_p2 sub_ln65_167_fu_23275_p2 mul_16s_9ns_25_1_1_U640 mul_16s_5s_21_1_1_U641 mul_16s_9ns_25_1_1_U642 mul_16s_10ns_26_1_1_U643 mul_16s_9ns_25_1_1_U644 mul_16s_11ns_27_1_1_U645 mul_16s_11ns_27_1_1_U646 mul_16s_10ns_26_1_1_U647 add_ln66_1304_fu_39571_p2 add_ln66_1305_fu_39577_p2 add_ln66_1307_fu_39589_p2 add_ln66_1308_fu_39599_p2 add_ln66_1309_fu_39613_p2 add_ln66_1311_fu_39625_p2 add_ln66_1313_fu_39637_p2 add_ln66_1316_fu_39164_p2 add_ln66_1325_fu_39721_p2 add_ln66_1326_fu_39731_p2 add_ln66_1327_fu_39741_p2 add_ln66_1335_fu_20338_p2 add_ln66_1338_fu_39828_p2 add_ln66_1340_fu_39840_p2 add_ln51_fu_2226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>padded_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>encoder0_c1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>2.110</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>153230</Best-caseLatency>
                    <Average-caseLatency>153230</Average-caseLatency>
                    <Worst-caseLatency>153230</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.298 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.298 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.298 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>153230</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>10.95</Slack>
                        <TripCount>153228</TripCount>
                        <Latency>153228</Latency>
                        <AbsoluteTimeLatency>2.298 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</Name>
            <Loops>
                <VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>150532</Best-caseLatency>
                    <Average-caseLatency>150532</Average-caseLatency>
                    <Worst-caseLatency>150532</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.258 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.258 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.258 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>150532</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                        <Name>VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</Name>
                        <Slack>10.95</Slack>
                        <TripCount>150528</TripCount>
                        <Latency>150530</Latency>
                        <AbsoluteTimeLatency>2.258 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>92</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>366</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52330_fu_248_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next52330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_160_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52333_mid1_fu_178_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next52333_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52333248_fu_184_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next52333248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U2" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" URAM="0" VARIABLE="mul_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52330_dup_fu_288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="indvars_iv_next52330_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52330_mid1_fu_307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="indvars_iv_next52330_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U2" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_333_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5</Name>
            <Loops>
                <VITIS_LOOP_50_4_VITIS_LOOP_51_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>401438</Best-caseLatency>
                    <Average-caseLatency>401438</Average-caseLatency>
                    <Worst-caseLatency>401438</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.022 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.022 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.022 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>401438</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_4_VITIS_LOOP_51_5>
                        <Name>VITIS_LOOP_50_4_VITIS_LOOP_51_5</Name>
                        <Slack>10.95</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>401436</Latency>
                        <AbsoluteTimeLatency>6.022 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>61</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_4_VITIS_LOOP_51_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>637</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>36</UTIL_DSP>
                    <FF>19677</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>52507</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_2066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_2078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U8" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U9" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_2140_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U10" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_27_fu_2168_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_81_fu_2186_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_28_fu_2257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_29_fu_2981_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_82_fu_4657_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_30_fu_5374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_31_fu_2197_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_83_fu_2215_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_32_fu_8925_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_2311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_1_fu_2329_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_2341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_2_fu_2347_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U11" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_3_fu_3939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_4_fu_3957_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_3969_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_5_fu_3975_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_5_fu_9737_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_6_fu_4693_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_7_fu_4711_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_4723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_8_fu_4729_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_33_fu_2568_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_84_fu_2585_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_34_fu_2596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_35_fu_3018_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_36_fu_3028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_85_fu_5453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_37_fu_6597_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_38_fu_6607_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_39_fu_3032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_86_fu_8945_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_40_fu_9760_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_41_fu_9770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_9_fu_5478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_10_fu_5496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_5508_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_11_fu_5514_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_8_fu_9812_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_12_fu_6631_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_13_fu_6649_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_6661_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_14_fu_6667_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_15_fu_7325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_16_fu_7343_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_7355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_17_fu_7361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U131" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_3036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:54" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_42_fu_3045_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_87_fu_3062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_43_fu_4207_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_44_fu_3073_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_88_fu_7575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_45_fu_8097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_46_fu_3078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_89_fu_12754_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_47_fu_13778_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_18_fu_8121_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_19_fu_8139_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_8151_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_20_fu_8157_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_11_fu_9917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_21_fu_8970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_22_fu_8988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_9000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_23_fu_9006_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_12_fu_9214_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_24_fu_9950_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_25_fu_9968_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_9980_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_26_fu_9986_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U191" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_27_fu_12793_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_28_fu_12811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_9_fu_12823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_29_fu_12829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U211" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_30_fu_13811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_31_fu_13829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_10_fu_13841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_32_fu_13847_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U231" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_33_fu_14872_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_34_fu_14890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_11_fu_14902_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_35_fu_14908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_151_fu_19437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_36_fu_15543_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_37_fu_15561_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_12_fu_15573_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_38_fu_15579_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_39_fu_16399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_40_fu_16417_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_13_fu_16429_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_41_fu_16435_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U291" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_42_fu_17325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_43_fu_17343_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_14_fu_17355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_44_fu_17361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U311" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_45_fu_18027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_46_fu_18045_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_15_fu_18057_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_47_fu_18063_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_15_fu_18295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_48_fu_19474_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_49_fu_19492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_16_fu_19504_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_50_fu_19510_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_51_fu_20364_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_52_fu_20382_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_17_fu_20394_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_53_fu_20400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U371" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_54_fu_3097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_55_fu_3115_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_18_fu_3127_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_56_fu_3133_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U31" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_57_fu_21305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_58_fu_21323_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_19_fu_21335_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_59_fu_21341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_18_fu_23367_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_60_fu_23401_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_61_fu_23419_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_20_fu_23431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_62_fu_23437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U411" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_63_fu_24752_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_64_fu_24770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_21_fu_24782_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_65_fu_24788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U431" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_66_fu_25900_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_67_fu_25918_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_22_fu_25930_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_68_fu_25936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U451" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_69_fu_27307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_70_fu_27325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_23_fu_27337_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_71_fu_27343_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U471" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_72_fu_28140_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_73_fu_28158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_24_fu_28170_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_74_fu_28176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_75_fu_29114_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_76_fu_29132_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_25_fu_29144_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_77_fu_29150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U511" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_78_fu_31368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_79_fu_31386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_26_fu_31398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_80_fu_31404_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_152_fu_31612_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_26178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_3_fu_25025_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_4_fu_26191_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_8_fu_23690_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_9_fu_3341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_10_fu_23703_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_11_fu_23713_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_13_fu_10228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_14_fu_10238_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_15_fu_10248_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_16_fu_10258_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_21_fu_19731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_22_fu_31644_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_23_fu_31654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_24_fu_31664_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_25_fu_31674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_31684_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_31690_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U12" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U51" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U71" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U91" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U111" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_21_fu_8397_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U151" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U171" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U192" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U212" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U232" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U251" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U271" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U292" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U312" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U331" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U351" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_22_fu_21594_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U32" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U391" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U412" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U432" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U452" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U472" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_153_fu_28406_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U512" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_23_fu_31757_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_24_fu_31763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_27_fu_28430_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_28_fu_28435_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_31_fu_25057_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_33_fu_25062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_38_fu_21634_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_39_fu_21642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_42_fu_3379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_44_fu_3385_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_54_fu_8432_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_55_fu_10303_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_56_fu_31796_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_57_fu_31802_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_59_fu_14130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_60_fu_14136_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_63_fu_31828_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U13" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U52" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U72" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U92" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U112" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U132" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U152" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U172" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U193" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U213" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U233" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U252" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U272" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U293" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U313" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U332" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U352" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U372" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U33" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U392" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U413" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U433" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U453" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U473" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U491" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U513" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U531" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_75_fu_28466_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_76_fu_28471_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_79_fu_25093_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_81_fu_25098_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_86_fu_20674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_87_fu_20679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_90_fu_3423_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_92_fu_3429_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_100_fu_5797_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_101_fu_31988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_103_fu_10347_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_106_fu_31994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_109_fu_14167_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_110_fu_14172_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_113_fu_32017_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_115_fu_32027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U14" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_25_fu_5814_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U73" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U93" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U113" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U133" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U153" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U173" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U194" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U214" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U234" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U253" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U273" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U294" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U314" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U333" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U353" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U373" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U34" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U393" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U414" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U434" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U454" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U474" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U492" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U514" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U532" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_126_fu_28505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_127_fu_28511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_130_fu_25129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_132_fu_25134_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_137_fu_21794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_138_fu_21800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_141_fu_3458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_153_fu_10420_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_155_fu_10431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_159_fu_14200_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_162_fu_32146_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_164_fu_32157_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U15" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_26_fu_10470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_27_fu_10501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U114" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_28_fu_8473_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U154" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U174" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_29_fu_10549_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_30_fu_14217_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U235" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U274" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U295" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U315" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U334" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U354" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U374" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U35" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U394" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_31_fu_23800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U435" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U455" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U475" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U493" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U515" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U533" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_175_fu_29590_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_176_fu_29596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_178_fu_27677_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_183_fu_25165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_184_fu_25175_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_186_fu_10565_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_188_fu_32249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_190_fu_32255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_192_fu_8512_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_193_fu_8522_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_194_fu_15902_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_197_fu_15928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_201_fu_15183_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U16" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U53" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U74" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U94" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U115" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U134" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U155" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_32_fu_13151_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U195" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U215" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U236" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U254" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U275" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U296" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U316" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U335" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U355" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U375" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U36" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U395" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U415" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U436" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U456" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U476" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U494" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U516" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_209_fu_28558_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_210_fu_28563_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_213_fu_25207_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_215_fu_25212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_220_fu_20736_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_221_fu_20741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_224_fu_21917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_226_fu_21928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_238_fu_10612_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_240_fu_10622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_245_fu_32449_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_246_fu_32458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_249_fu_32487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_251_fu_32498_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U17" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U54" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_35_fu_5935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U95" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_36_fu_10654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_37_fu_10660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_38_fu_8554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U156" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_39_fu_9336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U196" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U216" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U237" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U255" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U276" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U297" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U317" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U336" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U356" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U376" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U37" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U396" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U416" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U437" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U457" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U477" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U495" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U517" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U534" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_262_fu_28591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_263_fu_29702_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_264_fu_29715_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_265_fu_29724_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_266_fu_29730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_267_fu_29735_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_271_fu_20769_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_274_fu_3519_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_285_fu_10712_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_286_fu_10722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_287_fu_10732_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_288_fu_10742_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_293_fu_32652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U18" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U55" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U75" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U96" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U116" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_154_fu_7693_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U157" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U175" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U197" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U217" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_40_fu_16823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U277" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U298" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U318" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U337" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U357" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U377" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_41_fu_22046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_42_fu_23896_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U417" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_43_fu_29789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U458" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U478" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U496" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U518" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U535" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_304_fu_29832_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_305_fu_29848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_308_fu_27783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_310_fu_27794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_315_fu_22066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_317_fu_23945_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_318_fu_5052_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_319_fu_23958_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_325_fu_7713_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_326_fu_7723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_327_fu_8609_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_328_fu_10771_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_329_fu_32806_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_330_fu_32815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_335_fu_32835_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_337_fu_32859_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_339_fu_32871_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U19" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U76" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U97" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_10831_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_46_fu_8626_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_47_fu_10880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U176" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_48_fu_10912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U218" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_155_fu_14334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U256" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U278" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U299" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U319" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U338" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U358" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U378" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_49_fu_22110_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U397" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U418" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U438" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U459" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U479" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U497" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U519" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U536" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_344_fu_28642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_345_fu_28648_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_348_fu_25259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_350_fu_25264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_355_fu_22150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_356_fu_22156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_359_fu_22175_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_368_fu_10932_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_369_fu_10942_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_370_fu_10952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_371_fu_10962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_374_fu_14354_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_375_fu_32987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_377_fu_33001_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_379_fu_33012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_381_fu_33024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_50_fu_10995_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U77" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U98" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_18513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_51_fu_11030_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_52_fu_16927_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_53_fu_18565_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_18596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_54_fu_18642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_55_fu_18674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_24007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_22229_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_56_fu_24039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_156_fu_25281_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_29956_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_57_fu_29987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_30039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_58_fu_33124_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_393_fu_30091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_394_fu_18690_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_395_fu_18700_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_396_fu_18710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_397_fu_18720_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_398_fu_18730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_399_fu_18740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_401_fu_24059_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_402_fu_24069_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_403_fu_33159_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_404_fu_33169_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_407_fu_22259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_408_fu_22269_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_410_fu_26533_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_412_fu_26553_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_413_fu_33198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U20" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U56" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U78" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U99" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U117" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U135" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U158" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U177" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U198" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U219" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U238" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U257" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U279" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U300" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U320" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U339" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U359" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U379" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U38" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U398" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U419" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U439" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U460" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U480" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U498" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U520" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U537" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_415_fu_28679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_416_fu_28684_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_419_fu_25321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_421_fu_25326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_426_fu_20833_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_427_fu_20838_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_430_fu_22319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_432_fu_22330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_444_fu_11086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_446_fu_11095_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_451_fu_14386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_452_fu_14391_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_455_fu_33288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_457_fu_33298_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U21" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_59_fu_11112_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_60_fu_6085_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_61_fu_11154_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U118" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U136" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U159" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U178" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_62_fu_11211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_14399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_8_fu_18783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U280" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U301" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_65_fu_20865_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U360" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U380" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U39" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U399" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U420" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U440" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U461" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_9_fu_30165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U499" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U521" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U538" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_468_fu_30208_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_471_fu_25354_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_477_fu_20908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_478_fu_20918_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_479_fu_22386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_480_fu_3574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_481_fu_22399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_482_fu_33387_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_484_fu_33393_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_486_fu_11231_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_487_fu_11241_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_489_fu_11257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_491_fu_11277_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_492_fu_14457_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_493_fu_14467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_494_fu_18840_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_495_fu_33412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_498_fu_33441_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_500_fu_33452_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U22" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U57" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U79" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U100" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_68_fu_11301_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U137" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U160" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U179" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U199" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U220" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U239" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U258" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U281" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U302" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U321" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U340" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U361" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U381" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U40" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U400" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U421" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_69_fu_30265_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U462" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U481" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U500" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U522" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U539" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_502_fu_28728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_503_fu_30311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_504_fu_30324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_505_fu_30334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_506_fu_30339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_507_fu_30344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_511_fu_22446_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_512_fu_22452_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_515_fu_22472_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_517_fu_22483_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_529_fu_11359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_535_fu_14499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_536_fu_14504_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_539_fu_33550_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U23" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U58" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U80" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U101" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U119" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U138" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U161" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U180" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U200" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U221" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U240" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U259" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U282" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U303" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U322" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U341" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U362" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U382" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U401" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U422" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U441" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U463" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U482" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U501" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U523" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U540" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_553_fu_26706_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_556_fu_33654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_559_fu_22580_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_560_fu_22594_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_561_fu_22599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_565_fu_33660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_572_fu_11424_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_580_fu_33679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_581_fu_33685_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_582_fu_33695_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_10_fu_3622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_fu_11455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U81" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_72_fu_11493_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_11_fu_11524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_73_fu_13322_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_157_fu_11540_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_12_fu_13354_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_13_fu_20000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_74_fu_18881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_158_fu_20032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U41" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U402" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_14_fu_24158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_77_fu_26743_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_15_fu_27897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U502" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_159_fu_30432_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_78_fu_33822_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_592_fu_30452_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_593_fu_30462_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_594_fu_24178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_597_fu_26763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_598_fu_27920_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_600_fu_11566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_602_fu_27933_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_603_fu_30494_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_604_fu_13374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_605_fu_13384_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_606_fu_20055_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_607_fu_20065_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_608_fu_20075_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_609_fu_20085_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_610_fu_33848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_612_fu_25390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_613_fu_18911_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_614_fu_25403_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_616_fu_33877_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_28_fu_33887_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U59" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_79_fu_6210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U102" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_80_fu_11585_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_81_fu_11616_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_82_fu_11636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U181" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_85_fu_13408_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_86_fu_17027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_87_fu_17033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U283" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_88_fu_18917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U342" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_89_fu_24184_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_90_fu_22680_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_91_fu_24204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U423" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_16_fu_25415_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U483" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U503" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_92_fu_33944_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_618_fu_24240_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_619_fu_28789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_620_fu_27965_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_621_fu_27975_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_622_fu_28802_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_625_fu_11678_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_628_fu_25454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_629_fu_28815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_632_fu_17066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_633_fu_18963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_638_fu_30520_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_639_fu_30530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_640_fu_30540_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_641_fu_33993_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_642_fu_34003_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_30_fu_34013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U24" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_93_fu_11700_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_160_fu_11720_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_17_fu_11740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_94_fu_13451_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_18_fu_14569_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_95_fu_17072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U284" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U304" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_19_fu_19020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U343" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U363" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U383" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_98_fu_24260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_99_fu_24280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_100_fu_25475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_161_fu_26791_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U484" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U541" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_649_fu_25499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_650_fu_26814_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_651_fu_11760_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_652_fu_11770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_653_fu_11780_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_654_fu_26827_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_656_fu_19060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_657_fu_19070_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_658_fu_17112_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_659_fu_19079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_660_fu_19089_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_662_fu_34085_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_665_fu_7078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_32_fu_34120_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_103_fu_11801_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_104_fu_11821_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_162_fu_13470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_163_fu_13490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_164_fu_17143_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U305" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_1_fu_22699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_107_fu_22719_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U403" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_108_fu_24324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_109_fu_25511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_112_fu_30626_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_113_fu_30658_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_670_fu_25531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_671_fu_25541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_674_fu_30697_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_675_fu_11847_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_676_fu_11857_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_677_fu_13513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_678_fu_13523_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_679_fu_13533_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_680_fu_30710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_683_fu_22755_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_684_fu_22765_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_688_fu_15326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_689_fu_7820_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_690_fu_15339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_691_fu_34191_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_34_fu_34211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U25" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U60" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_2_fu_6245_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U103" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_114_fu_11863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_115_fu_8725_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U162" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U182" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U201" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U222" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U241" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U260" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_20_fu_16169_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U306" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U323" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U344" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U364" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_116_fu_21012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U404" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U424" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U442" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U464" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_21_fu_30727_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U504" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U524" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U542" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_694_fu_30770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_696_fu_26878_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_697_fu_25570_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_698_fu_30792_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_700_fu_30804_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_702_fu_21032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_703_fu_21042_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_704_fu_22797_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_705_fu_3687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_712_fu_11912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_715_fu_11938_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_716_fu_14611_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_717_fu_14621_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_718_fu_16189_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U26" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U61" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U82" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U104" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U120" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U139" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U163" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U183" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U202" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U223" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U242" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U261" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U285" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U307" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U324" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U345" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U365" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U384" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U43" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U405" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_117_fu_24356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U443" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U465" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U485" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U505" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U525" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U543" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_727_fu_28863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_728_fu_28868_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_731_fu_25608_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_733_fu_25614_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_738_fu_21074_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_739_fu_21079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_742_fu_22867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_744_fu_22879_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_756_fu_11976_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_758_fu_11985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_763_fu_14647_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_764_fu_14652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_767_fu_34437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_769_fu_34448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U27" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U62" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U83" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U105" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U121" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U140" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U164" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U184" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U203" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U243" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U262" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U286" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U308" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U325" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U366" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_22_fu_24397_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U44" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U406" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_165_fu_24435_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U444" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_118_fu_26960_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U486" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U506" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U526" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U544" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_780_fu_30893_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_781_fu_30903_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_783_fu_28046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_784_fu_20162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_785_fu_30923_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_787_fu_30935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_789_fu_24459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_790_fu_24465_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_793_fu_5222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_795_fu_5228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_807_fu_12036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_809_fu_12047_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_809"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_814_fu_34548_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_814"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_815_fu_34554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_815"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_818_fu_34571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U28" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U63" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U84" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U106" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U122" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_119_fu_12067_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U165" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U185" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U204" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U224" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U244" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U263" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U287" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U309" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U326" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U346" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U367" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U385" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U45" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U407" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U425" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U445" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U487" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U507" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U545" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_828_fu_31011_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_828"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_829_fu_31021_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_831_fu_27020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_831"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_838_fu_22963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_839_fu_22972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_839"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_842_fu_3748_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_851_fu_6400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_851"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_852_fu_34716_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_854_fu_12121_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_854"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_856_fu_12131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_858_fu_34722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_861_fu_14699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_861"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_862_fu_14704_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_862"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_865_fu_34741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_865"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U29" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U64" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U85" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U107" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U123" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U141" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U166" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U186" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U205" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U225" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U245" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U264" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U288" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U310" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_28_1_1_U327" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U347" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U368" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U386" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U46" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U408" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U426" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U446" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U466" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U488" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U508" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U527" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U546" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_877_fu_28931_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_877"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_878_fu_28936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_881_fu_25676_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_881"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_883_fu_25681_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_888_fu_21126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_888"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_889_fu_21131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_889"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_892_fu_3783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_892"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_894_fu_3789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_906_fu_12178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_906"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_908_fu_12187_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_908"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_913_fu_14735_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_913"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_914_fu_14740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_914"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_917_fu_34848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_919_fu_34858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_919"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_23_fu_12204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_24_fu_12224_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_25_fu_12244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_124_fu_12264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U246" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_125_fu_19217_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_126_fu_19259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_129_fu_20210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_3_fu_24560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_4_fu_31094_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U509" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_130_fu_31117_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_131_fu_34921_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_932_fu_12280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_932"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_933_fu_12290_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_933"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_934_fu_31156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_934"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_935_fu_19305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_935"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_937_fu_19321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_937"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_938_fu_19331_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_938"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_943_fu_34956_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_943"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_946_fu_23116_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_946"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_947_fu_23126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_948_fu_27118_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_948"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_949_fu_9611_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_949"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_950_fu_27131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_951_fu_27141_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_951"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_952_fu_34985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_952"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U30" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U65" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U86" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U108" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U124" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U142" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U167" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U187" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U206" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U226" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U247" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U265" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U289" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U328" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U329" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U348" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U369" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U387" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U47" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U409" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U427" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U447" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U467" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U489" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U510" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U528" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U547" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_954_fu_28989_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_954"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_955_fu_28995_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_955"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_958_fu_25728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_958"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_960_fu_25733_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_960"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_965_fu_21165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_965"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_966_fu_21171_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_966"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_969_fu_3817_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_982_fu_12339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_982"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_984_fu_12350_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_984"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_989_fu_35076_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_989"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_990_fu_35082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_990"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_993_fu_35101_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_993"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_26_fu_3834_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U66" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_132_fu_6516_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U109" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U125" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U143" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U188" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U207" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U227" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U248" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U290" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U330" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U349" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U350" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U370" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U388" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U48" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U410" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U428" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U448" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U468" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U490" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_137_fu_31222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U529" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U548" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1005_fu_31264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1005"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1006_fu_31280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1006"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1009_fu_25764_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1009"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1011_fu_25769_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1011"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1016_fu_21205_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1016"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1017_fu_21211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1017"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1020_fu_3874_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1020"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1032_fu_12437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1032"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1035_fu_35221_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1036_fu_35230_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1036"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1039_fu_35249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1041_fu_35260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1041"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U49" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U67" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U87" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U110" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U126" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U144" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U168" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U189" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U208" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U228" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U249" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U266" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U389" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U390" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_166_fu_21257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U429" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U430" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U449" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U50" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U450" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U469" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U470" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U530" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U549" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U550" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U551" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1052_fu_35364_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1052"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1053_fu_35380_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1053"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1056_fu_27283_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1056"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1058_fu_27288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1058"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1063_fu_25818_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1063"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1066_fu_3919_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1066"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1075_fu_6591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1075"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1076_fu_35920_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1076"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1077_fu_7973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1077"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1078_fu_12476_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1078"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1079_fu_35932_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1080_fu_35938_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1080"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1081_fu_35943_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1081"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1083_fu_14816_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1083"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1086_fu_35974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1086"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1088_fu_35985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1088"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U68" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U69" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U88" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_140_fu_12496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U127" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U145" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U169" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U190" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U209" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U229" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U250" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U267" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U552" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U553" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U554" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U555" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U556" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U557" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U70" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U558" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U559" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U560" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U561" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U562" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U563" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U564" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U565" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1099_fu_36353_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1099"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1100_fu_36359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1103_fu_36407_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1105_fu_36419_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1110_fu_36453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1111_fu_36469_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1114_fu_4625_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1116_fu_4631_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1128_fu_12567_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1134_fu_14848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1135_fu_14853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1138_fu_36567_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U89" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U90" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U128" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U129" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U130" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U146" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U170" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U210" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U230" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U268" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U269" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U270" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U566" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U567" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U568" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U569" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_141_fu_24659_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U570" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U147" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U571" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U572" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U573" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U574" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U575" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U576" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U577" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U578" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1150_fu_36991_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1151_fu_36997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1154_fu_37032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1156_fu_37044_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1161_fu_36783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1162_fu_36799_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1165_fu_8033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1174_fu_7305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1175_fu_37138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1177_fu_13751_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1179_fu_13761_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1181_fu_37144_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1184_fu_37156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1185_fu_37165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1188_fu_37182_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1190_fu_37192_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U148" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U149" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U150" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_142_fu_12645_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U579" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U580" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U581" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U582" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U583" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U584" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U585" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U586" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U587" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U588" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U589" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U590" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U591" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U592" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U593" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U594" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U595" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U596" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U597" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U598" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U599" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U600" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1201_fu_37787_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1202_fu_37803_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1205_fu_37841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1207_fu_37852_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1212_fu_37516_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1215_fu_37928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1217_fu_37940_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1228_fu_37532_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1235_fu_37990_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1236_fu_37996_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1239_fu_38021_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1241_fu_38031_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U601" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U602" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U603" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U604" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U605" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U606" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U607" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U608" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U609" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U610" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U611" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_145_fu_19404_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U612" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U613" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U614" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U615" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U616" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U617" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U618" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U619" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U620" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U621" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U622" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U623" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U624" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U625" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U626" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1252_fu_38701_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1253_fu_38717_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1256_fu_38775_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1258_fu_38787_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1263_fu_38837_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1264_fu_38853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1267_fu_38901_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1269_fu_38912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1277_fu_38316_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1278_fu_38336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1280_fu_38378_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1282_fu_38390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1284_fu_38402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1287_fu_38973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1288_fu_38978_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1291_fu_39017_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1293_fu_39029_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U627" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U628" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U629" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_146_fu_12695_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U630" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U631" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U632" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U633" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U634" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U635" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_149_fu_20315_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_150_fu_17295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U636" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U637" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U638" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U639" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_27_fu_24719_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="add_ln65_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_167_fu_23275_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="sub_ln65_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U640" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U641" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U642" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U643" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U644" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U645" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U646" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U647" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="mul_ln65_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1304_fu_39571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1305_fu_39577_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1307_fu_39589_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1308_fu_39599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1309_fu_39613_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1311_fu_39625_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1313_fu_39637_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1316_fu_39164_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1325_fu_39721_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1326_fu_39731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1327_fu_39741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1335_fu_20338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1338_fu_39828_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1340_fu_39840_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="add_ln66_1340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_2226_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>705216</Best-caseLatency>
                    <Average-caseLatency>705216</Average-caseLatency>
                    <Worst-caseLatency>705216</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.578 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.578 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.578 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>705216</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>274</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>43</UTIL_BRAM>
                    <DSP>638</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>36</UTIL_DSP>
                    <FF>19934</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>53421</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="274" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lane_seg_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>705218</Best-caseLatency>
                    <Average-caseLatency>705218</Average-caseLatency>
                    <Worst-caseLatency>705218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.578 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.578 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.578 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>705219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>280</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>44</UTIL_BRAM>
                    <DSP>638</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>36</UTIL_DSP>
                    <FF>22079</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>55569</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="image" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_in" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out0" index="1" direction="out" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_out" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ctrl" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ctrl" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status" index="3" direction="inout" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="status_i" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="status_o" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="status_o_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="magic" index="4" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="magic" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="magic_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_r_1" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 31 to 0 of image_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="image_r_2" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 63 to 32 of image_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out0_1" access="W" description="Data signal of out0" range="32">
                    <fields>
                        <field offset="0" width="32" name="out0" access="W" description="Bit 31 to 0 of out0"/>
                    </fields>
                </register>
                <register offset="0x20" name="out0_2" access="W" description="Data signal of out0" range="32">
                    <fields>
                        <field offset="0" width="32" name="out0" access="W" description="Bit 63 to 32 of out0"/>
                    </fields>
                </register>
                <register offset="0x28" name="ctrl" access="W" description="Data signal of ctrl" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl" access="W" description="Bit 31 to 0 of ctrl"/>
                    </fields>
                </register>
                <register offset="0x30" name="status_i" access="W" description="Data signal of status_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_i" access="W" description="Bit 31 to 0 of status_i"/>
                    </fields>
                </register>
                <register offset="0x38" name="status_o" access="R" description="Data signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_o" access="R" description="Bit 31 to 0 of status_o"/>
                    </fields>
                </register>
                <register offset="0x3c" name="status_o_ctrl" access="R" description="Control signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="status_o_ap_vld" access="R" description="Control signal status_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="magic" access="R" description="Data signal of magic" range="32">
                    <fields>
                        <field offset="0" width="32" name="magic" access="R" description="Bit 31 to 0 of magic"/>
                    </fields>
                </register>
                <register offset="0x44" name="magic_ctrl" access="R" description="Control signal of magic" range="32">
                    <fields>
                        <field offset="0" width="1" name="magic_ap_vld" access="R" description="Control signal magic_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="image"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="ctrl"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="status"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="magic"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_in:m_axi_gmem_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_in" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_in_" paramPrefix="C_M_AXI_GMEM_IN_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_in_ARADDR</port>
                <port>m_axi_gmem_in_ARBURST</port>
                <port>m_axi_gmem_in_ARCACHE</port>
                <port>m_axi_gmem_in_ARID</port>
                <port>m_axi_gmem_in_ARLEN</port>
                <port>m_axi_gmem_in_ARLOCK</port>
                <port>m_axi_gmem_in_ARPROT</port>
                <port>m_axi_gmem_in_ARQOS</port>
                <port>m_axi_gmem_in_ARREADY</port>
                <port>m_axi_gmem_in_ARREGION</port>
                <port>m_axi_gmem_in_ARSIZE</port>
                <port>m_axi_gmem_in_ARUSER</port>
                <port>m_axi_gmem_in_ARVALID</port>
                <port>m_axi_gmem_in_AWADDR</port>
                <port>m_axi_gmem_in_AWBURST</port>
                <port>m_axi_gmem_in_AWCACHE</port>
                <port>m_axi_gmem_in_AWID</port>
                <port>m_axi_gmem_in_AWLEN</port>
                <port>m_axi_gmem_in_AWLOCK</port>
                <port>m_axi_gmem_in_AWPROT</port>
                <port>m_axi_gmem_in_AWQOS</port>
                <port>m_axi_gmem_in_AWREADY</port>
                <port>m_axi_gmem_in_AWREGION</port>
                <port>m_axi_gmem_in_AWSIZE</port>
                <port>m_axi_gmem_in_AWUSER</port>
                <port>m_axi_gmem_in_AWVALID</port>
                <port>m_axi_gmem_in_BID</port>
                <port>m_axi_gmem_in_BREADY</port>
                <port>m_axi_gmem_in_BRESP</port>
                <port>m_axi_gmem_in_BUSER</port>
                <port>m_axi_gmem_in_BVALID</port>
                <port>m_axi_gmem_in_RDATA</port>
                <port>m_axi_gmem_in_RID</port>
                <port>m_axi_gmem_in_RLAST</port>
                <port>m_axi_gmem_in_RREADY</port>
                <port>m_axi_gmem_in_RRESP</port>
                <port>m_axi_gmem_in_RUSER</port>
                <port>m_axi_gmem_in_RVALID</port>
                <port>m_axi_gmem_in_WDATA</port>
                <port>m_axi_gmem_in_WID</port>
                <port>m_axi_gmem_in_WLAST</port>
                <port>m_axi_gmem_in_WREADY</port>
                <port>m_axi_gmem_in_WSTRB</port>
                <port>m_axi_gmem_in_WUSER</port>
                <port>m_axi_gmem_in_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="image"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_out" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_out_" paramPrefix="C_M_AXI_GMEM_OUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_out_ARADDR</port>
                <port>m_axi_gmem_out_ARBURST</port>
                <port>m_axi_gmem_out_ARCACHE</port>
                <port>m_axi_gmem_out_ARID</port>
                <port>m_axi_gmem_out_ARLEN</port>
                <port>m_axi_gmem_out_ARLOCK</port>
                <port>m_axi_gmem_out_ARPROT</port>
                <port>m_axi_gmem_out_ARQOS</port>
                <port>m_axi_gmem_out_ARREADY</port>
                <port>m_axi_gmem_out_ARREGION</port>
                <port>m_axi_gmem_out_ARSIZE</port>
                <port>m_axi_gmem_out_ARUSER</port>
                <port>m_axi_gmem_out_ARVALID</port>
                <port>m_axi_gmem_out_AWADDR</port>
                <port>m_axi_gmem_out_AWBURST</port>
                <port>m_axi_gmem_out_AWCACHE</port>
                <port>m_axi_gmem_out_AWID</port>
                <port>m_axi_gmem_out_AWLEN</port>
                <port>m_axi_gmem_out_AWLOCK</port>
                <port>m_axi_gmem_out_AWPROT</port>
                <port>m_axi_gmem_out_AWQOS</port>
                <port>m_axi_gmem_out_AWREADY</port>
                <port>m_axi_gmem_out_AWREGION</port>
                <port>m_axi_gmem_out_AWSIZE</port>
                <port>m_axi_gmem_out_AWUSER</port>
                <port>m_axi_gmem_out_AWVALID</port>
                <port>m_axi_gmem_out_BID</port>
                <port>m_axi_gmem_out_BREADY</port>
                <port>m_axi_gmem_out_BRESP</port>
                <port>m_axi_gmem_out_BUSER</port>
                <port>m_axi_gmem_out_BVALID</port>
                <port>m_axi_gmem_out_RDATA</port>
                <port>m_axi_gmem_out_RID</port>
                <port>m_axi_gmem_out_RLAST</port>
                <port>m_axi_gmem_out_RREADY</port>
                <port>m_axi_gmem_out_RRESP</port>
                <port>m_axi_gmem_out_RUSER</port>
                <port>m_axi_gmem_out_RVALID</port>
                <port>m_axi_gmem_out_WDATA</port>
                <port>m_axi_gmem_out_WID</port>
                <port>m_axi_gmem_out_WLAST</port>
                <port>m_axi_gmem_out_WREADY</port>
                <port>m_axi_gmem_out_WSTRB</port>
                <port>m_axi_gmem_out_WUSER</port>
                <port>m_axi_gmem_out_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out0"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_in">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_out">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_r_1, 0x10, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">image_r_2, 0x14, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">out0_1, 0x1c, 32, W, Data signal of out0, </column>
                    <column name="s_axi_control">out0_2, 0x20, 32, W, Data signal of out0, </column>
                    <column name="s_axi_control">ctrl, 0x28, 32, W, Data signal of ctrl, </column>
                    <column name="s_axi_control">status_i, 0x30, 32, W, Data signal of status_i, </column>
                    <column name="s_axi_control">status_o, 0x38, 32, R, Data signal of status_o, </column>
                    <column name="s_axi_control">status_o_ctrl, 0x3c, 32, R, Control signal of status_o, 0=status_o_ap_vld</column>
                    <column name="s_axi_control">magic, 0x40, 32, R, Data signal of magic, </column>
                    <column name="s_axi_control">magic_ctrl, 0x44, 32, R, Control signal of magic, 0=magic_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image">in, float*</column>
                    <column name="out0">out, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="ctrl">in, unsigned int</column>
                    <column name="status">inout, unsigned int&amp;</column>
                    <column name="magic">out, unsigned int&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="image">m_axi_gmem_in, interface, , </column>
                    <column name="image">s_axi_control, interface, offset, </column>
                    <column name="out0">m_axi_gmem_out, interface, , </column>
                    <column name="out0">s_axi_control, register, offset, name=out0_1 offset=0x1c range=32</column>
                    <column name="out0">s_axi_control, register, offset, name=out0_2 offset=0x20 range=32</column>
                    <column name="ctrl">s_axi_control, register, , name=ctrl offset=0x28 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_i offset=0x30 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_o offset=0x38 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_o_ctrl offset=0x3c range=32</column>
                    <column name="magic">s_axi_control, register, , name=magic offset=0x40 range=32</column>
                    <column name="magic">s_axi_control, register, , name=magic_ctrl offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_in">read, 150528, 32, VITIS_LOOP_36_1, lane_seg_hls/lane_seg_support.cpp:36:22</column>
                    <column name="m_axi_gmem_out">write, 401408, 16, VITIS_LOOP_50_4, lane_seg_hls/lane_seg_support.cpp:50:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_in">input, lane_seg_hls/lane_seg_support.cpp:39:43, read, Widen Fail, , VITIS_LOOP_38_3, lane_seg_hls/lane_seg_support.cpp:38:30, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_in">input, lane_seg_hls/lane_seg_support.cpp:39:43, read, Inferred, 150528, VITIS_LOOP_36_1, lane_seg_hls/lane_seg_support.cpp:36:22, , </column>
                    <column name="m_axi_gmem_out">output, lane_seg_hls/lane_seg_support.cpp:81:36, write, Widen Fail, , VITIS_LOOP_51_5, lane_seg_hls/lane_seg_support.cpp:51:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_out">output, lane_seg_hls/lane_seg_support.cpp:81:36, write, Inferred, 401408, VITIS_LOOP_50_4, lane_seg_hls/lane_seg_support.cpp:50:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="lane_seg_hls/lane_seg_support.cpp:24" status="valid" parentFunction="encoder0_c1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:27" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=1"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:28" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=2"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:29" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=3"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:30" status="valid" parentFunction="encoder0_c1" variable="biases" isDirective="0" options="variable=biases complete dim=1"/>
        <Pragma type="pipeline" location="lane_seg_hls/lane_seg_support.cpp:52" status="valid" parentFunction="encoder0_c1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="lane_seg_hls/lane_seg_support.cpp:104" status="valid" parentFunction="enc1_ir0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:108" status="valid" parentFunction="enc1_ir0" variable="dw_weights" isDirective="0" options="variable=dw_weights cyclic factor=3 dim=1"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:109" status="valid" parentFunction="enc1_ir0" variable="dw_weights" isDirective="0" options="variable=dw_weights cyclic factor=3 dim=2"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:111" status="valid" parentFunction="enc1_ir0" variable="dw_biases" isDirective="0" options="variable=dw_biases complete dim=1"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:117" status="valid" parentFunction="enc1_ir0" variable="pw_weights" isDirective="0" options="variable=pw_weights cyclic factor=16 dim=3"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:118" status="valid" parentFunction="enc1_ir0" variable="pw_biases" isDirective="0" options="variable=pw_biases complete dim=1"/>
        <Pragma type="pipeline" location="lane_seg_hls/lane_seg_support.cpp:127" status="valid" parentFunction="enc1_ir0" variable="" isDirective="0" options="II=10"/>
        <Pragma type="pipeline" location="lane_seg_hls/lane_seg_support.cpp:163" status="valid" parentFunction="enc1_ir0" variable="" isDirective="0" options="II=10"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:44" status="valid" parentFunction="lane_seg_top" variable="image" isDirective="0" options="m_axi port=image offset=slave bundle=gmem_in depth=(224 * 224 * 3)"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:45" status="valid" parentFunction="lane_seg_top" variable="out0" isDirective="0" options="m_axi port=out0 offset=slave bundle=gmem_out depth=(((224 + 2 * 1 - 3) / 2 + 1) * ((224 + 2 * 1 - 3) / 2 + 1) * 32)"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:51" status="valid" parentFunction="lane_seg_top" variable="image" isDirective="0" options="s_axilite port=image bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:52" status="valid" parentFunction="lane_seg_top" variable="out0" isDirective="0" options="s_axilite port=out0 bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:56" status="valid" parentFunction="lane_seg_top" variable="ctrl" isDirective="0" options="s_axilite port=ctrl bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:57" status="valid" parentFunction="lane_seg_top" variable="status" isDirective="0" options="s_axilite port=status bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:58" status="valid" parentFunction="lane_seg_top" variable="magic" isDirective="0" options="s_axilite port=magic bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:59" status="valid" parentFunction="lane_seg_top" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
    </PragmaReport>
</profile>

