

================================================================
== Vivado HLS Report for 'batch_align2D'
================================================================
* Date:           Tue Oct  8 20:43:06 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   45|   45|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy..cur_px_estimate  |    3|    3|         3|          1|          1|     2|    yes   |
        |- memcpy.cur_px_estimate.  |    4|    4|         4|          1|          1|     2|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     150|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      3|     816|    1011|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     351|    -|
|Register         |        0|      -|     437|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      3|    1253|    1544|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |                    Instance                    |                    Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |batch_align2D_ctrl_s_axi_U                      |batch_align2D_ctrl_s_axi                     |        0|      0|  176|  296|    0|
    |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1  |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1  |        0|      3|  128|  135|    0|
    |batch_align2D_gmem_m_axi_U                      |batch_align2D_gmem_m_axi                     |        2|      0|  512|  580|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                           |                                             |        2|      3|  816| 1011|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln72_fu_251_p2                 |     +    |      0|  0|   9|           2|           1|
    |add_ln83_fu_293_p2                 |     +    |      0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln72_fu_245_p2                |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln83_fu_287_p2                |   icmp   |      0|  0|   9|           2|           3|
    |select_ln83_fu_303_p3              |  select  |      0|  0|  32|           1|          32|
    |v_buff_0_1_1_fu_264_p3             |  select  |      0|  0|  32|           1|          32|
    |v_buff_0_1_2_fu_271_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln84_fu_282_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 150|          22|         116|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3  |    9|          2|    1|          2|
    |gmem_ARADDR              |   15|          3|   64|        192|
    |gmem_ARLEN               |   15|          3|   32|         96|
    |gmem_AWADDR              |   15|          3|   64|        192|
    |gmem_AWLEN               |   15|          3|   32|         96|
    |gmem_WDATA               |   15|          3|   32|         96|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |phi_ln72_reg_178         |    9|          2|    2|          4|
    |phi_ln83_reg_189         |    9|          2|    2|          4|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  351|         77|  238|        738|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_353          |  32|   0|   32|          0|
    |gmem_addr_1_reg_331               |  62|   0|   64|          2|
    |gmem_addr_reg_324                 |  62|   0|   64|          2|
    |icmp_ln72_reg_338                 |   1|   0|    1|          0|
    |icmp_ln72_reg_338_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln83_reg_378                 |   1|   0|    1|          0|
    |phi_ln72_reg_178                  |   2|   0|    2|          0|
    |phi_ln83_reg_189                  |   2|   0|    2|          0|
    |select_ln83_reg_387               |  32|   0|   32|          0|
    |select_ln_reg_392                 |  32|   0|   32|          0|
    |tmp_1_reg_397                     |  32|   0|   32|          0|
    |trunc_ln72_reg_347                |   1|   0|    1|          0|
    |trunc_ln72_reg_347_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln73_reg_368                |   1|   0|    1|          0|
    |v_buff_0_0_0_reg_166              |  32|   0|   32|          0|
    |v_buff_0_1_0_reg_154              |  32|   0|   32|          0|
    |xor_ln84_reg_373                  |   1|   0|    1|          0|
    |icmp_ln83_reg_378                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 437|  32|  378|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|s_axi_ctrl_AWVALID   |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_AWREADY   | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_AWADDR    |  in |    6|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WVALID    |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WREADY    | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WDATA     |  in |   32|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WSTRB     |  in |    4|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARVALID   |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARREADY   | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARADDR    |  in |    6|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RVALID    | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RREADY    |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RDATA     | out |   32|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RRESP     | out |    2|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BVALID    | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BREADY    |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BRESP     | out |    2|    s_axi   |      ctrl     |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs | batch_align2D | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | batch_align2D | return value |
|interrupt            | out |    1| ap_ctrl_hs | batch_align2D | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWADDR    | out |   64|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLEN     | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARADDR    | out |   64|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLEN     | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |      gmem     |    pointer   |
+---------------------+-----+-----+------------+---------------+--------------+

