# Direct-mapped-Associative-mapped-cache-controller
VHDL code for direct-mapped and 4 way set associative-mapped cache controller along with cache memory
