;redcode
;assert 1
	SPL 0, @-406
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	MOV -7, <-20
	MOV -1, <-26
	JMP 210, 60
	SPL 10, @-706
	JMP 210, 60
	SUB @0, @2
	SPL 10, @-706
	SUB 210, 60
	JMP 210, 60
	SPL 0, @-406
	SUB @0, @2
	DJN <0, 90
	SPL 0, @-406
	SPL <0, 96
	MOV 0, 3
	MOV -1, <-20
	SUB @0, @2
	SUB @0, 2
	JMZ -1, @-20
	DJN -1, @-20
	SUB @0, @2
	SUB #0, 29
	SUB #0, 29
	MOV 120, 9
	MOV 120, 9
	JMP @201, 93
	JMN 1, 10
	ADD @121, 106
	ADD @121, 106
	ADD @121, 106
	CMP -207, <-120
	ADD @121, 106
	JMN @316, @401
	JMN @316, @201
	JMP @201, 93
	MOV -7, <-20
	ADD 210, 60
	CMP -207, <-120
	SPL 0, @-406
	SUB @0, @2
	MOV -7, <-20
	ADD 210, 60
	MOV -1, <-28
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	SPL 10, @-706
	SPL 10, @-706
