Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'CLOCK_DS18B20_LCD20X4_SO_TO_NHO'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off
-c 100 -o CLOCK_DS18B20_LCD20X4_SO_TO_NHO_map.ncd
CLOCK_DS18B20_LCD20X4_SO_TO_NHO.ngd CLOCK_DS18B20_LCD20X4_SO_TO_NHO.pcf 
Target Device  : xc3s500e
Target Package : pq208
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Fri Nov 29 08:08:57 2019

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0

Section 1 - Errors
------------------
ERROR:Pack:1234 - F5 mux symbol "IC15/Mrom_MA_SO<3>11_f5" drives more than one
   F6 mux symbol, including symbol "IC15/Mrom_MA_SO<5>1_f6".  An F5 mux may
   drive at most one F6.  Please correct the design.

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
