
*** Running vivado
    with args -log TrafficController.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TrafficController.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TrafficController.tcl -notrace
Command: synth_design -top TrafficController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 436.695 ; gain = 94.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TrafficController' [C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v:87]
	Parameter MG1 bound to: 3'b000 
	Parameter MG2 bound to: 3'b001 
	Parameter MG3 bound to: 3'b010 
	Parameter MY bound to: 3'b011 
	Parameter WALK bound to: 3'b100 
	Parameter SG1 bound to: 3'b101 
	Parameter SG2 bound to: 3'b110 
	Parameter SY bound to: 3'b111 
	Parameter GRN bound to: 3'b001 
	Parameter YEL bound to: 3'b010 
	Parameter RED bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v:22]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter COUNT_MAX bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (1#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'TrafficController' (2#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v:87]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 491.367 ; gain = 149.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 491.367 ; gain = 149.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 491.367 ; gain = 149.367
---------------------------------------------------------------------------------
