#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Mar 30 22:22:07 2016
# Process ID: 2351
# Log file: /media/alok/Extra/work/Github/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/vivado.log
# Journal file: /media/alok/Extra/work/Github/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/alok/Extra/work/Github/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/alok/Extra/work/Github/Zedboard/learning/training/MSD/zynq_s07_v1.2/mycores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5727.934 ; gain = 125.484 ; free physical = 1779 ; free virtual = 3836
open_bd_design {/media/alok/Extra/work/Github/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- Alok:user:sample_generator:1.0 - sample_generator_0
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Successfully read diagram <design_1> from BD file </media/alok/Extra/work/Github/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.IS_ACLK_ASYNC {1} CONFIG.HAS_TLAST {1}] [get_bd_cells axis_data_fifo_0]
endgroup
regenerate_bd_layout
startgroup
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells axis_data_fifo_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins sample_generator_0/s_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins sample_generator_0/m_axis_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axis_data_fifo_0/m_axis_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.transform_length {256}] [get_bd_cells xfft_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_pins xfft_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_include_mm2s {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5970.301 ; gain = 1.902 ; free physical = 345 ; free virtual = 3373
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </media/alok/Extra/work/Github/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 23:03:32 2016...
