<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-rc.19" />
    <meta name="theme" content="VuePress Theme Hope 2.0.0-rc.71" />
    <style>
      :root {
        --vp-c-bg: #fff;
      }

      [data-theme="dark"] {
        --vp-c-bg: #1b1b1f;
      }

      html,
      body {
        background: var(--vp-c-bg);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <title>第7讲：FPGA调试与测试技术深度解析 | 主页</title><meta name="description" content="vuepress-theme-hope 的文档演示">
    <link rel="preload" href="/FPGA-course/assets/style-BYV_1N69.css" as="style"><link rel="stylesheet" href="/FPGA-course/assets/style-BYV_1N69.css">
    <link rel="modulepreload" href="/FPGA-course/assets/app-CQMcl85D.js"><link rel="modulepreload" href="/FPGA-course/assets/chapter7.html-Q4iSmBfV.js"><link rel="modulepreload" href="/FPGA-course/assets/plugin-vue_export-helper-DlAUqK2U.js">
    <link rel="prefetch" href="/FPGA-course/assets/portfolio.html-BpYhERoE.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-DmnlI1zu.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter0.html-CEVUzssE.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-BB9PTxUG.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-BXBDRJRZ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-BEdy4xMR.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-ChJ-_R4z.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-BS3Mjroa.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-QOJa4jOb.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter8.html-DwMqtvXn.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-8Mxjt2LP.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-DzaHJxcj.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-DPmRD90w.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-BX3WKiAC.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-D9tC4WL4.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-BBrRgWlk.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-Dhr5X7kd.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-C4BAP2ir.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-7B21nk7A.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/LED_matrix.html-C3BZVBkD.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/Mic_array.html-C2_lxIs6.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-C62l3jkB.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/404.html-D0QKBydo.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/mermaid.esm.min-Dp1MQzMx.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/photoswipe.esm-CMg0yb1C.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/setupDevtools-7MC2TMWH-Bbpheujf.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container no-navbar external-link-icon has-toc" vp-container><!----><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar" vp-sidebar><!----><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/" aria-label="课程简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="school" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->课程简介<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/portfolio.html" aria-label="作者简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="house" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->作者简介<!----></a></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable active" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/" aria-label="FPGA系统设计" iconsizing="both"><!---->FPGA系统设计<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter0.html" aria-label="第0讲：前言" iconsizing="both"><!---->第0讲：前言<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter1.html" aria-label="第1讲：FPGA与CPLD架构基础" iconsizing="both"><!---->第1讲：FPGA与CPLD架构基础<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter2.html" aria-label="第2讲：开源Verilog仿真工具" iconsizing="both"><!---->第2讲：开源Verilog仿真工具<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter3.html" aria-label="第3讲：开源Verilog综合工具" iconsizing="both"><!---->第3讲：开源Verilog综合工具<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter4.html" aria-label="第4讲：FPGA数字接口设计" iconsizing="both"><!---->第4讲：FPGA数字接口设计<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter5.html" aria-label="第5讲：系统级设计技术" iconsizing="both"><!---->第5讲：系统级设计技术<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter6.html" aria-label="第6讲：设计优化技术" iconsizing="both"><!---->第6讲：设计优化技术<!----></a></li><li><a class="route-link route-link-active auto-link vp-sidebar-link active" href="/FPGA-course/book/chapter7.html" aria-label="第7讲：FPGA调试与测试技术深度解析" iconsizing="both"><!---->第7讲：FPGA调试与测试技术深度解析<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter8.html" aria-label="第8讲：前沿技术专题" iconsizing="both"><!---->第8讲：前沿技术专题<!----></a></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计实验教程</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA项目驱动式课程设计</span><span class="vp-arrow end"></span></button><!----></section></li></ul><!----></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->第7讲：FPGA调试与测试技术深度解析</h1><div class="page-info"><!----><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon" name="calendar"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span data-allow-mismatch="text">2025年2月7日</span><meta property="datePublished" content="2025-02-07T06:05:57.000Z"></span><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon" name="timer"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 4 分钟</span><meta property="timeRequired" content="PT4M"></span><!----><!----></div><hr></div><div class="vp-toc-placeholder"><aside id="toc" vp-toc><!----><!--[--><div class="vp-toc-header">此页内容<button type="button" class="print-button" title="打印"><svg xmlns="http://www.w3.org/2000/svg" class="icon print-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="print icon" name="print"><path d="M819.2 364.8h-44.8V128c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v236.8h-44.8C145.067 364.8 96 413.867 96 473.6v192c0 59.733 49.067 108.8 108.8 108.8h44.8V896c0 17.067 14.933 32 32 32h460.8c17.067 0 32-14.933 32-32V774.4h44.8c59.733 0 108.8-49.067 108.8-108.8v-192c0-59.733-49.067-108.8-108.8-108.8zM313.6 160h396.8v204.8H313.6V160zm396.8 704H313.6V620.8h396.8V864zM864 665.6c0 25.6-19.2 44.8-44.8 44.8h-44.8V588.8c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v121.6h-44.8c-25.6 0-44.8-19.2-44.8-44.8v-192c0-25.6 19.2-44.8 44.8-44.8h614.4c25.6 0 44.8 19.2 44.8 44.8v192z"></path></svg></button><div class="arrow end"></div></div><div class="vp-toc-wrapper"><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-1-在线逻辑分析仪-ila-高级应用">7.1 在线逻辑分析仪(ILA)高级应用</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-1-1-智能触发配置">7.1.1 智能触发配置</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-1-2-多核调试技术">7.1.2 多核调试技术</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-2-虚拟输入输出-vio-交互式调试">7.2 虚拟输入输出(VIO)交互式调试</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-2-1-动态调试接口">7.2.1 动态调试接口</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-2-2-联合调试方案">7.2.2 联合调试方案</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-3-覆盖率驱动的验证方法">7.3 覆盖率驱动的验证方法</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-3-1-代码覆盖率分析">7.3.1 代码覆盖率分析</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-3-2-功能覆盖率">7.3.2 功能覆盖率</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-1-在线逻辑分析仪-ila-高级应用-1">7.1 在线逻辑分析仪(ILA)高级应用</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-1-1-智能触发配置-1">7.1.1 智能触发配置</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-1-2-多核调试技术-1">7.1.2 多核调试技术</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-2-虚拟输入输出-vio-交互式调试-1">7.2 虚拟输入输出(VIO)交互式调试</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-2-1-动态调试接口-1">7.2.1 动态调试接口</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-2-2-联合调试方案-1">7.2.2 联合调试方案</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-3-覆盖率驱动的验证方法-1">7.3 覆盖率驱动的验证方法</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-3-1-代码覆盖率分析-1">7.3.1 代码覆盖率分析</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-3-2-功能覆盖率分析">7.3.2 功能覆盖率分析</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-4-边界扫描测试进阶">7.4 边界扫描测试进阶</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-4-1-jtag协议解析">7.4.1 JTAG协议解析</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_7-4-2-高级应用技术">7.4.2 高级应用技术</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_7-5-实际工程案例分析">7.5 实际工程案例分析</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#案例1-高速serdes调试">案例1：高速SerDes调试</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#案例2-多板卡系统验证">案例2：多板卡系统验证</a></li><!----><!--]--></ul></li><!--]--></ul><div class="vp-toc-marker" style="top:-1.7rem;"></div></div><!--]--><!----></aside></div><!----><div class="theme-hope-content" vp-content><h1 id="第7讲-fpga调试与测试技术深度解析" tabindex="-1"><a class="header-anchor" href="#第7讲-fpga调试与测试技术深度解析"><span>第7讲：FPGA调试与测试技术深度解析</span></a></h1><h2 id="_7-1-在线逻辑分析仪-ila-高级应用" tabindex="-1"><a class="header-anchor" href="#_7-1-在线逻辑分析仪-ila-高级应用"><span>7.1 在线逻辑分析仪(ILA)高级应用</span></a></h2><h3 id="_7-1-1-智能触发配置" tabindex="-1"><a class="header-anchor" href="#_7-1-1-智能触发配置"><span>7.1.1 智能触发配置</span></a></h3><ol><li>多条件组合触发逻辑设计 <ul><li>边沿/电平/计数复合触发模式</li><li>触发条件布尔表达式配置（AND/OR/NOT）</li></ul><div class="language-tcl line-numbers-mode" data-highlighter="shiki" data-ext="tcl" data-title="tcl" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">set_property TRIGGER_COMPARE_LOGIC expr { </span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  (TRIGGER0 &amp; TRIGGER1) | (!TRIGGER2[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] &gt; </span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">4</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&#39;hA) </span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">} [get_hw_ilas]</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li>窗口触发进阶应用 <ul><li>预触发/后触发数据捕获比例优化</li><li>存储深度与采样率关系公式： $$存储深度 = \frac{片上BRAM容量}{数据位宽 \times 通道数}$$</li></ul></li></ol><h3 id="_7-1-2-多核调试技术" tabindex="-1"><a class="header-anchor" href="#_7-1-2-多核调试技术"><span>7.1.2 多核调试技术</span></a></h3><ol><li>跨时钟域同步调试方案 <ul><li>异步FIFO数据一致性检查</li><li>时钟域交叉（CDC）验证流程</li></ul></li><li>分布式ILA组网调试 <ul><li>多Tile间触发信号同步机制</li><li>全局触发网络(GTN)配置流程</li></ul></li></ol><p><img src="https://via.placeholder.com/600x200?text=Multi-core+ILA+Debug+Architecture" alt="ILA多核调试架构"></p><h2 id="_7-2-虚拟输入输出-vio-交互式调试" tabindex="-1"><a class="header-anchor" href="#_7-2-虚拟输入输出-vio-交互式调试"><span>7.2 虚拟输入输出(VIO)交互式调试</span></a></h2><h3 id="_7-2-1-动态调试接口" tabindex="-1"><a class="header-anchor" href="#_7-2-1-动态调试接口"><span>7.2.1 动态调试接口</span></a></h3><ol><li>实时信号注入技术 <ul><li>伪随机激励生成算法</li><li>基于XML的激励模式描述</li></ul><div class="language-xml line-numbers-mode" data-highlighter="shiki" data-ext="xml" data-title="xml" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">stimulus_pattern</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  &lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">cycle</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;10&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">cycle</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  &lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">value</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;"> type</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">=</span><span style="--shiki-light:#50A14F;--shiki-dark:#98C379;">&quot;hex&quot;</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;A5&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">value</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  &lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">constraint</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;data[3:0] != 4&#39;hF&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">constraint</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">stimulus_pattern</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li>片上监控系统 <ul><li>关键路径时序余量监测</li><li>温度/电压传感器数据可视化</li></ul></li></ol><h3 id="_7-2-2-联合调试方案" tabindex="-1"><a class="header-anchor" href="#_7-2-2-联合调试方案"><span>7.2.2 联合调试方案</span></a></h3><ol><li>ILA+VIO协同工作流程 <ul><li>触发条件与激励注入联动</li><li>调试状态机设计：</li></ul><div class="language- line-numbers-mode" data-highlighter="shiki" data-ext="" data-title="" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>[初始状态] -&gt; [激励注入] -&gt; [触发捕获] -&gt; [数据分析]</span></span>
<span class="line"><span>      ^                             |</span></span>
<span class="line"><span>      |_____________________________|</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li></ol><h2 id="_7-3-覆盖率驱动的验证方法" tabindex="-1"><a class="header-anchor" href="#_7-3-覆盖率驱动的验证方法"><span>7.3 覆盖率驱动的验证方法</span></a></h2><h3 id="_7-3-1-代码覆盖率分析" tabindex="-1"><a class="header-anchor" href="#_7-3-1-代码覆盖率分析"><span>7.3.1 代码覆盖率分析</span></a></h3><table><thead><tr><th>覆盖率类型</th><th>测量标准</th><th>目标值</th></tr></thead><tbody><tr><td>行覆盖率</td><td>可执行代码行</td><td>≥95%</td></tr><tr><td>分支覆盖率</td><td>if/case语句路径</td><td>≥90%</td></tr><tr><td>条件覆盖率</td><td>布尔表达式组合</td><td>≥80%</td></tr></tbody></table><h3 id="_7-3-2-功能覆盖率" tabindex="-1"><a class="header-anchor" href="#_7-3-2-功能覆盖率"><span>7.3.2 功能覆盖率</span></a></h3><h1 id="第7讲-fpga调试与测试技术深度解析-1" tabindex="-1"><a class="header-anchor" href="#第7讲-fpga调试与测试技术深度解析-1"><span>第7讲：FPGA调试与测试技术深度解析</span></a></h1><h2 id="_7-1-在线逻辑分析仪-ila-高级应用-1" tabindex="-1"><a class="header-anchor" href="#_7-1-在线逻辑分析仪-ila-高级应用-1"><span>7.1 在线逻辑分析仪(ILA)高级应用</span></a></h2><h3 id="_7-1-1-智能触发配置-1" tabindex="-1"><a class="header-anchor" href="#_7-1-1-智能触发配置-1"><span>7.1.1 智能触发配置</span></a></h3><ol><li>多条件组合触发逻辑设计 <ul><li>边沿/电平/计数复合触发模式</li><li>触发条件布尔表达式配置（AND/OR/NOT）</li></ul><div class="language-tcl line-numbers-mode" data-highlighter="shiki" data-ext="tcl" data-title="tcl" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">set_property TRIGGER_COMPARE_LOGIC expr { </span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  (TRIGGER0 &amp; TRIGGER1) | (!TRIGGER2[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] &gt; </span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">4</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&#39;hA) </span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">} [get_hw_ilas]</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li>窗口触发进阶应用 <ul><li>预触发/后触发数据捕获比例优化</li><li>存储深度与采样率关系公式： $$存储深度 = \frac{片上BRAM容量}{数据位宽 \times 通道数}$$</li></ul></li></ol><h3 id="_7-1-2-多核调试技术-1" tabindex="-1"><a class="header-anchor" href="#_7-1-2-多核调试技术-1"><span>7.1.2 多核调试技术</span></a></h3><ol><li>跨时钟域同步调试方案 <ul><li>异步FIFO数据一致性检查</li><li>时钟域交叉（CDC）验证流程</li></ul></li><li>分布式ILA组网调试 <ul><li>多Tile间触发信号同步机制</li><li>全局触发网络(GTN)配置流程</li></ul></li></ol><p><img src="https://via.placeholder.com/600x200?text=Multi-core+ILA+Debug+Architecture" alt="ILA多核调试架构"></p><h2 id="_7-2-虚拟输入输出-vio-交互式调试-1" tabindex="-1"><a class="header-anchor" href="#_7-2-虚拟输入输出-vio-交互式调试-1"><span>7.2 虚拟输入输出(VIO)交互式调试</span></a></h2><h3 id="_7-2-1-动态调试接口-1" tabindex="-1"><a class="header-anchor" href="#_7-2-1-动态调试接口-1"><span>7.2.1 动态调试接口</span></a></h3><ol><li>实时信号注入技术 <ul><li>伪随机激励生成算法</li><li>基于XML的激励模式描述</li></ul><div class="language-xml line-numbers-mode" data-highlighter="shiki" data-ext="xml" data-title="xml" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">stimulus_pattern</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  &lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">cycle</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;10&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">cycle</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  &lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">value</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;"> type</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">=</span><span style="--shiki-light:#50A14F;--shiki-dark:#98C379;">&quot;hex&quot;</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;A5&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">value</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">  &lt;</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">constraint</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;data[3:0] != 4&#39;hF&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">constraint</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&lt;/</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">stimulus_pattern</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">&gt;</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li>片上监控系统 <ul><li>关键路径时序余量监测</li><li>温度/电压传感器数据可视化</li></ul></li></ol><h3 id="_7-2-2-联合调试方案-1" tabindex="-1"><a class="header-anchor" href="#_7-2-2-联合调试方案-1"><span>7.2.2 联合调试方案</span></a></h3><ol><li>ILA+VIO协同工作流程 <ul><li>触发条件与激励注入联动</li><li>调试状态机设计：</li></ul><div class="language- line-numbers-mode" data-highlighter="shiki" data-ext="" data-title="" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>[初始状态] -&gt; [激励注入] -&gt; [触发捕获] -&gt; [数据分析]</span></span>
<span class="line"><span>      ^                             |</span></span>
<span class="line"><span>      |_____________________________|</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li></ol><h2 id="_7-3-覆盖率驱动的验证方法-1" tabindex="-1"><a class="header-anchor" href="#_7-3-覆盖率驱动的验证方法-1"><span>7.3 覆盖率驱动的验证方法</span></a></h2><h3 id="_7-3-1-代码覆盖率分析-1" tabindex="-1"><a class="header-anchor" href="#_7-3-1-代码覆盖率分析-1"><span>7.3.1 代码覆盖率分析</span></a></h3><table><thead><tr><th>覆盖率类型</th><th>测量标准</th><th>目标值</th></tr></thead><tbody><tr><td>行覆盖率</td><td>可执行代码行</td><td>≥95%</td></tr><tr><td>分支覆盖率</td><td>if/case语句路径</td><td>≥90%</td></tr><tr><td>条件覆盖率</td><td>布尔表达式组合</td><td>≥80%</td></tr></tbody></table><h3 id="_7-3-2-功能覆盖率分析" tabindex="-1"><a class="header-anchor" href="#_7-3-2-功能覆盖率分析"><span>7.3.2 功能覆盖率分析</span></a></h3><ol><li>覆盖组(covergroup)设计规范 <ul><li>交叉覆盖项定义方法</li><li>权重分配与目标达成算法</li></ul><div class="language-systemverilog line-numbers-mode" data-highlighter="shiki" data-ext="systemverilog" data-title="systemverilog" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>covergroup cg_uart_transaction;</span></span>
<span class="line"><span>  baud_rate: coverpoint baud {</span></span>
<span class="line"><span>    bins standard = {9600, 19200, 38400, 57600, 115200};</span></span>
<span class="line"><span>  }</span></span>
<span class="line"><span>  data_length: coverpoint length {</span></span>
<span class="line"><span>    bins short = {[1:8]};</span></span>
<span class="line"><span>    bins long = {[9:16]};</span></span>
<span class="line"><span>  }</span></span>
<span class="line"><span>  cross baud_rate, data_length;</span></span>
<span class="line"><span>endgroup</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li>覆盖率合并技术 <ul><li>分布式验证环境数据聚合</li><li>覆盖率收敛曲线分析方法</li></ul></li></ol><h2 id="_7-4-边界扫描测试进阶" tabindex="-1"><a class="header-anchor" href="#_7-4-边界扫描测试进阶"><span>7.4 边界扫描测试进阶</span></a></h2><h3 id="_7-4-1-jtag协议解析" tabindex="-1"><a class="header-anchor" href="#_7-4-1-jtag协议解析"><span>7.4.1 JTAG协议解析</span></a></h3><ol><li>TAP控制器状态迁移 <img src="https://via.placeholder.com/400x300?text=TAP+Controller+State+Machine" alt="TAP状态机"></li><li>边界扫描描述语言(BSDL) <ul><li>器件特性描述语法</li><li>安全约束条件定义</li></ul></li></ol><h3 id="_7-4-2-高级应用技术" tabindex="-1"><a class="header-anchor" href="#_7-4-2-高级应用技术"><span>7.4.2 高级应用技术</span></a></h3><ol><li>板级互连测试 <ul><li>短路/开路故障模型</li><li>测试向量生成算法</li></ul></li><li>在线编程(ISP)实现 <ul><li>Flash配置接口设计</li><li>多器件级联编程协议</li></ul></li></ol><h2 id="_7-5-实际工程案例分析" tabindex="-1"><a class="header-anchor" href="#_7-5-实际工程案例分析"><span>7.5 实际工程案例分析</span></a></h2><h3 id="案例1-高速serdes调试" tabindex="-1"><a class="header-anchor" href="#案例1-高速serdes调试"><span>案例1：高速SerDes调试</span></a></h3><ol><li>眼图测量与均衡参数优化 <ul><li>预加重/去加重配置</li><li>误码率(BER)测试方法</li></ul><div class="language- line-numbers-mode" data-highlighter="shiki" data-ext="" data-title="" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>// 眼图扫描TCL脚本</span></span>
<span class="line"><span>set_property EYE_SCAN_MODE Horizontal [get_hw_ilas 1]</span></span>
<span class="line"><span>launch_hw_ila_eye_scan -use_hw_ila 1</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li></ol><h3 id="案例2-多板卡系统验证" tabindex="-1"><a class="header-anchor" href="#案例2-多板卡系统验证"><span>案例2：多板卡系统验证</span></a></h3><ol><li>分布式验证架构 <ul><li>测试任务动态分配算法</li><li>跨板卡时钟同步方案</li></ul></li><li>系统级覆盖率分析 <ul><li>端到端事务追踪</li><li>性能瓶颈分析方法</li></ul></li></ol></div><!----><footer class="vp-page-meta"><!----><div class="vp-meta-item git-info"><div class="update-time"><span class="vp-meta-label">上次编辑于: </span><span class="vp-meta-info" data-allow-mismatch="text">2025/2/7 14:05:57</span></div><div class="contributors"><span class="vp-meta-label">贡献者: </span><!--[--><!--[--><span class="vp-meta-info" title="email: zhouxzh@gdut.edu.cn">Xianzhong Zhou</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="route-link auto-link prev" href="/FPGA-course/book/chapter6.html" aria-label="第6讲：设计优化技术" iconsizing="both"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><!---->第6讲：设计优化技术</div></a><a class="route-link auto-link next" href="/FPGA-course/book/chapter8.html" aria-label="第8讲：前沿技术专题" iconsizing="both"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">第8讲：前沿技术专题<!----></div></a></nav><!----><!----><!--]--></main><!--]--><!----></div><!--]--><!--]--><!--[--><!----><!--[--><!--]--><!--]--><!--]--></div>
    <script type="module" src="/FPGA-course/assets/app-CQMcl85D.js" defer></script>
  </body>
</html>
