$date
	Fri Mar 08 12:20:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_subtractor_tb $end
$var wire 1 ! output_diff $end
$var wire 1 " output_borrow $end
$var reg 1 # input_a $end
$var reg 1 $ input_b $end
$scope module G1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " borrow $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#100
0!
1$
#200
1"
0!
0$
1#
#300
1!
0"
1$
#400
