/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_1__0__MASK 0x02u
#define Pin_1__0__PC CYREG_PRT2_PC1
#define Pin_1__0__PORT 2u
#define Pin_1__0__SHIFT 1u
#define Pin_1__AG CYREG_PRT2_AG
#define Pin_1__AMUX CYREG_PRT2_AMUX
#define Pin_1__BIE CYREG_PRT2_BIE
#define Pin_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__BYP CYREG_PRT2_BYP
#define Pin_1__CTL CYREG_PRT2_CTL
#define Pin_1__DM0 CYREG_PRT2_DM0
#define Pin_1__DM1 CYREG_PRT2_DM1
#define Pin_1__DM2 CYREG_PRT2_DM2
#define Pin_1__DR CYREG_PRT2_DR
#define Pin_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__MASK 0x02u
#define Pin_1__PORT 2u
#define Pin_1__PRT CYREG_PRT2_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__PS CYREG_PRT2_PS
#define Pin_1__SHIFT 1u
#define Pin_1__SLW CYREG_PRT2_SLW

/* Aceptar */
#define Aceptar__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Aceptar__0__MASK 0x02u
#define Aceptar__0__PC CYREG_PRT3_PC1
#define Aceptar__0__PORT 3u
#define Aceptar__0__SHIFT 1u
#define Aceptar__AG CYREG_PRT3_AG
#define Aceptar__AMUX CYREG_PRT3_AMUX
#define Aceptar__BIE CYREG_PRT3_BIE
#define Aceptar__BIT_MASK CYREG_PRT3_BIT_MASK
#define Aceptar__BYP CYREG_PRT3_BYP
#define Aceptar__CTL CYREG_PRT3_CTL
#define Aceptar__DM0 CYREG_PRT3_DM0
#define Aceptar__DM1 CYREG_PRT3_DM1
#define Aceptar__DM2 CYREG_PRT3_DM2
#define Aceptar__DR CYREG_PRT3_DR
#define Aceptar__INP_DIS CYREG_PRT3_INP_DIS
#define Aceptar__INTSTAT CYREG_PICU3_INTSTAT
#define Aceptar__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Aceptar__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Aceptar__LCD_EN CYREG_PRT3_LCD_EN
#define Aceptar__MASK 0x02u
#define Aceptar__PORT 3u
#define Aceptar__PRT CYREG_PRT3_PRT
#define Aceptar__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Aceptar__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Aceptar__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Aceptar__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Aceptar__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Aceptar__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Aceptar__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Aceptar__PS CYREG_PRT3_PS
#define Aceptar__SHIFT 1u
#define Aceptar__SLW CYREG_PRT3_SLW
#define Aceptar__SNAP CYREG_PICU3_SNAP

/* Tiempos */
#define Tiempos__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Tiempos__0__MASK 0x01u
#define Tiempos__0__PC CYREG_PRT2_PC0
#define Tiempos__0__PORT 2u
#define Tiempos__0__SHIFT 0u
#define Tiempos__AG CYREG_PRT2_AG
#define Tiempos__AMUX CYREG_PRT2_AMUX
#define Tiempos__BIE CYREG_PRT2_BIE
#define Tiempos__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tiempos__BYP CYREG_PRT2_BYP
#define Tiempos__CTL CYREG_PRT2_CTL
#define Tiempos__DM0 CYREG_PRT2_DM0
#define Tiempos__DM1 CYREG_PRT2_DM1
#define Tiempos__DM2 CYREG_PRT2_DM2
#define Tiempos__DR CYREG_PRT2_DR
#define Tiempos__INP_DIS CYREG_PRT2_INP_DIS
#define Tiempos__INTSTAT CYREG_PICU2_INTSTAT
#define Tiempos__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tiempos__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tiempos__LCD_EN CYREG_PRT2_LCD_EN
#define Tiempos__MASK 0x01u
#define Tiempos__PORT 2u
#define Tiempos__PRT CYREG_PRT2_PRT
#define Tiempos__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tiempos__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tiempos__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tiempos__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tiempos__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tiempos__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tiempos__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tiempos__PS CYREG_PRT2_PS
#define Tiempos__SHIFT 0u
#define Tiempos__SLW CYREG_PRT2_SLW
#define Tiempos__SNAP CYREG_PICU2_SNAP

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* C_Negras */
#define C_Negras__0__INTTYPE CYREG_PICU0_INTTYPE0
#define C_Negras__0__MASK 0x01u
#define C_Negras__0__PC CYREG_PRT0_PC0
#define C_Negras__0__PORT 0u
#define C_Negras__0__SHIFT 0u
#define C_Negras__AG CYREG_PRT0_AG
#define C_Negras__AMUX CYREG_PRT0_AMUX
#define C_Negras__BIE CYREG_PRT0_BIE
#define C_Negras__BIT_MASK CYREG_PRT0_BIT_MASK
#define C_Negras__BYP CYREG_PRT0_BYP
#define C_Negras__CTL CYREG_PRT0_CTL
#define C_Negras__DM0 CYREG_PRT0_DM0
#define C_Negras__DM1 CYREG_PRT0_DM1
#define C_Negras__DM2 CYREG_PRT0_DM2
#define C_Negras__DR CYREG_PRT0_DR
#define C_Negras__INP_DIS CYREG_PRT0_INP_DIS
#define C_Negras__INTSTAT CYREG_PICU0_INTSTAT
#define C_Negras__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define C_Negras__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define C_Negras__LCD_EN CYREG_PRT0_LCD_EN
#define C_Negras__MASK 0x01u
#define C_Negras__PORT 0u
#define C_Negras__PRT CYREG_PRT0_PRT
#define C_Negras__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define C_Negras__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define C_Negras__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define C_Negras__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define C_Negras__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define C_Negras__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define C_Negras__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define C_Negras__PS CYREG_PRT0_PS
#define C_Negras__SHIFT 0u
#define C_Negras__SLW CYREG_PRT0_SLW
#define C_Negras__SNAP CYREG_PICU0_SNAP

/* N_Negras */
#define N_Negras__0__INTTYPE CYREG_PICU15_INTTYPE0
#define N_Negras__0__MASK 0x01u
#define N_Negras__0__PC CYREG_IO_PC_PRT15_PC0
#define N_Negras__0__PORT 15u
#define N_Negras__0__SHIFT 0u
#define N_Negras__AG CYREG_PRT15_AG
#define N_Negras__AMUX CYREG_PRT15_AMUX
#define N_Negras__BIE CYREG_PRT15_BIE
#define N_Negras__BIT_MASK CYREG_PRT15_BIT_MASK
#define N_Negras__BYP CYREG_PRT15_BYP
#define N_Negras__CTL CYREG_PRT15_CTL
#define N_Negras__DM0 CYREG_PRT15_DM0
#define N_Negras__DM1 CYREG_PRT15_DM1
#define N_Negras__DM2 CYREG_PRT15_DM2
#define N_Negras__DR CYREG_PRT15_DR
#define N_Negras__INP_DIS CYREG_PRT15_INP_DIS
#define N_Negras__INTSTAT CYREG_PICU15_INTSTAT
#define N_Negras__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define N_Negras__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define N_Negras__LCD_EN CYREG_PRT15_LCD_EN
#define N_Negras__MASK 0x01u
#define N_Negras__PORT 15u
#define N_Negras__PRT CYREG_PRT15_PRT
#define N_Negras__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define N_Negras__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define N_Negras__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define N_Negras__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define N_Negras__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define N_Negras__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define N_Negras__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define N_Negras__PS CYREG_PRT15_PS
#define N_Negras__SHIFT 0u
#define N_Negras__SLW CYREG_PRT15_SLW
#define N_Negras__SNAP CYREG_PICU_15_SNAP_15

/* B_Blancas */
#define B_Blancas__0__INTTYPE CYREG_PICU12_INTTYPE7
#define B_Blancas__0__MASK 0x80u
#define B_Blancas__0__PC CYREG_PRT12_PC7
#define B_Blancas__0__PORT 12u
#define B_Blancas__0__SHIFT 7u
#define B_Blancas__AG CYREG_PRT12_AG
#define B_Blancas__BIE CYREG_PRT12_BIE
#define B_Blancas__BIT_MASK CYREG_PRT12_BIT_MASK
#define B_Blancas__BYP CYREG_PRT12_BYP
#define B_Blancas__DM0 CYREG_PRT12_DM0
#define B_Blancas__DM1 CYREG_PRT12_DM1
#define B_Blancas__DM2 CYREG_PRT12_DM2
#define B_Blancas__DR CYREG_PRT12_DR
#define B_Blancas__INP_DIS CYREG_PRT12_INP_DIS
#define B_Blancas__INTSTAT CYREG_PICU12_INTSTAT
#define B_Blancas__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define B_Blancas__MASK 0x80u
#define B_Blancas__PORT 12u
#define B_Blancas__PRT CYREG_PRT12_PRT
#define B_Blancas__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define B_Blancas__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define B_Blancas__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define B_Blancas__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define B_Blancas__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define B_Blancas__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define B_Blancas__PS CYREG_PRT12_PS
#define B_Blancas__SHIFT 7u
#define B_Blancas__SIO_CFG CYREG_PRT12_SIO_CFG
#define B_Blancas__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define B_Blancas__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define B_Blancas__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define B_Blancas__SLW CYREG_PRT12_SLW
#define B_Blancas__SNAP CYREG_PICU12_SNAP

/* C_Blancas */
#define C_Blancas__0__INTTYPE CYREG_PICU1_INTTYPE4
#define C_Blancas__0__MASK 0x10u
#define C_Blancas__0__PC CYREG_PRT1_PC4
#define C_Blancas__0__PORT 1u
#define C_Blancas__0__SHIFT 4u
#define C_Blancas__AG CYREG_PRT1_AG
#define C_Blancas__AMUX CYREG_PRT1_AMUX
#define C_Blancas__BIE CYREG_PRT1_BIE
#define C_Blancas__BIT_MASK CYREG_PRT1_BIT_MASK
#define C_Blancas__BYP CYREG_PRT1_BYP
#define C_Blancas__CTL CYREG_PRT1_CTL
#define C_Blancas__DM0 CYREG_PRT1_DM0
#define C_Blancas__DM1 CYREG_PRT1_DM1
#define C_Blancas__DM2 CYREG_PRT1_DM2
#define C_Blancas__DR CYREG_PRT1_DR
#define C_Blancas__INP_DIS CYREG_PRT1_INP_DIS
#define C_Blancas__INTSTAT CYREG_PICU1_INTSTAT
#define C_Blancas__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define C_Blancas__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define C_Blancas__LCD_EN CYREG_PRT1_LCD_EN
#define C_Blancas__MASK 0x10u
#define C_Blancas__PORT 1u
#define C_Blancas__PRT CYREG_PRT1_PRT
#define C_Blancas__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define C_Blancas__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define C_Blancas__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define C_Blancas__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define C_Blancas__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define C_Blancas__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define C_Blancas__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define C_Blancas__PS CYREG_PRT1_PS
#define C_Blancas__SHIFT 4u
#define C_Blancas__SLW CYREG_PRT1_SLW
#define C_Blancas__SNAP CYREG_PICU1_SNAP

/* Lcd_Juego */
#define Lcd_Juego_LCDPort__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Lcd_Juego_LCDPort__0__MASK 0x01u
#define Lcd_Juego_LCDPort__0__PC CYREG_PRT12_PC0
#define Lcd_Juego_LCDPort__0__PORT 12u
#define Lcd_Juego_LCDPort__0__SHIFT 0u
#define Lcd_Juego_LCDPort__1__INTTYPE CYREG_PICU12_INTTYPE1
#define Lcd_Juego_LCDPort__1__MASK 0x02u
#define Lcd_Juego_LCDPort__1__PC CYREG_PRT12_PC1
#define Lcd_Juego_LCDPort__1__PORT 12u
#define Lcd_Juego_LCDPort__1__SHIFT 1u
#define Lcd_Juego_LCDPort__2__INTTYPE CYREG_PICU12_INTTYPE2
#define Lcd_Juego_LCDPort__2__MASK 0x04u
#define Lcd_Juego_LCDPort__2__PC CYREG_PRT12_PC2
#define Lcd_Juego_LCDPort__2__PORT 12u
#define Lcd_Juego_LCDPort__2__SHIFT 2u
#define Lcd_Juego_LCDPort__3__INTTYPE CYREG_PICU12_INTTYPE3
#define Lcd_Juego_LCDPort__3__MASK 0x08u
#define Lcd_Juego_LCDPort__3__PC CYREG_PRT12_PC3
#define Lcd_Juego_LCDPort__3__PORT 12u
#define Lcd_Juego_LCDPort__3__SHIFT 3u
#define Lcd_Juego_LCDPort__4__INTTYPE CYREG_PICU12_INTTYPE4
#define Lcd_Juego_LCDPort__4__MASK 0x10u
#define Lcd_Juego_LCDPort__4__PC CYREG_PRT12_PC4
#define Lcd_Juego_LCDPort__4__PORT 12u
#define Lcd_Juego_LCDPort__4__SHIFT 4u
#define Lcd_Juego_LCDPort__5__INTTYPE CYREG_PICU12_INTTYPE5
#define Lcd_Juego_LCDPort__5__MASK 0x20u
#define Lcd_Juego_LCDPort__5__PC CYREG_PRT12_PC5
#define Lcd_Juego_LCDPort__5__PORT 12u
#define Lcd_Juego_LCDPort__5__SHIFT 5u
#define Lcd_Juego_LCDPort__6__INTTYPE CYREG_PICU12_INTTYPE6
#define Lcd_Juego_LCDPort__6__MASK 0x40u
#define Lcd_Juego_LCDPort__6__PC CYREG_PRT12_PC6
#define Lcd_Juego_LCDPort__6__PORT 12u
#define Lcd_Juego_LCDPort__6__SHIFT 6u
#define Lcd_Juego_LCDPort__AG CYREG_PRT12_AG
#define Lcd_Juego_LCDPort__BIE CYREG_PRT12_BIE
#define Lcd_Juego_LCDPort__BIT_MASK CYREG_PRT12_BIT_MASK
#define Lcd_Juego_LCDPort__BYP CYREG_PRT12_BYP
#define Lcd_Juego_LCDPort__DM0 CYREG_PRT12_DM0
#define Lcd_Juego_LCDPort__DM1 CYREG_PRT12_DM1
#define Lcd_Juego_LCDPort__DM2 CYREG_PRT12_DM2
#define Lcd_Juego_LCDPort__DR CYREG_PRT12_DR
#define Lcd_Juego_LCDPort__INP_DIS CYREG_PRT12_INP_DIS
#define Lcd_Juego_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Lcd_Juego_LCDPort__MASK 0x7Fu
#define Lcd_Juego_LCDPort__PORT 12u
#define Lcd_Juego_LCDPort__PRT CYREG_PRT12_PRT
#define Lcd_Juego_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Lcd_Juego_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Lcd_Juego_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Lcd_Juego_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Lcd_Juego_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Lcd_Juego_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Lcd_Juego_LCDPort__PS CYREG_PRT12_PS
#define Lcd_Juego_LCDPort__SHIFT 0u
#define Lcd_Juego_LCDPort__SIO_CFG CYREG_PRT12_SIO_CFG
#define Lcd_Juego_LCDPort__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Lcd_Juego_LCDPort__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Lcd_Juego_LCDPort__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Lcd_Juego_LCDPort__SLW CYREG_PRT12_SLW

/* isr_Timer */
#define isr_Timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Timer__INTC_MASK 0x20000u
#define isr_Timer__INTC_NUMBER 17u
#define isr_Timer__INTC_PRIOR_NUM 7u
#define isr_Timer__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_Timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Negras */
#define isr_Negras__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Negras__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Negras__INTC_MASK 0x10u
#define isr_Negras__INTC_NUMBER 4u
#define isr_Negras__INTC_PRIOR_NUM 7u
#define isr_Negras__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_Negras__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Negras__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Aceptar */
#define isr_Aceptar__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Aceptar__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Aceptar__INTC_MASK 0x80u
#define isr_Aceptar__INTC_NUMBER 7u
#define isr_Aceptar__INTC_PRIOR_NUM 7u
#define isr_Aceptar__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_Aceptar__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Aceptar__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Blancas */
#define isr_Blancas__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Blancas__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Blancas__INTC_MASK 0x20u
#define isr_Blancas__INTC_NUMBER 5u
#define isr_Blancas__INTC_PRIOR_NUM 7u
#define isr_Blancas__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_Blancas__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Blancas__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Tiempos */
#define isr_Tiempos__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Tiempos__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Tiempos__INTC_MASK 0x40u
#define isr_Tiempos__INTC_NUMBER 6u
#define isr_Tiempos__INTC_PRIOR_NUM 7u
#define isr_Tiempos__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_Tiempos__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Tiempos__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* isr_N_Negras */
#define isr_N_Negras__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_N_Negras__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_N_Negras__INTC_MASK 0x1000u
#define isr_N_Negras__INTC_NUMBER 12u
#define isr_N_Negras__INTC_PRIOR_NUM 7u
#define isr_N_Negras__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define isr_N_Negras__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_N_Negras__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_B_Blancas */
#define isr_B_Blancas__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_B_Blancas__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_B_Blancas__INTC_MASK 0x800u
#define isr_B_Blancas__INTC_NUMBER 11u
#define isr_B_Blancas__INTC_PRIOR_NUM 7u
#define isr_B_Blancas__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_B_Blancas__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_B_Blancas__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00020000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
