Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/XilinxPrj/OLED/Test_oled/OLED_Ctrl.vhd" in Library work.
Architecture behavioral of Entity oled_ctrl is up to date.
Compiling vhdl file "C:/XilinxPrj/OLED/Test_oled/I2C_Master.vhd" in Library work.
Architecture structure of Entity i2c_master is up to date.
Compiling vhdl file "C:/XilinxPrj/OLED/Test_oled/Stoper.vhd" in Library work.
Entity <stoper> compiled.
Entity <stoper> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/XilinxPrj/OLED/Test_oled/Selector.vhd" in Library work.
Architecture behavioral of Entity selector is up to date.
Compiling vhdl file "C:/XilinxPrj/OLED/Test_oled/top.vhf" in Library work.
Architecture behavioral of Entity ifd_mxilinx_top is up to date.
Architecture behavioral of Entity top is up to date.
Compiling vhdl file "C:/XilinxPrj/OLED/Test_oled/Counter.vhf" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/XilinxPrj/OLED/Test_oled/Main.vhf" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OLED_Ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <I2C_Master> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <Stoper> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Selector> in library <work> (architecture <behavioral>) with generics.
	DATA_WIDTH = 64
	IMAGE0 = "MIF/0.MIF"
	IMAGE1 = "MIF/1.MIF"
	IMAGE2 = "MIF/2.MIF"
	IMAGE3 = "MIF/3.MIF"
	IMAGE4 = "MIF/4.MIF"
	IMAGE5 = "MIF/5.MIF"
	IMAGE6 = "MIF/6.MIF"
	IMAGE7 = "MIF/7.MIF"
	IMAGE8 = "MIF/8.MIF"
	IMAGE9 = "MIF/9.MIF"
	IMAGE_SIZE = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/XilinxPrj/OLED/Test_oled/Main.vhf" line 138: Unconnected output port 'FIFO_Empty' of component 'I2C_Master'.
WARNING:Xst:753 - "C:/XilinxPrj/OLED/Test_oled/Main.vhf" line 138: Unconnected output port 'FIFO_DO' of component 'I2C_Master'.
WARNING:Xst:2211 - "C:/XilinxPrj/OLED/Test_oled/Main.vhf" line 155: Instantiating black box module <PS2_Kbd>.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <OLED_Ctrl> in library <work> (Architecture <behavioral>).
Entity <OLED_Ctrl> analyzed. Unit <OLED_Ctrl> generated.

Analyzing Entity <I2C_Master> in library <work> (Architecture <structure>).
    Set user-defined property "INIT =  0" for instance <RdNotWr> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_4> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_5> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_6> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregOut_7> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <NACK_12> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_4> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_5> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_6> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <sregIn_7> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBits_0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBits_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBits_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBits_3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_4> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_5> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_6> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntSCL_7> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBytes_0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBytes_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBytes_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <cntBytes_3> in unit <I2C_Master>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOB1> in unit <I2C_Master>.
    Set user-defined property "DRIVE =  12" for instance <IOB1> in unit <I2C_Master>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOB1> in unit <I2C_Master>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOB1> in unit <I2C_Master>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOB1> in unit <I2C_Master>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOB1> in unit <I2C_Master>.
    Set user-defined property "SLEW =  20" for instance <IOB1> in unit <I2C_Master>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOB2> in unit <I2C_Master>.
    Set user-defined property "DRIVE =  12" for instance <IOB2> in unit <I2C_Master>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOB2> in unit <I2C_Master>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOB2> in unit <I2C_Master>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOB2> in unit <I2C_Master>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOB2> in unit <I2C_Master>.
    Set user-defined property "SLEW =  20" for instance <IOB2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <state_FSM_FFd3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <state_FSM_FFd1> in unit <I2C_Master>.
    Set user-defined property "INIT =  1" for instance <state_FSM_FFd6> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <state_FSM_FFd4> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrWr_3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrWr_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrWr_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrWr_0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrRd_3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrRd_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrRd_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_addrRd_0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM8> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM7> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM6> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM5> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM4> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM3> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM2> in unit <I2C_Master>.
    Set user-defined property "INIT =  0000" for instance <i_FIFO_Mram_RAM1> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <i_FIFO_iFull> in unit <I2C_Master>.
    Set user-defined property "INIT =  1" for instance <i_FIFO_iEmpty> in unit <I2C_Master>.
    Set user-defined property "INIT =  6" for instance <Mcount_cntBits_xor_1_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  6A" for instance <Mcount_cntBits_xor_2_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  6AAA" for instance <Mcount_cntBits_xor_3_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  8" for instance <RdNotWr_and00001> in unit <I2C_Master>.
    Set user-defined property "INIT =  EB41" for instance <Mcount_cntBytes_xor_1_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  0080" for instance <NACK_and00007> in unit <I2C_Master>.
    Set user-defined property "INIT =  FE54" for instance <sregOut_mux0000_0_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFBF" for instance <SCLout_mux00008> in unit <I2C_Master>.
    Set user-defined property "INIT =  7" for instance <SCLout_mux000017> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFFB" for instance <SCLout_mux000021> in unit <I2C_Master>.
    Set user-defined property "INIT =  C040" for instance <SCLout_mux000061> in unit <I2C_Master>.
    Set user-defined property "INIT =  0080" for instance <sregIn_and00001> in unit <I2C_Master>.
    Set user-defined property "INIT =  8" for instance <SDAout_mux0003426> in unit <I2C_Master>.
    Set user-defined property "INIT =  8F88" for instance <state_FSM_FFd4_In1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EA" for instance <state_FSM_FFd2_In2> in unit <I2C_Master>.
    Set user-defined property "INIT =  08" for instance <state_FSM_FFd2_In12> in unit <I2C_Master>.
    Set user-defined property "INIT =  2232" for instance <state_FSM_FFd2_In26> in unit <I2C_Master>.
    Set user-defined property "INIT =  0080" for instance <SDAout_mux00038> in unit <I2C_Master>.
    Set user-defined property "INIT =  1" for instance <SDAout_mux000316> in unit <I2C_Master>.
    Set user-defined property "INIT =  FF10" for instance <SDAout_mux000325> in unit <I2C_Master>.
    Set user-defined property "INIT =  F888" for instance <SDAout_mux0003431> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFFE" for instance <SDAout_mux000393> in unit <I2C_Master>.
    Set user-defined property "INIT =  F7FF" for instance <SDAout_mux0003112> in unit <I2C_Master>.
    Set user-defined property "INIT =  E" for instance <SDAout_mux0003139> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFD8" for instance <SDAout_mux0003180> in unit <I2C_Master>.
    Set user-defined property "INIT =  6" for instance <i_FIFO_Result_1_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  6" for instance <i_FIFO_Result_1_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  F7FF" for instance <cntBytes_not0001_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  F2F0" for instance <cntBytes_not0001> in unit <I2C_Master>.
    Set user-defined property "INIT =  FA8A" for instance <state_FSM_FFd3_In> in unit <I2C_Master>.
    Set user-defined property "INIT =  A888" for instance <state_FSM_FFd1_In_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <state_FSM_FFd1_In> in unit <I2C_Master>.
    Set user-defined property "INIT =  E" for instance <cntSCL_or00001> in unit <I2C_Master>.
    Set user-defined property "INIT =  BA" for instance <cntBits_or00001> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFFD" for instance <sregOut_not000111> in unit <I2C_Master>.
    Set user-defined property "INIT =  FEAE" for instance <sregOut_not0001> in unit <I2C_Master>.
    Set user-defined property "INIT =  90" for instance <i_FIFO_iFull_and000076> in unit <I2C_Master>.
    Set user-defined property "INIT =  80" for instance <i_FIFO_iFull_and000096> in unit <I2C_Master>.
    Set user-defined property "INIT =  3237" for instance <i_FIFO_DoPop> in unit <I2C_Master>.
    Set user-defined property "INIT =  5444" for instance <i_FIFO_DoPush40> in unit <I2C_Master>.
    Set user-defined property "INIT =  1" for instance <SCLout> in unit <I2C_Master>.
    Set user-defined property "INIT =  A8" for instance <SCLout_mux0000721> in unit <I2C_Master>.
    Set user-defined property "INIT =  1" for instance <SDAout> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <state_FSM_FFd5> in unit <I2C_Master>.
    Set user-defined property "INIT =  0" for instance <state_FSM_FFd2> in unit <I2C_Master>.
    Set user-defined property "INIT =  2" for instance <Mcount_cntSCL_cy_1_rt> in unit <I2C_Master>.
    Set user-defined property "INIT =  2" for instance <Mcount_cntSCL_cy_2_rt> in unit <I2C_Master>.
    Set user-defined property "INIT =  2" for instance <Mcount_cntSCL_cy_3_rt> in unit <I2C_Master>.
    Set user-defined property "INIT =  2" for instance <Mcount_cntSCL_cy_4_rt> in unit <I2C_Master>.
    Set user-defined property "INIT =  2" for instance <Mcount_cntSCL_cy_5_rt> in unit <I2C_Master>.
    Set user-defined property "INIT =  2" for instance <Mcount_cntSCL_cy_6_rt> in unit <I2C_Master>.
    Set user-defined property "INIT =  2" for instance <Mcount_cntSCL_xor_7_rt> in unit <I2C_Master>.
    Set user-defined property "INIT =  1" for instance <i_FIFO_DoPop_SW2> in unit <I2C_Master>.
    Set user-defined property "INIT =  ABFB" for instance <i_FIFO_iFull_or00001> in unit <I2C_Master>.
    Set user-defined property "INIT =  B" for instance <SDAout_mux000332_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  0020" for instance <sclEnd_cmp_eq00001> in unit <I2C_Master>.
    Set user-defined property "INIT =  ECA0" for instance <SDAout_mux00032041> in unit <I2C_Master>.
    Set user-defined property "INIT =  0040" for instance <i_FIFO_DoPush13> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFBF" for instance <sclEnd_cmp_eq00001_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  2148" for instance <i_FIFO_iFull_and000071> in unit <I2C_Master>.
    Set user-defined property "INIT =  6AAA" for instance <i_FIFO_Result_3_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  6AAA" for instance <i_FIFO_Result_3_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  69C3" for instance <i_FIFO_iEmpty_and000058> in unit <I2C_Master>.
    Set user-defined property "INIT =  8000" for instance <sregOut_not0001_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  69" for instance <i_FIFO_iEmpty_and000067> in unit <I2C_Master>.
    Set user-defined property "INIT =  AE" for instance <i_FIFO_DoPush40_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  D" for instance <i_FIFO_DoPush40_SW1> in unit <I2C_Master>.
    Set user-defined property "INIT =  B8F0" for instance <i_FIFO_iEmpty_or00001> in unit <I2C_Master>.
    Set user-defined property "INIT =  FF01" for instance <SDAout_mux0003157_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  028A" for instance <i_FIFO_iEmpty_and0000102> in unit <I2C_Master>.
    Set user-defined property "INIT =  69C3" for instance <i_FIFO_iFull_and000048> in unit <I2C_Master>.
    Set user-defined property "INIT =  D" for instance <NACK_and000020_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  1000" for instance <NACK_and000022> in unit <I2C_Master>.
    Set user-defined property "INIT =  A8FF" for instance <i_FIFO_DoPop_SW3_G> in unit <I2C_Master>.
    Set user-defined property "INIT =  F1FF" for instance <i_FIFO_DoPop_SW4_G> in unit <I2C_Master>.
    Set user-defined property "INIT =  6A" for instance <i_FIFO_Result_2_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  6A" for instance <i_FIFO_Result_2_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  1000" for instance <SCLout_mux000063> in unit <I2C_Master>.
    Set user-defined property "INIT =  8F88" for instance <state_FSM_FFd5_In1> in unit <I2C_Master>.
    Set user-defined property "INIT =  B313" for instance <Mcount_cntBytes_xor_0_11> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_7_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_6_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_5_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_4_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_3_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_2_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_1_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FD20" for instance <DI_0_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  C9" for instance <Mcount_cntBytes_xor_2_1_SW1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <Mcount_cntBytes_xor_2_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  AAA9" for instance <Mcount_cntBytes_xor_3_1_SW1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <Mcount_cntBytes_xor_3_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_7_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_7_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_6_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_6_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_5_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_5_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_4_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_4_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_3_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_3_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_2_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_2_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_1_1> in unit <I2C_Master>.
    Set user-defined property "INIT =  EC4C" for instance <sregOut_mux0000_1_2> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFFE" for instance <Mcount_cntBytes_xor_3_111> in unit <I2C_Master>.
    Set user-defined property "INIT =  0001" for instance <SDAout_mux0003412> in unit <I2C_Master>.
    Set user-defined property "INIT =  0001" for instance <SDAout_mux0003425> in unit <I2C_Master>.
    Set user-defined property "INIT =  B" for instance <SDAout_mux000337> in unit <I2C_Master>.
    Set user-defined property "INIT =  8" for instance <SDAout_mux000388> in unit <I2C_Master>.
    Set user-defined property "INIT =  7" for instance <SDAout_mux0003107> in unit <I2C_Master>.
    Set user-defined property "INIT =  F1" for instance <state_FSM_FFd3_In_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  C404" for instance <sregOut_not0001_SW1> in unit <I2C_Master>.
    Set user-defined property "INIT =  08" for instance <SDAout_mux000332> in unit <I2C_Master>.
    Set user-defined property "INIT =  4000" for instance <NACK_and000011> in unit <I2C_Master>.
    Set user-defined property "INIT =  D" for instance <i_FIFO_DoPop_SW1> in unit <I2C_Master>.
    Set user-defined property "INIT =  FF7F" for instance <i_FIFO_DoPush13_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  1000" for instance <SDAout_mux000358> in unit <I2C_Master>.
    Set user-defined property "INIT =  C4" for instance <i_FIFO_DoPush0> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFFD" for instance <i_FIFO_DoPop_SW0> in unit <I2C_Master>.
    Set user-defined property "INIT =  FFFE" for instance <SDAout_mux0003157> in unit <I2C_Master>.
    Set user-defined property "INIT =  0990" for instance <i_FIFO_iEmpty_and0000102_SW0> in unit <I2C_Master>.
Entity <I2C_Master> analyzed. Unit <I2C_Master> generated.

Analyzing Entity <Stoper> in library <work> (Architecture <behavioral>).
Entity <Stoper> analyzed. Unit <Stoper> generated.

Analyzing generic Entity <Selector> in library <work> (Architecture <behavioral>).
	DATA_WIDTH = 64
	IMAGE0 = "MIF/0.MIF"
	IMAGE1 = "MIF/1.MIF"
	IMAGE2 = "MIF/2.MIF"
	IMAGE3 = "MIF/3.MIF"
	IMAGE4 = "MIF/4.MIF"
	IMAGE5 = "MIF/5.MIF"
	IMAGE6 = "MIF/6.MIF"
	IMAGE7 = "MIF/7.MIF"
	IMAGE8 = "MIF/8.MIF"
	IMAGE9 = "MIF/9.MIF"
	IMAGE_SIZE = 32
INFO:Xst:1432 - Contents of array <tmpBitmap> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <tmpBitmap> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <Selector> analyzed. Unit <Selector> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <OLED_Ctrl>.
    Related source file is "C:/XilinxPrj/OLED/Test_oled/OLED_Ctrl.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit up counter for signal <cntPush>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <OLED_Ctrl> synthesized.


Synthesizing Unit <Stoper>.
    Related source file is "C:/XilinxPrj/OLED/Test_oled/Stoper.vhd".
WARNING:Xst:647 - Input <E0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <Third_digit>.
    Found 4-bit register for signal <Second_digit>.
    Found 4-bit register for signal <First_digit>.
    Found 4-bit register for signal <Fourth_digit>.
    Found 32-bit up counter for signal <clk_counter>.
    Found 4-bit register for signal <First_counter>.
    Found 4-bit adder for signal <First_counter$addsub0000> created at line 47.
    Found 4-bit up counter for signal <Fourth_counter>.
    Found 4-bit up counter for signal <Second_counter>.
    Found 1-bit register for signal <started>.
    Found 4-bit up counter for signal <Third_counter>.
    Summary:
	inferred   4 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Stoper> synthesized.


Synthesizing Unit <Selector>.
    Related source file is "C:/XilinxPrj/OLED/Test_oled/Selector.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | write_first                                    |
    | Power Up State     | write_first                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x1600-bit ROM for signal <Fourth_number$rom0000>.
    Found 16x1600-bit ROM for signal <Third_number$rom0000>.
    Found 4x64-bit ROM for signal <tmpBitmap$mux0003<2>> created at line 70.
    Found 16x1600-bit ROM for signal <Second_number$rom0000>.
    Found 4x64-bit ROM for signal <tmpBitmap$mux0001<2>> created at line 70.
    Found 16x1600-bit ROM for signal <First_number$rom0000>.
    Found 4x64-bit ROM for signal <tmpBitmap$mux0002<2>> created at line 70.
    Found 4x64-bit ROM for signal <tmpBitmap$mux0000<2>> created at line 70.
    Found 1-bit register for signal <WriteByte>.
    Found 32-bit up counter for signal <blockNumber>.
    Found 8-bit register for signal <chunk>.
    Found 8-bit 8-to-1 multiplexer for signal <chunk$mux0001> created at line 111.
    Found 64-bit 32-to-1 multiplexer for signal <chunk$varindex0000> created at line 111.
    Found 32-bit register for signal <lineNumber>.
    Found 32-bit adder for signal <lineNumber$addsub0000> created at line 117.
    Found 32-bit comparator greatequal for signal <lineNumber$cmp_ge0000> created at line 110.
    Found 32-bit comparator greatequal for signal <lineNumber$cmp_ge0001> created at line 110.
    Found 32-bit comparator less for signal <WriteByte$cmp_lt0000> created at line 110.
    Found 32-bit comparator less for signal <WriteByte$cmp_lt0001> created at line 110.
    Found 1-bit register for signal <writeByteBusy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 ROM(s).
	inferred   1 Counter(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  72 Multiplexer(s).
Unit <Selector> synthesized.


Synthesizing Unit <I2C_Master>.
    Related source file is "C:/XilinxPrj/OLED/Test_oled/I2C_Master.vhd".
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM8_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM7_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM6_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM5_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM4_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM3_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM2_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_i_FIFO_Mram_RAM1_SPO_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NLW_IOB2_O_UNCONNECTED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <I2C_Master> synthesized.


Synthesizing Unit <Main>.
    Related source file is "C:/XilinxPrj/OLED/Test_oled/Main.vhf".
WARNING:Xst:653 - Signal <XLXI_7_ReadCnt_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_7_FIFO_Pop_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 16x1600-bit ROM                                       : 4
 4x64-bit ROM                                          : 4
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 6
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 3
# Registers                                            : 10
 1-bit register                                        : 3
 32-bit register                                       : 1
 4-bit register                                        : 5
 8-bit register                                        : 1
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 2
 64-bit 32-to-1 multiplexer                            : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_14/state/FSM> on signal <state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 write_first  | 00
 write_second | 01
 write_third  | 11
 write_fourth | 10
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_6/state/FSM> on signal <state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 sreset     | 000
 sgo1       | 001
 spush1     | 010
 swait1     | 011
 swaitwrite | 100
 sgo2       | 101
 spush2     | 110
 swait2     | 111
------------------------
Reading core <PS2_Kbd.ngc>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_9>.
INFO:Xst:2261 - The FF/Latch <writeByteBusy> in Unit <XLXI_14> is equivalent to the following FF/Latch, which will be removed : <WriteByte> 

Synthesizing (advanced) Unit <Main>.
INFO:Xst:3045 - The ROM description <XLXI_14/Mrom_First_number_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <XLXI_14/Mrom_Second_number_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <XLXI_14/Mrom_Third_number_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <XLXI_14/Mrom_Fourth_number_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
Unit <Main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 16x1600-bit ROM                                       : 4
 4x64-bit ROM                                          : 4
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 6
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 3
# Registers                                            : 120
 Flip-Flops                                            : 120
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 2
 64-bit 32-to-1 multiplexer                            : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <XLXI_14/writeByteBusy> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <XLXI_14/WriteByte> 

Optimizing unit <Main> ...

Optimizing unit <OLED_Ctrl> ...

Optimizing unit <I2C_Master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 24.
FlipFlop XLXI_10/First_digit_0 has been replicated 1 time(s)
FlipFlop XLXI_10/First_digit_2 has been replicated 1 time(s)
FlipFlop XLXI_10/Fourth_digit_0 has been replicated 1 time(s)
FlipFlop XLXI_10/Fourth_digit_2 has been replicated 1 time(s)
FlipFlop XLXI_10/Second_digit_0 has been replicated 1 time(s)
FlipFlop XLXI_10/Second_digit_2 has been replicated 1 time(s)
FlipFlop XLXI_10/Second_digit_3 has been replicated 1 time(s)
FlipFlop XLXI_10/Third_digit_0 has been replicated 1 time(s)
FlipFlop XLXI_10/Third_digit_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 207
 Flip-Flops                                            : 207

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 2773
#      GND                         : 2
#      INV                         : 50
#      LUT1                        : 109
#      LUT2                        : 137
#      LUT2_D                      : 41
#      LUT2_L                      : 9
#      LUT3                        : 400
#      LUT3_D                      : 79
#      LUT3_L                      : 86
#      LUT4                        : 983
#      LUT4_D                      : 109
#      LUT4_L                      : 130
#      MUXCY                       : 150
#      MUXF5                       : 302
#      MUXF6                       : 72
#      VCC                         : 2
#      XORCY                       : 112
# FlipFlops/Latches                : 244
#      FD                          : 36
#      FDE                         : 113
#      FDE_1                       : 1
#      FDR                         : 13
#      FDRE                        : 74
#      FDRS                        : 3
#      FDS                         : 3
#      FDSE                        : 1
# RAMS                             : 8
#      RAM16X1D                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 3
#      IOBUF                       : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1121  out of   4656    24%  
 Number of Slice Flip Flops:            244  out of   9312     2%  
 Number of 4 input LUTs:               2149  out of   9312    23%  
    Number used as logic:              2133
    Number used as RAMs:                 16
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+-------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)   | Load  |
--------------------------------------------------+-------------------------+-------+
Clk                                               | BUFGP                   | 251   |
XLXI_9/DO_Rdy(XLXI_9/ResDORdy/Mxor_DOut_Result1:O)| NONE(*)(XLXI_10/started)| 1     |
--------------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.452ns (Maximum Frequency: 80.309MHz)
   Minimum input arrival time before clock: 5.795ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 12.452ns (frequency: 80.309MHz)
  Total number of paths / destination ports: 36291 / 548
-------------------------------------------------------------------------
Delay:               12.452ns (Levels of Logic = 11)
  Source:            XLXI_14/state_FSM_FFd1 (FF)
  Destination:       XLXI_14/chunk_3 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: XLXI_14/state_FSM_FFd1 to XLXI_14/chunk_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           401   0.591   1.554  XLXI_14/state_FSM_FFd1 (XLXI_14/state_FSM_FFd1)
     LUT2_D:I0->O         51   0.704   1.272  XLXI_14/lineNumber<1>2211 (N151)
     LUT4:I3->O            1   0.704   0.424  XLXI_14/tmpBitmap<17><27>28 (XLXI_14/tmpBitmap<17><27>28)
     LUT4:I3->O            2   0.704   0.526  XLXI_14/tmpBitmap<17><27>50 (XLXI_14/tmpBitmap<17><27>)
     LUT3:I1->O            1   0.704   0.000  XLXI_14/Mmux_chunk_mux0001_1744 (XLXI_14/Mmux_chunk_mux0001_1734)
     MUXF5:I0->O           1   0.321   0.000  XLXI_14/Mmux_chunk_mux0001_15_f5_12 (XLXI_14/Mmux_chunk_mux0001_15_f513)
     MUXF6:I0->O           1   0.521   0.455  XLXI_14/Mmux_chunk_mux0001_13_f6_6 (XLXI_14/Mmux_chunk_mux0001_13_f67)
     LUT3:I2->O            1   0.704   0.000  XLXI_14/Mmux_chunk_mux0001_9_f5_2_G (N965)
     MUXF5:I1->O           1   0.321   0.455  XLXI_14/Mmux_chunk_mux0001_9_f5_2 (XLXI_14/Mmux_chunk_mux0001_9_f53)
     LUT3:I2->O            1   0.704   0.455  XLXI_14/chunk_mux0001<3>_inv1_F_SW0 (N1138)
     LUT3:I2->O            1   0.704   0.000  XLXI_14/chunk_mux0001<3>_inv1_F (N946)
     MUXF5:I0->O           1   0.321   0.000  XLXI_14/chunk_mux0001<3>_inv1 (XLXI_14/chunk_mux0001<3>)
     FDE:D                     0.308          XLXI_14/chunk_3
    ----------------------------------------
    Total                     12.452ns (7.311ns logic, 5.141ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_9/DO_Rdy'
  Clock period: 3.287ns (frequency: 304.219MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.287ns (Levels of Logic = 1)
  Source:            XLXI_10/started (FF)
  Destination:       XLXI_10/started (FF)
  Source Clock:      XLXI_9/DO_Rdy falling
  Destination Clock: XLXI_9/DO_Rdy falling

  Data Path: XLXI_10/started to XLXI_10/started
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           38   0.591   1.264  XLXI_10/started (XLXI_10/started)
     INV:I->O              1   0.704   0.420  XLXI_10/started_mux00011_INV_0 (XLXI_10/started_mux0001)
     FDE_1:D                   0.308          XLXI_10/started
    ----------------------------------------
    Total                      3.287ns (1.603ns logic, 1.684ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 27 / 26
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       XLXI_7/i_FIFO_iEmpty (FF)
  Destination Clock: Clk rising

  Data Path: Reset to XLXI_7/i_FIFO_iEmpty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.218   1.243  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            1   0.704   0.595  XLXI_7/i_FIFO_DoPush40_SW1 (XLXI_7/N80)
     LUT4:I0->O            1   0.704   0.420  XLXI_7/i_FIFO_iEmpty_or00001 (XLXI_7/i_FIFO_iEmpty_or0000)
     FDRE:R                    0.911          XLXI_7/i_FIFO_iEmpty
    ----------------------------------------
    Total                      5.795ns (3.537ns logic, 2.258ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            XLXI_7/SDAout (FF)
  Destination:       SDA (PAD)
  Source Clock:      Clk rising

  Data Path: XLXI_7/SDAout to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  XLXI_7/SDAout (XLXI_7/SDAout_125)
     IOBUF:T->IO               3.272          XLXI_7/IOB1 (SDA)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SLEW 20": Did not attach to XLXI_7/IOB2.
WARNING:Xst:616 - Invalid property "SLEW 20": Did not attach to XLXI_7/IOB1.


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 38.19 secs
 
--> 

Total memory usage is 283824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    9 (   0 filtered)

