$date
	Wed Jul  9 14:46:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux $end
$var wire 1 ! output_out $end
$var reg 1 " input_a $end
$var reg 1 # input_b $end
$var reg 1 $ input_sel $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1#
#200
1!
0#
1"
#300
1#
#400
0!
0#
0"
1$
#500
1!
1#
#600
0!
0#
1"
#700
1!
1#
#800
