Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb 26 19:37:05 2020
| Host         : Samuel-ThinkPad running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file TopLevel_comp_timing_summary_routed.rpt -pb TopLevel_comp_timing_summary_routed.pb -rpx TopLevel_comp_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel_comp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.413        0.000                      0                  667        0.245        0.000                      0                  667        3.750        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clock        {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.413        0.000                      0                  648        0.245        0.000                      0                  648        3.750        0.000                       0                   105  
sys_clk_pin         7.591        0.000                      0                   19        0.268        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.105ns (38.348%)  route 4.992ns (61.652%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.617     9.984    U1/data_path_i/ALU_0/inst/A[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.328    10.312 r  U1/data_path_i/ALU_0/inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.312    U1/data_path_i/ALU_0/inst/minusOp_carry_i_4_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.844 r  U1/data_path_i/ALU_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.844    U1/data_path_i/ALU_0/inst/minusOp_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  U1/data_path_i/ALU_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.958    U1/data_path_i/ALU_0/inst/minusOp_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  U1/data_path_i/ALU_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    U1/data_path_i/ALU_0/inst/minusOp_carry__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  U1/data_path_i/ALU_0/inst/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.186    U1/data_path_i/ALU_0/inst/minusOp_carry__2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  U1/data_path_i/ALU_0/inst/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.300    U1/data_path_i/ALU_0/inst/minusOp_carry__3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  U1/data_path_i/ALU_0/inst/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.414    U1/data_path_i/ALU_0/inst/minusOp_carry__4_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  U1/data_path_i/ALU_0/inst/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/data_path_i/ALU_0/inst/minusOp_carry__5_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.841 r  U1/data_path_i/ALU_0/inst/minusOp_carry__6/O[3]
                         net (fo=1, routed)           0.579    12.420    U1/data_path_i/ALU_0/inst/minusOp_carry__6_n_4
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.306    12.726 r  U1/data_path_i/ALU_0/inst/ALUOut[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.726    U1/data_path_i/ALU_0/inst/ALUOut[31]_INST_0_i_2_n_0
    SLICE_X5Y18          MUXF7 (Prop_muxf7_I0_O)      0.212    12.938 r  U1/data_path_i/ALU_0/inst/ALUOut[31]_INST_0/O
                         net (fo=5, routed)           0.834    13.772    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_30_31/DIA1
    SLICE_X2Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.513    15.144    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.509    15.653    
                         clock uncertainty           -0.035    15.618    
    SLICE_X2Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    15.185    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 3.006ns (37.406%)  route 5.030ns (62.594%))
  Logic Levels:           11  (CARRY4=7 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.626     9.994    U1/data_path_i/ALU_0/A[0]
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    10.854 r  U1/data_path_i/ALU_0/ALUOut[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.854    U1/data_path_i/ALU_0/ALUOut[3]_INST_0_i_3_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  U1/data_path_i/ALU_0/ALUOut[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.968    U1/data_path_i/ALU_0/ALUOut[7]_INST_0_i_3_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.082 r  U1/data_path_i/ALU_0/ALUOut[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.082    U1/data_path_i/ALU_0/ALUOut[11]_INST_0_i_3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.196 r  U1/data_path_i/ALU_0/ALUOut[15]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.196    U1/data_path_i/ALU_0/ALUOut[15]_INST_0_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  U1/data_path_i/ALU_0/ALUOut[19]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    U1/data_path_i/ALU_0/ALUOut[19]_INST_0_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.424 r  U1/data_path_i/ALU_0/ALUOut[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.424    U1/data_path_i/ALU_0/ALUOut[23]_INST_0_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.758 r  U1/data_path_i/ALU_0/ALUOut[27]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.666    12.424    U1/data_path_i/ALU_0/inst/ALUOut[27]_0[1]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.303    12.727 r  U1/data_path_i/ALU_0/inst/ALUOut[25]_INST_0_i_1/O
                         net (fo=2, routed)           0.000    12.727    U1/data_path_i/ALU_0/inst/ALUOut[25]_INST_0_i_1_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.209    12.936 r  U1/data_path_i/ALU_0/inst/ALUOut[25]_INST_0/O
                         net (fo=3, routed)           0.776    13.711    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/DIA1
    SLICE_X6Y14          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.512    15.143    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y14          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.495    15.638    
                         clock uncertainty           -0.035    15.603    
    SLICE_X6Y14          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    15.172    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 2.858ns (35.693%)  route 5.149ns (64.307%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.617     9.984    U1/data_path_i/ALU_0/inst/A[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.328    10.312 r  U1/data_path_i/ALU_0/inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.312    U1/data_path_i/ALU_0/inst/minusOp_carry_i_4_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.844 r  U1/data_path_i/ALU_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.844    U1/data_path_i/ALU_0/inst/minusOp_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  U1/data_path_i/ALU_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.958    U1/data_path_i/ALU_0/inst/minusOp_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  U1/data_path_i/ALU_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    U1/data_path_i/ALU_0/inst/minusOp_carry__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.311 r  U1/data_path_i/ALU_0/inst/minusOp_carry__2/O[2]
                         net (fo=1, routed)           0.532    11.843    U1/data_path_i/ALU_0/inst/minusOp_carry__2_n_5
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.302    12.145 f  U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.145    U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_2_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I0_O)      0.209    12.354 f  U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_1/O
                         net (fo=3, routed)           0.451    12.805    U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_1_n_0
    SLICE_X8Y11          LUT1 (Prop_lut1_I0_O)        0.290    13.095 r  U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0/O
                         net (fo=2, routed)           0.587    13.682    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_12_17/DIB0
    SLICE_X6Y13          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.512    15.143    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y13          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.495    15.638    
                         clock uncertainty           -0.035    15.603    
    SLICE_X6Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.392    15.211    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 2.858ns (35.714%)  route 5.144ns (64.286%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.617     9.984    U1/data_path_i/ALU_0/inst/A[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.328    10.312 r  U1/data_path_i/ALU_0/inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.312    U1/data_path_i/ALU_0/inst/minusOp_carry_i_4_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.844 r  U1/data_path_i/ALU_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.844    U1/data_path_i/ALU_0/inst/minusOp_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  U1/data_path_i/ALU_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.958    U1/data_path_i/ALU_0/inst/minusOp_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  U1/data_path_i/ALU_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    U1/data_path_i/ALU_0/inst/minusOp_carry__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.311 r  U1/data_path_i/ALU_0/inst/minusOp_carry__2/O[2]
                         net (fo=1, routed)           0.532    11.843    U1/data_path_i/ALU_0/inst/minusOp_carry__2_n_5
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.302    12.145 f  U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.145    U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_2_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I0_O)      0.209    12.354 f  U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_1/O
                         net (fo=3, routed)           0.451    12.805    U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0_i_1_n_0
    SLICE_X8Y11          LUT1 (Prop_lut1_I0_O)        0.290    13.095 r  U1/data_path_i/ALU_0/inst/ALUOut[14]_INST_0/O
                         net (fo=2, routed)           0.583    13.678    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/DIB0
    SLICE_X6Y12          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.513    15.144    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y12          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.495    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X6Y12          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.392    15.212    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.988ns (37.433%)  route 4.994ns (62.567%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.617     9.984    U1/data_path_i/ALU_0/inst/A[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.328    10.312 r  U1/data_path_i/ALU_0/inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.312    U1/data_path_i/ALU_0/inst/minusOp_carry_i_4_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.844 r  U1/data_path_i/ALU_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.844    U1/data_path_i/ALU_0/inst/minusOp_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  U1/data_path_i/ALU_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.958    U1/data_path_i/ALU_0/inst/minusOp_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  U1/data_path_i/ALU_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    U1/data_path_i/ALU_0/inst/minusOp_carry__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  U1/data_path_i/ALU_0/inst/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.186    U1/data_path_i/ALU_0/inst/minusOp_carry__2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  U1/data_path_i/ALU_0/inst/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.300    U1/data_path_i/ALU_0/inst/minusOp_carry__3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  U1/data_path_i/ALU_0/inst/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.414    U1/data_path_i/ALU_0/inst/minusOp_carry__4_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.727 r  U1/data_path_i/ALU_0/inst/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.674    12.401    U1/data_path_i/ALU_0/inst/minusOp_carry__5_n_4
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.306    12.707 r  U1/data_path_i/ALU_0/inst/ALUOut[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.707    U1/data_path_i/ALU_0/inst/ALUOut[27]_INST_0_i_1_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.209    12.916 r  U1/data_path_i/ALU_0/inst/ALUOut[27]_INST_0/O
                         net (fo=4, routed)           0.741    13.658    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/DIB1
    SLICE_X6Y14          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.512    15.143    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y14          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.495    15.638    
                         clock uncertainty           -0.035    15.603    
    SLICE_X6Y14          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.401    15.202    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 3.105ns (39.101%)  route 4.836ns (60.899%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.617     9.984    U1/data_path_i/ALU_0/inst/A[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.328    10.312 r  U1/data_path_i/ALU_0/inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.312    U1/data_path_i/ALU_0/inst/minusOp_carry_i_4_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.844 r  U1/data_path_i/ALU_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.844    U1/data_path_i/ALU_0/inst/minusOp_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  U1/data_path_i/ALU_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.958    U1/data_path_i/ALU_0/inst/minusOp_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  U1/data_path_i/ALU_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    U1/data_path_i/ALU_0/inst/minusOp_carry__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  U1/data_path_i/ALU_0/inst/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.186    U1/data_path_i/ALU_0/inst/minusOp_carry__2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  U1/data_path_i/ALU_0/inst/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.300    U1/data_path_i/ALU_0/inst/minusOp_carry__3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  U1/data_path_i/ALU_0/inst/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.414    U1/data_path_i/ALU_0/inst/minusOp_carry__4_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  U1/data_path_i/ALU_0/inst/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/data_path_i/ALU_0/inst/minusOp_carry__5_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.841 r  U1/data_path_i/ALU_0/inst/minusOp_carry__6/O[3]
                         net (fo=1, routed)           0.579    12.420    U1/data_path_i/ALU_0/inst/minusOp_carry__6_n_4
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.306    12.726 r  U1/data_path_i/ALU_0/inst/ALUOut[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.726    U1/data_path_i/ALU_0/inst/ALUOut[31]_INST_0_i_2_n_0
    SLICE_X5Y18          MUXF7 (Prop_muxf7_I0_O)      0.212    12.938 r  U1/data_path_i/ALU_0/inst/ALUOut[31]_INST_0/O
                         net (fo=5, routed)           0.678    13.616    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_30_31/DIA1
    SLICE_X6Y16          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.510    15.141    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y16          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.495    15.636    
                         clock uncertainty           -0.035    15.601    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    15.168    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 3.006ns (38.338%)  route 4.835ns (61.662%))
  Logic Levels:           11  (CARRY4=7 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.626     9.994    U1/data_path_i/ALU_0/A[0]
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    10.854 r  U1/data_path_i/ALU_0/ALUOut[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.854    U1/data_path_i/ALU_0/ALUOut[3]_INST_0_i_3_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  U1/data_path_i/ALU_0/ALUOut[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.968    U1/data_path_i/ALU_0/ALUOut[7]_INST_0_i_3_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.082 r  U1/data_path_i/ALU_0/ALUOut[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.082    U1/data_path_i/ALU_0/ALUOut[11]_INST_0_i_3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.196 r  U1/data_path_i/ALU_0/ALUOut[15]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.196    U1/data_path_i/ALU_0/ALUOut[15]_INST_0_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  U1/data_path_i/ALU_0/ALUOut[19]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    U1/data_path_i/ALU_0/ALUOut[19]_INST_0_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.424 r  U1/data_path_i/ALU_0/ALUOut[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.424    U1/data_path_i/ALU_0/ALUOut[23]_INST_0_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.758 r  U1/data_path_i/ALU_0/ALUOut[27]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.666    12.424    U1/data_path_i/ALU_0/inst/ALUOut[27]_0[1]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.303    12.727 r  U1/data_path_i/ALU_0/inst/ALUOut[25]_INST_0_i_1/O
                         net (fo=2, routed)           0.000    12.727    U1/data_path_i/ALU_0/inst/ALUOut[25]_INST_0_i_1_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.209    12.936 r  U1/data_path_i/ALU_0/inst/ALUOut[25]_INST_0/O
                         net (fo=3, routed)           0.580    13.516    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/DIA1
    SLICE_X6Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.511    15.142    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.495    15.637    
                         clock uncertainty           -0.035    15.602    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    15.171    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 3.152ns (40.255%)  route 4.678ns (59.745%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.617     9.984    U1/data_path_i/ALU_0/inst/A[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.328    10.312 r  U1/data_path_i/ALU_0/inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.312    U1/data_path_i/ALU_0/inst/minusOp_carry_i_4_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.844 r  U1/data_path_i/ALU_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.844    U1/data_path_i/ALU_0/inst/minusOp_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  U1/data_path_i/ALU_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.958    U1/data_path_i/ALU_0/inst/minusOp_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  U1/data_path_i/ALU_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    U1/data_path_i/ALU_0/inst/minusOp_carry__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  U1/data_path_i/ALU_0/inst/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.186    U1/data_path_i/ALU_0/inst/minusOp_carry__2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  U1/data_path_i/ALU_0/inst/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.300    U1/data_path_i/ALU_0/inst/minusOp_carry__3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  U1/data_path_i/ALU_0/inst/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.414    U1/data_path_i/ALU_0/inst/minusOp_carry__4_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  U1/data_path_i/ALU_0/inst/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/data_path_i/ALU_0/inst/minusOp_carry__5_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U1/data_path_i/ALU_0/inst/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.453    12.315    U1/data_path_i/ALU_0/inst/minusOp_carry__6_n_6
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.303    12.618 r  U1/data_path_i/ALU_0/inst/ALUOut[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.618    U1/data_path_i/ALU_0/inst/ALUOut[29]_INST_0_i_1_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I0_O)      0.241    12.859 r  U1/data_path_i/ALU_0/inst/ALUOut[29]_INST_0/O
                         net (fo=4, routed)           0.646    13.505    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/DIC1
    SLICE_X6Y14          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.512    15.143    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y14          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.495    15.638    
                         clock uncertainty           -0.035    15.603    
    SLICE_X6Y14          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.423    15.180    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 2.988ns (38.145%)  route 4.845ns (61.855%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.617     9.984    U1/data_path_i/ALU_0/inst/A[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.328    10.312 r  U1/data_path_i/ALU_0/inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.312    U1/data_path_i/ALU_0/inst/minusOp_carry_i_4_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.844 r  U1/data_path_i/ALU_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.844    U1/data_path_i/ALU_0/inst/minusOp_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  U1/data_path_i/ALU_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.958    U1/data_path_i/ALU_0/inst/minusOp_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  U1/data_path_i/ALU_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    U1/data_path_i/ALU_0/inst/minusOp_carry__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  U1/data_path_i/ALU_0/inst/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.186    U1/data_path_i/ALU_0/inst/minusOp_carry__2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  U1/data_path_i/ALU_0/inst/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.300    U1/data_path_i/ALU_0/inst/minusOp_carry__3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  U1/data_path_i/ALU_0/inst/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.414    U1/data_path_i/ALU_0/inst/minusOp_carry__4_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.727 r  U1/data_path_i/ALU_0/inst/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.674    12.401    U1/data_path_i/ALU_0/inst/minusOp_carry__5_n_4
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.306    12.707 r  U1/data_path_i/ALU_0/inst/ALUOut[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.707    U1/data_path_i/ALU_0/inst/ALUOut[27]_INST_0_i_1_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.209    12.916 r  U1/data_path_i/ALU_0/inst/ALUOut[27]_INST_0/O
                         net (fo=4, routed)           0.592    13.509    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/DIB1
    SLICE_X6Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.511    15.142    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.495    15.637    
                         clock uncertainty           -0.035    15.602    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.401    15.201    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -13.509    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 2.939ns (37.467%)  route 4.905ns (62.533%))
  Logic Levels:           11  (CARRY4=7 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.629     5.675    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     6.131 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          1.594     7.726    U1/data_path_i/instmem_0/read_inst[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U1/data_path_i/instmem_0/inst_out[21]_INST_0/O
                         net (fo=36, routed)          1.368     9.217    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y10          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.367 r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.626     9.994    U1/data_path_i/ALU_0/A[0]
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    10.854 r  U1/data_path_i/ALU_0/ALUOut[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.854    U1/data_path_i/ALU_0/ALUOut[3]_INST_0_i_3_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  U1/data_path_i/ALU_0/ALUOut[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.968    U1/data_path_i/ALU_0/ALUOut[7]_INST_0_i_3_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.082 r  U1/data_path_i/ALU_0/ALUOut[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.082    U1/data_path_i/ALU_0/ALUOut[11]_INST_0_i_3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.196 r  U1/data_path_i/ALU_0/ALUOut[15]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.196    U1/data_path_i/ALU_0/ALUOut[15]_INST_0_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  U1/data_path_i/ALU_0/ALUOut[19]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    U1/data_path_i/ALU_0/ALUOut[19]_INST_0_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.424 r  U1/data_path_i/ALU_0/ALUOut[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.424    U1/data_path_i/ALU_0/ALUOut[23]_INST_0_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.663 r  U1/data_path_i/ALU_0/ALUOut[27]_INST_0_i_3/O[2]
                         net (fo=1, routed)           0.646    12.308    U1/data_path_i/ALU_0/inst/ALUOut[27]_0[2]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.302    12.610 r  U1/data_path_i/ALU_0/inst/ALUOut[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.610    U1/data_path_i/ALU_0/inst/ALUOut[26]_INST_0_i_1_n_0
    SLICE_X5Y15          MUXF7 (Prop_muxf7_I0_O)      0.238    12.848 r  U1/data_path_i/ALU_0/inst/ALUOut[26]_INST_0/O
                         net (fo=4, routed)           0.671    13.519    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/DIB0
    SLICE_X6Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.511    15.142    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y15          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.495    15.637    
                         clock uncertainty           -0.035    15.602    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.359    15.243    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                  1.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.619%)  route 0.082ns (23.381%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.892    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     2.033 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]/Q
                         net (fo=3, routed)           0.082     2.115    U1/data_path_i/Program_Counter_Adder_0/inst/Din[6]
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.242 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[4]_INST_0/O[3]
                         net (fo=1, routed)           0.000     2.242    U1/data_path_i/Project_Counter_0/inst/Din[7]
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.857     2.510    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[7]/C
                         clock pessimism             -0.618     1.892    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.997    U1/data_path_i/Project_Counter_0/inst/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.265ns (74.264%)  route 0.092ns (25.736%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.893    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     2.034 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/Q
                         net (fo=26, routed)          0.092     2.126    U1/data_path_i/Program_Counter_Adder_0/inst/Din[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.250 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[0]_INST_0/O[1]
                         net (fo=1, routed)           0.000     2.250    U1/data_path_i/Project_Counter_0/inst/Din[1]
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.511    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
                         clock pessimism             -0.618     1.893    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.998    U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.268ns (73.555%)  route 0.096ns (26.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.893    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     2.034 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]/Q
                         net (fo=25, routed)          0.096     2.130    U1/data_path_i/Program_Counter_Adder_0/inst/Din[2]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.257 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[0]_INST_0/O[3]
                         net (fo=1, routed)           0.000     2.257    U1/data_path_i/Project_Counter_0/inst/Din[3]
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.511    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                         clock pessimism             -0.618     1.893    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.998    U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.265ns (72.234%)  route 0.102ns (27.766%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.892    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     2.033 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]/Q
                         net (fo=24, routed)          0.102     2.135    U1/data_path_i/Program_Counter_Adder_0/inst/Din[4]
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.259 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[4]_INST_0/O[1]
                         net (fo=1, routed)           0.000     2.259    U1/data_path_i/Project_Counter_0/inst/Din[5]
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.857     2.510    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]/C
                         clock pessimism             -0.618     1.892    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.997    U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.287ns (77.299%)  route 0.084ns (22.701%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.893    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     2.034 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/Q
                         net (fo=27, routed)          0.084     2.118    U1/data_path_i/Program_Counter_Adder_0/inst/Din[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.264 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[0]_INST_0/O[2]
                         net (fo=1, routed)           0.000     2.264    U1/data_path_i/Project_Counter_0/inst/Din[2]
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.511    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]/C
                         clock pessimism             -0.618     1.893    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.998    U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.287ns (74.852%)  route 0.096ns (25.148%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.892    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     2.033 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]/Q
                         net (fo=28, routed)          0.096     2.129    U1/data_path_i/Program_Counter_Adder_0/inst/Din[5]
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.275 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[4]_INST_0/O[2]
                         net (fo=1, routed)           0.000     2.275    U1/data_path_i/Project_Counter_0/inst/Din[6]
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.857     2.510    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]/C
                         clock pessimism             -0.618     1.892    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.997    U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.308ns (75.663%)  route 0.099ns (24.337%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.893    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     2.034 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/Q
                         net (fo=28, routed)          0.099     2.133    U1/data_path_i/Program_Counter_Adder_0/inst/Din[3]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.246 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.246    U1/data_path_i/Program_Counter_Adder_0/inst/Dout[0]_INST_0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.300 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[4]_INST_0/O[0]
                         net (fo=1, routed)           0.000     2.300    U1/data_path_i/Project_Counter_0/inst/Din[4]
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.857     2.510    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y18          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]/C
                         clock pessimism             -0.604     1.906    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     2.011    U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.256ns (53.750%)  route 0.220ns (46.250%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.893    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     2.034 r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/Q
                         net (fo=26, routed)          0.220     2.254    U1/data_path_i/Program_Counter_Adder_0/inst/Din[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.369 r  U1/data_path_i/Program_Counter_Adder_0/inst/Dout[0]_INST_0/O[0]
                         net (fo=1, routed)           0.000     2.369    U1/data_path_i/Project_Counter_0/inst/Din[0]
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.511    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/C
                         clock pessimism             -0.618     1.893    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.998    U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.492%)  route 0.641ns (77.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.893    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     2.034 f  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/Q
                         net (fo=27, routed)          0.339     2.373    U1/data_path_i/instmem_0/read_inst[1]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.045     2.418 r  U1/data_path_i/instmem_0/inst_out[12]_INST_0/O
                         net (fo=96, routed)          0.302     2.720    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/ADDRD1
    SLICE_X6Y12          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.513    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y12          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.583     1.930    
    SLICE_X6Y12          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.239    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.492%)  route 0.641ns (77.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.893    U1/data_path_i/Project_Counter_0/inst/Clock
    SLICE_X0Y17          FDCE                                         r  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     2.034 f  U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/Q
                         net (fo=27, routed)          0.339     2.373    U1/data_path_i/instmem_0/read_inst[1]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.045     2.418 r  U1/data_path_i/instmem_0/inst_out[12]_INST_0/O
                         net (fo=96, routed)          0.302     2.720    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/ADDRD1
    SLICE_X6Y12          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.513    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y12          RAMD32                                       r  U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.583     1.930    
    SLICE_X6Y12          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.239    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    U1/data_path_i/Project_Counter_0/inst/Dout_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    U1/data_path_i/Project_Counter_0/inst/Dout_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    U1/data_path_i/Project_Counter_0/inst/Dout_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    U1/data_path_i/Project_Counter_0/inst/Dout_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y18    U1/data_path_i/Project_Counter_0/inst/Dout_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y18    U1/data_path_i/Project_Counter_0/inst/Dout_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y18    U1/data_path_i/Project_Counter_0/inst/Dout_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y18    U1/data_path_i/Project_Counter_0/inst/Dout_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y11    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y11    U1/data_path_i/regfile_0/inst/RAM_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y10    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y10    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y10    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y13    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y13    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y13    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y13    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y13    U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9     U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9     U1/data_path_i/regfile_0/inst/RAM_reg_r1_0_31_6_11/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.657ns (68.822%)  route 0.751ns (31.178%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    qtemp_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  qtemp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    qtemp_reg[12]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.555 r  qtemp_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.555    qtemp_reg[16]_i_1_n_6
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    clock1_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    qtemp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.562ns (67.541%)  route 0.751ns (32.459%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    qtemp_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  qtemp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    qtemp_reg[12]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.460 r  qtemp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.460    qtemp_reg[16]_i_1_n_5
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    clock1_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    qtemp_reg[18]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.546ns (67.315%)  route 0.751ns (32.685%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    qtemp_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  qtemp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    qtemp_reg[12]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.444 r  qtemp_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.444    qtemp_reg[16]_i_1_n_7
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    clock1_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    qtemp_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.543ns (67.272%)  route 0.751ns (32.728%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    qtemp_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.441 r  qtemp_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.441    qtemp_reg[12]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.522ns (66.970%)  route 0.751ns (33.030%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    qtemp_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.420 r  qtemp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.420    qtemp_reg[12]_i_1_n_4
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[15]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.448ns (65.858%)  route 0.751ns (34.142%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    qtemp_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  qtemp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.346    qtemp_reg[12]_i_1_n_5
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 1.432ns (65.608%)  route 0.751ns (34.392%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    qtemp_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.330 r  qtemp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.330    qtemp_reg[12]_i_1_n_7
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 1.429ns (65.561%)  route 0.751ns (34.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.327 r  qtemp_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.327    qtemp_reg[8]_i_1_n_6
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clock1_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    qtemp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.408ns (65.225%)  route 0.751ns (34.775%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.306 r  qtemp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.306    qtemp_reg[8]_i_1_n_4
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clock1_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    qtemp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.843    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.334ns (63.991%)  route 0.751ns (36.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.751     6.354    qtemp_reg_n_0_[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.879 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    qtemp_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    qtemp_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.232 r  qtemp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.232    qtemp_reg[8]_i_1_n_5
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clock1_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    qtemp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  7.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 qtemp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clock1_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  qtemp_reg[10]/Q
                         net (fo=1, routed)           0.121     1.731    qtemp_reg_n_0_[10]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  qtemp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    qtemp_reg[8]_i_1_n_5
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    clock1_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    qtemp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 qtemp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  qtemp_reg[14]/Q
                         net (fo=1, routed)           0.121     1.731    qtemp_reg_n_0_[14]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  qtemp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    qtemp_reg[12]_i_1_n_5
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    qtemp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 qtemp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    clock1_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  qtemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  qtemp_reg[6]/Q
                         net (fo=1, routed)           0.121     1.732    qtemp_reg_n_0_[6]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  qtemp_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    qtemp_reg[4]_i_1_n_5
    SLICE_X0Y20          FDCE                                         r  qtemp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    clock1_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  qtemp_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    qtemp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 qtemp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    clock1_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  qtemp_reg[18]/Q
                         net (fo=13, routed)          0.135     1.742    count[1]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  qtemp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    qtemp_reg[16]_i_1_n_5
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    clock1_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  qtemp_reg[18]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    qtemp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 qtemp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clock1_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  qtemp_reg[10]/Q
                         net (fo=1, routed)           0.121     1.731    qtemp_reg_n_0_[10]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.875 r  qtemp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    qtemp_reg[8]_i_1_n_4
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    clock1_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  qtemp_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    qtemp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 qtemp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  qtemp_reg[14]/Q
                         net (fo=1, routed)           0.121     1.731    qtemp_reg_n_0_[14]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.875 r  qtemp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    qtemp_reg[12]_i_1_n_4
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    qtemp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 qtemp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    clock1_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  qtemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  qtemp_reg[6]/Q
                         net (fo=1, routed)           0.121     1.732    qtemp_reg_n_0_[6]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.876 r  qtemp_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    qtemp_reg[4]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  qtemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    clock1_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  qtemp_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    qtemp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 qtemp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  qtemp_reg[0]/Q
                         net (fo=1, routed)           0.173     1.784    qtemp_reg_n_0_[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  qtemp[0]_i_2/O
                         net (fo=1, routed)           0.000     1.829    qtemp[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  qtemp_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    qtemp_reg[0]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     1.983    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    qtemp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 qtemp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  qtemp_reg[13]/Q
                         net (fo=1, routed)           0.180     1.789    qtemp_reg_n_0_[13]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.899 r  qtemp_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.899    qtemp_reg[12]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    clock1_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  qtemp_reg[13]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    qtemp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.180     1.791    qtemp_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.901 r  qtemp_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.901    qtemp_reg[0]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     1.983    clock1_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  qtemp_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    qtemp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock1_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    qtemp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    qtemp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    qtemp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    qtemp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    qtemp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    qtemp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    qtemp_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    qtemp_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    qtemp_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    qtemp_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    qtemp_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    qtemp_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    qtemp_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    qtemp_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    qtemp_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    qtemp_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    qtemp_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    qtemp_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    qtemp_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    qtemp_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    qtemp_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    qtemp_reg[11]/C



