<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">icache_stage1_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">icache_stage1</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.icache_stage1_m.html">icache_stage1_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="METADATA_WIDTH">
            <p>METADATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#4">src/icache_stage1.v, 4:34</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="i_metadata">
            <p>i_metadata</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#5">src/icache_stage1.v, 5:45</a>
            </p>
          </td>
          <td>
            <h4>w_addr_tag_bits</h4>
            <p>
              <a href="instruction_cache.html#w_addr_tag_bits">instruction_cache.w_addr_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#134">src/instruction_cache.v:134</a>
            </p>
          </td>
          <td>
            <h4>i_d</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.metadata_ff.html#i_d">instruction_cache.icache_stage1_m.metadata_ff.i_d</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#47">src/icache_stage1.v:47</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>w_addr_set_bits</h4>
            <p>
              <a href="instruction_cache.html#w_addr_set_bits">instruction_cache.w_addr_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#134">src/instruction_cache.v:134</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>w_addr_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.html#w_addr_block_offset_bits">instruction_cache.w_addr_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#134">src/instruction_cache.v:134</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_metadata_valid">
            <p>i_metadata_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#6">src/icache_stage1.v, 6:45</a>
            </p>
          </td>
          <td>
            <h4>ics1r_addr_valid</h4>
            <p>
              <a href="instruction_cache.html#ics1r_addr_valid">instruction_cache.ics1r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#135">src/instruction_cache.v:135</a>
            </p>
          </td>
          <td>
            <h4>i_d</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.metadata_ff.html#i_d">instruction_cache.icache_stage1_m.metadata_ff.i_d</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#47">src/icache_stage1.v:47</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_r_set_addr">
            <p>i_r_set_addr</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#8">src/icache_stage1.v, 8:45</a>
            </p>
          </td>
          <td>
            <h4>w_addr_set_bits</h4>
            <p>
              <a href="instruction_cache.html#w_addr_set_bits">instruction_cache.w_addr_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#137">src/instruction_cache.v:137</a>
            </p>
          </td>
          <td>
            <h4>i_r_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_r_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#61">src/icache_stage1.v:61</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_r_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_r_addr">instruction_cache.icache_stage1_m.tag_array_m.i_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#84">src/icache_stage1.v:84</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_r_valid">
            <p>i_r_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#9">src/icache_stage1.v, 9:45</a>
            </p>
          </td>
          <td>
            <h4>ics1r_addr_valid</h4>
            <p>
              <a href="instruction_cache.html#ics1r_addr_valid">instruction_cache.ics1r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#138">src/instruction_cache.v:138</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_r_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#62">src/icache_stage1.v:62</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_r_valid">instruction_cache.icache_stage1_m.tag_array_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#85">src/icache_stage1.v:85</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_ta_set_addr">
            <p>i_w_ta_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#11">src/icache_stage1.v, 11:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_set_addr</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_set_addr">instruction_cache.cmh_w_ta_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#141">src/instruction_cache.v:141</a>
            </p>
          </td>
          <td>
            <h4>i_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_addr">instruction_cache.icache_stage1_m.tag_array_m.i_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#87">src/icache_stage1.v:87</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_ta_data">
            <p>i_w_ta_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#12">src/icache_stage1.v, 12:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_data</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_data">instruction_cache.cmh_w_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#142">src/instruction_cache.v:142</a>
            </p>
          </td>
          <td>
            <h4>i_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_data">instruction_cache.icache_stage1_m.tag_array_m.i_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#88">src/icache_stage1.v:88</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_ta_mask">
            <p>i_w_ta_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#13">src/icache_stage1.v, 13:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_blocks_mask</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_blocks_mask">instruction_cache.cmh_w_ta_blocks_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#143">src/instruction_cache.v:143</a>
            </p>
          </td>
          <td>
            <h4>i_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_wmask">instruction_cache.icache_stage1_m.tag_array_m.i_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#89">src/icache_stage1.v:89</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_ta_valid">
            <p>i_w_ta_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#14">src/icache_stage1.v, 14:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_valid</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_valid">instruction_cache.cmh_w_ta_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#144">src/instruction_cache.v:144</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_valid">instruction_cache.icache_stage1_m.tag_array_m.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#90">src/icache_stage1.v:90</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_sa_set_addr">
            <p>i_w_sa_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#16">src/icache_stage1.v, 16:45</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_set_addr</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_set_addr">instruction_cache.sawb_w_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#147">src/instruction_cache.v:147</a>
            </p>
          </td>
          <td>
            <h4>i_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#64">src/icache_stage1.v:64</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_sa_data">
            <p>i_w_sa_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#17">src/icache_stage1.v, 17:45</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_data</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_data">instruction_cache.sawb_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#148">src/instruction_cache.v:148</a>
            </p>
          </td>
          <td>
            <h4>i_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#65">src/icache_stage1.v:65</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_sa_mask">
            <p>i_w_sa_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#18">src/icache_stage1.v, 18:45</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_mask</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_mask">instruction_cache.sawb_w_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#149">src/instruction_cache.v:149</a>
            </p>
          </td>
          <td>
            <h4>i_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#66">src/icache_stage1.v:66</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_sa_valid">
            <p>i_w_sa_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#19">src/icache_stage1.v, 19:45</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_valid</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_valid">instruction_cache.sawb_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#150">src/instruction_cache.v:150</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#67">src/icache_stage1.v:67</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#21">src/icache_stage1.v, 21:45</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.html#clk">instruction_cache.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#152">src/instruction_cache.v:152</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.metadata_ff.html#clk">instruction_cache.icache_stage1_m.metadata_ff.clk</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#49">src/icache_stage1.v:49</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#clk">instruction_cache.icache_stage1_m.status_array_wrapper_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#69">src/icache_stage1.v:69</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#clk">instruction_cache.icache_stage1_m.tag_array_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#92">src/icache_stage1.v:92</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#22">src/icache_stage1.v, 22:45</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.html#arst_n">instruction_cache.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#153">src/instruction_cache.v:153</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.metadata_ff.html#arst_n">instruction_cache.icache_stage1_m.metadata_ff.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#50">src/icache_stage1.v:50</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#arst_n">instruction_cache.icache_stage1_m.status_array_wrapper_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#70">src/icache_stage1.v:70</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#arst_n">instruction_cache.icache_stage1_m.tag_array_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#93">src/icache_stage1.v:93</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#23">src/icache_stage1.v, 23:45</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.html#i_halt">instruction_cache.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#154">src/instruction_cache.v:154</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.metadata_ff.html#i_halt">instruction_cache.icache_stage1_m.metadata_ff.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#51">src/icache_stage1.v:51</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_halt">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#71">src/icache_stage1.v:71</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_halt">instruction_cache.icache_stage1_m.tag_array_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#94">src/icache_stage1.v:94</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ready">instruction_cache.icache_stage1_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#42">src/icache_stage1.v:42</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ta_data">
            <p>o_ta_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#25">src/icache_stage1.v, 25:45</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_data">instruction_cache.icache_stage1_m.tag_array_m.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#98">src/icache_stage1.v:98</a>
            </p>
          </td>
          <td>
            <h4>ics1_ta_data</h4>
            <p>
              <a href="instruction_cache.html#ics1_ta_data">instruction_cache.ics1_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#156">src/instruction_cache.v:156</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ta_data_valid">
            <p>o_ta_data_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#26">src/icache_stage1.v, 26:45</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_valid">instruction_cache.icache_stage1_m.tag_array_m.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#99">src/icache_stage1.v:99</a>
            </p>
          </td>
          <td>
            <h4>ics1_ta_valid</h4>
            <p>
              <a href="instruction_cache.html#ics1_ta_valid">instruction_cache.ics1_ta_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#157">src/instruction_cache.v:157</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_sa_data">
            <p>o_sa_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#28">src/icache_stage1.v, 28:45</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#75">src/icache_stage1.v:75</a>
            </p>
          </td>
          <td>
            <h4>ics1_sa_data</h4>
            <p>
              <a href="instruction_cache.html#ics1_sa_data">instruction_cache.ics1_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#159">src/instruction_cache.v:159</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_sa_data_valid">
            <p>o_sa_data_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#29">src/icache_stage1.v, 29:45</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#76">src/icache_stage1.v:76</a>
            </p>
          </td>
          <td>
            <h4>ics1_sa_valid</h4>
            <p>
              <a href="instruction_cache.html#ics1_sa_valid">instruction_cache.ics1_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#160">src/instruction_cache.v:160</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_metadata">
            <p>o_metadata</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#31">src/icache_stage1.v, 31:45</a>
            </p>
          </td>
          <td>
            <h4>o_q</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.metadata_ff.html#o_q">instruction_cache.icache_stage1_m.metadata_ff.o_q</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#53">src/icache_stage1.v:53</a>
            </p>
          </td>
          <td>
            <h4>ics1_addr_tag_bits</h4>
            <p>
              <a href="instruction_cache.html#ics1_addr_tag_bits">instruction_cache.ics1_addr_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#162">src/instruction_cache.v:162</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>ics1_addr_set_bits</h4>
            <p>
              <a href="instruction_cache.html#ics1_addr_set_bits">instruction_cache.ics1_addr_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#162">src/instruction_cache.v:162</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>ics1_addr_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.html#ics1_addr_block_offset_bits">instruction_cache.ics1_addr_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#162">src/instruction_cache.v:162</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_metadata_valid">
            <p>o_metadata_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#32">src/icache_stage1.v, 32:45</a>
            </p>
          </td>
          <td>
            <h4>o_q</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.metadata_ff.html#o_q">instruction_cache.icache_stage1_m.metadata_ff.o_q</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#53">src/icache_stage1.v:53</a>
            </p>
          </td>
          <td>
            <h4>ics1_metadata_valid</h4>
            <p>
              <a href="instruction_cache.html#ics1_metadata_valid">instruction_cache.ics1_metadata_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#163">src/instruction_cache.v:163</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#34">src/icache_stage1.v, 34:45</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_halt">instruction_cache.icache_stage1_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#42">src/icache_stage1.v:42</a>
            </p>
          </td>
          <td>
            <h4>ics1_ready</h4>
            <p>
              <a href="instruction_cache.html#ics1_ready">instruction_cache.ics1_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#165">src/instruction_cache.v:165</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>saw_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#saw_ready">instruction_cache.icache_stage1_m.saw_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#42">src/icache_stage1.v:42</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>ta_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#ta_ready">instruction_cache.icache_stage1_m.ta_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#42">src/icache_stage1.v:42</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SET_BITS_WIDTH">
            <p>SET_BITS_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#37">src/icache_stage1.v, 37:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#37">src/icache_stage1.v:37</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="TA_WORD_WIDTH">
            <p>TA_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#38">src/icache_stage1.v, 38:16</a>
            </p>
          </td>
          <td>
            <p>32'sh20</p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#38">src/icache_stage1.v:38</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SA_WORD_WIDTH">
            <p>SA_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#39">src/icache_stage1.v, 39:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#39">src/icache_stage1.v:39</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_WAYS">
            <p>NUM_WAYS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#40">src/icache_stage1.v, 40:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#40">src/icache_stage1.v:40</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="saw_ready">
            <p>saw_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#57">src/icache_stage1.v, 57:10</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#77">src/icache_stage1.v:77</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ready">instruction_cache.icache_stage1_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#42">src/icache_stage1.v:42</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ta_ready">
            <p>ta_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__icache_stage1.v.html#80">src/icache_stage1.v, 80:10</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_ready">instruction_cache.icache_stage1_m.tag_array_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#100">src/icache_stage1.v:100</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ready">instruction_cache.icache_stage1_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#42">src/icache_stage1.v:42</a>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>