{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 21:39:01 2017 " "Info: Processing started: Sun Jun 04 21:39:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off action -c action " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off action -c action" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "action.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file action.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 action-behave " "Info: Found design unit 1: action-behave" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 action " "Info: Found entity 1: action" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file baud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud-behave " "Info: Found design unit 1: baud-behave" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud " "Info: Found entity 1: baud" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file transfer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transfer-behave " "Info: Found design unit 1: transfer-behave" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 transfer " "Info: Found entity 1: transfer" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "action " "Info: Elaborating entity \"action\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "action_num action.vhd(78) " "Warning (10542): VHDL Variable Declaration warning at action.vhd(78): used initial value expression for variable \"action_num\" because variable was never assigned a value" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 78 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud baud:bd " "Info: Elaborating entity \"baud\" for hierarchy \"baud:bd\"" {  } { { "action.vhd" "bd" { Text "C:/Users/cslab/Desktop/action/action.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer transfer:tran " "Info: Elaborating entity \"transfer\" for hierarchy \"transfer:tran\"" {  } { { "action.vhd" "tran" { Text "C:/Users/cslab/Desktop/action/action.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:bd\|cnt\[31\] Low " "Critical Warning (18010): Register baud:bd\|cnt\[31\] will power up to Low" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:bd\|cnt\[0\] Low " "Critical Warning (18010): Register baud:bd\|cnt\[0\] will power up to Low" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "Warning (15610): No output dependent on input pin \"x\[0\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "Warning (15610): No output dependent on input pin \"x\[1\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "Warning (15610): No output dependent on input pin \"x\[2\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "Warning (15610): No output dependent on input pin \"x\[3\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "Warning (15610): No output dependent on input pin \"x\[4\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "Warning (15610): No output dependent on input pin \"x\[5\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "Warning (15610): No output dependent on input pin \"x\[6\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "Warning (15610): No output dependent on input pin \"x\[7\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[0\] " "Warning (15610): No output dependent on input pin \"y\[0\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[1\] " "Warning (15610): No output dependent on input pin \"y\[1\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[2\] " "Warning (15610): No output dependent on input pin \"y\[2\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[3\] " "Warning (15610): No output dependent on input pin \"y\[3\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[4\] " "Warning (15610): No output dependent on input pin \"y\[4\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[5\] " "Warning (15610): No output dependent on input pin \"y\[5\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[6\] " "Warning (15610): No output dependent on input pin \"y\[6\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[7\] " "Warning (15610): No output dependent on input pin \"y\[7\]\"" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Info: Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Info: Implemented 402 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 21:39:03 2017 " "Info: Processing ended: Sun Jun 04 21:39:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 21:39:04 2017 " "Info: Processing started: Sun Jun 04 21:39:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off action -c action " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off action -c action" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "action EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"action\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 862 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 863 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 864 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 21 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Info: Pin x\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[0] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[1] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[2] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[3] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[4] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[5] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[6] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { x[7] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Info: Pin y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[0] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Info: Pin y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[1] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Info: Pin y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[2] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Info: Pin y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[3] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[4\] " "Info: Pin y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[4] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[5\] " "Info: Pin y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[5] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[6\] " "Info: Pin y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[6] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[7\] " "Info: Pin y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { y[7] } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finished " "Info: Pin finished not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { finished } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { finished } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baud:bd\|bclk " "Info: Destination node baud:bd\|bclk" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:bd|bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baud:bd\|bclk  " "Info: Automatically promoted node baud:bd\|bclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:bd|bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN AE5 (LVDS253p, CDPCLK2/DQS1B/CQ1B#)) " "Info: Automatically promoted node reset (placed in PIN AE5 (LVDS253p, CDPCLK2/DQS1B/CQ1B#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transfer:tran\|xbitcnt\[31\]~38 " "Info: Destination node transfer:tran\|xbitcnt\[31\]~38" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|xbitcnt[31]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transfer:tran\|buf\[7\]~0 " "Info: Destination node transfer:tran\|buf\[7\]~0" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|buf[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transfer:tran\|xcnt16\[4\]~0 " "Info: Destination node transfer:tran\|xcnt16\[4\]~0" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|xcnt16[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 442 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_time\[16\]~1 " "Info: Destination node wait_time\[16\]~1" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wait_time[16]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 558 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd~0 " "Info: Destination node cmd~0" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd~1 " "Info: Destination node cmd~1" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 756 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/action/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 16 1 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 16 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 59 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 4 51 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 44 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.690 ns register register " "Info: Estimated most critical path is register to register delay of 5.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG LAB_X47_Y28 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X47_Y28; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.621 ns) 2.389 ns cnt\[0\]~33 2 COMB LAB_X50_Y31 2 " "Info: 2: + IC(1.768 ns) + CELL(0.621 ns) = 2.389 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[0\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { transfer:tran|txd_done cnt[0]~33 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.475 ns cnt\[1\]~35 3 COMB LAB_X50_Y31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.475 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[1\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~33 cnt[1]~35 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.561 ns cnt\[2\]~37 4 COMB LAB_X50_Y31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.561 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[2\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~35 cnt[2]~37 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.647 ns cnt\[3\]~39 5 COMB LAB_X50_Y31 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.647 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[3\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~37 cnt[3]~39 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.733 ns cnt\[4\]~41 6 COMB LAB_X50_Y31 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.733 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[4\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~39 cnt[4]~41 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.819 ns cnt\[5\]~43 7 COMB LAB_X50_Y31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.819 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[5\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~41 cnt[5]~43 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.905 ns cnt\[6\]~45 8 COMB LAB_X50_Y31 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.905 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[6\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~43 cnt[6]~45 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.991 ns cnt\[7\]~47 9 COMB LAB_X50_Y31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.991 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[7\]~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[6]~45 cnt[7]~47 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.077 ns cnt\[8\]~49 10 COMB LAB_X50_Y31 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.077 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[8\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~47 cnt[8]~49 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.163 ns cnt\[9\]~51 11 COMB LAB_X50_Y31 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.163 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[9\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~49 cnt[9]~51 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.249 ns cnt\[10\]~53 12 COMB LAB_X50_Y31 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.249 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[10\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~51 cnt[10]~53 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.335 ns cnt\[11\]~55 13 COMB LAB_X50_Y31 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.335 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[11\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~53 cnt[11]~55 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.421 ns cnt\[12\]~57 14 COMB LAB_X50_Y31 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.421 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[12\]~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~55 cnt[12]~57 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.507 ns cnt\[13\]~59 15 COMB LAB_X50_Y31 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.507 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[13\]~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~57 cnt[13]~59 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.593 ns cnt\[14\]~61 16 COMB LAB_X50_Y31 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.593 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[14\]~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~59 cnt[14]~61 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.679 ns cnt\[15\]~63 17 COMB LAB_X50_Y31 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.679 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'cnt\[15\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[14]~61 cnt[15]~63 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.872 ns cnt\[16\]~65 18 COMB LAB_X50_Y30 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 3.872 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[16\]~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cnt[15]~63 cnt[16]~65 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.958 ns cnt\[17\]~67 19 COMB LAB_X50_Y30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.958 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[17\]~67'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~65 cnt[17]~67 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.044 ns cnt\[18\]~69 20 COMB LAB_X50_Y30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 4.044 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[18\]~69'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~67 cnt[18]~69 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.130 ns cnt\[19\]~71 21 COMB LAB_X50_Y30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 4.130 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[19\]~71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~69 cnt[19]~71 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.216 ns cnt\[20\]~73 22 COMB LAB_X50_Y30 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.216 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[20\]~73'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~71 cnt[20]~73 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.302 ns cnt\[21\]~75 23 COMB LAB_X50_Y30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.302 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[21\]~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~73 cnt[21]~75 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.388 ns cnt\[22\]~77 24 COMB LAB_X50_Y30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.388 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[22\]~77'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~75 cnt[22]~77 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.474 ns cnt\[23\]~79 25 COMB LAB_X50_Y30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.474 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[23\]~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[22]~77 cnt[23]~79 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.560 ns cnt\[24\]~81 26 COMB LAB_X50_Y30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.560 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[24\]~81'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~79 cnt[24]~81 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.646 ns cnt\[25\]~83 27 COMB LAB_X50_Y30 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.646 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[25\]~83'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~81 cnt[25]~83 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.732 ns cnt\[26\]~85 28 COMB LAB_X50_Y30 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.732 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[26\]~85'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~83 cnt[26]~85 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.818 ns cnt\[27\]~87 29 COMB LAB_X50_Y30 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.818 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[27\]~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~85 cnt[27]~87 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.904 ns cnt\[28\]~89 30 COMB LAB_X50_Y30 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.904 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[28\]~89'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~87 cnt[28]~89 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.990 ns cnt\[29\]~91 31 COMB LAB_X50_Y30 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.990 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'cnt\[29\]~91'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~89 cnt[29]~91 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.076 ns cnt\[30\]~93 32 COMB LAB_X50_Y30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 5.076 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'cnt\[30\]~93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~91 cnt[30]~93 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.582 ns cnt\[31\]~94 33 COMB LAB_X50_Y30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.582 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'cnt\[31\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~93 cnt[31]~94 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.690 ns cnt\[31\] 34 REG LAB_X50_Y30 4 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.690 ns; Loc. = LAB_X50_Y30; Fanout = 4; REG Node = 'cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~94 cnt[31] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.815 ns ( 67.05 % ) " "Info: Total cell delay = 3.815 ns ( 67.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.875 ns ( 32.95 % ) " "Info: Total interconnect delay = 1.875 ns ( 32.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.690 ns" { transfer:tran|txd_done cnt[0]~33 cnt[1]~35 cnt[2]~37 cnt[3]~39 cnt[4]~41 cnt[5]~43 cnt[6]~45 cnt[7]~47 cnt[8]~49 cnt[9]~51 cnt[10]~53 cnt[11]~55 cnt[12]~57 cnt[13]~59 cnt[14]~61 cnt[15]~63 cnt[16]~65 cnt[17]~67 cnt[18]~69 cnt[19]~71 cnt[20]~73 cnt[21]~75 cnt[22]~77 cnt[23]~79 cnt[24]~81 cnt[25]~83 cnt[26]~85 cnt[27]~87 cnt[28]~89 cnt[29]~91 cnt[30]~93 cnt[31]~94 cnt[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Info: Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "finished 0 " "Info: Pin \"finished\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cslab/Desktop/action/action.fit.smsg " "Info: Generated suppressed messages file C:/Users/cslab/Desktop/action/action.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Info: Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 21:39:11 2017 " "Info: Processing ended: Sun Jun 04 21:39:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 21:39:12 2017 " "Info: Processing started: Sun Jun 04 21:39:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off action -c action " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off action -c action" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 21:39:16 2017 " "Info: Processing ended: Sun Jun 04 21:39:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 21:39:16 2017 " "Info: Processing started: Sun Jun 04 21:39:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off action -c action --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off action -c action --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:bd\|bclk " "Info: Detected ripple clock \"baud:bd\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:bd\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register transfer:tran\|txd_done register cnt\[31\] 82.22 MHz 12.162 ns Internal " "Info: Clock \"clk\" has Internal fmax of 82.22 MHz between source register \"transfer:tran\|txd_done\" and destination register \"cnt\[31\]\" (period= 12.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.636 ns + Longest register register " "Info: + Longest register to register delay is 5.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG LCFF_X47_Y28_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N3; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.596 ns) 2.145 ns cnt\[0\]~33 2 COMB LCCOMB_X50_Y31_N0 2 " "Info: 2: + IC(1.549 ns) + CELL(0.596 ns) = 2.145 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 2; COMB Node = 'cnt\[0\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { transfer:tran|txd_done cnt[0]~33 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.231 ns cnt\[1\]~35 3 COMB LCCOMB_X50_Y31_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.231 ns; Loc. = LCCOMB_X50_Y31_N2; Fanout = 2; COMB Node = 'cnt\[1\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~33 cnt[1]~35 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.317 ns cnt\[2\]~37 4 COMB LCCOMB_X50_Y31_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.317 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'cnt\[2\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~35 cnt[2]~37 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.403 ns cnt\[3\]~39 5 COMB LCCOMB_X50_Y31_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.403 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'cnt\[3\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~37 cnt[3]~39 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.489 ns cnt\[4\]~41 6 COMB LCCOMB_X50_Y31_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.489 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 2; COMB Node = 'cnt\[4\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~39 cnt[4]~41 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.575 ns cnt\[5\]~43 7 COMB LCCOMB_X50_Y31_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.575 ns; Loc. = LCCOMB_X50_Y31_N10; Fanout = 2; COMB Node = 'cnt\[5\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~41 cnt[5]~43 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.661 ns cnt\[6\]~45 8 COMB LCCOMB_X50_Y31_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.661 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 2; COMB Node = 'cnt\[6\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~43 cnt[6]~45 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.851 ns cnt\[7\]~47 9 COMB LCCOMB_X50_Y31_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.851 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'cnt\[7\]~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[6]~45 cnt[7]~47 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.937 ns cnt\[8\]~49 10 COMB LCCOMB_X50_Y31_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.937 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'cnt\[8\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~47 cnt[8]~49 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.023 ns cnt\[9\]~51 11 COMB LCCOMB_X50_Y31_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.023 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 2; COMB Node = 'cnt\[9\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~49 cnt[9]~51 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.109 ns cnt\[10\]~53 12 COMB LCCOMB_X50_Y31_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.109 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 2; COMB Node = 'cnt\[10\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~51 cnt[10]~53 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.195 ns cnt\[11\]~55 13 COMB LCCOMB_X50_Y31_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.195 ns; Loc. = LCCOMB_X50_Y31_N22; Fanout = 2; COMB Node = 'cnt\[11\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~53 cnt[11]~55 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.281 ns cnt\[12\]~57 14 COMB LCCOMB_X50_Y31_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.281 ns; Loc. = LCCOMB_X50_Y31_N24; Fanout = 2; COMB Node = 'cnt\[12\]~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~55 cnt[12]~57 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.367 ns cnt\[13\]~59 15 COMB LCCOMB_X50_Y31_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.367 ns; Loc. = LCCOMB_X50_Y31_N26; Fanout = 2; COMB Node = 'cnt\[13\]~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~57 cnt[13]~59 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.453 ns cnt\[14\]~61 16 COMB LCCOMB_X50_Y31_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.453 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 2; COMB Node = 'cnt\[14\]~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~59 cnt[14]~61 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.628 ns cnt\[15\]~63 17 COMB LCCOMB_X50_Y31_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.628 ns; Loc. = LCCOMB_X50_Y31_N30; Fanout = 2; COMB Node = 'cnt\[15\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cnt[14]~61 cnt[15]~63 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.714 ns cnt\[16\]~65 18 COMB LCCOMB_X50_Y30_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.714 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 2; COMB Node = 'cnt\[16\]~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[15]~63 cnt[16]~65 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.800 ns cnt\[17\]~67 19 COMB LCCOMB_X50_Y30_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.800 ns; Loc. = LCCOMB_X50_Y30_N2; Fanout = 2; COMB Node = 'cnt\[17\]~67'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~65 cnt[17]~67 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.886 ns cnt\[18\]~69 20 COMB LCCOMB_X50_Y30_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.886 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 2; COMB Node = 'cnt\[18\]~69'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~67 cnt[18]~69 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.972 ns cnt\[19\]~71 21 COMB LCCOMB_X50_Y30_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.972 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 2; COMB Node = 'cnt\[19\]~71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~69 cnt[19]~71 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.058 ns cnt\[20\]~73 22 COMB LCCOMB_X50_Y30_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.058 ns; Loc. = LCCOMB_X50_Y30_N8; Fanout = 2; COMB Node = 'cnt\[20\]~73'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~71 cnt[20]~73 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.144 ns cnt\[21\]~75 23 COMB LCCOMB_X50_Y30_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.144 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 2; COMB Node = 'cnt\[21\]~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~73 cnt[21]~75 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.230 ns cnt\[22\]~77 24 COMB LCCOMB_X50_Y30_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.230 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 2; COMB Node = 'cnt\[22\]~77'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~75 cnt[22]~77 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.420 ns cnt\[23\]~79 25 COMB LCCOMB_X50_Y30_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.420 ns; Loc. = LCCOMB_X50_Y30_N14; Fanout = 2; COMB Node = 'cnt\[23\]~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[22]~77 cnt[23]~79 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.506 ns cnt\[24\]~81 26 COMB LCCOMB_X50_Y30_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.506 ns; Loc. = LCCOMB_X50_Y30_N16; Fanout = 2; COMB Node = 'cnt\[24\]~81'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~79 cnt[24]~81 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.592 ns cnt\[25\]~83 27 COMB LCCOMB_X50_Y30_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.592 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 2; COMB Node = 'cnt\[25\]~83'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~81 cnt[25]~83 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.678 ns cnt\[26\]~85 28 COMB LCCOMB_X50_Y30_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.678 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 2; COMB Node = 'cnt\[26\]~85'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~83 cnt[26]~85 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.764 ns cnt\[27\]~87 29 COMB LCCOMB_X50_Y30_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.764 ns; Loc. = LCCOMB_X50_Y30_N22; Fanout = 2; COMB Node = 'cnt\[27\]~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~85 cnt[27]~87 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.850 ns cnt\[28\]~89 30 COMB LCCOMB_X50_Y30_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.850 ns; Loc. = LCCOMB_X50_Y30_N24; Fanout = 2; COMB Node = 'cnt\[28\]~89'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~87 cnt[28]~89 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.936 ns cnt\[29\]~91 31 COMB LCCOMB_X50_Y30_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.936 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 2; COMB Node = 'cnt\[29\]~91'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~89 cnt[29]~91 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.022 ns cnt\[30\]~93 32 COMB LCCOMB_X50_Y30_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 5.022 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 1; COMB Node = 'cnt\[30\]~93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~91 cnt[30]~93 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.528 ns cnt\[31\]~94 33 COMB LCCOMB_X50_Y30_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.528 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 1; COMB Node = 'cnt\[31\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~93 cnt[31]~94 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.636 ns cnt\[31\] 34 REG LCFF_X50_Y30_N31 4 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.636 ns; Loc. = LCFF_X50_Y30_N31; Fanout = 4; REG Node = 'cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~94 cnt[31] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 72.52 % ) " "Info: Total cell delay = 4.087 ns ( 72.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 27.48 % ) " "Info: Total interconnect delay = 1.549 ns ( 27.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { transfer:tran|txd_done cnt[0]~33 cnt[1]~35 cnt[2]~37 cnt[3]~39 cnt[4]~41 cnt[5]~43 cnt[6]~45 cnt[7]~47 cnt[8]~49 cnt[9]~51 cnt[10]~53 cnt[11]~55 cnt[12]~57 cnt[13]~59 cnt[14]~61 cnt[15]~63 cnt[16]~65 cnt[17]~67 cnt[18]~69 cnt[19]~71 cnt[20]~73 cnt[21]~75 cnt[22]~77 cnt[23]~79 cnt[24]~81 cnt[25]~83 cnt[26]~85 cnt[27]~87 cnt[28]~89 cnt[29]~91 cnt[30]~93 cnt[31]~94 cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { transfer:tran|txd_done {} cnt[0]~33 {} cnt[1]~35 {} cnt[2]~37 {} cnt[3]~39 {} cnt[4]~41 {} cnt[5]~43 {} cnt[6]~45 {} cnt[7]~47 {} cnt[8]~49 {} cnt[9]~51 {} cnt[10]~53 {} cnt[11]~55 {} cnt[12]~57 {} cnt[13]~59 {} cnt[14]~61 {} cnt[15]~63 {} cnt[16]~65 {} cnt[17]~67 {} cnt[18]~69 {} cnt[19]~71 {} cnt[20]~73 {} cnt[21]~75 {} cnt[22]~77 {} cnt[23]~79 {} cnt[24]~81 {} cnt[25]~83 {} cnt[26]~85 {} cnt[27]~87 {} cnt[28]~89 {} cnt[29]~91 {} cnt[30]~93 {} cnt[31]~94 {} cnt[31] {} } { 0.000ns 1.549ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.262 ns - Smallest " "Info: - Smallest clock skew is -6.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.315 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 105 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.666 ns) 3.315 ns cnt\[31\] 3 REG LCFF_X50_Y30_N31 4 " "Info: 3: + IC(1.414 ns) + CELL(0.666 ns) = 3.315 ns; Loc. = LCFF_X50_Y30_N31; Fanout = 4; REG Node = 'cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.27 % ) " "Info: Total cell delay = 1.766 ns ( 53.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 46.73 % ) " "Info: Total interconnect delay = 1.549 ns ( 46.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.577 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 9.577 ns transfer:tran\|txd_done 4 REG LCFF_X47_Y28_N3 8 " "Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N3; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.841 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { transfer:tran|txd_done cnt[0]~33 cnt[1]~35 cnt[2]~37 cnt[3]~39 cnt[4]~41 cnt[5]~43 cnt[6]~45 cnt[7]~47 cnt[8]~49 cnt[9]~51 cnt[10]~53 cnt[11]~55 cnt[12]~57 cnt[13]~59 cnt[14]~61 cnt[15]~63 cnt[16]~65 cnt[17]~67 cnt[18]~69 cnt[19]~71 cnt[20]~73 cnt[21]~75 cnt[22]~77 cnt[23]~79 cnt[24]~81 cnt[25]~83 cnt[26]~85 cnt[27]~87 cnt[28]~89 cnt[29]~91 cnt[30]~93 cnt[31]~94 cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { transfer:tran|txd_done {} cnt[0]~33 {} cnt[1]~35 {} cnt[2]~37 {} cnt[3]~39 {} cnt[4]~41 {} cnt[5]~43 {} cnt[6]~45 {} cnt[7]~47 {} cnt[8]~49 {} cnt[9]~51 {} cnt[10]~53 {} cnt[11]~55 {} cnt[12]~57 {} cnt[13]~59 {} cnt[14]~61 {} cnt[15]~63 {} cnt[16]~65 {} cnt[17]~67 {} cnt[18]~69 {} cnt[19]~71 {} cnt[20]~73 {} cnt[21]~75 {} cnt[22]~77 {} cnt[23]~79 {} cnt[24]~81 {} cnt[25]~83 {} cnt[26]~85 {} cnt[27]~87 {} cnt[28]~89 {} cnt[29]~91 {} cnt[30]~93 {} cnt[31]~94 {} cnt[31] {} } { 0.000ns 1.549ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 37 " "Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cmd transfer:tran\|state.x_start clk 4.221 ns " "Info: Found hold time violation between source  pin or register \"cmd\" and destination pin or register \"transfer:tran\|state.x_start\" for clock \"clk\" (Hold time is 4.221 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.259 ns + Largest " "Info: + Largest clock skew is 6.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.577 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 9.577 ns transfer:tran\|state.x_start 4 REG LCFF_X47_Y28_N21 3 " "Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N21; Fanout = 3; REG Node = 'transfer:tran\|state.x_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.841 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.318 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 105 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.666 ns) 3.318 ns cmd 3 REG LCFF_X51_Y30_N15 9 " "Info: 3: + IC(1.417 ns) + CELL(0.666 ns) = 3.318 ns; Loc. = LCFF_X51_Y30_N15; Fanout = 9; REG Node = 'cmd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk~clkctrl cmd } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.22 % ) " "Info: Total cell delay = 1.766 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.552 ns ( 46.78 % ) " "Info: Total interconnect delay = 1.552 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.417ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.417ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.040 ns - Shortest register register " "Info: - Shortest register to register delay is 2.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd 1 REG LCFF_X51_Y30_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y30_N15; Fanout = 9; REG Node = 'cmd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.206 ns) 1.932 ns transfer:tran\|Selector10~1 2 COMB LCCOMB_X47_Y28_N20 1 " "Info: 2: + IC(1.726 ns) + CELL(0.206 ns) = 1.932 ns; Loc. = LCCOMB_X47_Y28_N20; Fanout = 1; COMB Node = 'transfer:tran\|Selector10~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { cmd transfer:tran|Selector10~1 } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.040 ns transfer:tran\|state.x_start 3 REG LCFF_X47_Y28_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.040 ns; Loc. = LCFF_X47_Y28_N21; Fanout = 3; REG Node = 'transfer:tran\|state.x_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 15.39 % ) " "Info: Total cell delay = 0.314 ns ( 15.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.726 ns ( 84.61 % ) " "Info: Total interconnect delay = 1.726 ns ( 84.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { cmd transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { cmd {} transfer:tran|Selector10~1 {} transfer:tran|state.x_start {} } { 0.000ns 1.726ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.417ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { cmd transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { cmd {} transfer:tran|Selector10~1 {} transfer:tran|state.x_start {} } { 0.000ns 1.726ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wait_time\[25\] reset clk 10.148 ns register " "Info: tsu for register \"wait_time\[25\]\" (data pin = \"reset\", clock pin = \"clk\") is 10.148 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.516 ns + Longest pin register " "Info: + Longest pin to register delay is 13.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.714 ns) + CELL(0.589 ns) 11.247 ns wait_time\[16\]~1 2 COMB LCCOMB_X52_Y31_N22 32 " "Info: 2: + IC(9.714 ns) + CELL(0.589 ns) = 11.247 ns; Loc. = LCCOMB_X52_Y31_N22; Fanout = 32; COMB Node = 'wait_time\[16\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.303 ns" { reset wait_time[16]~1 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.855 ns) 13.516 ns wait_time\[25\] 3 REG LCFF_X54_Y30_N9 2 " "Info: 3: + IC(1.414 ns) + CELL(0.855 ns) = 13.516 ns; Loc. = LCFF_X54_Y30_N9; Fanout = 2; REG Node = 'wait_time\[25\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { wait_time[16]~1 wait_time[25] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 17.67 % ) " "Info: Total cell delay = 2.388 ns ( 17.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.128 ns ( 82.33 % ) " "Info: Total interconnect delay = 11.128 ns ( 82.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.516 ns" { reset wait_time[16]~1 wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.516 ns" { reset {} reset~combout {} wait_time[16]~1 {} wait_time[25] {} } { 0.000ns 0.000ns 9.714ns 1.414ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.328 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 105 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns wait_time\[25\] 3 REG LCFF_X54_Y30_N9 2 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X54_Y30_N9; Fanout = 2; REG Node = 'wait_time\[25\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk~clkctrl wait_time[25] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { clk clk~clkctrl wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { clk {} clk~combout {} clk~clkctrl {} wait_time[25] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.516 ns" { reset wait_time[16]~1 wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.516 ns" { reset {} reset~combout {} wait_time[16]~1 {} wait_time[25] {} } { 0.000ns 0.000ns 9.714ns 1.414ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { clk clk~clkctrl wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { clk {} clk~combout {} clk~clkctrl {} wait_time[25] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk txd transfer:tran\|txds 15.974 ns register " "Info: tco from clock \"clk\" to destination pin \"txd\" through register \"transfer:tran\|txds\" is 15.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.577 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 9.577 ns transfer:tran\|txds 4 REG LCFF_X47_Y28_N1 2 " "Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.841 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.093 ns + Longest register pin " "Info: + Longest register to pin delay is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txds 1 REG LCFF_X47_Y28_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.057 ns) + CELL(3.036 ns) 6.093 ns txd 2 PIN PIN_M2 0 " "Info: 2: + IC(3.057 ns) + CELL(3.036 ns) = 6.093 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 49.83 % ) " "Info: Total cell delay = 3.036 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.057 ns ( 50.17 % ) " "Info: Total interconnect delay = 3.057 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { transfer:tran|txds {} txd {} } { 0.000ns 3.057ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { transfer:tran|txds {} txd {} } { 0.000ns 3.057ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:tran\|buf\[7\] reset clk -0.976 ns register " "Info: th for register \"transfer:tran\|buf\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.576 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.666 ns) 9.576 ns transfer:tran\|buf\[7\] 4 REG LCFF_X40_Y27_N1 1 " "Info: 4: + IC(1.440 ns) + CELL(0.666 ns) = 9.576 ns; Loc. = LCFF_X40_Y27_N1; Fanout = 1; REG Node = 'transfer:tran\|buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { baud:bd|bclk~clkctrl transfer:tran|buf[7] } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.840 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.840 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.440ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.858 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.363 ns) + CELL(0.366 ns) 9.673 ns transfer:tran\|buf\[7\]~0 2 COMB LCCOMB_X40_Y27_N24 5 " "Info: 2: + IC(8.363 ns) + CELL(0.366 ns) = 9.673 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 5; COMB Node = 'transfer:tran\|buf\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.729 ns" { reset transfer:tran|buf[7]~0 } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.855 ns) 10.858 ns transfer:tran\|buf\[7\] 3 REG LCFF_X40_Y27_N1 1 " "Info: 3: + IC(0.330 ns) + CELL(0.855 ns) = 10.858 ns; Loc. = LCFF_X40_Y27_N1; Fanout = 1; REG Node = 'transfer:tran\|buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { transfer:tran|buf[7]~0 transfer:tran|buf[7] } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 19.94 % ) " "Info: Total cell delay = 2.165 ns ( 19.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.693 ns ( 80.06 % ) " "Info: Total interconnect delay = 8.693 ns ( 80.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.858 ns" { reset transfer:tran|buf[7]~0 transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.858 ns" { reset {} reset~combout {} transfer:tran|buf[7]~0 {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 8.363ns 0.330ns } { 0.000ns 0.944ns 0.366ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.440ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.858 ns" { reset transfer:tran|buf[7]~0 transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.858 ns" { reset {} reset~combout {} transfer:tran|buf[7]~0 {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 8.363ns 0.330ns } { 0.000ns 0.944ns 0.366ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 21:39:17 2017 " "Info: Processing ended: Sun Jun 04 21:39:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Info: Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
