Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       433/24288     1%
Info:         logic LUTs:    221/24288     0%
Info:         carry LUTs:    212/24288     0%
Info:           RAM LUTs:      0/ 3036     0%
Info:          RAMW LUTs:      0/ 6072     0%

Info:      Total DFFs:       113/24288     0%

Info: Packing IOs..
Info: pin 'gpio[3]$tr_io' constrained to Bel 'X0/Y26/PIOD'.
Info: $gpio[2]$iobuf_i: gpio[2]$const$VCC$926.Y
Info: pin 'gpio[2]$tr_io' constrained to Bel 'X0/Y26/PIOC'.
Info: $gpio[1]$iobuf_i: gpio_LUT4_Z.Z
Info: pin 'gpio[1]$tr_io' constrained to Bel 'X0/Y26/PIOB'.
Info: $gpio[0]$iobuf_i: gpio_LUT4_Z_1.Z
Info: pin 'gpio[0]$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: pin 'led[3]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'key[2]$tr_io' constrained to Bel 'X62/Y0/PIOA'.
Info: pin 'key[1]$tr_io' constrained to Bel 'X60/Y0/PIOB'.
Info: pin 'key[0]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'clk25$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     102 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net decoder_inst.slow_clk to global network
Info:     promoting clock net clk25$TRELLIS_IO_IN to global network
Info:     promoting clock net control_inst.sclk to global network
Info: Checksum: 0x1a4b2596

Info: Device utilisation:
Info: 	          TRELLIS_IO:      12/    197     6%
Info: 	                DCCA:       3/     56     5%
Info: 	              DP16KD:       0/     56     0%
Info: 	          MULT18X18D:       0/     28     0%
Info: 	              ALU54B:       0/     14     0%
Info: 	             EHXPLLL:       0/      2     0%
Info: 	             EXTREFB:       0/      1     0%
Info: 	                DCUA:       0/      1     0%
Info: 	           PCSCLKDIV:       0/      2     0%
Info: 	             IOLOGIC:       0/    128     0%
Info: 	            SIOLOGIC:       0/     69     0%
Info: 	                 GSR:       0/      1     0%
Info: 	               JTAGG:       0/      1     0%
Info: 	                OSCG:       0/      1     0%
Info: 	               SEDGA:       0/      1     0%
Info: 	                 DTR:       0/      1     0%
Info: 	             USRMCLK:       0/      1     0%
Info: 	             CLKDIVF:       0/      4     0%
Info: 	           ECLKSYNCB:       0/     10     0%
Info: 	             DLLDELD:       0/      8     0%
Info: 	              DDRDLL:       0/      4     0%
Info: 	             DQSBUFM:       0/      8     0%
Info: 	     TRELLIS_ECLKBUF:       0/      8     0%
Info: 	        ECLKBRIDGECS:       0/      2     0%
Info: 	                DCSC:       0/      2     0%
Info: 	          TRELLIS_FF:     113/  24288     0%
Info: 	        TRELLIS_COMB:     495/  24288     2%
Info: 	        TRELLIS_RAMW:       0/   3036     0%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 201 cells, random placement wirelen = 15942.
Info:     at initial placer iter 0, wirelen = 662
Info:     at initial placer iter 1, wirelen = 566
Info:     at initial placer iter 2, wirelen = 531
Info:     at initial placer iter 3, wirelen = 508
Info: Running main analytical placer, max placement attempts per cell = 48516.
Info:     at iteration #1, type ALL: wirelen solved = 526, spread = 1901, legal = 1913; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 570, spread = 1595, legal = 1634; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 590, spread = 1317, legal = 1366; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 590, spread = 1372, legal = 1425; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 635, spread = 1377, legal = 1409; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 636, spread = 1290, legal = 1374; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 617, spread = 1387, legal = 1472; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 653, spread = 1342, legal = 1394; time = 0.01s
Info: HeAP Placer Time: 0.15s
Info:   of which solving equations: 0.09s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 175, wirelen = 1366
Info:   at iteration #5: temp = 0.000000, timing cost = 194, wirelen = 1166
Info:   at iteration #10: temp = 0.000000, timing cost = 189, wirelen = 1134
Info:   at iteration #11: temp = 0.000000, timing cost = 164, wirelen = 1130 
Info: SA placement time 0.36s

Info: Max frequency for clock     '$glbnet$control_inst.sclk': 175.13 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$decoder_inst.slow_clk': 124.92 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock   '$glbnet$clk25$TRELLIS_IO_IN': 265.53 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                               -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 4.10 ns
Info: Max delay <async>                               -> posedge $glbnet$control_inst.sclk    : 4.00 ns
Info: Max delay <async>                               -> posedge $glbnet$decoder_inst.slow_clk: 10.47 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN   -> <async>                              : 12.10 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> <async>                              : 12.44 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$decoder_inst.slow_clk: 1.88 ns
Info: Max delay posedge $glbnet$decoder_inst.slow_clk -> posedge $glbnet$control_inst.sclk    : 6.31 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 36234,  38551) |**************************************+
Info: [ 38551,  40868) |****+
Info: [ 40868,  43185) | 
Info: [ 43185,  45502) | 
Info: [ 45502,  47819) | 
Info: [ 47819,  50136) | 
Info: [ 50136,  52453) | 
Info: [ 52453,  54770) | 
Info: [ 54770,  57087) | 
Info: [ 57087,  59404) | 
Info: [ 59404,  61721) | 
Info: [ 61721,  64038) | 
Info: [ 64038,  66355) | 
Info: [ 66355,  68672) | 
Info: [ 68672,  70989) | 
Info: [ 70989,  73306) | 
Info: [ 73306,  75623) |**+
Info: [ 75623,  77940) |*********************************+
Info: [ 77940,  80257) |************************************************************ 
Info: [ 80257,  82574) |***+
Info: Checksum: 0x479e55bc
Info: Routing globals...
Info:     routing clock net $glbnet$control_inst.sclk using global 0
Info:     routing clock net $glbnet$clk25$TRELLIS_IO_IN using global 1
Info:     routing clock net $glbnet$decoder_inst.slow_clk using global 2

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1453 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      398        601 |  398   601 |       894|       0.29       0.29|
Info:       2000 |      648       1204 |  250   603 |       159|       0.18       0.47|
Info:       2159 |      649       1337 |    1   133 |         0|       0.03       0.50|
Info: Routing complete.
Info: Router1 time 0.50s
Info: Checksum: 0x3b468e0d

Info: Critical path report for clock '$glbnet$control_inst.sclk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.motor_dc_TRELLIS_FF_Q_7.Q
Info:    routing  1.07  1.60 Net motor_dc[3] (63,3) -> (64,2)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.B
Info:                          Defined in:
Info:                               motor_drv.sv:10.20-10.30
Info:      logic  0.45  2.04 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.04 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_FCI_INT (64,2) -> (64,2)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.40  2.45 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB1.F
Info:    routing  0.86  3.31 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1[1] (64,2) -> (64,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.54 Source control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.F
Info:    routing  0.00  3.54 Net control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT (64,3) -> (64,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32
Info:      logic  0.17  3.71 Source control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  3.71 Net control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1 (64,3) -> (64,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:      logic  0.24  3.95 Source control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.75  4.70 Net control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_C0[4] (64,3) -> (63,2)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z.M
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.26  4.96 Source control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.17  5.13 Net control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1_C[1] (63,2) -> (63,2)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.37 Source control_inst.motor_dc_TRELLIS_FF_Q_7_DI_LUT4_Z_1.F
Info:    routing  0.13  5.50 Net control_inst.motor_dc_TRELLIS_FF_Q_7_DI[4] (63,2) -> (63,2)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_6.DI
Info:                          Defined in:
Info:                               control.sv:0.0-0.0
Info:                               control.sv:67.6-94.13
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/techmap.v:576.21-576.22
Info:      setup  0.00  5.50 Source control_inst.motor_dc_TRELLIS_FF_Q_6.DI
Info: 2.51 ns logic, 2.99 ns routing

Info: Critical path report for clock '$glbnet$decoder_inst.slow_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_D_LUT4_Z_C_TRELLIS_FF_Q.Q
Info:    routing  1.35  1.87 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_D_LUT4_Z_C[1] (55,6) -> (56,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.A
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.45  2.32 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.32 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (56,2) -> (56,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.39 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.39 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (56,2) -> (56,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.39 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.39 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (56,2) -> (56,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.46 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.46 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (56,2) -> (56,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.46 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.46 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (56,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.53 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.53 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (57,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.53 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.53 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (57,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.60 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.60 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (57,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.60 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.60 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (57,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.67 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.67 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (57,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.67 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.67 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (57,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.75 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.75 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (57,2) -> (57,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.75 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.75 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (57,2) -> (58,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.82 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.82 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (58,2) -> (58,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.82 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.82 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN (58,2) -> (58,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.89 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.89 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (58,2) -> (58,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.89 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.89 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT_CIN (58,2) -> (58,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ir_decoder_fix.v:76.23-76.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.96 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.96 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT$CCU2_FCI_INT (58,2) -> (58,2)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.96 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.96 Net $nextpnr_CCU2C_11$CIN (58,2) -> (58,2)
Info:                          Sink $nextpnr_CCU2C_11$CCU2_COMB0.FCI
Info:      logic  0.44  3.40 Source $nextpnr_CCU2C_11$CCU2_COMB0.F
Info:    routing  1.37  4.77 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z_B (58,2) -> (62,6)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.00 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_LUT4_Z.F
Info:    routing  0.95  5.95 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_A[4] (62,6) -> (60,8)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_Z_6_D1_PFUMX_Z_BLUT_LUT4_Z.M
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.26  6.21 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_Z_6_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  6.21 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_Z_6_D1 (60,8) -> (60,8)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_Z_6_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:      logic  0.24  6.45 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_Z_6_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.68  7.13 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_B_Z_PFUMX_ALUT_Z[4] (60,8) -> (60,7)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_TRELLIS_FF_Q.M
Info:      setup  0.00  7.13 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_C_Z_TRELLIS_FF_Q.M
Info: 2.79 ns logic, 4.34 ns routing

Info: Critical path report for clock '$glbnet$clk25$TRELLIS_IO_IN' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_D_TRELLIS_FF_Q_3.Q
Info:    routing  1.11  1.63 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_D[3] (34,2) -> (34,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB0.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.45  2.08 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB0.FCO
Info:    routing  0.00  2.08 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1$CCU2_FCI_INT (34,4) -> (34,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB1.FCI
Info:      logic  0.00  2.08 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB1.FCO
Info:    routing  0.00  2.08 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1_COUT (34,4) -> (34,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1_COUT_CCU2C_CIN$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               control.sv:37.14-37.25
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.15 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1_COUT_CCU2C_CIN$CCU2_COMB0.FCO
Info:    routing  0.00  2.15 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1_COUT_CCU2C_CIN$CCU2_FCI_INT (34,4) -> (34,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1_COUT_CCU2C_CIN$CCU2_COMB1.FCI
Info:      logic  0.00  2.15 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1_COUT_CCU2C_CIN$CCU2_COMB1.FCO
Info:    routing  0.00  2.15 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S1_COUT_CCU2C_CIN_COUT (34,4) -> (34,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               control.sv:37.14-37.25
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.22 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.22 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_CIN_CCU2C_COUT$CCU2_FCI_INT (34,4) -> (34,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.22 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.22 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_CIN (34,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               control.sv:37.14-37.25
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.29 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1$CCU2_COMB0.FCO
Info:    routing  0.00  2.29 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1$CCU2_FCI_INT (35,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1$CCU2_COMB1.FCI
Info:      logic  0.00  2.29 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1$CCU2_COMB1.FCO
Info:    routing  0.00  2.29 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_COUT (35,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               control.sv:37.14-37.25
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.36 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0$CCU2_COMB0.FCO
Info:    routing  0.00  2.36 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0$CCU2_FCI_INT (35,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0$CCU2_COMB1.FCI
Info:      logic  0.00  2.36 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0$CCU2_COMB1.FCO
Info:    routing  0.00  2.36 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_COUT (35,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_COUT_CCU2C_CIN$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               control.sv:37.14-37.25
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.43 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_COUT_CCU2C_CIN$CCU2_COMB0.FCO
Info:    routing  0.00  2.43 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_COUT_CCU2C_CIN$CCU2_FCI_INT (35,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_COUT_CCU2C_CIN$CCU2_COMB1.FCI
Info:      logic  0.00  2.43 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_COUT_CCU2C_CIN$CCU2_COMB1.FCO
Info:    routing  0.00  2.43 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_COUT_CCU2C_CIN_COUT (35,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_9_C_CCU2C_S0$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               control.sv:37.14-37.25
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.51 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_9_C_CCU2C_S0$CCU2_COMB0.FCO
Info:    routing  0.00  2.51 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_9_C_CCU2C_S0$CCU2_FCI_INT (35,4) -> (35,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_9_C_CCU2C_S0$CCU2_COMB1.FCI
Info:      logic  0.00  2.51 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_9_C_CCU2C_S0$CCU2_COMB1.FCO
Info:    routing  0.00  2.51 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1_CIN (35,4) -> (36,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               control.sv:37.14-37.25
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.58 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1$CCU2_COMB0.FCO
Info:    routing  0.00  2.58 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1$CCU2_FCI_INT (36,4) -> (36,4)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1$CCU2_COMB1.FCI
Info:      logic  0.40  2.98 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1$CCU2_COMB1.F
Info:    routing  0.88  3.86 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1_S1[0] (36,4) -> (36,3)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_7.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  4.09 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_7.F
Info:    routing  0.13  4.22 Net control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0[15] (36,3) -> (36,3)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1_B0_TRELLIS_FF_Q.DI
Info:      setup  0.00  4.22 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_CCU2C_S0_1_B0_TRELLIS_FF_Q.DI
Info: 2.11 ns logic, 2.11 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info:       type curr  total name
Info:     source  0.00  0.00 Source key[0]$tr_io.O
Info:    routing  2.43  2.43 Net key[0]$TRELLIS_IO_IN (60,0) -> (34,3)
Info:                          Sink control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_D_TRELLIS_FF_Q_1.LSR
Info:                          Defined in:
Info:                               servo_pdm.sv:6.28-6.31
Info:      setup  0.42  2.85 Source control_inst.sclk_TRELLIS_FF_Q_CE_CCU2C_S1_S0_LUT4_Z_D_TRELLIS_FF_Q_1.LSR
Info: 0.42 ns logic, 2.43 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$control_inst.sclk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source key[0]$tr_io.O
Info:    routing  1.56  1.56 Net key[0]$TRELLIS_IO_IN (60,0) -> (63,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_7_CE_LUT4_Z.D
Info:                          Defined in:
Info:                               servo_pdm.sv:6.28-6.31
Info:      logic  0.24  1.80 Source control_inst.motor_dc_TRELLIS_FF_Q_7_CE_LUT4_Z.F
Info:    routing  0.63  2.43 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_B[0] (63,4) -> (63,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.67 Source control_inst.motor_dc_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z.F
Info:    routing  0.00  2.67 Net control_inst.motor_dc_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT (63,3) -> (63,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24
Info:      logic  0.17  2.83 Source control_inst.motor_dc_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.62  3.45 Net control_inst.motor_dc_TRELLIS_FF_Q_CE (63,3) -> (62,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2.CE
Info:      setup  0.00  3.45 Source control_inst.motor_dc_TRELLIS_FF_Q_2.CE
Info: 0.64 ns logic, 2.82 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$decoder_inst.slow_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source gpio[3]$tr_io.O
Info:    routing  3.82  3.82 Net gpio[3]$TRELLIS_IO_IN (0,26) -> (37,6)
Info:                          Sink decoder_inst.strobe_front_LUT4_Z.D
Info:                          Defined in:
Info:                               top.sv:4.21-4.25
Info:      logic  0.24  4.05 Source decoder_inst.strobe_front_LUT4_Z.F
Info:    routing  1.82  5.87 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D[1] (37,6) -> (62,6)
Info:                          Sink decoder_inst.strobe_front_LUT4_D.D
Info:                          Defined in:
Info:                               ir_decoder_fix.v:20.14-20.26
Info:      logic  0.24  6.11 Source decoder_inst.strobe_front_LUT4_D.F
Info:    routing  0.04  6.15 Net decoder_inst.strobe_front_LUT4_D_Z[0] (62,6) -> (62,6)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_A_Z_LUT4_Z_9_B_TRELLIS_FF_DI_CE_LUT4_Z.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  6.38 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_A_Z_LUT4_Z_9_B_TRELLIS_FF_DI_CE_LUT4_Z.F
Info:    routing  0.65  7.03 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_A_Z_LUT4_Z_9_B_TRELLIS_FF_DI_CE (62,6) -> (63,6)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_A_Z_LUT4_Z_9_B_TRELLIS_FF_DI.CE
Info:      setup  0.00  7.03 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_A_Z_LUT4_Z_9_B_TRELLIS_FF_DI.CE
Info: 0.71 ns logic, 6.32 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk25$TRELLIS_IO_IN' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source gpio_LUT4_Z_D_CCU2C_COUT_A0_CCU2C_B0_S0_CCU2C_S0_1_B1_TRELLIS_FF_Q.Q
Info:    routing  1.40  1.93 Net gpio_LUT4_Z_D_CCU2C_COUT_A0_CCU2C_B0_S0_CCU2C_S0_1_B1 (59,2) -> (61,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.A
Info:      logic  0.45  2.38 Source gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.38 Net gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN (61,2) -> (61,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               motor_drv.sv:34.16-34.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.45 Source gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.45 Net gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (61,2) -> (61,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.45 Source gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.45 Net gpio_LUT4_Z_D_CCU2C_COUT_CIN (61,2) -> (62,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               motor_drv.sv:34.16-34.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.52 Source gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.52 Net gpio_LUT4_Z_D_CCU2C_COUT$CCU2_FCI_INT (62,2) -> (62,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.52 Source gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.52 Net $nextpnr_CCU2C_15$CIN (62,2) -> (62,2)
Info:                          Sink $nextpnr_CCU2C_15$CCU2_COMB0.FCI
Info:      logic  0.44  2.96 Source $nextpnr_CCU2C_15$CCU2_COMB0.F
Info:    routing  4.73  7.69 Net gpio_LUT4_Z_D (62,2) -> (5,17)
Info:                          Sink gpio_LUT4_Z.D
Info:                          Defined in:
Info:                               motor_drv.sv:34.16-34.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.24  7.92 Source gpio_LUT4_Z.F
Info:    routing  1.74  9.66 Net $gpio[1]$iobuf_i (5,17) -> (0,26)
Info:                          Sink gpio[1]$tr_io.I
Info: 1.79 ns logic, 7.87 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$control_inst.sclk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.motor_dc_TRELLIS_FF_Q_7.Q
Info:    routing  1.35  1.88 Net motor_dc[3] (63,3) -> (61,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.B
Info:                          Defined in:
Info:                               motor_drv.sv:10.20-10.30
Info:      logic  0.45  2.33 Source gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.33 Net gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN (61,2) -> (61,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               motor_drv.sv:34.16-34.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.40 Source gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.40 Net gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (61,2) -> (61,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.40 Source gpio_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.40 Net gpio_LUT4_Z_D_CCU2C_COUT_CIN (61,2) -> (62,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               motor_drv.sv:34.16-34.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.47 Source gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.47 Net gpio_LUT4_Z_D_CCU2C_COUT$CCU2_FCI_INT (62,2) -> (62,2)
Info:                          Sink gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.47 Source gpio_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.47 Net $nextpnr_CCU2C_15$CIN (62,2) -> (62,2)
Info:                          Sink $nextpnr_CCU2C_15$CCU2_COMB0.FCI
Info:      logic  0.44  2.91 Source $nextpnr_CCU2C_15$CCU2_COMB0.F
Info:    routing  4.73  7.64 Net gpio_LUT4_Z_D (62,2) -> (5,17)
Info:                          Sink gpio_LUT4_Z.D
Info:                          Defined in:
Info:                               motor_drv.sv:34.16-34.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.24  7.87 Source gpio_LUT4_Z.F
Info:    routing  1.74  9.61 Net $gpio[1]$iobuf_i (5,17) -> (0,26)
Info:                          Sink gpio[1]$tr_io.I
Info: 1.79 ns logic, 7.82 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$control_inst.sclk' -> 'posedge $glbnet$decoder_inst.slow_clk':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source decoder_inst.ready_TRELLIS_FF_Q_DI_LUT4_Z_D_TRELLIS_FF_Q.Q
Info:    routing  0.70  1.23 Net decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z_D[0] (63,8) -> (62,8)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z.A
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  1.46 Source decoder_inst.ready_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.41  1.87 Net decoder_inst.ready_TRELLIS_FF_Q_CE (62,8) -> (62,8)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q.CE
Info:      setup  0.00  1.87 Source decoder_inst.ready_TRELLIS_FF_Q.CE
Info: 0.76 ns logic, 1.11 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$decoder_inst.slow_clk' -> 'posedge $glbnet$control_inst.sclk':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_Z_B_TRELLIS_FF_Q_1.Q
Info:    routing  0.89  1.41 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_Z_B[2] (62,6) -> (63,6)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_Z_B_LUT4_A.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  1.65 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_Z_B_LUT4_A.F
Info:    routing  0.67  2.32 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z[4] (63,6) -> (63,7)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_C0_Z_PFUMX_Z_1_BLUT_LUT4_Z.M
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.26  2.57 Source control_inst.direction_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_C0_Z_PFUMX_Z_1_BLUT_LUT4_Z.OFX
Info:    routing  0.75  3.32 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_B[0] (63,7) -> (64,4)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D.A
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.55 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D.F
Info:    routing  0.91  4.46 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D[1] (64,4) -> (65,4)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_2.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  4.70 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_2.F
Info:    routing  0.64  5.34 Net control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z_B[3] (65,4) -> (65,4)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.58 Source control_inst.direction_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.65  6.22 Net control_inst.direction_TRELLIS_FF_Q_CE (65,4) -> (66,4)
Info:                          Sink control_inst.direction_TRELLIS_FF_Q.CE
Info:      setup  0.00  6.22 Source control_inst.direction_TRELLIS_FF_Q.CE
Info: 1.73 ns logic, 4.50 ns routing

Info: Max frequency for clock     '$glbnet$control_inst.sclk': 181.95 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$decoder_inst.slow_clk': 140.27 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock   '$glbnet$clk25$TRELLIS_IO_IN': 236.85 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                               -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 2.85 ns
Info: Max delay <async>                               -> posedge $glbnet$control_inst.sclk    : 3.45 ns
Info: Max delay <async>                               -> posedge $glbnet$decoder_inst.slow_clk: 7.03 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN   -> <async>                              : 9.66 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> <async>                              : 9.61 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$decoder_inst.slow_clk: 1.87 ns
Info: Max delay posedge $glbnet$decoder_inst.slow_clk -> posedge $glbnet$control_inst.sclk    : 6.22 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 35778,  38096) |******************************************** 
Info: [ 38096,  40414) |***** 
Info: [ 40414,  42732) | 
Info: [ 42732,  45050) | 
Info: [ 45050,  47368) | 
Info: [ 47368,  49686) | 
Info: [ 49686,  52004) | 
Info: [ 52004,  54322) | 
Info: [ 54322,  56640) | 
Info: [ 56640,  58958) | 
Info: [ 58958,  61276) | 
Info: [ 61276,  63594) | 
Info: [ 63594,  65912) | 
Info: [ 65912,  68230) | 
Info: [ 68230,  70548) | 
Info: [ 70548,  72866) | 
Info: [ 72866,  75184) | 
Info: [ 75184,  77502) |**************************************** 
Info: [ 77502,  79820) |**************************************************** 
Info: [ 79820,  82138) |********************* 

Info: Program finished normally.
