Fitter report for system
Sat Apr 01 13:39:03 2017
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_1|altsyncram_90m1:auto_generated|ALTSYNCRAM
 26. |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ALTSYNCRAM
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Apr 01 13:39:03 2017           ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Revision Name                      ; system                                          ;
; Top-level Entity Name              ; riscv_test                                      ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C7                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 3,048 / 114,480 ( 3 % )                         ;
;     Total combinational functions  ; 2,791 / 114,480 ( 2 % )                         ;
;     Dedicated logic registers      ; 1,554 / 114,480 ( 1 % )                         ;
; Total registers                    ; 1554                                            ;
; Total pins                         ; 105 / 529 ( 20 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 527,360 / 3,981,312 ( 13 % )                    ;
; Embedded Multiplier 9-bit elements ; 8 / 532 ( 2 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Fast                                  ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LEDR[0]  ; Missing drive strength and slew rate ;
; LEDR[1]  ; Missing drive strength and slew rate ;
; LEDR[2]  ; Missing drive strength and slew rate ;
; LEDR[3]  ; Missing drive strength and slew rate ;
; LEDR[4]  ; Missing drive strength and slew rate ;
; LEDR[5]  ; Missing drive strength and slew rate ;
; LEDR[6]  ; Missing drive strength and slew rate ;
; LEDR[7]  ; Missing drive strength and slew rate ;
; LEDR[8]  ; Missing drive strength and slew rate ;
; LEDR[9]  ; Missing drive strength and slew rate ;
; LEDR[10] ; Missing drive strength and slew rate ;
; LEDR[11] ; Missing drive strength and slew rate ;
; LEDR[12] ; Missing drive strength and slew rate ;
; LEDR[13] ; Missing drive strength and slew rate ;
; LEDR[14] ; Missing drive strength and slew rate ;
; LEDR[15] ; Missing drive strength and slew rate ;
; LEDR[16] ; Missing drive strength and slew rate ;
; LEDR[17] ; Missing drive strength and slew rate ;
; LEDG[0]  ; Missing drive strength and slew rate ;
; LEDG[1]  ; Missing drive strength and slew rate ;
; LEDG[2]  ; Missing drive strength and slew rate ;
; LEDG[3]  ; Missing drive strength and slew rate ;
; LEDG[4]  ; Missing drive strength and slew rate ;
; LEDG[5]  ; Missing drive strength and slew rate ;
; LEDG[6]  ; Missing drive strength and slew rate ;
; LEDG[7]  ; Missing drive strength and slew rate ;
; HEX7[0]  ; Missing drive strength and slew rate ;
; HEX7[1]  ; Missing drive strength and slew rate ;
; HEX7[2]  ; Missing drive strength and slew rate ;
; HEX7[3]  ; Missing drive strength and slew rate ;
; HEX7[4]  ; Missing drive strength and slew rate ;
; HEX7[5]  ; Missing drive strength and slew rate ;
; HEX7[6]  ; Missing drive strength and slew rate ;
; HEX6[0]  ; Missing drive strength and slew rate ;
; HEX6[1]  ; Missing drive strength and slew rate ;
; HEX6[2]  ; Missing drive strength and slew rate ;
; HEX6[3]  ; Missing drive strength and slew rate ;
; HEX6[4]  ; Missing drive strength and slew rate ;
; HEX6[5]  ; Missing drive strength and slew rate ;
; HEX6[6]  ; Missing drive strength and slew rate ;
; HEX5[0]  ; Missing drive strength and slew rate ;
; HEX5[1]  ; Missing drive strength and slew rate ;
; HEX5[2]  ; Missing drive strength and slew rate ;
; HEX5[3]  ; Missing drive strength and slew rate ;
; HEX5[4]  ; Missing drive strength and slew rate ;
; HEX5[5]  ; Missing drive strength and slew rate ;
; HEX5[6]  ; Missing drive strength and slew rate ;
; HEX4[0]  ; Missing drive strength and slew rate ;
; HEX4[1]  ; Missing drive strength and slew rate ;
; HEX4[2]  ; Missing drive strength and slew rate ;
; HEX4[3]  ; Missing drive strength and slew rate ;
; HEX4[4]  ; Missing drive strength and slew rate ;
; HEX4[5]  ; Missing drive strength and slew rate ;
; HEX4[6]  ; Missing drive strength and slew rate ;
; HEX3[0]  ; Missing drive strength and slew rate ;
; HEX3[1]  ; Missing drive strength and slew rate ;
; HEX3[2]  ; Missing drive strength and slew rate ;
; HEX3[3]  ; Missing drive strength and slew rate ;
; HEX3[4]  ; Missing drive strength and slew rate ;
; HEX3[5]  ; Missing drive strength and slew rate ;
; HEX3[6]  ; Missing drive strength and slew rate ;
; HEX2[0]  ; Missing drive strength and slew rate ;
; HEX2[1]  ; Missing drive strength and slew rate ;
; HEX2[2]  ; Missing drive strength and slew rate ;
; HEX2[3]  ; Missing drive strength and slew rate ;
; HEX2[4]  ; Missing drive strength and slew rate ;
; HEX2[5]  ; Missing drive strength and slew rate ;
; HEX2[6]  ; Missing drive strength and slew rate ;
; HEX1[0]  ; Missing drive strength and slew rate ;
; HEX1[1]  ; Missing drive strength and slew rate ;
; HEX1[2]  ; Missing drive strength and slew rate ;
; HEX1[3]  ; Missing drive strength and slew rate ;
; HEX1[4]  ; Missing drive strength and slew rate ;
; HEX1[5]  ; Missing drive strength and slew rate ;
; HEX1[6]  ; Missing drive strength and slew rate ;
; HEX0[0]  ; Missing drive strength and slew rate ;
; HEX0[1]  ; Missing drive strength and slew rate ;
; HEX0[2]  ; Missing drive strength and slew rate ;
; HEX0[3]  ; Missing drive strength and slew rate ;
; HEX0[4]  ; Missing drive strength and slew rate ;
; HEX0[5]  ; Missing drive strength and slew rate ;
; HEX0[6]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|w589w[0]                                                                    ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[1]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[2]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[3]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[4]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[5]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[6]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[7]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[8]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[9]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[10]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[11]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[12]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[13]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[14]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[15]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[16]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[17]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_out4                                                                    ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_out6                                                                    ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM95           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[19]_OTERM33_OTERM213  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[19]_OTERM33_OTERM279  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[19]_OTERM93           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[20]_OTERM35_OTERM211  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[20]_OTERM35_OTERM277  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[20]_OTERM91           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[21]_OTERM37_OTERM209  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[21]_OTERM37_OTERM275  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[21]_OTERM89           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[22]_OTERM39_OTERM207  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[22]_OTERM39_OTERM273  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[22]_OTERM87           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[23]_OTERM41_OTERM205  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[23]_OTERM41_OTERM271  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[23]_OTERM85           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[24]_OTERM43_OTERM203  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[24]_OTERM43_OTERM269  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[24]_OTERM83           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[25]_OTERM45_OTERM201  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[25]_OTERM45_OTERM267  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[25]_OTERM81           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[26]_OTERM47_OTERM199  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[26]_OTERM47_OTERM265  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[26]_OTERM79           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[27]_OTERM49_OTERM197  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[27]_OTERM49_OTERM263  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[27]_OTERM77           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[28]_OTERM51_OTERM195  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[28]_OTERM51_OTERM261  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[28]_OTERM75           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[29]_OTERM53_OTERM193  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[29]_OTERM53_OTERM259  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[29]_OTERM73           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[30]_OTERM55_OTERM191  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[30]_OTERM55_OTERM257  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[30]_OTERM71           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[31]_OTERM57_OTERM189  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[31]_OTERM57_OTERM255  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[31]_OTERM69           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[32]_OTERM59_OTERM187  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[32]_OTERM59_OTERM253  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[32]_OTERM67           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[33]_OTERM65           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[33]_OTERM97_OTERM185  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[33]_OTERM97_OTERM251  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[34]_OTERM63           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[34]_OTERM99_OTERM183  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[34]_OTERM99_OTERM249  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[35]_OTERM61           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                                                                                        ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[35]_OTERM101_OTERM181 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[35]_OTERM101_OTERM247 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM29           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM245 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_out8                                                                    ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[37]_OTERM27           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[37]_OTERM105_OTERM243 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[37]_OTERM105_OTERM335 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[38]_OTERM25           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[38]_OTERM107_OTERM241 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[38]_OTERM107_OTERM333 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[39]_OTERM23           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[39]_OTERM109_OTERM239 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[39]_OTERM109_OTERM331 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[40]_OTERM21           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[40]_OTERM111_OTERM237 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[40]_OTERM111_OTERM329 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[41]_OTERM19           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[41]_OTERM113_OTERM235 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[41]_OTERM113_OTERM327 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[42]_OTERM17           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[42]_OTERM115_OTERM233 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[42]_OTERM115_OTERM325 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[43]_OTERM15           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[43]_OTERM117_OTERM231 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[43]_OTERM117_OTERM323 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[44]_OTERM13           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[44]_OTERM119_OTERM229 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[44]_OTERM119_OTERM321 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[45]_OTERM11           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[45]_OTERM121_OTERM227 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[45]_OTERM121_OTERM319 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[46]_OTERM9            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[46]_OTERM123_OTERM225 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[46]_OTERM123_OTERM317 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[47]_OTERM7            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[47]_OTERM125_OTERM223 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[47]_OTERM125_OTERM315 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[48]_OTERM5            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[48]_OTERM127_OTERM221 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[48]_OTERM127_OTERM313 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[49]_OTERM3            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[49]_OTERM129_OTERM219 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[49]_OTERM129_OTERM311 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[50]_OTERM1            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[50]_OTERM157_OTERM217 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                                                                                      ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[50]_OTERM157_OTERM309 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[51]_OTERM131_OTERM307 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[52]_OTERM133_OTERM305 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[53]_OTERM135_OTERM303 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[54]_OTERM137_OTERM301 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[55]_OTERM139_OTERM299 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[56]_OTERM141_OTERM297 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[57]_OTERM143_OTERM295 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[58]_OTERM145_OTERM293 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[59]_OTERM147_OTERM291 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[60]_OTERM149_OTERM289 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[61]_OTERM151_OTERM287 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[62]_OTERM153_OTERM285 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[63]_OTERM155_OTERM283 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                                                                                     ; DATAOUT          ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                           ;
+-----------------------+----------------+--------------+----------------------+---------------+----------------+
; Name                  ; Ignored Entity ; Ignored From ; Ignored To           ; Ignored Value ; Ignored Source ;
+-----------------------+----------------+--------------+----------------------+---------------+----------------+
; Location              ;                ;              ; AUD_ADCDAT           ; PIN_D2        ; QSF Assignment ;
; Location              ;                ;              ; AUD_ADCLRCK          ; PIN_C2        ; QSF Assignment ;
; Location              ;                ;              ; AUD_BCLK             ; PIN_F2        ; QSF Assignment ;
; Location              ;                ;              ; AUD_DACDAT           ; PIN_D1        ; QSF Assignment ;
; Location              ;                ;              ; AUD_DACLRCK          ; PIN_E3        ; QSF Assignment ;
; Location              ;                ;              ; AUD_XCK              ; PIN_E1        ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[0]          ; PIN_F24       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[10]         ; PIN_K25       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[11]         ; PIN_K26       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[1]          ; PIN_F25       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[2]          ; PIN_D26       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[3]          ; PIN_C27       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[4]          ; PIN_F26       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[5]          ; PIN_E26       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[6]          ; PIN_G25       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[7]          ; PIN_G26       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[8]          ; PIN_H25       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_D[9]          ; PIN_H26       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_FVAL          ; PIN_D27       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_LVAL          ; PIN_D28       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_PIXCLK        ; PIN_J27       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_RESET_n       ; PIN_F27       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_SCLK          ; PIN_AE26      ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_SDATA         ; PIN_AE27      ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_STROBE        ; PIN_E27       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_TRIGGER       ; PIN_E28       ; QSF Assignment ;
; Location              ;                ;              ; CAMERA_XCLKIN        ; PIN_G23       ; QSF Assignment ;
; Location              ;                ;              ; CLOCK2_50            ; PIN_AG14      ; QSF Assignment ;
; Location              ;                ;              ; CLOCK3_50            ; PIN_AG15      ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[0]         ; PIN_R6        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[10]        ; PIN_R5        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[11]        ; PIN_AA5       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[12]        ; PIN_Y7        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[1]         ; PIN_V8        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[2]         ; PIN_U8        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[3]         ; PIN_P1        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[4]         ; PIN_V5        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[5]         ; PIN_W8        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[6]         ; PIN_W7        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[7]         ; PIN_AA7       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[8]         ; PIN_Y5        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_ADDR[9]         ; PIN_Y6        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_BA[0]           ; PIN_U7        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_BA[1]           ; PIN_R4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_CAS_N           ; PIN_V7        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_CKE             ; PIN_AA6       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_CLK             ; PIN_AE5       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_CS_N            ; PIN_T4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQM[0]          ; PIN_U2        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQM[1]          ; PIN_W4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQM[2]          ; PIN_K8        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQM[3]          ; PIN_N8        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[0]           ; PIN_W3        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[10]          ; PIN_AB1       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[11]          ; PIN_AA3       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[12]          ; PIN_AB2       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[13]          ; PIN_AC1       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[14]          ; PIN_AB3       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[15]          ; PIN_AC2       ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[16]          ; PIN_M8        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[17]          ; PIN_L8        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[18]          ; PIN_P2        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[19]          ; PIN_N3        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[1]           ; PIN_W2        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[20]          ; PIN_N4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[21]          ; PIN_M4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[22]          ; PIN_M7        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[23]          ; PIN_L7        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[24]          ; PIN_U5        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[25]          ; PIN_R7        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[26]          ; PIN_R1        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[27]          ; PIN_R2        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[28]          ; PIN_R3        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[29]          ; PIN_T3        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[2]           ; PIN_V4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[30]          ; PIN_U4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[31]          ; PIN_U1        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[3]           ; PIN_W1        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[4]           ; PIN_V3        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[5]           ; PIN_V2        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[6]           ; PIN_V1        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[7]           ; PIN_U3        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[8]           ; PIN_Y3        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_DQ[9]           ; PIN_Y4        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_RAS_N           ; PIN_U6        ; QSF Assignment ;
; Location              ;                ;              ; DRAM_WE_N            ; PIN_V6        ; QSF Assignment ;
; Location              ;                ;              ; EX_IO[0]             ; PIN_J10       ; QSF Assignment ;
; Location              ;                ;              ; EX_IO[1]             ; PIN_J14       ; QSF Assignment ;
; Location              ;                ;              ; EX_IO[2]             ; PIN_H13       ; QSF Assignment ;
; Location              ;                ;              ; EX_IO[3]             ; PIN_H14       ; QSF Assignment ;
; Location              ;                ;              ; EX_IO[4]             ; PIN_F14       ; QSF Assignment ;
; Location              ;                ;              ; EX_IO[5]             ; PIN_E10       ; QSF Assignment ;
; Location              ;                ;              ; EX_IO[6]             ; PIN_D9        ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[0]           ; PIN_AG12      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[10]          ; PIN_AE9       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[11]          ; PIN_AF9       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[12]          ; PIN_AA10      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[13]          ; PIN_AD8       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[14]          ; PIN_AC8       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[15]          ; PIN_Y10       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[16]          ; PIN_AA8       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[17]          ; PIN_AH12      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[18]          ; PIN_AC12      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[19]          ; PIN_AD12      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[1]           ; PIN_AH7       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[20]          ; PIN_AE10      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[21]          ; PIN_AD10      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[22]          ; PIN_AD11      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[2]           ; PIN_Y13       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[3]           ; PIN_Y14       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[4]           ; PIN_Y12       ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[5]           ; PIN_AA13      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[6]           ; PIN_AA12      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[7]           ; PIN_AB13      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[8]           ; PIN_AB12      ; QSF Assignment ;
; Location              ;                ;              ; FL_ADDR[9]           ; PIN_AB10      ; QSF Assignment ;
; Location              ;                ;              ; FL_CE_N              ; PIN_AG7       ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[0]             ; PIN_AH8       ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[1]             ; PIN_AF10      ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[2]             ; PIN_AG10      ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[3]             ; PIN_AH10      ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[4]             ; PIN_AF11      ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[5]             ; PIN_AG11      ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[6]             ; PIN_AH11      ; QSF Assignment ;
; Location              ;                ;              ; FL_DQ[7]             ; PIN_AF12      ; QSF Assignment ;
; Location              ;                ;              ; FL_OE_N              ; PIN_AG8       ; QSF Assignment ;
; Location              ;                ;              ; FL_RST_N             ; PIN_AE11      ; QSF Assignment ;
; Location              ;                ;              ; FL_RY                ; PIN_Y1        ; QSF Assignment ;
; Location              ;                ;              ; FL_WE_N              ; PIN_AC10      ; QSF Assignment ;
; Location              ;                ;              ; FL_WP_N              ; PIN_AE12      ; QSF Assignment ;
; Location              ;                ;              ; GSENSOR_ALT_ADDR     ; PIN_K27       ; QSF Assignment ;
; Location              ;                ;              ; GSENSOR_CS_n         ; PIN_F28       ; QSF Assignment ;
; Location              ;                ;              ; GSENSOR_INT1         ; PIN_G27       ; QSF Assignment ;
; Location              ;                ;              ; GSENSOR_INT2         ; PIN_G28       ; QSF Assignment ;
; Location              ;                ;              ; GSENSOR_SCL_SCLK     ; PIN_M27       ; QSF Assignment ;
; Location              ;                ;              ; GSENSOR_SDA_SDI_SDIO ; PIN_K28       ; QSF Assignment ;
; Location              ;                ;              ; I2C_SCLK             ; PIN_B7        ; QSF Assignment ;
; Location              ;                ;              ; I2C_SDAT             ; PIN_A8        ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[0]             ; PIN_P28       ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[1]             ; PIN_P27       ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[2]             ; PIN_J24       ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[3]             ; PIN_J23       ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[4]             ; PIN_T26       ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[5]             ; PIN_T25       ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[6]             ; PIN_R26       ; QSF Assignment ;
; Location              ;                ;              ; LCD_B[7]             ; PIN_R25       ; QSF Assignment ;
; Location              ;                ;              ; LCD_DCLK             ; PIN_V24       ; QSF Assignment ;
; Location              ;                ;              ; LCD_DE               ; PIN_H23       ; QSF Assignment ;
; Location              ;                ;              ; LCD_DIM              ; PIN_P21       ; QSF Assignment ;
; Location              ;                ;              ; LCD_DITH             ; PIN_L23       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[0]             ; PIN_P26       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[1]             ; PIN_P25       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[2]             ; PIN_N26       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[3]             ; PIN_N25       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[4]             ; PIN_L22       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[5]             ; PIN_L21       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[6]             ; PIN_U26       ; QSF Assignment ;
; Location              ;                ;              ; LCD_G[7]             ; PIN_U25       ; QSF Assignment ;
; Location              ;                ;              ; LCD_HSD              ; PIN_U22       ; QSF Assignment ;
; Location              ;                ;              ; LCD_MODE             ; PIN_L24       ; QSF Assignment ;
; Location              ;                ;              ; LCD_POWER_CTL        ; PIN_M25       ; QSF Assignment ;
; Location              ;                ;              ; LCD_RSTB             ; PIN_K22       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[0]             ; PIN_V28       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[1]             ; PIN_V27       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[2]             ; PIN_U28       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[3]             ; PIN_U27       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[4]             ; PIN_R28       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[5]             ; PIN_R27       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[6]             ; PIN_V26       ; QSF Assignment ;
; Location              ;                ;              ; LCD_R[7]             ; PIN_V25       ; QSF Assignment ;
; Location              ;                ;              ; LCD_SHLR             ; PIN_H24       ; QSF Assignment ;
; Location              ;                ;              ; LCD_UPDN             ; PIN_K21       ; QSF Assignment ;
; Location              ;                ;              ; LCD_VSD              ; PIN_V22       ; QSF Assignment ;
; Location              ;                ;              ; LSENSOR_ADDR_SEL     ; PIN_J25       ; QSF Assignment ;
; Location              ;                ;              ; LSENSOR_INT          ; PIN_L28       ; QSF Assignment ;
; Location              ;                ;              ; LSENSOR_SCL          ; PIN_J26       ; QSF Assignment ;
; Location              ;                ;              ; LSENSOR_SDA          ; PIN_L27       ; QSF Assignment ;
; Location              ;                ;              ; LTM_ADC_BUSY         ; PIN_AB21      ; QSF Assignment ;
; Location              ;                ;              ; LTM_ADC_DCLK         ; PIN_AC21      ; QSF Assignment ;
; Location              ;                ;              ; LTM_ADC_DIN          ; PIN_Y17       ; QSF Assignment ;
; Location              ;                ;              ; LTM_ADC_DOUT         ; PIN_AC15      ; QSF Assignment ;
; Location              ;                ;              ; LTM_ADC_PENIRQ_n     ; PIN_AB22      ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[0]             ; PIN_AD15      ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[1]             ; PIN_AE16      ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[2]             ; PIN_AD21      ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[3]             ; PIN_Y16       ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[4]             ; PIN_AF15      ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[5]             ; PIN_AF24      ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[6]             ; PIN_AE21      ; QSF Assignment ;
; Location              ;                ;              ; LTM_B[7]             ; PIN_AF25      ; QSF Assignment ;
; Location              ;                ;              ; LTM_DEN              ; PIN_AC19      ; QSF Assignment ;
; Location              ;                ;              ; LTM_GREST            ; PIN_AH26      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[0]             ; PIN_AC22      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[1]             ; PIN_AE22      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[2]             ; PIN_AF21      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[3]             ; PIN_AF22      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[4]             ; PIN_AD22      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[5]             ; PIN_AG25      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[6]             ; PIN_AD25      ; QSF Assignment ;
; Location              ;                ;              ; LTM_G[7]             ; PIN_AH25      ; QSF Assignment ;
; Location              ;                ;              ; LTM_HD               ; PIN_AF16      ; QSF Assignment ;
; Location              ;                ;              ; LTM_NCLK             ; PIN_AE15      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[0]             ; PIN_AE25      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[1]             ; PIN_AG22      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[2]             ; PIN_AE24      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[3]             ; PIN_AH22      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[4]             ; PIN_AF26      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[5]             ; PIN_AE20      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[6]             ; PIN_AG23      ; QSF Assignment ;
; Location              ;                ;              ; LTM_R[7]             ; PIN_AF20      ; QSF Assignment ;
; Location              ;                ;              ; LTM_SCEN             ; PIN_AH23      ; QSF Assignment ;
; Location              ;                ;              ; LTM_SDA              ; PIN_AG26      ; QSF Assignment ;
; Location              ;                ;              ; LTM_VD               ; PIN_AD19      ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[0]         ; PIN_AB7       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[10]        ; PIN_AF2       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[11]        ; PIN_AD3       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[12]        ; PIN_AB4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[13]        ; PIN_AC3       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[14]        ; PIN_AA4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[15]        ; PIN_AB11      ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[16]        ; PIN_AC11      ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[17]        ; PIN_AB9       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[18]        ; PIN_AB8       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[19]        ; PIN_T8        ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[1]         ; PIN_AD7       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[2]         ; PIN_AE7       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[3]         ; PIN_AC7       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[4]         ; PIN_AB6       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[5]         ; PIN_AE6       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[6]         ; PIN_AB5       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[7]         ; PIN_AC5       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[8]         ; PIN_AF5       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_ADDR[9]         ; PIN_T7        ; QSF Assignment ;
; Location              ;                ;              ; SRAM_CE_N            ; PIN_AF8       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[0]           ; PIN_AH3       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[10]          ; PIN_AE2       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[11]          ; PIN_AE1       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[12]          ; PIN_AE3       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[13]          ; PIN_AE4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[14]          ; PIN_AF3       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[15]          ; PIN_AG3       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[1]           ; PIN_AF4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[2]           ; PIN_AG4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[3]           ; PIN_AH4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[4]           ; PIN_AF6       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[5]           ; PIN_AG6       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[6]           ; PIN_AH6       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[7]           ; PIN_AF7       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[8]           ; PIN_AD1       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_DQ[9]           ; PIN_AD2       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_LB_N            ; PIN_AD4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_OE_N            ; PIN_AD5       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_UB_N            ; PIN_AC4       ; QSF Assignment ;
; Location              ;                ;              ; SRAM_WE_N            ; PIN_AE8       ; QSF Assignment ;
; Location              ;                ;              ; TD_CLK27             ; PIN_B14       ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[0]           ; PIN_E8        ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[1]           ; PIN_A7        ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[2]           ; PIN_D8        ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[3]           ; PIN_C7        ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[4]           ; PIN_D7        ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[5]           ; PIN_D6        ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[6]           ; PIN_E7        ; QSF Assignment ;
; Location              ;                ;              ; TD_DATA[7]           ; PIN_F7        ; QSF Assignment ;
; Location              ;                ;              ; TD_HS                ; PIN_E5        ; QSF Assignment ;
; Location              ;                ;              ; TD_RESET_N           ; PIN_G7        ; QSF Assignment ;
; Location              ;                ;              ; TD_VS                ; PIN_E4        ; QSF Assignment ;
; Location              ;                ;              ; TOUCH_I2C_SCL        ; PIN_T22       ; QSF Assignment ;
; Location              ;                ;              ; TOUCH_I2C_SDA        ; PIN_T21       ; QSF Assignment ;
; Location              ;                ;              ; TOUCH_INT_n          ; PIN_R23       ; QSF Assignment ;
; Location              ;                ;              ; VGA_BLANK_N          ; PIN_F11       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[0]             ; PIN_B10       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[1]             ; PIN_A10       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[2]             ; PIN_C11       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[3]             ; PIN_B11       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[4]             ; PIN_A11       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[5]             ; PIN_C12       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[6]             ; PIN_D11       ; QSF Assignment ;
; Location              ;                ;              ; VGA_B[7]             ; PIN_D12       ; QSF Assignment ;
; Location              ;                ;              ; VGA_CLK              ; PIN_A12       ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[0]             ; PIN_G8        ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[1]             ; PIN_G11       ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[2]             ; PIN_F8        ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[3]             ; PIN_H12       ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[4]             ; PIN_C8        ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[5]             ; PIN_B8        ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[6]             ; PIN_F10       ; QSF Assignment ;
; Location              ;                ;              ; VGA_G[7]             ; PIN_C9        ; QSF Assignment ;
; Location              ;                ;              ; VGA_HS               ; PIN_G13       ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[0]             ; PIN_E12       ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[1]             ; PIN_E11       ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[2]             ; PIN_D10       ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[3]             ; PIN_F12       ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[4]             ; PIN_G10       ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[5]             ; PIN_J12       ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[6]             ; PIN_H8        ; QSF Assignment ;
; Location              ;                ;              ; VGA_R[7]             ; PIN_H10       ; QSF Assignment ;
; Location              ;                ;              ; VGA_SYNC_N           ; PIN_C10       ; QSF Assignment ;
; Location              ;                ;              ; VGA_VS               ; PIN_C13       ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[10]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[11]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[7]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_D[9]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_FVAL          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_LVAL          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_PIXCLK        ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_RESET_n       ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_SCLK          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_SDATA         ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_STROBE        ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_TRIGGER       ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; CAMERA_XCLKIN        ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; EX_IO[0]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; EX_IO[1]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; EX_IO[2]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; EX_IO[3]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; EX_IO[4]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; EX_IO[5]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; EX_IO[6]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; GSENSOR_ALT_ADDR     ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; GSENSOR_CS_n         ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; GSENSOR_INT1         ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; GSENSOR_INT2         ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; GSENSOR_SCL_SCLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; GSENSOR_SDA_SDI_SDIO ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[0]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[1]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[2]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[3]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[4]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[5]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[6]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_B[7]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_DCLK             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_DE               ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_DIM              ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_DITH             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[0]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[1]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[2]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[3]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[4]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[5]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[6]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_G[7]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_HSD              ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_MODE             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_POWER_CTL        ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_RSTB             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[0]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[1]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[2]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[3]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[4]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[5]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[6]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_R[7]             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_SHLR             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_UPDN             ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LCD_VSD              ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LSENSOR_ADDR_SEL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LSENSOR_INT          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LSENSOR_SCL          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; LSENSOR_SDA          ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; TOUCH_I2C_SCL        ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; TOUCH_I2C_SDA        ; 2.5 V         ; QSF Assignment ;
; I/O Standard          ; riscv_test     ;              ; TOUCH_INT_n          ; 2.5 V         ; QSF Assignment ;
; Weak Pull-Up Resistor ; riscv_test     ;              ; TOUCH_I2C_SCL        ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; riscv_test     ;              ; TOUCH_I2C_SDA        ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; riscv_test     ;              ; TOUCH_INT_n          ; ON            ; QSF Assignment ;
+-----------------------+----------------+--------------+----------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4865 ) ; 0.00 % ( 0 / 4865 )        ; 0.00 % ( 0 / 4865 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4865 ) ; 0.00 % ( 0 / 4865 )        ; 0.00 % ( 0 / 4865 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4661 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 196 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/output_files/system.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 3,048 / 114,480 ( 3 % )      ;
;     -- Combinational with no register       ; 1494                         ;
;     -- Register only                        ; 257                          ;
;     -- Combinational with a register        ; 1297                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1396                         ;
;     -- 3 input functions                    ; 955                          ;
;     -- <=2 input functions                  ; 440                          ;
;     -- Register only                        ; 257                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 2362                         ;
;     -- arithmetic mode                      ; 429                          ;
;                                             ;                              ;
; Total registers*                            ; 1,554 / 117,053 ( 1 % )      ;
;     -- Dedicated logic registers            ; 1,554 / 114,480 ( 1 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 229 / 7,155 ( 3 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 105 / 529 ( 20 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )               ;
;                                             ;                              ;
; Global signals                              ; 5                            ;
; M9Ks                                        ; 68 / 432 ( 16 % )            ;
; Total block memory bits                     ; 527,360 / 3,981,312 ( 13 % ) ;
; Total block memory implementation bits      ; 626,688 / 3,981,312 ( 16 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 532 ( 2 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global clocks                               ; 5 / 20 ( 25 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 2.1% / 2.1% / 2.2%           ;
; Peak interconnect usage (total/H/V)         ; 40.8% / 40.0% / 41.8%        ;
; Maximum fan-out                             ; 1514                         ;
; Highest non-global fan-out                  ; 264                          ;
; Total fan-out                               ; 16847                        ;
; Average fan-out                             ; 3.47                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                            ;
;                                             ;                       ;                        ;                                ;
; Total logic elements                        ; 2913 / 114480 ( 3 % ) ; 135 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 1434                  ; 60                     ; 0                              ;
;     -- Register only                        ; 241                   ; 16                     ; 0                              ;
;     -- Combinational with a register        ; 1238                  ; 59                     ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                                ;
;     -- 4 input functions                    ; 1344                  ; 52                     ; 0                              ;
;     -- 3 input functions                    ; 926                   ; 29                     ; 0                              ;
;     -- <=2 input functions                  ; 402                   ; 38                     ; 0                              ;
;     -- Register only                        ; 241                   ; 16                     ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Logic elements by mode                      ;                       ;                        ;                                ;
;     -- normal mode                          ; 2251                  ; 111                    ; 0                              ;
;     -- arithmetic mode                      ; 421                   ; 8                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Total registers                             ; 1479                  ; 75                     ; 0                              ;
;     -- Dedicated logic registers            ; 1479 / 114480 ( 1 % ) ; 75 / 114480 ( < 1 % )  ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Total LABs:  partially or completely used   ; 218 / 7155 ( 3 % )    ; 11 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                              ;
; I/O pins                                    ; 105                   ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 532 ( 2 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 527360                ; 0                      ; 0                              ;
; Total RAM block bits                        ; 626688                ; 0                      ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 68 / 432 ( 15 % )     ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 2 / 24 ( 8 % )         ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                        ;                                ;
; Connections                                 ;                       ;                        ;                                ;
;     -- Input Connections                    ; 125                   ; 109                    ; 0                              ;
;     -- Registered Input Connections         ; 82                    ; 83                     ; 0                              ;
;     -- Output Connections                   ; 153                   ; 81                     ; 0                              ;
;     -- Registered Output Connections        ; 1                     ; 42                     ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Internal Connections                        ;                       ;                        ;                                ;
;     -- Total Connections                    ; 16482                 ; 700                    ; 4                              ;
;     -- Registered Connections               ; 6020                  ; 423                    ; 0                              ;
;                                             ;                       ;                        ;                                ;
; External Connections                        ;                       ;                        ;                                ;
;     -- Top                                  ; 90                    ; 188                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 188                   ; 2                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Partition Interface                         ;                       ;                        ;                                ;
;     -- Input Ports                          ; 50                    ; 36                     ; 0                              ;
;     -- Output Ports                         ; 86                    ; 53                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Registered Ports                            ;                       ;                        ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                      ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 20                     ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Port Connectivity                           ;                       ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 43                     ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]   ; M21   ; 6        ; 115          ; 53           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[2]   ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[3]   ; R24   ; 5        ; 115          ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[0]    ; AB28  ; 5        ; 115          ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[10]   ; AC24  ; 5        ; 115          ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[11]   ; AB24  ; 5        ; 115          ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[12]   ; AB23  ; 5        ; 115          ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[13]   ; AA24  ; 5        ; 115          ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[14]   ; AA23  ; 5        ; 115          ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[15]   ; AA22  ; 5        ; 115          ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[16]   ; Y24   ; 5        ; 115          ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[17]   ; Y23   ; 5        ; 115          ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]    ; AC28  ; 5        ; 115          ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]    ; AC27  ; 5        ; 115          ; 15           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]    ; AD27  ; 5        ; 115          ; 13           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[4]    ; AB27  ; 5        ; 115          ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[5]    ; AC26  ; 5        ; 115          ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[6]    ; AD26  ; 5        ; 115          ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[7]    ; AB26  ; 5        ; 115          ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[8]    ; AC25  ; 5        ; 115          ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[9]    ; AB25  ; 5        ; 115          ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; clock_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1514                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0]  ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]  ; F22   ; 7        ; 107          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]  ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]  ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]  ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]  ; J22   ; 6        ; 115          ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]  ; H22   ; 6        ; 115          ; 69           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]  ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]  ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]  ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]  ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]  ; W25   ; 5        ; 115          ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]  ; U23   ; 5        ; 115          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]  ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]  ; AA25  ; 5        ; 115          ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]  ; AA26  ; 5        ; 115          ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]  ; Y25   ; 5        ; 115          ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]  ; W26   ; 5        ; 115          ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]  ; Y26   ; 5        ; 115          ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]  ; W27   ; 5        ; 115          ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]  ; W28   ; 5        ; 115          ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]  ; V21   ; 5        ; 115          ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]  ; U21   ; 5        ; 115          ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]  ; AB20  ; 4        ; 100          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]  ; AA21  ; 4        ; 111          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]  ; AD24  ; 4        ; 105          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]  ; AF23  ; 4        ; 105          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]  ; Y19   ; 4        ; 105          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]  ; AB19  ; 4        ; 98           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]  ; AA19  ; 4        ; 107          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]  ; AG21  ; 4        ; 74           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]  ; AH21  ; 4        ; 74           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]  ; AE19  ; 4        ; 83           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]  ; AF19  ; 4        ; 83           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]  ; AE18  ; 4        ; 79           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]  ; AD18  ; 4        ; 85           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]  ; AC18  ; 4        ; 87           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]  ; AB18  ; 4        ; 98           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]  ; AH19  ; 4        ; 72           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]  ; AG19  ; 4        ; 72           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]  ; AF18  ; 4        ; 79           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]  ; AH18  ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[0]  ; AA17  ; 4        ; 89           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[1]  ; AB16  ; 4        ; 65           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[2]  ; AA16  ; 4        ; 65           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[3]  ; AB17  ; 4        ; 89           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[4]  ; AB15  ; 4        ; 67           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[5]  ; AA15  ; 4        ; 67           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[6]  ; AC17  ; 4        ; 74           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[0]  ; AD17  ; 4        ; 74           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[1]  ; AE17  ; 4        ; 67           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[2]  ; AG17  ; 4        ; 62           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[3]  ; AH17  ; 4        ; 62           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[4]  ; AF17  ; 4        ; 67           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[5]  ; AG18  ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[6]  ; AA14  ; 3        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]  ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]  ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]  ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]  ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]  ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]  ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]  ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]  ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]  ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10] ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11] ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12] ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13] ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14] ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15] ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16] ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17] ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]  ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]  ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]  ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]  ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]  ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]  ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]  ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]  ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]  ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 73 ( 1 % )   ; 2.5V          ; --           ;
; 4        ; 32 / 71 ( 45 % ) ; 2.5V          ; --           ;
; 5        ; 34 / 65 ( 52 % ) ; 2.5V          ; --           ;
; 6        ; 8 / 58 ( 14 % )  ; 2.5V          ; --           ;
; 7        ; 29 / 72 ( 40 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; HEX7[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 213        ; 4        ; HEX6[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; HEX6[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 241        ; 4        ; HEX6[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; HEX4[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; HEX3[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA22     ; 275        ; 5        ; SW[15]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 280        ; 5        ; SW[14]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; SW[13]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 294        ; 5        ; HEX2[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 293        ; 5        ; HEX2[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; HEX6[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 212        ; 4        ; HEX6[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 242        ; 4        ; HEX6[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 254        ; 4        ; HEX5[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; HEX4[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 257        ; 4        ; HEX3[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; SW[12]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 274        ; 5        ; SW[11]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 292        ; 5        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; HEX6[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC18     ; 240        ; 4        ; HEX5[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; SW[10]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 272        ; 5        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; HEX7[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD18     ; 237        ; 4        ; HEX5[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; HEX3[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; HEX7[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE18     ; 225        ; 4        ; HEX4[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 231        ; 4        ; HEX4[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; HEX7[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF18     ; 226        ; 4        ; HEX5[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF19     ; 232        ; 4        ; HEX4[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; HEX3[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; HEX7[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG18     ; 217        ; 4        ; HEX7[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG19     ; 219        ; 4        ; HEX5[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; HEX4[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; HEX7[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH18     ; 218        ; 4        ; HEX5[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH19     ; 220        ; 4        ; HEX5[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; HEX4[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; LEDR[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; LEDR[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; LEDR[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; LEDR[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; LEDR[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; LEDR[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; LEDR[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; LEDR[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; KEY[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; HEX3[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; HEX3[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; HEX2[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W27      ; 301        ; 5        ; HEX2[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W28      ; 302        ; 5        ; HEX2[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; clock_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; HEX3[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; SW[17]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; SW[16]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; HEX2[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 297        ; 5        ; HEX2[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |riscv_test                                                                                                                             ; 3048 (60)   ; 1554 (0)                  ; 0 (0)         ; 527360      ; 68   ; 8            ; 0       ; 4         ; 105  ; 0            ; 1494 (60)    ; 257 (0)           ; 1297 (64)        ; |riscv_test                                                                                                                                                                                                                                                                                                                                            ; riscv_test                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 135 (1)     ; 75 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 16 (0)            ; 59 (0)           ; |riscv_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 134 (0)     ; 75 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 16 (0)            ; 59 (0)           ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 134 (0)     ; 75 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 16 (0)            ; 59 (0)           ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 134 (6)     ; 75 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 16 (4)            ; 59 (0)           ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 129 (0)     ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 12 (0)            ; 59 (0)           ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 129 (89)    ; 70 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (46)      ; 12 (11)           ; 59 (33)          ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                     ; altera_sld   ;
;    |system:rv|                                                                                                                          ; 2853 (0)    ; 1479 (0)                  ; 0 (0)         ; 527360      ; 68   ; 8            ; 0       ; 4         ; 0    ; 0            ; 1374 (0)     ; 241 (0)           ; 1238 (0)         ; |riscv_test|system:rv                                                                                                                                                                                                                                                                                                                                  ; system                             ; system       ;
;       |Orca:vectorblox_orca_0|                                                                                                          ; 1953 (49)   ; 876 (62)                  ; 0 (0)         ; 2048        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1075 (10)    ; 81 (11)           ; 797 (17)         ; |riscv_test|system:rv|Orca:vectorblox_orca_0                                                                                                                                                                                                                                                                                                           ; Orca                               ; system       ;
;          |orca_core:core|                                                                                                               ; 1915 (2)    ; 814 (0)                   ; 0 (0)         ; 2048        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1065 (2)     ; 70 (0)            ; 780 (0)          ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core                                                                                                                                                                                                                                                                                            ; orca_core                          ; system       ;
;             |decode:D|                                                                                                                  ; 137 (97)    ; 99 (65)                   ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 35 (34)           ; 87 (53)          ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D                                                                                                                                                                                                                                                                                   ; decode                             ; system       ;
;                |register_file:register_file_1|                                                                                          ; 41 (41)     ; 34 (34)                   ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 34 (34)          ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1                                                                                                                                                                                                                                                     ; register_file                      ; system       ;
;                   |altsyncram:registers_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0                                                                                                                                                                                                                          ; altsyncram                         ; work         ;
;                      |altsyncram_90m1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated                                                                                                                                                                                           ; altsyncram_90m1                    ; work         ;
;                   |altsyncram:registers_rtl_1|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_1                                                                                                                                                                                                                          ; altsyncram                         ; work         ;
;                      |altsyncram_90m1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_1|altsyncram_90m1:auto_generated                                                                                                                                                                                           ; altsyncram_90m1                    ; work         ;
;             |execute:X|                                                                                                                 ; 1657 (328)  ; 580 (10)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 960 (252)    ; 33 (0)            ; 664 (79)         ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X                                                                                                                                                                                                                                                                                  ; execute                            ; system       ;
;                |arithmetic_unit:alu|                                                                                                    ; 646 (476)   ; 230 (230)                 ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 405 (255)    ; 31 (31)           ; 210 (188)        ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu                                                                                                                                                                                                                                                              ; arithmetic_unit                    ; system       ;
;                   |lpm_mult:Mult0|                                                                                                      ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 1 (0)            ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0                                                                                                                                                                                                                                               ; lpm_mult                           ; work         ;
;                      |mult_86t:auto_generated|                                                                                          ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 1 (1)            ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated                                                                                                                                                                                                                       ; mult_86t                           ; work         ;
;                   |operand_creation:oc|                                                                                                 ; 126 (126)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 21 (21)          ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|operand_creation:oc                                                                                                                                                                                                                                          ; operand_creation                   ; system       ;
;                |branch_unit:branch|                                                                                                     ; 175 (175)   ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 1 (1)             ; 78 (78)          ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch                                                                                                                                                                                                                                                               ; branch_unit                        ; system       ;
;                |load_store_unit:ls_unit|                                                                                                ; 92 (92)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 38 (38)          ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit                                                                                                                                                                                                                                                          ; load_store_unit                    ; system       ;
;                |system_calls:syscall|                                                                                                   ; 420 (404)   ; 263 (263)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (138)    ; 1 (1)             ; 266 (265)        ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall                                                                                                                                                                                                                                                             ; system_calls                       ; system       ;
;                   |instruction_legal:instr_check|                                                                                       ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|instruction_legal:instr_check                                                                                                                                                                                                                               ; instruction_legal                  ; system       ;
;             |instruction_fetch:instr_fetch|                                                                                             ; 234 (234)   ; 135 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 2 (2)             ; 144 (144)        ; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch                                                                                                                                                                                                                                                              ; instruction_fetch                  ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |riscv_test|system:rv|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller            ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |riscv_test|system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer          ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |riscv_test|system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer          ; system       ;
;       |system_hex_0:hex_0|                                                                                                              ; 66 (66)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 32 (32)          ; |riscv_test|system:rv|system_hex_0:hex_0                                                                                                                                                                                                                                                                                                               ; system_hex_0                       ; system       ;
;       |system_hex_0:hex_1|                                                                                                              ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 64 (64)          ; |riscv_test|system:rv|system_hex_0:hex_1                                                                                                                                                                                                                                                                                                               ; system_hex_0                       ; system       ;
;       |system_hex_0:hex_2|                                                                                                              ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 31 (31)           ; 33 (33)          ; |riscv_test|system:rv|system_hex_0:hex_2                                                                                                                                                                                                                                                                                                               ; system_hex_0                       ; system       ;
;       |system_hex_0:hex_3|                                                                                                              ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 63 (63)          ; |riscv_test|system:rv|system_hex_0:hex_3                                                                                                                                                                                                                                                                                                               ; system_hex_0                       ; system       ;
;       |system_hex_0:ledg|                                                                                                               ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 29 (29)           ; 34 (34)          ; |riscv_test|system:rv|system_hex_0:ledg                                                                                                                                                                                                                                                                                                                ; system_hex_0                       ; system       ;
;       |system_hex_0:ledr|                                                                                                               ; 66 (66)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 32 (32)          ; |riscv_test|system:rv|system_hex_0:ledr                                                                                                                                                                                                                                                                                                                ; system_hex_0                       ; system       ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                                                  ; 162 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (16)      ; 23 (5)            ; 92 (19)          ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                   ; system_jtag_uart_0                 ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 34 (34)          ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                            ; alt_jtag_atlantic                  ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                       ; system_jtag_uart_0_scfifo_r        ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                             ; work         ;
;                |scfifo_ar21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated                                                                                                                                                                                               ; scfifo_ar21                        ; work         ;
;                   |a_dpfifo_c011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo                                                                                                                                                                          ; a_dpfifo_c011                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                             ; cntr_do7                           ; work         ;
;                      |altsyncram_eio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram                                                                                                                                                  ; altsyncram_eio1                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                    ; cntr_1ob                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                          ; cntr_1ob                           ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                       ; system_jtag_uart_0_scfifo_w        ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                             ; work         ;
;                |scfifo_ar21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated                                                                                                                                                                                               ; scfifo_ar21                        ; work         ;
;                   |a_dpfifo_c011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo                                                                                                                                                                          ; a_dpfifo_c011                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                             ; cntr_do7                           ; work         ;
;                      |altsyncram_eio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram                                                                                                                                                  ; altsyncram_eio1                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                    ; cntr_1ob                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |riscv_test|system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                          ; cntr_1ob                           ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 215 (0)     ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 194 (0)      ; 0 (0)             ; 21 (0)           ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0           ; system       ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                          ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                                     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo              ; system       ;
;          |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent          ; system       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                                ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|                                                                 ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter      ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; system_mm_interconnect_0_cmd_demux ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; system_mm_interconnect_0_router    ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 182 (182)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (174)    ; 0 (0)             ; 8 (8)            ; |riscv_test|system:rv|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; system_mm_interconnect_0_rsp_mux   ; system       ;
;       |system_mm_interconnect_1:mm_interconnect_1|                                                                                      ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |riscv_test|system:rv|system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_1           ; system       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |riscv_test|system:rv|system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator     ; system       ;
;       |system_mm_interconnect_2:mm_interconnect_2|                                                                                      ; 321 (0)     ; 274 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 3 (0)             ; 273 (0)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_2           ; system       ;
;          |altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|                                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|                                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo              ; system       ;
;          |altera_merlin_master_agent:mm_bridge_0_m0_agent|                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent         ; system       ;
;          |altera_merlin_slave_agent:hex_0_s1_agent|                                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex_0_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent          ; system       ;
;          |altera_merlin_slave_agent:ledg_s1_agent|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ledg_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent          ; system       ;
;          |altera_merlin_slave_agent:ledr_s1_agent|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ledr_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent          ; system       ;
;          |altera_merlin_slave_translator:hex_0_s1_translator|                                                                           ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 36 (36)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:hex_1_s1_translator|                                                                           ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 36 (36)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:hex_2_s1_translator|                                                                           ; 40 (40)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 36 (36)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:hex_3_s1_translator|                                                                           ; 40 (40)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 35 (35)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 24 (24)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:ledg_s1_translator|                                                                            ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 36 (36)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:ledr_s1_translator|                                                                            ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 34 (34)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|                                                                         ; 22 (22)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 12 (12)          ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter      ; system       ;
;          |system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; system_mm_interconnect_2_cmd_demux ; system       ;
;          |system_mm_interconnect_2_router:router|                                                                                       ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|system_mm_interconnect_2_router:router                                                                                                                                                                                                                                                ; system_mm_interconnect_2_router    ; system       ;
;          |system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                     ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |riscv_test|system:rv|system_mm_interconnect_2:mm_interconnect_2|system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; system_mm_interconnect_2_rsp_mux   ; system       ;
;       |system_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 14 (0)      ; 2 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 10 (0)           ; |riscv_test|system:rv|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                         ; system_onchip_memory2_0            ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 14 (0)      ; 2 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 10 (0)           ; |riscv_test|system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                         ; work         ;
;             |altsyncram_4m12:auto_generated|                                                                                            ; 14 (2)      ; 2 (2)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (1)             ; 10 (1)           ; |riscv_test|system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated                                                                                                                                                                                                                                ; altsyncram_4m12                    ; work         ;
;                |decode_jsa:decode3|                                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |riscv_test|system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|decode_jsa:decode3                                                                                                                                                                                                             ; decode_jsa                         ; work         ;
;                |mux_gob:mux4|                                                                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |riscv_test|system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|mux_gob:mux4                                                                                                                                                                                                                   ; mux_gob                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[2]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[3]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[10]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[11]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[12]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[13]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[14]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[15]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[16]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[17]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[2]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clock_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                                                     ;                   ;         ;
; KEY[2]                                                                                                                                     ;                   ;         ;
; KEY[3]                                                                                                                                     ;                   ;         ;
; SW[4]                                                                                                                                      ;                   ;         ;
; SW[5]                                                                                                                                      ;                   ;         ;
; SW[6]                                                                                                                                      ;                   ;         ;
; SW[7]                                                                                                                                      ;                   ;         ;
; SW[8]                                                                                                                                      ;                   ;         ;
; SW[9]                                                                                                                                      ;                   ;         ;
; SW[10]                                                                                                                                     ;                   ;         ;
; SW[11]                                                                                                                                     ;                   ;         ;
; SW[12]                                                                                                                                     ;                   ;         ;
; SW[13]                                                                                                                                     ;                   ;         ;
; SW[14]                                                                                                                                     ;                   ;         ;
; SW[15]                                                                                                                                     ;                   ;         ;
; SW[16]                                                                                                                                     ;                   ;         ;
; SW[17]                                                                                                                                     ;                   ;         ;
; KEY[1]                                                                                                                                     ;                   ;         ;
;      - system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - LEDG[7]~output                                                                                                                      ; 1                 ; 6       ;
; SW[0]                                                                                                                                      ;                   ;         ;
;      - hex_input[27]~0                                                                                                                     ; 0                 ; 6       ;
; SW[1]                                                                                                                                      ;                   ;         ;
;      - hex_input[27]~0                                                                                                                     ; 0                 ; 6       ;
;      - hex_input[27]~2                                                                                                                     ; 0                 ; 6       ;
; SW[2]                                                                                                                                      ;                   ;         ;
;      - hex_input[27]~0                                                                                                                     ; 1                 ; 6       ;
;      - hex_input[27]~1                                                                                                                     ; 1                 ; 6       ;
;      - hex_input[27]~2                                                                                                                     ; 1                 ; 6       ;
; SW[3]                                                                                                                                      ;                   ;         ;
;      - hex_input[27]~0                                                                                                                     ; 1                 ; 6       ;
;      - hex_input[27]~1                                                                                                                     ; 1                 ; 6       ;
;      - hex_input[27]~2                                                                                                                     ; 1                 ; 6       ;
; clock_50                                                                                                                                   ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; KEY[1]                                                                                                                                                                                                                                                                                                                                                      ; PIN_M21            ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 114     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clock_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y2             ; 1512    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X24_Y37_N21     ; 48      ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X31_Y37_N4  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X31_Y37_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X28_Y37_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X27_Y37_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14                             ; LCCOMB_X29_Y37_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12              ; LCCOMB_X31_Y37_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13              ; LCCOMB_X31_Y37_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1       ; LCCOMB_X31_Y37_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10 ; LCCOMB_X30_Y37_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~11 ; LCCOMB_X31_Y37_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X26_Y37_N23     ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X24_Y37_N11     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X25_Y37_N31     ; 42      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X24_Y37_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X23_Y37_N29     ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X28_Y37_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[14]                                                                                                                                                                                                                                                                                      ; FF_X58_Y42_N7      ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[25]                                                                                                                                                                                                                                                                                      ; FF_X58_Y42_N17     ; 78      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|we~0                                                                                                                                                                                                                                                                 ; LCCOMB_X56_Y43_N18 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|target_pc_latch[9]~0                                                                                                                                                                                                                                                           ; LCCOMB_X57_Y45_N28 ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|Equal6~0                                                                                                                                                                                                                                                                  ; LCCOMB_X48_Y43_N18 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|Equal7~0                                                                                                                                                                                                                                                                  ; LCCOMB_X49_Y42_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|latched_inputs~0                                                                                                                                                                                                                                                          ; LCCOMB_X54_Y43_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rs2_mux                                                                                                                                                                                                                                                                                           ; FF_X54_Y43_N19     ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|stall_from_execute~1                                                                                                                                                                                                                                                                              ; LCCOMB_X57_Y45_N2  ; 93      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mbadaddr[0]~2                                                                                                                                                                                                                                                                ; LCCOMB_X54_Y47_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mcause[26]~68                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y48_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|meimask[7]~1                                                                                                                                                                                                                                                                 ; LCCOMB_X56_Y50_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mepc[13]~2                                                                                                                                                                                                                                                                   ; LCCOMB_X56_Y49_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mstatus~11                                                                                                                                                                                                                                                                   ; LCCOMB_X54_Y46_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|instr_out_saved[13]~0                                                                                                                                                                                                                                                         ; LCCOMB_X58_Y42_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|pc_corr_saved[8]~0                                                                                                                                                                                                                                                            ; LCCOMB_X58_Y47_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|program_counter[17]~1                                                                                                                                                                                                                                                         ; LCCOMB_X59_Y45_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|valid_instr_out_saved                                                                                                                                                                                                                                                         ; FF_X59_Y43_N11     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:rv|Orca:vectorblox_orca_0|process_0~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X54_Y42_N0  ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                ; FF_X66_Y55_N21     ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; FF_X66_Y55_N19     ; 547     ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; FF_X66_Y55_N19     ; 211     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:rv|system_hex_0:hex_0|always0~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X57_Y38_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_hex_0:hex_1|always0~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X56_Y38_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_hex_0:hex_2|always0~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X55_Y41_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_hex_0:hex_3|always0~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X56_Y40_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_hex_0:ledg|always0~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X56_Y41_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_hex_0:ledr|always0~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X56_Y40_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                     ; LCCOMB_X52_Y36_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ; FF_X54_Y42_N21     ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                               ; LCCOMB_X47_Y36_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~1                                                                                                                                                                                                                                                  ; LCCOMB_X48_Y36_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2                                                                                                                                                                                                                                                  ; LCCOMB_X48_Y36_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X54_Y35_N2  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                            ; FF_X55_Y38_N29     ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X55_Y38_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                           ; LCCOMB_X53_Y36_N26 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                             ; FF_X54_Y35_N25     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                               ; LCCOMB_X54_Y35_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                               ; LCCOMB_X53_Y36_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                           ; LCCOMB_X54_Y35_N6  ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|save_dest_id~1                                                                                                                                                                                                                            ; LCCOMB_X54_Y42_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                    ; LCCOMB_X55_Y42_N16 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|decode_jsa:decode3|eq_node[0]                                                                                                                                                                                                                   ; LCCOMB_X56_Y42_N2  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|decode_jsa:decode3|eq_node[1]~0                                                                                                                                                                                                                 ; LCCOMB_X56_Y42_N24 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; JTAG_X1_Y37_N0 ; 114     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clock_50                                                                                                                                                                                                                                                                                                                                            ; PIN_Y2         ; 1512    ; 219                                  ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; FF_X24_Y37_N21 ; 48      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; FF_X26_Y37_N23 ; 12      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                         ; FF_X66_Y55_N19 ; 547     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                           ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; db/system.ram0_register_file_8372ad67.hdl.mif ; M9K_X51_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_1|altsyncram_90m1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; db/system.ram0_register_file_8372ad67.hdl.mif ; M9K_X51_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                          ; M9K_X51_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                          ; M9K_X51_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; Single Clock ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 64   ; None                                          ; M9K_X51_Y40_N0, M9K_X51_Y38_N0, M9K_X51_Y34_N0, M9K_X64_Y32_N0, M9K_X64_Y30_N0, M9K_X37_Y41_N0, M9K_X51_Y29_N0, M9K_X64_Y35_N0, M9K_X51_Y51_N0, M9K_X51_Y53_N0, M9K_X64_Y41_N0, M9K_X64_Y44_N0, M9K_X51_Y32_N0, M9K_X64_Y40_N0, M9K_X64_Y49_N0, M9K_X64_Y55_N0, M9K_X37_Y45_N0, M9K_X64_Y46_N0, M9K_X51_Y48_N0, M9K_X51_Y50_N0, M9K_X64_Y47_N0, M9K_X37_Y44_N0, M9K_X51_Y47_N0, M9K_X78_Y50_N0, M9K_X64_Y54_N0, M9K_X64_Y51_N0, M9K_X51_Y54_N0, M9K_X51_Y46_N0, M9K_X51_Y37_N0, M9K_X64_Y37_N0, M9K_X64_Y33_N0, M9K_X64_Y36_N0, M9K_X37_Y42_N0, M9K_X64_Y38_N0, M9K_X64_Y29_N0, M9K_X37_Y43_N0, M9K_X64_Y34_N0, M9K_X64_Y42_N0, M9K_X78_Y44_N0, M9K_X78_Y43_N0, M9K_X51_Y52_N0, M9K_X64_Y48_N0, M9K_X78_Y46_N0, M9K_X78_Y45_N0, M9K_X64_Y39_N0, M9K_X64_Y43_N0, M9K_X64_Y50_N0, M9K_X78_Y48_N0, M9K_X78_Y40_N0, M9K_X78_Y41_N0, M9K_X64_Y31_N0, M9K_X78_Y42_N0, M9K_X78_Y49_N0, M9K_X51_Y49_N0, M9K_X51_Y39_N0, M9K_X51_Y33_N0, M9K_X51_Y45_N0, M9K_X51_Y41_N0, M9K_X78_Y47_N0, M9K_X64_Y45_N0, M9K_X51_Y42_N0, M9K_X51_Y31_N0, M9K_X64_Y53_N0, M9K_X64_Y52_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_1|altsyncram_90m1:auto_generated|ALTSYNCRAM                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |riscv_test|system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ALTSYNCRAM                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                              ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM215                       ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y42_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[18]_OTERM31_OTERM281                       ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X44_Y45_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[0]                                         ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y46_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest[36]_OTERM103_OTERM337                      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X44_Y44_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,115 / 342,891 ( 2 % ) ;
; C16 interconnects     ; 242 / 10,120 ( 2 % )    ;
; C4 interconnects      ; 4,123 / 209,544 ( 2 % ) ;
; Direct links          ; 782 / 342,891 ( < 1 % ) ;
; Global clocks         ; 5 / 20 ( 25 % )         ;
; Local interconnects   ; 1,511 / 119,088 ( 1 % ) ;
; R24 interconnects     ; 314 / 9,963 ( 3 % )     ;
; R4 interconnects      ; 5,022 / 289,782 ( 2 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.31) ; Number of LABs  (Total = 229) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 8                             ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 4                             ;
; 6                                           ; 3                             ;
; 7                                           ; 6                             ;
; 8                                           ; 3                             ;
; 9                                           ; 4                             ;
; 10                                          ; 6                             ;
; 11                                          ; 5                             ;
; 12                                          ; 6                             ;
; 13                                          ; 10                            ;
; 14                                          ; 8                             ;
; 15                                          ; 21                            ;
; 16                                          ; 133                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.97) ; Number of LABs  (Total = 229) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 75                            ;
; 1 Clock                            ; 203                           ;
; 1 Clock enable                     ; 101                           ;
; 1 Sync. clear                      ; 11                            ;
; 1 Sync. load                       ; 29                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 29                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.84) ; Number of LABs  (Total = 229) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 5                             ;
; 2                                            ; 7                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 5                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 4                             ;
; 14                                           ; 4                             ;
; 15                                           ; 8                             ;
; 16                                           ; 6                             ;
; 17                                           ; 6                             ;
; 18                                           ; 9                             ;
; 19                                           ; 13                            ;
; 20                                           ; 16                            ;
; 21                                           ; 12                            ;
; 22                                           ; 21                            ;
; 23                                           ; 15                            ;
; 24                                           ; 16                            ;
; 25                                           ; 14                            ;
; 26                                           ; 6                             ;
; 27                                           ; 14                            ;
; 28                                           ; 8                             ;
; 29                                           ; 6                             ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.01) ; Number of LABs  (Total = 229) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 10                            ;
; 2                                                ; 11                            ;
; 3                                                ; 6                             ;
; 4                                                ; 7                             ;
; 5                                                ; 9                             ;
; 6                                                ; 16                            ;
; 7                                                ; 16                            ;
; 8                                                ; 9                             ;
; 9                                                ; 20                            ;
; 10                                               ; 24                            ;
; 11                                               ; 12                            ;
; 12                                               ; 20                            ;
; 13                                               ; 10                            ;
; 14                                               ; 12                            ;
; 15                                               ; 14                            ;
; 16                                               ; 14                            ;
; 17                                               ; 4                             ;
; 18                                               ; 3                             ;
; 19                                               ; 2                             ;
; 20                                               ; 2                             ;
; 21                                               ; 2                             ;
; 22                                               ; 1                             ;
; 23                                               ; 0                             ;
; 24                                               ; 1                             ;
; 25                                               ; 1                             ;
; 26                                               ; 2                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.54) ; Number of LABs  (Total = 229) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 10                            ;
; 4                                            ; 5                             ;
; 5                                            ; 5                             ;
; 6                                            ; 7                             ;
; 7                                            ; 3                             ;
; 8                                            ; 1                             ;
; 9                                            ; 2                             ;
; 10                                           ; 7                             ;
; 11                                           ; 5                             ;
; 12                                           ; 2                             ;
; 13                                           ; 6                             ;
; 14                                           ; 5                             ;
; 15                                           ; 8                             ;
; 16                                           ; 8                             ;
; 17                                           ; 3                             ;
; 18                                           ; 9                             ;
; 19                                           ; 12                            ;
; 20                                           ; 7                             ;
; 21                                           ; 9                             ;
; 22                                           ; 6                             ;
; 23                                           ; 10                            ;
; 24                                           ; 5                             ;
; 25                                           ; 5                             ;
; 26                                           ; 11                            ;
; 27                                           ; 4                             ;
; 28                                           ; 11                            ;
; 29                                           ; 5                             ;
; 30                                           ; 15                            ;
; 31                                           ; 5                             ;
; 32                                           ; 6                             ;
; 33                                           ; 7                             ;
; 34                                           ; 7                             ;
; 35                                           ; 7                             ;
; 36                                           ; 3                             ;
; 37                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 105          ; 0            ; 105          ; 0            ; 0            ; 109       ; 105          ; 0            ; 109       ; 109       ; 0            ; 82           ; 0            ; 0            ; 23           ; 0            ; 82           ; 23           ; 0            ; 0            ; 0            ; 82           ; 0            ; 0            ; 0            ; 0            ; 0            ; 109       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 109          ; 4            ; 109          ; 109          ; 0         ; 4            ; 109          ; 0         ; 0         ; 109          ; 27           ; 109          ; 109          ; 86           ; 109          ; 27           ; 86           ; 109          ; 109          ; 109          ; 27           ; 109          ; 109          ; 109          ; 109          ; 109          ; 0         ; 109          ; 109          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock_50        ; clock_50             ; 2.8               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.143             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.143             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.143             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.143             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.143             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.143             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.142             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.142             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.141             ;
; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.141             ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|program_counter[1]                                                                                                           ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[1]                                                                                                                             ; 0.046             ;
; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; 0.045             ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|instr_out_saved[17]                                                                                                          ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ram_block1a0~portb_address_reg0                                          ; 0.044             ;
; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|instr_out_saved[15]                                                                                                          ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ram_block1a0~portb_address_reg0                                          ; 0.044             ;
; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                    ; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                               ; 0.042             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 23 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "system"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(10): CLOCK2_50 could not be matched with a port File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 10
Warning (332049): Ignored create_clock at system.sdc(10): Argument <targets> is an empty collection File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 10
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 10
Warning (332174): Ignored filter at system.sdc(11): CLOCK3_50 could not be matched with a port File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 11
Warning (332049): Ignored create_clock at system.sdc(11): Argument <targets> is an empty collection File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 11
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 11
Warning (332174): Ignored filter at system.sdc(12): CAMERA_PIXCLK could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 12
Warning (332049): Ignored create_clock at system.sdc(12): Argument <targets> is not an object ID File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 12
    Info (332050): create_clock -period 10.416 CAMERA_PIXCLK File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 12
Warning (332174): Ignored filter at system.sdc(13): I2C_CCD_Config:u8|mI2C_CTRL_CLK could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 13
Warning (332049): Ignored create_clock at system.sdc(13): Argument <targets> is not an object ID File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 13
    Info (332050): create_clock -period 100000 I2C_CCD_Config:u8|mI2C_CTRL_CLK File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 13
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at system.sdc(66): *Reset_Delay:*|oRST* could not be matched with a keeper File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 66
Warning (332049): Ignored set_false_path at system.sdc(66): Argument <from> is an empty collection File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 66
    Info (332050): set_false_path -from [get_keepers {*Reset_Delay:*|oRST*}] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 66
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     clock_50
Info (176353): Automatically promoted node clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/riscv_test.vhd Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system:rv|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_r_ack File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/load_store_unit.vhd Line: 71
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_w_ack File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/load_store_unit.vhd Line: 72
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|valid_branch_instr File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/branch_unit.vhd Line: 67
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|suppress_valid_instr_out File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/instruction_fetch.vhd Line: 56
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mepc[0] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/sys_call.vhd Line: 198
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mepc[2] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/sys_call.vhd Line: 198
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mepc[3] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/sys_call.vhd Line: 198
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mepc[4] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/sys_call.vhd Line: 198
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mepc[5] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/sys_call.vhd Line: 198
        Info (176357): Destination node system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|system_calls:syscall|mepc[6] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/vblox_orca/sys_call.vhd Line: 198
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg  File: c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 246
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell File: c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 246
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]  File: c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd Line: 1561
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 File: c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd Line: 1547
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 File: c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd Line: 1547
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell File: c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd Line: 1561
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 130 registers into blocks of type Embedded multiplier output
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_FVAL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_LVAL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_PIXCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_SDATA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_STROBE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_TRIGGER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAMERA_XCLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_ALT_ADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SCL_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDA_SDI_SDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DIM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DITH" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_HSD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_MODE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_POWER_CTL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RSTB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_SHLR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_UPDN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_VSD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_ADDR_SEL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_ADC_BUSY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_ADC_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_ADC_PENIRQ_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_DEN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_GREST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_HD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_NCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_SCEN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LTM_VD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TOUCH_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TOUCH_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TOUCH_INT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:36
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48
Info (170194): Fitter routing operations ending: elapsed time is 00:00:29
Info (11888): Total time spent on timing analysis during the Fitter is 5.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/output_files/system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 314 warnings
    Info: Peak virtual memory: 1659 megabytes
    Info: Processing ended: Sat Apr 01 13:39:05 2017
    Info: Elapsed time: 00:02:06
    Info: Total CPU time (on all processors): 00:02:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/output_files/system.fit.smsg.


