==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'S2/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S2/Compute.cpp:1:
In file included from S2/Compute.cpp:1:
In file included from S2/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S2/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S2/Compute.cpp:90:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 65536>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 65536>(cnv_30PRL, cnv_31, 1);
  ^
In file included from S2/Compute.cpp:1:
In file included from S2/Compute.cpp:1:
In file included from S2/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S2/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S2/Compute.cpp:90:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 65536>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 65536>(cnv_30PRL, cnv_31, 1);
  ^
In file included from S2/Compute.cpp:1:
In file included from S2/Compute.cpp:2:
S2/conv1d.h:1835:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S2/Compute.cpp:102:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<2048, 16, 128, 1, 128>' requested here
  StreamingMaxPool_Precision_1d<2048, 16, 128, 1, 128>(cnv_39, cnv_40);
  ^
3 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S2/Compute.cpp:25:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 6995 ; free virtual = 65608
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 6995 ; free virtual = 65608
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:1131) in function 'void Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S2/conv1d.h:1784) in function 'void StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (S2/conv1d.h:1801) in function 'void StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (S2/conv1d.h:1820) in function 'void StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:1131) in function 'void Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<=' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:729).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<51, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<52, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<28, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:781).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 2941.609 ; gain = 2592.012 ; free physical = 4544 ; free virtual = 63211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S2/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (S2/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<64u, 256u, 16u, 128u>' (S2/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<64u, 256u, 16u, 128u>' (S2/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<64u, 256u, 16u, 128u>' (S2/grouperPE.hpp:191) automatically.
WARNING: [SYNCHK 200-23] /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2941.609 ; gain = 2592.012 ; free physical = 4516 ; free virtual = 63201
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:497:123).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S2/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S2/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:726) in function 'log_apfixed_reduce::log<35, 9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S2/grouperPE.hpp:154) in function 'grouperPE<64u, 256u, 16u, 128u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (S2/grouperPE.hpp:154) in function 'grouperPE<64u, 256u, 16u, 128u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S2/grouperPE.hpp:162) in function 'grouperPE<64u, 256u, 16u, 128u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (S2/grouperPE.hpp:162) in function 'grouperPE<64u, 256u, 16u, 128u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (S2/grouperPE.hpp:201) in function 'grouperPE<64u, 256u, 16u, 128u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (S2/grouperPE.hpp:201) in function 'grouperPE<64u, 256u, 16u, 128u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1147) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1153) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1257) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1263) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1266) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S2/grouperPE.hpp:91) in function 'LFSR' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S2/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S2/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S2/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S2/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S2/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S2/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S2/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S2/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (S2/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (S2/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (S2/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (S2/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (S2/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (S2/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (S2/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (S2/conv1d.h:1779) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights8.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias8.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights10.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias10.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights6.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias6.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights7.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias7.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights9.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias9.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S2/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1480) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS2', detected/extracted 27 process function(s): 
	 'ResizeStream<64u, 8u, 1536u>'
	 'ResizeStream<64u, 8u, 16384u>'
	 'CloneStream'
	 'grouperPE<64u, 256u, 16u, 128u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395'
	 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>396'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>397'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399'
	 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>400'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>401'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'
	 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403'
	 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>404'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'
	 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'ResizeStream<8u, 64u, 1536u>'
	 'ResizeStream<8u, 64u, 16384u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:724:44) to (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:744:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (S2/grouperPE.hpp:171:24) to (S2/grouperPE.hpp:200:23) in function 'grouperPE<64u, 256u, 16u, 128u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (S2/grouperPE.hpp:51)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:02:53 . Memory (MB): peak = 2941.609 ; gain = 2592.012 ; free physical = 4504 ; free virtual = 63207
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (S2/grouperPE.hpp:212:28) in function 'grouperPE<64u, 256u, 16u, 128u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (S2/grouperPE.hpp:210:24) in function 'grouperPE<64u, 256u, 16u, 128u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (S2/grouperPE.hpp:221:24) in function 'grouperPE<64u, 256u, 16u, 128u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (S2/grouperPE.hpp:231:25) in function 'grouperPE<64u, 256u, 16u, 128u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (S2/grouperPE.hpp:230:24) in function 'grouperPE<64u, 256u, 16u, 128u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:1795:29) in function 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (S2/conv1d.h:1793:27) in function 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<64u, 256u, 16u, 128u>' to 'grouperPE' (S2/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>' to 'StreamingMaxPool_Pre' (S2/conv1d.h:1779:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>401' to 'StreamingDataWidthCo' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>397' to 'StreamingDataWidthCo.1' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405' to 'StreamingDataWidthCo.3' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.4' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 16384u>' to 'ResizeStream' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 1536u>' to 'ResizeStream.1' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 16384u>' to 'ResizeStream.2' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream.3' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>400' to 'Relu1D400' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>396' to 'Relu1D396' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>404' to 'Relu1D404' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399' to 'Conv1DMac_new399' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395' to 'Conv1DMac_new395' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' to 'Conv1DMac_new' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403' to 'Conv1DMac_new403' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' to 'Conv1DMac_new.1' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398' to 'Conv1DBuffer_new398' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394' to 'Conv1DBuffer_new394' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402' to 'Conv1DBuffer_new402' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S2/conv1d.h:231:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:03:01 . Memory (MB): peak = 3023.805 ; gain = 2674.207 ; free physical = 4286 ; free virtual = 62990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS2' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.3' to 'ResizeStream_3'.
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.2' to 'ResizeStream_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.81 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.805 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.805 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.59 seconds; current allocated memory: 1.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 1.813 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 1.818 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.825 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.825 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.825 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.826 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_3'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_2'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featurebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featuredEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featureeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS2_mux_432_32_1_1' to 'computeS2_mux_432rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS2_mux_432_8_1_1' to 'computeS2_mux_432sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_432rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_432sc4': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new394_inputBuf_0_V' to 'Conv1DBuffer_new3tde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new394'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V' to 'Conv1DMac_new395_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V_1' to 'Conv1DMac_new395_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V_2' to 'Conv1DMac_new395_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V_3' to 'Conv1DMac_new395_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS2_mux_325_8_1_1' to 'computeS2_mux_325yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new395'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D396'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new398_inputBuf_0_V' to 'Conv1DBuffer_new3zec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new398'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V' to 'Conv1DMac_new399_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V_1' to 'Conv1DMac_new399_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V_2' to 'Conv1DMac_new399_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V_3' to 'Conv1DMac_new399_DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new399'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D400'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V' to 'Conv1DMac_new_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V_1' to 'Conv1DMac_new_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V_2' to 'Conv1DMac_new_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V_3' to 'Conv1DMac_new_weiIfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.891 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new402_inputBuf_0_V' to 'Conv1DBuffer_new4KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new402'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V' to 'Conv1DMac_new403_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V_1' to 'Conv1DMac_new403_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V_2' to 'Conv1DMac_new403_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V_3' to 'Conv1DMac_new403_OgC' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new403'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D404'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_3' to 'Conv1DMac_new_1_wQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_2' to 'Conv1DMac_new_1_wRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_1' to 'Conv1DMac_new_1_wShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_s' to 'Conv1DMac_new_1_wThq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/input1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/inputGrp_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/outputGrp_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/s2_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneStUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouperVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new394_U0' to 'start_for_Conv1DBXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new395_U0' to 'start_for_Conv1DMYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D396_U0' to 'start_for_Relu1D3Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streami0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new398_U0' to 'start_for_Conv1DB1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new399_U0' to 'start_for_Conv1DM2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D400_U0' to 'start_for_Relu1D43i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streami4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DB5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DM6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streami7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streami8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new402_U0' to 'start_for_Conv1DB9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new403_U0' to 'start_for_Conv1DMbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D404_U0' to 'start_for_Relu1D4bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streamibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streamibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeSbhl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS2'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.909 GB.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurecud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStoncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new3tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wThq_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_26_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_27_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_28_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_29PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_30PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_31_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_32_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_33PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_34PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_35_V_V_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

