Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Piano.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Piano.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Piano"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Piano
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FullAdder.v" in library work
Compiling verilog file "ipcore_dir/sin.v" in library work
Module <FullAdder> compiled
Compiling verilog file "Adder.v" in library work
Module <sin> compiled
Compiling verilog file "sin_wave.v" in library work
Module <Adder> compiled
Compiling verilog file "SegmentDisplay.v" in library work
Module <sin_wave> compiled
Compiling verilog file "jump.v" in library work
Module <SegmentDisplay> compiled
Compiling verilog file "IsInIntRect.v" in library work
Module <jump> compiled
Compiling verilog file "IntMult.v" in library work
Module <IsInIntRect> compiled
Compiling verilog file "Counter.v" in library work
Module <IntMult> compiled
Compiling verilog file "Sync.v" in library work
Module <Counter> compiled
Compiling verilog file "sound.v" in library work
Module <Sync> compiled
Compiling verilog file "SegmentCycler.v" in library work
Module <sound> compiled
Compiling verilog file "pwm.v" in library work
Module <SegmentCycler> compiled
Compiling verilog file "Ps2Signals.v" in library work
Module <pwm> compiled
Compiling verilog file "PianoKeys.v" in library work
Module <Ps2Signals> compiled
Compiling verilog file "last_key.v" in library work
Module <PianoKeys> compiled
Compiling verilog file "ClockRatio.v" in library work
Module <last_key> compiled
Compiling verilog file "Piano.v" in library work
Module <ClockRatio> compiled
Module <Piano> compiled
No errors in compilation
Analysis of file <"Piano.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Piano> in library <work> with parameters.
	bitsDimension = "00000000000000000000000000001010"
	bitsPosicion = "00000000000000000000000000001010"
	fpgaClk = "00000010111110101111000010000000"
	keyHeight = "00000000000000000000000011110000"
	keySpace = "00000000000000000000000000000010"
	keyWidth = "00000000000000000000000000101000"
	keyboardPosX = "00000000000000000000000000010100"
	keyboardPosY = "00000000000000000000000000010100"
	octaves = "00000000000000000000000000000010"
	pwmClk = "00000000000000000000000000100100"
	slowClk = "00000000000000000000000000000100"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Sync> in library <work> with parameters.
	BP_h = "00000000000000000000000010010000"
	BP_v = "00000000000000000000000000100001"
	FP_h = "00000000000000000000001100010000"
	FP_v = "00000000000000000000001000000001"
	h_px = "00000000000000000000001100100000"
	v_ln = "00000000000000000000001000001100"

Analyzing hierarchy for module <Ps2Signals> in library <work> with parameters.
	debouncerBits = "00000000000000000000000000000001"

Analyzing hierarchy for module <last_key> in library <work> with parameters.
	num_keys = "00000000000000000000000000011000"

Analyzing hierarchy for module <ClockRatio> in library <work> with parameters.
	demRatio = "00000000000000000000000000000100"
	numRatio = "00000010111110101111000010000000"
	numSize = "00000000000000000000000000011010"

Analyzing hierarchy for module <sound> in library <work>.

Analyzing hierarchy for module <ClockRatio> in library <work> with parameters.
	demRatio = "00000000000000000000000000100100"
	numRatio = "00000010111110101111000010000000"
	numSize = "00000000000000000000000000011010"

Analyzing hierarchy for module <pwm> in library <work>.

Analyzing hierarchy for module <PianoKeys> in library <work> with parameters.
	bDown = "00000000000000000000000000000100"
	bUp = "00000000000000000000000000000011"
	dimBits = "00000000000000000000000000001010"
	empty = "00000000000000000000000000000000"
	octaves = "00000000000000000000000000000010"
	posBits = "00000000000000000000000000001010"
	wDown = "00000000000000000000000000000010"
	wUp = "00000000000000000000000000000001"

Analyzing hierarchy for module <SegmentCycler> in library <work>.

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000011"

Analyzing hierarchy for module <jump> in library <work>.

Analyzing hierarchy for module <sin_wave> in library <work>.

Analyzing hierarchy for module <IntMult> in library <work> with parameters.
	aBits = "00000000000000000000000000000111"
	bBits = "00000000000000000000000000000011"

Analyzing hierarchy for module <IntMult> in library <work> with parameters.
	aBits = "00000000000000000000000000001000"
	bBits = "00000000000000000000000000000010"

Analyzing hierarchy for module <IntMult> in library <work> with parameters.
	aBits = "00000000000000000000000000001010"
	bBits = "00000000000000000000000000000011"

Analyzing hierarchy for module <IsInIntRect> in library <work> with parameters.
	dimBits = "00000000000000000000000000001010"
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000010"

Analyzing hierarchy for module <SegmentDisplay> in library <work>.

Analyzing hierarchy for module <FullAdder> in library <work>.

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000011"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000111"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000010"

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Piano>.
	bitsDimension = 32'sb00000000000000000000000000001010
	bitsPosicion = 32'sb00000000000000000000000000001010
	fpgaClk = 32'sb00000010111110101111000010000000
	keyHeight = 32'sb00000000000000000000000011110000
	keySpace = 32'sb00000000000000000000000000000010
	keyWidth = 32'sb00000000000000000000000000101000
	keyboardPosX = 32'sb00000000000000000000000000010100
	keyboardPosY = 32'sb00000000000000000000000000010100
	octaves = 32'sb00000000000000000000000000000010
	pwmClk = 32'sb00000000000000000000000000100100
	slowClk = 32'sb00000000000000000000000000000100
Module <Piano> is correct for synthesis.
 
Analyzing module <Counter.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Counter.1> is correct for synthesis.
 
Analyzing module <Adder.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Adder.1> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 
Analyzing module <Sync> in library <work>.
	BP_h = 32'sb00000000000000000000000010010000
	BP_v = 32'sb00000000000000000000000000100001
	FP_h = 32'sb00000000000000000000001100010000
	FP_v = 32'sb00000000000000000000001000000001
	h_px = 32'sb00000000000000000000001100100000
	v_ln = 32'sb00000000000000000000001000001100
Module <Sync> is correct for synthesis.
 
Analyzing module <Ps2Signals> in library <work>.
	debouncerBits = 32'sb00000000000000000000000000000001
Module <Ps2Signals> is correct for synthesis.
 
Analyzing module <Counter.2> in library <work>.
	bits = 32'sb00000000000000000000000000000011
Module <Counter.2> is correct for synthesis.
 
Analyzing module <Adder.2> in library <work>.
	bits = 32'sb00000000000000000000000000000011
Module <Adder.2> is correct for synthesis.
 
Analyzing module <last_key> in library <work>.
	num_keys = 32'sb00000000000000000000000000011000
Module <last_key> is correct for synthesis.
 
Analyzing module <ClockRatio.1> in library <work>.
	demRatio = 32'sb00000000000000000000000000000100
	numRatio = 32'sb00000010111110101111000010000000
	numSize = 32'sb00000000000000000000000000011010
Module <ClockRatio.1> is correct for synthesis.
 
Analyzing module <sound> in library <work>.
Module <sound> is correct for synthesis.
 
Analyzing module <jump> in library <work>.
Module <jump> is correct for synthesis.
 
Analyzing module <sin_wave> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/sin.v" line 30: Instantiating black box module <sin>.
Module <sin_wave> is correct for synthesis.
 
Analyzing module <ClockRatio.2> in library <work>.
	demRatio = 32'sb00000000000000000000000000100100
	numRatio = 32'sb00000010111110101111000010000000
	numSize = 32'sb00000000000000000000000000011010
Module <ClockRatio.2> is correct for synthesis.
 
Analyzing module <pwm> in library <work>.
Module <pwm> is correct for synthesis.
 
Analyzing module <PianoKeys> in library <work>.
	bDown = 32'sb00000000000000000000000000000100
	bUp = 32'sb00000000000000000000000000000011
	dimBits = 32'sb00000000000000000000000000001010
	empty = 32'sb00000000000000000000000000000000
	octaves = 32'sb00000000000000000000000000000010
	posBits = 32'sb00000000000000000000000000001010
	wDown = 32'sb00000000000000000000000000000010
	wUp = 32'sb00000000000000000000000000000001
Module <PianoKeys> is correct for synthesis.
 
Analyzing module <IntMult.1> in library <work>.
	aBits = 32'sb00000000000000000000000000000111
	bBits = 32'sb00000000000000000000000000000011
Module <IntMult.1> is correct for synthesis.
 
Analyzing module <Adder.3> in library <work>.
	bits = 32'sb00000000000000000000000000000111
Module <Adder.3> is correct for synthesis.
 
Analyzing module <IntMult.2> in library <work>.
	aBits = 32'sb00000000000000000000000000001000
	bBits = 32'sb00000000000000000000000000000010
Module <IntMult.2> is correct for synthesis.
 
Analyzing module <Adder.4> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <Adder.4> is correct for synthesis.
 
Analyzing module <IntMult.3> in library <work>.
	aBits = 32'sb00000000000000000000000000001010
	bBits = 32'sb00000000000000000000000000000011
Module <IntMult.3> is correct for synthesis.
 
Analyzing module <Adder.5> in library <work>.
	bits = 32'sb00000000000000000000000000001010
Module <Adder.5> is correct for synthesis.
 
Analyzing module <IsInIntRect> in library <work>.
	dimBits = 32'sb00000000000000000000000000001010
	posBits = 32'sb00000000000000000000000000001010
Module <IsInIntRect> is correct for synthesis.
 
Analyzing module <SegmentCycler> in library <work>.
Module <SegmentCycler> is correct for synthesis.
 
Analyzing module <Counter.3> in library <work>.
	bits = 32'sb00000000000000000000000000001010
Module <Counter.3> is correct for synthesis.
 
Analyzing module <Counter.4> in library <work>.
	bits = 32'sb00000000000000000000000000000010
Module <Counter.4> is correct for synthesis.
 
Analyzing module <Adder.6> in library <work>.
	bits = 32'sb00000000000000000000000000000010
Module <Adder.6> is correct for synthesis.
 
Analyzing module <SegmentDisplay> in library <work>.
Module <SegmentDisplay> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Sync>.
    Related source file is "Sync.v".
    Found 10-bit up counter for signal <h>.
    Found 10-bit up counter for signal <v>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 82.
    Found 11-bit comparator greatequal for signal <v$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 108.
    Found 10-bit up counter for signal <vc>.
    Found 1-bit register for signal <venable>.
    Found 10-bit comparator greater for signal <von$cmp_gt0000> created at line 136.
    Found 10-bit comparator greater for signal <von$cmp_gt0001> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0000> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0001> created at line 136.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 121.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <Sync> synthesized.


Synthesizing Unit <last_key>.
    Related source file is "last_key.v".
    Found 32x24-bit ROM for signal <display$mux0000> created at line 69.
    Found 24-bit register for signal <display>.
    Found 5-bit register for signal <key>.
    Found 24-bit register for signal <prev>.
    Summary:
	inferred   1 ROM(s).
	inferred  53 D-type flip-flop(s).
Unit <last_key> synthesized.


Synthesizing Unit <ClockRatio_1>.
    Related source file is "ClockRatio.v".
    Found 27-bit comparator greatequal for signal <reClk>.
    Found 26-bit updown accumulator for signal <currrentCount>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 Comparator(s).
Unit <ClockRatio_1> synthesized.


Synthesizing Unit <ClockRatio_2>.
    Related source file is "ClockRatio.v".
    Found 27-bit comparator greatequal for signal <reClk>.
    Found 26-bit updown accumulator for signal <currrentCount>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 Comparator(s).
Unit <ClockRatio_2> synthesized.


Synthesizing Unit <pwm>.
    Related source file is "pwm.v".
    Found 9-bit comparator greater for signal <pwm>.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <pwm> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
    Found 1-bit xor2 for signal <y>.
    Found 1-bit xor2 for signal <t0>.
Unit <FullAdder> synthesized.


Synthesizing Unit <jump>.
    Related source file is "jump.v".
    Found 32x33-bit ROM for signal <note$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <jump> synthesized.


Synthesizing Unit <IsInIntRect>.
    Related source file is "IsInIntRect.v".
    Found 11-bit comparator lessequal for signal <collision$cmp_le0000> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0001> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0002> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0003> created at line 43.
    Found 11-bit adder for signal <endX>.
    Found 11-bit subtractor for signal <endX$addsub0000> created at line 40.
    Found 11-bit adder for signal <endY>.
    Found 11-bit subtractor for signal <endY$addsub0000> created at line 41.
    Found 11-bit subtractor for signal <startX$addsub0000> created at line 37.
    Found 10-bit comparator lessequal for signal <startX$cmp_le0000> created at line 37.
    Found 11-bit subtractor for signal <startY$addsub0000> created at line 38.
    Found 10-bit comparator lessequal for signal <startY$cmp_le0000> created at line 38.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <IsInIntRect> synthesized.


Synthesizing Unit <SegmentDisplay>.
    Related source file is "SegmentDisplay.v".
    Found 16x7-bit ROM for signal <code$rom0000>.
    Found 7-bit register for signal <segments>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <SegmentDisplay> synthesized.


Synthesizing Unit <Adder_1>.
    Related source file is "Adder.v".
Unit <Adder_1> synthesized.


Synthesizing Unit <Adder_2>.
    Related source file is "Adder.v".
Unit <Adder_2> synthesized.


Synthesizing Unit <sin_wave>.
    Related source file is "sin_wave.v".
    Found 9-bit register for signal <val>.
    Found 7-bit register for signal <addr>.
    Found 7-bit subtractor for signal <addr$addsub0000> created at line 45.
    Found 9-bit comparator lessequal for signal <addr$cmp_le0000> created at line 40.
    Found 9-bit comparator lessequal for signal <addr$cmp_le0001> created at line 42.
    Found 9-bit comparator lessequal for signal <addr$cmp_le0002> created at line 44.
    Found 7-bit adder for signal <addr$share0000>.
    Found 9-bit adder for signal <val$addsub0001> created at line 52.
    Found 8-bit adder carry out for signal <val$addsub0002> created at line 50.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <sin_wave> synthesized.


Synthesizing Unit <Adder_3>.
    Related source file is "Adder.v".
Unit <Adder_3> synthesized.


Synthesizing Unit <Adder_4>.
    Related source file is "Adder.v".
Unit <Adder_4> synthesized.


Synthesizing Unit <Adder_5>.
    Related source file is "Adder.v".
Unit <Adder_5> synthesized.


Synthesizing Unit <Adder_6>.
    Related source file is "Adder.v".
Unit <Adder_6> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 1-bit register for signal <count<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <sound>.
    Related source file is "sound.v".
    Found 9-bit up accumulator for signal <count>.
    Found 28-bit comparator lessequal for signal <count$cmp_le0000> created at line 45.
    Found 27-bit register for signal <remainder_accum>.
    Found 27-bit adder carry out for signal <remainder_accum$addsub0000> created at line 48.
    Found 27-bit addsub for signal <remainder_accum$mux0000>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sound> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 3-bit register for signal <count>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <IntMult_1>.
    Related source file is "IntMult.v".
Unit <IntMult_1> synthesized.


Synthesizing Unit <IntMult_2>.
    Related source file is "IntMult.v".
Unit <IntMult_2> synthesized.


Synthesizing Unit <IntMult_3>.
    Related source file is "IntMult.v".
Unit <IntMult_3> synthesized.


Synthesizing Unit <Counter_3>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 10-bit register for signal <count>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <Counter_3> synthesized.


Synthesizing Unit <Counter_4>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 2-bit register for signal <count>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Counter_4> synthesized.


Synthesizing Unit <Ps2Signals>.
    Related source file is "Ps2Signals.v".
WARNING:Xst:646 - Signal <debouncerCount<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dataEnable>.
    Found 8-bit register for signal <data>.
    Found 1-bit xor9 for signal <dataEnable$xor0000> created at line 82.
    Found 1-bit register for signal <debouncing>.
    Found 1-bit register for signal <firstDebouncerLoop>.
    Found 1-bit register for signal <indexerEnable>.
    Found 1-bit register for signal <indexerReset>.
    Found 1-bit register for signal <lastPs2c>.
    Found 1-bit register for signal <lastPs2d>.
    Found 1-bit register for signal <resetDebouncer>.
    Found 1-bit register for signal <waitForStartBit>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Ps2Signals> synthesized.


Synthesizing Unit <PianoKeys>.
    Related source file is "PianoKeys.v".
WARNING:Xst:1780 - Signal <octavesOffset<25:23>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <octavesOffset<12:10>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <$add0000> created at line 74.
    Found 10-bit adder for signal <$add0001> created at line 75.
    Found 10-bit adder for signal <$add0002> created at line 76.
    Found 10-bit adder for signal <$add0003> created at line 77.
    Found 10-bit adder for signal <$add0004> created at line 78.
    Found 10-bit adder for signal <$add0005> created at line 79.
    Found 10-bit adder for signal <$add0006> created at line 80.
    Found 10-bit adder for signal <$add0007> created at line 74.
    Found 10-bit adder for signal <$add0008> created at line 75.
    Found 10-bit adder for signal <$add0009> created at line 76.
    Found 10-bit adder for signal <$add0010> created at line 77.
    Found 10-bit adder for signal <$add0011> created at line 78.
    Found 10-bit adder for signal <$add0012> created at line 79.
    Found 10-bit adder for signal <$add0013> created at line 80.
    Found 10-bit adder for signal <$add0014> created at line 89.
    Found 10-bit adder for signal <$add0015> created at line 90.
    Found 10-bit adder for signal <$add0016> created at line 92.
    Found 10-bit adder for signal <$add0017> created at line 93.
    Found 10-bit adder for signal <$add0018> created at line 94.
    Found 10-bit adder for signal <$add0019> created at line 89.
    Found 10-bit adder for signal <$add0020> created at line 90.
    Found 10-bit adder for signal <$add0021> created at line 92.
    Found 10-bit adder for signal <$add0022> created at line 93.
    Found 10-bit adder for signal <$add0023> created at line 94.
    Found 10-bit subtractor for signal <blackPosY>.
    Found 10-bit adder for signal <blackPosY$addsub0000> created at line 54.
    Found 2-bit register for signal <color0>.
    Found 2-bit register for signal <color1>.
    Found 2-bit register for signal <color2>.
    Found 10-bit adder for signal <maskHeight>.
    Found 10-bit adder for signal <maskWidth>.
    Found 6-bit register for signal <octaveColor>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  28 Adder/Subtractor(s).
Unit <PianoKeys> synthesized.


Synthesizing Unit <SegmentCycler>.
    Related source file is "SegmentCycler.v".
WARNING:Xst:646 - Signal <slowClkCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyclerOverflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <an>.
    Found 1-of-4 decoder for signal <an$mux0000>.
    Found 1-bit register for signal <currentDot>.
    Found 1-bit register for signal <currentEnable>.
    Found 4-bit register for signal <in>.
    Found 4-bit 4-to-1 multiplexer for signal <in$mux0000>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SegmentCycler> synthesized.


Synthesizing Unit <Piano>.
    Related source file is "Piano.v".
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <refresh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <halverCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <colorId7> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 8x8-bit ROM for signal <outColor$mux0000> created at line 124.
    Found 8-bit register for signal <lastData>.
    Found 8-bit register for signal <outColor>.
    Found 8-bit register for signal <previousData>.
    Found 10-bit adder for signal <y_pixel>.
    Summary:
	inferred   1 ROM(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Piano> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 1
 32x24-bit ROM                                         : 1
 32x33-bit ROM                                         : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 239
 10-bit adder                                          : 28
 10-bit subtractor                                     : 1
 11-bit adder                                          : 68
 11-bit subtractor                                     : 136
 27-bit adder carry out                                : 1
 27-bit addsub                                         : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder carry out                                 : 1
 9-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 4
 3-bit up counter                                      : 1
# Accumulators                                         : 3
 26-bit updown accumulator                             : 2
 9-bit up accumulator                                  : 1
# Registers                                            : 60
 1-bit register                                        : 46
 10-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 2
 27-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 219
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 69
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 136
 27-bit comparator greatequal                          : 2
 28-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 187
 1-bit xor2                                            : 186
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/sin.ngc>.
Loading core <sin> for timing and area information for instance <sin_instance>.
WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[6]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[5]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[4]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[3]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[2]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[1]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <offsetCalc> is unconnected in block <graphicKeys>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[7]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[6]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[5]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[4]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[3]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[2]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[1]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[7]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[6]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[5]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[4]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[3]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[2]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[1]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch key_4 hinder the constant cleaning in the block last_key_i.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <key_3> (without init value) has a constant value of 0 in block <last_key_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <currentDot> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <currentEnable> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <prev_8> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_9> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_10> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_11> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_12> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_13> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_14> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_15> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_16> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_17> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_18> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_19> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_20> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_21> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_22> of sequential type is unconnected in block <last_key_i>.
WARNING:Xst:2677 - Node <prev_23> of sequential type is unconnected in block <last_key_i>.

Synthesizing (advanced) Unit <Piano>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_outColor_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Piano> synthesized (advanced).

Synthesizing (advanced) Unit <last_key>.
INFO:Xst:3044 - The ROM <Mrom_display_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <display>.
INFO:Xst:3225 - The RAM <Mrom_display_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 24-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <key>           |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <display>       |          |
    |     dorstA         | connected to signal <press>         | low      |
    | reset value        | 000000000000000000000000                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <last_key> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x24-bit single-port block RAM                       : 1
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 32x33-bit ROM                                         : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 239
 10-bit adder                                          : 28
 10-bit subtractor                                     : 1
 11-bit adder                                          : 68
 11-bit subtractor                                     : 136
 27-bit adder carry out                                : 1
 27-bit addsub                                         : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder carry out                                 : 1
 9-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 4
 3-bit up counter                                      : 1
# Accumulators                                         : 3
 26-bit updown accumulator                             : 2
 9-bit up accumulator                                  : 1
# Registers                                            : 165
 Flip-Flops                                            : 165
# Comparators                                          : 219
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 69
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 136
 27-bit comparator greatequal                          : 2
 28-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 187
 1-bit xor2                                            : 186
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <currentDot> (without init value) has a constant value of 0 in block <SegmentCycler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <currentEnable> (without init value) has a constant value of 1 in block <SegmentCycler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <prev_8> in Unit <last_key> is equivalent to the following 15 FFs/Latches, which will be removed : <prev_9> <prev_10> <prev_11> <prev_12> <prev_13> <prev_14> <prev_15> <prev_16> <prev_17> <prev_18> <prev_19> <prev_20> <prev_21> <prev_22> <prev_23> 
WARNING:Xst:1426 - The value init of the FF/Latch key_4 hinder the constant cleaning in the block last_key.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <key_3> (without init value) has a constant value of 0 in block <last_key>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_8> (without init value) has a constant value of 0 in block <last_key>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cycler/overflow> of sequential type is unconnected in block <SegmentCycler>.
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
