-- Copyright (C) 1991-2003 Altera Corporation
-- Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
-- support information,  device programming or simulation file,  and any other
-- associated  documentation or information  provided by  Altera  or a partner
-- under  Altera's   Megafunction   Partnership   Program  may  be  used  only
-- to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
-- other  use  of such  megafunction  design,  netlist,  support  information,
-- device programming or simulation file,  or any other  related documentation
-- or information  is prohibited  for  any  other purpose,  including, but not
-- limited to  modification,  reverse engineering,  de-compiling, or use  with
-- any other  silicon devices,  unless such use is  explicitly  licensed under
-- a separate agreement with  Altera  or a megafunction partner.  Title to the
-- intellectual property,  including patents,  copyrights,  trademarks,  trade
-- secrets,  or maskworks,  embodied in any such megafunction design, netlist,
-- support  information,  device programming or simulation file,  or any other
-- related documentation or information provided by  Altera  or a megafunction
-- partner, remains with Altera, the megafunction partner, or their respective
-- licensors. No other licenses, including any licenses needed under any third
-- party's intellectual property, are provided herein.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition"

-- DATE "02/25/2004 23:30:10"

--
-- Device: Altera EP1S10F780C6 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL output from Quartus II) only
-- 

LIBRARY IEEE, stratix;
USE IEEE.std_logic_1164.all;
USE stratix.stratix_components.all;

ENTITY 	cpu32bit IS
    PORT (
	NRESET_IN : IN std_logic;
	CLK_IN : IN std_logic;
	INT_IN : IN std_logic;
	CPU_NDWE_OUT : OUT std_logic;
	CPU_DADDR_OUT : OUT std_logic_vector(26 DOWNTO 0);
	CPU_DATA_OUT : OUT std_logic_vector(31 DOWNTO 0)
	);
END cpu32bit;

ARCHITECTURE structure OF cpu32bit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL devoe : std_logic := '0';
SIGNAL ww_NRESET_IN : std_logic;
SIGNAL ww_CLK_IN : std_logic;
SIGNAL ww_INT_IN : std_logic;
SIGNAL ww_CPU_NDWE_OUT : std_logic;
SIGNAL ww_CPU_DADDR_OUT : std_logic_vector(26 DOWNTO 0);
SIGNAL ww_CPU_DATA_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_aaddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adatain : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adataout : std_logic_vector(143 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataa : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datab : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datac : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datad : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout : std_logic_vector(71 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataa : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_datab : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_aclr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_clk : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_ena : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataa : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datab : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datac : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datad : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout : std_logic_vector(71 DOWNTO 0);
SIGNAL inst_aI3_aadd_627_a1COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a2COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a3COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a4COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a6COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a7COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a8COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a9COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a11COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a12COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a13COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a14COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a16COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a17COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a18COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a19COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a21COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a22COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a23COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a24COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a26COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a27COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a28COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a29COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a31COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a2COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a3COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a4COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a5COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a7COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a8COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a9COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a10COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a12COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a13COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a14COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a15COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a17COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a18COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a19COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a20COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a22COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a23COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a24COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a25COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a27COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a28COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a29COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a30COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a32COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a0COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a1COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a3COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a4COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a5COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a6COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a8COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a9COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a10COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a11COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a13COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a14COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a15COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a16COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a18COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a19COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a20COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a21COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a23COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a24COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a25COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a0COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a1COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a2COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a3COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a5COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a6COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a7COUT : std_logic;
SIGNAL inst_aI1_aadd_474_a8COUT : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT7 : std_logic;
SIGNAL inst_aI1_anreset_v_rtl_723_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_aI4_anreset_v_rtl_722_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_aI2_anreset_v_rtl_721_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_aI3_anreset_v_rtl_720_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_aI2_askip_c : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a28_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a29_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a30_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a31_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a24_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a25_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a26_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a27_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a20_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a21_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a22_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a23_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a16_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a17_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a18_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a19_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a12_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a13_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a14_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a15_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a8_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a9_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a10_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a11_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a4_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a5_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a6_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a7_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a0_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a1_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a2_a : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a3_a : std_logic;
SIGNAL NRESET_IN_apadio : std_logic;
SIGNAL CLK_IN_apadio : std_logic;
SIGNAL INT_IN_apadio : std_logic;
SIGNAL CPU_NDWE_OUT_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a26_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a25_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a24_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a23_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a22_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a21_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a20_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a19_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a18_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a17_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a16_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a15_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a14_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a13_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a12_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a11_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a10_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a9_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a8_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a7_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a6_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a5_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a4_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a3_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a2_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a1_a_apadio : std_logic;
SIGNAL CPU_DADDR_OUT_a0_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a31_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a30_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a29_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a28_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a27_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a26_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a25_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a24_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a23_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a22_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a21_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a20_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a19_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a18_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a17_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a16_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a15_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a14_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a13_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a12_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a11_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a10_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a9_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a8_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a7_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a6_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a5_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a4_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a3_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a2_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a1_a_apadio : std_logic;
SIGNAL CPU_DATA_OUT_a0_a_apadio : std_logic;
SIGNAL CLK_IN_acombout : std_logic;
SIGNAL NRESET_IN_acombout : std_logic;
SIGNAL inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a : std_logic;
SIGNAL inst_aI4_aLessThan_169_a5 : std_logic;
SIGNAL inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT0 : std_logic;
SIGNAL inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT1 : std_logic;
SIGNAL inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a : std_logic;
SIGNAL inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a : std_logic;
SIGNAL inst_aI2_aLessThan_7_a5 : std_logic;
SIGNAL inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT0 : std_logic;
SIGNAL inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT1 : std_logic;
SIGNAL inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a : std_logic;
SIGNAL inst_aI2_ai_a375 : std_logic;
SIGNAL inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a : std_logic;
SIGNAL inst_aI1_aLessThan_7_a5 : std_logic;
SIGNAL inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT0 : std_logic;
SIGNAL inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT1 : std_logic;
SIGNAL inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a : std_logic;
SIGNAL inst_aI1_ai_a2 : std_logic;
SIGNAL inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a : std_logic;
SIGNAL inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT0 : std_logic;
SIGNAL inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT1 : std_logic;
SIGNAL inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a : std_logic;
SIGNAL inst_aI3_ai_a394 : std_logic;
SIGNAL inst_aI2_avalid_c : std_logic;
SIGNAL inst_aI2_aE_x_aint_e_a0 : std_logic;
SIGNAL inst_aI2_aS_c_a10 : std_logic;
SIGNAL inst_aI2_ai_a424 : std_logic;
SIGNAL inst_aI3_ai_a402 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a5_a : std_logic;
SIGNAL rtl_a6547 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a5_a : std_logic;
SIGNAL rtl_a6447 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a5_a : std_logic;
SIGNAL rtl_a6347 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a5_a : std_logic;
SIGNAL rtl_a6247 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a5_a : std_logic;
SIGNAL rtl_a6147 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a5_a : std_logic;
SIGNAL rtl_a6047 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a5_a : std_logic;
SIGNAL inst_aI2_apc_mux_x_a0_a_a225 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a5_a_a271 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a0_a_a8 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a14_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a9_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a0_a_a2996 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a6_a : std_logic;
SIGNAL inst_aI1_aadd_474_a0 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a0_a_a200 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a0_a_a212 : std_logic;
SIGNAL inst_aI1_apc_a0_a : std_logic;
SIGNAL inst_aI1_aadd_474_a0COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a0COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a1 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a1_a_a217 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a1_a_a229 : std_logic;
SIGNAL inst_aI1_apc_a1_a : std_logic;
SIGNAL inst_aI1_aadd_474_a1COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a1COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a2COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a2COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a3COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a3COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a4 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a4_a_a261 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a4_a_a400 : std_logic;
SIGNAL inst_aI1_apc_a4_a : std_logic;
SIGNAL inst_aI1_aadd_474_a4COUT : std_logic;
SIGNAL inst_aI1_aMux_746_a34 : std_logic;
SIGNAL rtl_a1255 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a8_a : std_logic;
SIGNAL rtl_a6577 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a8_a : std_logic;
SIGNAL rtl_a6477 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a8_a : std_logic;
SIGNAL rtl_a6377 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a8_a : std_logic;
SIGNAL rtl_a6277 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a8_a : std_logic;
SIGNAL rtl_a6177 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a8_a : std_logic;
SIGNAL rtl_a6077 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a8_a : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a7_a : std_logic;
SIGNAL rtl_a6567 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a7_a : std_logic;
SIGNAL rtl_a6467 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a7_a : std_logic;
SIGNAL rtl_a6367 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a7_a : std_logic;
SIGNAL rtl_a6267 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a7_a : std_logic;
SIGNAL rtl_a6167 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a7_a : std_logic;
SIGNAL rtl_a6067 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a7_a : std_logic;
SIGNAL inst_aI1_aadd_474_a5COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a5COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a6 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a6_a_a281 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a6_a_a420 : std_logic;
SIGNAL inst_aI1_apc_a6_a : std_logic;
SIGNAL inst_aI1_aadd_474_a6COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a6COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a7 : std_logic;
SIGNAL rtl_a1254 : std_logic;
SIGNAL inst_aI1_aMux_712_rtl_1921_a0 : std_logic;
SIGNAL inst_aI1_aMux_712_rtl_1921_a1 : std_logic;
SIGNAL rtl_a5967 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a7_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a7_a_a363 : std_logic;
SIGNAL inst_aI1_apc_a7_a : std_logic;
SIGNAL inst_aI1_aadd_474_a7COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a7COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a8 : std_logic;
SIGNAL inst_aI1_aMux_711_rtl_1924_a0 : std_logic;
SIGNAL inst_aI1_aMux_711_rtl_1924_a1 : std_logic;
SIGNAL rtl_a5977 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a8_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a8_a_a372 : std_logic;
SIGNAL inst_aI1_apc_a8_a : std_logic;
SIGNAL inst_aI1_aadd_474_a8COUT0 : std_logic;
SIGNAL inst_aI1_aadd_474_a8COUT1 : std_logic;
SIGNAL inst_aI1_aadd_474_a9 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a9_a_a311 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a9_a_a450 : std_logic;
SIGNAL inst_aI1_apc_a9_a : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a9_a : std_logic;
SIGNAL rtl_a6587 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a9_a : std_logic;
SIGNAL rtl_a6487 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a9_a : std_logic;
SIGNAL rtl_a6387 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a9_a : std_logic;
SIGNAL rtl_a6287 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a9_a : std_logic;
SIGNAL rtl_a6187 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a9_a : std_logic;
SIGNAL rtl_a6087 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a9_a : std_logic;
SIGNAL rtl_a1256 : std_logic;
SIGNAL inst_aI1_aMux_710_rtl_1927_a0 : std_logic;
SIGNAL inst_aI1_aMux_710_rtl_1927_a1 : std_logic;
SIGNAL rtl_a5987 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a9_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a9_a_a381 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a9_a_a199 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a13_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a8_a_a301 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a8_a_a440 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a8_a_a189 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a12_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a7_a_a291 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a7_a_a430 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a7_a_a179 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a11_a : std_logic;
SIGNAL rtl_a1253 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a6_a : std_logic;
SIGNAL rtl_a6557 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a6_a : std_logic;
SIGNAL rtl_a6457 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a6_a : std_logic;
SIGNAL rtl_a6357 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a6_a : std_logic;
SIGNAL rtl_a6257 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a6_a : std_logic;
SIGNAL rtl_a6157 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a6_a : std_logic;
SIGNAL rtl_a6057 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a6_a : std_logic;
SIGNAL inst_aI1_aMux_713_rtl_1918_a0 : std_logic;
SIGNAL inst_aI1_aMux_713_rtl_1918_a1 : std_logic;
SIGNAL rtl_a5957 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a6_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a6_a_a354 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a6_a_a169 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a10_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a5_a_a410 : std_logic;
SIGNAL inst_aI1_apc_a5_a : std_logic;
SIGNAL inst_aI1_aadd_474_a5 : std_logic;
SIGNAL rtl_a1252 : std_logic;
SIGNAL inst_aI1_aMux_714_rtl_1915_a0 : std_logic;
SIGNAL inst_aI1_aMux_714_rtl_1915_a1 : std_logic;
SIGNAL rtl_a5947 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a5_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a5_a_a345 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a5_a_a159 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a4_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a0_a : std_logic;
SIGNAL inst_aI2_aTC_x_a1_a_a180 : std_logic;
SIGNAL inst_aI2_aTC_x_a1_a_a132 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a1_a_a169 : std_logic;
SIGNAL inst_aI2_ai_a376 : std_logic;
SIGNAL inst_aI2_aint_stop_c : std_logic;
SIGNAL INT_IN_acombout : std_logic;
SIGNAL inst_aI2_aint_start_c : std_logic;
SIGNAL inst_aI3_askip_i : std_logic;
SIGNAL inst_aI2_aTC_c_a2_a : std_logic;
SIGNAL inst_aI2_aTC_c_a0_a : std_logic;
SIGNAL rtl_a3320 : std_logic;
SIGNAL rtl_a25056 : std_logic;
SIGNAL rtl_a25067 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a2_a : std_logic;
SIGNAL rtl_a4791 : std_logic;
SIGNAL inst_aI2_aTD_c_a3_a : std_logic;
SIGNAL rtl_a24877 : std_logic;
SIGNAL rtl_a25045 : std_logic;
SIGNAL inst_aI2_aMux_126_rtl_952_a0 : std_logic;
SIGNAL rtl_a4801 : std_logic;
SIGNAL inst_aI2_aTD_c_a0_a : std_logic;
SIGNAL inst_aI2_aMux_124_rtl_946_a0 : std_logic;
SIGNAL inst_aI2_aTD_c_a2_a : std_logic;
SIGNAL inst_aI3_aMux_916_rtl_1695_a0 : std_logic;
SIGNAL inst_aI2_aMux_125_rtl_949_a0 : std_logic;
SIGNAL inst_aI2_aTD_c_a1_a : std_logic;
SIGNAL rtl_a5244 : std_logic;
SIGNAL rtl_a4809 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a32_a_a12834 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a31_a_a12832 : std_logic;
SIGNAL inst_aI4_adata_ox_a0_a_a31 : std_logic;
SIGNAL inst_aI4_ai_a2401 : std_logic;
SIGNAL inst_aI2_andre_x_a68 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a1_a_a170 : std_logic;
SIGNAL inst_aI4_ai_a2224 : std_logic;
SIGNAL inst_aI4_ai_a2193 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a29_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a27_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a28_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a26_a : std_logic;
SIGNAL inst_aI4_ai_a2281 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a21_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a19_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a18_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a20_a : std_logic;
SIGNAL inst_aI4_ai_a2303 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a30_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a31_a : std_logic;
SIGNAL inst_aI4_ai_a2276 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a22_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a24_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a23_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a25_a : std_logic;
SIGNAL inst_aI4_ai_a2290 : std_logic;
SIGNAL inst_aI4_ai_a2378 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a15_a : std_logic;
SIGNAL inst_aI4_ai_a2341 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a17_a : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a16_a : std_logic;
SIGNAL inst_aI4_ai_a2373 : std_logic;
SIGNAL inst_aI4_ai_a2383 : std_logic;
SIGNAL inst_aI4_andre_x_a26 : std_logic;
SIGNAL inst_aI4_ai_a83 : std_logic;
SIGNAL inst_aI2_aint_stop_x_a2 : std_logic;
SIGNAL inst_aI4_ai_a2390 : std_logic;
SIGNAL inst_aI4_aiinc_we_x_a5 : std_logic;
SIGNAL inst_aI4_aireg_we_c : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a2052 : std_logic;
SIGNAL inst_aI4_areduce_nor_429 : std_logic;
SIGNAL inst_aI4_ai_a544 : std_logic;
SIGNAL inst_aI4_aiinc_we_c : std_logic;
SIGNAL inst_aI4_aireg_i_a26_a_a26 : std_logic;
SIGNAL inst_aI4_aiinc_i_a0_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a0_a_a8 : std_logic;
SIGNAL inst_aI4_aiinc_c_a0_a : std_logic;
SIGNAL inst_aI4_aadd_430_a0 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a428 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a106 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a422 : std_logic;
SIGNAL inst_aI4_aireg_i_a0_a : std_logic;
SIGNAL inst_aI4_aireg_c_a0_a : std_logic;
SIGNAL inst_aI5_adaddr_c_a0_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a0_a_a323 : std_logic;
SIGNAL inst_aI5_ai_a107 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a1_a_a758 : std_logic;
SIGNAL rtl_a2210 : std_logic;
SIGNAL inst_aI3_adata_x_a0_a_a10780 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a100 : std_logic;
SIGNAL inst_aI4_aiinc_x_a2_a_a17 : std_logic;
SIGNAL inst_aI4_aiinc_i_a2_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a2_a : std_logic;
SIGNAL inst_aI4_aadd_430_a0COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a0COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a1COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a1COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a2 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a402 : std_logic;
SIGNAL inst_aI4_aireg_i_a2_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a408 : std_logic;
SIGNAL inst_aI4_aireg_c_a2_a : std_logic;
SIGNAL inst_aI3_adata_x_a2_a_a1924 : std_logic;
SIGNAL inst_aI4_areduce_nor_432 : std_logic;
SIGNAL inst_aI4_adexp_we_c : std_logic;
SIGNAL inst_aI4_adata_exp_i_a2_a : std_logic;
SIGNAL inst_aI4_adata_exp_x_a2_a_a8 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a2_a : std_logic;
SIGNAL inst_aI3_adata_x_a2_a_a1923 : std_logic;
SIGNAL inst_aI3_adata_x_a2_a_a1927 : std_logic;
SIGNAL inst_aI5_adaddr_c_a2_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a2_a_a309 : std_logic;
SIGNAL inst_aI5_ai_a101 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a3_a_a738 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a4_a_a728 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a15_a_a618 : std_logic;
SIGNAL inst_aI4_aiinc_i_a4_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a4_a_a20 : std_logic;
SIGNAL inst_aI4_aiinc_c_a4_a : std_logic;
SIGNAL inst_aI4_aadd_430_a2COUT : std_logic;
SIGNAL inst_aI4_aiinc_x_a3_a_a14 : std_logic;
SIGNAL inst_aI4_aiinc_i_a3_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a3_a : std_logic;
SIGNAL inst_aI4_aadd_430_a3COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a3COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a4 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a382 : std_logic;
SIGNAL inst_aI4_aireg_i_a4_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a94 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a388 : std_logic;
SIGNAL inst_aI4_aireg_c_a4_a : std_logic;
SIGNAL inst_aI5_adaddr_c_a4_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a4_a_a295 : std_logic;
SIGNAL inst_aI5_ai_a95 : std_logic;
SIGNAL inst_aI3_areduce_nor_356 : std_logic;
SIGNAL inst_aI3_ai_a74 : std_logic;
SIGNAL inst_aI4_adata_ox_a3_a_a28 : std_logic;
SIGNAL inst_aI4_aiinc_x_a6_a_a2 : std_logic;
SIGNAL inst_aI4_aiinc_i_a6_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a6_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a5_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a5_a_a5 : std_logic;
SIGNAL inst_aI4_aiinc_c_a5_a : std_logic;
SIGNAL inst_aI4_aadd_430_a4COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a4COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a5COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a5COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a6 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a362 : std_logic;
SIGNAL inst_aI4_aireg_i_a6_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a88 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a368 : std_logic;
SIGNAL inst_aI4_aireg_c_a6_a : std_logic;
SIGNAL inst_aI5_adaddr_c_a6_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a6_a_a281 : std_logic;
SIGNAL inst_aI5_ai_a89 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a7_a_a698 : std_logic;
SIGNAL rtl_a2048 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a8_a_a688 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a19_a_a578 : std_logic;
SIGNAL inst_aI4_aiinc_i_a8_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a8_a_a77 : std_logic;
SIGNAL inst_aI4_aiinc_c_a8_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a7_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a7_a_a80 : std_logic;
SIGNAL inst_aI4_aiinc_c_a7_a : std_logic;
SIGNAL inst_aI4_aadd_430_a6COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a6COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a7COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a8 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a342 : std_logic;
SIGNAL inst_aI4_aireg_i_a8_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a82 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a348 : std_logic;
SIGNAL inst_aI4_aireg_c_a8_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a8_a_a267 : std_logic;
SIGNAL inst_aI5_adaddr_c_a8_a : std_logic;
SIGNAL inst_aI5_ai_a83 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a9_a_a678 : std_logic;
SIGNAL inst_aI4_adata_ox_a4_a_a27 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a22_a_a548 : std_logic;
SIGNAL inst_aI4_ai_a2408 : std_logic;
SIGNAL inst_aI4_aiinc_i_a22_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a22_a_a35 : std_logic;
SIGNAL inst_aI4_aiinc_c_a22_a : std_logic;
SIGNAL inst_aI3_adata_x_a22_a_a864 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a17_a_a598 : std_logic;
SIGNAL inst_aI4_adata_exp_x_a3_a_a5 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a3_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a3_a : std_logic;
SIGNAL inst_aI4_adata_exp_x_a3_a_a4 : std_logic;
SIGNAL inst_aI3_adata_x_a30_a_a24 : std_logic;
SIGNAL inst_aI4_adata_ox_a5_a_a26 : std_logic;
SIGNAL inst_aI4_adata_ox_a1_a_a30 : std_logic;
SIGNAL inst_aI4_adata_ox_a30_a_a1 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a12_a : std_logic;
SIGNAL inst_aI4_adata_exp_i_a12_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a39_a_a50 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a12_a : std_logic;
SIGNAL inst_aI3_adata_x_a12_a_a1063 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a70 : std_logic;
SIGNAL inst_aI4_aiinc_x_a12_a_a65 : std_logic;
SIGNAL inst_aI4_aiinc_i_a12_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a12_a : std_logic;
SIGNAL rtl_a1943 : std_logic;
SIGNAL rtl_a1940 : std_logic;
SIGNAL inst_aI3_aMux_449_rtl_874_rtl_1366_a0 : std_logic;
SIGNAL rtl_a24878 : std_logic;
SIGNAL rtl_a25076 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a31_a_a12952 : std_logic;
SIGNAL inst_aI3_aMux_963_a0 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a13_a_a638 : std_logic;
SIGNAL inst_aI4_aiinc_i_a13_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a13_a_a62 : std_logic;
SIGNAL inst_aI4_aiinc_c_a13_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a76 : std_logic;
SIGNAL inst_aI4_aiinc_i_a10_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a10_a_a71 : std_logic;
SIGNAL inst_aI4_aiinc_c_a10_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a9_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a9_a_a74 : std_logic;
SIGNAL inst_aI4_aiinc_c_a9_a : std_logic;
SIGNAL inst_aI4_aadd_430_a8COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a8COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a9COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a9COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a10 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a328 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a322 : std_logic;
SIGNAL inst_aI4_aireg_i_a10_a : std_logic;
SIGNAL inst_aI4_aireg_c_a10_a : std_logic;
SIGNAL inst_aI4_aadd_430_a10COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a10COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a11 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a312 : std_logic;
SIGNAL inst_aI4_aireg_i_a11_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a73 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a318 : std_logic;
SIGNAL inst_aI4_aireg_c_a11_a : std_logic;
SIGNAL inst_aI4_aadd_430_a11COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a12COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a13 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a292 : std_logic;
SIGNAL inst_aI4_aireg_i_a13_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a67 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a298 : std_logic;
SIGNAL inst_aI4_aireg_c_a13_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a40_a_a47 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a13_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a13_a : std_logic;
SIGNAL inst_aI3_adata_x_a13_a_a1043 : std_logic;
SIGNAL inst_aI3_adata_x_a13_a_a1044 : std_logic;
SIGNAL inst_aI3_adata_x_a13_a_a1047 : std_logic;
SIGNAL inst_aI4_adata_ox_a13_a_a18 : std_logic;
SIGNAL inst_aI4_adata_ox_a8_a_a23 : std_logic;
SIGNAL inst_aI4_adata_ox_a9_a_a22 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a13_a : std_logic;
SIGNAL inst_aI3_adata_x_a13_a_a1058 : std_logic;
SIGNAL inst_aI3_adata_x_a13_a_a1057 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a5_a : std_logic;
SIGNAL inst_aI3_adata_x_a5_a_a704 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a5_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a32_a_a5 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a5_a : std_logic;
SIGNAL inst_aI3_adata_x_a5_a_a703 : std_logic;
SIGNAL inst_aI3_adata_x_a5_a_a707 : std_logic;
SIGNAL inst_aI3_adata_x_a5_a_a718 : std_logic;
SIGNAL inst_aI3_adata_x_a5_a_a717 : std_logic;
SIGNAL inst_aI3_aadd_668_a1COUT : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a1_a : std_logic;
SIGNAL inst_aI4_adata_exp_x_a1_a_a11 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a1_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a1_a : std_logic;
SIGNAL inst_aI3_adata_x_a1_a_a753 : std_logic;
SIGNAL inst_aI3_adata_x_a1_a_a754 : std_logic;
SIGNAL inst_aI3_adata_x_a1_a_a757 : std_logic;
SIGNAL inst_aI3_adata_x_a1_a_a10845 : std_logic;
SIGNAL inst_aI3_adata_x_a1_a_a412 : std_logic;
SIGNAL inst_aI3_aadd_668_a2COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a2COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a3COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a3COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a4COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a4COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a5COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a5COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a6COUT : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a9_a : std_logic;
SIGNAL inst_aI3_adata_x_a9_a_a1124 : std_logic;
SIGNAL inst_aI4_aiadata_x_a36_a_a59 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a9_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a9_a : std_logic;
SIGNAL inst_aI3_adata_x_a9_a_a1123 : std_logic;
SIGNAL inst_aI3_adata_x_a9_a_a1127 : std_logic;
SIGNAL inst_aI3_adata_x_a9_a_a1138 : std_logic;
SIGNAL inst_aI3_adata_x_a9_a_a1137 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a24_a_a528 : std_logic;
SIGNAL inst_aI4_aiinc_i_a20_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a20_a_a41 : std_logic;
SIGNAL inst_aI4_aiinc_c_a20_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a19_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a19_a_a44 : std_logic;
SIGNAL inst_aI4_aiinc_c_a19_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a18_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a18_a_a47 : std_logic;
SIGNAL inst_aI4_aiinc_c_a18_a : std_logic;
SIGNAL inst_aI4_aadd_430_a18 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a248 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a52 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a242 : std_logic;
SIGNAL inst_aI4_aireg_i_a18_a : std_logic;
SIGNAL inst_aI4_aireg_c_a18_a : std_logic;
SIGNAL inst_aI4_aadd_430_a18COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a18COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a19 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a232 : std_logic;
SIGNAL inst_aI4_aireg_i_a19_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a238 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a49 : std_logic;
SIGNAL inst_aI4_aireg_c_a19_a : std_logic;
SIGNAL inst_aI4_aadd_430_a19COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a19COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a20 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a222 : std_logic;
SIGNAL inst_aI4_aireg_i_a20_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a46 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a228 : std_logic;
SIGNAL inst_aI4_aireg_c_a20_a : std_logic;
SIGNAL inst_aI3_adata_x_a20_a_a904 : std_logic;
SIGNAL inst_aI4_aiadata_x_a47_a_a26 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a20_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a20_a : std_logic;
SIGNAL inst_aI3_adata_x_a20_a_a903 : std_logic;
SIGNAL inst_aI3_adata_x_a20_a_a907 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a26_a_a508 : std_logic;
SIGNAL inst_aI4_adata_ox_a20_a_a11 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a23_a_a538 : std_logic;
SIGNAL inst_aI4_aiinc_x_a23_a_a32 : std_logic;
SIGNAL inst_aI4_aiinc_i_a23_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a23_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a21_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a21_a_a38 : std_logic;
SIGNAL inst_aI4_aiinc_c_a21_a : std_logic;
SIGNAL inst_aI4_aadd_430_a20COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a20COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a21 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a212 : std_logic;
SIGNAL inst_aI4_aireg_i_a21_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a43 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a218 : std_logic;
SIGNAL inst_aI4_aireg_c_a21_a : std_logic;
SIGNAL inst_aI4_aadd_430_a21COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a21COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a22COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a23 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a192 : std_logic;
SIGNAL inst_aI4_aireg_i_a23_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a37 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a198 : std_logic;
SIGNAL inst_aI4_aireg_c_a23_a : std_logic;
SIGNAL inst_aI3_adata_x_a23_a_a844 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a23_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a50_a_a17 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a23_a : std_logic;
SIGNAL inst_aI3_adata_x_a23_a_a843 : std_logic;
SIGNAL inst_aI3_adata_x_a23_a_a847 : std_logic;
SIGNAL inst_aI4_aiinc_x_a14_a_a59 : std_logic;
SIGNAL inst_aI4_aiinc_i_a14_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a14_a : std_logic;
SIGNAL inst_aI4_aadd_430_a13COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a13COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a14 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a282 : std_logic;
SIGNAL inst_aI4_aireg_i_a14_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a64 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a288 : std_logic;
SIGNAL inst_aI4_aireg_c_a14_a : std_logic;
SIGNAL inst_aI3_adata_x_a14_a_a1024 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a14_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a41_a_a44 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a14_a : std_logic;
SIGNAL inst_aI3_adata_x_a14_a_a1023 : std_logic;
SIGNAL inst_aI3_adata_x_a14_a_a1027 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a14_a : std_logic;
SIGNAL inst_aI3_adata_x_a14_a_a1038 : std_logic;
SIGNAL inst_aI2_adata_is_c_a14_a : std_logic;
SIGNAL inst_aI3_ai_a82 : std_logic;
SIGNAL inst_aI3_adata_x_a6_a_a737 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a251 : std_logic;
SIGNAL inst_aI2_adata_is_c_a1_a : std_logic;
SIGNAL inst_aI3_adata_x_a1_a_a13 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a4 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9 : std_logic;
SIGNAL inst_aI2_adata_is_c_a3_a : std_logic;
SIGNAL inst_aI3_adata_x_a3_a_a1866 : std_logic;
SIGNAL inst_aI2_adata_is_c_a2_a : std_logic;
SIGNAL inst_aI3_adata_x_a2_a_a1938 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a249 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a16_a_a608 : std_logic;
SIGNAL inst_aI4_adata_ox_a2_a_a29 : std_logic;
SIGNAL inst_aI4_adata_exp_x_a2_a_a7 : std_logic;
SIGNAL inst_aI3_adata_x_a29_a_a27 : std_logic;
SIGNAL inst_aI4_adata_ox_a16_a_a15 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a29_a : std_logic;
SIGNAL inst_aI3_adata_x_a29_a_a29 : std_logic;
SIGNAL inst_aI3_ai_a33 : std_logic;
SIGNAL inst_aI3_adata_x_a25_a_a817 : std_logic;
SIGNAL inst_aI3_adata_x_a20_a_a917 : std_logic;
SIGNAL inst_aI3_adata_x_a15_a_a1017 : std_logic;
SIGNAL inst_aI3_adata_x_a14_a_a1037 : std_logic;
SIGNAL inst_aI4_adata_ox_a10_a_a21 : std_logic;
SIGNAL inst_aI4_adata_ox_a11_a_a20 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a11_a : std_logic;
SIGNAL inst_aI3_adata_x_a11_a_a1084 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a11_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a38_a_a53 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a11_a : std_logic;
SIGNAL inst_aI3_adata_x_a11_a_a1083 : std_logic;
SIGNAL inst_aI3_adata_x_a11_a_a1087 : std_logic;
SIGNAL inst_aI3_adata_x_a11_a_a1098 : std_logic;
SIGNAL inst_aI3_adata_x_a11_a_a1097 : std_logic;
SIGNAL inst_aI3_aadd_668_a12COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a12COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a13COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a13COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a14COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a14COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a15COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a15COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a16COUT : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a19_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a46_a_a29 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a19_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a19_a : std_logic;
SIGNAL inst_aI3_adata_x_a19_a_a923 : std_logic;
SIGNAL inst_aI3_adata_x_a19_a_a924 : std_logic;
SIGNAL inst_aI3_adata_x_a19_a_a927 : std_logic;
SIGNAL inst_aI3_adata_x_a19_a_a938 : std_logic;
SIGNAL inst_aI3_adata_x_a19_a_a937 : std_logic;
SIGNAL inst_aI3_adata_x_a17_a_a977 : std_logic;
SIGNAL inst_aI3_aadd_668_a17COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a17COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a18COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a18COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a19COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a19COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a20COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a20COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a21COUT : std_logic;
SIGNAL inst_aI3_adata_x_a24_a_a837 : std_logic;
SIGNAL inst_aI3_adata_x_a23_a_a857 : std_logic;
SIGNAL inst_aI4_adata_ox_a7_a_a24 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a21_a : std_logic;
SIGNAL inst_aI3_adata_x_a21_a_a884 : std_logic;
SIGNAL inst_aI4_aiadata_x_a48_a_a23 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a21_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a21_a : std_logic;
SIGNAL inst_aI3_adata_x_a21_a_a883 : std_logic;
SIGNAL inst_aI3_adata_x_a21_a_a887 : std_logic;
SIGNAL inst_aI3_adata_x_a21_a_a898 : std_logic;
SIGNAL inst_aI3_adata_x_a21_a_a897 : std_logic;
SIGNAL inst_aI3_aadd_668_a22COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a22COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a23COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a23COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a24COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a24COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a25COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a25COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a26COUT : std_logic;
SIGNAL inst_aI4_adata_exp_i_a0_a : std_logic;
SIGNAL inst_aI4_adata_exp_x_a0_a_a14 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a0_a : std_logic;
SIGNAL inst_aI4_adata_exp_x_a0_a_a13 : std_logic;
SIGNAL inst_aI3_adata_x_a27_a_a33 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a27_a : std_logic;
SIGNAL inst_aI3_adata_x_a27_a_a35 : std_logic;
SIGNAL inst_aI3_aadd_668_a27COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a27COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a28COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a28COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a29COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a29COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a30 : std_logic;
SIGNAL inst_aI3_aadd_627_a0COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a1COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a1COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a2COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a2COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a3COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a3COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a4COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a4COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a5COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a6COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a6COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a7COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a7COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a8COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a8COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a9COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a9COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a10COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a11COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a11COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a12COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a12COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a13COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a13COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a14COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a14COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a15COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a16COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a16COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a17COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a17COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a18COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a18COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a19COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a19COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a20COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a21COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a21COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a22COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a22COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a23COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a23COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a24COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a24COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a25COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a26COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a26COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a27COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a27COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a28COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a28COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a29 : std_logic;
SIGNAL inst_aI3_aMux_730_rtl_769_rtl_1194_a0 : std_logic;
SIGNAL inst_aI3_aMux_730_rtl_769_rtl_1194_a1 : std_logic;
SIGNAL inst_aI3_aMux_730_rtl_769_rtl_1191_a0 : std_logic;
SIGNAL inst_aI3_ai_a97 : std_logic;
SIGNAL inst_aI3_aMux_730_rtl_769_rtl_1195_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a129 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a0 : std_logic;
SIGNAL rtl_a4859 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a99 : std_logic;
SIGNAL inst_aI3_aMux_730_rtl_769_rtl_1195_a1 : std_logic;
SIGNAL rtl_a4842 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT35 : std_logic;
SIGNAL inst_aI4_adata_exp_x_a4_a_a2 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a4_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a4_a : std_logic;
SIGNAL inst_aI4_adata_exp_x_a4_a_a1 : std_logic;
SIGNAL inst_aI3_adata_x_a31_a_a0 : std_logic;
SIGNAL inst_aI4_adata_ox_a17_a_a14 : std_logic;
SIGNAL inst_aI4_adata_ox_a15_a_a16 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a31_a : std_logic;
SIGNAL inst_aI3_adata_x_a31_a_a2 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT35 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT35 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT35 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a29_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT35 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT35 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT35 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT1 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT2 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT3 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT4 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT5 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT6 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT7 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT8 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT9 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT10 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT11 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT12 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT13 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT14 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT15 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT16 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT17 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT18 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT19 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT20 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT21 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT22 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT23 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT24 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT25 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT26 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT27 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT28 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT29 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT30 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT31 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT32 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT33 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT34 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT35 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a29_a : std_logic;
SIGNAL rtl_a5297 : std_logic;
SIGNAL rtl_a1188 : std_logic;
SIGNAL rtl_a4847 : std_logic;
SIGNAL inst_aI3_aMux_730_rtl_769_rtl_1191_a1 : std_logic;
SIGNAL rtl_a1424 : std_logic;
SIGNAL rtl_a1427 : std_logic;
SIGNAL inst_aI3_aMux_431_rtl_766_rtl_1186_a0 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a31_a_a12941 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a61_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a61_a : std_logic;
SIGNAL rtl_a5307 : std_logic;
SIGNAL rtl_a1187 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a29_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a29_a_a111 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a29_a_a110 : std_logic;
SIGNAL rtl_a1421 : std_logic;
SIGNAL inst_aI3_aMux_431_rtl_766_rtl_1186_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a29_a_a314 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a29_a_a477 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a29_a_a478 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a29_a_a12988 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a29_a : std_logic;
SIGNAL inst_aI4_adata_ox_a29_a_a2 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a16_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a58 : std_logic;
SIGNAL inst_aI4_aiinc_i_a16_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a16_a_a53 : std_logic;
SIGNAL inst_aI4_aiinc_c_a16_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a15_a_a56 : std_logic;
SIGNAL inst_aI4_aiinc_i_a15_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a15_a : std_logic;
SIGNAL inst_aI4_aadd_430_a14COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a14COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a15 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a272 : std_logic;
SIGNAL inst_aI4_aireg_i_a15_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a61 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a278 : std_logic;
SIGNAL inst_aI4_aireg_c_a15_a : std_logic;
SIGNAL inst_aI4_aadd_430_a15COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a15COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a16 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a262 : std_logic;
SIGNAL inst_aI4_aireg_i_a16_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a268 : std_logic;
SIGNAL inst_aI4_aireg_c_a16_a : std_logic;
SIGNAL inst_aI3_adata_x_a16_a_a984 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a16_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a43_a_a38 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a16_a : std_logic;
SIGNAL inst_aI3_adata_x_a16_a_a983 : std_logic;
SIGNAL inst_aI3_adata_x_a16_a_a987 : std_logic;
SIGNAL inst_aI3_adata_x_a16_a_a998 : std_logic;
SIGNAL inst_aI3_adata_x_a16_a_a997 : std_logic;
SIGNAL inst_aI3_aadd_668_a17 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a1 : std_logic;
SIGNAL rtl_a3371 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a112 : std_logic;
SIGNAL inst_aI3_aMux_743_rtl_847_rtl_1325_a0 : std_logic;
SIGNAL inst_aI2_adata_is_c_a16_a : std_logic;
SIGNAL inst_aI3_ai_a84 : std_logic;
SIGNAL rtl_a3372 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a112 : std_logic;
SIGNAL inst_aI3_aMux_743_rtl_847_rtl_1325_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a16 : std_logic;
SIGNAL inst_aI3_aMux_743_rtl_847_rtl_1324_a0 : std_logic;
SIGNAL inst_aI3_aMux_743_rtl_847_rtl_1324_a1 : std_logic;
SIGNAL inst_aI3_aMux_743_rtl_847_rtl_1321_a0 : std_logic;
SIGNAL rtl_a5034 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a16_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a16_a : std_logic;
SIGNAL rtl_a5557 : std_logic;
SIGNAL rtl_a1214 : std_logic;
SIGNAL rtl_a5039 : std_logic;
SIGNAL inst_aI3_aMux_743_rtl_847_rtl_1321_a1 : std_logic;
SIGNAL rtl_a1799 : std_logic;
SIGNAL rtl_a1805 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a48_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a48_a : std_logic;
SIGNAL rtl_a5567 : std_logic;
SIGNAL rtl_a1213 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a16_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a16_a_a189 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a16_a_a188 : std_logic;
SIGNAL rtl_a1802 : std_logic;
SIGNAL inst_aI3_aMux_444_rtl_844_rtl_1316_a0 : std_logic;
SIGNAL inst_aI3_aMux_444_rtl_844_rtl_1316_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a16_a_a366 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a16_a_a607 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a16_a_a13118 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a16_a : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a114 : std_logic;
SIGNAL inst_aI3_aadd_668_a15 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a4 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a50 : std_logic;
SIGNAL inst_aI3_aMux_745_rtl_859_rtl_1345_a0 : std_logic;
SIGNAL inst_aI3_aMux_745_rtl_859_rtl_1345_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a14 : std_logic;
SIGNAL inst_aI3_aMux_745_rtl_859_rtl_1344_a0 : std_logic;
SIGNAL inst_aI3_aMux_745_rtl_859_rtl_1344_a1 : std_logic;
SIGNAL inst_aI3_aMux_745_rtl_859_rtl_1341_a0 : std_logic;
SIGNAL rtl_a5056 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a14_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a14_a : std_logic;
SIGNAL rtl_a5597 : std_logic;
SIGNAL rtl_a1218 : std_logic;
SIGNAL rtl_a5061 : std_logic;
SIGNAL inst_aI3_aMux_745_rtl_859_rtl_1341_a1 : std_logic;
SIGNAL rtl_a1856 : std_logic;
SIGNAL rtl_a1862 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a46_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a46_a : std_logic;
SIGNAL rtl_a5607 : std_logic;
SIGNAL rtl_a1217 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a14_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a14_a_a201 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a14_a_a200 : std_logic;
SIGNAL rtl_a1859 : std_logic;
SIGNAL inst_aI3_aMux_446_rtl_856_rtl_1336_a0 : std_logic;
SIGNAL inst_aI3_aMux_446_rtl_856_rtl_1336_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a14_a_a374 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a14_a_a627 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a14_a_a628 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a14_a_a13138 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a14_a : std_logic;
SIGNAL inst_aI4_adata_ox_a14_a_a17 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a23_a : std_logic;
SIGNAL inst_aI3_adata_x_a23_a_a858 : std_logic;
SIGNAL inst_aI2_adata_is_c_a23_a : std_logic;
SIGNAL inst_aI3_ai_a27 : std_logic;
SIGNAL inst_aI3_aadd_668_a24 : std_logic;
SIGNAL inst_aI3_aadd_627_a23 : std_logic;
SIGNAL inst_aI3_aMux_736_rtl_805_rtl_1254_a0 : std_logic;
SIGNAL inst_aI3_aMux_736_rtl_805_rtl_1254_a1 : std_logic;
SIGNAL inst_aI3_aMux_736_rtl_805_rtl_1251_a0 : std_logic;
SIGNAL inst_aI3_ai_a91 : std_logic;
SIGNAL inst_aI3_aMux_736_rtl_805_rtl_1255_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1 : std_logic;
SIGNAL rtl_a4960 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a105 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74 : std_logic;
SIGNAL rtl_a4830 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a41 : std_logic;
SIGNAL inst_aI3_aMux_736_rtl_805_rtl_1255_a1 : std_logic;
SIGNAL rtl_a4943 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a23_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a23_a : std_logic;
SIGNAL rtl_a5417 : std_logic;
SIGNAL rtl_a1200 : std_logic;
SIGNAL rtl_a4948 : std_logic;
SIGNAL inst_aI3_aMux_736_rtl_805_rtl_1251_a1 : std_logic;
SIGNAL rtl_a1601 : std_logic;
SIGNAL rtl_a1604 : std_logic;
SIGNAL inst_aI3_aMux_437_rtl_802_rtl_1246_a0 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a55_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a55_a : std_logic;
SIGNAL rtl_a5427 : std_logic;
SIGNAL rtl_a1199 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a23_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a23_a_a147 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a23_a_a146 : std_logic;
SIGNAL rtl_a1598 : std_logic;
SIGNAL inst_aI3_aMux_437_rtl_802_rtl_1246_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a23_a_a338 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a23_a_a537 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a23_a_a13048 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a23_a : std_logic;
SIGNAL inst_aI4_adata_ox_a23_a_a8 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a26_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a26_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a26_a_a23 : std_logic;
SIGNAL inst_aI4_aiinc_c_a26_a : std_logic;
SIGNAL inst_aI3_adata_x_a26_a_a784 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a28 : std_logic;
SIGNAL inst_aI4_aiinc_i_a25_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a25_a_a26 : std_logic;
SIGNAL inst_aI4_aiinc_c_a25_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a31 : std_logic;
SIGNAL inst_aI4_aiinc_x_a24_a_a29 : std_logic;
SIGNAL inst_aI4_aiinc_i_a24_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a24_a : std_logic;
SIGNAL inst_aI4_aadd_430_a23COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a23COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a24 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a182 : std_logic;
SIGNAL inst_aI4_aireg_i_a24_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a34 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a188 : std_logic;
SIGNAL inst_aI4_aireg_c_a24_a : std_logic;
SIGNAL inst_aI4_aadd_430_a24COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a24COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a25 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a178 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a172 : std_logic;
SIGNAL inst_aI4_aireg_i_a25_a : std_logic;
SIGNAL inst_aI4_aireg_c_a25_a : std_logic;
SIGNAL inst_aI4_aadd_430_a25COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a25COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a26 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a168 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a162 : std_logic;
SIGNAL inst_aI4_aireg_i_a26_a : std_logic;
SIGNAL inst_aI4_aireg_c_a26_a : std_logic;
SIGNAL inst_aI4_adata_exp_i_a26_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a53_a_a8 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a26_a : std_logic;
SIGNAL inst_aI3_adata_x_a26_a_a783 : std_logic;
SIGNAL inst_aI3_adata_x_a26_a_a787 : std_logic;
SIGNAL inst_aI3_adata_x_a26_a_a798 : std_logic;
SIGNAL inst_aI3_adata_x_a26_a_a797 : std_logic;
SIGNAL inst_aI3_aMux_733_rtl_787_rtl_1224_a0 : std_logic;
SIGNAL inst_aI3_aadd_627_a26 : std_logic;
SIGNAL inst_aI3_aadd_668_a27 : std_logic;
SIGNAL inst_aI3_aMux_733_rtl_787_rtl_1224_a1 : std_logic;
SIGNAL inst_aI3_aMux_733_rtl_787_rtl_1221_a0 : std_logic;
SIGNAL inst_aI2_adata_is_c_a26_a : std_logic;
SIGNAL inst_aI3_ai_a94 : std_logic;
SIGNAL rtl_a4913 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a38 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a250 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a144 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a3 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a102 : std_logic;
SIGNAL inst_aI3_aMux_733_rtl_787_rtl_1225_a0 : std_logic;
SIGNAL inst_aI3_aMux_733_rtl_787_rtl_1225_a1 : std_logic;
SIGNAL rtl_a4896 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a26_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a26_a : std_logic;
SIGNAL rtl_a5357 : std_logic;
SIGNAL rtl_a1194 : std_logic;
SIGNAL rtl_a4901 : std_logic;
SIGNAL inst_aI3_aMux_733_rtl_787_rtl_1221_a1 : std_logic;
SIGNAL rtl_a1511 : std_logic;
SIGNAL rtl_a1517 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a58_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a58_a : std_logic;
SIGNAL rtl_a5367 : std_logic;
SIGNAL rtl_a1193 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a26_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a26_a_a129 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a26_a_a128 : std_logic;
SIGNAL rtl_a1514 : std_logic;
SIGNAL inst_aI3_aMux_434_rtl_784_rtl_1216_a0 : std_logic;
SIGNAL inst_aI3_aMux_434_rtl_784_rtl_1216_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a26_a_a326 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a26_a_a507 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a26_a_a13018 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a26_a : std_logic;
SIGNAL inst_aI4_adata_ox_a26_a_a5 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a20_a : std_logic;
SIGNAL inst_aI3_adata_x_a20_a_a918 : std_logic;
SIGNAL inst_aI2_adata_is_c_a20_a : std_logic;
SIGNAL inst_aI3_ai_a88 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a44 : std_logic;
SIGNAL inst_aI3_aadd_668_a21 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a1 : std_logic;
SIGNAL rtl_a3243 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a108 : std_logic;
SIGNAL inst_aI3_aMux_739_rtl_823_rtl_1285_a0 : std_logic;
SIGNAL inst_aI3_aMux_739_rtl_823_rtl_1285_a1 : std_logic;
SIGNAL inst_aI3_aMux_739_rtl_823_rtl_1284_a0 : std_logic;
SIGNAL inst_aI3_aadd_627_a20 : std_logic;
SIGNAL inst_aI3_aMux_739_rtl_823_rtl_1284_a1 : std_logic;
SIGNAL inst_aI3_aMux_739_rtl_823_rtl_1281_a0 : std_logic;
SIGNAL rtl_a4990 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a20_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a20_a : std_logic;
SIGNAL rtl_a5477 : std_logic;
SIGNAL rtl_a1206 : std_logic;
SIGNAL rtl_a4995 : std_logic;
SIGNAL inst_aI3_aMux_739_rtl_823_rtl_1281_a1 : std_logic;
SIGNAL rtl_a1688 : std_logic;
SIGNAL rtl_a1694 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a52_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a52_a : std_logic;
SIGNAL rtl_a5487 : std_logic;
SIGNAL rtl_a1205 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a20_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a20_a_a165 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a20_a_a164 : std_logic;
SIGNAL rtl_a1691 : std_logic;
SIGNAL inst_aI3_aMux_440_rtl_820_rtl_1276_a0 : std_logic;
SIGNAL inst_aI3_aMux_440_rtl_820_rtl_1276_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a20_a_a350 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a20_a_a567 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a20_a_a568 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a20_a_a13078 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a20_a : std_logic;
SIGNAL rtl_a1661 : std_logic;
SIGNAL rtl_a1664 : std_logic;
SIGNAL inst_aI3_aMux_439_rtl_814_rtl_1266_a0 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a53_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a53_a : std_logic;
SIGNAL rtl_a5467 : std_logic;
SIGNAL rtl_a1203 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a21_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a21_a_a159 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a21_a_a158 : std_logic;
SIGNAL rtl_a1658 : std_logic;
SIGNAL inst_aI3_aMux_439_rtl_814_rtl_1266_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a21_a_a346 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a43 : std_logic;
SIGNAL inst_aI3_aadd_668_a22 : std_logic;
SIGNAL inst_aI2_adata_is_c_a21_a : std_logic;
SIGNAL inst_aI3_ai_a89 : std_logic;
SIGNAL inst_aI3_aMux_738_rtl_817_rtl_1275_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a1 : std_logic;
SIGNAL rtl_a4989 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a107 : std_logic;
SIGNAL inst_aI3_aMux_738_rtl_817_rtl_1275_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a21 : std_logic;
SIGNAL inst_aI3_aMux_738_rtl_817_rtl_1274_a0 : std_logic;
SIGNAL inst_aI3_ai_a25 : std_logic;
SIGNAL inst_aI3_aMux_738_rtl_817_rtl_1274_a1 : std_logic;
SIGNAL inst_aI3_aMux_738_rtl_817_rtl_1271_a0 : std_logic;
SIGNAL rtl_a4972 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a21_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a21_a : std_logic;
SIGNAL rtl_a5457 : std_logic;
SIGNAL rtl_a1204 : std_logic;
SIGNAL rtl_a4977 : std_logic;
SIGNAL inst_aI3_aMux_738_rtl_817_rtl_1271_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a21_a_a557 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a21_a_a558 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a21_a_a13068 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a21_a : std_logic;
SIGNAL inst_aI4_adata_ox_a21_a_a10 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a25_a : std_logic;
SIGNAL inst_aI3_adata_x_a25_a_a804 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a25_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a52_a_a11 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a25_a : std_logic;
SIGNAL inst_aI3_adata_x_a25_a_a803 : std_logic;
SIGNAL inst_aI3_adata_x_a25_a_a807 : std_logic;
SIGNAL inst_aI3_adata_x_a25_a_a818 : std_logic;
SIGNAL inst_aI2_adata_is_c_a25_a : std_logic;
SIGNAL inst_aI3_ai_a29 : std_logic;
SIGNAL inst_aI3_aadd_668_a26 : std_logic;
SIGNAL inst_aI3_aadd_627_a25 : std_logic;
SIGNAL inst_aI3_aMux_734_rtl_793_rtl_1234_a0 : std_logic;
SIGNAL inst_aI3_aMux_734_rtl_793_rtl_1234_a1 : std_logic;
SIGNAL inst_aI3_aMux_734_rtl_793_rtl_1231_a0 : std_logic;
SIGNAL inst_aI2_adata_is_c_a0_a : std_logic;
SIGNAL inst_aI3_adata_x_a0_a_a10 : std_logic;
SIGNAL rtl_a4853 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a3 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a146 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a103 : std_logic;
SIGNAL inst_aI3_ai_a93 : std_logic;
SIGNAL inst_aI3_aMux_734_rtl_793_rtl_1235_a0 : std_logic;
SIGNAL rtl_a4931 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a39 : std_logic;
SIGNAL inst_aI3_aMux_734_rtl_793_rtl_1235_a1 : std_logic;
SIGNAL rtl_a4914 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a25_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a25_a : std_logic;
SIGNAL rtl_a5377 : std_logic;
SIGNAL rtl_a1196 : std_logic;
SIGNAL rtl_a4919 : std_logic;
SIGNAL inst_aI3_aMux_734_rtl_793_rtl_1231_a1 : std_logic;
SIGNAL rtl_a1547 : std_logic;
SIGNAL rtl_a1544 : std_logic;
SIGNAL inst_aI3_aMux_435_rtl_790_rtl_1226_a0 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a57_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a57_a : std_logic;
SIGNAL rtl_a5387 : std_logic;
SIGNAL rtl_a1195 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a25_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a25_a_a135 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a25_a_a134 : std_logic;
SIGNAL rtl_a1541 : std_logic;
SIGNAL inst_aI3_aMux_435_rtl_790_rtl_1226_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a25_a_a330 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a25_a_a517 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a25_a_a518 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a25_a_a13028 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a25_a : std_logic;
SIGNAL inst_aI4_adata_ox_a25_a_a6 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a24_a : std_logic;
SIGNAL inst_aI3_adata_x_a24_a_a824 : std_logic;
SIGNAL inst_aI4_aiadata_x_a51_a_a14 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a24_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a24_a : std_logic;
SIGNAL inst_aI3_adata_x_a24_a_a823 : std_logic;
SIGNAL inst_aI3_adata_x_a24_a_a827 : std_logic;
SIGNAL inst_aI3_adata_x_a24_a_a838 : std_logic;
SIGNAL inst_aI2_adata_is_c_a24_a : std_logic;
SIGNAL inst_aI3_ai_a92 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a40 : std_logic;
SIGNAL rtl_a24879 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a3 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a148 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a104 : std_logic;
SIGNAL inst_aI3_aadd_668_a25 : std_logic;
SIGNAL inst_aI3_aMux_735_rtl_799_rtl_1245_a0 : std_logic;
SIGNAL inst_aI3_aMux_735_rtl_799_rtl_1245_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a24 : std_logic;
SIGNAL inst_aI3_aMux_735_rtl_799_rtl_1244_a0 : std_logic;
SIGNAL inst_aI3_aMux_735_rtl_799_rtl_1244_a1 : std_logic;
SIGNAL inst_aI3_aMux_735_rtl_799_rtl_1241_a0 : std_logic;
SIGNAL rtl_a4932 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a24_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a24_a : std_logic;
SIGNAL rtl_a5397 : std_logic;
SIGNAL rtl_a1198 : std_logic;
SIGNAL rtl_a4937 : std_logic;
SIGNAL inst_aI3_aMux_735_rtl_799_rtl_1241_a1 : std_logic;
SIGNAL rtl_a1571 : std_logic;
SIGNAL rtl_a1577 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a56_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a56_a : std_logic;
SIGNAL rtl_a5407 : std_logic;
SIGNAL rtl_a1197 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a24_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a24_a_a141 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a24_a_a140 : std_logic;
SIGNAL rtl_a1574 : std_logic;
SIGNAL inst_aI3_aMux_436_rtl_796_rtl_1236_a0 : std_logic;
SIGNAL inst_aI3_aMux_436_rtl_796_rtl_1236_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a24_a_a334 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a24_a_a527 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a24_a_a13038 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a24_a : std_logic;
SIGNAL inst_aI4_adata_ox_a24_a_a7 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a7_a : std_logic;
SIGNAL inst_aI4_adata_exp_i_a7_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a34_a_a65 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a7_a : std_logic;
SIGNAL inst_aI3_adata_x_a7_a_a1163 : std_logic;
SIGNAL inst_aI3_adata_x_a7_a_a1164 : std_logic;
SIGNAL inst_aI3_adata_x_a7_a_a1167 : std_logic;
SIGNAL inst_aI3_adata_x_a7_a_a1178 : std_logic;
SIGNAL inst_aI3_adata_x_a7_a_a1177 : std_logic;
SIGNAL inst_aI3_aadd_668_a7COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a7COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a8COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a8COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a9COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a9COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a10COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a10COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a11COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a14 : std_logic;
SIGNAL inst_aI2_adata_is_c_a13_a : std_logic;
SIGNAL inst_aI3_ai_a81 : std_logic;
SIGNAL inst_aI3_aMux_746_rtl_865_rtl_1355_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a51 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a115 : std_logic;
SIGNAL inst_aI3_aMux_746_rtl_865_rtl_1355_a1 : std_logic;
SIGNAL inst_aI3_ai_a17 : std_logic;
SIGNAL inst_aI3_aadd_627_a13 : std_logic;
SIGNAL inst_aI3_aMux_746_rtl_865_rtl_1354_a0 : std_logic;
SIGNAL inst_aI3_aMux_746_rtl_865_rtl_1354_a1 : std_logic;
SIGNAL inst_aI3_aMux_746_rtl_865_rtl_1351_a0 : std_logic;
SIGNAL rtl_a5067 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a13_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a13_a : std_logic;
SIGNAL rtl_a5617 : std_logic;
SIGNAL rtl_a1220 : std_logic;
SIGNAL rtl_a5072 : std_logic;
SIGNAL inst_aI3_aMux_746_rtl_865_rtl_1351_a1 : std_logic;
SIGNAL rtl_a1886 : std_logic;
SIGNAL rtl_a1889 : std_logic;
SIGNAL inst_aI3_aMux_447_rtl_862_rtl_1346_a0 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a45_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a45_a : std_logic;
SIGNAL rtl_a5627 : std_logic;
SIGNAL rtl_a1219 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a13_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a13_a_a207 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a13_a_a206 : std_logic;
SIGNAL rtl_a1883 : std_logic;
SIGNAL inst_aI3_aMux_447_rtl_862_rtl_1346_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a13_a_a378 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a13_a_a637 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a13_a_a13148 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a13_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_amac_mult1 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a43_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a43_a : std_logic;
SIGNAL rtl_a5667 : std_logic;
SIGNAL rtl_a1223 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a11_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a11_a_a219 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a11_a_a218 : std_logic;
SIGNAL rtl_a1937 : std_logic;
SIGNAL inst_aI3_aMux_449_rtl_874_rtl_1366_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a11_a_a386 : std_logic;
SIGNAL inst_aI2_adata_is_c_a11_a : std_logic;
SIGNAL inst_aI3_ai_a15 : std_logic;
SIGNAL inst_aI3_aadd_668_a12 : std_logic;
SIGNAL inst_aI3_aadd_627_a11 : std_logic;
SIGNAL inst_aI3_aMux_748_rtl_877_rtl_1374_a0 : std_logic;
SIGNAL inst_aI3_aMux_748_rtl_877_rtl_1374_a1 : std_logic;
SIGNAL inst_aI3_aMux_748_rtl_877_rtl_1371_a0 : std_logic;
SIGNAL inst_aI3_ai_a79 : std_logic;
SIGNAL inst_aI3_aMux_748_rtl_877_rtl_1375_a0 : std_logic;
SIGNAL rtl_a4895 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a117 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a53 : std_logic;
SIGNAL inst_aI3_aMux_748_rtl_877_rtl_1375_a1 : std_logic;
SIGNAL rtl_a5089 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a11_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a11_a : std_logic;
SIGNAL rtl_a5657 : std_logic;
SIGNAL rtl_a1224 : std_logic;
SIGNAL rtl_a5094 : std_logic;
SIGNAL inst_aI3_aMux_748_rtl_877_rtl_1371_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a11_a_a657 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a11_a_a658 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a11_a_a13168 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a11_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a11_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a11_a_a68 : std_logic;
SIGNAL inst_aI4_aiinc_c_a11_a : std_logic;
SIGNAL inst_aI4_aadd_430_a11COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a12 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a302 : std_logic;
SIGNAL inst_aI4_aireg_i_a12_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a308 : std_logic;
SIGNAL inst_aI4_aireg_c_a12_a : std_logic;
SIGNAL inst_aI3_adata_x_a12_a_a1064 : std_logic;
SIGNAL inst_aI3_adata_x_a12_a_a1067 : std_logic;
SIGNAL inst_aI3_adata_x_a12_a_a1078 : std_logic;
SIGNAL inst_aI3_adata_x_a12_a_a1077 : std_logic;
SIGNAL inst_aI3_aadd_668_a13 : std_logic;
SIGNAL inst_aI3_aadd_627_a12 : std_logic;
SIGNAL inst_aI3_aMux_747_rtl_871_rtl_1364_a0 : std_logic;
SIGNAL inst_aI3_aMux_747_rtl_871_rtl_1364_a1 : std_logic;
SIGNAL inst_aI3_aMux_747_rtl_871_rtl_1361_a0 : std_logic;
SIGNAL inst_aI2_adata_is_c_a12_a : std_logic;
SIGNAL inst_aI3_ai_a80 : std_logic;
SIGNAL rtl_a4877 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a116 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a52 : std_logic;
SIGNAL inst_aI3_aMux_747_rtl_871_rtl_1365_a0 : std_logic;
SIGNAL inst_aI3_aMux_747_rtl_871_rtl_1365_a1 : std_logic;
SIGNAL rtl_a5078 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a12_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a12_a : std_logic;
SIGNAL rtl_a5637 : std_logic;
SIGNAL rtl_a1222 : std_logic;
SIGNAL rtl_a5083 : std_logic;
SIGNAL inst_aI3_aMux_747_rtl_871_rtl_1361_a1 : std_logic;
SIGNAL rtl_a1910 : std_logic;
SIGNAL rtl_a1916 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a44_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a44_a : std_logic;
SIGNAL rtl_a5647 : std_logic;
SIGNAL rtl_a1221 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a12_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a12_a_a213 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a12_a_a212 : std_logic;
SIGNAL rtl_a1913 : std_logic;
SIGNAL inst_aI3_aMux_448_rtl_868_rtl_1356_a0 : std_logic;
SIGNAL inst_aI3_aMux_448_rtl_868_rtl_1356_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a12_a_a382 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a12_a_a647 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a12_a_a648 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a12_a_a13158 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a12_a : std_logic;
SIGNAL inst_aI4_adata_ox_a12_a_a19 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a30_a : std_logic;
SIGNAL inst_aI3_adata_x_a30_a_a26 : std_logic;
SIGNAL inst_aI3_aadd_627_a29COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a29COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a30 : std_logic;
SIGNAL inst_aI3_aadd_668_a30COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a30COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a31 : std_logic;
SIGNAL inst_aI3_aMux_729_rtl_763_rtl_1184_a0 : std_logic;
SIGNAL inst_aI3_aMux_729_rtl_763_rtl_1184_a1 : std_logic;
SIGNAL inst_aI3_aMux_729_rtl_763_rtl_1181_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a98 : std_logic;
SIGNAL inst_aI3_aMux_729_rtl_763_rtl_1185_a0 : std_logic;
SIGNAL inst_aI3_ai_a98 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a130 : std_logic;
SIGNAL inst_aI3_aMux_729_rtl_763_rtl_1185_a1 : std_logic;
SIGNAL rtl_a4831 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a30_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a30_a : std_logic;
SIGNAL rtl_a5277 : std_logic;
SIGNAL rtl_a1186 : std_logic;
SIGNAL rtl_a4836 : std_logic;
SIGNAL inst_aI3_aMux_729_rtl_763_rtl_1181_a1 : std_logic;
SIGNAL rtl_a1394 : std_logic;
SIGNAL rtl_a1400 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a62_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a62_a : std_logic;
SIGNAL rtl_a5287 : std_logic;
SIGNAL rtl_a1185 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a30_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a30_a_a105 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a30_a_a104 : std_logic;
SIGNAL rtl_a1397 : std_logic;
SIGNAL inst_aI3_aMux_430_rtl_760_rtl_1176_a0 : std_logic;
SIGNAL inst_aI3_aMux_430_rtl_760_rtl_1176_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a30_a_a310 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a30_a_a467 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a30_a_a468 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a30_a_a12978 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a30_a : std_logic;
SIGNAL rtl_a1358 : std_logic;
SIGNAL rtl_a1361 : std_logic;
SIGNAL inst_aI3_aMux_429_rtl_754_rtl_1166_a0 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a63_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a63_a : std_logic;
SIGNAL rtl_a5267 : std_logic;
SIGNAL rtl_a1183 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a31_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a31_a_a99 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a31_a_a98 : std_logic;
SIGNAL rtl_a1355 : std_logic;
SIGNAL inst_aI3_aMux_429_rtl_754_rtl_1166_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a31_a_a306 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a131 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a97 : std_logic;
SIGNAL inst_aI3_aadd_668_a31COUT : std_logic;
SIGNAL inst_aI3_aadd_668_a32 : std_logic;
SIGNAL inst_aI3_ai_a99 : std_logic;
SIGNAL inst_aI3_aMux_728_rtl_757_rtl_1175_a0 : std_logic;
SIGNAL inst_aI3_aMux_728_rtl_757_rtl_1175_a1 : std_logic;
SIGNAL inst_aI3_aMux_728_rtl_757_rtl_1174_a0 : std_logic;
SIGNAL inst_aI3_aadd_627_a30COUT : std_logic;
SIGNAL inst_aI3_aadd_627_a31 : std_logic;
SIGNAL inst_aI3_aMux_728_rtl_757_rtl_1174_a1 : std_logic;
SIGNAL inst_aI3_aMux_728_rtl_757_rtl_1171_a0 : std_logic;
SIGNAL rtl_a4813 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a31_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a31_a : std_logic;
SIGNAL rtl_a5257 : std_logic;
SIGNAL rtl_a1184 : std_logic;
SIGNAL rtl_a4818 : std_logic;
SIGNAL inst_aI3_aMux_728_rtl_757_rtl_1171_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a31_a_a457 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a31_a_a458 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a31_a_a12968 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a31_a : std_logic;
SIGNAL inst_aI4_adata_ox_a31_a_a0 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a17_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a17_a_a50 : std_logic;
SIGNAL inst_aI4_aiinc_i_a17_a : std_logic;
SIGNAL inst_aI4_aiinc_c_a17_a : std_logic;
SIGNAL inst_aI3_adata_x_a17_a_a964 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a17_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a44_a_a35 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a17_a : std_logic;
SIGNAL inst_aI3_adata_x_a17_a_a963 : std_logic;
SIGNAL inst_aI3_adata_x_a17_a_a967 : std_logic;
SIGNAL inst_aI3_adata_x_a17_a_a978 : std_logic;
SIGNAL inst_aI2_adata_is_c_a17_a : std_logic;
SIGNAL inst_aI3_ai_a21 : std_logic;
SIGNAL inst_aI3_aadd_668_a18 : std_logic;
SIGNAL inst_aI3_aadd_627_a17 : std_logic;
SIGNAL inst_aI3_aMux_742_rtl_841_rtl_1314_a0 : std_logic;
SIGNAL inst_aI3_aMux_742_rtl_841_rtl_1314_a1 : std_logic;
SIGNAL inst_aI3_aMux_742_rtl_841_rtl_1311_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a47 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a111 : std_logic;
SIGNAL inst_aI3_ai_a85 : std_logic;
SIGNAL inst_aI3_aMux_742_rtl_841_rtl_1315_a0 : std_logic;
SIGNAL inst_aI3_aMux_742_rtl_841_rtl_1315_a1 : std_logic;
SIGNAL rtl_a5023 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a17_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a17_a : std_logic;
SIGNAL rtl_a5537 : std_logic;
SIGNAL rtl_a1212 : std_logic;
SIGNAL rtl_a5028 : std_logic;
SIGNAL inst_aI3_aMux_742_rtl_841_rtl_1311_a1 : std_logic;
SIGNAL rtl_a1778 : std_logic;
SIGNAL rtl_a1775 : std_logic;
SIGNAL inst_aI3_aMux_443_rtl_838_rtl_1306_a0 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a49_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a49_a : std_logic;
SIGNAL rtl_a5547 : std_logic;
SIGNAL rtl_a1211 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a17_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a17_a_a183 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a17_a_a182 : std_logic;
SIGNAL rtl_a1772 : std_logic;
SIGNAL inst_aI3_aMux_443_rtl_838_rtl_1306_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a17_a_a362 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a17_a_a597 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a17_a_a13108 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a17_a : std_logic;
SIGNAL inst_aI4_aadd_430_a16COUT0 : std_logic;
SIGNAL inst_aI4_aadd_430_a16COUT1 : std_logic;
SIGNAL inst_aI4_aadd_430_a17 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a252 : std_logic;
SIGNAL inst_aI4_aireg_i_a17_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a55 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a258 : std_logic;
SIGNAL inst_aI4_aireg_c_a17_a : std_logic;
SIGNAL inst_aI4_aadd_430_a17COUT : std_logic;
SIGNAL inst_aI4_aadd_430_a22 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a202 : std_logic;
SIGNAL inst_aI4_aireg_i_a22_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a40 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a208 : std_logic;
SIGNAL inst_aI4_aireg_c_a22_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a49_a_a20 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a22_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a22_a : std_logic;
SIGNAL inst_aI3_adata_x_a22_a_a863 : std_logic;
SIGNAL inst_aI3_adata_x_a22_a_a867 : std_logic;
SIGNAL inst_aI4_adata_ox_a18_a_a13 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a22_a : std_logic;
SIGNAL inst_aI3_adata_x_a22_a_a878 : std_logic;
SIGNAL inst_aI3_adata_x_a22_a_a877 : std_logic;
SIGNAL inst_aI3_aadd_627_a22 : std_logic;
SIGNAL inst_aI3_aMux_737_rtl_811_rtl_1264_a0 : std_logic;
SIGNAL inst_aI3_aadd_668_a23 : std_logic;
SIGNAL inst_aI3_aMux_737_rtl_811_rtl_1264_a1 : std_logic;
SIGNAL inst_aI3_aMux_737_rtl_811_rtl_1261_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a1 : std_logic;
SIGNAL rtl_a3241 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a106 : std_logic;
SIGNAL inst_aI3_aMux_737_rtl_811_rtl_1265_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a42 : std_logic;
SIGNAL inst_aI2_adata_is_c_a22_a : std_logic;
SIGNAL inst_aI3_ai_a90 : std_logic;
SIGNAL inst_aI3_aMux_737_rtl_811_rtl_1265_a1 : std_logic;
SIGNAL rtl_a4961 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a22_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a22_a : std_logic;
SIGNAL rtl_a5437 : std_logic;
SIGNAL rtl_a1202 : std_logic;
SIGNAL rtl_a4966 : std_logic;
SIGNAL inst_aI3_aMux_737_rtl_811_rtl_1261_a1 : std_logic;
SIGNAL rtl_a1628 : std_logic;
SIGNAL rtl_a1634 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a54_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a54_a : std_logic;
SIGNAL rtl_a5447 : std_logic;
SIGNAL rtl_a1201 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a22_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a22_a_a153 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a22_a_a152 : std_logic;
SIGNAL rtl_a1631 : std_logic;
SIGNAL inst_aI3_aMux_438_rtl_808_rtl_1256_a0 : std_logic;
SIGNAL inst_aI3_aMux_438_rtl_808_rtl_1256_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a22_a_a342 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a22_a_a547 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a22_a_a13058 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a22_a : std_logic;
SIGNAL inst_aI4_adata_ox_a22_a_a9 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a4_a : std_logic;
SIGNAL inst_aI3_adata_x_a4_a_a684 : std_logic;
SIGNAL inst_aI3_adata_x_a4_a_a683 : std_logic;
SIGNAL inst_aI3_adata_x_a4_a_a687 : std_logic;
SIGNAL inst_aI3_adata_x_a4_a_a698 : std_logic;
SIGNAL inst_aI3_adata_x_a4_a_a697 : std_logic;
SIGNAL rtl_a4824 : std_logic;
SIGNAL rtl_a4889 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a37 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a3 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a142 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a101 : std_logic;
SIGNAL inst_aI3_aadd_668_a28 : std_logic;
SIGNAL inst_aI3_ai_a95 : std_logic;
SIGNAL inst_aI3_aMux_732_rtl_781_rtl_1215_a0 : std_logic;
SIGNAL inst_aI3_aMux_732_rtl_781_rtl_1215_a1 : std_logic;
SIGNAL inst_aI3_ai_a31 : std_logic;
SIGNAL inst_aI3_aadd_627_a27 : std_logic;
SIGNAL inst_aI3_aMux_732_rtl_781_rtl_1214_a0 : std_logic;
SIGNAL inst_aI3_aMux_732_rtl_781_rtl_1214_a1 : std_logic;
SIGNAL inst_aI3_aMux_732_rtl_781_rtl_1211_a0 : std_logic;
SIGNAL rtl_a4878 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a27_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a27_a : std_logic;
SIGNAL rtl_a5337 : std_logic;
SIGNAL rtl_a1192 : std_logic;
SIGNAL rtl_a4883 : std_logic;
SIGNAL inst_aI3_aMux_732_rtl_781_rtl_1211_a1 : std_logic;
SIGNAL rtl_a1487 : std_logic;
SIGNAL rtl_a1484 : std_logic;
SIGNAL inst_aI3_aMux_433_rtl_778_rtl_1206_a0 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a59_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a59_a : std_logic;
SIGNAL rtl_a5347 : std_logic;
SIGNAL rtl_a1191 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a27_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a27_a_a123 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a27_a_a122 : std_logic;
SIGNAL rtl_a1481 : std_logic;
SIGNAL inst_aI3_aMux_433_rtl_778_rtl_1206_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a27_a_a322 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a27_a_a497 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a27_a_a498 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a27_a_a13008 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a27_a : std_logic;
SIGNAL inst_aI4_adata_ox_a27_a_a4 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a10_a : std_logic;
SIGNAL inst_aI3_adata_x_a10_a_a1104 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a10_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a37_a_a56 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a10_a : std_logic;
SIGNAL inst_aI3_adata_x_a10_a_a1103 : std_logic;
SIGNAL inst_aI3_adata_x_a10_a_a1107 : std_logic;
SIGNAL inst_aI3_adata_x_a10_a_a1118 : std_logic;
SIGNAL inst_aI3_adata_x_a10_a_a1117 : std_logic;
SIGNAL inst_aI3_aMux_749_rtl_883_rtl_1384_a0 : std_logic;
SIGNAL inst_aI3_aadd_668_a11 : std_logic;
SIGNAL inst_aI3_aadd_627_a10 : std_logic;
SIGNAL inst_aI3_aMux_749_rtl_883_rtl_1384_a1 : std_logic;
SIGNAL inst_aI3_aMux_749_rtl_883_rtl_1381_a0 : std_logic;
SIGNAL inst_aI2_adata_is_c_a10_a : std_logic;
SIGNAL inst_aI3_ai_a78 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a54 : std_logic;
SIGNAL inst_aI3_aMux_749_rtl_883_rtl_1385_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a118 : std_logic;
SIGNAL inst_aI3_aMux_749_rtl_883_rtl_1385_a1 : std_logic;
SIGNAL rtl_a5100 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a10_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a10_a : std_logic;
SIGNAL rtl_a5677 : std_logic;
SIGNAL rtl_a1226 : std_logic;
SIGNAL rtl_a5105 : std_logic;
SIGNAL inst_aI3_aMux_749_rtl_883_rtl_1381_a1 : std_logic;
SIGNAL rtl_a1964 : std_logic;
SIGNAL rtl_a1970 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a42_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a42_a : std_logic;
SIGNAL rtl_a5687 : std_logic;
SIGNAL rtl_a1225 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a10_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a10_a_a225 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a10_a_a224 : std_logic;
SIGNAL rtl_a1967 : std_logic;
SIGNAL inst_aI3_aMux_450_rtl_880_rtl_1376_a0 : std_logic;
SIGNAL inst_aI3_aMux_450_rtl_880_rtl_1376_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a10_a_a390 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a10_a_a667 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a10_a_a668 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a10_a_a13178 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a10_a : std_logic;
SIGNAL rtl_a1997 : std_logic;
SIGNAL rtl_a1994 : std_logic;
SIGNAL inst_aI3_aMux_451_rtl_886_rtl_1386_a0 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a41_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a41_a : std_logic;
SIGNAL rtl_a5707 : std_logic;
SIGNAL rtl_a1227 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a9_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a9_a_a231 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a9_a_a230 : std_logic;
SIGNAL rtl_a1991 : std_logic;
SIGNAL inst_aI3_aMux_451_rtl_886_rtl_1386_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a9_a_a394 : std_logic;
SIGNAL inst_aI2_adata_is_c_a9_a : std_logic;
SIGNAL inst_aI3_ai_a13 : std_logic;
SIGNAL inst_aI3_aadd_627_a9 : std_logic;
SIGNAL inst_aI3_aMux_750_rtl_889_rtl_1394_a0 : std_logic;
SIGNAL inst_aI3_aadd_668_a10 : std_logic;
SIGNAL inst_aI3_aMux_750_rtl_889_rtl_1394_a1 : std_logic;
SIGNAL inst_aI3_aMux_750_rtl_889_rtl_1391_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a119 : std_logic;
SIGNAL inst_aI3_ai_a77 : std_logic;
SIGNAL inst_aI3_aMux_750_rtl_889_rtl_1395_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a55 : std_logic;
SIGNAL inst_aI3_aMux_750_rtl_889_rtl_1395_a1 : std_logic;
SIGNAL rtl_a5111 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a9_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a9_a : std_logic;
SIGNAL rtl_a5697 : std_logic;
SIGNAL rtl_a1228 : std_logic;
SIGNAL rtl_a5116 : std_logic;
SIGNAL inst_aI3_aMux_750_rtl_889_rtl_1391_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a9_a_a677 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a9_a_a13188 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a9_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a79 : std_logic;
SIGNAL inst_aI4_aadd_430_a9 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a332 : std_logic;
SIGNAL inst_aI4_aireg_i_a9_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a338 : std_logic;
SIGNAL inst_aI4_aireg_c_a9_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a9_a_a260 : std_logic;
SIGNAL inst_aI5_adaddr_c_a9_a : std_logic;
SIGNAL inst_aI5_ai_a80 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a18_a : std_logic;
SIGNAL inst_aI3_adata_x_a18_a_a944 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a18_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a45_a_a32 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a18_a : std_logic;
SIGNAL inst_aI3_adata_x_a18_a_a943 : std_logic;
SIGNAL inst_aI3_adata_x_a18_a_a947 : std_logic;
SIGNAL inst_aI3_adata_x_a18_a_a958 : std_logic;
SIGNAL inst_aI3_adata_x_a18_a_a957 : std_logic;
SIGNAL inst_aI3_aadd_627_a18 : std_logic;
SIGNAL inst_aI3_aMux_741_rtl_835_rtl_1304_a0 : std_logic;
SIGNAL inst_aI3_aadd_668_a19 : std_logic;
SIGNAL inst_aI3_aMux_741_rtl_835_rtl_1304_a1 : std_logic;
SIGNAL inst_aI3_aMux_741_rtl_835_rtl_1301_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a46 : std_logic;
SIGNAL inst_aI2_adata_is_c_a18_a : std_logic;
SIGNAL inst_aI3_ai_a86 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a110 : std_logic;
SIGNAL inst_aI3_aMux_741_rtl_835_rtl_1305_a0 : std_logic;
SIGNAL inst_aI3_aMux_741_rtl_835_rtl_1305_a1 : std_logic;
SIGNAL rtl_a5012 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a18_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a18_a : std_logic;
SIGNAL rtl_a5517 : std_logic;
SIGNAL rtl_a1210 : std_logic;
SIGNAL rtl_a5017 : std_logic;
SIGNAL inst_aI3_aMux_741_rtl_835_rtl_1301_a1 : std_logic;
SIGNAL rtl_a1745 : std_logic;
SIGNAL rtl_a1751 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a50_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a50_a : std_logic;
SIGNAL rtl_a5527 : std_logic;
SIGNAL rtl_a1209 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a18_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a18_a_a177 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a18_a_a176 : std_logic;
SIGNAL rtl_a1748 : std_logic;
SIGNAL inst_aI3_aMux_442_rtl_832_rtl_1296_a0 : std_logic;
SIGNAL inst_aI3_aMux_442_rtl_832_rtl_1296_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a18_a_a358 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a18_a_a587 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a18_a_a588 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a18_a_a13098 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a18_a : std_logic;
SIGNAL rtl_a1721 : std_logic;
SIGNAL rtl_a1724 : std_logic;
SIGNAL inst_aI3_aMux_441_rtl_826_rtl_1286_a0 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a51_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a51_a : std_logic;
SIGNAL rtl_a5507 : std_logic;
SIGNAL rtl_a1207 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a19_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a19_a_a171 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a19_a_a170 : std_logic;
SIGNAL rtl_a1718 : std_logic;
SIGNAL inst_aI3_aMux_441_rtl_826_rtl_1286_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a19_a_a354 : std_logic;
SIGNAL inst_aI2_adata_is_c_a19_a : std_logic;
SIGNAL inst_aI3_ai_a23 : std_logic;
SIGNAL inst_aI3_aadd_668_a20 : std_logic;
SIGNAL inst_aI3_aadd_627_a19 : std_logic;
SIGNAL inst_aI3_aMux_740_rtl_829_rtl_1294_a0 : std_logic;
SIGNAL inst_aI3_aMux_740_rtl_829_rtl_1294_a1 : std_logic;
SIGNAL inst_aI3_aMux_740_rtl_829_rtl_1291_a0 : std_logic;
SIGNAL inst_aI3_ai_a87 : std_logic;
SIGNAL inst_aI3_aMux_740_rtl_829_rtl_1295_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a45 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a109 : std_logic;
SIGNAL inst_aI3_aMux_740_rtl_829_rtl_1295_a1 : std_logic;
SIGNAL rtl_a5001 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a19_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a19_a : std_logic;
SIGNAL rtl_a5497 : std_logic;
SIGNAL rtl_a1208 : std_logic;
SIGNAL rtl_a5006 : std_logic;
SIGNAL inst_aI3_aMux_740_rtl_829_rtl_1291_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a19_a_a577 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a19_a_a13088 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a19_a : std_logic;
SIGNAL inst_aI4_adata_ox_a19_a_a12 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a8_a : std_logic;
SIGNAL inst_aI3_adata_x_a8_a_a1144 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a8_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a35_a_a62 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a8_a : std_logic;
SIGNAL inst_aI3_adata_x_a8_a_a1143 : std_logic;
SIGNAL inst_aI3_adata_x_a8_a_a1147 : std_logic;
SIGNAL inst_aI3_adata_x_a8_a_a1158 : std_logic;
SIGNAL inst_aI3_adata_x_a8_a_a1157 : std_logic;
SIGNAL inst_aI3_aadd_627_a8 : std_logic;
SIGNAL inst_aI3_aadd_668_a9 : std_logic;
SIGNAL inst_aI3_aMux_751_rtl_895_rtl_1404_a0 : std_logic;
SIGNAL inst_aI3_aMux_751_rtl_895_rtl_1404_a1 : std_logic;
SIGNAL inst_aI3_aMux_751_rtl_895_rtl_1401_a0 : std_logic;
SIGNAL inst_aI2_adata_is_c_a8_a : std_logic;
SIGNAL inst_aI3_ai_a76 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a3 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a152 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a120 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a56 : std_logic;
SIGNAL inst_aI3_aMux_751_rtl_895_rtl_1405_a0 : std_logic;
SIGNAL inst_aI3_aMux_751_rtl_895_rtl_1405_a1 : std_logic;
SIGNAL rtl_a5122 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a8_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a8_a : std_logic;
SIGNAL rtl_a5717 : std_logic;
SIGNAL rtl_a1230 : std_logic;
SIGNAL rtl_a5127 : std_logic;
SIGNAL inst_aI3_aMux_751_rtl_895_rtl_1401_a1 : std_logic;
SIGNAL rtl_a2018 : std_logic;
SIGNAL rtl_a2024 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a40_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a40_a : std_logic;
SIGNAL rtl_a5727 : std_logic;
SIGNAL rtl_a1229 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a8_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a8_a_a237 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a8_a_a236 : std_logic;
SIGNAL rtl_a2021 : std_logic;
SIGNAL inst_aI3_aMux_452_rtl_892_rtl_1396_a0 : std_logic;
SIGNAL inst_aI3_aMux_452_rtl_892_rtl_1396_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a8_a_a398 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a8_a_a687 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a8_a_a13198 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a8_a : std_logic;
SIGNAL rtl_a2051 : std_logic;
SIGNAL inst_aI3_aMux_453_rtl_898_rtl_1406_a0 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a39_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a39_a : std_logic;
SIGNAL rtl_a5747 : std_logic;
SIGNAL rtl_a1231 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a7_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a7_a_a243 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a7_a_a242 : std_logic;
SIGNAL rtl_a2045 : std_logic;
SIGNAL inst_aI3_aMux_453_rtl_898_rtl_1406_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a7_a_a402 : std_logic;
SIGNAL inst_aI2_adata_is_c_a7_a : std_logic;
SIGNAL inst_aI3_ai_a11 : std_logic;
SIGNAL inst_aI3_aadd_627_a7 : std_logic;
SIGNAL inst_aI3_aMux_752_rtl_901_rtl_1414_a0 : std_logic;
SIGNAL inst_aI3_aadd_668_a8 : std_logic;
SIGNAL inst_aI3_aMux_752_rtl_901_rtl_1414_a1 : std_logic;
SIGNAL inst_aI3_aMux_752_rtl_901_rtl_1411_a0 : std_logic;
SIGNAL inst_aI3_ai_a75 : std_logic;
SIGNAL inst_aI3_aMux_752_rtl_901_rtl_1415_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a3 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a154 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a121 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a57 : std_logic;
SIGNAL inst_aI3_aMux_752_rtl_901_rtl_1415_a1 : std_logic;
SIGNAL rtl_a5133 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a7_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a7_a : std_logic;
SIGNAL rtl_a5737 : std_logic;
SIGNAL rtl_a1232 : std_logic;
SIGNAL rtl_a5138 : std_logic;
SIGNAL inst_aI3_aMux_752_rtl_901_rtl_1411_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a7_a_a697 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a7_a_a13208 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a7_a : std_logic;
SIGNAL inst_aI4_aadd_430_a7 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a352 : std_logic;
SIGNAL inst_aI4_aireg_i_a7_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a85 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a358 : std_logic;
SIGNAL inst_aI4_aireg_c_a7_a : std_logic;
SIGNAL inst_aI5_adaddr_c_a7_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a7_a_a274 : std_logic;
SIGNAL inst_aI5_ai_a86 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a3_a : std_logic;
SIGNAL inst_aI3_adata_x_a3_a_a1852 : std_logic;
SIGNAL inst_aI3_adata_x_a3_a_a1851 : std_logic;
SIGNAL inst_aI3_adata_x_a3_a_a1855 : std_logic;
SIGNAL inst_aI3_adata_x_a3_a_a1867 : std_logic;
SIGNAL inst_aI3_adata_x_a3_a_a1865 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a3 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a156 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a122 : std_logic;
SIGNAL inst_aI3_aadd_668_a7 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a4 : std_logic;
SIGNAL rtl_a3679 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a58 : std_logic;
SIGNAL inst_aI3_aMux_753_rtl_907_rtl_1425_a0 : std_logic;
SIGNAL inst_aI3_aMux_753_rtl_907_rtl_1425_a1 : std_logic;
SIGNAL inst_aI3_aMux_753_rtl_907_rtl_1424_a0 : std_logic;
SIGNAL inst_aI3_aadd_627_a6 : std_logic;
SIGNAL inst_aI3_aMux_753_rtl_907_rtl_1424_a1 : std_logic;
SIGNAL inst_aI3_aMux_753_rtl_907_rtl_1421_a0 : std_logic;
SIGNAL rtl_a5144 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a6_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a6_a : std_logic;
SIGNAL rtl_a5757 : std_logic;
SIGNAL rtl_a1234 : std_logic;
SIGNAL rtl_a5149 : std_logic;
SIGNAL inst_aI3_aMux_753_rtl_907_rtl_1421_a1 : std_logic;
SIGNAL rtl_a2072 : std_logic;
SIGNAL rtl_a2078 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a38_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a38_a : std_logic;
SIGNAL rtl_a5767 : std_logic;
SIGNAL rtl_a1233 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a6_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a6_a_a249 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a6_a_a248 : std_logic;
SIGNAL rtl_a2075 : std_logic;
SIGNAL inst_aI3_aMux_454_rtl_904_rtl_1416_a0 : std_logic;
SIGNAL inst_aI3_aMux_454_rtl_904_rtl_1416_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a6_a_a406 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a6_a_a707 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a6_a_a708 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a6_a_a13218 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a6_a : std_logic;
SIGNAL inst_aI4_adata_ox_a6_a_a25 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a6_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a33_a_a2 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a6_a : std_logic;
SIGNAL inst_aI4_adata_exp_c_a6_a : std_logic;
SIGNAL inst_aI3_adata_x_a6_a_a723 : std_logic;
SIGNAL inst_aI3_adata_x_a6_a_a724 : std_logic;
SIGNAL inst_aI3_adata_x_a6_a_a727 : std_logic;
SIGNAL inst_aI3_adata_x_a6_a_a738 : std_logic;
SIGNAL inst_aI2_adata_is_c_a6_a : std_logic;
SIGNAL inst_aI3_adata_x_a6_a_a4 : std_logic;
SIGNAL inst_aI2_adata_is_c_a5_a : std_logic;
SIGNAL inst_aI3_adata_x_a5_a_a7 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a251 : std_logic;
SIGNAL rtl_a4983 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a59 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a158 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a3 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a123 : std_logic;
SIGNAL inst_aI3_ai_a73 : std_logic;
SIGNAL inst_aI3_aadd_668_a6 : std_logic;
SIGNAL inst_aI3_aMux_754_rtl_913_rtl_1435_a0 : std_logic;
SIGNAL inst_aI3_aMux_754_rtl_913_rtl_1435_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a5 : std_logic;
SIGNAL inst_aI3_aMux_754_rtl_913_rtl_1434_a0 : std_logic;
SIGNAL inst_aI3_ai_a9 : std_logic;
SIGNAL inst_aI3_aMux_754_rtl_913_rtl_1434_a1 : std_logic;
SIGNAL inst_aI3_aMux_754_rtl_913_rtl_1431_a0 : std_logic;
SIGNAL rtl_a5155 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a5_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a5_a : std_logic;
SIGNAL rtl_a5777 : std_logic;
SIGNAL rtl_a1236 : std_logic;
SIGNAL rtl_a5160 : std_logic;
SIGNAL inst_aI3_aMux_754_rtl_913_rtl_1431_a1 : std_logic;
SIGNAL rtl_a2102 : std_logic;
SIGNAL rtl_a2105 : std_logic;
SIGNAL inst_aI3_aMux_455_rtl_910_rtl_1426_a0 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a37_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a37_a : std_logic;
SIGNAL rtl_a5787 : std_logic;
SIGNAL rtl_a1235 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a5_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a5_a_a255 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a5_a_a254 : std_logic;
SIGNAL rtl_a2099 : std_logic;
SIGNAL inst_aI3_aMux_455_rtl_910_rtl_1426_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a5_a_a410 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a5_a_a717 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a5_a_a718 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a5_a_a13228 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a5_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a91 : std_logic;
SIGNAL inst_aI4_aadd_430_a5 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a378 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a372 : std_logic;
SIGNAL inst_aI4_aireg_i_a5_a : std_logic;
SIGNAL inst_aI4_aireg_c_a5_a : std_logic;
SIGNAL inst_aI5_adaddr_c_a5_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a5_a_a288 : std_logic;
SIGNAL inst_aI5_ai_a92 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a28_a : std_logic;
SIGNAL inst_aI4_adata_exp_x_a1_a_a10 : std_logic;
SIGNAL inst_aI3_adata_x_a28_a_a30 : std_logic;
SIGNAL inst_aI3_adata_x_a28_a_a32 : std_logic;
SIGNAL inst_aI3_aMux_731_rtl_775_rtl_1204_a0 : std_logic;
SIGNAL inst_aI3_aadd_627_a28 : std_logic;
SIGNAL inst_aI3_aadd_668_a29 : std_logic;
SIGNAL inst_aI3_aMux_731_rtl_775_rtl_1204_a1 : std_logic;
SIGNAL inst_aI3_aMux_731_rtl_775_rtl_1201_a0 : std_logic;
SIGNAL inst_aI3_ai_a96 : std_logic;
SIGNAL rtl_a4871 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a36 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a1 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a100 : std_logic;
SIGNAL inst_aI3_aMux_731_rtl_775_rtl_1205_a0 : std_logic;
SIGNAL inst_aI3_aMux_731_rtl_775_rtl_1205_a1 : std_logic;
SIGNAL rtl_a4860 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a28_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a28_a : std_logic;
SIGNAL rtl_a5317 : std_logic;
SIGNAL rtl_a1190 : std_logic;
SIGNAL rtl_a4865 : std_logic;
SIGNAL inst_aI3_aMux_731_rtl_775_rtl_1201_a1 : std_logic;
SIGNAL rtl_a1451 : std_logic;
SIGNAL rtl_a1457 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a60_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a60_a : std_logic;
SIGNAL rtl_a5327 : std_logic;
SIGNAL rtl_a1189 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a28_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a28_a_a117 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a28_a_a116 : std_logic;
SIGNAL rtl_a1454 : std_logic;
SIGNAL inst_aI3_aMux_432_rtl_772_rtl_1196_a0 : std_logic;
SIGNAL inst_aI3_aMux_432_rtl_772_rtl_1196_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a28_a_a318 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a28_a_a487 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a28_a_a488 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a28_a_a12998 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a28_a : std_logic;
SIGNAL inst_aI4_adata_ox_a28_a_a3 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a15_a : std_logic;
SIGNAL inst_aI3_adata_x_a15_a_a1004 : std_logic;
SIGNAL inst_aI4_adata_exp_i_a15_a : std_logic;
SIGNAL inst_aI4_aiadata_x_a42_a_a41 : std_logic;
SIGNAL inst_aI4_adata_exp_c_a15_a : std_logic;
SIGNAL inst_aI3_adata_x_a15_a_a1003 : std_logic;
SIGNAL inst_aI3_adata_x_a15_a_a1007 : std_logic;
SIGNAL inst_aI3_adata_x_a15_a_a1018 : std_logic;
SIGNAL inst_aI2_adata_is_c_a15_a : std_logic;
SIGNAL inst_aI3_ai_a19 : std_logic;
SIGNAL inst_aI3_aadd_668_a16 : std_logic;
SIGNAL inst_aI3_aadd_627_a15 : std_logic;
SIGNAL inst_aI3_aMux_744_rtl_853_rtl_1334_a0 : std_logic;
SIGNAL inst_aI3_aMux_744_rtl_853_rtl_1334_a1 : std_logic;
SIGNAL inst_aI3_aMux_744_rtl_853_rtl_1331_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a113 : std_logic;
SIGNAL inst_aI3_ai_a83 : std_logic;
SIGNAL inst_aI3_aMux_744_rtl_853_rtl_1335_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a49 : std_logic;
SIGNAL inst_aI3_aMux_744_rtl_853_rtl_1335_a1 : std_logic;
SIGNAL rtl_a5045 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a15_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a15_a : std_logic;
SIGNAL rtl_a5577 : std_logic;
SIGNAL rtl_a1216 : std_logic;
SIGNAL rtl_a5050 : std_logic;
SIGNAL inst_aI3_aMux_744_rtl_853_rtl_1331_a1 : std_logic;
SIGNAL rtl_a1835 : std_logic;
SIGNAL rtl_a1832 : std_logic;
SIGNAL inst_aI3_aMux_445_rtl_850_rtl_1326_a0 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a47_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a47_a : std_logic;
SIGNAL rtl_a5587 : std_logic;
SIGNAL rtl_a1215 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a15_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a15_a_a195 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a15_a_a194 : std_logic;
SIGNAL rtl_a1829 : std_logic;
SIGNAL inst_aI3_aMux_445_rtl_850_rtl_1326_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a15_a_a370 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a15_a_a617 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a15_a_a13128 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a15_a : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a124 : std_logic;
SIGNAL inst_aI2_adata_is_c_a4_a : std_logic;
SIGNAL inst_aI3_ai_a72 : std_logic;
SIGNAL inst_aI3_aadd_668_a5 : std_logic;
SIGNAL rtl_a3720 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a60 : std_logic;
SIGNAL inst_aI3_aMux_755_rtl_919_rtl_1445_a0 : std_logic;
SIGNAL inst_aI3_aMux_755_rtl_919_rtl_1445_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a4 : std_logic;
SIGNAL inst_aI3_aMux_755_rtl_919_rtl_1444_a0 : std_logic;
SIGNAL inst_aI3_aMux_755_rtl_919_rtl_1444_a1 : std_logic;
SIGNAL inst_aI3_aMux_755_rtl_919_rtl_1441_a0 : std_logic;
SIGNAL rtl_a5166 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a4_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a4_a : std_logic;
SIGNAL rtl_a5797 : std_logic;
SIGNAL rtl_a1238 : std_logic;
SIGNAL rtl_a5171 : std_logic;
SIGNAL inst_aI3_aMux_755_rtl_919_rtl_1441_a1 : std_logic;
SIGNAL rtl_a2126 : std_logic;
SIGNAL rtl_a2132 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a36_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a36_a : std_logic;
SIGNAL rtl_a5807 : std_logic;
SIGNAL rtl_a1237 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a4_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a4_a_a261 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a4_a_a260 : std_logic;
SIGNAL rtl_a2129 : std_logic;
SIGNAL inst_aI3_aMux_456_rtl_916_rtl_1436_a0 : std_logic;
SIGNAL inst_aI3_aMux_456_rtl_916_rtl_1436_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a4_a_a414 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a4_a_a727 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a4_a_a13238 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a4_a : std_logic;
SIGNAL rtl_a2159 : std_logic;
SIGNAL rtl_a2156 : std_logic;
SIGNAL inst_aI3_aMux_457_rtl_922_rtl_1446_a0 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a35_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a35_a : std_logic;
SIGNAL rtl_a5827 : std_logic;
SIGNAL rtl_a1239 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a3_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a3_a_a267 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a3_a_a266 : std_logic;
SIGNAL rtl_a2153 : std_logic;
SIGNAL inst_aI3_aMux_457_rtl_922_rtl_1446_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a3_a_a418 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a132 : std_logic;
SIGNAL inst_aI3_aadd_668_a4 : std_logic;
SIGNAL inst_aI3_ai_a71 : std_logic;
SIGNAL inst_aI3_aMux_756_rtl_925_rtl_1455_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a125 : std_logic;
SIGNAL inst_aI3_aMux_756_rtl_925_rtl_1455_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a3 : std_logic;
SIGNAL inst_aI3_aMux_756_rtl_925_rtl_1454_a0 : std_logic;
SIGNAL inst_aI3_ai_a7 : std_logic;
SIGNAL inst_aI3_aMux_756_rtl_925_rtl_1454_a1 : std_logic;
SIGNAL inst_aI3_aMux_756_rtl_925_rtl_1451_a0 : std_logic;
SIGNAL rtl_a5177 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a3_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a3_a : std_logic;
SIGNAL rtl_a5817 : std_logic;
SIGNAL rtl_a1240 : std_logic;
SIGNAL rtl_a5182 : std_logic;
SIGNAL inst_aI3_aMux_756_rtl_925_rtl_1451_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a3_a_a737 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a3_a_a13248 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a3_a : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a97 : std_logic;
SIGNAL inst_aI4_aadd_430_a3 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a398 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a392 : std_logic;
SIGNAL inst_aI4_aireg_i_a3_a : std_logic;
SIGNAL inst_aI4_aireg_c_a3_a : std_logic;
SIGNAL inst_aI5_adaddr_c_a3_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a3_a_a302 : std_logic;
SIGNAL inst_aI5_ai_a98 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a2_a : std_logic;
SIGNAL inst_aI3_adata_x_a2_a_a1939 : std_logic;
SIGNAL inst_aI3_adata_x_a2_a_a1937 : std_logic;
SIGNAL inst_aI3_aadd_668_a3 : std_logic;
SIGNAL inst_aI3_aadd_627_a2 : std_logic;
SIGNAL inst_aI3_aMux_757_rtl_931_rtl_1464_a0 : std_logic;
SIGNAL inst_aI3_aMux_757_rtl_931_rtl_1464_a1 : std_logic;
SIGNAL inst_aI3_aMux_757_rtl_931_rtl_1461_a0 : std_logic;
SIGNAL inst_aI3_ai_a70 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a126 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a131 : std_logic;
SIGNAL inst_aI3_aMux_757_rtl_931_rtl_1465_a0 : std_logic;
SIGNAL inst_aI3_aMux_757_rtl_931_rtl_1465_a1 : std_logic;
SIGNAL rtl_a5188 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a2_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a2_a : std_logic;
SIGNAL rtl_a5837 : std_logic;
SIGNAL rtl_a1242 : std_logic;
SIGNAL rtl_a5193 : std_logic;
SIGNAL inst_aI3_aMux_757_rtl_931_rtl_1461_a1 : std_logic;
SIGNAL rtl_a2180 : std_logic;
SIGNAL rtl_a2186 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a34_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a34_a : std_logic;
SIGNAL rtl_a5847 : std_logic;
SIGNAL rtl_a1241 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a2_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a2_a_a273 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a2_a_a272 : std_logic;
SIGNAL rtl_a2183 : std_logic;
SIGNAL inst_aI3_aMux_458_rtl_928_rtl_1456_a0 : std_logic;
SIGNAL inst_aI3_aMux_458_rtl_928_rtl_1456_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a2_a_a422 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a2_a_a747 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a2_a_a748 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a2_a_a13258 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a2_a : std_logic;
SIGNAL rtl_a2213 : std_logic;
SIGNAL inst_aI3_aMux_459_rtl_934_rtl_1466_a0 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a33_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a33_a : std_logic;
SIGNAL rtl_a5867 : std_logic;
SIGNAL rtl_a1243 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a1_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a1_a_a279 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a1_a_a278 : std_logic;
SIGNAL rtl_a2207 : std_logic;
SIGNAL inst_aI3_aMux_459_rtl_934_rtl_1466_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a1_a_a426 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a130 : std_logic;
SIGNAL inst_aI3_ai_a69 : std_logic;
SIGNAL inst_aI3_aadd_668_a2 : std_logic;
SIGNAL inst_aI3_aMux_758_rtl_937_rtl_1475_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a127 : std_logic;
SIGNAL inst_aI3_aMux_758_rtl_937_rtl_1475_a1 : std_logic;
SIGNAL inst_aI3_aadd_627_a1 : std_logic;
SIGNAL inst_aI3_aMux_758_rtl_937_rtl_1474_a0 : std_logic;
SIGNAL inst_aI3_ai_a5 : std_logic;
SIGNAL inst_aI3_aMux_758_rtl_937_rtl_1474_a1 : std_logic;
SIGNAL inst_aI3_aMux_758_rtl_937_rtl_1471_a0 : std_logic;
SIGNAL rtl_a5199 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a1_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a1_a : std_logic;
SIGNAL rtl_a5857 : std_logic;
SIGNAL rtl_a1244 : std_logic;
SIGNAL rtl_a5204 : std_logic;
SIGNAL inst_aI3_aMux_758_rtl_937_rtl_1471_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a1_a_a757 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a1_a_a13268 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a1_a : std_logic;
SIGNAL inst_aI4_aiinc_i_a1_a : std_logic;
SIGNAL inst_aI4_aiinc_x_a1_a_a11 : std_logic;
SIGNAL inst_aI4_aiinc_c_a1_a : std_logic;
SIGNAL inst_aI4_aadd_430_a1 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a418 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a103 : std_logic;
SIGNAL inst_aI4_aadd_430_rtl_3517_a412 : std_logic;
SIGNAL inst_aI4_aireg_i_a1_a : std_logic;
SIGNAL inst_aI4_aireg_c_a1_a : std_logic;
SIGNAL inst_aI5_adaddr_c_a1_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a1_a_a316 : std_logic;
SIGNAL inst_aI5_ai_a104 : std_logic;
SIGNAL inst4_aaltsyncram_component_aq_a_a0_a : std_logic;
SIGNAL inst_aI3_adata_x_a0_a_a744 : std_logic;
SIGNAL inst_aI3_adata_x_a0_a_a743 : std_logic;
SIGNAL inst_aI3_adata_x_a0_a_a747 : std_logic;
SIGNAL inst_aI3_adata_x_a0_a_a10816 : std_logic;
SIGNAL inst_aI3_adata_x_a0_a_a400 : std_logic;
SIGNAL inst_aI3_aadd_627_a0 : std_logic;
SIGNAL inst_aI3_aadd_668_a1 : std_logic;
SIGNAL rtl_a5221 : std_logic;
SIGNAL rtl_a5226 : std_logic;
SIGNAL inst_aI3_aMux_759_rtl_943_rtl_1481_a0 : std_logic;
SIGNAL inst_aI3_ai_a68 : std_logic;
SIGNAL inst_aI3_aMux_759_rtl_943_rtl_1485_a0 : std_logic;
SIGNAL inst_aI3_ashift_left_685_a129 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a276 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a0 : std_logic;
SIGNAL inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a1 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a282 : std_logic;
SIGNAL inst_aI3_ashift_right_689_a128 : std_logic;
SIGNAL inst_aI3_aMux_759_rtl_943_rtl_1485_a1 : std_logic;
SIGNAL rtl_a5210 : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a0_a : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a0_a : std_logic;
SIGNAL rtl_a5877 : std_logic;
SIGNAL rtl_a1246 : std_logic;
SIGNAL rtl_a5215 : std_logic;
SIGNAL inst_aI3_aMux_759_rtl_943_rtl_1481_a1 : std_logic;
SIGNAL inst_aI3_aMux_460_rtl_940_rtl_1478_a9 : std_logic;
SIGNAL rtl_a2237 : std_logic;
SIGNAL inst_aI3_amult_677_aauto_generated_aresult_a32_a : std_logic;
SIGNAL inst_aI3_amult_681_aauto_generated_aresult_a32_a : std_logic;
SIGNAL rtl_a5887 : std_logic;
SIGNAL rtl_a1245 : std_logic;
SIGNAL inst_aI3_aacc_c_a1_a_a0_a : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a0_a_a285 : std_logic;
SIGNAL inst_aI3_aacc_a1_a_a0_a_a284 : std_logic;
SIGNAL rtl_a2234 : std_logic;
SIGNAL inst_aI3_aMux_460_rtl_940_rtl_1476_a0 : std_logic;
SIGNAL inst_aI3_aMux_460_rtl_940_rtl_1476_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a0_a_a430 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a0_a_a767 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a0_a_a768 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a0_a_a13278 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a0_a : std_logic;
SIGNAL rtl_a5247 : std_logic;
SIGNAL rtl_a5252 : std_logic;
SIGNAL inst_aI3_aMux_428_rtl_958_rtl_1489_a0 : std_logic;
SIGNAL inst_aI3_aMux_428_rtl_958_rtl_1489_a1 : std_logic;
SIGNAL inst_aI3_aadd_668_a32COUT0 : std_logic;
SIGNAL inst_aI3_aadd_668_a32COUT1 : std_logic;
SIGNAL inst_aI3_aadd_668_a33 : std_logic;
SIGNAL inst_aI3_aadd_627_a31COUT0 : std_logic;
SIGNAL inst_aI3_aadd_627_a31COUT1 : std_logic;
SIGNAL inst_aI3_aadd_627_a32 : std_logic;
SIGNAL rtl_a5237 : std_logic;
SIGNAL inst_aI3_aMux_727_rtl_961_rtl_1494_a0 : std_logic;
SIGNAL rtl_a326 : std_logic;
SIGNAL rtl_a3376 : std_logic;
SIGNAL inst_aI3_aMux_727_rtl_961_rtl_1494_a1 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a32_a_a802 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a32_a_a812 : std_logic;
SIGNAL inst_aI3_aacc_i_a0_a_a32_a : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a32_a_a785 : std_logic;
SIGNAL inst_aI3_aacc_a0_a_a32_a_a811 : std_logic;
SIGNAL inst_aI3_aacc_c_a0_a_a32_a : std_logic;
SIGNAL inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3 : std_logic;
SIGNAL rtl_a25000 : std_logic;
SIGNAL rtl_a25291 : std_logic;
SIGNAL rtl_a1168 : std_logic;
SIGNAL rtl_a965 : std_logic;
SIGNAL rtl_a1389 : std_logic;
SIGNAL inst_aI3_aacc_c_a2_a_a32_a : std_logic;
SIGNAL rtl_a1180 : std_logic;
SIGNAL rtl_a25019 : std_logic;
SIGNAL rtl_a24990 : std_logic;
SIGNAL rtl_a24994 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a139 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a214 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a185 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a160 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a268 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a122 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a95 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a100 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a109 : std_logic;
SIGNAL inst_aI3_areduce_nor_424_a263 : std_logic;
SIGNAL rtl_a25025 : std_logic;
SIGNAL rtl_a3229 : std_logic;
SIGNAL inst_aI3_ai_a199 : std_logic;
SIGNAL inst_aI2_areduce_nor_186 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a1_a_a201 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a1_a_a38 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a1_a_a210 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a1_a_a42 : std_logic;
SIGNAL rtl_a5937 : std_logic;
SIGNAL inst_aI1_aMux_715_rtl_1912_a0 : std_logic;
SIGNAL rtl_a1251 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a4_a : std_logic;
SIGNAL rtl_a6537 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a4_a : std_logic;
SIGNAL rtl_a6437 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a4_a : std_logic;
SIGNAL rtl_a6337 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a4_a : std_logic;
SIGNAL rtl_a6237 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a4_a : std_logic;
SIGNAL rtl_a6137 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a4_a : std_logic;
SIGNAL rtl_a6037 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a4_a : std_logic;
SIGNAL inst_aI1_aMux_715_rtl_1912_a1 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a4_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a4_a_a336 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a4_a_a149 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a8_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a3_a_a251 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a3_a_a390 : std_logic;
SIGNAL inst_aI1_apc_a3_a : std_logic;
SIGNAL inst_aI1_aadd_474_a3 : std_logic;
SIGNAL rtl_a5927 : std_logic;
SIGNAL rtl_a1250 : std_logic;
SIGNAL inst_aI1_aMux_716_rtl_1909_a0 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a3_a : std_logic;
SIGNAL rtl_a6527 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a3_a : std_logic;
SIGNAL rtl_a6427 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a3_a : std_logic;
SIGNAL rtl_a6327 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a3_a : std_logic;
SIGNAL rtl_a6227 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a3_a : std_logic;
SIGNAL rtl_a6127 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a3_a : std_logic;
SIGNAL rtl_a6027 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a3_a : std_logic;
SIGNAL inst_aI1_aMux_716_rtl_1909_a1 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a3_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a3_a_a327 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a3_a_a139 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a7_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a2_a_a234 : std_logic;
SIGNAL inst_aI1_aiaddr_x_a2_a_a246 : std_logic;
SIGNAL inst_aI1_apc_a2_a : std_logic;
SIGNAL inst_aI1_aadd_474_a2 : std_logic;
SIGNAL rtl_a5917 : std_logic;
SIGNAL rtl_a1249 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a2_a : std_logic;
SIGNAL rtl_a6517 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a2_a : std_logic;
SIGNAL rtl_a6417 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a2_a : std_logic;
SIGNAL rtl_a6317 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a2_a : std_logic;
SIGNAL rtl_a6217 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a2_a : std_logic;
SIGNAL rtl_a6117 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a2_a : std_logic;
SIGNAL rtl_a6017 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a2_a : std_logic;
SIGNAL inst_aI1_aMux_717_rtl_1906_a0 : std_logic;
SIGNAL inst_aI1_aMux_717_rtl_1906_a1 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a2_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a2_a_a250 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a1_a : std_logic;
SIGNAL inst_aI2_aTD_x_a4_a_a10 : std_logic;
SIGNAL inst_aI2_aMux_122_a0 : std_logic;
SIGNAL inst_aI2_aTD_c_a4_a : std_logic;
SIGNAL inst_aI2_aTC_c_a1_a : std_logic;
SIGNAL inst_aI2_ai_a396 : std_logic;
SIGNAL inst_aI2_aC_store_x_a38 : std_logic;
SIGNAL inst_aI2_ai_a13 : std_logic;
SIGNAL inst_aI2_areduce_nor_180 : std_logic;
SIGNAL inst_aI2_ai_a377 : std_logic;
SIGNAL inst_aI2_ai_a436 : std_logic;
SIGNAL inst_aI2_ai_a162 : std_logic;
SIGNAL rtl_a966 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a1_a : std_logic;
SIGNAL rtl_a6507 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a1_a : std_logic;
SIGNAL rtl_a6407 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a1_a : std_logic;
SIGNAL rtl_a6307 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a1_a : std_logic;
SIGNAL rtl_a6207 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a1_a : std_logic;
SIGNAL rtl_a6107 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a1_a : std_logic;
SIGNAL rtl_a6007 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a1_a : std_logic;
SIGNAL rtl_a1248 : std_logic;
SIGNAL inst_aI1_aMux_718_rtl_1903_a0 : std_logic;
SIGNAL inst_aI1_aMux_718_rtl_1903_a1 : std_logic;
SIGNAL rtl_a5907 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a1_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a1_a_a233 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a5_a : std_logic;
SIGNAL inst_aI2_aTC_x_a0_a_a213 : std_logic;
SIGNAL inst_aI2_aTC_x_a0_a_a226 : std_logic;
SIGNAL inst_aI2_aTC_x_a2_a_a200 : std_logic;
SIGNAL inst_aI2_aTC_x_a0_a_a219 : std_logic;
SIGNAL inst_aI2_aTC_x_a0_a_a125 : std_logic;
SIGNAL inst_aI2_aint_stop_x_a10 : std_logic;
SIGNAL inst_aI2_aS_c_a9 : std_logic;
SIGNAL inst_aI2_ai_a409 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a2_a_a190 : std_logic;
SIGNAL inst_aI2_apc_mux_x_a2_a_a27 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a7_a_a0_a : std_logic;
SIGNAL rtl_a6497 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a6_a_a0_a : std_logic;
SIGNAL rtl_a6397 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a5_a_a0_a : std_logic;
SIGNAL rtl_a6297 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a4_a_a0_a : std_logic;
SIGNAL rtl_a6197 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a3_a_a0_a : std_logic;
SIGNAL rtl_a6097 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a2_a_a0_a : std_logic;
SIGNAL rtl_a5997 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a1_a_a0_a : std_logic;
SIGNAL rtl_a1247 : std_logic;
SIGNAL inst_aI1_aMux_719_rtl_1900_a0 : std_logic;
SIGNAL inst_aI1_aMux_719_rtl_1900_a1 : std_logic;
SIGNAL rtl_a5897 : std_logic;
SIGNAL inst_aI1_astack_addrs_c_a0_a_a0_a : std_logic;
SIGNAL inst_aI1_aiaddr_x_a0_a_a216 : std_logic;
SIGNAL inst3_aaltsyncram_component_aq_a_a3_a : std_logic;
SIGNAL inst_aI2_aTC_x_a2_a_a233 : std_logic;
SIGNAL inst_aI2_aTC_x_a2_a_a107 : std_logic;
SIGNAL inst_aI2_aC_store_x_a0 : std_logic;
SIGNAL inst_aI2_andwe_x_a61 : std_logic;
SIGNAL inst_aI4_ai_a2406 : std_logic;
SIGNAL inst_aI5_andwe_c : std_logic;
SIGNAL inst_aI5_adaddr_c_a26_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a26_a_a141 : std_logic;
SIGNAL inst_aI5_ai_a29 : std_logic;
SIGNAL inst_aI5_adaddr_c_a25_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a25_a_a148 : std_logic;
SIGNAL inst_aI5_ai_a32 : std_logic;
SIGNAL inst_aI4_adaddr_x_a24_a_a155 : std_logic;
SIGNAL inst_aI5_adaddr_c_a24_a : std_logic;
SIGNAL inst_aI5_ai_a35 : std_logic;
SIGNAL inst_aI4_adaddr_x_a23_a_a162 : std_logic;
SIGNAL inst_aI5_adaddr_c_a23_a : std_logic;
SIGNAL inst_aI5_ai_a38 : std_logic;
SIGNAL inst_aI4_adaddr_x_a22_a_a169 : std_logic;
SIGNAL inst_aI5_adaddr_c_a22_a : std_logic;
SIGNAL inst_aI5_ai_a41 : std_logic;
SIGNAL inst_aI5_adaddr_c_a21_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a21_a_a176 : std_logic;
SIGNAL inst_aI5_ai_a44 : std_logic;
SIGNAL inst_aI5_adaddr_c_a20_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a20_a_a183 : std_logic;
SIGNAL inst_aI5_ai_a47 : std_logic;
SIGNAL inst_aI5_adaddr_c_a19_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a19_a_a190 : std_logic;
SIGNAL inst_aI5_ai_a50 : std_logic;
SIGNAL inst_aI5_adaddr_c_a18_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a18_a_a197 : std_logic;
SIGNAL inst_aI5_ai_a53 : std_logic;
SIGNAL inst_aI5_adaddr_c_a17_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a17_a_a204 : std_logic;
SIGNAL inst_aI5_ai_a56 : std_logic;
SIGNAL inst_aI4_adaddr_x_a16_a_a211 : std_logic;
SIGNAL inst_aI5_adaddr_c_a16_a : std_logic;
SIGNAL inst_aI5_ai_a59 : std_logic;
SIGNAL inst_aI5_adaddr_c_a15_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a15_a_a218 : std_logic;
SIGNAL inst_aI5_ai_a62 : std_logic;
SIGNAL inst_aI5_adaddr_c_a14_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a14_a_a225 : std_logic;
SIGNAL inst_aI5_ai_a65 : std_logic;
SIGNAL inst_aI5_adaddr_c_a13_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a13_a_a232 : std_logic;
SIGNAL inst_aI5_ai_a68 : std_logic;
SIGNAL inst_aI4_adaddr_x_a12_a_a239 : std_logic;
SIGNAL inst_aI5_adaddr_c_a12_a : std_logic;
SIGNAL inst_aI5_ai_a71 : std_logic;
SIGNAL inst_aI5_adaddr_c_a11_a : std_logic;
SIGNAL inst_aI4_adaddr_x_a11_a_a246 : std_logic;
SIGNAL inst_aI5_ai_a74 : std_logic;
SIGNAL inst_aI4_adaddr_x_a10_a_a253 : std_logic;
SIGNAL inst_aI5_adaddr_c_a10_a : std_logic;
SIGNAL inst_aI5_ai_a77 : std_logic;
SIGNAL NOT_inst_aI5_andwe_c : std_logic;
SIGNAL NOT_NRESET_IN_acombout : std_logic;

BEGIN

ww_NRESET_IN <= NRESET_IN;
ww_CLK_IN <= CLK_IN;
ww_INT_IN <= INT_IN;
CPU_NDWE_OUT <= ww_CPU_NDWE_OUT;
CPU_DADDR_OUT <= ww_CPU_DADDR_OUT;
CPU_DATA_OUT <= ww_CPU_DATA_OUT;

ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataa <= (inst_aI3_aacc_c_a0_a_a13_a & inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_aacc_c_a0_a_a11_a & inst_aI3_aacc_c_a0_a_a10_a & inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_aacc_c_a0_a_a8_a & 
inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_aacc_c_a0_a_a6_a & inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_aacc_c_a0_a_a4_a & inst_aI3_aacc_c_a0_a_a3_a & inst_aI3_aacc_c_a0_a_a2_a & inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_aacc_c_a0_a_a0_a & gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_datab <= (inst_aI3_adata_x_a13_a_a1057 & inst_aI3_adata_x_a12_a_a1077 & inst_aI3_adata_x_a11_a_a1097 & inst_aI3_adata_x_a10_a_a1117 & inst_aI3_adata_x_a9_a_a1137 & inst_aI3_adata_x_a8_a_a1157 & 
inst_aI3_adata_x_a7_a_a1177 & inst_aI3_adata_x_a6_a_a737 & inst_aI3_adata_x_a5_a_a717 & inst_aI3_adata_x_a4_a_a697 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_adata_x_a0_a_a400 & gnd & gnd & gnd & 
gnd);

inst_aI3_amult_681_aauto_generated_amac_mult1 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(0);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT1 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(1);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT2 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(2);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT3 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(3);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT4 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(4);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT5 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(5);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT6 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(6);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT7 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(7);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT8 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(8);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT9 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(9);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT10 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(10);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT11 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(11);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT12 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(12);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT13 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(13);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT14 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(14);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT15 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(15);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT16 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(16);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT17 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(17);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT18 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(18);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT19 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(19);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT20 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(20);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT21 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(21);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT22 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(22);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT23 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(23);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT24 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(24);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT25 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(25);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT26 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(26);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT27 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(27);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT28 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(28);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT29 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(29);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT30 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(30);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT31 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(31);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT32 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(32);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT33 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(33);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT34 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(34);
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT35 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout(35);

ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataa <= (inst_aI3_aacc_c_a0_a_a31_a & inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_aacc_c_a0_a_a29_a & inst_aI3_aacc_c_a0_a_a28_a & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_aacc_c_a0_a_a26_a & 
inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_aacc_c_a0_a_a24_a & inst_aI3_aacc_c_a0_a_a23_a & inst_aI3_aacc_c_a0_a_a22_a & inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_aacc_c_a0_a_a20_a & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_aacc_c_a0_a_a18_a & 
inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_aacc_c_a0_a_a16_a & inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_aacc_c_a0_a_a14_a);

ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_datab <= (inst_aI3_adata_x_a31_a_a2 & inst_aI3_adata_x_a30_a_a26 & inst_aI3_adata_x_a29_a_a29 & inst_aI3_adata_x_a28_a_a32 & inst_aI3_adata_x_a27_a_a35 & inst_aI3_adata_x_a26_a_a797 & 
inst_aI3_adata_x_a25_a_a817 & inst_aI3_adata_x_a24_a_a837 & inst_aI3_adata_x_a23_a_a857 & inst_aI3_adata_x_a22_a_a877 & inst_aI3_adata_x_a21_a_a897 & inst_aI3_adata_x_a20_a_a917 & inst_aI3_adata_x_a19_a_a937 & inst_aI3_adata_x_a18_a_a957 & 
inst_aI3_adata_x_a17_a_a977 & inst_aI3_adata_x_a16_a_a997 & inst_aI3_adata_x_a15_a_a1017 & inst_aI3_adata_x_a14_a_a1037);

inst_aI3_amult_681_aauto_generated_amac_mult2 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(0);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT1 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(1);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT2 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(2);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT3 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(3);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT4 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(4);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT5 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(5);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT6 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(6);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT7 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(7);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT8 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(8);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT9 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(9);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT10 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(10);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT11 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(11);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT12 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(12);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT13 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(13);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT14 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(14);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT15 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(15);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT16 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(16);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT17 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(17);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT18 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(18);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT19 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(19);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT20 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(20);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT21 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(21);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT22 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(22);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT23 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(23);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT24 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(24);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT25 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(25);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT26 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(26);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT27 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(27);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT28 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(28);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT29 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(29);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT30 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(30);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT31 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(31);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT32 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(32);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT33 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(33);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT34 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(34);
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT35 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout(35);

ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataa <= (inst_aI3_aacc_c_a0_a_a31_a & inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_aacc_c_a0_a_a29_a & inst_aI3_aacc_c_a0_a_a28_a & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_aacc_c_a0_a_a26_a & 
inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_aacc_c_a0_a_a24_a & inst_aI3_aacc_c_a0_a_a23_a & inst_aI3_aacc_c_a0_a_a22_a & inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_aacc_c_a0_a_a20_a & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_aacc_c_a0_a_a18_a & 
inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_aacc_c_a0_a_a16_a & inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_aacc_c_a0_a_a14_a);

ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_datab <= (inst_aI3_adata_x_a13_a_a1057 & inst_aI3_adata_x_a12_a_a1077 & inst_aI3_adata_x_a11_a_a1097 & inst_aI3_adata_x_a10_a_a1117 & inst_aI3_adata_x_a9_a_a1137 & inst_aI3_adata_x_a8_a_a1157 & 
inst_aI3_adata_x_a7_a_a1177 & inst_aI3_adata_x_a6_a_a737 & inst_aI3_adata_x_a5_a_a717 & inst_aI3_adata_x_a4_a_a697 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_adata_x_a0_a_a400 & gnd & gnd & gnd & 
gnd);

inst_aI3_amult_681_aauto_generated_amac_mult3 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(0);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT1 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(1);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT2 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(2);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT3 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(3);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT4 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(4);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT5 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(5);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT6 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(6);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT7 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(7);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT8 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(8);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT9 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(9);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT10 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(10);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT11 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(11);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT12 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(12);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT13 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(13);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT14 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(14);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT15 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(15);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT16 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(16);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT17 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(17);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT18 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(18);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT19 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(19);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT20 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(20);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT21 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(21);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT22 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(22);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT23 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(23);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT24 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(24);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT25 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(25);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT26 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(26);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT27 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(27);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT28 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(28);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT29 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(29);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT30 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(30);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT31 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(31);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT32 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(32);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT33 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(33);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT34 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(34);
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT35 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout(35);

ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataa <= (inst_aI3_aacc_c_a0_a_a13_a & inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_aacc_c_a0_a_a11_a & inst_aI3_aacc_c_a0_a_a10_a & inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_aacc_c_a0_a_a8_a & 
inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_aacc_c_a0_a_a6_a & inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_aacc_c_a0_a_a4_a & inst_aI3_aacc_c_a0_a_a3_a & inst_aI3_aacc_c_a0_a_a2_a & inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_aacc_c_a0_a_a0_a & gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_datab <= (inst_aI3_adata_x_a31_a_a2 & inst_aI3_adata_x_a30_a_a26 & inst_aI3_adata_x_a29_a_a29 & inst_aI3_adata_x_a28_a_a32 & inst_aI3_adata_x_a27_a_a35 & inst_aI3_adata_x_a26_a_a797 & 
inst_aI3_adata_x_a25_a_a817 & inst_aI3_adata_x_a24_a_a837 & inst_aI3_adata_x_a23_a_a857 & inst_aI3_adata_x_a22_a_a877 & inst_aI3_adata_x_a21_a_a897 & inst_aI3_adata_x_a20_a_a917 & inst_aI3_adata_x_a19_a_a937 & inst_aI3_adata_x_a18_a_a957 & 
inst_aI3_adata_x_a17_a_a977 & inst_aI3_adata_x_a16_a_a997 & inst_aI3_adata_x_a15_a_a1017 & inst_aI3_adata_x_a14_a_a1037);

inst_aI3_amult_681_aauto_generated_amac_mult4 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(0);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT1 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(1);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT2 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(2);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT3 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(3);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT4 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(4);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT5 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(5);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT6 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(6);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT7 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(7);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT8 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(8);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT9 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(9);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT10 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(10);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT11 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(11);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT12 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(12);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT13 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(13);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT14 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(14);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT15 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(15);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT16 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(16);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT17 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(17);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT18 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(18);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT19 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(19);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT20 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(20);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT21 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(21);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT22 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(22);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT23 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(23);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT24 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(24);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT25 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(25);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT26 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(26);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT27 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(27);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT28 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(28);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT29 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(29);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT30 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(30);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT31 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(31);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT32 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(32);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT33 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(33);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT34 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(34);
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT35 <= ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout(35);

ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataa <= (inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT35 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT34 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT33 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT32 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT31 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT30 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT29 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT28 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT27 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT26 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT25 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT24 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT23 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT22 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT21 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT20 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT19 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT18 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT17 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT16 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT15 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT14 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT13 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT12 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT11 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT10 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT9 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT8 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT7 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT6 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT5 & 
inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT4 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT3 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT2 & inst_aI3_amult_681_aauto_generated_amac_mult1_aDATAOUT1 & 
inst_aI3_amult_681_aauto_generated_amac_mult1);

ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datab <= (inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT35 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT34 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT33 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT32 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT31 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT30 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT29 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT28 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT27 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT26 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT25 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT24 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT23 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT22 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT21 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT20 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT19 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT18 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT17 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT16 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT15 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT14 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT13 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT12 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT11 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT10 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT9 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT8 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT7 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT6 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT5 & 
inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT4 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT3 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT2 & inst_aI3_amult_681_aauto_generated_amac_mult2_aDATAOUT1 & 
inst_aI3_amult_681_aauto_generated_amac_mult2);

ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datac <= (inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT35 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT34 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT33 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT32 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT31 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT30 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT29 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT28 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT27 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT26 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT25 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT24 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT23 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT22 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT21 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT20 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT19 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT18 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT17 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT16 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT15 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT14 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT13 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT12 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT11 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT10 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT9 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT8 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT7 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT6 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT5 & 
inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT4 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT3 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT2 & inst_aI3_amult_681_aauto_generated_amac_mult3_aDATAOUT1 & 
inst_aI3_amult_681_aauto_generated_amac_mult3);

ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datad <= (inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT35 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT34 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT33 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT32 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT31 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT30 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT29 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT28 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT27 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT26 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT25 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT24 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT23 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT22 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT21 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT20 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT19 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT18 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT17 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT16 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT15 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT14 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT13 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT12 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT11 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT10 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT9 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT8 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT7 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT6 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT5 & 
inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT4 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT3 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT2 & inst_aI3_amult_681_aauto_generated_amac_mult4_aDATAOUT1 & 
inst_aI3_amult_681_aauto_generated_amac_mult4);

inst_aI3_amult_681_aauto_generated_amac_out5 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(0);
inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT1 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(1);
inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT2 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(2);
inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT3 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(3);
inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT4 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(4);
inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT5 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(5);
inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT6 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(6);
inst_aI3_amult_681_aauto_generated_amac_out5_aDATAOUT7 <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(7);
inst_aI3_amult_681_aauto_generated_aresult_a0_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(8);
inst_aI3_amult_681_aauto_generated_aresult_a1_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(9);
inst_aI3_amult_681_aauto_generated_aresult_a2_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(10);
inst_aI3_amult_681_aauto_generated_aresult_a3_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(11);
inst_aI3_amult_681_aauto_generated_aresult_a4_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(12);
inst_aI3_amult_681_aauto_generated_aresult_a5_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(13);
inst_aI3_amult_681_aauto_generated_aresult_a6_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(14);
inst_aI3_amult_681_aauto_generated_aresult_a7_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(15);
inst_aI3_amult_681_aauto_generated_aresult_a8_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(16);
inst_aI3_amult_681_aauto_generated_aresult_a9_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(17);
inst_aI3_amult_681_aauto_generated_aresult_a10_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(18);
inst_aI3_amult_681_aauto_generated_aresult_a11_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(19);
inst_aI3_amult_681_aauto_generated_aresult_a12_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(20);
inst_aI3_amult_681_aauto_generated_aresult_a13_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(21);
inst_aI3_amult_681_aauto_generated_aresult_a14_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(22);
inst_aI3_amult_681_aauto_generated_aresult_a15_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(23);
inst_aI3_amult_681_aauto_generated_aresult_a16_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(24);
inst_aI3_amult_681_aauto_generated_aresult_a17_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(25);
inst_aI3_amult_681_aauto_generated_aresult_a18_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(26);
inst_aI3_amult_681_aauto_generated_aresult_a19_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(27);
inst_aI3_amult_681_aauto_generated_aresult_a20_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(28);
inst_aI3_amult_681_aauto_generated_aresult_a21_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(29);
inst_aI3_amult_681_aauto_generated_aresult_a22_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(30);
inst_aI3_amult_681_aauto_generated_aresult_a23_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(31);
inst_aI3_amult_681_aauto_generated_aresult_a24_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(32);
inst_aI3_amult_681_aauto_generated_aresult_a25_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(33);
inst_aI3_amult_681_aauto_generated_aresult_a26_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(34);
inst_aI3_amult_681_aauto_generated_aresult_a27_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(35);
inst_aI3_amult_681_aauto_generated_aresult_a28_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(36);
inst_aI3_amult_681_aauto_generated_aresult_a29_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(37);
inst_aI3_amult_681_aauto_generated_aresult_a30_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(38);
inst_aI3_amult_681_aauto_generated_aresult_a31_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(39);
inst_aI3_amult_681_aauto_generated_aresult_a32_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(40);
inst_aI3_amult_681_aauto_generated_aresult_a33_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(41);
inst_aI3_amult_681_aauto_generated_aresult_a34_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(42);
inst_aI3_amult_681_aauto_generated_aresult_a35_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(43);
inst_aI3_amult_681_aauto_generated_aresult_a36_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(44);
inst_aI3_amult_681_aauto_generated_aresult_a37_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(45);
inst_aI3_amult_681_aauto_generated_aresult_a38_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(46);
inst_aI3_amult_681_aauto_generated_aresult_a39_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(47);
inst_aI3_amult_681_aauto_generated_aresult_a40_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(48);
inst_aI3_amult_681_aauto_generated_aresult_a41_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(49);
inst_aI3_amult_681_aauto_generated_aresult_a42_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(50);
inst_aI3_amult_681_aauto_generated_aresult_a43_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(51);
inst_aI3_amult_681_aauto_generated_aresult_a44_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(52);
inst_aI3_amult_681_aauto_generated_aresult_a45_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(53);
inst_aI3_amult_681_aauto_generated_aresult_a46_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(54);
inst_aI3_amult_681_aauto_generated_aresult_a47_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(55);
inst_aI3_amult_681_aauto_generated_aresult_a48_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(56);
inst_aI3_amult_681_aauto_generated_aresult_a49_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(57);
inst_aI3_amult_681_aauto_generated_aresult_a50_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(58);
inst_aI3_amult_681_aauto_generated_aresult_a51_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(59);
inst_aI3_amult_681_aauto_generated_aresult_a52_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(60);
inst_aI3_amult_681_aauto_generated_aresult_a53_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(61);
inst_aI3_amult_681_aauto_generated_aresult_a54_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(62);
inst_aI3_amult_681_aauto_generated_aresult_a55_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(63);
inst_aI3_amult_681_aauto_generated_aresult_a56_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(64);
inst_aI3_amult_681_aauto_generated_aresult_a57_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(65);
inst_aI3_amult_681_aauto_generated_aresult_a58_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(66);
inst_aI3_amult_681_aauto_generated_aresult_a59_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(67);
inst_aI3_amult_681_aauto_generated_aresult_a60_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(68);
inst_aI3_amult_681_aauto_generated_aresult_a61_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(69);
inst_aI3_amult_681_aauto_generated_aresult_a62_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(70);
inst_aI3_amult_681_aauto_generated_aresult_a63_a <= ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout(71);

ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataa <= (inst_aI3_aacc_c_a0_a_a13_a & inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_aacc_c_a0_a_a11_a & inst_aI3_aacc_c_a0_a_a10_a & inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_aacc_c_a0_a_a8_a & 
inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_aacc_c_a0_a_a6_a & inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_aacc_c_a0_a_a4_a & inst_aI3_aacc_c_a0_a_a3_a & inst_aI3_aacc_c_a0_a_a2_a & inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_aacc_c_a0_a_a0_a & gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_datab <= (inst_aI3_adata_x_a13_a_a1057 & inst_aI3_adata_x_a12_a_a1077 & inst_aI3_adata_x_a11_a_a1097 & inst_aI3_adata_x_a10_a_a1117 & inst_aI3_adata_x_a9_a_a1137 & inst_aI3_adata_x_a8_a_a1157 & 
inst_aI3_adata_x_a7_a_a1177 & inst_aI3_adata_x_a6_a_a737 & inst_aI3_adata_x_a5_a_a717 & inst_aI3_adata_x_a4_a_a697 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_adata_x_a0_a_a400 & gnd & gnd & gnd & 
gnd);

inst_aI3_amult_677_aauto_generated_amac_mult1 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(0);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT1 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(1);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT2 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(2);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT3 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(3);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT4 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(4);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT5 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(5);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT6 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(6);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT7 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(7);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT8 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(8);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT9 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(9);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT10 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(10);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT11 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(11);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT12 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(12);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT13 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(13);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT14 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(14);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT15 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(15);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT16 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(16);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT17 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(17);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT18 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(18);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT19 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(19);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT20 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(20);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT21 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(21);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT22 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(22);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT23 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(23);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT24 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(24);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT25 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(25);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT26 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(26);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT27 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(27);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT28 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(28);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT29 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(29);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT30 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(30);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT31 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(31);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT32 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(32);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT33 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(33);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT34 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(34);
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT35 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout(35);

ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataa <= (inst_aI3_aacc_c_a0_a_a31_a & inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_aacc_c_a0_a_a29_a & inst_aI3_aacc_c_a0_a_a28_a & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_aacc_c_a0_a_a26_a & 
inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_aacc_c_a0_a_a24_a & inst_aI3_aacc_c_a0_a_a23_a & inst_aI3_aacc_c_a0_a_a22_a & inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_aacc_c_a0_a_a20_a & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_aacc_c_a0_a_a18_a & 
inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_aacc_c_a0_a_a16_a & inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_aacc_c_a0_a_a14_a);

ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_datab <= (inst_aI3_adata_x_a31_a_a2 & inst_aI3_adata_x_a30_a_a26 & inst_aI3_adata_x_a29_a_a29 & inst_aI3_adata_x_a28_a_a32 & inst_aI3_adata_x_a27_a_a35 & inst_aI3_adata_x_a26_a_a797 & 
inst_aI3_adata_x_a25_a_a817 & inst_aI3_adata_x_a24_a_a837 & inst_aI3_adata_x_a23_a_a857 & inst_aI3_adata_x_a22_a_a877 & inst_aI3_adata_x_a21_a_a897 & inst_aI3_adata_x_a20_a_a917 & inst_aI3_adata_x_a19_a_a937 & inst_aI3_adata_x_a18_a_a957 & 
inst_aI3_adata_x_a17_a_a977 & inst_aI3_adata_x_a16_a_a997 & inst_aI3_adata_x_a15_a_a1017 & inst_aI3_adata_x_a14_a_a1037);

inst_aI3_amult_677_aauto_generated_amac_mult2 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(0);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT1 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(1);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT2 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(2);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT3 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(3);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT4 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(4);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT5 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(5);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT6 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(6);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT7 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(7);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT8 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(8);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT9 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(9);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT10 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(10);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT11 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(11);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT12 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(12);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT13 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(13);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT14 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(14);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT15 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(15);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT16 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(16);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT17 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(17);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT18 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(18);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT19 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(19);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT20 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(20);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT21 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(21);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT22 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(22);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT23 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(23);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT24 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(24);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT25 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(25);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT26 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(26);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT27 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(27);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT28 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(28);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT29 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(29);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT30 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(30);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT31 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(31);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT32 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(32);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT33 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(33);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT34 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(34);
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT35 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout(35);

ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataa <= (inst_aI3_aacc_c_a0_a_a31_a & inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_aacc_c_a0_a_a29_a & inst_aI3_aacc_c_a0_a_a28_a & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_aacc_c_a0_a_a26_a & 
inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_aacc_c_a0_a_a24_a & inst_aI3_aacc_c_a0_a_a23_a & inst_aI3_aacc_c_a0_a_a22_a & inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_aacc_c_a0_a_a20_a & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_aacc_c_a0_a_a18_a & 
inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_aacc_c_a0_a_a16_a & inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_aacc_c_a0_a_a14_a);

ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_datab <= (inst_aI3_adata_x_a13_a_a1057 & inst_aI3_adata_x_a12_a_a1077 & inst_aI3_adata_x_a11_a_a1097 & inst_aI3_adata_x_a10_a_a1117 & inst_aI3_adata_x_a9_a_a1137 & inst_aI3_adata_x_a8_a_a1157 & 
inst_aI3_adata_x_a7_a_a1177 & inst_aI3_adata_x_a6_a_a737 & inst_aI3_adata_x_a5_a_a717 & inst_aI3_adata_x_a4_a_a697 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_adata_x_a0_a_a400 & gnd & gnd & gnd & 
gnd);

inst_aI3_amult_677_aauto_generated_amac_mult3 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(0);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT1 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(1);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT2 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(2);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT3 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(3);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT4 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(4);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT5 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(5);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT6 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(6);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT7 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(7);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT8 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(8);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT9 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(9);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT10 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(10);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT11 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(11);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT12 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(12);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT13 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(13);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT14 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(14);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT15 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(15);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT16 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(16);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT17 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(17);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT18 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(18);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT19 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(19);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT20 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(20);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT21 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(21);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT22 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(22);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT23 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(23);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT24 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(24);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT25 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(25);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT26 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(26);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT27 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(27);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT28 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(28);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT29 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(29);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT30 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(30);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT31 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(31);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT32 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(32);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT33 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(33);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT34 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(34);
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT35 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout(35);

ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataa <= (inst_aI3_aacc_c_a0_a_a13_a & inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_aacc_c_a0_a_a11_a & inst_aI3_aacc_c_a0_a_a10_a & inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_aacc_c_a0_a_a8_a & 
inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_aacc_c_a0_a_a6_a & inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_aacc_c_a0_a_a4_a & inst_aI3_aacc_c_a0_a_a3_a & inst_aI3_aacc_c_a0_a_a2_a & inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_aacc_c_a0_a_a0_a & gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_datab <= (inst_aI3_adata_x_a31_a_a2 & inst_aI3_adata_x_a30_a_a26 & inst_aI3_adata_x_a29_a_a29 & inst_aI3_adata_x_a28_a_a32 & inst_aI3_adata_x_a27_a_a35 & inst_aI3_adata_x_a26_a_a797 & 
inst_aI3_adata_x_a25_a_a817 & inst_aI3_adata_x_a24_a_a837 & inst_aI3_adata_x_a23_a_a857 & inst_aI3_adata_x_a22_a_a877 & inst_aI3_adata_x_a21_a_a897 & inst_aI3_adata_x_a20_a_a917 & inst_aI3_adata_x_a19_a_a937 & inst_aI3_adata_x_a18_a_a957 & 
inst_aI3_adata_x_a17_a_a977 & inst_aI3_adata_x_a16_a_a997 & inst_aI3_adata_x_a15_a_a1017 & inst_aI3_adata_x_a14_a_a1037);

inst_aI3_amult_677_aauto_generated_amac_mult4 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(0);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT1 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(1);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT2 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(2);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT3 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(3);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT4 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(4);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT5 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(5);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT6 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(6);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT7 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(7);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT8 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(8);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT9 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(9);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT10 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(10);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT11 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(11);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT12 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(12);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT13 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(13);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT14 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(14);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT15 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(15);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT16 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(16);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT17 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(17);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT18 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(18);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT19 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(19);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT20 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(20);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT21 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(21);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT22 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(22);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT23 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(23);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT24 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(24);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT25 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(25);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT26 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(26);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT27 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(27);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT28 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(28);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT29 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(29);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT30 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(30);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT31 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(31);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT32 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(32);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT33 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(33);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT34 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(34);
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT35 <= ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout(35);

ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_aclr <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_clk <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_ena <= (gnd & gnd & gnd & gnd);

ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataa <= (inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT35 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT34 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT33 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT32 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT31 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT30 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT29 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT28 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT27 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT26 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT25 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT24 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT23 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT22 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT21 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT20 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT19 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT18 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT17 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT16 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT15 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT14 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT13 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT12 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT11 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT10 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT9 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT8 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT7 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT6 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT5 & 
inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT4 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT3 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT2 & inst_aI3_amult_677_aauto_generated_amac_mult1_aDATAOUT1 & 
inst_aI3_amult_677_aauto_generated_amac_mult1);

ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datab <= (inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT35 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT34 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT33 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT32 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT31 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT30 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT29 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT28 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT27 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT26 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT25 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT24 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT23 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT22 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT21 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT20 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT19 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT18 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT17 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT16 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT15 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT14 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT13 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT12 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT11 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT10 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT9 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT8 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT7 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT6 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT5 & 
inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT4 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT3 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT2 & inst_aI3_amult_677_aauto_generated_amac_mult2_aDATAOUT1 & 
inst_aI3_amult_677_aauto_generated_amac_mult2);

ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datac <= (inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT35 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT34 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT33 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT32 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT31 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT30 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT29 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT28 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT27 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT26 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT25 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT24 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT23 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT22 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT21 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT20 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT19 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT18 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT17 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT16 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT15 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT14 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT13 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT12 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT11 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT10 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT9 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT8 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT7 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT6 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT5 & 
inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT4 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT3 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT2 & inst_aI3_amult_677_aauto_generated_amac_mult3_aDATAOUT1 & 
inst_aI3_amult_677_aauto_generated_amac_mult3);

ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datad <= (inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT35 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT34 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT33 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT32 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT31 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT30 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT29 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT28 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT27 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT26 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT25 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT24 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT23 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT22 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT21 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT20 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT19 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT18 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT17 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT16 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT15 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT14 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT13 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT12 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT11 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT10 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT9 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT8 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT7 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT6 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT5 & 
inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT4 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT3 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT2 & inst_aI3_amult_677_aauto_generated_amac_mult4_aDATAOUT1 & 
inst_aI3_amult_677_aauto_generated_amac_mult4);

inst_aI3_amult_677_aauto_generated_amac_out5 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(0);
inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT1 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(1);
inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT2 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(2);
inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT3 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(3);
inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT4 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(4);
inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT5 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(5);
inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT6 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(6);
inst_aI3_amult_677_aauto_generated_amac_out5_aDATAOUT7 <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(7);
inst_aI3_amult_677_aauto_generated_aresult_a0_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(8);
inst_aI3_amult_677_aauto_generated_aresult_a1_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(9);
inst_aI3_amult_677_aauto_generated_aresult_a2_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(10);
inst_aI3_amult_677_aauto_generated_aresult_a3_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(11);
inst_aI3_amult_677_aauto_generated_aresult_a4_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(12);
inst_aI3_amult_677_aauto_generated_aresult_a5_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(13);
inst_aI3_amult_677_aauto_generated_aresult_a6_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(14);
inst_aI3_amult_677_aauto_generated_aresult_a7_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(15);
inst_aI3_amult_677_aauto_generated_aresult_a8_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(16);
inst_aI3_amult_677_aauto_generated_aresult_a9_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(17);
inst_aI3_amult_677_aauto_generated_aresult_a10_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(18);
inst_aI3_amult_677_aauto_generated_aresult_a11_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(19);
inst_aI3_amult_677_aauto_generated_aresult_a12_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(20);
inst_aI3_amult_677_aauto_generated_aresult_a13_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(21);
inst_aI3_amult_677_aauto_generated_aresult_a14_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(22);
inst_aI3_amult_677_aauto_generated_aresult_a15_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(23);
inst_aI3_amult_677_aauto_generated_aresult_a16_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(24);
inst_aI3_amult_677_aauto_generated_aresult_a17_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(25);
inst_aI3_amult_677_aauto_generated_aresult_a18_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(26);
inst_aI3_amult_677_aauto_generated_aresult_a19_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(27);
inst_aI3_amult_677_aauto_generated_aresult_a20_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(28);
inst_aI3_amult_677_aauto_generated_aresult_a21_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(29);
inst_aI3_amult_677_aauto_generated_aresult_a22_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(30);
inst_aI3_amult_677_aauto_generated_aresult_a23_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(31);
inst_aI3_amult_677_aauto_generated_aresult_a24_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(32);
inst_aI3_amult_677_aauto_generated_aresult_a25_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(33);
inst_aI3_amult_677_aauto_generated_aresult_a26_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(34);
inst_aI3_amult_677_aauto_generated_aresult_a27_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(35);
inst_aI3_amult_677_aauto_generated_aresult_a28_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(36);
inst_aI3_amult_677_aauto_generated_aresult_a29_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(37);
inst_aI3_amult_677_aauto_generated_aresult_a30_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(38);
inst_aI3_amult_677_aauto_generated_aresult_a31_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(39);
inst_aI3_amult_677_aauto_generated_aresult_a32_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(40);
inst_aI3_amult_677_aauto_generated_aresult_a33_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(41);
inst_aI3_amult_677_aauto_generated_aresult_a34_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(42);
inst_aI3_amult_677_aauto_generated_aresult_a35_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(43);
inst_aI3_amult_677_aauto_generated_aresult_a36_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(44);
inst_aI3_amult_677_aauto_generated_aresult_a37_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(45);
inst_aI3_amult_677_aauto_generated_aresult_a38_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(46);
inst_aI3_amult_677_aauto_generated_aresult_a39_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(47);
inst_aI3_amult_677_aauto_generated_aresult_a40_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(48);
inst_aI3_amult_677_aauto_generated_aresult_a41_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(49);
inst_aI3_amult_677_aauto_generated_aresult_a42_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(50);
inst_aI3_amult_677_aauto_generated_aresult_a43_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(51);
inst_aI3_amult_677_aauto_generated_aresult_a44_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(52);
inst_aI3_amult_677_aauto_generated_aresult_a45_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(53);
inst_aI3_amult_677_aauto_generated_aresult_a46_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(54);
inst_aI3_amult_677_aauto_generated_aresult_a47_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(55);
inst_aI3_amult_677_aauto_generated_aresult_a48_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(56);
inst_aI3_amult_677_aauto_generated_aresult_a49_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(57);
inst_aI3_amult_677_aauto_generated_aresult_a50_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(58);
inst_aI3_amult_677_aauto_generated_aresult_a51_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(59);
inst_aI3_amult_677_aauto_generated_aresult_a52_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(60);
inst_aI3_amult_677_aauto_generated_aresult_a53_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(61);
inst_aI3_amult_677_aauto_generated_aresult_a54_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(62);
inst_aI3_amult_677_aauto_generated_aresult_a55_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(63);
inst_aI3_amult_677_aauto_generated_aresult_a56_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(64);
inst_aI3_amult_677_aauto_generated_aresult_a57_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(65);
inst_aI3_amult_677_aauto_generated_aresult_a58_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(66);
inst_aI3_amult_677_aauto_generated_aresult_a59_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(67);
inst_aI3_amult_677_aauto_generated_aresult_a60_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(68);
inst_aI3_amult_677_aauto_generated_aresult_a61_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(69);
inst_aI3_amult_677_aauto_generated_aresult_a62_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(70);
inst_aI3_amult_677_aauto_generated_aresult_a63_a <= ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout(71);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a31_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a30_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a27_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a18_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_adataout(3);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a9_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a25_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a20_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a3_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_adataout(3);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a8_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a7_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a6_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a5_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_adataout(3);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a29_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a26_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a24_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a22_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_adataout(3);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a28_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a23_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a21_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a19_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(3);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a17_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a16_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a12_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a14_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_adataout(3);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a13_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a11_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a10_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a15_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_adataout(3);

ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI1_aiaddr_x_a9_a_a199 & inst_aI1_aiaddr_x_a8_a_a189 & inst_aI1_aiaddr_x_a7_a_a179 & inst_aI1_aiaddr_x_a6_a_a169 & inst_aI1_aiaddr_x_a5_a_a159 & 
inst_aI1_aiaddr_x_a4_a_a149 & inst_aI1_aiaddr_x_a3_a_a139 & inst_aI1_aiaddr_x_a2_a_a250 & inst_aI1_aiaddr_x_a1_a_a233 & inst_aI1_aiaddr_x_a0_a_a216);

inst3_aaltsyncram_component_aq_a_a4_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_adataout(0);
inst3_aaltsyncram_component_aq_a_a0_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_adataout(1);
inst3_aaltsyncram_component_aq_a_a2_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_adataout(2);
inst3_aaltsyncram_component_aq_a_a1_a <= ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a15_a_a16 & inst_aI4_adata_ox_a17_a_a14 & inst_aI4_adata_ox_a31_a_a0 & 
inst_aI4_adata_ox_a28_a_a3);

inst4_aaltsyncram_component_aq_a_a28_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a31_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a17_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a15_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a11_a_a20 & inst_aI4_adata_ox_a10_a_a21 & inst_aI4_adata_ox_a27_a_a4 & 
inst_aI4_adata_ox_a6_a_a25);

inst4_aaltsyncram_component_aq_a_a6_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a27_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a10_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a11_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a12_a_a19 & inst_aI4_adata_ox_a30_a_a1 & inst_aI4_adata_ox_a1_a_a30 & 
inst_aI4_adata_ox_a5_a_a26);

inst4_aaltsyncram_component_aq_a_a5_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a1_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a30_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a12_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a16_a_a15 & inst_aI4_adata_ox_a29_a_a2 & inst_aI4_adata_ox_a2_a_a29 & 
inst_aI4_adata_ox_a0_a_a31);

inst4_aaltsyncram_component_aq_a_a0_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a2_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a29_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a16_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a18_a_a13 & inst_aI4_adata_ox_a22_a_a9 & inst_aI4_adata_ox_a4_a_a27 & 
inst_aI4_adata_ox_a3_a_a28);

inst4_aaltsyncram_component_aq_a_a3_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a4_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a22_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a18_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a7_a_a24 & inst_aI4_adata_ox_a21_a_a10 & inst_aI4_adata_ox_a25_a_a6 & 
inst_aI4_adata_ox_a24_a_a7);

inst4_aaltsyncram_component_aq_a_a24_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a25_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a21_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a7_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a14_a_a17 & inst_aI4_adata_ox_a23_a_a8 & inst_aI4_adata_ox_a20_a_a11 & 
inst_aI4_adata_ox_a26_a_a5);

inst4_aaltsyncram_component_aq_a_a26_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a20_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a23_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a14_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adataout(3);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & inst_aI5_ai_a80 & inst_aI5_ai_a83 & inst_aI5_ai_a86 & inst_aI5_ai_a89 & inst_aI5_ai_a92 & inst_aI5_ai_a95 & inst_aI5_ai_a98 & inst_aI5_ai_a101 & 
inst_aI5_ai_a104 & inst_aI5_ai_a107);

ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_aI4_adata_ox_a9_a_a22 & inst_aI4_adata_ox_a8_a_a23 & inst_aI4_adata_ox_a13_a_a18 & 
inst_aI4_adata_ox_a19_a_a12);

inst4_aaltsyncram_component_aq_a_a19_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adataout(0);
inst4_aaltsyncram_component_aq_a_a13_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adataout(1);
inst4_aaltsyncram_component_aq_a_a8_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adataout(2);
inst4_aaltsyncram_component_aq_a_a9_a <= ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adataout(3);
NOT_inst_aI5_andwe_c <= NOT inst_aI5_andwe_c;
NOT_NRESET_IN_acombout <= NOT NRESET_IN_acombout;

CLK_IN_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CLK_IN,
	combout => CLK_IN_acombout);

NRESET_IN_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_NRESET_IN,
	combout => NRESET_IN_acombout);

inst_aI4_anreset_v_rtl_722_awysi_counter_acounter_cell_a0_a : stratix_lcell 
-- Equation(s):
-- inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a = DFFEA(!inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a # !inst_aI4_aLessThan_169_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )
-- inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT0 = CARRY(inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a)
-- inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT1 = CARRY(inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "77CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aLessThan_169_a5,
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a,
	cout0 => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT0,
	cout1 => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT1);

inst_aI4_aLessThan_169_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aLessThan_169_a5 = !inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a # !inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aLessThan_169_a5);

inst_aI4_anreset_v_rtl_722_awysi_counter_acounter_cell_a1_a : stratix_lcell 
-- Equation(s):
-- inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a = DFFEA(inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a $ inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT0 # !inst_aI4_aLessThan_169_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "3CFF",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI4_aLessThan_169_a5,
	aclr => NOT_NRESET_IN_acombout,
	cin0 => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT0,
	cin1 => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a0_a_aCOUT1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a);

inst_aI2_anreset_v_rtl_721_awysi_counter_acounter_cell_a0_a : stratix_lcell 
-- Equation(s):
-- inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a = DFFEA(!inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a # !inst_aI2_aLessThan_7_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )
-- inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT0 = CARRY(inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a)
-- inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT1 = CARRY(inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "77CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aLessThan_7_a5,
	datab => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a,
	cout0 => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT0,
	cout1 => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT1);

inst_aI2_aLessThan_7_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aLessThan_7_a5 = !inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a # !inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datad => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aLessThan_7_a5);

inst_aI2_anreset_v_rtl_721_awysi_counter_acounter_cell_a1_a : stratix_lcell 
-- Equation(s):
-- inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a = DFFEA(inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a $ inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT0 # !inst_aI2_aLessThan_7_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "3CFF",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datad => inst_aI2_aLessThan_7_a5,
	aclr => NOT_NRESET_IN_acombout,
	cin0 => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT0,
	cin1 => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a0_a_aCOUT1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a);

inst_aI2_ai_a375_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a375 = inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a375);

inst_aI1_anreset_v_rtl_723_awysi_counter_acounter_cell_a0_a : stratix_lcell 
-- Equation(s):
-- inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a = DFFEA(!inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a # !inst_aI1_aLessThan_7_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )
-- inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT0 = CARRY(inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a)
-- inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT1 = CARRY(inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "77CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_aLessThan_7_a5,
	datab => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a,
	cout0 => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT0,
	cout1 => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT1);

inst_aI1_aLessThan_7_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aLessThan_7_a5 = !inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a # !inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datad => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aLessThan_7_a5);

inst_aI1_anreset_v_rtl_723_awysi_counter_acounter_cell_a1_a : stratix_lcell 
-- Equation(s):
-- inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a = DFFEA(inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a $ inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT0 # !inst_aI1_aLessThan_7_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "3CFF",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datad => inst_aI1_aLessThan_7_a5,
	aclr => NOT_NRESET_IN_acombout,
	cin0 => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT0,
	cin1 => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a0_a_aCOUT1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a);

inst_aI1_ai_a2_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_ai_a2 = inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_ai_a2);

inst_aI3_anreset_v_rtl_720_awysi_counter_acounter_cell_a0_a : stratix_lcell 
-- Equation(s):
-- inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a = DFFEA(inst_aI3_ai_a394 # !inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )
-- inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT0 = CARRY(inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a)
-- inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT1 = CARRY(inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a394,
	datab => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a,
	cout0 => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT0,
	cout1 => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT1);

inst_aI3_anreset_v_rtl_720_awysi_counter_acounter_cell_a1_a : stratix_lcell 
-- Equation(s):
-- inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a = DFFEA(inst_aI3_ai_a394 # inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a $ inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT0, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "BEBE",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a394,
	datab => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a,
	aclr => NOT_NRESET_IN_acombout,
	cin0 => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT0,
	cin1 => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a_aCOUT1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a);

inst_aI3_ai_a394_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a394 = inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a & inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a,
	datad => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a394);

inst_aI2_avalid_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_avalid_c = DFFEA(inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a & !inst_aI3_ai_a199 & (inst_aI2_ai_a13 # !NRESET_IN_acombout), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "008C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_ai_a13,
	datab => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI3_ai_a199,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_avalid_c);

inst_aI2_aE_x_aint_e_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aE_x_aint_e_a0 = inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a & inst_aI2_ai_a409 & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datab => inst_aI2_ai_a409,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aE_x_aint_e_a0);

inst_aI2_aS_c_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aS_c_a10 = DFFEA(inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a & (inst_aI2_aE_x_aint_e_a0 # !inst_aI2_aint_stop_x_a10 & inst_aI2_aS_c_a10), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a10,
	datab => inst_aI2_aE_x_aint_e_a0,
	datac => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datad => inst_aI2_aS_c_a10,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aS_c_a10);

inst_aI2_ai_a424_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a424 = inst_aI2_aS_c_a10 & !inst_aI2_aTC_x_a0_a_a125

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI2_aS_c_a10,
	datad => inst_aI2_aTC_x_a0_a_a125,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a424);

inst_aI3_ai_a402_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a402 = NRESET_IN_acombout & inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a & inst_aI2_avalid_c & inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a1_a,
	datac => inst_aI2_avalid_c,
	datad => inst_aI3_anreset_v_rtl_720_awysi_counter_asafe_q_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a402);

inst_aI1_astack_addrs_c_a7_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a5_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a5_a # !rtl_a966 & inst_aI1_astack_addrs_c_a7_a_a5_a & !inst_aI2_apc_mux_x_a2_a_a27, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0E4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a7_a_a5_a,
	datac => inst_aI1_astack_addrs_c_a6_a_a5_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a5_a);

rtl_a6547_I : stratix_lcell 
-- Equation(s):
-- rtl_a6547 = inst_aI1_astack_addrs_c_a6_a_a5_a & (inst_aI1_astack_addrs_c_a7_a_a5_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a5_a & inst_aI1_astack_addrs_c_a7_a_a5_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a5_a,
	datac => inst_aI1_astack_addrs_c_a7_a_a5_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6547);

inst_aI1_astack_addrs_c_a6_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a5_a = DFFEA(inst_aI1_astack_addrs_c_a5_a_a5_a & (rtl_a966 # rtl_a6547) # !inst_aI1_astack_addrs_c_a5_a_a5_a & !rtl_a966 & rtl_a6547, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a5_a_a5_a,
	datac => rtl_a966,
	datad => rtl_a6547,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a5_a);

rtl_a6447_I : stratix_lcell 
-- Equation(s):
-- rtl_a6447 = inst_aI1_astack_addrs_c_a5_a_a5_a & (inst_aI1_astack_addrs_c_a6_a_a5_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a5_a_a5_a & inst_aI1_astack_addrs_c_a6_a_a5_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a5_a_a5_a,
	datac => inst_aI1_astack_addrs_c_a6_a_a5_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6447);

inst_aI1_astack_addrs_c_a5_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a5_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a5_a & (rtl_a966 # rtl_a6447) # !inst_aI1_astack_addrs_c_a4_a_a5_a & !rtl_a966 & rtl_a6447, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a4_a_a5_a,
	datac => rtl_a966,
	datad => rtl_a6447,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a5_a);

rtl_a6347_I : stratix_lcell 
-- Equation(s):
-- rtl_a6347 = inst_aI1_astack_addrs_c_a4_a_a5_a & (inst_aI1_astack_addrs_c_a5_a_a5_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a4_a_a5_a & inst_aI1_astack_addrs_c_a5_a_a5_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a4_a_a5_a,
	datab => inst_aI1_astack_addrs_c_a5_a_a5_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6347);

inst_aI1_astack_addrs_c_a4_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a5_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a5_a & (rtl_a6347 # rtl_a966) # !inst_aI1_astack_addrs_c_a3_a_a5_a & rtl_a6347 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a5_a,
	datab => rtl_a6347,
	datac => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a5_a);

rtl_a6247_I : stratix_lcell 
-- Equation(s):
-- rtl_a6247 = inst_aI1_astack_addrs_c_a4_a_a5_a & (inst_aI1_astack_addrs_c_a3_a_a5_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a4_a_a5_a & inst_aI1_astack_addrs_c_a3_a_a5_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a4_a_a5_a,
	datac => inst_aI1_astack_addrs_c_a3_a_a5_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6247);

inst_aI1_astack_addrs_c_a3_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a5_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a2_a_a5_a # !rtl_a966 & rtl_a6247, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4E4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => rtl_a6247,
	datac => inst_aI1_astack_addrs_c_a2_a_a5_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a5_a);

rtl_a6147_I : stratix_lcell 
-- Equation(s):
-- rtl_a6147 = inst_aI1_astack_addrs_c_a3_a_a5_a & (inst_aI1_astack_addrs_c_a2_a_a5_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a5_a & inst_aI1_astack_addrs_c_a2_a_a5_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a5_a,
	datac => inst_aI1_astack_addrs_c_a2_a_a5_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6147);

inst_aI1_astack_addrs_c_a2_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a5_a = DFFEA(inst_aI1_astack_addrs_c_a1_a_a5_a & (rtl_a966 # rtl_a6147) # !inst_aI1_astack_addrs_c_a1_a_a5_a & !rtl_a966 & rtl_a6147, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a1_a_a5_a,
	datac => rtl_a966,
	datad => rtl_a6147,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a5_a);

rtl_a6047_I : stratix_lcell 
-- Equation(s):
-- rtl_a6047 = inst_aI1_astack_addrs_c_a1_a_a5_a & (inst_aI1_astack_addrs_c_a2_a_a5_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a1_a_a5_a & inst_aI1_astack_addrs_c_a2_a_a5_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a1_a_a5_a,
	datac => inst_aI1_astack_addrs_c_a2_a_a5_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6047);

inst_aI1_astack_addrs_c_a1_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a5_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a0_a_a5_a # !rtl_a966 & rtl_a6047, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datac => rtl_a6047,
	datad => inst_aI1_astack_addrs_c_a0_a_a5_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a5_a);

inst_aI2_apc_mux_x_a0_a_a225_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a0_a_a225 = !inst_aI2_ai_a409 & inst_aI3_ai_a199 # !NRESET_IN_acombout # !inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F77",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datab => NRESET_IN_acombout,
	datac => inst_aI2_ai_a409,
	datad => inst_aI3_ai_a199,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a0_a_a225);

inst_aI1_aiaddr_x_a5_a_a271_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a5_a_a271 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a5 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a5 # !inst_aI2_ai_a162 & inst_aI1_apc_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a5,
	datab => inst_aI1_apc_a5_a,
	datac => inst_aI2_apc_mux_x_a0_a_a225,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a5_a_a271);

inst_aI2_apc_mux_x_a0_a_a8_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a0_a_a8 = inst_aI2_ai_a162 # inst_aI3_ai_a199 & !inst_aI2_ai_a409 # !inst_aI2_ai_a375

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a162,
	datab => inst_aI2_ai_a375,
	datac => inst_aI3_ai_a199,
	datad => inst_aI2_ai_a409,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a0_a_a8);

inst3_aaltsyncram_component_aram_block_a0_a_a17_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 17,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a17_a_adataout);

inst3_aaltsyncram_component_aram_block_a0_a_a9_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011100010111101110000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem2 => "00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000000000000",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 9,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a9_a_adataout);

inst_aI1_aiaddr_x_a0_a_a2996_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a0_a_a2996 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_ai_a162 # inst_aI2_apc_mux_x_a0_a_a225)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a162,
	datab => inst_aI2_apc_mux_x_a0_a_a225,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI2_apc_mux_x_a1_a_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a0_a_a2996);

inst3_aaltsyncram_component_aram_block_a0_a_a8_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00101001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101110010100001111100110011110",
	mem6 => "00001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011100001010101110010001",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000100011001000010011000011",
	mem2 => "00100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101011110110110111110111101000",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 8,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a8_a_adataout);

inst_aI1_aadd_474_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a0 = !inst_aI1_apc_a0_a
-- inst_aI1_aadd_474_a0COUT0 = CARRY(inst_aI1_apc_a0_a)
-- inst_aI1_aadd_474_a0COUT1 = CARRY(inst_aI1_apc_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_apc_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a0,
	cout0 => inst_aI1_aadd_474_a0COUT0,
	cout1 => inst_aI1_aadd_474_a0COUT1);

inst_aI1_aiaddr_x_a0_a_a200_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a0_a_a200 = inst_aI2_ai_a162 & inst_aI1_aadd_474_a0 # !inst_aI2_ai_a162 & (inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a0 # !inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_apc_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F1E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a162,
	datab => inst_aI2_apc_mux_x_a0_a_a225,
	datac => inst_aI1_aadd_474_a0,
	datad => inst_aI1_apc_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a0_a_a200);

inst_aI1_aiaddr_x_a0_a_a212_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a0_a_a212 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a5_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a0_a_a200)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_aiaddr_x_a0_a_a200,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a0_a_a212);

inst_aI1_apc_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a0_a_a216 = inst_aI1_ai_a2 & (inst_aI1_aiaddr_x_a0_a_a212 # inst_aI1_astack_addrs_c_a0_a_a0_a & inst_aI1_aiaddr_x_a0_a_a2996)
-- inst_aI1_apc_a0_a = DFFEA(inst_aI1_aiaddr_x_a0_a_a216, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a0_a,
	datab => inst_aI1_ai_a2,
	datac => inst_aI1_aiaddr_x_a0_a_a2996,
	datad => inst_aI1_aiaddr_x_a0_a_a212,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a0_a_a216,
	regout => inst_aI1_apc_a0_a);

inst_aI1_aadd_474_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a1 = inst_aI1_apc_a1_a $ inst_aI1_aadd_474_a0COUT0
-- inst_aI1_aadd_474_a1COUT0 = CARRY(!inst_aI1_aadd_474_a0COUT0 # !inst_aI1_apc_a1_a)
-- inst_aI1_aadd_474_a1COUT1 = CARRY(!inst_aI1_aadd_474_a0COUT1 # !inst_aI1_apc_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "5A5F",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a1_a,
	cin0 => inst_aI1_aadd_474_a0COUT0,
	cin1 => inst_aI1_aadd_474_a0COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a1,
	cout0 => inst_aI1_aadd_474_a1COUT0,
	cout1 => inst_aI1_aadd_474_a1COUT1);

inst_aI1_aiaddr_x_a1_a_a217_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a1_a_a217 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a1 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a1 # !inst_aI2_ai_a162 & inst_aI1_apc_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a1_a,
	datab => inst_aI1_aadd_474_a1,
	datac => inst_aI2_apc_mux_x_a0_a_a225,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a1_a_a217);

inst_aI1_aiaddr_x_a1_a_a229_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a1_a_a229 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a6_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a1_a_a217)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_aiaddr_x_a1_a_a217,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a1_a_a229);

inst_aI1_apc_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a1_a_a233 = inst_aI1_ai_a2 & (inst_aI1_aiaddr_x_a1_a_a229 # inst_aI1_astack_addrs_c_a0_a_a1_a & inst_aI1_aiaddr_x_a0_a_a2996)
-- inst_aI1_apc_a1_a = DFFEA(inst_aI1_aiaddr_x_a1_a_a233, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a1_a,
	datab => inst_aI1_ai_a2,
	datac => inst_aI1_aiaddr_x_a0_a_a2996,
	datad => inst_aI1_aiaddr_x_a1_a_a229,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a1_a_a233,
	regout => inst_aI1_apc_a1_a);

inst_aI1_aadd_474_a2_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a2 = inst_aI1_apc_a2_a $ !inst_aI1_aadd_474_a1COUT0
-- inst_aI1_aadd_474_a2COUT0 = CARRY(inst_aI1_apc_a2_a & !inst_aI1_aadd_474_a1COUT0)
-- inst_aI1_aadd_474_a2COUT1 = CARRY(inst_aI1_apc_a2_a & !inst_aI1_aadd_474_a1COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "C30C",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_apc_a2_a,
	cin0 => inst_aI1_aadd_474_a1COUT0,
	cin1 => inst_aI1_aadd_474_a1COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a2,
	cout0 => inst_aI1_aadd_474_a2COUT0,
	cout1 => inst_aI1_aadd_474_a2COUT1);

inst_aI1_aadd_474_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a3 = inst_aI1_apc_a3_a $ inst_aI1_aadd_474_a2COUT0
-- inst_aI1_aadd_474_a3COUT0 = CARRY(!inst_aI1_aadd_474_a2COUT0 # !inst_aI1_apc_a3_a)
-- inst_aI1_aadd_474_a3COUT1 = CARRY(!inst_aI1_aadd_474_a2COUT1 # !inst_aI1_apc_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "3C3F",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_apc_a3_a,
	cin0 => inst_aI1_aadd_474_a2COUT0,
	cin1 => inst_aI1_aadd_474_a2COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a3,
	cout0 => inst_aI1_aadd_474_a3COUT0,
	cout1 => inst_aI1_aadd_474_a3COUT1);

inst_aI1_aadd_474_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a4 = inst_aI1_apc_a4_a $ !inst_aI1_aadd_474_a3COUT0
-- inst_aI1_aadd_474_a4COUT = CARRY(inst_aI1_apc_a4_a & !inst_aI1_aadd_474_a3COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "C30C",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_apc_a4_a,
	cin0 => inst_aI1_aadd_474_a3COUT0,
	cin1 => inst_aI1_aadd_474_a3COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a4,
	cout => inst_aI1_aadd_474_a4COUT);

inst_aI1_aiaddr_x_a4_a_a261_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a4_a_a261 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a4 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a4 # !inst_aI2_ai_a162 & inst_aI1_apc_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a0_a_a225,
	datab => inst_aI1_apc_a4_a,
	datac => inst_aI1_aadd_474_a4,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a4_a_a261);

inst_aI1_aiaddr_x_a4_a_a400_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a4_a_a400 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a9_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a4_a_a261)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0D08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst3_aaltsyncram_component_aq_a_a9_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_aiaddr_x_a4_a_a261,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a4_a_a400);

inst_aI1_apc_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a4_a_a149 = NRESET_IN_acombout & inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & (inst_aI1_aiaddr_x_a4_a_a336 # inst_aI1_aiaddr_x_a4_a_a400)
-- inst_aI1_apc_a4_a = DFFEA(inst_aI1_aiaddr_x_a4_a_a149, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8880",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => NRESET_IN_acombout,
	datab => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datac => inst_aI1_aiaddr_x_a4_a_a336,
	datad => inst_aI1_aiaddr_x_a4_a_a400,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a4_a_a149,
	regout => inst_aI1_apc_a4_a);

inst_aI1_aMux_746_a34_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_746_a34 = NRESET_IN_acombout & inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & inst_aI2_apc_mux_x_a1_a_a42 & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_746_a34);

rtl_a2798 : stratix_lcell 
-- Equation(s):
-- rtl_a1255 = LCELL(inst_aI1_aMux_746_a34 & (inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1255 # !inst_aI2_apc_mux_x_a0_a_a8 & inst3_aaltsyncram_component_aq_a_a13_a) # !inst_aI1_aMux_746_a34 & rtl_a1255)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a13_a,
	datab => rtl_a1255,
	datac => inst_aI1_aMux_746_a34,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1255);

inst_aI1_astack_addrs_c_a7_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a8_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a8_a # !rtl_a966 & inst_aI1_astack_addrs_c_a7_a_a8_a & !inst_aI2_apc_mux_x_a2_a_a27, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a6_a_a8_a,
	datab => inst_aI1_astack_addrs_c_a7_a_a8_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a8_a);

rtl_a6577_I : stratix_lcell 
-- Equation(s):
-- rtl_a6577 = inst_aI1_astack_addrs_c_a6_a_a8_a & (inst_aI1_astack_addrs_c_a7_a_a8_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a8_a & inst_aI1_astack_addrs_c_a7_a_a8_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a8_a,
	datab => inst_aI1_astack_addrs_c_a7_a_a8_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6577);

inst_aI1_astack_addrs_c_a6_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a8_a = DFFEA(inst_aI1_astack_addrs_c_a5_a_a8_a & (rtl_a966 # rtl_a6577) # !inst_aI1_astack_addrs_c_a5_a_a8_a & !rtl_a966 & rtl_a6577, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a5_a_a8_a,
	datac => rtl_a966,
	datad => rtl_a6577,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a8_a);

rtl_a6477_I : stratix_lcell 
-- Equation(s):
-- rtl_a6477 = inst_aI1_astack_addrs_c_a6_a_a8_a & (inst_aI1_astack_addrs_c_a5_a_a8_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a8_a & inst_aI1_astack_addrs_c_a5_a_a8_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a8_a,
	datab => inst_aI1_astack_addrs_c_a5_a_a8_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6477);

inst_aI1_astack_addrs_c_a5_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a8_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a8_a & (rtl_a966 # rtl_a6477) # !inst_aI1_astack_addrs_c_a4_a_a8_a & !rtl_a966 & rtl_a6477, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a4_a_a8_a,
	datac => rtl_a966,
	datad => rtl_a6477,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a8_a);

rtl_a6377_I : stratix_lcell 
-- Equation(s):
-- rtl_a6377 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a5_a_a8_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a4_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a5_a_a8_a,
	datac => inst_aI1_astack_addrs_c_a4_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6377);

inst_aI1_astack_addrs_c_a4_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a8_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a8_a & (rtl_a966 # rtl_a6377) # !inst_aI1_astack_addrs_c_a3_a_a8_a & !rtl_a966 & rtl_a6377, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a3_a_a8_a,
	datac => rtl_a966,
	datad => rtl_a6377,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a8_a);

rtl_a6277_I : stratix_lcell 
-- Equation(s):
-- rtl_a6277 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a4_a_a8_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a3_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a3_a_a8_a,
	datac => inst_aI1_astack_addrs_c_a4_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6277);

inst_aI1_astack_addrs_c_a3_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a8_a = DFFEA(inst_aI1_astack_addrs_c_a2_a_a8_a & (rtl_a966 # rtl_a6277) # !inst_aI1_astack_addrs_c_a2_a_a8_a & !rtl_a966 & rtl_a6277, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a2_a_a8_a,
	datac => rtl_a966,
	datad => rtl_a6277,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a8_a);

rtl_a6177_I : stratix_lcell 
-- Equation(s):
-- rtl_a6177 = inst_aI1_astack_addrs_c_a2_a_a8_a & (inst_aI1_astack_addrs_c_a3_a_a8_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a2_a_a8_a & inst_aI1_astack_addrs_c_a3_a_a8_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a2_a_a8_a,
	datab => inst_aI1_astack_addrs_c_a3_a_a8_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6177);

inst_aI1_astack_addrs_c_a2_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a8_a = DFFEA(inst_aI1_astack_addrs_c_a1_a_a8_a & (rtl_a966 # rtl_a6177) # !inst_aI1_astack_addrs_c_a1_a_a8_a & !rtl_a966 & rtl_a6177, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a1_a_a8_a,
	datac => rtl_a966,
	datad => rtl_a6177,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a8_a);

rtl_a6077_I : stratix_lcell 
-- Equation(s):
-- rtl_a6077 = inst_aI1_astack_addrs_c_a2_a_a8_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a1_a_a8_a) # !inst_aI1_astack_addrs_c_a2_a_a8_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a1_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a2_a_a8_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a1_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6077);

inst_aI1_astack_addrs_c_a1_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a8_a = DFFEA(inst_aI1_astack_addrs_c_a0_a_a8_a & (rtl_a966 # rtl_a6077) # !inst_aI1_astack_addrs_c_a0_a_a8_a & !rtl_a966 & rtl_a6077, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a8_a,
	datac => rtl_a966,
	datad => rtl_a6077,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a8_a);

inst_aI1_astack_addrs_c_a7_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a7_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a7_a # !rtl_a966 & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a7_a_a7_a, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => rtl_a966,
	datac => inst_aI1_astack_addrs_c_a7_a_a7_a,
	datad => inst_aI1_astack_addrs_c_a6_a_a7_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a7_a);

rtl_a6567_I : stratix_lcell 
-- Equation(s):
-- rtl_a6567 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a7_a_a7_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a6_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a6_a_a7_a,
	datac => inst_aI1_astack_addrs_c_a7_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6567);

inst_aI1_astack_addrs_c_a6_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a7_a = DFFEA(inst_aI1_astack_addrs_c_a5_a_a7_a & (rtl_a966 # rtl_a6567) # !inst_aI1_astack_addrs_c_a5_a_a7_a & !rtl_a966 & rtl_a6567, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a5_a_a7_a,
	datac => rtl_a966,
	datad => rtl_a6567,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a7_a);

rtl_a6467_I : stratix_lcell 
-- Equation(s):
-- rtl_a6467 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a6_a_a7_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a5_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a6_a_a7_a,
	datac => inst_aI1_astack_addrs_c_a5_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6467);

inst_aI1_astack_addrs_c_a5_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a7_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a7_a & (rtl_a966 # rtl_a6467) # !inst_aI1_astack_addrs_c_a4_a_a7_a & !rtl_a966 & rtl_a6467, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a4_a_a7_a,
	datac => rtl_a966,
	datad => rtl_a6467,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a7_a);

rtl_a6367_I : stratix_lcell 
-- Equation(s):
-- rtl_a6367 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a5_a_a7_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a4_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a4_a_a7_a,
	datac => inst_aI1_astack_addrs_c_a5_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6367);

inst_aI1_astack_addrs_c_a4_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a7_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a7_a & (rtl_a966 # rtl_a6367) # !inst_aI1_astack_addrs_c_a3_a_a7_a & !rtl_a966 & rtl_a6367, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a7_a,
	datac => rtl_a966,
	datad => rtl_a6367,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a7_a);

rtl_a6267_I : stratix_lcell 
-- Equation(s):
-- rtl_a6267 = inst_aI1_astack_addrs_c_a4_a_a7_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a3_a_a7_a) # !inst_aI1_astack_addrs_c_a4_a_a7_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a3_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a4_a_a7_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a3_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6267);

inst_aI1_astack_addrs_c_a3_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a7_a = DFFEA(inst_aI1_astack_addrs_c_a2_a_a7_a & (rtl_a966 # rtl_a6267) # !inst_aI1_astack_addrs_c_a2_a_a7_a & !rtl_a966 & rtl_a6267, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a2_a_a7_a,
	datac => rtl_a966,
	datad => rtl_a6267,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a7_a);

rtl_a6167_I : stratix_lcell 
-- Equation(s):
-- rtl_a6167 = inst_aI1_astack_addrs_c_a3_a_a7_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a2_a_a7_a) # !inst_aI1_astack_addrs_c_a3_a_a7_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a2_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a7_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a2_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6167);

inst_aI1_astack_addrs_c_a2_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a7_a = DFFEA(inst_aI1_astack_addrs_c_a1_a_a7_a & (rtl_a966 # rtl_a6167) # !inst_aI1_astack_addrs_c_a1_a_a7_a & !rtl_a966 & rtl_a6167, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a1_a_a7_a,
	datac => rtl_a966,
	datad => rtl_a6167,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a7_a);

rtl_a6067_I : stratix_lcell 
-- Equation(s):
-- rtl_a6067 = inst_aI1_astack_addrs_c_a1_a_a7_a & (inst_aI1_astack_addrs_c_a2_a_a7_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a1_a_a7_a & inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a2_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a1_a_a7_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a2_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6067);

inst_aI1_astack_addrs_c_a1_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a7_a = DFFEA(inst_aI1_astack_addrs_c_a0_a_a7_a & (rtl_a966 # rtl_a6067) # !inst_aI1_astack_addrs_c_a0_a_a7_a & !rtl_a966 & rtl_a6067, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8B8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a7_a,
	datab => rtl_a966,
	datac => rtl_a6067,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a7_a);

inst_aI1_aadd_474_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a5 = inst_aI1_apc_a5_a $ inst_aI1_aadd_474_a4COUT
-- inst_aI1_aadd_474_a5COUT0 = CARRY(!inst_aI1_aadd_474_a4COUT # !inst_aI1_apc_a5_a)
-- inst_aI1_aadd_474_a5COUT1 = CARRY(!inst_aI1_aadd_474_a4COUT # !inst_aI1_apc_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "5A5F",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a5_a,
	cin => inst_aI1_aadd_474_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a5,
	cout0 => inst_aI1_aadd_474_a5COUT0,
	cout1 => inst_aI1_aadd_474_a5COUT1);

inst_aI1_aadd_474_a6_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a6 = inst_aI1_apc_a6_a $ !(!inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a5COUT0) # (inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a5COUT1)
-- inst_aI1_aadd_474_a6COUT0 = CARRY(inst_aI1_apc_a6_a & !inst_aI1_aadd_474_a5COUT0)
-- inst_aI1_aadd_474_a6COUT1 = CARRY(inst_aI1_apc_a6_a & !inst_aI1_aadd_474_a5COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "A50A",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a6_a,
	cin => inst_aI1_aadd_474_a4COUT,
	cin0 => inst_aI1_aadd_474_a5COUT0,
	cin1 => inst_aI1_aadd_474_a5COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a6,
	cout0 => inst_aI1_aadd_474_a6COUT0,
	cout1 => inst_aI1_aadd_474_a6COUT1);

inst_aI1_aiaddr_x_a6_a_a281_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a6_a_a281 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a6 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a6 # !inst_aI2_ai_a162 & inst_aI1_apc_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a0_a_a225,
	datab => inst_aI1_apc_a6_a,
	datac => inst_aI1_aadd_474_a6,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a6_a_a281);

inst_aI1_aiaddr_x_a6_a_a420_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a6_a_a420 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a11_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a6_a_a281)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4540",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst3_aaltsyncram_component_aq_a_a11_a,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_aiaddr_x_a6_a_a281,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a6_a_a420);

inst_aI1_apc_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a6_a_a169 = NRESET_IN_acombout & inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & (inst_aI1_aiaddr_x_a6_a_a354 # inst_aI1_aiaddr_x_a6_a_a420)
-- inst_aI1_apc_a6_a = DFFEA(inst_aI1_aiaddr_x_a6_a_a169, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8880",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => NRESET_IN_acombout,
	datab => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datac => inst_aI1_aiaddr_x_a6_a_a354,
	datad => inst_aI1_aiaddr_x_a6_a_a420,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a6_a_a169,
	regout => inst_aI1_apc_a6_a);

inst_aI1_aadd_474_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a7 = inst_aI1_apc_a7_a $ (!inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a6COUT0) # (inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a6COUT1)
-- inst_aI1_aadd_474_a7COUT0 = CARRY(!inst_aI1_aadd_474_a6COUT0 # !inst_aI1_apc_a7_a)
-- inst_aI1_aadd_474_a7COUT1 = CARRY(!inst_aI1_aadd_474_a6COUT1 # !inst_aI1_apc_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "5A5F",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a7_a,
	cin => inst_aI1_aadd_474_a4COUT,
	cin0 => inst_aI1_aadd_474_a6COUT0,
	cin1 => inst_aI1_aadd_474_a6COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a7,
	cout0 => inst_aI1_aadd_474_a7COUT0,
	cout1 => inst_aI1_aadd_474_a7COUT1);

rtl_a2789 : stratix_lcell 
-- Equation(s):
-- rtl_a1254 = LCELL(inst_aI1_aMux_746_a34 & (inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1254 # !inst_aI2_apc_mux_x_a0_a_a8 & inst3_aaltsyncram_component_aq_a_a12_a) # !inst_aI1_aMux_746_a34 & rtl_a1254)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1254,
	datab => inst3_aaltsyncram_component_aq_a_a12_a,
	datac => inst_aI1_aMux_746_a34,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1254);

inst_aI1_aMux_712_rtl_1921_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_712_rtl_1921_a0 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 # rtl_a1254) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a7 & !inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI1_aadd_474_a7,
	datac => inst_aI2_apc_mux_x_a0_a_a8,
	datad => rtl_a1254,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_712_rtl_1921_a0);

inst_aI1_aMux_712_rtl_1921_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_712_rtl_1921_a1 = inst_aI1_aMux_712_rtl_1921_a0 & (inst_aI1_astack_addrs_c_a1_a_a7_a # !inst_aI2_apc_mux_x_a0_a_a8) # !inst_aI1_aMux_712_rtl_1921_a0 & inst_aI1_apc_a7_a & inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a7_a,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI1_astack_addrs_c_a1_a_a7_a,
	datad => inst_aI1_aMux_712_rtl_1921_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_712_rtl_1921_a1);

rtl_a5967_I : stratix_lcell 
-- Equation(s):
-- rtl_a5967 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a7 # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a7_a) # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a7_a,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI1_aadd_474_a7,
	datad => inst_aI2_apc_mux_x_a1_a_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5967);

inst_aI1_astack_addrs_c_a0_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a7_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_712_rtl_1921_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5967, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_aMux_712_rtl_1921_a1,
	datad => rtl_a5967,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a7_a);

inst_aI1_aiaddr_x_a7_a_a363_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a7_a_a363 = inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI1_astack_addrs_c_a0_a_a7_a # !inst_aI2_apc_mux_x_a1_a_a42 # !inst_aI2_apc_mux_x_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a7_a,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a7_a_a363);

inst_aI1_apc_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a7_a_a179 = NRESET_IN_acombout & inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & (inst_aI1_aiaddr_x_a7_a_a430 # inst_aI1_aiaddr_x_a7_a_a363)
-- inst_aI1_apc_a7_a = DFFEA(inst_aI1_aiaddr_x_a7_a_a179, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A080",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => NRESET_IN_acombout,
	datab => inst_aI1_aiaddr_x_a7_a_a430,
	datac => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datad => inst_aI1_aiaddr_x_a7_a_a363,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a7_a_a179,
	regout => inst_aI1_apc_a7_a);

inst_aI1_aadd_474_a8_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a8 = inst_aI1_apc_a8_a $ !(!inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a7COUT0) # (inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a7COUT1)
-- inst_aI1_aadd_474_a8COUT0 = CARRY(inst_aI1_apc_a8_a & !inst_aI1_aadd_474_a7COUT0)
-- inst_aI1_aadd_474_a8COUT1 = CARRY(inst_aI1_apc_a8_a & !inst_aI1_aadd_474_a7COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "C30C",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_apc_a8_a,
	cin => inst_aI1_aadd_474_a4COUT,
	cin0 => inst_aI1_aadd_474_a7COUT0,
	cin1 => inst_aI1_aadd_474_a7COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a8,
	cout0 => inst_aI1_aadd_474_a8COUT0,
	cout1 => inst_aI1_aadd_474_a8COUT1);

inst_aI1_aMux_711_rtl_1924_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_711_rtl_1924_a0 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI1_apc_a8_a # inst_aI2_apc_mux_x_a1_a_a42) # !inst_aI2_apc_mux_x_a0_a_a8 & !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a8_a,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst_aI1_aadd_474_a8,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_711_rtl_1924_a0);

inst_aI1_aMux_711_rtl_1924_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_711_rtl_1924_a1 = inst_aI1_aMux_711_rtl_1924_a0 & (inst_aI1_astack_addrs_c_a1_a_a8_a # !inst_aI2_apc_mux_x_a1_a_a42) # !inst_aI1_aMux_711_rtl_1924_a0 & rtl_a1255 & inst_aI2_apc_mux_x_a1_a_a42

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1255,
	datab => inst_aI1_astack_addrs_c_a1_a_a8_a,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_aMux_711_rtl_1924_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_711_rtl_1924_a1);

rtl_a5977_I : stratix_lcell 
-- Equation(s):
-- rtl_a5977 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a8 # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a8_a) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a8_a,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst_aI1_aadd_474_a8,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5977);

inst_aI1_astack_addrs_c_a0_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a8_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_711_rtl_1924_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5977, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_aMux_711_rtl_1924_a1,
	datad => rtl_a5977,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a8_a);

inst_aI1_aiaddr_x_a8_a_a372_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a8_a_a372 = inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI1_astack_addrs_c_a0_a_a8_a # !inst_aI2_apc_mux_x_a0_a_a8 # !inst_aI2_apc_mux_x_a1_a_a42)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a8_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a8_a_a372);

inst_aI1_apc_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a8_a_a189 = NRESET_IN_acombout & inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & (inst_aI1_aiaddr_x_a8_a_a440 # inst_aI1_aiaddr_x_a8_a_a372)
-- inst_aI1_apc_a8_a = DFFEA(inst_aI1_aiaddr_x_a8_a_a189, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8880",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => NRESET_IN_acombout,
	datab => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datac => inst_aI1_aiaddr_x_a8_a_a440,
	datad => inst_aI1_aiaddr_x_a8_a_a372,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a8_a_a189,
	regout => inst_aI1_apc_a8_a);

inst_aI1_aadd_474_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aadd_474_a9 = inst_aI1_apc_a9_a $ (!inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a8COUT0) # (inst_aI1_aadd_474_a4COUT & inst_aI1_aadd_474_a8COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "3C3C",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_apc_a9_a,
	cin => inst_aI1_aadd_474_a4COUT,
	cin0 => inst_aI1_aadd_474_a8COUT0,
	cin1 => inst_aI1_aadd_474_a8COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aadd_474_a9);

inst_aI1_aiaddr_x_a9_a_a311_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a9_a_a311 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a9 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a9 # !inst_aI2_ai_a162 & inst_aI1_apc_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a0_a_a225,
	datab => inst_aI1_apc_a9_a,
	datac => inst_aI1_aadd_474_a9,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a9_a_a311);

inst_aI1_aiaddr_x_a9_a_a450_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a9_a_a450 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a14_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a9_a_a311)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "00B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a14_a,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst_aI1_aiaddr_x_a9_a_a311,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a9_a_a450);

inst_aI1_apc_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a9_a_a199 = NRESET_IN_acombout & inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & (inst_aI1_aiaddr_x_a9_a_a381 # inst_aI1_aiaddr_x_a9_a_a450)
-- inst_aI1_apc_a9_a = DFFEA(inst_aI1_aiaddr_x_a9_a_a199, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8880",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => NRESET_IN_acombout,
	datab => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datac => inst_aI1_aiaddr_x_a9_a_a381,
	datad => inst_aI1_aiaddr_x_a9_a_a450,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a9_a_a199,
	regout => inst_aI1_apc_a9_a);

inst_aI1_astack_addrs_c_a7_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a9_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a9_a # !rtl_a966 & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a7_a_a9_a, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8B88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a6_a_a9_a,
	datab => rtl_a966,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a7_a_a9_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a9_a);

rtl_a6587_I : stratix_lcell 
-- Equation(s):
-- rtl_a6587 = inst_aI1_astack_addrs_c_a7_a_a9_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a6_a_a9_a) # !inst_aI1_astack_addrs_c_a7_a_a9_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a6_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a7_a_a9_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a6_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6587);

inst_aI1_astack_addrs_c_a6_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a9_a = DFFEA(inst_aI1_astack_addrs_c_a5_a_a9_a & (rtl_a966 # rtl_a6587) # !inst_aI1_astack_addrs_c_a5_a_a9_a & !rtl_a966 & rtl_a6587, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a5_a_a9_a,
	datac => rtl_a966,
	datad => rtl_a6587,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a9_a);

rtl_a6487_I : stratix_lcell 
-- Equation(s):
-- rtl_a6487 = inst_aI1_astack_addrs_c_a6_a_a9_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a5_a_a9_a) # !inst_aI1_astack_addrs_c_a6_a_a9_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a5_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a9_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a5_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6487);

inst_aI1_astack_addrs_c_a5_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a9_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a9_a & (rtl_a6487 # rtl_a966) # !inst_aI1_astack_addrs_c_a4_a_a9_a & rtl_a6487 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a4_a_a9_a,
	datab => rtl_a6487,
	datac => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a9_a);

rtl_a6387_I : stratix_lcell 
-- Equation(s):
-- rtl_a6387 = inst_aI1_astack_addrs_c_a5_a_a9_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a4_a_a9_a) # !inst_aI1_astack_addrs_c_a5_a_a9_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a4_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a5_a_a9_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a4_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6387);

inst_aI1_astack_addrs_c_a4_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a9_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a9_a & (rtl_a966 # rtl_a6387) # !inst_aI1_astack_addrs_c_a3_a_a9_a & !rtl_a966 & rtl_a6387, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8B8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a9_a,
	datab => rtl_a966,
	datac => rtl_a6387,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a9_a);

rtl_a6287_I : stratix_lcell 
-- Equation(s):
-- rtl_a6287 = inst_aI1_astack_addrs_c_a4_a_a9_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a3_a_a9_a) # !inst_aI1_astack_addrs_c_a4_a_a9_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a3_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a4_a_a9_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a3_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6287);

inst_aI1_astack_addrs_c_a3_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a9_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a2_a_a9_a # !rtl_a966 & rtl_a6287, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DD88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a2_a_a9_a,
	datad => rtl_a6287,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a9_a);

rtl_a6187_I : stratix_lcell 
-- Equation(s):
-- rtl_a6187 = inst_aI1_astack_addrs_c_a3_a_a9_a & (inst_aI1_astack_addrs_c_a2_a_a9_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a9_a & inst_aI1_astack_addrs_c_a2_a_a9_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a9_a,
	datab => inst_aI1_astack_addrs_c_a2_a_a9_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6187);

inst_aI1_astack_addrs_c_a2_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a9_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a1_a_a9_a # !rtl_a966 & rtl_a6187, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datac => inst_aI1_astack_addrs_c_a1_a_a9_a,
	datad => rtl_a6187,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a9_a);

rtl_a6087_I : stratix_lcell 
-- Equation(s):
-- rtl_a6087 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a2_a_a9_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a1_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a2_a_a9_a,
	datac => inst_aI1_astack_addrs_c_a1_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6087);

inst_aI1_astack_addrs_c_a1_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a9_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a0_a_a9_a # !rtl_a966 & rtl_a6087, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DD88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a0_a_a9_a,
	datad => rtl_a6087,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a9_a);

rtl_a2807 : stratix_lcell 
-- Equation(s):
-- rtl_a1256 = LCELL(inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1256 # !inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI1_aMux_746_a34 & inst3_aaltsyncram_component_aq_a_a14_a # !inst_aI1_aMux_746_a34 & rtl_a1256))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a14_a,
	datab => rtl_a1256,
	datac => inst_aI2_apc_mux_x_a0_a_a8,
	datad => inst_aI1_aMux_746_a34,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1256);

inst_aI1_aMux_710_rtl_1927_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_710_rtl_1927_a0 = inst_aI2_apc_mux_x_a1_a_a42 & (rtl_a1256 # inst_aI2_apc_mux_x_a0_a_a8) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a9 & !inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a9,
	datab => rtl_a1256,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_710_rtl_1927_a0);

inst_aI1_aMux_710_rtl_1927_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_710_rtl_1927_a1 = inst_aI1_aMux_710_rtl_1927_a0 & (inst_aI1_astack_addrs_c_a1_a_a9_a # !inst_aI2_apc_mux_x_a0_a_a8) # !inst_aI1_aMux_710_rtl_1927_a0 & inst_aI1_apc_a9_a & inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a9_a,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI1_astack_addrs_c_a1_a_a9_a,
	datad => inst_aI1_aMux_710_rtl_1927_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_710_rtl_1927_a1);

rtl_a5987_I : stratix_lcell 
-- Equation(s):
-- rtl_a5987 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a9 # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a9_a) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a9,
	datab => inst_aI1_astack_addrs_c_a0_a_a9_a,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5987);

inst_aI1_astack_addrs_c_a0_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a9_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_710_rtl_1927_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5987, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_aMux_710_rtl_1927_a1,
	datad => rtl_a5987,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a9_a);

inst_aI1_aiaddr_x_a9_a_a381_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a9_a_a381 = inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI1_astack_addrs_c_a0_a_a9_a # !inst_aI2_apc_mux_x_a0_a_a8 # !inst_aI2_apc_mux_x_a1_a_a42)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a0_a_a9_a,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a9_a_a381);

inst3_aaltsyncram_component_aram_block_a0_a_a13_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 13,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a13_a_adataout);

inst_aI1_aiaddr_x_a8_a_a301_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a8_a_a301 = inst_aI2_ai_a162 & inst_aI1_aadd_474_a8 # !inst_aI2_ai_a162 & (inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a8 # !inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_apc_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a8_a,
	datab => inst_aI2_ai_a162,
	datac => inst_aI1_aadd_474_a8,
	datad => inst_aI2_apc_mux_x_a0_a_a225,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a8_a_a301);

inst_aI1_aiaddr_x_a8_a_a440_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a8_a_a440 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a13_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a8_a_a301)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a13_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_aiaddr_x_a8_a_a301,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a8_a_a440);

inst_aI1_aiaddr_x_a7_a_a291_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a7_a_a291 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a7 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a7 # !inst_aI2_ai_a162 & inst_aI1_apc_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_apc_a7_a,
	datab => inst_aI1_aadd_474_a7,
	datac => inst_aI2_apc_mux_x_a0_a_a225,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a7_a_a291);

inst_aI1_aiaddr_x_a7_a_a430_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a7_a_a430 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a12_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a7_a_a291)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5140",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst3_aaltsyncram_component_aq_a_a12_a,
	datad => inst_aI1_aiaddr_x_a7_a_a291,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a7_a_a430);

rtl_a2780 : stratix_lcell 
-- Equation(s):
-- rtl_a1253 = LCELL(inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1253 # !inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI1_aMux_746_a34 & inst3_aaltsyncram_component_aq_a_a11_a # !inst_aI1_aMux_746_a34 & rtl_a1253))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1253,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst3_aaltsyncram_component_aq_a_a11_a,
	datad => inst_aI1_aMux_746_a34,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1253);

inst_aI1_astack_addrs_c_a7_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a6_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a6_a # !rtl_a966 & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a7_a_a6_a, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a7_a_a6_a,
	datac => rtl_a966,
	datad => inst_aI1_astack_addrs_c_a6_a_a6_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a6_a);

rtl_a6557_I : stratix_lcell 
-- Equation(s):
-- rtl_a6557 = inst_aI1_astack_addrs_c_a6_a_a6_a & (inst_aI1_astack_addrs_c_a7_a_a6_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a6_a & inst_aI1_astack_addrs_c_a7_a_a6_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a6_a,
	datab => inst_aI1_astack_addrs_c_a7_a_a6_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6557);

inst_aI1_astack_addrs_c_a6_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a6_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a5_a_a6_a # !rtl_a966 & rtl_a6557, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DD88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a5_a_a6_a,
	datad => rtl_a6557,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a6_a);

rtl_a6457_I : stratix_lcell 
-- Equation(s):
-- rtl_a6457 = inst_aI1_astack_addrs_c_a6_a_a6_a & (inst_aI1_astack_addrs_c_a5_a_a6_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a6_a & inst_aI1_astack_addrs_c_a5_a_a6_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a6_a,
	datab => inst_aI1_astack_addrs_c_a5_a_a6_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6457);

inst_aI1_astack_addrs_c_a5_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a6_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a6_a & (rtl_a6457 # rtl_a966) # !inst_aI1_astack_addrs_c_a4_a_a6_a & rtl_a6457 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a4_a_a6_a,
	datab => rtl_a6457,
	datac => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a6_a);

rtl_a6357_I : stratix_lcell 
-- Equation(s):
-- rtl_a6357 = inst_aI1_astack_addrs_c_a5_a_a6_a & (inst_aI1_astack_addrs_c_a4_a_a6_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a5_a_a6_a & inst_aI1_astack_addrs_c_a4_a_a6_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a5_a_a6_a,
	datac => inst_aI1_astack_addrs_c_a4_a_a6_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6357);

inst_aI1_astack_addrs_c_a4_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a6_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a6_a & (rtl_a6357 # rtl_a966) # !inst_aI1_astack_addrs_c_a3_a_a6_a & rtl_a6357 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a6_a,
	datab => rtl_a6357,
	datac => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a6_a);

rtl_a6257_I : stratix_lcell 
-- Equation(s):
-- rtl_a6257 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a4_a_a6_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a3_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_astack_addrs_c_a4_a_a6_a,
	datad => inst_aI1_astack_addrs_c_a3_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6257);

inst_aI1_astack_addrs_c_a3_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a6_a = DFFEA(inst_aI1_astack_addrs_c_a2_a_a6_a & (rtl_a966 # rtl_a6257) # !inst_aI1_astack_addrs_c_a2_a_a6_a & !rtl_a966 & rtl_a6257, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a2_a_a6_a,
	datac => rtl_a966,
	datad => rtl_a6257,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a6_a);

rtl_a6157_I : stratix_lcell 
-- Equation(s):
-- rtl_a6157 = inst_aI1_astack_addrs_c_a3_a_a6_a & (inst_aI1_astack_addrs_c_a2_a_a6_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a6_a & inst_aI1_astack_addrs_c_a2_a_a6_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a6_a,
	datac => inst_aI1_astack_addrs_c_a2_a_a6_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6157);

inst_aI1_astack_addrs_c_a2_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a6_a = DFFEA(inst_aI1_astack_addrs_c_a1_a_a6_a & (rtl_a966 # rtl_a6157) # !inst_aI1_astack_addrs_c_a1_a_a6_a & !rtl_a966 & rtl_a6157, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a1_a_a6_a,
	datac => rtl_a966,
	datad => rtl_a6157,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a6_a);

rtl_a6057_I : stratix_lcell 
-- Equation(s):
-- rtl_a6057 = inst_aI1_astack_addrs_c_a1_a_a6_a & (inst_aI1_astack_addrs_c_a2_a_a6_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a1_a_a6_a & inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a2_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a1_a_a6_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_astack_addrs_c_a2_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6057);

inst_aI1_astack_addrs_c_a1_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a6_a = DFFEA(inst_aI1_astack_addrs_c_a0_a_a6_a & (rtl_a6057 # rtl_a966) # !inst_aI1_astack_addrs_c_a0_a_a6_a & rtl_a6057 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a6_a,
	datab => rtl_a6057,
	datac => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a6_a);

inst_aI1_aMux_713_rtl_1918_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_713_rtl_1918_a0 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI2_apc_mux_x_a1_a_a42 # inst_aI1_apc_a6_a) # !inst_aI2_apc_mux_x_a0_a_a8 & !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI1_aadd_474_a6,
	datad => inst_aI1_apc_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_713_rtl_1918_a0);

inst_aI1_aMux_713_rtl_1918_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_713_rtl_1918_a1 = inst_aI1_aMux_713_rtl_1918_a0 & (inst_aI1_astack_addrs_c_a1_a_a6_a # !inst_aI2_apc_mux_x_a1_a_a42) # !inst_aI1_aMux_713_rtl_1918_a0 & inst_aI2_apc_mux_x_a1_a_a42 & rtl_a1253

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => rtl_a1253,
	datac => inst_aI1_astack_addrs_c_a1_a_a6_a,
	datad => inst_aI1_aMux_713_rtl_1918_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_713_rtl_1918_a1);

rtl_a5957_I : stratix_lcell 
-- Equation(s):
-- rtl_a5957 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a6 # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a6_a) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a6_a,
	datab => inst_aI1_aadd_474_a6,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5957);

inst_aI1_astack_addrs_c_a0_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a6_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_713_rtl_1918_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5957, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_aMux_713_rtl_1918_a1,
	datad => rtl_a5957,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a6_a);

inst_aI1_aiaddr_x_a6_a_a354_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a6_a_a354 = inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI1_astack_addrs_c_a0_a_a6_a # !inst_aI2_apc_mux_x_a1_a_a42 # !inst_aI2_apc_mux_x_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a6_a,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a6_a_a354);

inst_aI1_aiaddr_x_a5_a_a410_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a5_a_a410 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a10_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a5_a_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "00CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aiaddr_x_a5_a_a271,
	datab => inst3_aaltsyncram_component_aq_a_a10_a,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a5_a_a410);

inst_aI1_apc_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a5_a_a159 = NRESET_IN_acombout & inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & (inst_aI1_aiaddr_x_a5_a_a345 # inst_aI1_aiaddr_x_a5_a_a410)
-- inst_aI1_apc_a5_a = DFFEA(inst_aI1_aiaddr_x_a5_a_a159, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A080",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => NRESET_IN_acombout,
	datab => inst_aI1_aiaddr_x_a5_a_a345,
	datac => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datad => inst_aI1_aiaddr_x_a5_a_a410,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a5_a_a159,
	regout => inst_aI1_apc_a5_a);

rtl_a2771 : stratix_lcell 
-- Equation(s):
-- rtl_a1252 = LCELL(inst_aI1_aMux_746_a34 & (inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1252 # !inst_aI2_apc_mux_x_a0_a_a8 & inst3_aaltsyncram_component_aq_a_a10_a) # !inst_aI1_aMux_746_a34 & rtl_a1252)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1252,
	datab => inst_aI1_aMux_746_a34,
	datac => inst_aI2_apc_mux_x_a0_a_a8,
	datad => inst3_aaltsyncram_component_aq_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1252);

inst_aI1_aMux_714_rtl_1915_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_714_rtl_1915_a0 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 # rtl_a1252) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a5 & !inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a5,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst_aI2_apc_mux_x_a0_a_a8,
	datad => rtl_a1252,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_714_rtl_1915_a0);

inst_aI1_aMux_714_rtl_1915_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_714_rtl_1915_a1 = inst_aI1_aMux_714_rtl_1915_a0 & (inst_aI1_astack_addrs_c_a1_a_a5_a # !inst_aI2_apc_mux_x_a0_a_a8) # !inst_aI1_aMux_714_rtl_1915_a0 & inst_aI1_apc_a5_a & inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a1_a_a5_a,
	datab => inst_aI1_aMux_714_rtl_1915_a0,
	datac => inst_aI1_apc_a5_a,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_714_rtl_1915_a1);

rtl_a5947_I : stratix_lcell 
-- Equation(s):
-- rtl_a5947 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a5 # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a5_a) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a5_a,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst_aI1_aadd_474_a5,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5947);

inst_aI1_astack_addrs_c_a0_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a5_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_714_rtl_1915_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5947, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_aMux_714_rtl_1915_a1,
	datad => rtl_a5947,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a5_a);

inst_aI1_aiaddr_x_a5_a_a345_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a5_a_a345 = inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI1_astack_addrs_c_a0_a_a5_a # !inst_aI2_apc_mux_x_a1_a_a42 # !inst_aI2_apc_mux_x_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a5_a,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a5_a_a345);

inst3_aaltsyncram_component_aram_block_a0_a_a4_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001001001110100",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000010000000010000",
	mem4 => "00001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010001000110000000101010",
	mem2 => "00000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000000001000110100",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 4,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a4_a_adataout);

inst_aI2_aTC_x_a1_a_a180_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a1_a_a180 = !inst3_aaltsyncram_component_aq_a_a3_a & !inst3_aaltsyncram_component_aq_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst3_aaltsyncram_component_aq_a_a3_a,
	datad => inst3_aaltsyncram_component_aq_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a1_a_a180);

inst_aI2_aTC_x_a1_a_a132_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a1_a_a132 = NRESET_IN_acombout & (inst3_aaltsyncram_component_aq_a_a4_a # inst_aI2_aTD_x_a4_a_a10 & !inst_aI2_aTC_x_a1_a_a180)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst3_aaltsyncram_component_aq_a_a4_a,
	datac => inst_aI2_aTD_x_a4_a_a10,
	datad => inst_aI2_aTC_x_a1_a_a180,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a1_a_a132);

inst_aI2_apc_mux_x_a1_a_a169_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a1_a_a169 = !inst_aI2_aTC_x_a1_a_a132 & inst_aI2_aTC_x_a2_a_a107

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a1_a_a132,
	datac => inst_aI2_aTC_x_a2_a_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a1_a_a169);

inst_aI2_ai_a376_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a376 = inst_aI2_apc_mux_x_a1_a_a169 & (inst_aI2_aint_start_c # !inst_aI3_ai_a402 # !rtl_a3229)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F700",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3229,
	datab => inst_aI3_ai_a402,
	datac => inst_aI2_aint_start_c,
	datad => inst_aI2_apc_mux_x_a1_a_a169,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a376);

inst_aI2_aint_stop_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_aint_stop_x_a2 = !inst_aI2_ai_a409 & inst_aI2_ai_a375 & inst_aI2_ai_a424 & inst_aI2_ai_a376
-- inst_aI2_aint_stop_c = DFFEA(inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4000",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_ai_a409,
	datab => inst_aI2_ai_a375,
	datac => inst_aI2_ai_a424,
	datad => inst_aI2_ai_a376,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aint_stop_x_a2,
	regout => inst_aI2_aint_stop_c);

INT_IN_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_INT_IN,
	combout => INT_IN_acombout);

inst_aI2_aint_start_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_aint_start_c = DFFEA(inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a & inst_aI2_aS_c_a9 & !inst_aI2_aint_stop_c & INT_IN_acombout, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datab => inst_aI2_aS_c_a9,
	datac => inst_aI2_aint_stop_c,
	datad => INT_IN_acombout,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aint_start_c);

inst_aI3_askip_i_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_askip_i = DFFEA(inst_aI3_ai_a394 & rtl_a3229 & inst_aI2_avalid_c & NRESET_IN_acombout, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , inst_aI2_aint_start_c, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a394,
	datab => rtl_a3229,
	datac => inst_aI2_avalid_c,
	datad => NRESET_IN_acombout,
	aclr => NOT_NRESET_IN_acombout,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_askip_i);

inst_aI2_aTC_c_a2_a_aI : stratix_lcell 
-- Equation(s):
-- rtl_a3320 = !inst_aI2_aTC_c_a1_a & inst_aI3_askip_i & F1_TC_c[2] & !inst_aI2_aTC_c_a0_a
-- inst_aI2_aTC_c_a2_a = DFFEA(inst_aI2_aTC_x_a2_a_a107, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "0040",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => inst_aI3_askip_i,
	datac => inst_aI2_aTC_x_a2_a_a107,
	datad => inst_aI2_aTC_c_a0_a,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3320,
	regout => inst_aI2_aTC_c_a2_a);

inst_aI2_aTC_c_a0_a_aI : stratix_lcell 
-- Equation(s):
-- rtl_a24877 = !F1_TC_c[0] & !inst_aI2_aTC_c_a2_a
-- inst_aI2_aTC_c_a0_a = DFFEA(inst_aI2_aTC_x_a0_a_a125, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "000F",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datac => inst_aI2_aTC_x_a0_a_a125,
	datad => inst_aI2_aTC_c_a2_a,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a24877,
	regout => inst_aI2_aTC_c_a0_a);

rtl_a25056_I : stratix_lcell 
-- Equation(s):
-- rtl_a25056 = !inst3_aaltsyncram_component_aq_a_a3_a & !inst3_aaltsyncram_component_aq_a_a0_a & !inst3_aaltsyncram_component_aq_a_a4_a & !inst3_aaltsyncram_component_aq_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a3_a,
	datab => inst3_aaltsyncram_component_aq_a_a0_a,
	datac => inst3_aaltsyncram_component_aq_a_a4_a,
	datad => inst3_aaltsyncram_component_aq_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25056);

rtl_a25067_I : stratix_lcell 
-- Equation(s):
-- rtl_a25067 = inst3_aaltsyncram_component_aq_a_a5_a & inst3_aaltsyncram_component_aq_a_a6_a & inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25067);

rtl_a4791_I : stratix_lcell 
-- Equation(s):
-- rtl_a4791 = inst3_aaltsyncram_component_aq_a_a3_a & (inst3_aaltsyncram_component_aq_a_a2_a # inst3_aaltsyncram_component_aq_a_a1_a # inst3_aaltsyncram_component_aq_a_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a2_a,
	datab => inst3_aaltsyncram_component_aq_a_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a3_a,
	datad => inst3_aaltsyncram_component_aq_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4791);

inst_aI2_aTD_c_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTD_c_a3_a = DFFEA(rtl_a4791 # rtl_a25056 & rtl_a25067 & inst_aI2_aTD_x_a4_a_a10, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FF80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a25056,
	datab => rtl_a25067,
	datac => inst_aI2_aTD_x_a4_a_a10,
	datad => rtl_a4791,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aTD_c_a3_a);

inst_aI2_aTC_c_a1_a_aI : stratix_lcell 
-- Equation(s):
-- rtl_a25045 = inst_aI2_aTD_c_a4_a & !inst_aI2_aTD_c_a3_a & !F1_TC_c[1] & rtl_a24877
-- inst_aI2_aTC_c_a1_a = DFFEA(inst_aI2_aTC_x_a1_a_a132, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "0200",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTD_c_a4_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTC_x_a1_a_a132,
	datad => rtl_a24877,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25045,
	regout => inst_aI2_aTC_c_a1_a);

inst_aI2_aMux_126_rtl_952_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aMux_126_rtl_952_a0 = inst3_aaltsyncram_component_aq_a_a5_a & (inst3_aaltsyncram_component_aq_a_a6_a $ !inst3_aaltsyncram_component_aq_a_a8_a # !inst3_aaltsyncram_component_aq_a_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8A2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aMux_126_rtl_952_a0);

rtl_a4801_I : stratix_lcell 
-- Equation(s):
-- rtl_a4801 = inst3_aaltsyncram_component_aq_a_a0_a & (inst3_aaltsyncram_component_aq_a_a4_a # inst3_aaltsyncram_component_aq_a_a1_a # inst3_aaltsyncram_component_aq_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a0_a,
	datab => inst3_aaltsyncram_component_aq_a_a4_a,
	datac => inst3_aaltsyncram_component_aq_a_a1_a,
	datad => inst3_aaltsyncram_component_aq_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4801);

inst_aI2_aTD_c_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTD_c_a0_a = DFFEA(rtl_a4801 # inst_aI2_aTD_x_a4_a_a10 & inst_aI2_aMux_126_rtl_952_a0 & rtl_a25056, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FF80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTD_x_a4_a_a10,
	datab => inst_aI2_aMux_126_rtl_952_a0,
	datac => rtl_a25056,
	datad => rtl_a4801,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aTD_c_a0_a);

inst_aI2_aMux_124_rtl_946_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aMux_124_rtl_946_a0 = inst3_aaltsyncram_component_aq_a_a7_a & (inst3_aaltsyncram_component_aq_a_a6_a & (inst3_aaltsyncram_component_aq_a_a8_a # !inst3_aaltsyncram_component_aq_a_a5_a) # !inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "848C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a8_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aMux_124_rtl_946_a0);

inst_aI2_aTD_c_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTD_c_a2_a = DFFEA(inst3_aaltsyncram_component_aq_a_a2_a # !inst3_aaltsyncram_component_aq_a_a1_a & rtl_a25056 & inst_aI2_aMux_124_rtl_946_a0, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a2_a,
	datab => inst3_aaltsyncram_component_aq_a_a1_a,
	datac => rtl_a25056,
	datad => inst_aI2_aMux_124_rtl_946_a0,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aTD_c_a2_a);

inst_aI3_aMux_916_rtl_1695_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_916_rtl_1695_a0 = inst_aI2_aTC_c_a1_a $ inst_aI2_aTC_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI2_aTC_c_a1_a,
	datad => inst_aI2_aTC_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_916_rtl_1695_a0);

inst_aI2_aMux_125_rtl_949_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aMux_125_rtl_949_a0 = inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a8_a & (inst3_aaltsyncram_component_aq_a_a5_a $ inst3_aaltsyncram_component_aq_a_a6_a) # !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5708",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a7_a,
	datab => inst3_aaltsyncram_component_aq_a_a5_a,
	datac => inst3_aaltsyncram_component_aq_a_a8_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aMux_125_rtl_949_a0);

inst_aI2_aTD_c_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTD_c_a1_a = DFFEA(inst3_aaltsyncram_component_aq_a_a1_a # !inst3_aaltsyncram_component_aq_a_a2_a & rtl_a25056 & inst_aI2_aMux_125_rtl_949_a0, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a2_a,
	datab => inst3_aaltsyncram_component_aq_a_a1_a,
	datac => rtl_a25056,
	datad => inst_aI2_aMux_125_rtl_949_a0,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aTD_c_a1_a);

rtl_a5244_I : stratix_lcell 
-- Equation(s):
-- rtl_a5244 = inst_aI3_aacc_c_a0_a_a32_a & (inst_aI2_aTD_c_a1_a # inst_aI2_aTD_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a32_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5244);

rtl_a4809_I : stratix_lcell 
-- Equation(s):
-- rtl_a4809 = inst_aI2_aTC_c_a2_a & !inst_aI2_aTC_c_a0_a & !inst_aI2_aTC_c_a1_a # !inst_aI2_aTC_c_a2_a & !inst_aI2_aTD_c_a4_a & (!inst_aI2_aTC_c_a1_a # !inst_aI2_aTC_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "011B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI2_aTD_c_a4_a,
	datac => inst_aI2_aTC_c_a0_a,
	datad => inst_aI2_aTC_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4809);

inst_aI3_aacc_a0_a_a32_a_a12834_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a32_a_a12834 = NRESET_IN_acombout & rtl_a4809 & inst_aI2_avalid_c & inst_aI3_ai_a394

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => rtl_a4809,
	datac => inst_aI2_avalid_c,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a32_a_a12834);

inst_aI3_aacc_a0_a_a31_a_a12832_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a31_a_a12832 = rtl_a4809 & inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_ai_a402 & !inst_aI2_aTC_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI3_ai_a402,
	datad => inst_aI2_aTC_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a31_a_a12832);

inst_aI4_adata_ox_a0_a_a31_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a0_a_a31 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a0_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a0_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a0_a_a31);

inst_aI4_ai_a2401_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2401 = inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a6_a & inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a7_a & (inst3_aaltsyncram_component_aq_a_a6_a $ inst3_aaltsyncram_component_aq_a_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0F30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2401);

inst_aI2_andre_x_a68_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_andre_x_a68 = inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a & (inst_aI2_aint_start_c # !rtl_a3229 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI2_aint_start_c,
	datac => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datad => rtl_a3229,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_andre_x_a68);

inst_aI2_apc_mux_x_a1_a_a170_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a1_a_a170 = inst_aI2_ai_a375 & (inst_aI2_aint_start_c # !rtl_a3229 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI2_aint_start_c,
	datac => inst_aI2_ai_a375,
	datad => rtl_a3229,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a1_a_a170);

inst_aI4_ai_a2224_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2224 = inst_aI2_aTC_x_a0_a_a125 & !inst_aI2_aTC_x_a2_a_a107 & !inst_aI2_aTC_x_a1_a_a132 & inst_aI2_apc_mux_x_a1_a_a170

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a0_a_a125,
	datab => inst_aI2_aTC_x_a2_a_a107,
	datac => inst_aI2_aTC_x_a1_a_a132,
	datad => inst_aI2_apc_mux_x_a1_a_a170,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2224);

inst_aI4_ai_a2193_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2193 = inst_aI2_andre_x_a68 & inst_aI4_ai_a2224 & (inst_aI2_ai_a13 # !inst_aI2_ai_a375)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a375,
	datab => inst_aI2_andre_x_a68,
	datac => inst_aI4_ai_a2224,
	datad => inst_aI2_ai_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2193);

inst3_aaltsyncram_component_aram_block_a0_a_a29_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 29,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a29_a_adataout);

inst3_aaltsyncram_component_aram_block_a0_a_a31_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 31,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a31_a_adataout);

inst3_aaltsyncram_component_aram_block_a0_a_a28_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	ram_block_type => "auto",
	logical_ram_name => "lpm_code:inst3|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../romT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_write_enable_clock => "none",
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 28,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_aaddress,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst3_aaltsyncram_component_aram_block_a0_a_a28_a_adataout);

inst_aI4_ai_a2281_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2281 = !inst3_aaltsyncram_component_aq_a_a29_a & !inst3_aaltsyncram_component_aq_a_a27_a & !inst3_aaltsyncram_component_aq_a_a28_a & !inst3_aaltsyncram_component_aq_a_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a29_a,
	datab => inst3_aaltsyncram_component_aq_a_a27_a,
	datac => inst3_aaltsyncram_component_aq_a_a28_a,
	datad => inst3_aaltsyncram_component_aq_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2281);

inst_aI4_ai_a2303_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2303 = !inst3_aaltsyncram_component_aq_a_a21_a & !inst3_aaltsyncram_component_aq_a_a19_a & !inst3_aaltsyncram_component_aq_a_a18_a & !inst3_aaltsyncram_component_aq_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a21_a,
	datab => inst3_aaltsyncram_component_aq_a_a19_a,
	datac => inst3_aaltsyncram_component_aq_a_a18_a,
	datad => inst3_aaltsyncram_component_aq_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2303);

inst_aI4_ai_a2276_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2276 = !inst3_aaltsyncram_component_aq_a_a30_a & !inst3_aaltsyncram_component_aq_a_a31_a & !inst3_aaltsyncram_component_aq_a_a8_a & !inst3_aaltsyncram_component_aq_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a30_a,
	datab => inst3_aaltsyncram_component_aq_a_a31_a,
	datac => inst3_aaltsyncram_component_aq_a_a8_a,
	datad => inst3_aaltsyncram_component_aq_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2276);

inst_aI4_ai_a2290_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2290 = !inst3_aaltsyncram_component_aq_a_a22_a & !inst3_aaltsyncram_component_aq_a_a24_a & !inst3_aaltsyncram_component_aq_a_a23_a & !inst3_aaltsyncram_component_aq_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a22_a,
	datab => inst3_aaltsyncram_component_aq_a_a24_a,
	datac => inst3_aaltsyncram_component_aq_a_a23_a,
	datad => inst3_aaltsyncram_component_aq_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2290);

inst_aI4_ai_a2378_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2378 = inst_aI4_ai_a2281 & inst_aI4_ai_a2303 & inst_aI4_ai_a2276 & inst_aI4_ai_a2290

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a2281,
	datab => inst_aI4_ai_a2303,
	datac => inst_aI4_ai_a2276,
	datad => inst_aI4_ai_a2290,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2378);

inst_aI4_ai_a2341_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2341 = !inst3_aaltsyncram_component_aq_a_a13_a & !inst3_aaltsyncram_component_aq_a_a11_a & !inst3_aaltsyncram_component_aq_a_a12_a & !inst3_aaltsyncram_component_aq_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a13_a,
	datab => inst3_aaltsyncram_component_aq_a_a11_a,
	datac => inst3_aaltsyncram_component_aq_a_a12_a,
	datad => inst3_aaltsyncram_component_aq_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2341);

inst_aI4_ai_a2373_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2373 = !inst3_aaltsyncram_component_aq_a_a17_a & !inst3_aaltsyncram_component_aq_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst3_aaltsyncram_component_aq_a_a17_a,
	datad => inst3_aaltsyncram_component_aq_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2373);

inst_aI4_ai_a2383_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2383 = !inst3_aaltsyncram_component_aq_a_a14_a & !inst3_aaltsyncram_component_aq_a_a15_a & inst_aI4_ai_a2341 & inst_aI4_ai_a2373

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a14_a,
	datab => inst3_aaltsyncram_component_aq_a_a15_a,
	datac => inst_aI4_ai_a2341,
	datad => inst_aI4_ai_a2373,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2383);

inst_aI4_andre_x_a26_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_andre_x_a26 = inst_aI4_ai_a2401 & inst_aI4_ai_a2378 & inst_aI4_ai_a2383 # !inst_aI4_ai_a2193

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a2401,
	datab => inst_aI4_ai_a2193,
	datac => inst_aI4_ai_a2378,
	datad => inst_aI4_ai_a2383,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_andre_x_a26);

inst_aI4_ai_a83_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a83 = NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => NRESET_IN_acombout,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a83);

inst_aI4_ai_a2390_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2390 = inst_aI4_ai_a2378 & inst_aI4_ai_a2383

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_ai_a2378,
	datad => inst_aI4_ai_a2383,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2390);

inst_aI4_aiinc_we_x_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_we_x_a5 = NRESET_IN_acombout & inst_aI2_andwe_x_a61 & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI4_ai_a2390

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI2_andwe_x_a61,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI4_ai_a2390,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_we_x_a5);

inst_aI4_aireg_we_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_we_c = DFFEA(inst3_aaltsyncram_component_aq_a_a5_a & inst_aI4_aiinc_we_x_a5 & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a6_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst_aI4_aiinc_we_x_a5,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_we_c);

inst_aI4_aadd_430_rtl_3517_a2052_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a2052 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & !inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datab => NRESET_IN_acombout,
	datac => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a2052);

inst_aI4_areduce_nor_429_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_areduce_nor_429 = inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_areduce_nor_429);

inst_aI4_ai_a544_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a544 = !inst_aI4_areduce_nor_429 & inst_aI4_ai_a2390 & (inst_aI2_andwe_x_a61 # inst_aI4_ai_a2193)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4440",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_areduce_nor_429,
	datab => inst_aI4_ai_a2390,
	datac => inst_aI2_andwe_x_a61,
	datad => inst_aI4_ai_a2193,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a544);

inst_aI4_aiinc_we_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_we_c = DFFEA(!inst3_aaltsyncram_component_aq_a_a5_a & inst_aI4_aiinc_we_x_a5 & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst_aI4_aiinc_we_x_a5,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_we_c);

inst_aI4_aireg_i_a26_a_a26_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a26_a_a26 = NRESET_IN_acombout & inst_aI2_aint_start_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => NRESET_IN_acombout,
	datad => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aireg_i_a26_a_a26);

inst_aI4_aiinc_i_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a0_a_a8 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a0_a
-- inst_aI4_aiinc_i_a0_a = DFFEA(inst_aI4_aiinc_x_a0_a_a8, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_we_c,
	datab => inst_aI4_ai_a83,
	datac => inst_aI3_aacc_c_a0_a_a0_a,
	datad => inst_aI4_aiinc_c_a0_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a0_a_a8,
	regout => inst_aI4_aiinc_i_a0_a);

inst_aI4_aiinc_c_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a0_a = DFFEA(inst_aI4_aiinc_i_a0_a & (inst_aI4_aiinc_x_a0_a_a8 # inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_i_a0_a & inst_aI4_aiinc_x_a0_a_a8 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_i_a0_a,
	datab => inst_aI4_aiinc_x_a0_a_a8,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a0_a);

inst_aI4_aadd_430_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a0 = inst_aI4_aiinc_c_a0_a $ inst_aI4_aireg_c_a0_a
-- inst_aI4_aadd_430_a0COUT0 = CARRY(inst_aI4_aiinc_c_a0_a & inst_aI4_aireg_c_a0_a)
-- inst_aI4_aadd_430_a0COUT1 = CARRY(inst_aI4_aiinc_c_a0_a & inst_aI4_aireg_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a0_a,
	datab => inst_aI4_aireg_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a0,
	cout0 => inst_aI4_aadd_430_a0COUT0,
	cout1 => inst_aI4_aadd_430_a0COUT1);

inst_aI4_aadd_430_rtl_3517_a428_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a428 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a0 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_a0,
	datad => inst_aI4_aireg_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a428);

inst_aI4_aadd_430_rtl_3517_a106_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a106 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a106);

inst_aI4_aadd_430_rtl_3517_a422_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a422 = inst_aI4_aadd_430_a0 & (inst_aI4_ai_a544 # inst_aI4_aireg_c_a0_a) # !inst_aI4_aadd_430_a0 & !inst_aI4_ai_a544 & inst_aI4_aireg_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aadd_430_a0,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a422);

inst_aI4_aireg_i_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a0_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a422, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a422,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a0_a);

inst_aI4_aireg_c_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a0_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a0_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a428 # inst_aI4_aadd_430_rtl_3517_a106), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FE54",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a2,
	datab => inst_aI4_aadd_430_rtl_3517_a428,
	datac => inst_aI4_aadd_430_rtl_3517_a106,
	datad => inst_aI4_aireg_i_a0_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a0_a);

inst_aI5_adaddr_c_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a0_a_a323 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a5_a # inst_aI4_aireg_c_a0_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a0_a = DFFEA(inst_aI4_adaddr_x_a0_a_a323, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aireg_c_a0_a,
	datac => inst_aI4_ai_a544,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a0_a_a323,
	regout => inst_aI5_adaddr_c_a0_a);

inst_aI5_ai_a107_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a107 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a0_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a0_a_a323 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI4_ai_a83,
	datac => inst_aI5_adaddr_c_a0_a,
	datad => inst_aI4_adaddr_x_a0_a_a323,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a107);

inst_aI3_aacc_a0_a_a1_a_a758_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a1_a_a758 = inst_aI3_aacc_c_a0_a_a1_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a1_a_a758);

rtl_a2210_I : stratix_lcell 
-- Equation(s):
-- rtl_a2210 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a1_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5ACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2210);

inst_aI3_adata_x_a0_a_a10780_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a0_a_a10780 = NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & (!rtl_a24877 # !inst_aI2_aTC_c_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI2_aTC_c_a1_a,
	datac => rtl_a24877,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a0_a_a10780);

inst_aI4_aadd_430_rtl_3517_a100_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a100 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a100);

inst_aI4_aiinc_i_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a2_a_a17 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a2_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a2_a
-- inst_aI4_aiinc_i_a2_a = DFFEA(inst_aI4_aiinc_x_a2_a_a17, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA40",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_we_c,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aiinc_c_a2_a,
	datad => inst_aI3_aacc_c_a0_a_a2_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a2_a_a17,
	regout => inst_aI4_aiinc_i_a2_a);

inst_aI4_aiinc_c_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a2_a = DFFEA(inst_aI4_aiinc_x_a2_a_a17 & (inst_aI4_aiinc_i_a2_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a2_a_a17 & inst_aI4_aiinc_i_a2_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_x_a2_a_a17,
	datac => inst_aI4_aiinc_i_a2_a,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a2_a);

inst_aI4_aadd_430_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a1 = inst_aI4_aiinc_c_a1_a $ inst_aI4_aireg_c_a1_a $ inst_aI4_aadd_430_a0COUT0
-- inst_aI4_aadd_430_a1COUT0 = CARRY(inst_aI4_aiinc_c_a1_a & !inst_aI4_aireg_c_a1_a & !inst_aI4_aadd_430_a0COUT0 # !inst_aI4_aiinc_c_a1_a & (!inst_aI4_aadd_430_a0COUT0 # !inst_aI4_aireg_c_a1_a))
-- inst_aI4_aadd_430_a1COUT1 = CARRY(inst_aI4_aiinc_c_a1_a & !inst_aI4_aireg_c_a1_a & !inst_aI4_aadd_430_a0COUT1 # !inst_aI4_aiinc_c_a1_a & (!inst_aI4_aadd_430_a0COUT1 # !inst_aI4_aireg_c_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a1_a,
	datab => inst_aI4_aireg_c_a1_a,
	cin0 => inst_aI4_aadd_430_a0COUT0,
	cin1 => inst_aI4_aadd_430_a0COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a1,
	cout0 => inst_aI4_aadd_430_a1COUT0,
	cout1 => inst_aI4_aadd_430_a1COUT1);

inst_aI4_aadd_430_a2_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a2 = inst_aI4_aiinc_c_a2_a $ inst_aI4_aireg_c_a2_a $ !inst_aI4_aadd_430_a1COUT0
-- inst_aI4_aadd_430_a2COUT = CARRY(inst_aI4_aiinc_c_a2_a & (inst_aI4_aireg_c_a2_a # !inst_aI4_aadd_430_a1COUT1) # !inst_aI4_aiinc_c_a2_a & inst_aI4_aireg_c_a2_a & !inst_aI4_aadd_430_a1COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a2_a,
	datab => inst_aI4_aireg_c_a2_a,
	cin0 => inst_aI4_aadd_430_a1COUT0,
	cin1 => inst_aI4_aadd_430_a1COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a2,
	cout => inst_aI4_aadd_430_a2COUT);

inst_aI4_aadd_430_rtl_3517_a402_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a402 = inst_aI4_aireg_c_a2_a & (inst_aI4_aadd_430_a2 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a2_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a2_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a402);

inst_aI4_aireg_i_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a2_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a2_a # !inst_aI4_aireg_we_c & inst_aI4_aadd_430_rtl_3517_a402 & inst_aI4_ai_a83, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a402,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a2_a);

inst_aI4_aadd_430_rtl_3517_a408_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a408 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a2 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a2_a,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a408);

inst_aI4_aireg_c_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a2_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a2_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a100 # inst_aI4_aadd_430_rtl_3517_a408), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a100,
	datab => inst_aI4_aireg_i_a2_a,
	datac => inst_aI4_aadd_430_rtl_3517_a408,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a2_a);

inst_aI3_adata_x_a2_a_a1924_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a2_a_a1924 = inst_aI4_aiinc_c_a2_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a2_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a2_a_a1924);

inst_aI4_areduce_nor_432_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_areduce_nor_432 = inst3_aaltsyncram_component_aq_a_a6_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_areduce_nor_432);

inst_aI4_adexp_we_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adexp_we_c = DFFEA(!inst3_aaltsyncram_component_aq_a_a6_a & inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a5_a & inst_aI4_aiinc_we_x_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst_aI4_aiinc_we_x_a5,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adexp_we_c);

inst_aI4_adata_exp_i_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a2_a_a8 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a2_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a2_a
-- inst_aI4_adata_exp_i_a2_a = DFFEA(inst_aI4_adata_exp_x_a2_a_a8, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_c_a2_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a2_a_a8,
	regout => inst_aI4_adata_exp_i_a2_a);

inst_aI4_adata_exp_c_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a2_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a2_a # !inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_x_a2_a_a8, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_adata_exp_i_a2_a,
	datad => inst_aI4_adata_exp_x_a2_a_a8,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a2_a);

inst_aI3_adata_x_a2_a_a1923_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a2_a_a1923 = inst_aI4_adata_exp_c_a2_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a2_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a2_a_a1923);

inst_aI3_adata_x_a2_a_a1927_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a2_a_a1927 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a2_a_a1924 # inst_aI3_adata_x_a2_a_a1923) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a2_a,
	datab => inst_aI3_adata_x_a2_a_a1924,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a2_a_a1923,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a2_a_a1927);

inst_aI5_adaddr_c_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a2_a_a309 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a7_a # inst_aI4_aireg_c_a2_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a2_a = DFFEA(inst_aI4_adaddr_x_a2_a_a309, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F800",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a2_a,
	datab => inst_aI4_ai_a544,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a2_a_a309,
	regout => inst_aI5_adaddr_c_a2_a);

inst_aI5_ai_a101_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a101 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a2_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a2_a_a309) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a2_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI4_adaddr_x_a2_a_a309,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a101);

inst_aI3_aacc_a0_a_a3_a_a738_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a3_a_a738 = inst_aI3_aacc_c_a0_a_a3_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_c_a0_a_a3_a,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a3_a_a738);

inst_aI3_aacc_a0_a_a4_a_a728_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a4_a_a728 = inst_aI3_aacc_c_a0_a_a4_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4C40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a4_a_a728);

inst_aI3_aacc_a0_a_a15_a_a618_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a15_a_a618 = inst_aI3_aacc_c_a0_a_a15_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_c_a0_a_a15_a,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a15_a_a618);

inst_aI4_aiinc_i_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a4_a_a20 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a4_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a4_a
-- inst_aI4_aiinc_i_a4_a = DFFEA(inst_aI4_aiinc_x_a4_a_a20, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI4_aiinc_c_a4_a,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a4_a_a20,
	regout => inst_aI4_aiinc_i_a4_a);

inst_aI4_aiinc_c_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a4_a = DFFEA(inst_aI4_aiinc_i_a4_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a4_a_a20) # !inst_aI4_aiinc_i_a4_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a4_a_a20, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a4_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a4_a_a20,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a4_a);

inst_aI4_aiinc_i_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a3_a_a14 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a3_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a3_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a3_a = DFFEA(inst_aI4_aiinc_x_a3_a_a14, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a3_a,
	datab => inst_aI4_aiinc_we_c,
	datac => inst_aI4_aiinc_c_a3_a,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a3_a_a14,
	regout => inst_aI4_aiinc_i_a3_a);

inst_aI4_aiinc_c_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a3_a = DFFEA(inst_aI4_aiinc_x_a3_a_a14 & (inst_aI4_aiinc_i_a3_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a3_a_a14 & inst_aI4_aiinc_i_a3_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_x_a3_a_a14,
	datac => inst_aI4_aiinc_i_a3_a,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a3_a);

inst_aI4_aadd_430_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a3 = inst_aI4_aiinc_c_a3_a $ inst_aI4_aireg_c_a3_a $ inst_aI4_aadd_430_a2COUT
-- inst_aI4_aadd_430_a3COUT0 = CARRY(inst_aI4_aiinc_c_a3_a & !inst_aI4_aireg_c_a3_a & !inst_aI4_aadd_430_a2COUT # !inst_aI4_aiinc_c_a3_a & (!inst_aI4_aadd_430_a2COUT # !inst_aI4_aireg_c_a3_a))
-- inst_aI4_aadd_430_a3COUT1 = CARRY(inst_aI4_aiinc_c_a3_a & !inst_aI4_aireg_c_a3_a & !inst_aI4_aadd_430_a2COUT # !inst_aI4_aiinc_c_a3_a & (!inst_aI4_aadd_430_a2COUT # !inst_aI4_aireg_c_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a3_a,
	datab => inst_aI4_aireg_c_a3_a,
	cin => inst_aI4_aadd_430_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a3,
	cout0 => inst_aI4_aadd_430_a3COUT0,
	cout1 => inst_aI4_aadd_430_a3COUT1);

inst_aI4_aadd_430_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a4 = inst_aI4_aireg_c_a4_a $ inst_aI4_aiinc_c_a4_a $ !(!inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a3COUT0) # (inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a3COUT1)
-- inst_aI4_aadd_430_a4COUT0 = CARRY(inst_aI4_aireg_c_a4_a & (inst_aI4_aiinc_c_a4_a # !inst_aI4_aadd_430_a3COUT0) # !inst_aI4_aireg_c_a4_a & inst_aI4_aiinc_c_a4_a & !inst_aI4_aadd_430_a3COUT0)
-- inst_aI4_aadd_430_a4COUT1 = CARRY(inst_aI4_aireg_c_a4_a & (inst_aI4_aiinc_c_a4_a # !inst_aI4_aadd_430_a3COUT1) # !inst_aI4_aireg_c_a4_a & inst_aI4_aiinc_c_a4_a & !inst_aI4_aadd_430_a3COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a4_a,
	datab => inst_aI4_aiinc_c_a4_a,
	cin => inst_aI4_aadd_430_a2COUT,
	cin0 => inst_aI4_aadd_430_a3COUT0,
	cin1 => inst_aI4_aadd_430_a3COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a4,
	cout0 => inst_aI4_aadd_430_a4COUT0,
	cout1 => inst_aI4_aadd_430_a4COUT1);

inst_aI4_aadd_430_rtl_3517_a382_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a382 = inst_aI4_ai_a544 & inst_aI4_aadd_430_a4 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_a4,
	datad => inst_aI4_aireg_c_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a382);

inst_aI4_aireg_i_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a4_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a4_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a382, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_we_c,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aadd_430_rtl_3517_a382,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a4_a);

inst_aI4_aadd_430_rtl_3517_a94_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a94 = inst_aI3_aacc_c_a0_a_a4_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI3_aacc_c_a0_a_a4_a,
	datad => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a94);

inst_aI4_aadd_430_rtl_3517_a388_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a388 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a4 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_a4,
	datad => inst_aI4_aireg_c_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a388);

inst_aI4_aireg_c_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a4_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a4_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a94 # inst_aI4_aadd_430_rtl_3517_a388), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a4_a,
	datab => inst_aI4_aadd_430_rtl_3517_a94,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a388,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a4_a);

inst_aI5_adaddr_c_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a4_a_a295 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a9_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a4_a)
-- inst_aI5_adaddr_c_a4_a = DFFEA(inst_aI4_adaddr_x_a4_a_a295, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aireg_c_a4_a,
	datad => inst3_aaltsyncram_component_aq_a_a9_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a4_a_a295,
	regout => inst_aI5_adaddr_c_a4_a);

inst_aI5_ai_a95_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a95 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a4_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a4_a_a295) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a83,
	datab => inst_aI5_adaddr_c_a4_a,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI4_adaddr_x_a4_a_a295,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a95);

inst_aI3_areduce_nor_356_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_356 = inst_aI2_aTC_c_a2_a # inst_aI2_aTC_c_a0_a # !inst_aI2_aTC_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI2_aTC_c_a1_a,
	datad => inst_aI2_aTC_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_356);

inst_aI3_ai_a74_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a74 = inst_aI3_aacc_c_a0_a_a6_a # inst_aI3_adata_x_a6_a_a738 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FBFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_adata_x_a6_a_a738,
	datad => inst_aI2_adata_is_c_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a74);

inst_aI4_adata_ox_a3_a_a28_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a3_a_a28 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI3_aacc_c_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a3_a_a28);

inst_aI4_aiinc_i_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a6_a_a2 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a6_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a6_a
-- inst_aI4_aiinc_i_a6_a = DFFEA(inst_aI4_aiinc_x_a6_a_a2, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aiinc_we_c,
	datac => inst_aI3_aacc_c_a0_a_a6_a,
	datad => inst_aI4_aiinc_c_a6_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a6_a_a2,
	regout => inst_aI4_aiinc_i_a6_a);

inst_aI4_aiinc_c_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a6_a = DFFEA(inst_aI4_aiinc_x_a6_a_a2 & (inst_aI4_aiinc_i_a6_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a6_a_a2 & inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_i_a6_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_x_a6_a_a2,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_i_a6_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a6_a);

inst_aI4_aiinc_i_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a5_a_a5 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a5_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a5_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a5_a = DFFEA(inst_aI4_aiinc_x_a5_a_a5, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI4_aiinc_c_a5_a,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a5_a_a5,
	regout => inst_aI4_aiinc_i_a5_a);

inst_aI4_aiinc_c_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a5_a = DFFEA(inst_aI4_aiinc_i_a5_a & (inst_aI4_aiinc_x_a5_a_a5 # inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_i_a5_a & inst_aI4_aiinc_x_a5_a_a5 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_i_a5_a,
	datac => inst_aI4_aiinc_x_a5_a_a5,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a5_a);

inst_aI4_aadd_430_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a5 = inst_aI4_aireg_c_a5_a $ inst_aI4_aiinc_c_a5_a $ (!inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a4COUT0) # (inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a4COUT1)
-- inst_aI4_aadd_430_a5COUT0 = CARRY(inst_aI4_aireg_c_a5_a & !inst_aI4_aiinc_c_a5_a & !inst_aI4_aadd_430_a4COUT0 # !inst_aI4_aireg_c_a5_a & (!inst_aI4_aadd_430_a4COUT0 # !inst_aI4_aiinc_c_a5_a))
-- inst_aI4_aadd_430_a5COUT1 = CARRY(inst_aI4_aireg_c_a5_a & !inst_aI4_aiinc_c_a5_a & !inst_aI4_aadd_430_a4COUT1 # !inst_aI4_aireg_c_a5_a & (!inst_aI4_aadd_430_a4COUT1 # !inst_aI4_aiinc_c_a5_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a5_a,
	datab => inst_aI4_aiinc_c_a5_a,
	cin => inst_aI4_aadd_430_a2COUT,
	cin0 => inst_aI4_aadd_430_a4COUT0,
	cin1 => inst_aI4_aadd_430_a4COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a5,
	cout0 => inst_aI4_aadd_430_a5COUT0,
	cout1 => inst_aI4_aadd_430_a5COUT1);

inst_aI4_aadd_430_a6_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a6 = inst_aI4_aireg_c_a6_a $ inst_aI4_aiinc_c_a6_a $ !(!inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a5COUT0) # (inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a5COUT1)
-- inst_aI4_aadd_430_a6COUT0 = CARRY(inst_aI4_aireg_c_a6_a & (inst_aI4_aiinc_c_a6_a # !inst_aI4_aadd_430_a5COUT0) # !inst_aI4_aireg_c_a6_a & inst_aI4_aiinc_c_a6_a & !inst_aI4_aadd_430_a5COUT0)
-- inst_aI4_aadd_430_a6COUT1 = CARRY(inst_aI4_aireg_c_a6_a & (inst_aI4_aiinc_c_a6_a # !inst_aI4_aadd_430_a5COUT1) # !inst_aI4_aireg_c_a6_a & inst_aI4_aiinc_c_a6_a & !inst_aI4_aadd_430_a5COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a6_a,
	datab => inst_aI4_aiinc_c_a6_a,
	cin => inst_aI4_aadd_430_a2COUT,
	cin0 => inst_aI4_aadd_430_a5COUT0,
	cin1 => inst_aI4_aadd_430_a5COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a6,
	cout0 => inst_aI4_aadd_430_a6COUT0,
	cout1 => inst_aI4_aadd_430_a6COUT1);

inst_aI4_aadd_430_rtl_3517_a362_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a362 = inst_aI4_aireg_c_a6_a & (inst_aI4_aadd_430_a6 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a6_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a6_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a362);

inst_aI4_aireg_i_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a6_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a6_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a362, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_we_c,
	datab => inst_aI4_ai_a83,
	datac => inst_aI3_aacc_c_a0_a_a6_a,
	datad => inst_aI4_aadd_430_rtl_3517_a362,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a6_a);

inst_aI4_aadd_430_rtl_3517_a88_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a88 = inst_aI3_aacc_c_a0_a_a6_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a88);

inst_aI4_aadd_430_rtl_3517_a368_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a368 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a6 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a6_a,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a368);

inst_aI4_aireg_c_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a6_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a6_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a88 # inst_aI4_aadd_430_rtl_3517_a368), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a6_a,
	datab => inst_aI4_aadd_430_rtl_3517_a88,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a368,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a6_a);

inst_aI5_adaddr_c_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a6_a_a281 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a11_a # inst_aI4_aireg_c_a6_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a6_a = DFFEA(inst_aI4_adaddr_x_a6_a_a281, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a6_a,
	datab => inst3_aaltsyncram_component_aq_a_a11_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a6_a_a281,
	regout => inst_aI5_adaddr_c_a6_a);

inst_aI5_ai_a89_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a89 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a6_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a6_a_a281 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI5_adaddr_c_a6_a,
	datac => inst_aI4_adaddr_x_a6_a_a281,
	datad => inst_aI4_ai_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a89);

inst_aI3_aacc_a0_a_a7_a_a698_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a7_a_a698 = inst_aI3_aacc_c_a0_a_a7_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "40C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI3_ai_a394,
	datad => rtl_a4809,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a7_a_a698);

rtl_a2048_I : stratix_lcell 
-- Equation(s):
-- rtl_a2048 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a7_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5CAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2048);

inst_aI3_aacc_a0_a_a8_a_a688_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a8_a_a688 = inst_aI3_aacc_c_a0_a_a8_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_ai_a394,
	datac => rtl_a4809,
	datad => inst_aI3_aacc_c_a0_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a8_a_a688);

inst_aI3_aacc_a0_a_a19_a_a578_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a19_a_a578 = inst_aI3_aacc_c_a0_a_a19_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a19_a_a578);

inst_aI4_aiinc_i_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a8_a_a77 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a8_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a8_a
-- inst_aI4_aiinc_i_a8_a = DFFEA(inst_aI4_aiinc_x_a8_a_a77, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI4_aiinc_c_a8_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a8_a_a77,
	regout => inst_aI4_aiinc_i_a8_a);

inst_aI4_aiinc_c_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a8_a = DFFEA(inst_aI4_aiinc_i_a8_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a8_a_a77) # !inst_aI4_aiinc_i_a8_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a8_a_a77, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a8_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a8_a_a77,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a8_a);

inst_aI4_aiinc_i_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a7_a_a80 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a7_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a7_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a7_a = DFFEA(inst_aI4_aiinc_x_a7_a_a80, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_we_c,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI4_aiinc_c_a7_a,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a7_a_a80,
	regout => inst_aI4_aiinc_i_a7_a);

inst_aI4_aiinc_c_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a7_a = DFFEA(inst_aI4_aiinc_i_a7_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a7_a_a80) # !inst_aI4_aiinc_i_a7_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a7_a_a80, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a7_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a7_a_a80,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a7_a);

inst_aI4_aadd_430_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a7 = inst_aI4_aireg_c_a7_a $ inst_aI4_aiinc_c_a7_a $ (!inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a6COUT0) # (inst_aI4_aadd_430_a2COUT & inst_aI4_aadd_430_a6COUT1)
-- inst_aI4_aadd_430_a7COUT = CARRY(inst_aI4_aireg_c_a7_a & !inst_aI4_aiinc_c_a7_a & !inst_aI4_aadd_430_a6COUT1 # !inst_aI4_aireg_c_a7_a & (!inst_aI4_aadd_430_a6COUT1 # !inst_aI4_aiinc_c_a7_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a7_a,
	datab => inst_aI4_aiinc_c_a7_a,
	cin => inst_aI4_aadd_430_a2COUT,
	cin0 => inst_aI4_aadd_430_a6COUT0,
	cin1 => inst_aI4_aadd_430_a6COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a7,
	cout => inst_aI4_aadd_430_a7COUT);

inst_aI4_aadd_430_a8_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a8 = inst_aI4_aireg_c_a8_a $ inst_aI4_aiinc_c_a8_a $ !inst_aI4_aadd_430_a7COUT
-- inst_aI4_aadd_430_a8COUT0 = CARRY(inst_aI4_aireg_c_a8_a & (inst_aI4_aiinc_c_a8_a # !inst_aI4_aadd_430_a7COUT) # !inst_aI4_aireg_c_a8_a & inst_aI4_aiinc_c_a8_a & !inst_aI4_aadd_430_a7COUT)
-- inst_aI4_aadd_430_a8COUT1 = CARRY(inst_aI4_aireg_c_a8_a & (inst_aI4_aiinc_c_a8_a # !inst_aI4_aadd_430_a7COUT) # !inst_aI4_aireg_c_a8_a & inst_aI4_aiinc_c_a8_a & !inst_aI4_aadd_430_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a8_a,
	datab => inst_aI4_aiinc_c_a8_a,
	cin => inst_aI4_aadd_430_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a8,
	cout0 => inst_aI4_aadd_430_a8COUT0,
	cout1 => inst_aI4_aadd_430_a8COUT1);

inst_aI4_aadd_430_rtl_3517_a342_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a342 = inst_aI4_aireg_c_a8_a & (inst_aI4_aadd_430_a8 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a8_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a8_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a342);

inst_aI4_aireg_i_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a8_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a8_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a342, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI4_aireg_we_c,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aadd_430_rtl_3517_a342,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a8_a);

inst_aI4_aadd_430_rtl_3517_a82_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a82 = inst_aI3_aacc_c_a0_a_a8_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datad => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a82);

inst_aI4_aadd_430_rtl_3517_a348_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a348 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a8 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a8,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a348);

inst_aI4_aireg_c_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a8_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a8_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a82 # inst_aI4_aadd_430_rtl_3517_a348), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a8_a,
	datab => inst_aI4_aadd_430_rtl_3517_a82,
	datac => inst_aI4_aadd_430_rtl_3517_a348,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a8_a);

inst_aI5_adaddr_c_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a8_a_a267 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a13_a # inst_aI4_aireg_c_a8_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a8_a = DFFEA(inst_aI4_adaddr_x_a8_a_a267, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a8_a,
	datab => inst3_aaltsyncram_component_aq_a_a13_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_ai_a544,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a8_a_a267,
	regout => inst_aI5_adaddr_c_a8_a);

inst_aI5_ai_a83_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a83 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a8_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a8_a_a267) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adaddr_x_a8_a_a267,
	datab => inst_aI5_adaddr_c_a8_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_andre_x_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a83);

inst_aI3_aacc_a0_a_a9_a_a678_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a9_a_a678 = inst_aI3_aacc_c_a0_a_a9_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a9_a_a678);

inst_aI4_adata_ox_a4_a_a27_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a4_a_a27 = inst_aI3_aacc_c_a0_a_a4_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a4_a_a27);

inst_aI3_aacc_a0_a_a22_a_a548_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a22_a_a548 = inst_aI3_aacc_c_a0_a_a22_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "30A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a394,
	datab => rtl_a4809,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a22_a_a548);

inst_aI4_ai_a2408_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2408 = inst_aI4_ai_a2401 & inst_aI4_ai_a2383 & inst_aI4_ai_a2378 & inst_aI4_ai_a2193

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a2401,
	datab => inst_aI4_ai_a2383,
	datac => inst_aI4_ai_a2378,
	datad => inst_aI4_ai_a2193,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2408);

inst_aI4_aiinc_i_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a22_a_a35 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a22_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a22_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a22_a = DFFEA(inst_aI4_aiinc_x_a22_a_a35, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_we_c,
	datab => inst_aI4_aiinc_c_a22_a,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a22_a_a35,
	regout => inst_aI4_aiinc_i_a22_a);

inst_aI4_aiinc_c_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a22_a = DFFEA(inst_aI4_aiinc_i_a22_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a22_a_a35) # !inst_aI4_aiinc_i_a22_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a22_a_a35, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_i_a22_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a22_a_a35,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a22_a);

inst_aI3_adata_x_a22_a_a864_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a22_a_a864 = inst_aI4_aiinc_c_a22_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a22_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a22_a_a864);

inst_aI3_aacc_a0_a_a17_a_a598_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a17_a_a598 = inst_aI3_aacc_c_a0_a_a17_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "22A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => rtl_a4809,
	datac => inst_aI3_ai_a394,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a17_a_a598);

inst_aI4_adata_exp_i_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a3_a_a5 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a3_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a3_a
-- inst_aI4_adata_exp_i_a3_a = DFFEA(inst_aI4_adata_exp_x_a3_a_a5, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_c_a3_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a3_a_a5,
	regout => inst_aI4_adata_exp_i_a3_a);

inst_aI4_adata_exp_c_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a3_a = DFFEA(inst_aI4_adata_exp_x_a3_a_a5 & (inst_aI4_adata_exp_i_a3_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_x_a3_a_a5 & inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a3_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_x_a3_a_a5,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_adata_exp_i_a3_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a3_a);

inst_aI4_adata_exp_x_a3_a_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a3_a_a4 = NRESET_IN_acombout & inst_aI4_adata_exp_c_a3_a & !inst_aI4_adexp_we_c & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI4_adata_exp_c_a3_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a3_a_a4);

inst_aI3_adata_x_a30_a_a24_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a30_a_a24 = !inst_aI3_areduce_nor_356 & (inst_aI4_adata_exp_x_a3_a_a4 # inst_aI3_aacc_c_a0_a_a3_a & inst_aI4_adexp_we_c)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0F08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a3_a,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI4_adata_exp_x_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a30_a_a24);

inst_aI4_adata_ox_a5_a_a26_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a5_a_a26 = inst_aI3_aacc_c_a0_a_a5_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a5_a,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a5_a_a26);

inst_aI4_adata_ox_a1_a_a30_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a1_a_a30 = NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a1_a_a30);

inst_aI4_adata_ox_a30_a_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a30_a_a1 = inst_aI3_aacc_c_a0_a_a30_a & NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a30_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a30_a_a1);

inst4_aaltsyncram_component_aram_block_a0_a_a5_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 5,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a5_a_adataout);

inst_aI4_adata_exp_i_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a39_a_a50 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a12_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a12_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a12_a = DFFEA(inst_aI4_aiadata_x_a39_a_a50, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_c_a12_a,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a39_a_a50,
	regout => inst_aI4_adata_exp_i_a12_a);

inst_aI4_adata_exp_c_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a12_a = DFFEA(inst_aI4_adata_exp_i_a12_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiadata_x_a39_a_a50) # !inst_aI4_adata_exp_i_a12_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiadata_x_a39_a_a50, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_adata_exp_i_a12_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiadata_x_a39_a_a50,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a12_a);

inst_aI3_adata_x_a12_a_a1063_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a12_a_a1063 = inst_aI4_adata_exp_c_a12_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a12_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a12_a_a1063);

inst_aI4_aadd_430_rtl_3517_a70_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a70 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a70);

inst_aI4_aiinc_i_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a12_a_a65 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a12_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a12_a
-- inst_aI4_aiinc_i_a12_a = DFFEA(inst_aI4_aiinc_x_a12_a_a65, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI4_aiinc_c_a12_a,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a12_a_a65,
	regout => inst_aI4_aiinc_i_a12_a);

inst_aI4_aiinc_c_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a12_a = DFFEA(inst_aI4_aiinc_x_a12_a_a65 & (inst_aI4_aiinc_i_a12_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a12_a_a65 & inst_aI4_aiinc_i_a12_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_x_a12_a_a65,
	datab => inst_aI4_aiinc_i_a12_a,
	datac => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a12_a);

rtl_a1943_I : stratix_lcell 
-- Equation(s):
-- rtl_a1943 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a12_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a12_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "44D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI3_aacc_c_a0_a_a11_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1943);

rtl_a1940_I : stratix_lcell 
-- Equation(s):
-- rtl_a1940 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a11_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2EE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a11_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1940);

inst_aI3_aMux_449_rtl_874_rtl_1366_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_449_rtl_874_rtl_1366_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1940) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a1943

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1943,
	datad => rtl_a1940,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_449_rtl_874_rtl_1366_a0);

rtl_a24878_I : stratix_lcell 
-- Equation(s):
-- rtl_a24878 = !inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0055",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a24878);

rtl_a25076_I : stratix_lcell 
-- Equation(s):
-- rtl_a25076 = inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a4_a & inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a4_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25076);

inst_aI3_aacc_a1_a_a31_a_a12952_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a31_a_a12952 = rtl_a25076 & !inst_aI2_aTC_c_a2_a & (inst_aI2_aTC_c_a0_a $ inst_aI2_aTC_c_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0208",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI2_aTC_c_a0_a,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI2_aTC_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a31_a_a12952);

inst_aI3_aMux_963_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_963_a0 = inst_aI3_ai_a402 & !inst_aI2_aTC_c_a2_a & (inst_aI2_aTC_c_a1_a $ inst_aI2_aTC_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0048",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a1_a,
	datab => inst_aI3_ai_a402,
	datac => inst_aI2_aTC_c_a0_a,
	datad => inst_aI2_aTC_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_963_a0);

inst_aI3_aacc_a0_a_a13_a_a638_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a13_a_a638 = inst_aI3_aacc_c_a0_a_a13_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "44C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI3_ai_a394,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a13_a_a638);

inst_aI4_aiinc_i_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a13_a_a62 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a13_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a13_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a13_a = DFFEA(inst_aI4_aiinc_x_a13_a_a62, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI4_aiinc_c_a13_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a13_a_a62,
	regout => inst_aI4_aiinc_i_a13_a);

inst_aI4_aiinc_c_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a13_a = DFFEA(inst_aI4_aiinc_i_a13_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a13_a_a62) # !inst_aI4_aiinc_i_a13_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a13_a_a62, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a13_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a13_a_a62,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a13_a);

inst_aI4_aadd_430_rtl_3517_a76_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a76 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a76);

inst_aI4_aiinc_i_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a10_a_a71 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a10_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a10_a
-- inst_aI4_aiinc_i_a10_a = DFFEA(inst_aI4_aiinc_x_a10_a_a71, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_we_c,
	datab => inst_aI3_aacc_c_a0_a_a10_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aiinc_c_a10_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a10_a_a71,
	regout => inst_aI4_aiinc_i_a10_a);

inst_aI4_aiinc_c_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a10_a = DFFEA(inst_aI4_aiinc_i_a10_a & (inst_aI4_aiinc_x_a10_a_a71 # inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_i_a10_a & inst_aI4_aiinc_x_a10_a_a71 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_i_a10_a,
	datac => inst_aI4_aiinc_x_a10_a_a71,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a10_a);

inst_aI4_aiinc_i_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a9_a_a74 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a9_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a9_a
-- inst_aI4_aiinc_i_a9_a = DFFEA(inst_aI4_aiinc_x_a9_a_a74, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI4_aiinc_c_a9_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a9_a_a74,
	regout => inst_aI4_aiinc_i_a9_a);

inst_aI4_aiinc_c_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a9_a = DFFEA(inst_aI4_aiinc_i_a9_a & (inst_aI4_aiinc_x_a9_a_a74 # inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_i_a9_a & inst_aI4_aiinc_x_a9_a_a74 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_i_a9_a,
	datab => inst_aI4_aiinc_x_a9_a_a74,
	datac => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a9_a);

inst_aI4_aadd_430_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a9 = inst_aI4_aireg_c_a9_a $ inst_aI4_aiinc_c_a9_a $ (!inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a8COUT0) # (inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a8COUT1)
-- inst_aI4_aadd_430_a9COUT0 = CARRY(inst_aI4_aireg_c_a9_a & !inst_aI4_aiinc_c_a9_a & !inst_aI4_aadd_430_a8COUT0 # !inst_aI4_aireg_c_a9_a & (!inst_aI4_aadd_430_a8COUT0 # !inst_aI4_aiinc_c_a9_a))
-- inst_aI4_aadd_430_a9COUT1 = CARRY(inst_aI4_aireg_c_a9_a & !inst_aI4_aiinc_c_a9_a & !inst_aI4_aadd_430_a8COUT1 # !inst_aI4_aireg_c_a9_a & (!inst_aI4_aadd_430_a8COUT1 # !inst_aI4_aiinc_c_a9_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a9_a,
	datab => inst_aI4_aiinc_c_a9_a,
	cin => inst_aI4_aadd_430_a7COUT,
	cin0 => inst_aI4_aadd_430_a8COUT0,
	cin1 => inst_aI4_aadd_430_a8COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a9,
	cout0 => inst_aI4_aadd_430_a9COUT0,
	cout1 => inst_aI4_aadd_430_a9COUT1);

inst_aI4_aadd_430_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a10 = inst_aI4_aireg_c_a10_a $ inst_aI4_aiinc_c_a10_a $ !(!inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a9COUT0) # (inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a9COUT1)
-- inst_aI4_aadd_430_a10COUT0 = CARRY(inst_aI4_aireg_c_a10_a & (inst_aI4_aiinc_c_a10_a # !inst_aI4_aadd_430_a9COUT0) # !inst_aI4_aireg_c_a10_a & inst_aI4_aiinc_c_a10_a & !inst_aI4_aadd_430_a9COUT0)
-- inst_aI4_aadd_430_a10COUT1 = CARRY(inst_aI4_aireg_c_a10_a & (inst_aI4_aiinc_c_a10_a # !inst_aI4_aadd_430_a9COUT1) # !inst_aI4_aireg_c_a10_a & inst_aI4_aiinc_c_a10_a & !inst_aI4_aadd_430_a9COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a10_a,
	datab => inst_aI4_aiinc_c_a10_a,
	cin => inst_aI4_aadd_430_a7COUT,
	cin0 => inst_aI4_aadd_430_a9COUT0,
	cin1 => inst_aI4_aadd_430_a9COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a10,
	cout0 => inst_aI4_aadd_430_a10COUT0,
	cout1 => inst_aI4_aadd_430_a10COUT1);

inst_aI4_aadd_430_rtl_3517_a328_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a328 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a10 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a10_a,
	datab => inst_aI4_aadd_430_a10,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a328);

inst_aI4_aadd_430_rtl_3517_a322_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a322 = inst_aI4_aadd_430_a10 & (inst_aI4_ai_a544 # inst_aI4_aireg_c_a10_a) # !inst_aI4_aadd_430_a10 & !inst_aI4_ai_a544 & inst_aI4_aireg_c_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aadd_430_a10,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a322);

inst_aI4_aireg_i_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a10_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a10_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a322, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_we_c,
	datab => inst_aI3_aacc_c_a0_a_a10_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aadd_430_rtl_3517_a322,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a10_a);

inst_aI4_aireg_c_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a10_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a10_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a76 # inst_aI4_aadd_430_rtl_3517_a328), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FE54",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a2,
	datab => inst_aI4_aadd_430_rtl_3517_a76,
	datac => inst_aI4_aadd_430_rtl_3517_a328,
	datad => inst_aI4_aireg_i_a10_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a10_a);

inst_aI4_aadd_430_a11_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a11 = inst_aI4_aiinc_c_a11_a $ inst_aI4_aireg_c_a11_a $ (!inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a10COUT0) # (inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a10COUT1)
-- inst_aI4_aadd_430_a11COUT0 = CARRY(inst_aI4_aiinc_c_a11_a & !inst_aI4_aireg_c_a11_a & !inst_aI4_aadd_430_a10COUT0 # !inst_aI4_aiinc_c_a11_a & (!inst_aI4_aadd_430_a10COUT0 # !inst_aI4_aireg_c_a11_a))
-- inst_aI4_aadd_430_a11COUT1 = CARRY(inst_aI4_aiinc_c_a11_a & !inst_aI4_aireg_c_a11_a & !inst_aI4_aadd_430_a10COUT1 # !inst_aI4_aiinc_c_a11_a & (!inst_aI4_aadd_430_a10COUT1 # !inst_aI4_aireg_c_a11_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a11_a,
	datab => inst_aI4_aireg_c_a11_a,
	cin => inst_aI4_aadd_430_a7COUT,
	cin0 => inst_aI4_aadd_430_a10COUT0,
	cin1 => inst_aI4_aadd_430_a10COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a11,
	cout0 => inst_aI4_aadd_430_a11COUT0,
	cout1 => inst_aI4_aadd_430_a11COUT1);

inst_aI4_aadd_430_rtl_3517_a312_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a312 = inst_aI4_aireg_c_a11_a & (inst_aI4_aadd_430_a11 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a11_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a11_a,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a312);

inst_aI4_aireg_i_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a11_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a11_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a312, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a312,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a11_a);

inst_aI4_aadd_430_rtl_3517_a73_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a73 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a73);

inst_aI4_aadd_430_rtl_3517_a318_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a318 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a11 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a11_a,
	datab => inst_aI4_aadd_430_a11,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a318);

inst_aI4_aireg_c_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a11_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a11_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a73 # inst_aI4_aadd_430_rtl_3517_a318), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a11_a,
	datab => inst_aI4_aadd_430_rtl_3517_a73,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a318,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a11_a);

inst_aI4_aadd_430_a12_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a12 = inst_aI4_aiinc_c_a12_a $ inst_aI4_aireg_c_a12_a $ !(!inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a11COUT0) # (inst_aI4_aadd_430_a7COUT & inst_aI4_aadd_430_a11COUT1)
-- inst_aI4_aadd_430_a12COUT = CARRY(inst_aI4_aiinc_c_a12_a & (inst_aI4_aireg_c_a12_a # !inst_aI4_aadd_430_a11COUT1) # !inst_aI4_aiinc_c_a12_a & inst_aI4_aireg_c_a12_a & !inst_aI4_aadd_430_a11COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a12_a,
	datab => inst_aI4_aireg_c_a12_a,
	cin => inst_aI4_aadd_430_a7COUT,
	cin0 => inst_aI4_aadd_430_a11COUT0,
	cin1 => inst_aI4_aadd_430_a11COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a12,
	cout => inst_aI4_aadd_430_a12COUT);

inst_aI4_aadd_430_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a13 = inst_aI4_aiinc_c_a13_a $ inst_aI4_aireg_c_a13_a $ inst_aI4_aadd_430_a12COUT
-- inst_aI4_aadd_430_a13COUT0 = CARRY(inst_aI4_aiinc_c_a13_a & !inst_aI4_aireg_c_a13_a & !inst_aI4_aadd_430_a12COUT # !inst_aI4_aiinc_c_a13_a & (!inst_aI4_aadd_430_a12COUT # !inst_aI4_aireg_c_a13_a))
-- inst_aI4_aadd_430_a13COUT1 = CARRY(inst_aI4_aiinc_c_a13_a & !inst_aI4_aireg_c_a13_a & !inst_aI4_aadd_430_a12COUT # !inst_aI4_aiinc_c_a13_a & (!inst_aI4_aadd_430_a12COUT # !inst_aI4_aireg_c_a13_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a13_a,
	datab => inst_aI4_aireg_c_a13_a,
	cin => inst_aI4_aadd_430_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a13,
	cout0 => inst_aI4_aadd_430_a13COUT0,
	cout1 => inst_aI4_aadd_430_a13COUT1);

inst_aI4_aadd_430_rtl_3517_a292_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a292 = inst_aI4_aadd_430_a13 & (inst_aI4_aireg_c_a13_a # inst_aI4_ai_a544) # !inst_aI4_aadd_430_a13 & inst_aI4_aireg_c_a13_a & !inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aadd_430_a13,
	datac => inst_aI4_aireg_c_a13_a,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a292);

inst_aI4_aireg_i_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a13_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a13_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a292, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI4_aireg_we_c,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aadd_430_rtl_3517_a292,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a13_a);

inst_aI4_aadd_430_rtl_3517_a67_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a67 = inst_aI3_aacc_c_a0_a_a13_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datad => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a67);

inst_aI4_aadd_430_rtl_3517_a298_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a298 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a13 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a13_a,
	datab => inst_aI4_aadd_430_a13,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a298);

inst_aI4_aireg_c_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a13_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a13_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a67 # inst_aI4_aadd_430_rtl_3517_a298), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a13_a,
	datab => inst_aI4_aadd_430_rtl_3517_a67,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a298,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a13_a);

inst_aI4_adata_exp_i_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a40_a_a47 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a13_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a13_a
-- inst_aI4_adata_exp_i_a13_a = DFFEA(inst_aI4_aiadata_x_a40_a_a47, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_c_a13_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a40_a_a47,
	regout => inst_aI4_adata_exp_i_a13_a);

inst_aI4_adata_exp_c_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a13_a = DFFEA(inst_aI4_aiadata_x_a40_a_a47 & (inst_aI4_adata_exp_i_a13_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a40_a_a47 & inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a13_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiadata_x_a40_a_a47,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_adata_exp_i_a13_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a13_a);

inst_aI3_adata_x_a13_a_a1043_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a13_a_a1043 = inst_aI4_adata_exp_c_a13_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a13_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a13_a_a1043);

inst_aI3_adata_x_a13_a_a1044_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a13_a_a1044 = inst_aI4_aiinc_c_a13_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a13_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a13_a_a1044);

inst_aI3_adata_x_a13_a_a1047_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a13_a_a1047 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a13_a_a1043 # inst_aI3_adata_x_a13_a_a1044) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a13_a,
	datab => inst_aI3_adata_x_a13_a_a1043,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a13_a_a1044,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a13_a_a1047);

inst_aI4_adata_ox_a13_a_a18_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a13_a_a18 = NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => NRESET_IN_acombout,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a13_a_a18);

inst_aI4_adata_ox_a8_a_a23_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a8_a_a23 = inst_aI3_aacc_c_a0_a_a8_a & NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => NRESET_IN_acombout,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a8_a_a23);

inst_aI4_adata_ox_a9_a_a22_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a9_a_a22 = NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => NRESET_IN_acombout,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a9_a_a22);

inst4_aaltsyncram_component_aram_block_a0_a_a19_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 19,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a19_a_adataout);

inst_aI3_adata_x_a13_a_a1058_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a13_a_a1058 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a13_a_a1047 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a13_a_a1047,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst4_aaltsyncram_component_aq_a_a13_a,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a13_a_a1058);

inst_aI2_adata_is_c_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a13_a_a1057 = inst_aI3_adata_x_a13_a_a1058 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[13]
-- inst_aI2_adata_is_c_a13_a = DFFEA(inst3_aaltsyncram_component_aq_a_a18_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a18_a,
	datad => inst_aI3_adata_x_a13_a_a1058,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a13_a_a1057,
	regout => inst_aI2_adata_is_c_a13_a);

inst_aI3_adata_x_a5_a_a704_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a5_a_a704 = inst_aI4_aiinc_c_a5_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a5_a,
	datab => inst3_aaltsyncram_component_aq_a_a5_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a5_a_a704);

inst_aI4_adata_exp_i_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a32_a_a5 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a5_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a5_a
-- inst_aI4_adata_exp_i_a5_a = DFFEA(inst_aI4_aiadata_x_a32_a_a5, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC20",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_adata_exp_c_a5_a,
	datad => inst_aI3_aacc_c_a0_a_a5_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a32_a_a5,
	regout => inst_aI4_adata_exp_i_a5_a);

inst_aI4_adata_exp_c_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a5_a = DFFEA(inst_aI4_adata_exp_i_a5_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiadata_x_a32_a_a5) # !inst_aI4_adata_exp_i_a5_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiadata_x_a32_a_a5, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_adata_exp_i_a5_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiadata_x_a32_a_a5,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a5_a);

inst_aI3_adata_x_a5_a_a703_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a5_a_a703 = inst_aI4_adata_exp_c_a5_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a5_a,
	datab => inst3_aaltsyncram_component_aq_a_a5_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a5_a_a703);

inst_aI3_adata_x_a5_a_a707_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a5_a_a707 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a5_a_a704 # inst_aI3_adata_x_a5_a_a703) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a5_a,
	datab => inst_aI3_adata_x_a5_a_a704,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a5_a_a703,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a5_a_a707);

inst_aI3_adata_x_a5_a_a718_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a5_a_a718 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a5_a_a707 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a5_a,
	datac => inst_aI3_adata_x_a5_a_a707,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a5_a_a718);

inst_aI2_adata_is_c_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a5_a_a717 = inst_aI3_adata_x_a5_a_a718 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[5]
-- inst_aI2_adata_is_c_a5_a = DFFEA(inst3_aaltsyncram_component_aq_a_a10_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a10_a,
	datad => inst_aI3_adata_x_a5_a_a718,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a5_a_a717,
	regout => inst_aI2_adata_is_c_a5_a);

inst_aI3_aadd_668_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a1 = inst_aI3_adata_x_a0_a_a400 $ inst_aI3_aacc_c_a0_a_a0_a
-- inst_aI3_aadd_668_a1COUT = CARRY(inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_adata_x_a0_a_a400)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "66DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a1,
	cout => inst_aI3_aadd_668_a1COUT);

inst_aI4_adata_exp_i_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a1_a_a11 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a1_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a1_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a1_a = DFFEA(inst_aI4_adata_exp_x_a1_a_a11, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI4_adata_exp_c_a1_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a1_a_a11,
	regout => inst_aI4_adata_exp_i_a1_a);

inst_aI4_adata_exp_c_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a1_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a1_a # !inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_x_a1_a_a11, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4E4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a2,
	datab => inst_aI4_adata_exp_x_a1_a_a11,
	datac => inst_aI4_adata_exp_i_a1_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a1_a);

inst_aI3_adata_x_a1_a_a753_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a1_a_a753 = inst_aI4_adata_exp_c_a1_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a7_a,
	datab => inst_aI4_adata_exp_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a1_a_a753);

inst_aI3_adata_x_a1_a_a754_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a1_a_a754 = inst_aI4_aiinc_c_a1_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a1_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a1_a_a754);

inst_aI3_adata_x_a1_a_a757_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a1_a_a757 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a1_a_a753 # inst_aI3_adata_x_a1_a_a754) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a753,
	datab => inst_aI4_aireg_c_a1_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a1_a_a754,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a1_a_a757);

inst_aI3_adata_x_a1_a_a10845_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a1_a_a10845 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a1_a_a757 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a2408,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst4_aaltsyncram_component_aq_a_a1_a,
	datad => inst_aI3_adata_x_a1_a_a757,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a1_a_a10845);

inst_aI2_adata_is_c_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a1_a_a412 = inst_aI3_adata_x_a1_a_a10845 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[1]
-- inst_aI2_adata_is_c_a1_a = DFFEA(inst3_aaltsyncram_component_aq_a_a6_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst_aI3_adata_x_a1_a_a10845,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a1_a_a412,
	regout => inst_aI2_adata_is_c_a1_a);

inst_aI3_aadd_668_a2_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a2 = inst_aI3_aacc_c_a0_a_a1_a $ inst_aI3_adata_x_a1_a_a412 $ !inst_aI3_aadd_668_a1COUT
-- inst_aI3_aadd_668_a2COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_adata_x_a1_a_a412 & !inst_aI3_aadd_668_a1COUT # !inst_aI3_aacc_c_a0_a_a1_a & (inst_aI3_adata_x_a1_a_a412 # !inst_aI3_aadd_668_a1COUT))
-- inst_aI3_aadd_668_a2COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_adata_x_a1_a_a412 & !inst_aI3_aadd_668_a1COUT # !inst_aI3_aacc_c_a0_a_a1_a & (inst_aI3_adata_x_a1_a_a412 # !inst_aI3_aadd_668_a1COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	cin => inst_aI3_aadd_668_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a2,
	cout0 => inst_aI3_aadd_668_a2COUT0,
	cout1 => inst_aI3_aadd_668_a2COUT1);

inst_aI3_aadd_668_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a3 = inst_aI3_adata_x_a2_a_a1937 $ inst_aI3_aacc_c_a0_a_a2_a $ (!inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a2COUT0) # (inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a2COUT1)
-- inst_aI3_aadd_668_a3COUT0 = CARRY(inst_aI3_adata_x_a2_a_a1937 & inst_aI3_aacc_c_a0_a_a2_a & !inst_aI3_aadd_668_a2COUT0 # !inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_aacc_c_a0_a_a2_a # !inst_aI3_aadd_668_a2COUT0))
-- inst_aI3_aadd_668_a3COUT1 = CARRY(inst_aI3_adata_x_a2_a_a1937 & inst_aI3_aacc_c_a0_a_a2_a & !inst_aI3_aadd_668_a2COUT1 # !inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_aacc_c_a0_a_a2_a # !inst_aI3_aadd_668_a2COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "964D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	cin => inst_aI3_aadd_668_a1COUT,
	cin0 => inst_aI3_aadd_668_a2COUT0,
	cin1 => inst_aI3_aadd_668_a2COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a3,
	cout0 => inst_aI3_aadd_668_a3COUT0,
	cout1 => inst_aI3_aadd_668_a3COUT1);

inst_aI3_aadd_668_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a4 = inst_aI3_adata_x_a3_a_a1865 $ inst_aI3_aacc_c_a0_a_a3_a $ !(!inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a3COUT0) # (inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a3COUT1)
-- inst_aI3_aadd_668_a4COUT0 = CARRY(inst_aI3_adata_x_a3_a_a1865 & (!inst_aI3_aadd_668_a3COUT0 # !inst_aI3_aacc_c_a0_a_a3_a) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_aacc_c_a0_a_a3_a & !inst_aI3_aadd_668_a3COUT0)
-- inst_aI3_aadd_668_a4COUT1 = CARRY(inst_aI3_adata_x_a3_a_a1865 & (!inst_aI3_aadd_668_a3COUT1 # !inst_aI3_aacc_c_a0_a_a3_a) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_aacc_c_a0_a_a3_a & !inst_aI3_aadd_668_a3COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	cin => inst_aI3_aadd_668_a1COUT,
	cin0 => inst_aI3_aadd_668_a3COUT0,
	cin1 => inst_aI3_aadd_668_a3COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a4,
	cout0 => inst_aI3_aadd_668_a4COUT0,
	cout1 => inst_aI3_aadd_668_a4COUT1);

inst_aI3_aadd_668_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a5 = inst_aI3_adata_x_a4_a_a697 $ inst_aI3_aacc_c_a0_a_a4_a $ (!inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a4COUT0) # (inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a4COUT1)
-- inst_aI3_aadd_668_a5COUT0 = CARRY(inst_aI3_adata_x_a4_a_a697 & inst_aI3_aacc_c_a0_a_a4_a & !inst_aI3_aadd_668_a4COUT0 # !inst_aI3_adata_x_a4_a_a697 & (inst_aI3_aacc_c_a0_a_a4_a # !inst_aI3_aadd_668_a4COUT0))
-- inst_aI3_aadd_668_a5COUT1 = CARRY(inst_aI3_adata_x_a4_a_a697 & inst_aI3_aacc_c_a0_a_a4_a & !inst_aI3_aadd_668_a4COUT1 # !inst_aI3_adata_x_a4_a_a697 & (inst_aI3_aacc_c_a0_a_a4_a # !inst_aI3_aadd_668_a4COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "964D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	cin => inst_aI3_aadd_668_a1COUT,
	cin0 => inst_aI3_aadd_668_a4COUT0,
	cin1 => inst_aI3_aadd_668_a4COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a5,
	cout0 => inst_aI3_aadd_668_a5COUT0,
	cout1 => inst_aI3_aadd_668_a5COUT1);

inst_aI3_aadd_668_a6_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a6 = inst_aI3_aacc_c_a0_a_a5_a $ inst_aI3_adata_x_a5_a_a717 $ !(!inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a5COUT0) # (inst_aI3_aadd_668_a1COUT & inst_aI3_aadd_668_a5COUT1)
-- inst_aI3_aadd_668_a6COUT = CARRY(inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_adata_x_a5_a_a717 & !inst_aI3_aadd_668_a5COUT1 # !inst_aI3_aacc_c_a0_a_a5_a & (inst_aI3_adata_x_a5_a_a717 # !inst_aI3_aadd_668_a5COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_adata_x_a5_a_a717,
	cin => inst_aI3_aadd_668_a1COUT,
	cin0 => inst_aI3_aadd_668_a5COUT0,
	cin1 => inst_aI3_aadd_668_a5COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a6,
	cout => inst_aI3_aadd_668_a6COUT);

inst_aI3_adata_x_a9_a_a1124_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a9_a_a1124 = !inst3_aaltsyncram_component_aq_a_a5_a & inst_aI4_aiinc_c_a9_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst_aI4_aiinc_c_a9_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a9_a_a1124);

inst_aI4_adata_exp_i_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a36_a_a59 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a9_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a9_a
-- inst_aI4_adata_exp_i_a9_a = DFFEA(inst_aI4_aiadata_x_a36_a_a59, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adata_exp_c_a9_a,
	datad => inst_aI4_adexp_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a36_a_a59,
	regout => inst_aI4_adata_exp_i_a9_a);

inst_aI4_adata_exp_c_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a9_a = DFFEA(inst_aI4_aiadata_x_a36_a_a59 & (inst_aI4_adata_exp_i_a9_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a36_a_a59 & inst_aI4_adata_exp_i_a9_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiadata_x_a36_a_a59,
	datac => inst_aI4_adata_exp_i_a9_a,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a9_a);

inst_aI3_adata_x_a9_a_a1123_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a9_a_a1123 = inst_aI4_adata_exp_c_a9_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a9_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a9_a_a1123);

inst_aI3_adata_x_a9_a_a1127_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a9_a_a1127 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a9_a_a1124 # inst_aI3_adata_x_a9_a_a1123) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a9_a,
	datab => inst_aI3_adata_x_a9_a_a1124,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a9_a_a1123,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a9_a_a1127);

inst_aI3_adata_x_a9_a_a1138_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a9_a_a1138 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a9_a_a1127 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a9_a,
	datac => inst_aI3_adata_x_a9_a_a1127,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a9_a_a1138);

inst_aI2_adata_is_c_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a9_a_a1137 = inst_aI3_adata_x_a9_a_a1138 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[9]
-- inst_aI2_adata_is_c_a9_a = DFFEA(inst3_aaltsyncram_component_aq_a_a14_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a14_a,
	datad => inst_aI3_adata_x_a9_a_a1138,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a9_a_a1137,
	regout => inst_aI2_adata_is_c_a9_a);

inst_aI3_aacc_a0_a_a24_a_a528_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a24_a_a528 = inst_aI3_aacc_c_a0_a_a24_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a394,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_aacc_c_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a24_a_a528);

inst_aI4_aiinc_i_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a20_a_a41 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a20_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a20_a
-- inst_aI4_aiinc_i_a20_a = DFFEA(inst_aI4_aiinc_x_a20_a_a41, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aiinc_c_a20_a,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a20_a_a41,
	regout => inst_aI4_aiinc_i_a20_a);

inst_aI4_aiinc_c_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a20_a = DFFEA(inst_aI4_aiinc_i_a20_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a20_a_a41) # !inst_aI4_aiinc_i_a20_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a20_a_a41, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a20_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a20_a_a41,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a20_a);

inst_aI4_aiinc_i_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a19_a_a44 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a19_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a19_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a19_a = DFFEA(inst_aI4_aiinc_x_a19_a_a44, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_c_a19_a,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a19_a_a44,
	regout => inst_aI4_aiinc_i_a19_a);

inst_aI4_aiinc_c_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a19_a = DFFEA(inst_aI4_aiinc_i_a19_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a19_a_a44) # !inst_aI4_aiinc_i_a19_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a19_a_a44, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a19_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a19_a_a44,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a19_a);

inst_aI4_aiinc_i_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a18_a_a47 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a18_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a18_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a18_a = DFFEA(inst_aI4_aiinc_x_a18_a_a47, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F808",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_c_a18_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI3_aacc_c_a0_a_a18_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a18_a_a47,
	regout => inst_aI4_aiinc_i_a18_a);

inst_aI4_aiinc_c_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a18_a = DFFEA(inst_aI4_aiinc_i_a18_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a18_a_a47) # !inst_aI4_aiinc_i_a18_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a18_a_a47, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_i_a18_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a18_a_a47,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a18_a);

inst_aI4_aadd_430_a18_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a18 = inst_aI4_aireg_c_a18_a $ inst_aI4_aiinc_c_a18_a $ !inst_aI4_aadd_430_a17COUT
-- inst_aI4_aadd_430_a18COUT0 = CARRY(inst_aI4_aireg_c_a18_a & (inst_aI4_aiinc_c_a18_a # !inst_aI4_aadd_430_a17COUT) # !inst_aI4_aireg_c_a18_a & inst_aI4_aiinc_c_a18_a & !inst_aI4_aadd_430_a17COUT)
-- inst_aI4_aadd_430_a18COUT1 = CARRY(inst_aI4_aireg_c_a18_a & (inst_aI4_aiinc_c_a18_a # !inst_aI4_aadd_430_a17COUT) # !inst_aI4_aireg_c_a18_a & inst_aI4_aiinc_c_a18_a & !inst_aI4_aadd_430_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a18_a,
	datab => inst_aI4_aiinc_c_a18_a,
	cin => inst_aI4_aadd_430_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a18,
	cout0 => inst_aI4_aadd_430_a18COUT0,
	cout1 => inst_aI4_aadd_430_a18COUT1);

inst_aI4_aadd_430_rtl_3517_a248_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a248 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a18 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a544,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_aadd_430_a18,
	datad => inst_aI4_aireg_c_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a248);

inst_aI4_aadd_430_rtl_3517_a52_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a52 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a52);

inst_aI4_aadd_430_rtl_3517_a242_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a242 = inst_aI4_aadd_430_a18 & (inst_aI4_ai_a544 # inst_aI4_aireg_c_a18_a) # !inst_aI4_aadd_430_a18 & !inst_aI4_ai_a544 & inst_aI4_aireg_c_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a18,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aireg_c_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a242);

inst_aI4_aireg_i_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a18_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a18_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a242, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_we_c,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aadd_430_rtl_3517_a242,
	datad => inst_aI3_aacc_c_a0_a_a18_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a18_a);

inst_aI4_aireg_c_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a18_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a18_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a248 # inst_aI4_aadd_430_rtl_3517_a52), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FE0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a248,
	datab => inst_aI4_aadd_430_rtl_3517_a52,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aireg_i_a18_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a18_a);

inst_aI4_aadd_430_a19_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a19 = inst_aI4_aiinc_c_a19_a $ inst_aI4_aireg_c_a19_a $ (!inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a18COUT0) # (inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a18COUT1)
-- inst_aI4_aadd_430_a19COUT0 = CARRY(inst_aI4_aiinc_c_a19_a & !inst_aI4_aireg_c_a19_a & !inst_aI4_aadd_430_a18COUT0 # !inst_aI4_aiinc_c_a19_a & (!inst_aI4_aadd_430_a18COUT0 # !inst_aI4_aireg_c_a19_a))
-- inst_aI4_aadd_430_a19COUT1 = CARRY(inst_aI4_aiinc_c_a19_a & !inst_aI4_aireg_c_a19_a & !inst_aI4_aadd_430_a18COUT1 # !inst_aI4_aiinc_c_a19_a & (!inst_aI4_aadd_430_a18COUT1 # !inst_aI4_aireg_c_a19_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a19_a,
	datab => inst_aI4_aireg_c_a19_a,
	cin => inst_aI4_aadd_430_a17COUT,
	cin0 => inst_aI4_aadd_430_a18COUT0,
	cin1 => inst_aI4_aadd_430_a18COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a19,
	cout0 => inst_aI4_aadd_430_a19COUT0,
	cout1 => inst_aI4_aadd_430_a19COUT1);

inst_aI4_aadd_430_rtl_3517_a232_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a232 = inst_aI4_aadd_430_a19 & (inst_aI4_aireg_c_a19_a # inst_aI4_ai_a544) # !inst_aI4_aadd_430_a19 & inst_aI4_aireg_c_a19_a & !inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a19,
	datac => inst_aI4_aireg_c_a19_a,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a232);

inst_aI4_aireg_i_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a19_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a19_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a232, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI4_aireg_we_c,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aadd_430_rtl_3517_a232,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a19_a);

inst_aI4_aadd_430_rtl_3517_a238_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a238 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a19 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a19,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_aireg_c_a19_a,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a238);

inst_aI4_aadd_430_rtl_3517_a49_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a49 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a49);

inst_aI4_aireg_c_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a19_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a19_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a238 # inst_aI4_aadd_430_rtl_3517_a49), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a19_a,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_aadd_430_rtl_3517_a238,
	datad => inst_aI4_aadd_430_rtl_3517_a49,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a19_a);

inst_aI4_aadd_430_a20_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a20 = inst_aI4_aiinc_c_a20_a $ inst_aI4_aireg_c_a20_a $ !(!inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a19COUT0) # (inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a19COUT1)
-- inst_aI4_aadd_430_a20COUT0 = CARRY(inst_aI4_aiinc_c_a20_a & (inst_aI4_aireg_c_a20_a # !inst_aI4_aadd_430_a19COUT0) # !inst_aI4_aiinc_c_a20_a & inst_aI4_aireg_c_a20_a & !inst_aI4_aadd_430_a19COUT0)
-- inst_aI4_aadd_430_a20COUT1 = CARRY(inst_aI4_aiinc_c_a20_a & (inst_aI4_aireg_c_a20_a # !inst_aI4_aadd_430_a19COUT1) # !inst_aI4_aiinc_c_a20_a & inst_aI4_aireg_c_a20_a & !inst_aI4_aadd_430_a19COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a20_a,
	datab => inst_aI4_aireg_c_a20_a,
	cin => inst_aI4_aadd_430_a17COUT,
	cin0 => inst_aI4_aadd_430_a19COUT0,
	cin1 => inst_aI4_aadd_430_a19COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a20,
	cout0 => inst_aI4_aadd_430_a20COUT0,
	cout1 => inst_aI4_aadd_430_a20COUT1);

inst_aI4_aadd_430_rtl_3517_a222_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a222 = inst_aI4_aireg_c_a20_a & (inst_aI4_aadd_430_a20 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a20_a & inst_aI4_aadd_430_a20 & inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a20_a,
	datac => inst_aI4_aadd_430_a20,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a222);

inst_aI4_aireg_i_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a20_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a20_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a222, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a222,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a20_a);

inst_aI4_aadd_430_rtl_3517_a46_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a46 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a46);

inst_aI4_aadd_430_rtl_3517_a228_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a228 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a20 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_aadd_430_a20,
	datac => inst_aI4_aireg_c_a20_a,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a228);

inst_aI4_aireg_c_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a20_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a20_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a46 # inst_aI4_aadd_430_rtl_3517_a228), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a20_a,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_aadd_430_rtl_3517_a46,
	datad => inst_aI4_aadd_430_rtl_3517_a228,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a20_a);

inst_aI3_adata_x_a20_a_a904_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a20_a_a904 = inst_aI4_aiinc_c_a20_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a20_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a20_a_a904);

inst_aI4_adata_exp_i_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a47_a_a26 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a20_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a20_a
-- inst_aI4_adata_exp_i_a20_a = DFFEA(inst_aI4_aiadata_x_a47_a_a26, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adexp_we_c,
	datab => inst_aI4_ai_a83,
	datac => inst_aI3_aacc_c_a0_a_a20_a,
	datad => inst_aI4_adata_exp_c_a20_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a47_a_a26,
	regout => inst_aI4_adata_exp_i_a20_a);

inst_aI4_adata_exp_c_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a20_a = DFFEA(inst_aI4_aiadata_x_a47_a_a26 & (inst_aI4_adata_exp_i_a20_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a47_a_a26 & inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a20_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiadata_x_a47_a_a26,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_adata_exp_i_a20_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a20_a);

inst_aI3_adata_x_a20_a_a903_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a20_a_a903 = inst_aI4_adata_exp_c_a20_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a20_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a20_a_a903);

inst_aI3_adata_x_a20_a_a907_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a20_a_a907 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a20_a_a904 # inst_aI3_adata_x_a20_a_a903) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a20_a,
	datab => inst_aI3_adata_x_a20_a_a904,
	datac => inst_aI3_adata_x_a20_a_a903,
	datad => inst_aI4_areduce_nor_432,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a20_a_a907);

inst_aI3_aacc_a0_a_a26_a_a508_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a26_a_a508 = inst_aI3_aacc_c_a0_a_a26_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a26_a_a508);

inst_aI4_adata_ox_a20_a_a11_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a20_a_a11 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI3_aacc_c_a0_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a20_a_a11);

inst_aI3_aacc_a0_a_a23_a_a538_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a23_a_a538 = inst_aI3_aacc_c_a0_a_a23_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a4809,
	datac => inst_aI3_ai_a394,
	datad => inst_aI3_aacc_c_a0_a_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a23_a_a538);

inst_aI4_aiinc_i_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a23_a_a32 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a23_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a23_a
-- inst_aI4_aiinc_i_a23_a = DFFEA(inst_aI4_aiinc_x_a23_a_a32, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F808",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aiinc_c_a23_a,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI3_aacc_c_a0_a_a23_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a23_a_a32,
	regout => inst_aI4_aiinc_i_a23_a);

inst_aI4_aiinc_c_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a23_a = DFFEA(inst_aI4_aiinc_x_a23_a_a32 & (inst_aI4_aiinc_i_a23_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a23_a_a32 & inst_aI4_aiinc_i_a23_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_x_a23_a_a32,
	datac => inst_aI4_aiinc_i_a23_a,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a23_a);

inst_aI4_aiinc_i_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a21_a_a38 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a21_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a21_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a21_a = DFFEA(inst_aI4_aiinc_x_a21_a_a38, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC20",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_c_a21_a,
	datab => inst_aI4_aiinc_we_c,
	datac => inst_aI4_ai_a83,
	datad => inst_aI3_aacc_c_a0_a_a21_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a21_a_a38,
	regout => inst_aI4_aiinc_i_a21_a);

inst_aI4_aiinc_c_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a21_a = DFFEA(inst_aI4_aiinc_i_a21_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a21_a_a38) # !inst_aI4_aiinc_i_a21_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a21_a_a38, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_i_a21_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a21_a_a38,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a21_a);

inst_aI4_aadd_430_a21_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a21 = inst_aI4_aiinc_c_a21_a $ inst_aI4_aireg_c_a21_a $ (!inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a20COUT0) # (inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a20COUT1)
-- inst_aI4_aadd_430_a21COUT0 = CARRY(inst_aI4_aiinc_c_a21_a & !inst_aI4_aireg_c_a21_a & !inst_aI4_aadd_430_a20COUT0 # !inst_aI4_aiinc_c_a21_a & (!inst_aI4_aadd_430_a20COUT0 # !inst_aI4_aireg_c_a21_a))
-- inst_aI4_aadd_430_a21COUT1 = CARRY(inst_aI4_aiinc_c_a21_a & !inst_aI4_aireg_c_a21_a & !inst_aI4_aadd_430_a20COUT1 # !inst_aI4_aiinc_c_a21_a & (!inst_aI4_aadd_430_a20COUT1 # !inst_aI4_aireg_c_a21_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a21_a,
	datab => inst_aI4_aireg_c_a21_a,
	cin => inst_aI4_aadd_430_a17COUT,
	cin0 => inst_aI4_aadd_430_a20COUT0,
	cin1 => inst_aI4_aadd_430_a20COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a21,
	cout0 => inst_aI4_aadd_430_a21COUT0,
	cout1 => inst_aI4_aadd_430_a21COUT1);

inst_aI4_aadd_430_rtl_3517_a212_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a212 = inst_aI4_aadd_430_a21 & (inst_aI4_ai_a544 # inst_aI4_aireg_c_a21_a) # !inst_aI4_aadd_430_a21 & !inst_aI4_ai_a544 & inst_aI4_aireg_c_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a21,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a212);

inst_aI4_aireg_i_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a21_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a21_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a212, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aadd_430_rtl_3517_a212,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a21_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a21_a);

inst_aI4_aadd_430_rtl_3517_a43_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a43 = inst_aI3_aacc_c_a0_a_a21_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a21_a,
	datad => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a43);

inst_aI4_aadd_430_rtl_3517_a218_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a218 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a21 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a21,
	datab => inst_aI4_aireg_c_a21_a,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a218);

inst_aI4_aireg_c_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a21_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a21_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a43 # inst_aI4_aadd_430_rtl_3517_a218), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a21_a,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_aadd_430_rtl_3517_a43,
	datad => inst_aI4_aadd_430_rtl_3517_a218,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a21_a);

inst_aI4_aadd_430_a22_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a22 = inst_aI4_aiinc_c_a22_a $ inst_aI4_aireg_c_a22_a $ !(!inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a21COUT0) # (inst_aI4_aadd_430_a17COUT & inst_aI4_aadd_430_a21COUT1)
-- inst_aI4_aadd_430_a22COUT = CARRY(inst_aI4_aiinc_c_a22_a & (inst_aI4_aireg_c_a22_a # !inst_aI4_aadd_430_a21COUT1) # !inst_aI4_aiinc_c_a22_a & inst_aI4_aireg_c_a22_a & !inst_aI4_aadd_430_a21COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a22_a,
	datab => inst_aI4_aireg_c_a22_a,
	cin => inst_aI4_aadd_430_a17COUT,
	cin0 => inst_aI4_aadd_430_a21COUT0,
	cin1 => inst_aI4_aadd_430_a21COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a22,
	cout => inst_aI4_aadd_430_a22COUT);

inst_aI4_aadd_430_a23_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a23 = inst_aI4_aireg_c_a23_a $ inst_aI4_aiinc_c_a23_a $ inst_aI4_aadd_430_a22COUT
-- inst_aI4_aadd_430_a23COUT0 = CARRY(inst_aI4_aireg_c_a23_a & !inst_aI4_aiinc_c_a23_a & !inst_aI4_aadd_430_a22COUT # !inst_aI4_aireg_c_a23_a & (!inst_aI4_aadd_430_a22COUT # !inst_aI4_aiinc_c_a23_a))
-- inst_aI4_aadd_430_a23COUT1 = CARRY(inst_aI4_aireg_c_a23_a & !inst_aI4_aiinc_c_a23_a & !inst_aI4_aadd_430_a22COUT # !inst_aI4_aireg_c_a23_a & (!inst_aI4_aadd_430_a22COUT # !inst_aI4_aiinc_c_a23_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a23_a,
	datab => inst_aI4_aiinc_c_a23_a,
	cin => inst_aI4_aadd_430_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a23,
	cout0 => inst_aI4_aadd_430_a23COUT0,
	cout1 => inst_aI4_aadd_430_a23COUT1);

inst_aI4_aadd_430_rtl_3517_a192_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a192 = inst_aI4_ai_a544 & inst_aI4_aadd_430_a23 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_a23,
	datad => inst_aI4_aireg_c_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a192);

inst_aI4_aireg_i_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a23_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a23_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a192, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a23_a,
	datac => inst_aI4_aadd_430_rtl_3517_a192,
	datad => inst_aI4_aireg_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a23_a);

inst_aI4_aadd_430_rtl_3517_a37_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a37 = inst_aI3_aacc_c_a0_a_a23_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datac => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a37);

inst_aI4_aadd_430_rtl_3517_a198_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a198 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a23 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a23_a,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_a23,
	datad => inst_aI4_aadd_430_rtl_3517_a2052,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a198);

inst_aI4_aireg_c_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a23_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a23_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a37 # inst_aI4_aadd_430_rtl_3517_a198), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a23_a,
	datab => inst_aI4_aadd_430_rtl_3517_a37,
	datac => inst_aI4_aadd_430_rtl_3517_a198,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a23_a);

inst_aI3_adata_x_a23_a_a844_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a23_a_a844 = inst_aI4_aiinc_c_a23_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a23_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a23_a_a844);

inst_aI4_adata_exp_i_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a50_a_a17 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a23_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a23_a
-- inst_aI4_adata_exp_i_a23_a = DFFEA(inst_aI4_aiadata_x_a50_a_a17, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC20",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_adata_exp_c_a23_a,
	datad => inst_aI3_aacc_c_a0_a_a23_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a50_a_a17,
	regout => inst_aI4_adata_exp_i_a23_a);

inst_aI4_adata_exp_c_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a23_a = DFFEA(inst_aI4_adata_exp_i_a23_a & (inst_aI4_aiadata_x_a50_a_a17 # inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_i_a23_a & inst_aI4_aiadata_x_a50_a_a17 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_adata_exp_i_a23_a,
	datac => inst_aI4_aiadata_x_a50_a_a17,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a23_a);

inst_aI3_adata_x_a23_a_a843_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a23_a_a843 = inst_aI4_adata_exp_c_a23_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a23_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a23_a_a843);

inst_aI3_adata_x_a23_a_a847_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a23_a_a847 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a23_a_a844 # inst_aI3_adata_x_a23_a_a843) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_areduce_nor_432,
	datab => inst_aI4_aireg_c_a23_a,
	datac => inst_aI3_adata_x_a23_a_a844,
	datad => inst_aI3_adata_x_a23_a_a843,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a23_a_a847);

inst_aI4_aiinc_i_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a14_a_a59 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a14_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a14_a
-- inst_aI4_aiinc_i_a14_a = DFFEA(inst_aI4_aiinc_x_a14_a_a59, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI4_aiinc_c_a14_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a14_a_a59,
	regout => inst_aI4_aiinc_i_a14_a);

inst_aI4_aiinc_c_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a14_a = DFFEA(inst_aI4_aiinc_x_a14_a_a59 & (inst_aI4_aiinc_i_a14_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a14_a_a59 & inst_aI4_aiinc_i_a14_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_x_a14_a_a59,
	datac => inst_aI4_aiinc_i_a14_a,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a14_a);

inst_aI4_aadd_430_a14_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a14 = inst_aI4_aireg_c_a14_a $ inst_aI4_aiinc_c_a14_a $ !(!inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a13COUT0) # (inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a13COUT1)
-- inst_aI4_aadd_430_a14COUT0 = CARRY(inst_aI4_aireg_c_a14_a & (inst_aI4_aiinc_c_a14_a # !inst_aI4_aadd_430_a13COUT0) # !inst_aI4_aireg_c_a14_a & inst_aI4_aiinc_c_a14_a & !inst_aI4_aadd_430_a13COUT0)
-- inst_aI4_aadd_430_a14COUT1 = CARRY(inst_aI4_aireg_c_a14_a & (inst_aI4_aiinc_c_a14_a # !inst_aI4_aadd_430_a13COUT1) # !inst_aI4_aireg_c_a14_a & inst_aI4_aiinc_c_a14_a & !inst_aI4_aadd_430_a13COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a14_a,
	datab => inst_aI4_aiinc_c_a14_a,
	cin => inst_aI4_aadd_430_a12COUT,
	cin0 => inst_aI4_aadd_430_a13COUT0,
	cin1 => inst_aI4_aadd_430_a13COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a14,
	cout0 => inst_aI4_aadd_430_a14COUT0,
	cout1 => inst_aI4_aadd_430_a14COUT1);

inst_aI4_aadd_430_rtl_3517_a282_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a282 = inst_aI4_aireg_c_a14_a & (inst_aI4_aadd_430_a14 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a14_a & inst_aI4_aadd_430_a14 & inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a14_a,
	datac => inst_aI4_aadd_430_a14,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a282);

inst_aI4_aireg_i_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a14_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a14_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a282, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aadd_430_rtl_3517_a282,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a14_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a14_a);

inst_aI4_aadd_430_rtl_3517_a64_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a64 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a64);

inst_aI4_aadd_430_rtl_3517_a288_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a288 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a14 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a14_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a14_a,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_aadd_430_a14,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a288);

inst_aI4_aireg_c_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a14_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a14_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a64 # inst_aI4_aadd_430_rtl_3517_a288), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a14_a,
	datab => inst_aI4_aadd_430_rtl_3517_a64,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a288,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a14_a);

inst_aI3_adata_x_a14_a_a1024_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a14_a_a1024 = inst_aI4_aiinc_c_a14_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a14_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a14_a_a1024);

inst_aI4_adata_exp_i_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a41_a_a44 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a14_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a14_a
-- inst_aI4_adata_exp_i_a14_a = DFFEA(inst_aI4_aiadata_x_a41_a_a44, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_c_a14_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a41_a_a44,
	regout => inst_aI4_adata_exp_i_a14_a);

inst_aI4_adata_exp_c_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a14_a = DFFEA(inst_aI4_adata_exp_i_a14_a & (inst_aI4_aiadata_x_a41_a_a44 # inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_i_a14_a & inst_aI4_aiadata_x_a41_a_a44 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_i_a14_a,
	datac => inst_aI4_aiadata_x_a41_a_a44,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a14_a);

inst_aI3_adata_x_a14_a_a1023_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a14_a_a1023 = inst_aI4_adata_exp_c_a14_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a14_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a14_a_a1023);

inst_aI3_adata_x_a14_a_a1027_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a14_a_a1027 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a14_a_a1024 # inst_aI3_adata_x_a14_a_a1023) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_areduce_nor_432,
	datab => inst_aI4_aireg_c_a14_a,
	datac => inst_aI3_adata_x_a14_a_a1024,
	datad => inst_aI3_adata_x_a14_a_a1023,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a14_a_a1027);

inst4_aaltsyncram_component_aram_block_a0_a_a26_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 26,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a26_a_adataout);

inst_aI3_adata_x_a14_a_a1038_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a14_a_a1038 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a14_a_a1027 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a14_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst_aI3_adata_x_a14_a_a1027,
	datac => inst4_aaltsyncram_component_aq_a_a14_a,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a14_a_a1038);

inst_aI2_adata_is_c_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a14_a_a1037 = inst_aI3_adata_x_a14_a_a1038 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[14]
-- inst_aI2_adata_is_c_a14_a = DFFEA(inst3_aaltsyncram_component_aq_a_a19_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a19_a,
	datad => inst_aI3_adata_x_a14_a_a1038,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a14_a_a1037,
	regout => inst_aI2_adata_is_c_a14_a);

inst_aI3_ai_a82_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a82 = inst_aI3_adata_x_a14_a_a1038 # inst_aI3_aacc_c_a0_a_a14_a # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FBFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a14_a_a1038,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_aacc_c_a0_a_a14_a,
	datad => inst_aI2_adata_is_c_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a82);

inst_aI2_adata_is_c_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a6_a_a737 = inst_aI3_adata_x_a6_a_a738 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[6]
-- inst_aI2_adata_is_c_a6_a = DFFEA(inst3_aaltsyncram_component_aq_a_a11_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a11_a,
	datad => inst_aI3_adata_x_a6_a_a738,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a6_a_a737,
	regout => inst_aI2_adata_is_c_a6_a);

inst_aI3_ashift_left_685_a251_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a251 = !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => inst_aI3_adata_x_a5_a_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a251);

inst_aI3_adata_x_a1_a_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a1_a_a13 = !inst_aI2_aTC_c_a0_a & inst_aI2_aTC_c_a1_a & inst_aI2_adata_is_c_a1_a & !inst_aI2_aTC_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a0_a,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst_aI2_adata_is_c_a1_a,
	datad => inst_aI2_aTC_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a1_a_a13);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a4 = inst_aI3_adata_x_a1_a_a13 & inst_aI3_aacc_c_a0_a_a32_a # !inst_aI3_adata_x_a1_a_a13 & (inst_aI3_adata_x_a1_a_a10845 & inst_aI3_aacc_c_a0_a_a32_a # !inst_aI3_adata_x_a1_a_a10845 & inst_aI3_aacc_c_a0_a_a30_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a13,
	datab => inst_aI3_aacc_c_a0_a_a32_a,
	datac => inst_aI3_aacc_c_a0_a_a30_a,
	datad => inst_aI3_adata_x_a1_a_a10845,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a4);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9 = inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a31_a & !inst_aI3_adata_x_a1_a_a412 # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "30B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a31_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a4,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9);

inst_aI2_adata_is_c_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a3_a_a1865 = inst_aI3_adata_x_a3_a_a1867 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[3]
-- inst_aI2_adata_is_c_a3_a = DFFEA(inst3_aaltsyncram_component_aq_a_a8_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a8_a,
	datad => inst_aI3_adata_x_a3_a_a1867,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a3_a_a1865,
	regout => inst_aI2_adata_is_c_a3_a);

inst_aI3_adata_x_a3_a_a1866_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a3_a_a1866 = !inst_aI2_aTC_c_a0_a & inst_aI2_adata_is_c_a3_a & !inst_aI2_aTC_c_a2_a & inst_aI2_aTC_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a0_a,
	datab => inst_aI2_adata_is_c_a3_a,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI2_aTC_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a3_a_a1866);

inst_aI2_adata_is_c_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a2_a_a1937 = inst_aI3_adata_x_a2_a_a1939 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[2]
-- inst_aI2_adata_is_c_a2_a = DFFEA(inst3_aaltsyncram_component_aq_a_a7_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst_aI3_adata_x_a2_a_a1939,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a2_a_a1937,
	regout => inst_aI2_adata_is_c_a2_a);

inst_aI3_adata_x_a2_a_a1938_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a2_a_a1938 = inst_aI2_adata_is_c_a2_a & !inst_aI2_aTC_c_a2_a & !inst_aI2_aTC_c_a0_a & inst_aI2_aTC_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a2_a,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI2_aTC_c_a0_a,
	datad => inst_aI2_aTC_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a2_a_a1938);

inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 = !inst_aI3_adata_x_a3_a_a1866 & !inst_aI3_adata_x_a2_a_a1938 & !inst_aI3_adata_x_a2_a_a1939 & !inst_aI3_adata_x_a3_a_a1867

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1866,
	datab => inst_aI3_adata_x_a2_a_a1938,
	datac => inst_aI3_adata_x_a2_a_a1939,
	datad => inst_aI3_adata_x_a3_a_a1867,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5);

inst_aI3_ashift_left_685_a249_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a249 = inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 & !inst_aI3_adata_x_a5_a_a717

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_adata_x_a6_a_a737,
	datac => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datad => inst_aI3_adata_x_a5_a_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a249);

inst_aI3_aacc_a0_a_a16_a_a608_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a16_a_a608 = inst_aI3_aacc_c_a0_a_a16_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_c_a0_a_a16_a,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a16_a_a608);

inst_aI4_adata_ox_a2_a_a29_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a2_a_a29 = inst_aI3_aacc_c_a0_a_a2_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a2_a_a29);

inst_aI4_adata_exp_x_a2_a_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a2_a_a7 = NRESET_IN_acombout & !inst_aI4_adexp_we_c & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI4_adata_exp_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI4_adata_exp_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a2_a_a7);

inst_aI3_adata_x_a29_a_a27_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a29_a_a27 = !inst_aI3_areduce_nor_356 & (inst_aI4_adata_exp_x_a2_a_a7 # inst_aI3_aacc_c_a0_a_a2_a & inst_aI4_adexp_we_c)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_x_a2_a_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a29_a_a27);

inst_aI4_adata_ox_a16_a_a15_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a16_a_a15 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a16_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a16_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a16_a_a15);

inst4_aaltsyncram_component_aram_block_a0_a_a0_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 0,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a0_a_adataout);

inst_aI3_adata_x_a29_a_a29_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a29_a_a29 = inst_aI3_adata_x_a29_a_a27 # inst4_aaltsyncram_component_aq_a_a29_a & inst_aI3_adata_x_a0_a_a10780 & !inst_aI4_ai_a2408

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a29_a_a27,
	datab => inst4_aaltsyncram_component_aq_a_a29_a,
	datac => inst_aI3_adata_x_a0_a_a10780,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a29_a_a29);

inst_aI3_ai_a33_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a33 = inst_aI3_adata_x_a29_a_a29 $ inst_aI3_aacc_c_a0_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_adata_x_a29_a_a29,
	datad => inst_aI3_aacc_c_a0_a_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a33);

inst_aI2_adata_is_c_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a25_a_a817 = inst_aI3_adata_x_a25_a_a818 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[25]
-- inst_aI2_adata_is_c_a25_a = DFFEA(inst3_aaltsyncram_component_aq_a_a30_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a30_a,
	datad => inst_aI3_adata_x_a25_a_a818,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a25_a_a817,
	regout => inst_aI2_adata_is_c_a25_a);

inst_aI2_adata_is_c_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a20_a_a917 = inst_aI3_adata_x_a20_a_a918 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[20]
-- inst_aI2_adata_is_c_a20_a = DFFEA(inst3_aaltsyncram_component_aq_a_a25_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a25_a,
	datad => inst_aI3_adata_x_a20_a_a918,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a20_a_a917,
	regout => inst_aI2_adata_is_c_a20_a);

inst_aI2_adata_is_c_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a15_a_a1017 = inst_aI3_adata_x_a15_a_a1018 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[15]
-- inst_aI2_adata_is_c_a15_a = DFFEA(inst3_aaltsyncram_component_aq_a_a20_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a20_a,
	datad => inst_aI3_adata_x_a15_a_a1018,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a15_a_a1017,
	regout => inst_aI2_adata_is_c_a15_a);

inst_aI4_adata_ox_a10_a_a21_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a10_a_a21 = inst_aI3_aacc_c_a0_a_a10_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a10_a_a21);

inst_aI4_adata_ox_a11_a_a20_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a11_a_a20 = NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => NRESET_IN_acombout,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a11_a_a20);

inst4_aaltsyncram_component_aram_block_a0_a_a6_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 6,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a6_a_adataout);

inst_aI3_adata_x_a11_a_a1084_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a11_a_a1084 = inst_aI4_aiinc_c_a11_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a11_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a11_a_a1084);

inst_aI4_adata_exp_i_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a38_a_a53 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a11_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a11_a
-- inst_aI4_adata_exp_i_a11_a = DFFEA(inst_aI4_aiadata_x_a38_a_a53, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_c_a11_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a38_a_a53,
	regout => inst_aI4_adata_exp_i_a11_a);

inst_aI4_adata_exp_c_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a11_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a11_a # !inst_aI2_aint_stop_x_a2 & inst_aI4_aiadata_x_a38_a_a53, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_adata_exp_i_a11_a,
	datad => inst_aI4_aiadata_x_a38_a_a53,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a11_a);

inst_aI3_adata_x_a11_a_a1083_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a11_a_a1083 = inst_aI4_adata_exp_c_a11_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a11_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a11_a_a1083);

inst_aI3_adata_x_a11_a_a1087_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a11_a_a1087 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a11_a_a1084 # inst_aI3_adata_x_a11_a_a1083) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a11_a,
	datab => inst_aI3_adata_x_a11_a_a1084,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a11_a_a1083,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a11_a_a1087);

inst_aI3_adata_x_a11_a_a1098_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a11_a_a1098 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a11_a_a1087 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a11_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI3_adata_x_a11_a_a1087,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a11_a_a1098);

inst_aI2_adata_is_c_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a11_a_a1097 = inst_aI3_adata_x_a11_a_a1098 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[11]
-- inst_aI2_adata_is_c_a11_a = DFFEA(inst3_aaltsyncram_component_aq_a_a16_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a16_a,
	datad => inst_aI3_adata_x_a11_a_a1098,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a11_a_a1097,
	regout => inst_aI2_adata_is_c_a11_a);

inst_aI3_aadd_668_a12_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a12 = inst_aI3_adata_x_a11_a_a1097 $ inst_aI3_aacc_c_a0_a_a11_a $ !inst_aI3_aadd_668_a11COUT
-- inst_aI3_aadd_668_a12COUT0 = CARRY(inst_aI3_adata_x_a11_a_a1097 & (!inst_aI3_aadd_668_a11COUT # !inst_aI3_aacc_c_a0_a_a11_a) # !inst_aI3_adata_x_a11_a_a1097 & !inst_aI3_aacc_c_a0_a_a11_a & !inst_aI3_aadd_668_a11COUT)
-- inst_aI3_aadd_668_a12COUT1 = CARRY(inst_aI3_adata_x_a11_a_a1097 & (!inst_aI3_aadd_668_a11COUT # !inst_aI3_aacc_c_a0_a_a11_a) # !inst_aI3_adata_x_a11_a_a1097 & !inst_aI3_aacc_c_a0_a_a11_a & !inst_aI3_aadd_668_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a11_a_a1097,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	cin => inst_aI3_aadd_668_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a12,
	cout0 => inst_aI3_aadd_668_a12COUT0,
	cout1 => inst_aI3_aadd_668_a12COUT1);

inst_aI3_aadd_668_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a13 = inst_aI3_aacc_c_a0_a_a12_a $ inst_aI3_adata_x_a12_a_a1077 $ (!inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a12COUT0) # (inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a12COUT1)
-- inst_aI3_aadd_668_a13COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a12_a & (!inst_aI3_aadd_668_a12COUT0 # !inst_aI3_adata_x_a12_a_a1077) # !inst_aI3_aacc_c_a0_a_a12_a & !inst_aI3_adata_x_a12_a_a1077 & !inst_aI3_aadd_668_a12COUT0)
-- inst_aI3_aadd_668_a13COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a12_a & (!inst_aI3_aadd_668_a12COUT1 # !inst_aI3_adata_x_a12_a_a1077) # !inst_aI3_aacc_c_a0_a_a12_a & !inst_aI3_adata_x_a12_a_a1077 & !inst_aI3_aadd_668_a12COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a12_a,
	datab => inst_aI3_adata_x_a12_a_a1077,
	cin => inst_aI3_aadd_668_a11COUT,
	cin0 => inst_aI3_aadd_668_a12COUT0,
	cin1 => inst_aI3_aadd_668_a12COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a13,
	cout0 => inst_aI3_aadd_668_a13COUT0,
	cout1 => inst_aI3_aadd_668_a13COUT1);

inst_aI3_aadd_668_a14_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a14 = inst_aI3_adata_x_a13_a_a1057 $ inst_aI3_aacc_c_a0_a_a13_a $ !(!inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a13COUT0) # (inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a13COUT1)
-- inst_aI3_aadd_668_a14COUT0 = CARRY(inst_aI3_adata_x_a13_a_a1057 & (!inst_aI3_aadd_668_a13COUT0 # !inst_aI3_aacc_c_a0_a_a13_a) # !inst_aI3_adata_x_a13_a_a1057 & !inst_aI3_aacc_c_a0_a_a13_a & !inst_aI3_aadd_668_a13COUT0)
-- inst_aI3_aadd_668_a14COUT1 = CARRY(inst_aI3_adata_x_a13_a_a1057 & (!inst_aI3_aadd_668_a13COUT1 # !inst_aI3_aacc_c_a0_a_a13_a) # !inst_aI3_adata_x_a13_a_a1057 & !inst_aI3_aacc_c_a0_a_a13_a & !inst_aI3_aadd_668_a13COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a13_a_a1057,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	cin => inst_aI3_aadd_668_a11COUT,
	cin0 => inst_aI3_aadd_668_a13COUT0,
	cin1 => inst_aI3_aadd_668_a13COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a14,
	cout0 => inst_aI3_aadd_668_a14COUT0,
	cout1 => inst_aI3_aadd_668_a14COUT1);

inst_aI3_aadd_668_a15_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a15 = inst_aI3_aacc_c_a0_a_a14_a $ inst_aI3_adata_x_a14_a_a1037 $ (!inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a14COUT0) # (inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a14COUT1)
-- inst_aI3_aadd_668_a15COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a14_a & (!inst_aI3_aadd_668_a14COUT0 # !inst_aI3_adata_x_a14_a_a1037) # !inst_aI3_aacc_c_a0_a_a14_a & !inst_aI3_adata_x_a14_a_a1037 & !inst_aI3_aadd_668_a14COUT0)
-- inst_aI3_aadd_668_a15COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a14_a & (!inst_aI3_aadd_668_a14COUT1 # !inst_aI3_adata_x_a14_a_a1037) # !inst_aI3_aacc_c_a0_a_a14_a & !inst_aI3_adata_x_a14_a_a1037 & !inst_aI3_aadd_668_a14COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a14_a,
	datab => inst_aI3_adata_x_a14_a_a1037,
	cin => inst_aI3_aadd_668_a11COUT,
	cin0 => inst_aI3_aadd_668_a14COUT0,
	cin1 => inst_aI3_aadd_668_a14COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a15,
	cout0 => inst_aI3_aadd_668_a15COUT0,
	cout1 => inst_aI3_aadd_668_a15COUT1);

inst_aI3_aadd_668_a16_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a16 = inst_aI3_aacc_c_a0_a_a15_a $ inst_aI3_adata_x_a15_a_a1017 $ !(!inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a15COUT0) # (inst_aI3_aadd_668_a11COUT & inst_aI3_aadd_668_a15COUT1)
-- inst_aI3_aadd_668_a16COUT = CARRY(inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_adata_x_a15_a_a1017 & !inst_aI3_aadd_668_a15COUT1 # !inst_aI3_aacc_c_a0_a_a15_a & (inst_aI3_adata_x_a15_a_a1017 # !inst_aI3_aadd_668_a15COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_adata_x_a15_a_a1017,
	cin => inst_aI3_aadd_668_a11COUT,
	cin0 => inst_aI3_aadd_668_a15COUT0,
	cin1 => inst_aI3_aadd_668_a15COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a16,
	cout => inst_aI3_aadd_668_a16COUT);

inst_aI4_adata_exp_i_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a46_a_a29 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a19_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a19_a
-- inst_aI4_adata_exp_i_a19_a = DFFEA(inst_aI4_aiadata_x_a46_a_a29, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adexp_we_c,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_adata_exp_c_a19_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a46_a_a29,
	regout => inst_aI4_adata_exp_i_a19_a);

inst_aI4_adata_exp_c_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a19_a = DFFEA(inst_aI4_aiadata_x_a46_a_a29 & (inst_aI4_adata_exp_i_a19_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a46_a_a29 & inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a19_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiadata_x_a46_a_a29,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_adata_exp_i_a19_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a19_a);

inst_aI3_adata_x_a19_a_a923_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a19_a_a923 = inst_aI4_adata_exp_c_a19_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst_aI4_adata_exp_c_a19_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a19_a_a923);

inst_aI3_adata_x_a19_a_a924_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a19_a_a924 = inst_aI4_aiinc_c_a19_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a19_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a19_a_a924);

inst_aI3_adata_x_a19_a_a927_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a19_a_a927 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a19_a_a923 # inst_aI3_adata_x_a19_a_a924) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a19_a,
	datab => inst_aI3_adata_x_a19_a_a923,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a19_a_a924,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a19_a_a927);

inst_aI3_adata_x_a19_a_a938_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a19_a_a938 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a19_a_a927 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a19_a,
	datac => inst_aI3_adata_x_a19_a_a927,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a19_a_a938);

inst_aI2_adata_is_c_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a19_a_a937 = inst_aI3_adata_x_a19_a_a938 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[19]
-- inst_aI2_adata_is_c_a19_a = DFFEA(inst3_aaltsyncram_component_aq_a_a24_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a24_a,
	datad => inst_aI3_adata_x_a19_a_a938,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a19_a_a937,
	regout => inst_aI2_adata_is_c_a19_a);

inst_aI2_adata_is_c_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a17_a_a977 = inst_aI3_adata_x_a17_a_a978 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[17]
-- inst_aI2_adata_is_c_a17_a = DFFEA(inst3_aaltsyncram_component_aq_a_a22_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a22_a,
	datad => inst_aI3_adata_x_a17_a_a978,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a17_a_a977,
	regout => inst_aI2_adata_is_c_a17_a);

inst_aI3_aadd_668_a17_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a17 = inst_aI3_aacc_c_a0_a_a16_a $ inst_aI3_adata_x_a16_a_a997 $ inst_aI3_aadd_668_a16COUT
-- inst_aI3_aadd_668_a17COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a16_a & (!inst_aI3_aadd_668_a16COUT # !inst_aI3_adata_x_a16_a_a997) # !inst_aI3_aacc_c_a0_a_a16_a & !inst_aI3_adata_x_a16_a_a997 & !inst_aI3_aadd_668_a16COUT)
-- inst_aI3_aadd_668_a17COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a16_a & (!inst_aI3_aadd_668_a16COUT # !inst_aI3_adata_x_a16_a_a997) # !inst_aI3_aacc_c_a0_a_a16_a & !inst_aI3_adata_x_a16_a_a997 & !inst_aI3_aadd_668_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI3_adata_x_a16_a_a997,
	cin => inst_aI3_aadd_668_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a17,
	cout0 => inst_aI3_aadd_668_a17COUT0,
	cout1 => inst_aI3_aadd_668_a17COUT1);

inst_aI3_aadd_668_a18_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a18 = inst_aI3_aacc_c_a0_a_a17_a $ inst_aI3_adata_x_a17_a_a977 $ !(!inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a17COUT0) # (inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a17COUT1)
-- inst_aI3_aadd_668_a18COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_adata_x_a17_a_a977 & !inst_aI3_aadd_668_a17COUT0 # !inst_aI3_aacc_c_a0_a_a17_a & (inst_aI3_adata_x_a17_a_a977 # !inst_aI3_aadd_668_a17COUT0))
-- inst_aI3_aadd_668_a18COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_adata_x_a17_a_a977 & !inst_aI3_aadd_668_a17COUT1 # !inst_aI3_aacc_c_a0_a_a17_a & (inst_aI3_adata_x_a17_a_a977 # !inst_aI3_aadd_668_a17COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_adata_x_a17_a_a977,
	cin => inst_aI3_aadd_668_a16COUT,
	cin0 => inst_aI3_aadd_668_a17COUT0,
	cin1 => inst_aI3_aadd_668_a17COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a18,
	cout0 => inst_aI3_aadd_668_a18COUT0,
	cout1 => inst_aI3_aadd_668_a18COUT1);

inst_aI3_aadd_668_a19_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a19 = inst_aI3_aacc_c_a0_a_a18_a $ inst_aI3_adata_x_a18_a_a957 $ (!inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a18COUT0) # (inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a18COUT1)
-- inst_aI3_aadd_668_a19COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a18_a & (!inst_aI3_aadd_668_a18COUT0 # !inst_aI3_adata_x_a18_a_a957) # !inst_aI3_aacc_c_a0_a_a18_a & !inst_aI3_adata_x_a18_a_a957 & !inst_aI3_aadd_668_a18COUT0)
-- inst_aI3_aadd_668_a19COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a18_a & (!inst_aI3_aadd_668_a18COUT1 # !inst_aI3_adata_x_a18_a_a957) # !inst_aI3_aacc_c_a0_a_a18_a & !inst_aI3_adata_x_a18_a_a957 & !inst_aI3_aadd_668_a18COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_adata_x_a18_a_a957,
	cin => inst_aI3_aadd_668_a16COUT,
	cin0 => inst_aI3_aadd_668_a18COUT0,
	cin1 => inst_aI3_aadd_668_a18COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a19,
	cout0 => inst_aI3_aadd_668_a19COUT0,
	cout1 => inst_aI3_aadd_668_a19COUT1);

inst_aI3_aadd_668_a20_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a20 = inst_aI3_adata_x_a19_a_a937 $ inst_aI3_aacc_c_a0_a_a19_a $ !(!inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a19COUT0) # (inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a19COUT1)
-- inst_aI3_aadd_668_a20COUT0 = CARRY(inst_aI3_adata_x_a19_a_a937 & (!inst_aI3_aadd_668_a19COUT0 # !inst_aI3_aacc_c_a0_a_a19_a) # !inst_aI3_adata_x_a19_a_a937 & !inst_aI3_aacc_c_a0_a_a19_a & !inst_aI3_aadd_668_a19COUT0)
-- inst_aI3_aadd_668_a20COUT1 = CARRY(inst_aI3_adata_x_a19_a_a937 & (!inst_aI3_aadd_668_a19COUT1 # !inst_aI3_aacc_c_a0_a_a19_a) # !inst_aI3_adata_x_a19_a_a937 & !inst_aI3_aacc_c_a0_a_a19_a & !inst_aI3_aadd_668_a19COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a19_a_a937,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	cin => inst_aI3_aadd_668_a16COUT,
	cin0 => inst_aI3_aadd_668_a19COUT0,
	cin1 => inst_aI3_aadd_668_a19COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a20,
	cout0 => inst_aI3_aadd_668_a20COUT0,
	cout1 => inst_aI3_aadd_668_a20COUT1);

inst_aI3_aadd_668_a21_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a21 = inst_aI3_adata_x_a20_a_a917 $ inst_aI3_aacc_c_a0_a_a20_a $ (!inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a20COUT0) # (inst_aI3_aadd_668_a16COUT & inst_aI3_aadd_668_a20COUT1)
-- inst_aI3_aadd_668_a21COUT = CARRY(inst_aI3_adata_x_a20_a_a917 & inst_aI3_aacc_c_a0_a_a20_a & !inst_aI3_aadd_668_a20COUT1 # !inst_aI3_adata_x_a20_a_a917 & (inst_aI3_aacc_c_a0_a_a20_a # !inst_aI3_aadd_668_a20COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "964D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a20_a_a917,
	datab => inst_aI3_aacc_c_a0_a_a20_a,
	cin => inst_aI3_aadd_668_a16COUT,
	cin0 => inst_aI3_aadd_668_a20COUT0,
	cin1 => inst_aI3_aadd_668_a20COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a21,
	cout => inst_aI3_aadd_668_a21COUT);

inst_aI2_adata_is_c_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a24_a_a837 = inst_aI3_adata_x_a24_a_a838 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[24]
-- inst_aI2_adata_is_c_a24_a = DFFEA(inst3_aaltsyncram_component_aq_a_a29_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a29_a,
	datad => inst_aI3_adata_x_a24_a_a838,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a24_a_a837,
	regout => inst_aI2_adata_is_c_a24_a);

inst_aI2_adata_is_c_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a23_a_a857 = inst_aI3_adata_x_a23_a_a858 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[23]
-- inst_aI2_adata_is_c_a23_a = DFFEA(inst3_aaltsyncram_component_aq_a_a28_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a28_a,
	datad => inst_aI3_adata_x_a23_a_a858,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a23_a_a857,
	regout => inst_aI2_adata_is_c_a23_a);

inst_aI4_adata_ox_a7_a_a24_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a7_a_a24 = inst_aI3_aacc_c_a0_a_a7_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a7_a_a24);

inst4_aaltsyncram_component_aram_block_a0_a_a24_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 24,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a24_a_adataout);

inst_aI3_adata_x_a21_a_a884_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a21_a_a884 = inst3_aaltsyncram_component_aq_a_a6_a & inst_aI4_aiinc_c_a21_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_aiinc_c_a21_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a21_a_a884);

inst_aI4_adata_exp_i_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a48_a_a23 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a21_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a21_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a21_a = DFFEA(inst_aI4_aiadata_x_a48_a_a23, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC20",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_c_a21_a,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_ai_a83,
	datad => inst_aI3_aacc_c_a0_a_a21_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a48_a_a23,
	regout => inst_aI4_adata_exp_i_a21_a);

inst_aI4_adata_exp_c_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a21_a = DFFEA(inst_aI4_aiadata_x_a48_a_a23 & (inst_aI4_adata_exp_i_a21_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a48_a_a23 & inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a21_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiadata_x_a48_a_a23,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_adata_exp_i_a21_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a21_a);

inst_aI3_adata_x_a21_a_a883_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a21_a_a883 = inst_aI4_adata_exp_c_a21_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a21_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a21_a_a883);

inst_aI3_adata_x_a21_a_a887_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a21_a_a887 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a21_a_a884 # inst_aI3_adata_x_a21_a_a883) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a21_a_a884,
	datab => inst_aI4_aireg_c_a21_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a21_a_a883,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a21_a_a887);

inst_aI3_adata_x_a21_a_a898_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a21_a_a898 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a21_a_a887 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a21_a,
	datac => inst_aI3_adata_x_a21_a_a887,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a21_a_a898);

inst_aI2_adata_is_c_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a21_a_a897 = inst_aI3_adata_x_a21_a_a898 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[21]
-- inst_aI2_adata_is_c_a21_a = DFFEA(inst3_aaltsyncram_component_aq_a_a26_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a26_a,
	datad => inst_aI3_adata_x_a21_a_a898,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a21_a_a897,
	regout => inst_aI2_adata_is_c_a21_a);

inst_aI3_aadd_668_a22_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a22 = inst_aI3_aacc_c_a0_a_a21_a $ inst_aI3_adata_x_a21_a_a897 $ !inst_aI3_aadd_668_a21COUT
-- inst_aI3_aadd_668_a22COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_adata_x_a21_a_a897 & !inst_aI3_aadd_668_a21COUT # !inst_aI3_aacc_c_a0_a_a21_a & (inst_aI3_adata_x_a21_a_a897 # !inst_aI3_aadd_668_a21COUT))
-- inst_aI3_aadd_668_a22COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_adata_x_a21_a_a897 & !inst_aI3_aadd_668_a21COUT # !inst_aI3_aacc_c_a0_a_a21_a & (inst_aI3_adata_x_a21_a_a897 # !inst_aI3_aadd_668_a21COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI3_adata_x_a21_a_a897,
	cin => inst_aI3_aadd_668_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a22,
	cout0 => inst_aI3_aadd_668_a22COUT0,
	cout1 => inst_aI3_aadd_668_a22COUT1);

inst_aI3_aadd_668_a23_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a23 = inst_aI3_adata_x_a22_a_a877 $ inst_aI3_aacc_c_a0_a_a22_a $ (!inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a22COUT0) # (inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a22COUT1)
-- inst_aI3_aadd_668_a23COUT0 = CARRY(inst_aI3_adata_x_a22_a_a877 & inst_aI3_aacc_c_a0_a_a22_a & !inst_aI3_aadd_668_a22COUT0 # !inst_aI3_adata_x_a22_a_a877 & (inst_aI3_aacc_c_a0_a_a22_a # !inst_aI3_aadd_668_a22COUT0))
-- inst_aI3_aadd_668_a23COUT1 = CARRY(inst_aI3_adata_x_a22_a_a877 & inst_aI3_aacc_c_a0_a_a22_a & !inst_aI3_aadd_668_a22COUT1 # !inst_aI3_adata_x_a22_a_a877 & (inst_aI3_aacc_c_a0_a_a22_a # !inst_aI3_aadd_668_a22COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "964D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a22_a_a877,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	cin => inst_aI3_aadd_668_a21COUT,
	cin0 => inst_aI3_aadd_668_a22COUT0,
	cin1 => inst_aI3_aadd_668_a22COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a23,
	cout0 => inst_aI3_aadd_668_a23COUT0,
	cout1 => inst_aI3_aadd_668_a23COUT1);

inst_aI3_aadd_668_a24_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a24 = inst_aI3_adata_x_a23_a_a857 $ inst_aI3_aacc_c_a0_a_a23_a $ !(!inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a23COUT0) # (inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a23COUT1)
-- inst_aI3_aadd_668_a24COUT0 = CARRY(inst_aI3_adata_x_a23_a_a857 & (!inst_aI3_aadd_668_a23COUT0 # !inst_aI3_aacc_c_a0_a_a23_a) # !inst_aI3_adata_x_a23_a_a857 & !inst_aI3_aacc_c_a0_a_a23_a & !inst_aI3_aadd_668_a23COUT0)
-- inst_aI3_aadd_668_a24COUT1 = CARRY(inst_aI3_adata_x_a23_a_a857 & (!inst_aI3_aadd_668_a23COUT1 # !inst_aI3_aacc_c_a0_a_a23_a) # !inst_aI3_adata_x_a23_a_a857 & !inst_aI3_aacc_c_a0_a_a23_a & !inst_aI3_aadd_668_a23COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a23_a_a857,
	datab => inst_aI3_aacc_c_a0_a_a23_a,
	cin => inst_aI3_aadd_668_a21COUT,
	cin0 => inst_aI3_aadd_668_a23COUT0,
	cin1 => inst_aI3_aadd_668_a23COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a24,
	cout0 => inst_aI3_aadd_668_a24COUT0,
	cout1 => inst_aI3_aadd_668_a24COUT1);

inst_aI3_aadd_668_a25_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a25 = inst_aI3_aacc_c_a0_a_a24_a $ inst_aI3_adata_x_a24_a_a837 $ (!inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a24COUT0) # (inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a24COUT1)
-- inst_aI3_aadd_668_a25COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a24_a & (!inst_aI3_aadd_668_a24COUT0 # !inst_aI3_adata_x_a24_a_a837) # !inst_aI3_aacc_c_a0_a_a24_a & !inst_aI3_adata_x_a24_a_a837 & !inst_aI3_aadd_668_a24COUT0)
-- inst_aI3_aadd_668_a25COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a24_a & (!inst_aI3_aadd_668_a24COUT1 # !inst_aI3_adata_x_a24_a_a837) # !inst_aI3_aacc_c_a0_a_a24_a & !inst_aI3_adata_x_a24_a_a837 & !inst_aI3_aadd_668_a24COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI3_adata_x_a24_a_a837,
	cin => inst_aI3_aadd_668_a21COUT,
	cin0 => inst_aI3_aadd_668_a24COUT0,
	cin1 => inst_aI3_aadd_668_a24COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a25,
	cout0 => inst_aI3_aadd_668_a25COUT0,
	cout1 => inst_aI3_aadd_668_a25COUT1);

inst_aI3_aadd_668_a26_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a26 = inst_aI3_adata_x_a25_a_a817 $ inst_aI3_aacc_c_a0_a_a25_a $ !(!inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a25COUT0) # (inst_aI3_aadd_668_a21COUT & inst_aI3_aadd_668_a25COUT1)
-- inst_aI3_aadd_668_a26COUT = CARRY(inst_aI3_adata_x_a25_a_a817 & (!inst_aI3_aadd_668_a25COUT1 # !inst_aI3_aacc_c_a0_a_a25_a) # !inst_aI3_adata_x_a25_a_a817 & !inst_aI3_aacc_c_a0_a_a25_a & !inst_aI3_aadd_668_a25COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a25_a_a817,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	cin => inst_aI3_aadd_668_a21COUT,
	cin0 => inst_aI3_aadd_668_a25COUT0,
	cin1 => inst_aI3_aadd_668_a25COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a26,
	cout => inst_aI3_aadd_668_a26COUT);

inst_aI4_adata_exp_i_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a0_a_a14 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a0_a
-- inst_aI4_adata_exp_i_a0_a = DFFEA(inst_aI4_adata_exp_x_a0_a_a14, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_c_a0_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a0_a_a14,
	regout => inst_aI4_adata_exp_i_a0_a);

inst_aI4_adata_exp_c_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a0_a = DFFEA(inst_aI4_adata_exp_i_a0_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_adata_exp_x_a0_a_a14) # !inst_aI4_adata_exp_i_a0_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_x_a0_a_a14, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8B8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_i_a0_a,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_adata_exp_x_a0_a_a14,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a0_a);

inst_aI4_adata_exp_x_a0_a_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a0_a_a13 = NRESET_IN_acombout & inst_aI4_adata_exp_c_a0_a & !inst_aI4_adexp_we_c & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI4_adata_exp_c_a0_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a0_a_a13);

inst_aI3_adata_x_a27_a_a33_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a27_a_a33 = !inst_aI3_areduce_nor_356 & (inst_aI4_adata_exp_x_a0_a_a13 # inst_aI3_aacc_c_a0_a_a0_a & inst_aI4_adexp_we_c)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0F08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI4_adata_exp_x_a0_a_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a27_a_a33);

inst_aI3_adata_x_a27_a_a35_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a27_a_a35 = inst_aI3_adata_x_a27_a_a33 # inst4_aaltsyncram_component_aq_a_a27_a & inst_aI3_adata_x_a0_a_a10780 & !inst_aI4_ai_a2408

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a27_a_a33,
	datab => inst4_aaltsyncram_component_aq_a_a27_a,
	datac => inst_aI3_adata_x_a0_a_a10780,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a27_a_a35);

inst_aI3_aadd_668_a27_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a27 = inst_aI3_adata_x_a26_a_a797 $ inst_aI3_aacc_c_a0_a_a26_a $ inst_aI3_aadd_668_a26COUT
-- inst_aI3_aadd_668_a27COUT0 = CARRY(inst_aI3_adata_x_a26_a_a797 & inst_aI3_aacc_c_a0_a_a26_a & !inst_aI3_aadd_668_a26COUT # !inst_aI3_adata_x_a26_a_a797 & (inst_aI3_aacc_c_a0_a_a26_a # !inst_aI3_aadd_668_a26COUT))
-- inst_aI3_aadd_668_a27COUT1 = CARRY(inst_aI3_adata_x_a26_a_a797 & inst_aI3_aacc_c_a0_a_a26_a & !inst_aI3_aadd_668_a26COUT # !inst_aI3_adata_x_a26_a_a797 & (inst_aI3_aacc_c_a0_a_a26_a # !inst_aI3_aadd_668_a26COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "964D",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a26_a_a797,
	datab => inst_aI3_aacc_c_a0_a_a26_a,
	cin => inst_aI3_aadd_668_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a27,
	cout0 => inst_aI3_aadd_668_a27COUT0,
	cout1 => inst_aI3_aadd_668_a27COUT1);

inst_aI3_aadd_668_a28_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a28 = inst_aI3_aacc_c_a0_a_a27_a $ inst_aI3_adata_x_a27_a_a35 $ !(!inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a27COUT0) # (inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a27COUT1)
-- inst_aI3_aadd_668_a28COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_adata_x_a27_a_a35 & !inst_aI3_aadd_668_a27COUT0 # !inst_aI3_aacc_c_a0_a_a27_a & (inst_aI3_adata_x_a27_a_a35 # !inst_aI3_aadd_668_a27COUT0))
-- inst_aI3_aadd_668_a28COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_adata_x_a27_a_a35 & !inst_aI3_aadd_668_a27COUT1 # !inst_aI3_aacc_c_a0_a_a27_a & (inst_aI3_adata_x_a27_a_a35 # !inst_aI3_aadd_668_a27COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a27_a,
	datab => inst_aI3_adata_x_a27_a_a35,
	cin => inst_aI3_aadd_668_a26COUT,
	cin0 => inst_aI3_aadd_668_a27COUT0,
	cin1 => inst_aI3_aadd_668_a27COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a28,
	cout0 => inst_aI3_aadd_668_a28COUT0,
	cout1 => inst_aI3_aadd_668_a28COUT1);

inst_aI3_aadd_668_a29_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a29 = inst_aI3_aacc_c_a0_a_a28_a $ inst_aI3_adata_x_a28_a_a32 $ (!inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a28COUT0) # (inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a28COUT1)
-- inst_aI3_aadd_668_a29COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a28_a & (!inst_aI3_aadd_668_a28COUT0 # !inst_aI3_adata_x_a28_a_a32) # !inst_aI3_aacc_c_a0_a_a28_a & !inst_aI3_adata_x_a28_a_a32 & !inst_aI3_aadd_668_a28COUT0)
-- inst_aI3_aadd_668_a29COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a28_a & (!inst_aI3_aadd_668_a28COUT1 # !inst_aI3_adata_x_a28_a_a32) # !inst_aI3_aacc_c_a0_a_a28_a & !inst_aI3_adata_x_a28_a_a32 & !inst_aI3_aadd_668_a28COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a28_a,
	datab => inst_aI3_adata_x_a28_a_a32,
	cin => inst_aI3_aadd_668_a26COUT,
	cin0 => inst_aI3_aadd_668_a28COUT0,
	cin1 => inst_aI3_aadd_668_a28COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a29,
	cout0 => inst_aI3_aadd_668_a29COUT0,
	cout1 => inst_aI3_aadd_668_a29COUT1);

inst_aI3_aadd_668_a30_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a30 = inst_aI3_adata_x_a29_a_a29 $ inst_aI3_aacc_c_a0_a_a29_a $ !(!inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a29COUT0) # (inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a29COUT1)
-- inst_aI3_aadd_668_a30COUT0 = CARRY(inst_aI3_adata_x_a29_a_a29 & (!inst_aI3_aadd_668_a29COUT0 # !inst_aI3_aacc_c_a0_a_a29_a) # !inst_aI3_adata_x_a29_a_a29 & !inst_aI3_aacc_c_a0_a_a29_a & !inst_aI3_aadd_668_a29COUT0)
-- inst_aI3_aadd_668_a30COUT1 = CARRY(inst_aI3_adata_x_a29_a_a29 & (!inst_aI3_aadd_668_a29COUT1 # !inst_aI3_aacc_c_a0_a_a29_a) # !inst_aI3_adata_x_a29_a_a29 & !inst_aI3_aacc_c_a0_a_a29_a & !inst_aI3_aadd_668_a29COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a29_a_a29,
	datab => inst_aI3_aacc_c_a0_a_a29_a,
	cin => inst_aI3_aadd_668_a26COUT,
	cin0 => inst_aI3_aadd_668_a29COUT0,
	cin1 => inst_aI3_aadd_668_a29COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a30,
	cout0 => inst_aI3_aadd_668_a30COUT0,
	cout1 => inst_aI3_aadd_668_a30COUT1);

inst_aI3_aadd_627_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a0 = inst_aI3_aacc_c_a0_a_a0_a $ inst_aI3_adata_x_a0_a_a400
-- inst_aI3_aadd_627_a0COUT = CARRY(inst_aI3_aacc_c_a0_a_a0_a & inst_aI3_adata_x_a0_a_a400)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a0,
	cout => inst_aI3_aadd_627_a0COUT);

inst_aI3_aadd_627_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a1 = inst_aI3_adata_x_a1_a_a412 $ inst_aI3_aacc_c_a0_a_a1_a $ inst_aI3_aadd_627_a0COUT
-- inst_aI3_aadd_627_a1COUT0 = CARRY(inst_aI3_adata_x_a1_a_a412 & !inst_aI3_aacc_c_a0_a_a1_a & !inst_aI3_aadd_627_a0COUT # !inst_aI3_adata_x_a1_a_a412 & (!inst_aI3_aadd_627_a0COUT # !inst_aI3_aacc_c_a0_a_a1_a))
-- inst_aI3_aadd_627_a1COUT1 = CARRY(inst_aI3_adata_x_a1_a_a412 & !inst_aI3_aacc_c_a0_a_a1_a & !inst_aI3_aadd_627_a0COUT # !inst_aI3_adata_x_a1_a_a412 & (!inst_aI3_aadd_627_a0COUT # !inst_aI3_aacc_c_a0_a_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a1_a,
	cin => inst_aI3_aadd_627_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a1,
	cout0 => inst_aI3_aadd_627_a1COUT0,
	cout1 => inst_aI3_aadd_627_a1COUT1);

inst_aI3_aadd_627_a2_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a2 = inst_aI3_adata_x_a2_a_a1937 $ inst_aI3_aacc_c_a0_a_a2_a $ !(!inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a1COUT0) # (inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a1COUT1)
-- inst_aI3_aadd_627_a2COUT0 = CARRY(inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_aacc_c_a0_a_a2_a # !inst_aI3_aadd_627_a1COUT0) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_aacc_c_a0_a_a2_a & !inst_aI3_aadd_627_a1COUT0)
-- inst_aI3_aadd_627_a2COUT1 = CARRY(inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_aacc_c_a0_a_a2_a # !inst_aI3_aadd_627_a1COUT1) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_aacc_c_a0_a_a2_a & !inst_aI3_aadd_627_a1COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	cin => inst_aI3_aadd_627_a0COUT,
	cin0 => inst_aI3_aadd_627_a1COUT0,
	cin1 => inst_aI3_aadd_627_a1COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a2,
	cout0 => inst_aI3_aadd_627_a2COUT0,
	cout1 => inst_aI3_aadd_627_a2COUT1);

inst_aI3_aadd_627_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a3 = inst_aI3_adata_x_a3_a_a1865 $ inst_aI3_aacc_c_a0_a_a3_a $ (!inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a2COUT0) # (inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a2COUT1)
-- inst_aI3_aadd_627_a3COUT0 = CARRY(inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_aacc_c_a0_a_a3_a & !inst_aI3_aadd_627_a2COUT0 # !inst_aI3_adata_x_a3_a_a1865 & (!inst_aI3_aadd_627_a2COUT0 # !inst_aI3_aacc_c_a0_a_a3_a))
-- inst_aI3_aadd_627_a3COUT1 = CARRY(inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_aacc_c_a0_a_a3_a & !inst_aI3_aadd_627_a2COUT1 # !inst_aI3_adata_x_a3_a_a1865 & (!inst_aI3_aadd_627_a2COUT1 # !inst_aI3_aacc_c_a0_a_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	cin => inst_aI3_aadd_627_a0COUT,
	cin0 => inst_aI3_aadd_627_a2COUT0,
	cin1 => inst_aI3_aadd_627_a2COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a3,
	cout0 => inst_aI3_aadd_627_a3COUT0,
	cout1 => inst_aI3_aadd_627_a3COUT1);

inst_aI3_aadd_627_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a4 = inst_aI3_adata_x_a4_a_a697 $ inst_aI3_aacc_c_a0_a_a4_a $ !(!inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a3COUT0) # (inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a3COUT1)
-- inst_aI3_aadd_627_a4COUT0 = CARRY(inst_aI3_adata_x_a4_a_a697 & (inst_aI3_aacc_c_a0_a_a4_a # !inst_aI3_aadd_627_a3COUT0) # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_aacc_c_a0_a_a4_a & !inst_aI3_aadd_627_a3COUT0)
-- inst_aI3_aadd_627_a4COUT1 = CARRY(inst_aI3_adata_x_a4_a_a697 & (inst_aI3_aacc_c_a0_a_a4_a # !inst_aI3_aadd_627_a3COUT1) # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_aacc_c_a0_a_a4_a & !inst_aI3_aadd_627_a3COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	cin => inst_aI3_aadd_627_a0COUT,
	cin0 => inst_aI3_aadd_627_a3COUT0,
	cin1 => inst_aI3_aadd_627_a3COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a4,
	cout0 => inst_aI3_aadd_627_a4COUT0,
	cout1 => inst_aI3_aadd_627_a4COUT1);

inst_aI3_aadd_627_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a5 = inst_aI3_aacc_c_a0_a_a5_a $ inst_aI3_adata_x_a5_a_a717 $ (!inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a4COUT0) # (inst_aI3_aadd_627_a0COUT & inst_aI3_aadd_627_a4COUT1)
-- inst_aI3_aadd_627_a5COUT = CARRY(inst_aI3_aacc_c_a0_a_a5_a & !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_aadd_627_a4COUT1 # !inst_aI3_aacc_c_a0_a_a5_a & (!inst_aI3_aadd_627_a4COUT1 # !inst_aI3_adata_x_a5_a_a717))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_adata_x_a5_a_a717,
	cin => inst_aI3_aadd_627_a0COUT,
	cin0 => inst_aI3_aadd_627_a4COUT0,
	cin1 => inst_aI3_aadd_627_a4COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a5,
	cout => inst_aI3_aadd_627_a5COUT);

inst_aI3_aadd_627_a6_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a6 = inst_aI3_adata_x_a6_a_a737 $ inst_aI3_aacc_c_a0_a_a6_a $ !inst_aI3_aadd_627_a5COUT
-- inst_aI3_aadd_627_a6COUT0 = CARRY(inst_aI3_adata_x_a6_a_a737 & (inst_aI3_aacc_c_a0_a_a6_a # !inst_aI3_aadd_627_a5COUT) # !inst_aI3_adata_x_a6_a_a737 & inst_aI3_aacc_c_a0_a_a6_a & !inst_aI3_aadd_627_a5COUT)
-- inst_aI3_aadd_627_a6COUT1 = CARRY(inst_aI3_adata_x_a6_a_a737 & (inst_aI3_aacc_c_a0_a_a6_a # !inst_aI3_aadd_627_a5COUT) # !inst_aI3_adata_x_a6_a_a737 & inst_aI3_aacc_c_a0_a_a6_a & !inst_aI3_aadd_627_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	cin => inst_aI3_aadd_627_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a6,
	cout0 => inst_aI3_aadd_627_a6COUT0,
	cout1 => inst_aI3_aadd_627_a6COUT1);

inst_aI3_aadd_627_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a7 = inst_aI3_adata_x_a7_a_a1177 $ inst_aI3_aacc_c_a0_a_a7_a $ (!inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a6COUT0) # (inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a6COUT1)
-- inst_aI3_aadd_627_a7COUT0 = CARRY(inst_aI3_adata_x_a7_a_a1177 & !inst_aI3_aacc_c_a0_a_a7_a & !inst_aI3_aadd_627_a6COUT0 # !inst_aI3_adata_x_a7_a_a1177 & (!inst_aI3_aadd_627_a6COUT0 # !inst_aI3_aacc_c_a0_a_a7_a))
-- inst_aI3_aadd_627_a7COUT1 = CARRY(inst_aI3_adata_x_a7_a_a1177 & !inst_aI3_aacc_c_a0_a_a7_a & !inst_aI3_aadd_627_a6COUT1 # !inst_aI3_adata_x_a7_a_a1177 & (!inst_aI3_aadd_627_a6COUT1 # !inst_aI3_aacc_c_a0_a_a7_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a7_a_a1177,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	cin => inst_aI3_aadd_627_a5COUT,
	cin0 => inst_aI3_aadd_627_a6COUT0,
	cin1 => inst_aI3_aadd_627_a6COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a7,
	cout0 => inst_aI3_aadd_627_a7COUT0,
	cout1 => inst_aI3_aadd_627_a7COUT1);

inst_aI3_aadd_627_a8_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a8 = inst_aI3_aacc_c_a0_a_a8_a $ inst_aI3_adata_x_a8_a_a1157 $ !(!inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a7COUT0) # (inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a7COUT1)
-- inst_aI3_aadd_627_a8COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a8_a & (inst_aI3_adata_x_a8_a_a1157 # !inst_aI3_aadd_627_a7COUT0) # !inst_aI3_aacc_c_a0_a_a8_a & inst_aI3_adata_x_a8_a_a1157 & !inst_aI3_aadd_627_a7COUT0)
-- inst_aI3_aadd_627_a8COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a8_a & (inst_aI3_adata_x_a8_a_a1157 # !inst_aI3_aadd_627_a7COUT1) # !inst_aI3_aacc_c_a0_a_a8_a & inst_aI3_adata_x_a8_a_a1157 & !inst_aI3_aadd_627_a7COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI3_adata_x_a8_a_a1157,
	cin => inst_aI3_aadd_627_a5COUT,
	cin0 => inst_aI3_aadd_627_a7COUT0,
	cin1 => inst_aI3_aadd_627_a7COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a8,
	cout0 => inst_aI3_aadd_627_a8COUT0,
	cout1 => inst_aI3_aadd_627_a8COUT1);

inst_aI3_aadd_627_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a9 = inst_aI3_aacc_c_a0_a_a9_a $ inst_aI3_adata_x_a9_a_a1137 $ (!inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a8COUT0) # (inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a8COUT1)
-- inst_aI3_aadd_627_a9COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a9_a & !inst_aI3_adata_x_a9_a_a1137 & !inst_aI3_aadd_627_a8COUT0 # !inst_aI3_aacc_c_a0_a_a9_a & (!inst_aI3_aadd_627_a8COUT0 # !inst_aI3_adata_x_a9_a_a1137))
-- inst_aI3_aadd_627_a9COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a9_a & !inst_aI3_adata_x_a9_a_a1137 & !inst_aI3_aadd_627_a8COUT1 # !inst_aI3_aacc_c_a0_a_a9_a & (!inst_aI3_aadd_627_a8COUT1 # !inst_aI3_adata_x_a9_a_a1137))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI3_adata_x_a9_a_a1137,
	cin => inst_aI3_aadd_627_a5COUT,
	cin0 => inst_aI3_aadd_627_a8COUT0,
	cin1 => inst_aI3_aadd_627_a8COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a9,
	cout0 => inst_aI3_aadd_627_a9COUT0,
	cout1 => inst_aI3_aadd_627_a9COUT1);

inst_aI3_aadd_627_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a10 = inst_aI3_aacc_c_a0_a_a10_a $ inst_aI3_adata_x_a10_a_a1117 $ !(!inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a9COUT0) # (inst_aI3_aadd_627_a5COUT & inst_aI3_aadd_627_a9COUT1)
-- inst_aI3_aadd_627_a10COUT = CARRY(inst_aI3_aacc_c_a0_a_a10_a & (inst_aI3_adata_x_a10_a_a1117 # !inst_aI3_aadd_627_a9COUT1) # !inst_aI3_aacc_c_a0_a_a10_a & inst_aI3_adata_x_a10_a_a1117 & !inst_aI3_aadd_627_a9COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI3_adata_x_a10_a_a1117,
	cin => inst_aI3_aadd_627_a5COUT,
	cin0 => inst_aI3_aadd_627_a9COUT0,
	cin1 => inst_aI3_aadd_627_a9COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a10,
	cout => inst_aI3_aadd_627_a10COUT);

inst_aI3_aadd_627_a11_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a11 = inst_aI3_adata_x_a11_a_a1097 $ inst_aI3_aacc_c_a0_a_a11_a $ inst_aI3_aadd_627_a10COUT
-- inst_aI3_aadd_627_a11COUT0 = CARRY(inst_aI3_adata_x_a11_a_a1097 & !inst_aI3_aacc_c_a0_a_a11_a & !inst_aI3_aadd_627_a10COUT # !inst_aI3_adata_x_a11_a_a1097 & (!inst_aI3_aadd_627_a10COUT # !inst_aI3_aacc_c_a0_a_a11_a))
-- inst_aI3_aadd_627_a11COUT1 = CARRY(inst_aI3_adata_x_a11_a_a1097 & !inst_aI3_aacc_c_a0_a_a11_a & !inst_aI3_aadd_627_a10COUT # !inst_aI3_adata_x_a11_a_a1097 & (!inst_aI3_aadd_627_a10COUT # !inst_aI3_aacc_c_a0_a_a11_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a11_a_a1097,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	cin => inst_aI3_aadd_627_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a11,
	cout0 => inst_aI3_aadd_627_a11COUT0,
	cout1 => inst_aI3_aadd_627_a11COUT1);

inst_aI3_aadd_627_a12_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a12 = inst_aI3_aacc_c_a0_a_a12_a $ inst_aI3_adata_x_a12_a_a1077 $ !(!inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a11COUT0) # (inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a11COUT1)
-- inst_aI3_aadd_627_a12COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a12_a & (inst_aI3_adata_x_a12_a_a1077 # !inst_aI3_aadd_627_a11COUT0) # !inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_adata_x_a12_a_a1077 & !inst_aI3_aadd_627_a11COUT0)
-- inst_aI3_aadd_627_a12COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a12_a & (inst_aI3_adata_x_a12_a_a1077 # !inst_aI3_aadd_627_a11COUT1) # !inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_adata_x_a12_a_a1077 & !inst_aI3_aadd_627_a11COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a12_a,
	datab => inst_aI3_adata_x_a12_a_a1077,
	cin => inst_aI3_aadd_627_a10COUT,
	cin0 => inst_aI3_aadd_627_a11COUT0,
	cin1 => inst_aI3_aadd_627_a11COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a12,
	cout0 => inst_aI3_aadd_627_a12COUT0,
	cout1 => inst_aI3_aadd_627_a12COUT1);

inst_aI3_aadd_627_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a13 = inst_aI3_aacc_c_a0_a_a13_a $ inst_aI3_adata_x_a13_a_a1057 $ (!inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a12COUT0) # (inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a12COUT1)
-- inst_aI3_aadd_627_a13COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a13_a & !inst_aI3_adata_x_a13_a_a1057 & !inst_aI3_aadd_627_a12COUT0 # !inst_aI3_aacc_c_a0_a_a13_a & (!inst_aI3_aadd_627_a12COUT0 # !inst_aI3_adata_x_a13_a_a1057))
-- inst_aI3_aadd_627_a13COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a13_a & !inst_aI3_adata_x_a13_a_a1057 & !inst_aI3_aadd_627_a12COUT1 # !inst_aI3_aacc_c_a0_a_a13_a & (!inst_aI3_aadd_627_a12COUT1 # !inst_aI3_adata_x_a13_a_a1057))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI3_adata_x_a13_a_a1057,
	cin => inst_aI3_aadd_627_a10COUT,
	cin0 => inst_aI3_aadd_627_a12COUT0,
	cin1 => inst_aI3_aadd_627_a12COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a13,
	cout0 => inst_aI3_aadd_627_a13COUT0,
	cout1 => inst_aI3_aadd_627_a13COUT1);

inst_aI3_aadd_627_a14_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a14 = inst_aI3_adata_x_a14_a_a1037 $ inst_aI3_aacc_c_a0_a_a14_a $ !(!inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a13COUT0) # (inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a13COUT1)
-- inst_aI3_aadd_627_a14COUT0 = CARRY(inst_aI3_adata_x_a14_a_a1037 & (inst_aI3_aacc_c_a0_a_a14_a # !inst_aI3_aadd_627_a13COUT0) # !inst_aI3_adata_x_a14_a_a1037 & inst_aI3_aacc_c_a0_a_a14_a & !inst_aI3_aadd_627_a13COUT0)
-- inst_aI3_aadd_627_a14COUT1 = CARRY(inst_aI3_adata_x_a14_a_a1037 & (inst_aI3_aacc_c_a0_a_a14_a # !inst_aI3_aadd_627_a13COUT1) # !inst_aI3_adata_x_a14_a_a1037 & inst_aI3_aacc_c_a0_a_a14_a & !inst_aI3_aadd_627_a13COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a14_a_a1037,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	cin => inst_aI3_aadd_627_a10COUT,
	cin0 => inst_aI3_aadd_627_a13COUT0,
	cin1 => inst_aI3_aadd_627_a13COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a14,
	cout0 => inst_aI3_aadd_627_a14COUT0,
	cout1 => inst_aI3_aadd_627_a14COUT1);

inst_aI3_aadd_627_a15_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a15 = inst_aI3_aacc_c_a0_a_a15_a $ inst_aI3_adata_x_a15_a_a1017 $ (!inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a14COUT0) # (inst_aI3_aadd_627_a10COUT & inst_aI3_aadd_627_a14COUT1)
-- inst_aI3_aadd_627_a15COUT = CARRY(inst_aI3_aacc_c_a0_a_a15_a & !inst_aI3_adata_x_a15_a_a1017 & !inst_aI3_aadd_627_a14COUT1 # !inst_aI3_aacc_c_a0_a_a15_a & (!inst_aI3_aadd_627_a14COUT1 # !inst_aI3_adata_x_a15_a_a1017))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_adata_x_a15_a_a1017,
	cin => inst_aI3_aadd_627_a10COUT,
	cin0 => inst_aI3_aadd_627_a14COUT0,
	cin1 => inst_aI3_aadd_627_a14COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a15,
	cout => inst_aI3_aadd_627_a15COUT);

inst_aI3_aadd_627_a16_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a16 = inst_aI3_aacc_c_a0_a_a16_a $ inst_aI3_adata_x_a16_a_a997 $ !inst_aI3_aadd_627_a15COUT
-- inst_aI3_aadd_627_a16COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a16_a & (inst_aI3_adata_x_a16_a_a997 # !inst_aI3_aadd_627_a15COUT) # !inst_aI3_aacc_c_a0_a_a16_a & inst_aI3_adata_x_a16_a_a997 & !inst_aI3_aadd_627_a15COUT)
-- inst_aI3_aadd_627_a16COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a16_a & (inst_aI3_adata_x_a16_a_a997 # !inst_aI3_aadd_627_a15COUT) # !inst_aI3_aacc_c_a0_a_a16_a & inst_aI3_adata_x_a16_a_a997 & !inst_aI3_aadd_627_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI3_adata_x_a16_a_a997,
	cin => inst_aI3_aadd_627_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a16,
	cout0 => inst_aI3_aadd_627_a16COUT0,
	cout1 => inst_aI3_aadd_627_a16COUT1);

inst_aI3_aadd_627_a17_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a17 = inst_aI3_aacc_c_a0_a_a17_a $ inst_aI3_adata_x_a17_a_a977 $ (!inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a16COUT0) # (inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a16COUT1)
-- inst_aI3_aadd_627_a17COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a17_a & !inst_aI3_adata_x_a17_a_a977 & !inst_aI3_aadd_627_a16COUT0 # !inst_aI3_aacc_c_a0_a_a17_a & (!inst_aI3_aadd_627_a16COUT0 # !inst_aI3_adata_x_a17_a_a977))
-- inst_aI3_aadd_627_a17COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a17_a & !inst_aI3_adata_x_a17_a_a977 & !inst_aI3_aadd_627_a16COUT1 # !inst_aI3_aacc_c_a0_a_a17_a & (!inst_aI3_aadd_627_a16COUT1 # !inst_aI3_adata_x_a17_a_a977))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_adata_x_a17_a_a977,
	cin => inst_aI3_aadd_627_a15COUT,
	cin0 => inst_aI3_aadd_627_a16COUT0,
	cin1 => inst_aI3_aadd_627_a16COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a17,
	cout0 => inst_aI3_aadd_627_a17COUT0,
	cout1 => inst_aI3_aadd_627_a17COUT1);

inst_aI3_aadd_627_a18_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a18 = inst_aI3_adata_x_a18_a_a957 $ inst_aI3_aacc_c_a0_a_a18_a $ !(!inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a17COUT0) # (inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a17COUT1)
-- inst_aI3_aadd_627_a18COUT0 = CARRY(inst_aI3_adata_x_a18_a_a957 & (inst_aI3_aacc_c_a0_a_a18_a # !inst_aI3_aadd_627_a17COUT0) # !inst_aI3_adata_x_a18_a_a957 & inst_aI3_aacc_c_a0_a_a18_a & !inst_aI3_aadd_627_a17COUT0)
-- inst_aI3_aadd_627_a18COUT1 = CARRY(inst_aI3_adata_x_a18_a_a957 & (inst_aI3_aacc_c_a0_a_a18_a # !inst_aI3_aadd_627_a17COUT1) # !inst_aI3_adata_x_a18_a_a957 & inst_aI3_aacc_c_a0_a_a18_a & !inst_aI3_aadd_627_a17COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a18_a_a957,
	datab => inst_aI3_aacc_c_a0_a_a18_a,
	cin => inst_aI3_aadd_627_a15COUT,
	cin0 => inst_aI3_aadd_627_a17COUT0,
	cin1 => inst_aI3_aadd_627_a17COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a18,
	cout0 => inst_aI3_aadd_627_a18COUT0,
	cout1 => inst_aI3_aadd_627_a18COUT1);

inst_aI3_aadd_627_a19_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a19 = inst_aI3_aacc_c_a0_a_a19_a $ inst_aI3_adata_x_a19_a_a937 $ (!inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a18COUT0) # (inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a18COUT1)
-- inst_aI3_aadd_627_a19COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a19_a & !inst_aI3_adata_x_a19_a_a937 & !inst_aI3_aadd_627_a18COUT0 # !inst_aI3_aacc_c_a0_a_a19_a & (!inst_aI3_aadd_627_a18COUT0 # !inst_aI3_adata_x_a19_a_a937))
-- inst_aI3_aadd_627_a19COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a19_a & !inst_aI3_adata_x_a19_a_a937 & !inst_aI3_aadd_627_a18COUT1 # !inst_aI3_aacc_c_a0_a_a19_a & (!inst_aI3_aadd_627_a18COUT1 # !inst_aI3_adata_x_a19_a_a937))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI3_adata_x_a19_a_a937,
	cin => inst_aI3_aadd_627_a15COUT,
	cin0 => inst_aI3_aadd_627_a18COUT0,
	cin1 => inst_aI3_aadd_627_a18COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a19,
	cout0 => inst_aI3_aadd_627_a19COUT0,
	cout1 => inst_aI3_aadd_627_a19COUT1);

inst_aI3_aadd_627_a20_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a20 = inst_aI3_aacc_c_a0_a_a20_a $ inst_aI3_adata_x_a20_a_a917 $ !(!inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a19COUT0) # (inst_aI3_aadd_627_a15COUT & inst_aI3_aadd_627_a19COUT1)
-- inst_aI3_aadd_627_a20COUT = CARRY(inst_aI3_aacc_c_a0_a_a20_a & (inst_aI3_adata_x_a20_a_a917 # !inst_aI3_aadd_627_a19COUT1) # !inst_aI3_aacc_c_a0_a_a20_a & inst_aI3_adata_x_a20_a_a917 & !inst_aI3_aadd_627_a19COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI3_adata_x_a20_a_a917,
	cin => inst_aI3_aadd_627_a15COUT,
	cin0 => inst_aI3_aadd_627_a19COUT0,
	cin1 => inst_aI3_aadd_627_a19COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a20,
	cout => inst_aI3_aadd_627_a20COUT);

inst_aI3_aadd_627_a21_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a21 = inst_aI3_adata_x_a21_a_a897 $ inst_aI3_aacc_c_a0_a_a21_a $ inst_aI3_aadd_627_a20COUT
-- inst_aI3_aadd_627_a21COUT0 = CARRY(inst_aI3_adata_x_a21_a_a897 & !inst_aI3_aacc_c_a0_a_a21_a & !inst_aI3_aadd_627_a20COUT # !inst_aI3_adata_x_a21_a_a897 & (!inst_aI3_aadd_627_a20COUT # !inst_aI3_aacc_c_a0_a_a21_a))
-- inst_aI3_aadd_627_a21COUT1 = CARRY(inst_aI3_adata_x_a21_a_a897 & !inst_aI3_aacc_c_a0_a_a21_a & !inst_aI3_aadd_627_a20COUT # !inst_aI3_adata_x_a21_a_a897 & (!inst_aI3_aadd_627_a20COUT # !inst_aI3_aacc_c_a0_a_a21_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a21_a_a897,
	datab => inst_aI3_aacc_c_a0_a_a21_a,
	cin => inst_aI3_aadd_627_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a21,
	cout0 => inst_aI3_aadd_627_a21COUT0,
	cout1 => inst_aI3_aadd_627_a21COUT1);

inst_aI3_aadd_627_a22_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a22 = inst_aI3_aacc_c_a0_a_a22_a $ inst_aI3_adata_x_a22_a_a877 $ !(!inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a21COUT0) # (inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a21COUT1)
-- inst_aI3_aadd_627_a22COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a22_a & (inst_aI3_adata_x_a22_a_a877 # !inst_aI3_aadd_627_a21COUT0) # !inst_aI3_aacc_c_a0_a_a22_a & inst_aI3_adata_x_a22_a_a877 & !inst_aI3_aadd_627_a21COUT0)
-- inst_aI3_aadd_627_a22COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a22_a & (inst_aI3_adata_x_a22_a_a877 # !inst_aI3_aadd_627_a21COUT1) # !inst_aI3_aacc_c_a0_a_a22_a & inst_aI3_adata_x_a22_a_a877 & !inst_aI3_aadd_627_a21COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datab => inst_aI3_adata_x_a22_a_a877,
	cin => inst_aI3_aadd_627_a20COUT,
	cin0 => inst_aI3_aadd_627_a21COUT0,
	cin1 => inst_aI3_aadd_627_a21COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a22,
	cout0 => inst_aI3_aadd_627_a22COUT0,
	cout1 => inst_aI3_aadd_627_a22COUT1);

inst_aI3_aadd_627_a23_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a23 = inst_aI3_adata_x_a23_a_a857 $ inst_aI3_aacc_c_a0_a_a23_a $ (!inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a22COUT0) # (inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a22COUT1)
-- inst_aI3_aadd_627_a23COUT0 = CARRY(inst_aI3_adata_x_a23_a_a857 & !inst_aI3_aacc_c_a0_a_a23_a & !inst_aI3_aadd_627_a22COUT0 # !inst_aI3_adata_x_a23_a_a857 & (!inst_aI3_aadd_627_a22COUT0 # !inst_aI3_aacc_c_a0_a_a23_a))
-- inst_aI3_aadd_627_a23COUT1 = CARRY(inst_aI3_adata_x_a23_a_a857 & !inst_aI3_aacc_c_a0_a_a23_a & !inst_aI3_aadd_627_a22COUT1 # !inst_aI3_adata_x_a23_a_a857 & (!inst_aI3_aadd_627_a22COUT1 # !inst_aI3_aacc_c_a0_a_a23_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a23_a_a857,
	datab => inst_aI3_aacc_c_a0_a_a23_a,
	cin => inst_aI3_aadd_627_a20COUT,
	cin0 => inst_aI3_aadd_627_a22COUT0,
	cin1 => inst_aI3_aadd_627_a22COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a23,
	cout0 => inst_aI3_aadd_627_a23COUT0,
	cout1 => inst_aI3_aadd_627_a23COUT1);

inst_aI3_aadd_627_a24_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a24 = inst_aI3_aacc_c_a0_a_a24_a $ inst_aI3_adata_x_a24_a_a837 $ !(!inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a23COUT0) # (inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a23COUT1)
-- inst_aI3_aadd_627_a24COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a24_a & (inst_aI3_adata_x_a24_a_a837 # !inst_aI3_aadd_627_a23COUT0) # !inst_aI3_aacc_c_a0_a_a24_a & inst_aI3_adata_x_a24_a_a837 & !inst_aI3_aadd_627_a23COUT0)
-- inst_aI3_aadd_627_a24COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a24_a & (inst_aI3_adata_x_a24_a_a837 # !inst_aI3_aadd_627_a23COUT1) # !inst_aI3_aacc_c_a0_a_a24_a & inst_aI3_adata_x_a24_a_a837 & !inst_aI3_aadd_627_a23COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI3_adata_x_a24_a_a837,
	cin => inst_aI3_aadd_627_a20COUT,
	cin0 => inst_aI3_aadd_627_a23COUT0,
	cin1 => inst_aI3_aadd_627_a23COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a24,
	cout0 => inst_aI3_aadd_627_a24COUT0,
	cout1 => inst_aI3_aadd_627_a24COUT1);

inst_aI3_aadd_627_a25_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a25 = inst_aI3_aacc_c_a0_a_a25_a $ inst_aI3_adata_x_a25_a_a817 $ (!inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a24COUT0) # (inst_aI3_aadd_627_a20COUT & inst_aI3_aadd_627_a24COUT1)
-- inst_aI3_aadd_627_a25COUT = CARRY(inst_aI3_aacc_c_a0_a_a25_a & !inst_aI3_adata_x_a25_a_a817 & !inst_aI3_aadd_627_a24COUT1 # !inst_aI3_aacc_c_a0_a_a25_a & (!inst_aI3_aadd_627_a24COUT1 # !inst_aI3_adata_x_a25_a_a817))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI3_adata_x_a25_a_a817,
	cin => inst_aI3_aadd_627_a20COUT,
	cin0 => inst_aI3_aadd_627_a24COUT0,
	cin1 => inst_aI3_aadd_627_a24COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a25,
	cout => inst_aI3_aadd_627_a25COUT);

inst_aI3_aadd_627_a26_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a26 = inst_aI3_adata_x_a26_a_a797 $ inst_aI3_aacc_c_a0_a_a26_a $ !inst_aI3_aadd_627_a25COUT
-- inst_aI3_aadd_627_a26COUT0 = CARRY(inst_aI3_adata_x_a26_a_a797 & (inst_aI3_aacc_c_a0_a_a26_a # !inst_aI3_aadd_627_a25COUT) # !inst_aI3_adata_x_a26_a_a797 & inst_aI3_aacc_c_a0_a_a26_a & !inst_aI3_aadd_627_a25COUT)
-- inst_aI3_aadd_627_a26COUT1 = CARRY(inst_aI3_adata_x_a26_a_a797 & (inst_aI3_aacc_c_a0_a_a26_a # !inst_aI3_aadd_627_a25COUT) # !inst_aI3_adata_x_a26_a_a797 & inst_aI3_aacc_c_a0_a_a26_a & !inst_aI3_aadd_627_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a26_a_a797,
	datab => inst_aI3_aacc_c_a0_a_a26_a,
	cin => inst_aI3_aadd_627_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a26,
	cout0 => inst_aI3_aadd_627_a26COUT0,
	cout1 => inst_aI3_aadd_627_a26COUT1);

inst_aI3_aadd_627_a27_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a27 = inst_aI3_aacc_c_a0_a_a27_a $ inst_aI3_adata_x_a27_a_a35 $ (!inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a26COUT0) # (inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a26COUT1)
-- inst_aI3_aadd_627_a27COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a27_a & !inst_aI3_adata_x_a27_a_a35 & !inst_aI3_aadd_627_a26COUT0 # !inst_aI3_aacc_c_a0_a_a27_a & (!inst_aI3_aadd_627_a26COUT0 # !inst_aI3_adata_x_a27_a_a35))
-- inst_aI3_aadd_627_a27COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a27_a & !inst_aI3_adata_x_a27_a_a35 & !inst_aI3_aadd_627_a26COUT1 # !inst_aI3_aacc_c_a0_a_a27_a & (!inst_aI3_aadd_627_a26COUT1 # !inst_aI3_adata_x_a27_a_a35))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a27_a,
	datab => inst_aI3_adata_x_a27_a_a35,
	cin => inst_aI3_aadd_627_a25COUT,
	cin0 => inst_aI3_aadd_627_a26COUT0,
	cin1 => inst_aI3_aadd_627_a26COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a27,
	cout0 => inst_aI3_aadd_627_a27COUT0,
	cout1 => inst_aI3_aadd_627_a27COUT1);

inst_aI3_aadd_627_a28_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a28 = inst_aI3_adata_x_a28_a_a32 $ inst_aI3_aacc_c_a0_a_a28_a $ !(!inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a27COUT0) # (inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a27COUT1)
-- inst_aI3_aadd_627_a28COUT0 = CARRY(inst_aI3_adata_x_a28_a_a32 & (inst_aI3_aacc_c_a0_a_a28_a # !inst_aI3_aadd_627_a27COUT0) # !inst_aI3_adata_x_a28_a_a32 & inst_aI3_aacc_c_a0_a_a28_a & !inst_aI3_aadd_627_a27COUT0)
-- inst_aI3_aadd_627_a28COUT1 = CARRY(inst_aI3_adata_x_a28_a_a32 & (inst_aI3_aacc_c_a0_a_a28_a # !inst_aI3_aadd_627_a27COUT1) # !inst_aI3_adata_x_a28_a_a32 & inst_aI3_aacc_c_a0_a_a28_a & !inst_aI3_aadd_627_a27COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a28_a_a32,
	datab => inst_aI3_aacc_c_a0_a_a28_a,
	cin => inst_aI3_aadd_627_a25COUT,
	cin0 => inst_aI3_aadd_627_a27COUT0,
	cin1 => inst_aI3_aadd_627_a27COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a28,
	cout0 => inst_aI3_aadd_627_a28COUT0,
	cout1 => inst_aI3_aadd_627_a28COUT1);

inst_aI3_aadd_627_a29_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a29 = inst_aI3_aacc_c_a0_a_a29_a $ inst_aI3_adata_x_a29_a_a29 $ (!inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a28COUT0) # (inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a28COUT1)
-- inst_aI3_aadd_627_a29COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a29_a & !inst_aI3_adata_x_a29_a_a29 & !inst_aI3_aadd_627_a28COUT0 # !inst_aI3_aacc_c_a0_a_a29_a & (!inst_aI3_aadd_627_a28COUT0 # !inst_aI3_adata_x_a29_a_a29))
-- inst_aI3_aadd_627_a29COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a29_a & !inst_aI3_adata_x_a29_a_a29 & !inst_aI3_aadd_627_a28COUT1 # !inst_aI3_aacc_c_a0_a_a29_a & (!inst_aI3_aadd_627_a28COUT1 # !inst_aI3_adata_x_a29_a_a29))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a29_a,
	datab => inst_aI3_adata_x_a29_a_a29,
	cin => inst_aI3_aadd_627_a25COUT,
	cin0 => inst_aI3_aadd_627_a28COUT0,
	cin1 => inst_aI3_aadd_627_a28COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a29,
	cout0 => inst_aI3_aadd_627_a29COUT0,
	cout1 => inst_aI3_aadd_627_a29COUT1);

inst_aI3_aMux_730_rtl_769_rtl_1194_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_730_rtl_769_rtl_1194_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a29) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a29_a_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_adata_x_a29_a_a29,
	datad => inst_aI3_aadd_627_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_730_rtl_769_rtl_1194_a0);

inst_aI3_aMux_730_rtl_769_rtl_1194_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_730_rtl_769_rtl_1194_a1 = inst_aI3_aMux_730_rtl_769_rtl_1194_a0 & (inst_aI3_aadd_668_a30 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_730_rtl_769_rtl_1194_a0 & inst_aI3_ai_a33 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a33,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a30,
	datad => inst_aI3_aMux_730_rtl_769_rtl_1194_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_730_rtl_769_rtl_1194_a1);

inst_aI3_aMux_730_rtl_769_rtl_1191_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_730_rtl_769_rtl_1191_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_730_rtl_769_rtl_1194_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_aMux_730_rtl_769_rtl_1194_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_730_rtl_769_rtl_1191_a0);

inst_aI3_ai_a97_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a97 = inst_aI3_aacc_c_a0_a_a29_a # inst_aI3_adata_x_a29_a_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_adata_x_a29_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a97);

inst_aI3_aMux_730_rtl_769_rtl_1195_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_730_rtl_769_rtl_1195_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a97) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a30

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ai_a97,
	datac => inst_aI3_aadd_668_a30,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_730_rtl_769_rtl_1195_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a31_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a29_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a29_a,
	datac => inst_aI3_aacc_c_a0_a_a31_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a0 & (inst_aI3_aacc_c_a0_a_a32_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a0 & inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a32_a,
	datab => inst_aI3_aacc_c_a0_a_a30_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1);

inst_aI3_ashift_right_689_a129_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a129 = inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 & inst_aI3_ashift_right_689_a251 & !inst_aI3_adata_x_a4_a_a697

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1,
	datab => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_adata_x_a4_a_a697,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a129);

inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a16_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a0);

inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1 = inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a0 & (inst_aI3_aacc_c_a0_a_a14_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a0 & inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a0,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1);

inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a24_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a25_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a0);

inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1 = inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a0 & (inst_aI3_aacc_c_a0_a_a22_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a0 & inst_aI3_aacc_c_a0_a_a23_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datab => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a0,
	datac => inst_aI3_aacc_c_a0_a_a23_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1);

inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a27_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a27_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a0);

inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a1 = inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a0 & (inst_aI3_aacc_c_a0_a_a26_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a1);

inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1,
	datad => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_343_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a0);

inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a19_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a21_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI3_aacc_c_a0_a_a21_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a0);

inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1 = inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a0 & (inst_aI3_aacc_c_a0_a_a18_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a0 & inst_aI3_aacc_c_a0_a_a20_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a0,
	datab => inst_aI3_aacc_c_a0_a_a18_a,
	datac => inst_aI3_aacc_c_a0_a_a20_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1);

inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a1 = inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a0 & (inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a0 & inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1,
	datab => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a0,
	datac => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1,
	datad => inst_aI3_adata_x_a3_a_a1865,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a1);

inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a3_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a5_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a0);

inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1 = inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a0 & (inst_aI3_aacc_c_a0_a_a2_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a0 & inst_aI3_aacc_c_a0_a_a4_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1);

inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a11_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a13_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a0);

inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1 = inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a0 & (inst_aI3_aacc_c_a0_a_a10_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1);

inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a8_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a9_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a0);

inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1 = inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a0 & (inst_aI3_aacc_c_a0_a_a6_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a0 & inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1);

inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a0);

rtl_a4859_I : stratix_lcell 
-- Equation(s):
-- rtl_a4859 = !inst_aI3_adata_x_a1_a_a412 & (inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0C0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4859);

inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1 = inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a0 & (rtl_a4859 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a0 & inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a0,
	datad => rtl_a4859,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1);

inst_aI3_ashift_left_685_a99_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a99 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_29_rtl_178_rtl_342_a1,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a99);

inst_aI3_aMux_730_rtl_769_rtl_1195_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_730_rtl_769_rtl_1195_a1 = inst_aI3_aMux_730_rtl_769_rtl_1195_a0 & (inst_aI3_ashift_right_689_a129 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_730_rtl_769_rtl_1195_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a99

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_730_rtl_769_rtl_1195_a0,
	datac => inst_aI3_ashift_right_689_a129,
	datad => inst_aI3_ashift_left_685_a99,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_730_rtl_769_rtl_1195_a1);

rtl_a4842_I : stratix_lcell 
-- Equation(s):
-- rtl_a4842 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a29_a_a29 & inst_aI3_aacc_c_a0_a_a29_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_adata_x_a29_a_a29,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_aadd_627_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4842);

inst_aI3_amult_681_aauto_generated_amac_mult1_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "true",
	signb_internally_grounded => "true")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	aclr => ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_aclr,
	clk => ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_clk,
	ena => ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_ena,
	dataa => ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataa,
	datab => ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_681_aauto_generated_amac_mult1_aI_dataout);

inst_aI4_adata_exp_i_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a4_a_a2 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a4_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a4_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a4_a = DFFEA(inst_aI4_adata_exp_x_a4_a_a2, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_adata_exp_c_a4_a,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a4_a_a2,
	regout => inst_aI4_adata_exp_i_a4_a);

inst_aI4_adata_exp_c_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a4_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a4_a # !inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_x_a4_a_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_adata_exp_x_a4_a_a2,
	datad => inst_aI4_adata_exp_i_a4_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a4_a);

inst_aI4_adata_exp_x_a4_a_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a4_a_a1 = NRESET_IN_acombout & !inst_aI4_adexp_we_c & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI4_adata_exp_c_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => inst_aI4_adata_exp_c_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a4_a_a1);

inst_aI3_adata_x_a31_a_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a31_a_a0 = !inst_aI3_areduce_nor_356 & (inst_aI4_adata_exp_x_a4_a_a1 # inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "00EA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_x_a4_a_a1,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI3_aacc_c_a0_a_a4_a,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a31_a_a0);

inst_aI4_adata_ox_a17_a_a14_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a17_a_a14 = inst_aI3_aacc_c_a0_a_a17_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a17_a_a14);

inst_aI4_adata_ox_a15_a_a16_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a15_a_a16 = inst_aI3_aacc_c_a0_a_a15_a & NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a15_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a15_a_a16);

inst4_aaltsyncram_component_aram_block_a0_a_a28_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 28,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a28_a_adataout);

inst_aI3_adata_x_a31_a_a2_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a31_a_a2 = inst_aI3_adata_x_a31_a_a0 # inst_aI3_adata_x_a0_a_a10780 & inst4_aaltsyncram_component_aq_a_a31_a & !inst_aI4_ai_a2408

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a31_a_a0,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst4_aaltsyncram_component_aq_a_a31_a,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a31_a_a2);

inst_aI3_amult_681_aauto_generated_amac_mult2_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "false",
	signb_internally_grounded => "false")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	aclr => ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_aclr,
	clk => ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_clk,
	ena => ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_ena,
	dataa => ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataa,
	datab => ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_681_aauto_generated_amac_mult2_aI_dataout);

inst_aI3_amult_681_aauto_generated_amac_mult3_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "false",
	signb_internally_grounded => "true")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	aclr => ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_aclr,
	clk => ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_clk,
	ena => ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_ena,
	dataa => ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataa,
	datab => ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_681_aauto_generated_amac_mult3_aI_dataout);

inst_aI3_amult_681_aauto_generated_amac_mult4_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "true",
	signb_internally_grounded => "false")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	aclr => ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_aclr,
	clk => ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_clk,
	ena => ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_ena,
	dataa => ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataa,
	datab => ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_681_aauto_generated_amac_mult4_aI_dataout);

inst_aI3_amult_681_aauto_generated_amac_out5_aI : stratix_mac_out 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "36_bit_multiply",
	dataa_width => 36,
	datab_width => 36,
	datac_width => 36,
	datad_width => 36,
	addnsub0_clock => "none",
	addnsub1_clock => "none",
	zeroacc_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	addnsub0_pipeline_clock => "none",
	addnsub1_pipeline_clock => "none",
	zeroacc_pipeline_clock => "none",
	signa_pipeline_clock => "none",
	signb_pipeline_clock => "none",
	addnsub0_clear => "none",
	addnsub1_clear => "none",
	zeroacc_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	addnsub0_pipeline_clear => "none",
	addnsub1_pipeline_clear => "none",
	zeroacc_pipeline_clear => "none",
	signa_pipeline_clear => "none",
	signb_pipeline_clear => "none",
	dataout_width => 72,
	data_out_programmable_invert => "000000000000000000000000000000000000000000000000000000000000000000000000")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	aclr => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_aclr,
	clk => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_clk,
	ena => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_ena,
	dataa => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataa,
	datab => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datab,
	datac => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datac,
	datad => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_datad,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_681_aauto_generated_amac_out5_aI_dataout);

inst_aI3_amult_677_aauto_generated_amac_mult1_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "true",
	signb_internally_grounded => "true")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	aclr => ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_aclr,
	clk => ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_clk,
	ena => ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_ena,
	dataa => ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataa,
	datab => ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_677_aauto_generated_amac_mult1_aI_dataout);

inst_aI3_amult_677_aauto_generated_amac_mult2_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "false",
	signb_internally_grounded => "false")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	aclr => ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_aclr,
	clk => ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_clk,
	ena => ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_ena,
	dataa => ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataa,
	datab => ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_677_aauto_generated_amac_mult2_aI_dataout);

inst_aI3_amult_677_aauto_generated_amac_mult3_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "false",
	signb_internally_grounded => "true")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	aclr => ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_aclr,
	clk => ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_clk,
	ena => ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_ena,
	dataa => ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataa,
	datab => ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_677_aauto_generated_amac_mult3_aI_dataout);

inst_aI3_amult_677_aauto_generated_amac_mult4_aI : stratix_mac_mult 
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	datab_width => 18,
	dataa_clock => "none",
	datab_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	dataa_clear => "none",
	datab_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	signa_internally_grounded => "true",
	signb_internally_grounded => "false")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	aclr => ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_aclr,
	clk => ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_clk,
	ena => ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_ena,
	dataa => ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataa,
	datab => ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_datab,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_677_aauto_generated_amac_mult4_aI_dataout);

inst_aI3_amult_677_aauto_generated_amac_out5_aI : stratix_mac_out 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "36_bit_multiply",
	dataa_width => 36,
	datab_width => 36,
	datac_width => 36,
	datad_width => 36,
	addnsub0_clock => "none",
	addnsub1_clock => "none",
	zeroacc_clock => "none",
	signa_clock => "none",
	signb_clock => "none",
	output_clock => "none",
	addnsub0_pipeline_clock => "none",
	addnsub1_pipeline_clock => "none",
	zeroacc_pipeline_clock => "none",
	signa_pipeline_clock => "none",
	signb_pipeline_clock => "none",
	addnsub0_clear => "none",
	addnsub1_clear => "none",
	zeroacc_clear => "none",
	signa_clear => "none",
	signb_clear => "none",
	output_clear => "none",
	addnsub0_pipeline_clear => "none",
	addnsub1_pipeline_clear => "none",
	zeroacc_pipeline_clear => "none",
	signa_pipeline_clear => "none",
	signb_pipeline_clear => "none",
	dataout_width => 72,
	data_out_programmable_invert => "000000000000000000000000000000000000000000000000000000000000000000000000")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	aclr => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_aclr,
	clk => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_clk,
	ena => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_ena,
	dataa => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataa,
	datab => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datab,
	datac => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datac,
	datad => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_datad,
	devclrn => devclrn,
	devpor => devpor,
	dataout => ww_inst_aI3_amult_677_aauto_generated_amac_out5_aI_dataout);

rtl_a5297_I : stratix_lcell 
-- Equation(s):
-- rtl_a5297 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a29_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a29_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5297);

rtl_a5302 : stratix_lcell 
-- Equation(s):
-- rtl_a1188 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5297 # !rtl_a25076 & rtl_a1188) # !inst_aI3_aMux_963_a0 & rtl_a1188)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1188,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5297,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1188);

rtl_a4847_I : stratix_lcell 
-- Equation(s):
-- rtl_a4847 = inst_aI2_aTD_c_a3_a & rtl_a1188 # !inst_aI2_aTD_c_a3_a & rtl_a4842

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a4842,
	datad => rtl_a1188,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4847);

inst_aI3_aMux_730_rtl_769_rtl_1191_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_730_rtl_769_rtl_1191_a1 = inst_aI3_aMux_730_rtl_769_rtl_1191_a0 & (inst_aI3_aMux_730_rtl_769_rtl_1195_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_730_rtl_769_rtl_1191_a0 & inst_aI2_aTD_c_a2_a & rtl_a4847

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_730_rtl_769_rtl_1191_a0,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_730_rtl_769_rtl_1195_a1,
	datad => rtl_a4847,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_730_rtl_769_rtl_1191_a1);

rtl_a1424_I : stratix_lcell 
-- Equation(s):
-- rtl_a1424 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a29_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7B48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a29_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1424);

rtl_a1427_I : stratix_lcell 
-- Equation(s):
-- rtl_a1427 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a30_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a30_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7610",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_aacc_c_a0_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1427);

inst_aI3_aMux_431_rtl_766_rtl_1186_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_431_rtl_766_rtl_1186_a0 = inst_aI2_aTD_c_a0_a & (rtl_a1424 # inst_aI2_aTD_c_a3_a) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a1427

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1424,
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a1427,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_431_rtl_766_rtl_1186_a0);

inst_aI3_aacc_a1_a_a31_a_a12941_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a31_a_a12941 = !inst_aI2_aTC_c_a2_a & (inst_aI2_aTC_c_a1_a $ inst_aI2_aTC_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0330",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI2_aTC_c_a1_a,
	datad => inst_aI2_aTC_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a31_a_a12941);

rtl_a5307_I : stratix_lcell 
-- Equation(s):
-- rtl_a5307 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a61_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a61_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a61_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a61_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5307);

rtl_a5312 : stratix_lcell 
-- Equation(s):
-- rtl_a1187 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5307 # !inst_aI3_aMux_963_a0 & rtl_a1187) # !rtl_a25076 & rtl_a1187)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1187,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5307,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1187);

inst_aI3_aacc_c_a1_a_a29_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a29_a = DFFEA(inst_aI3_aacc_a1_a_a29_a_a111 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1187, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a29_a_a111,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1187,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a29_a);

inst_aI3_aacc_a1_a_a29_a_a111_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a29_a_a111 = inst_aI3_aacc_c_a1_a_a29_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "70F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_c_a1_a_a29_a,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a29_a_a111);

inst_aI3_aacc_a1_a_a29_a_a110_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a29_a_a110 = inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a25076 & rtl_a1187

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => rtl_a1187,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a29_a_a110);

rtl_a1421_I : stratix_lcell 
-- Equation(s):
-- rtl_a1421 = rtl_a24878 & (inst_aI3_aacc_a1_a_a29_a_a111 # inst_aI3_aacc_a1_a_a29_a_a110) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a29_a_a111,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_aacc_a1_a_a29_a_a110,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1421);

inst_aI3_aMux_431_rtl_766_rtl_1186_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_431_rtl_766_rtl_1186_a1 = inst_aI3_aMux_431_rtl_766_rtl_1186_a0 & (inst_aI3_aacc_c_a0_a_a29_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_431_rtl_766_rtl_1186_a0 & inst_aI2_aTD_c_a3_a & rtl_a1421

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_431_rtl_766_rtl_1186_a0,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => rtl_a1421,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_431_rtl_766_rtl_1186_a1);

inst_aI3_aacc_a0_a_a29_a_a314_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a29_a_a314 = !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_431_rtl_766_rtl_1186_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_431_rtl_766_rtl_1186_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a29_a_a314);

inst_aI3_aacc_c_a0_a_a29_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a29_a_a477 = inst_aI3_aacc_a0_a_a29_a_a12988 # inst_aI3_aacc_a0_a_a29_a_a314 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_730_rtl_769_rtl_1191_a1
-- inst_aI3_aacc_c_a0_a_a29_a = DFFEA(inst_aI3_aacc_a0_a_a29_a_a477, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a29_a_a12988,
	datac => inst_aI3_aMux_730_rtl_769_rtl_1191_a1,
	datad => inst_aI3_aacc_a0_a_a29_a_a314,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a29_a_a477,
	regout => inst_aI3_aacc_c_a0_a_a29_a);

inst_aI3_aacc_a0_a_a29_a_a478_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a29_a_a478 = inst_aI3_aacc_c_a0_a_a29_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a29_a,
	datab => rtl_a4809,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a29_a_a478);

inst_aI3_aacc_i_a0_a_a29_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a29_a_a12988 = inst_aI3_aacc_a0_a_a29_a_a478 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][29]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a29_a_a477,
	datad => inst_aI3_aacc_a0_a_a29_a_a478,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a29_a_a12988);

inst_aI4_adata_ox_a29_a_a2_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a29_a_a2 = NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a29_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a29_a_a2);

inst_aI4_aadd_430_rtl_3517_a58_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a58 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a58);

inst_aI4_aiinc_i_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a16_a_a53 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a16_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a16_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a16_a = DFFEA(inst_aI4_aiinc_x_a16_a_a53, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI4_aiinc_c_a16_a,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a16_a_a53,
	regout => inst_aI4_aiinc_i_a16_a);

inst_aI4_aiinc_c_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a16_a = DFFEA(inst_aI4_aiinc_i_a16_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a16_a_a53) # !inst_aI4_aiinc_i_a16_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a16_a_a53, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a16_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a16_a_a53,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a16_a);

inst_aI4_aiinc_i_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a15_a_a56 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a15_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a15_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a15_a = DFFEA(inst_aI4_aiinc_x_a15_a_a56, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F088",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_c_a15_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI3_aacc_c_a0_a_a15_a,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a15_a_a56,
	regout => inst_aI4_aiinc_i_a15_a);

inst_aI4_aiinc_c_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a15_a = DFFEA(inst_aI4_aiinc_x_a15_a_a56 & (inst_aI4_aiinc_i_a15_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a15_a_a56 & inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_i_a15_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_x_a15_a_a56,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_i_a15_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a15_a);

inst_aI4_aadd_430_a15_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a15 = inst_aI4_aiinc_c_a15_a $ inst_aI4_aireg_c_a15_a $ (!inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a14COUT0) # (inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a14COUT1)
-- inst_aI4_aadd_430_a15COUT0 = CARRY(inst_aI4_aiinc_c_a15_a & !inst_aI4_aireg_c_a15_a & !inst_aI4_aadd_430_a14COUT0 # !inst_aI4_aiinc_c_a15_a & (!inst_aI4_aadd_430_a14COUT0 # !inst_aI4_aireg_c_a15_a))
-- inst_aI4_aadd_430_a15COUT1 = CARRY(inst_aI4_aiinc_c_a15_a & !inst_aI4_aireg_c_a15_a & !inst_aI4_aadd_430_a14COUT1 # !inst_aI4_aiinc_c_a15_a & (!inst_aI4_aadd_430_a14COUT1 # !inst_aI4_aireg_c_a15_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a15_a,
	datab => inst_aI4_aireg_c_a15_a,
	cin => inst_aI4_aadd_430_a12COUT,
	cin0 => inst_aI4_aadd_430_a14COUT0,
	cin1 => inst_aI4_aadd_430_a14COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a15,
	cout0 => inst_aI4_aadd_430_a15COUT0,
	cout1 => inst_aI4_aadd_430_a15COUT1);

inst_aI4_aadd_430_rtl_3517_a272_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a272 = inst_aI4_ai_a544 & inst_aI4_aadd_430_a15 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a544,
	datab => inst_aI4_aireg_c_a15_a,
	datad => inst_aI4_aadd_430_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a272);

inst_aI4_aireg_i_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a15_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a15_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a272, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_we_c,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aadd_430_rtl_3517_a272,
	datad => inst_aI3_aacc_c_a0_a_a15_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a15_a);

inst_aI4_aadd_430_rtl_3517_a61_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a61 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a61);

inst_aI4_aadd_430_rtl_3517_a278_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a278 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a15 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a544,
	datab => inst_aI4_aireg_c_a15_a,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_aadd_430_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a278);

inst_aI4_aireg_c_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a15_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a15_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a61 # inst_aI4_aadd_430_rtl_3517_a278), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a15_a,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_aadd_430_rtl_3517_a61,
	datad => inst_aI4_aadd_430_rtl_3517_a278,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a15_a);

inst_aI4_aadd_430_a16_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a16 = inst_aI4_aireg_c_a16_a $ inst_aI4_aiinc_c_a16_a $ !(!inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a15COUT0) # (inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a15COUT1)
-- inst_aI4_aadd_430_a16COUT0 = CARRY(inst_aI4_aireg_c_a16_a & (inst_aI4_aiinc_c_a16_a # !inst_aI4_aadd_430_a15COUT0) # !inst_aI4_aireg_c_a16_a & inst_aI4_aiinc_c_a16_a & !inst_aI4_aadd_430_a15COUT0)
-- inst_aI4_aadd_430_a16COUT1 = CARRY(inst_aI4_aireg_c_a16_a & (inst_aI4_aiinc_c_a16_a # !inst_aI4_aadd_430_a15COUT1) # !inst_aI4_aireg_c_a16_a & inst_aI4_aiinc_c_a16_a & !inst_aI4_aadd_430_a15COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a16_a,
	datab => inst_aI4_aiinc_c_a16_a,
	cin => inst_aI4_aadd_430_a12COUT,
	cin0 => inst_aI4_aadd_430_a15COUT0,
	cin1 => inst_aI4_aadd_430_a15COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a16,
	cout0 => inst_aI4_aadd_430_a16COUT0,
	cout1 => inst_aI4_aadd_430_a16COUT1);

inst_aI4_aadd_430_rtl_3517_a262_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a262 = inst_aI4_aadd_430_a16 & (inst_aI4_aireg_c_a16_a # inst_aI4_ai_a544) # !inst_aI4_aadd_430_a16 & inst_aI4_aireg_c_a16_a & !inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a16,
	datab => inst_aI4_aireg_c_a16_a,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a262);

inst_aI4_aireg_i_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a16_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a16_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a262, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aireg_we_c,
	datac => inst_aI4_aadd_430_rtl_3517_a262,
	datad => inst_aI3_aacc_c_a0_a_a16_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a16_a);

inst_aI4_aadd_430_rtl_3517_a268_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a268 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a16 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a16_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a16_a,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a268);

inst_aI4_aireg_c_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a16_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a16_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a58 # inst_aI4_aadd_430_rtl_3517_a268), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFCA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a58,
	datab => inst_aI4_aireg_i_a16_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a268,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a16_a);

inst_aI3_adata_x_a16_a_a984_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a16_a_a984 = inst_aI4_aiinc_c_a16_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a16_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a16_a_a984);

inst_aI4_adata_exp_i_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a43_a_a38 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a16_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a16_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a16_a = DFFEA(inst_aI4_aiadata_x_a43_a_a38, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F088",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_c_a16_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI3_aacc_c_a0_a_a16_a,
	datad => inst_aI4_adexp_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a43_a_a38,
	regout => inst_aI4_adata_exp_i_a16_a);

inst_aI4_adata_exp_c_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a16_a = DFFEA(inst_aI4_adata_exp_i_a16_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiadata_x_a43_a_a38) # !inst_aI4_adata_exp_i_a16_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiadata_x_a43_a_a38, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_adata_exp_i_a16_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiadata_x_a43_a_a38,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a16_a);

inst_aI3_adata_x_a16_a_a983_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a16_a_a983 = inst_aI4_adata_exp_c_a16_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a16_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a16_a_a983);

inst_aI3_adata_x_a16_a_a987_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a16_a_a987 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a16_a_a984 # inst_aI3_adata_x_a16_a_a983) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a16_a,
	datab => inst_aI3_adata_x_a16_a_a984,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a16_a_a983,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a16_a_a987);

inst_aI3_adata_x_a16_a_a998_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a16_a_a998 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a16_a_a987 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a16_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a16_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a16_a_a987,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a16_a_a998);

inst_aI2_adata_is_c_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a16_a_a997 = inst_aI3_adata_x_a16_a_a998 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[16]
-- inst_aI2_adata_is_c_a16_a = DFFEA(inst3_aaltsyncram_component_aq_a_a21_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a21_a,
	datad => inst_aI3_adata_x_a16_a_a998,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a16_a_a997,
	regout => inst_aI2_adata_is_c_a16_a);

inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_adata_x_a1_a_a412 # inst_aI3_aacc_c_a0_a_a3_a) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a4_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_aacc_c_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a0);

inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1 = inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a0 & (inst_aI3_aacc_c_a0_a_a1_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a0 & inst_aI3_aacc_c_a0_a_a2_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a1_a,
	datad => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1);

inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a11_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_aacc_c_a0_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a0);

inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1 = inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a0 & (inst_aI3_aacc_c_a0_a_a9_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a0 & inst_aI3_aacc_c_a0_a_a10_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI3_aacc_c_a0_a_a10_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1);

inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_adata_x_a1_a_a412 # inst_aI3_aacc_c_a0_a_a15_a) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a16_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a15_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a0);

inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1 = inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a0 & (inst_aI3_aacc_c_a0_a_a13_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a0 & inst_aI3_aacc_c_a0_a_a14_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1);

inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a6_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a8_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a0);

inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1 = inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a0 & (inst_aI3_aacc_c_a0_a_a5_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a0 & inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1);

inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1,
	datad => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a0);

inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a1 = inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a0 & (inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1,
	datac => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1,
	datad => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a1);

rtl_a3371_I : stratix_lcell 
-- Equation(s):
-- rtl_a3371 = !inst_aI3_adata_x_a1_a_a412 & !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_aacc_c_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3371);

inst_aI3_ashift_left_685_a112_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a112 = inst_aI3_ashift_left_685_a249 & (rtl_a3371 # inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a1 & inst_aI3_ashift_left_685_a251) # !inst_aI3_ashift_left_685_a249 & inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a1 & inst_aI3_ashift_left_685_a251

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a249,
	datab => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_277_a1,
	datac => inst_aI3_ashift_left_685_a251,
	datad => rtl_a3371,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a112);

inst_aI3_aMux_743_rtl_847_rtl_1325_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_743_rtl_847_rtl_1325_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a112) # !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a17 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_668_a17,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_ashift_left_685_a112,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_743_rtl_847_rtl_1325_a0);

inst_aI3_ai_a84_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a84 = inst_aI3_aacc_c_a0_a_a16_a # inst_aI3_adata_x_a16_a_a998 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FBFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_adata_x_a16_a_a998,
	datad => inst_aI2_adata_is_c_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a84);

rtl_a3372_I : stratix_lcell 
-- Equation(s):
-- rtl_a3372 = inst_aI3_aacc_c_a0_a_a32_a & !inst_aI3_adata_x_a0_a_a400 & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "000C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a32_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3372);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a30_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a28_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_aacc_c_a0_a_a28_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a0 & (inst_aI3_aacc_c_a0_a_a31_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a0 & inst_aI3_aacc_c_a0_a_a29_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a29_a,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a26_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a24_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a0 & (inst_aI3_aacc_c_a0_a_a27_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a0 & inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a22_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a20_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a0 & (inst_aI3_aacc_c_a0_a_a23_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a0 & inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI3_aacc_c_a0_a_a23_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a18_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a16_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_aacc_c_a0_a_a16_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a0 & (inst_aI3_aacc_c_a0_a_a19_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a0 & (inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1);

inst_aI3_ashift_right_689_a112_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a112 = rtl_a3372 & (inst_aI3_ashift_left_685_a249 # inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1) # !rtl_a3372 & inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3372,
	datab => inst_aI3_ashift_left_685_a249,
	datac => inst_aI3_ashift_left_685_a251,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a112);

inst_aI3_aMux_743_rtl_847_rtl_1325_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_743_rtl_847_rtl_1325_a1 = inst_aI3_aMux_743_rtl_847_rtl_1325_a0 & (inst_aI3_ashift_right_689_a112 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_743_rtl_847_rtl_1325_a0 & inst_aI3_ai_a84 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_743_rtl_847_rtl_1325_a0,
	datab => inst_aI3_ai_a84,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_ashift_right_689_a112,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_743_rtl_847_rtl_1325_a1);

inst_aI3_aMux_743_rtl_847_rtl_1324_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_743_rtl_847_rtl_1324_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a16_a_a997 $ (inst_aI3_aacc_c_a0_a_a16_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a16_a_a997,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_743_rtl_847_rtl_1324_a0);

inst_aI3_aMux_743_rtl_847_rtl_1324_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_743_rtl_847_rtl_1324_a1 = inst_aI3_aMux_743_rtl_847_rtl_1324_a0 & (inst_aI3_aadd_668_a17 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_743_rtl_847_rtl_1324_a0 & inst_aI3_aadd_627_a16 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a16,
	datab => inst_aI3_aMux_743_rtl_847_rtl_1324_a0,
	datac => inst_aI2_aTD_c_a3_a,
	datad => inst_aI3_aadd_668_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_743_rtl_847_rtl_1324_a1);

inst_aI3_aMux_743_rtl_847_rtl_1321_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_743_rtl_847_rtl_1321_a0 = inst_aI2_aTD_c_a1_a & (inst_aI3_aMux_743_rtl_847_rtl_1324_a1 # inst_aI2_aTD_c_a2_a) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a16_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aMux_743_rtl_847_rtl_1324_a1,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_743_rtl_847_rtl_1321_a0);

rtl_a5034_I : stratix_lcell 
-- Equation(s):
-- rtl_a5034 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a16_a & inst_aI3_adata_x_a16_a_a997 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_adata_x_a16_a_a997,
	datad => inst_aI3_aadd_627_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5034);

rtl_a5557_I : stratix_lcell 
-- Equation(s):
-- rtl_a5557 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a16_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a16_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5557);

rtl_a5562 : stratix_lcell 
-- Equation(s):
-- rtl_a1214 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5557 # !rtl_a25076 & rtl_a1214) # !inst_aI3_aMux_963_a0 & rtl_a1214)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a25076,
	datac => rtl_a1214,
	datad => rtl_a5557,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1214);

rtl_a5039_I : stratix_lcell 
-- Equation(s):
-- rtl_a5039 = inst_aI2_aTD_c_a3_a & rtl_a1214 # !inst_aI2_aTD_c_a3_a & rtl_a5034

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5034,
	datad => rtl_a1214,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5039);

inst_aI3_aMux_743_rtl_847_rtl_1321_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_743_rtl_847_rtl_1321_a1 = inst_aI3_aMux_743_rtl_847_rtl_1321_a0 & (inst_aI3_aMux_743_rtl_847_rtl_1325_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_743_rtl_847_rtl_1321_a0 & inst_aI2_aTD_c_a2_a & rtl_a5039

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_743_rtl_847_rtl_1325_a1,
	datac => inst_aI3_aMux_743_rtl_847_rtl_1321_a0,
	datad => rtl_a5039,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_743_rtl_847_rtl_1321_a1);

rtl_a1799_I : stratix_lcell 
-- Equation(s):
-- rtl_a1799 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a16_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4EE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a15_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1799);

rtl_a1805_I : stratix_lcell 
-- Equation(s):
-- rtl_a1805 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a17_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a17_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a16_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a16_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1805);

rtl_a5567_I : stratix_lcell 
-- Equation(s):
-- rtl_a5567 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a48_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a48_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a48_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a48_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5567);

rtl_a5572 : stratix_lcell 
-- Equation(s):
-- rtl_a1213 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5567 # !inst_aI3_aMux_963_a0 & rtl_a1213) # !rtl_a25076 & rtl_a1213)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1213,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5567,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1213);

inst_aI3_aacc_c_a1_a_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a16_a = DFFEA(inst_aI3_aacc_a1_a_a16_a_a189 # inst_aI3_ai_a402 & rtl_a1213 & inst_aI3_aacc_a1_a_a31_a_a12952, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a16_a_a189,
	datac => rtl_a1213,
	datad => inst_aI3_aacc_a1_a_a31_a_a12952,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a16_a);

inst_aI3_aacc_a1_a_a16_a_a189_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a16_a_a189 = inst_aI3_aacc_c_a1_a_a16_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a1_a_a16_a,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a16_a_a189);

inst_aI3_aacc_a1_a_a16_a_a188_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a16_a_a188 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1213

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1213,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a16_a_a188);

rtl_a1802_I : stratix_lcell 
-- Equation(s):
-- rtl_a1802 = rtl_a24878 & (inst_aI3_aacc_a1_a_a16_a_a189 # inst_aI3_aacc_a1_a_a16_a_a188) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_c_a0_a_a16_a,
	datac => inst_aI3_aacc_a1_a_a16_a_a189,
	datad => inst_aI3_aacc_a1_a_a16_a_a188,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1802);

inst_aI3_aMux_444_rtl_844_rtl_1316_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_444_rtl_844_rtl_1316_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1802) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1805

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => rtl_a1805,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1802,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_444_rtl_844_rtl_1316_a0);

inst_aI3_aMux_444_rtl_844_rtl_1316_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_444_rtl_844_rtl_1316_a1 = inst_aI3_aMux_444_rtl_844_rtl_1316_a0 & (inst_aI3_aacc_c_a0_a_a16_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_444_rtl_844_rtl_1316_a0 & inst_aI2_aTD_c_a0_a & rtl_a1799

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a16_a,
	datac => rtl_a1799,
	datad => inst_aI3_aMux_444_rtl_844_rtl_1316_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_444_rtl_844_rtl_1316_a1);

inst_aI3_aacc_a0_a_a16_a_a366_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a16_a_a366 = !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_444_rtl_844_rtl_1316_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_444_rtl_844_rtl_1316_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a16_a_a366);

inst_aI3_aacc_c_a0_a_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a16_a_a607 = inst_aI3_aacc_a0_a_a16_a_a13118 # inst_aI3_aacc_a0_a_a16_a_a366 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_743_rtl_847_rtl_1321_a1
-- inst_aI3_aacc_c_a0_a_a16_a = DFFEA(inst_aI3_aacc_a0_a_a16_a_a607, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a16_a_a13118,
	datac => inst_aI3_aMux_743_rtl_847_rtl_1321_a1,
	datad => inst_aI3_aacc_a0_a_a16_a_a366,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a16_a_a607,
	regout => inst_aI3_aacc_c_a0_a_a16_a);

inst_aI3_aacc_i_a0_a_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a16_a_a13118 = inst_aI3_aacc_a0_a_a16_a_a608 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][16] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a16_a_a608,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a16_a_a607,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a16_a_a13118);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a16_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a14_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a0 & (inst_aI3_aacc_c_a0_a_a17_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a0 & inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_aacc_c_a0_a_a15_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a20_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a18_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI3_aacc_c_a0_a_a18_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a0 & (inst_aI3_aacc_c_a0_a_a21_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a0 & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a21_a,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1);

inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a24_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a22_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a0 & (inst_aI3_aacc_c_a0_a_a25_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a0 & inst_aI3_aacc_c_a0_a_a23_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI3_aacc_c_a0_a_a23_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a28_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a26_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a28_a,
	datac => inst_aI3_aacc_c_a0_a_a26_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a0 & (inst_aI3_aacc_c_a0_a_a29_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a0 & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a29_a,
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a0,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1);

inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a1 = inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a0 & (inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a0 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a0,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a1);

inst_aI3_ashift_right_689_a114_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a114 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a1 # inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9 & inst_aI3_ashift_left_685_a249) # !inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9 & inst_aI3_ashift_left_685_a249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a251,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9,
	datac => inst_aI3_ashift_left_685_a249,
	datad => inst_aI3_ashift_right_689_rtl_371_rtl_460_rtl_699_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a114);

inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a8_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a10_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a0);

inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1 = inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a0 & (inst_aI3_aacc_c_a0_a_a7_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a9_a,
	datad => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1);

inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a4 = inst_aI3_adata_x_a1_a_a10845 & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_adata_x_a1_a_a10845 & (inst_aI3_adata_x_a1_a_a13 & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_adata_x_a1_a_a13 & inst_aI3_aacc_c_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_adata_x_a1_a_a10845,
	datad => inst_aI3_adata_x_a1_a_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a4);

inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 = inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a1_a & !inst_aI3_adata_x_a1_a_a412 # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2F20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9);

inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a13_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a14_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a0);

inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1 = inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a0 & (inst_aI3_aacc_c_a0_a_a11_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a0 & inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1);

inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a5_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a6_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a0);

inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1 = inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a0 & (inst_aI3_aacc_c_a0_a_a3_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a0 & inst_aI3_aacc_c_a0_a_a4_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1);

inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1,
	datac => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1,
	datad => inst_aI3_adata_x_a3_a_a1865,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a0);

inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1 = inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a0 & (inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1,
	datac => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9,
	datad => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1);

inst_aI3_ashift_left_685_a50_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a50 = !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a5_a_a717

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_adata_x_a5_a_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a50);

inst_aI3_aMux_745_rtl_859_rtl_1345_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_745_rtl_859_rtl_1345_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a50) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a15,
	datad => inst_aI3_ashift_left_685_a50,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_745_rtl_859_rtl_1345_a0);

inst_aI3_aMux_745_rtl_859_rtl_1345_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_745_rtl_859_rtl_1345_a1 = inst_aI3_aMux_745_rtl_859_rtl_1345_a0 & (inst_aI3_ashift_right_689_a114 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_745_rtl_859_rtl_1345_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a82

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a82,
	datac => inst_aI3_ashift_right_689_a114,
	datad => inst_aI3_aMux_745_rtl_859_rtl_1345_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_745_rtl_859_rtl_1345_a1);

inst_aI3_aMux_745_rtl_859_rtl_1344_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_745_rtl_859_rtl_1344_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a14_a_a1037 $ (inst_aI3_aacc_c_a0_a_a14_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F60C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a14_a,
	datab => inst_aI3_adata_x_a14_a_a1037,
	datac => inst_aI2_aTD_c_a3_a,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_745_rtl_859_rtl_1344_a0);

inst_aI3_aMux_745_rtl_859_rtl_1344_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_745_rtl_859_rtl_1344_a1 = inst_aI3_aMux_745_rtl_859_rtl_1344_a0 & (inst_aI3_aadd_668_a15 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_745_rtl_859_rtl_1344_a0 & inst_aI3_aadd_627_a14 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a14,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a15,
	datad => inst_aI3_aMux_745_rtl_859_rtl_1344_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_745_rtl_859_rtl_1344_a1);

inst_aI3_aMux_745_rtl_859_rtl_1341_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_745_rtl_859_rtl_1341_a0 = inst_aI2_aTD_c_a1_a & (inst_aI3_aMux_745_rtl_859_rtl_1344_a1 # inst_aI2_aTD_c_a2_a) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a14_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI3_aMux_745_rtl_859_rtl_1344_a1,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_745_rtl_859_rtl_1341_a0);

rtl_a5056_I : stratix_lcell 
-- Equation(s):
-- rtl_a5056 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a14_a & inst_aI3_adata_x_a14_a_a1037 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a14,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI3_adata_x_a14_a_a1037,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5056);

rtl_a5597_I : stratix_lcell 
-- Equation(s):
-- rtl_a5597 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a14_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a14_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5597);

rtl_a5602 : stratix_lcell 
-- Equation(s):
-- rtl_a1218 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5597 # !inst_aI3_aMux_963_a0 & rtl_a1218) # !rtl_a25076 & rtl_a1218)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => rtl_a1218,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5597,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1218);

rtl_a5061_I : stratix_lcell 
-- Equation(s):
-- rtl_a5061 = inst_aI2_aTD_c_a3_a & rtl_a1218 # !inst_aI2_aTD_c_a3_a & rtl_a5056

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5056,
	datad => rtl_a1218,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5061);

inst_aI3_aMux_745_rtl_859_rtl_1341_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_745_rtl_859_rtl_1341_a1 = inst_aI3_aMux_745_rtl_859_rtl_1341_a0 & (inst_aI3_aMux_745_rtl_859_rtl_1345_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_745_rtl_859_rtl_1341_a0 & inst_aI2_aTD_c_a2_a & rtl_a5061

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_745_rtl_859_rtl_1345_a1,
	datac => inst_aI3_aMux_745_rtl_859_rtl_1341_a0,
	datad => rtl_a5061,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_745_rtl_859_rtl_1341_a1);

rtl_a1856_I : stratix_lcell 
-- Equation(s):
-- rtl_a1856 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a14_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5ACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a14_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1856);

rtl_a1862_I : stratix_lcell 
-- Equation(s):
-- rtl_a1862 = inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a15_a & !inst_aI2_aTD_c_a1_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a15_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a14_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0AAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1862);

rtl_a5607_I : stratix_lcell 
-- Equation(s):
-- rtl_a5607 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a46_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a46_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a46_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a46_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5607);

rtl_a5612 : stratix_lcell 
-- Equation(s):
-- rtl_a1217 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5607 # !inst_aI3_aMux_963_a0 & rtl_a1217) # !rtl_a25076 & rtl_a1217)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1217,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5607,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1217);

inst_aI3_aacc_c_a1_a_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a14_a = DFFEA(inst_aI3_aacc_a1_a_a14_a_a201 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1217, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a14_a_a201,
	datad => rtl_a1217,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a14_a);

inst_aI3_aacc_a1_a_a14_a_a201_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a14_a_a201 = inst_aI3_aacc_c_a1_a_a14_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_aacc_c_a1_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a14_a_a201);

inst_aI3_aacc_a1_a_a14_a_a200_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a14_a_a200 = inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a25076 & rtl_a1217

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => rtl_a1217,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a14_a_a200);

rtl_a1859_I : stratix_lcell 
-- Equation(s):
-- rtl_a1859 = rtl_a24878 & (inst_aI3_aacc_a1_a_a14_a_a201 # inst_aI3_aacc_a1_a_a14_a_a200) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a14_a_a201,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => rtl_a24878,
	datad => inst_aI3_aacc_a1_a_a14_a_a200,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1859);

inst_aI3_aMux_446_rtl_856_rtl_1336_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_446_rtl_856_rtl_1336_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1859) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1862

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1862,
	datad => rtl_a1859,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_446_rtl_856_rtl_1336_a0);

inst_aI3_aMux_446_rtl_856_rtl_1336_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_446_rtl_856_rtl_1336_a1 = inst_aI3_aMux_446_rtl_856_rtl_1336_a0 & (inst_aI3_aacc_c_a0_a_a14_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_446_rtl_856_rtl_1336_a0 & inst_aI2_aTD_c_a0_a & rtl_a1856

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a14_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1856,
	datad => inst_aI3_aMux_446_rtl_856_rtl_1336_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_446_rtl_856_rtl_1336_a1);

inst_aI3_aacc_a0_a_a14_a_a374_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a14_a_a374 = !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_446_rtl_856_rtl_1336_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_446_rtl_856_rtl_1336_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a14_a_a374);

inst_aI3_aacc_c_a0_a_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a14_a_a627 = inst_aI3_aacc_a0_a_a14_a_a13138 # inst_aI3_aacc_a0_a_a14_a_a374 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_745_rtl_859_rtl_1341_a1
-- inst_aI3_aacc_c_a0_a_a14_a = DFFEA(inst_aI3_aacc_a0_a_a14_a_a627, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a14_a_a13138,
	datac => inst_aI3_aMux_745_rtl_859_rtl_1341_a1,
	datad => inst_aI3_aacc_a0_a_a14_a_a374,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a14_a_a627,
	regout => inst_aI3_aacc_c_a0_a_a14_a);

inst_aI3_aacc_a0_a_a14_a_a628_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a14_a_a628 = inst_aI3_aacc_c_a0_a_a14_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a394,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_aacc_c_a0_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a14_a_a628);

inst_aI3_aacc_i_a0_a_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a14_a_a13138 = inst_aI3_aacc_a0_a_a14_a_a628 # inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI2_aTC_c_a2_a & G1_acc_i[0][14]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a14_a_a627,
	datad => inst_aI3_aacc_a0_a_a14_a_a628,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a14_a_a13138);

inst_aI4_adata_ox_a14_a_a17_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a14_a_a17 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datab => NRESET_IN_acombout,
	datad => inst_aI3_aacc_c_a0_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a14_a_a17);

inst_aI3_adata_x_a23_a_a858_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a23_a_a858 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a23_a_a847 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst_aI3_adata_x_a23_a_a847,
	datac => inst4_aaltsyncram_component_aq_a_a23_a,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a23_a_a858);

inst_aI3_ai_a27_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a27 = inst_aI3_aacc_c_a0_a_a23_a $ (inst_aI3_adata_x_a23_a_a858 # inst_aI2_adata_is_c_a23_a & !inst_aI3_areduce_nor_356)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "55A6",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI2_adata_is_c_a23_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a23_a_a858,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a27);

inst_aI3_aMux_736_rtl_805_rtl_1254_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_736_rtl_805_rtl_1254_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a23) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a23_a_a857 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_adata_x_a23_a_a857,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_736_rtl_805_rtl_1254_a0);

inst_aI3_aMux_736_rtl_805_rtl_1254_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_736_rtl_805_rtl_1254_a1 = inst_aI3_aMux_736_rtl_805_rtl_1254_a0 & (inst_aI3_aadd_668_a24 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_736_rtl_805_rtl_1254_a0 & inst_aI3_ai_a27 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a27,
	datab => inst_aI3_aadd_668_a24,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aMux_736_rtl_805_rtl_1254_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_736_rtl_805_rtl_1254_a1);

inst_aI3_aMux_736_rtl_805_rtl_1251_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_736_rtl_805_rtl_1251_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_736_rtl_805_rtl_1254_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a23_a,
	datad => inst_aI3_aMux_736_rtl_805_rtl_1254_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_736_rtl_805_rtl_1251_a0);

inst_aI3_ai_a91_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a91 = inst_aI3_aacc_c_a0_a_a23_a # inst_aI3_adata_x_a23_a_a858 # inst_aI2_adata_is_c_a23_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFAE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI2_adata_is_c_a23_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a23_a_a858,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a91);

inst_aI3_aMux_736_rtl_805_rtl_1255_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_736_rtl_805_rtl_1255_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a91) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_ai_a91,
	datad => inst_aI3_aadd_668_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_736_rtl_805_rtl_1255_a0);

inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a2_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a3_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a0);

inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 = inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a0 & (inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a0 & inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1);

inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a5_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a7_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI3_aacc_c_a0_a_a5_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a0);

inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1 = inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a0 & (inst_aI3_aacc_c_a0_a_a4_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a0 & inst_aI3_aacc_c_a0_a_a6_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a0,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1);

rtl_a4960_I : stratix_lcell 
-- Equation(s):
-- rtl_a4960 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0D08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4960);

inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a10_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a11_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => inst_aI3_aacc_c_a0_a_a10_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a0);

inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1 = inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a0 & (inst_aI3_aacc_c_a0_a_a8_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a0 & inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1);

inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a13_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a15_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a0);

inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1 = inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a0 & (inst_aI3_aacc_c_a0_a_a12_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a14_a,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1);

inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a18_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a19_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a0);

inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1 = inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a0 & (inst_aI3_aacc_c_a0_a_a16_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a0 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a16_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1);

inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a21_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a23_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI3_aacc_c_a0_a_a21_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a0);

inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1 = inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a0 & (inst_aI3_aacc_c_a0_a_a20_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a20_a,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1);

inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1 # inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a0);

inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a1 = inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a0 & (inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1,
	datad => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a1);

inst_aI3_ashift_left_685_a105_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a105 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a4960 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => rtl_a4960,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_312_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a105);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a24_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a23_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a0 & (inst_aI3_aacc_c_a0_a_a26_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a0 & inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a28_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a27_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a28_a,
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a0 & (inst_aI3_aacc_c_a0_a_a30_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a0 & inst_aI3_aacc_c_a0_a_a29_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_aacc_c_a0_a_a29_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1);

inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3210",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10);

inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74 = !inst_aI3_adata_x_a2_a_a1938 & !inst_aI3_adata_x_a2_a_a1939 & (inst_aI3_adata_x_a3_a_a1866 # inst_aI3_adata_x_a3_a_a1867)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0302",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1866,
	datab => inst_aI3_adata_x_a2_a_a1938,
	datac => inst_aI3_adata_x_a2_a_a1939,
	datad => inst_aI3_adata_x_a3_a_a1867,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74);

rtl_a4830_I : stratix_lcell 
-- Equation(s):
-- rtl_a4830 = !inst_aI3_adata_x_a1_a_a412 & (inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a32_a # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5044",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	datac => inst_aI3_aacc_c_a0_a_a32_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4830);

inst_aI3_ashift_right_689_a41_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a41 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10 # inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74 & rtl_a4830)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10,
	datab => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	datac => inst_aI3_ashift_left_685_a251,
	datad => rtl_a4830,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a41);

inst_aI3_aMux_736_rtl_805_rtl_1255_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_736_rtl_805_rtl_1255_a1 = inst_aI3_aMux_736_rtl_805_rtl_1255_a0 & (inst_aI3_ashift_right_689_a41 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_736_rtl_805_rtl_1255_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a105

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_736_rtl_805_rtl_1255_a0,
	datac => inst_aI3_ashift_left_685_a105,
	datad => inst_aI3_ashift_right_689_a41,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_736_rtl_805_rtl_1255_a1);

rtl_a4943_I : stratix_lcell 
-- Equation(s):
-- rtl_a4943 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a23_a & inst_aI3_adata_x_a23_a_a857 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a23

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI3_adata_x_a23_a_a857,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4943);

rtl_a5417_I : stratix_lcell 
-- Equation(s):
-- rtl_a5417 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a23_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a23_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5417);

rtl_a5422 : stratix_lcell 
-- Equation(s):
-- rtl_a1200 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5417 # !inst_aI3_aMux_963_a0 & rtl_a1200) # !rtl_a25076 & rtl_a1200)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => rtl_a1200,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5417,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1200);

rtl_a4948_I : stratix_lcell 
-- Equation(s):
-- rtl_a4948 = inst_aI2_aTD_c_a3_a & rtl_a1200 # !inst_aI2_aTD_c_a3_a & rtl_a4943

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a4943,
	datad => rtl_a1200,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4948);

inst_aI3_aMux_736_rtl_805_rtl_1251_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_736_rtl_805_rtl_1251_a1 = inst_aI3_aMux_736_rtl_805_rtl_1251_a0 & (inst_aI3_aMux_736_rtl_805_rtl_1255_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_736_rtl_805_rtl_1251_a0 & inst_aI2_aTD_c_a2_a & rtl_a4948

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_736_rtl_805_rtl_1251_a0,
	datac => inst_aI3_aMux_736_rtl_805_rtl_1255_a1,
	datad => rtl_a4948,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_736_rtl_805_rtl_1251_a1);

rtl_a1601_I : stratix_lcell 
-- Equation(s):
-- rtl_a1601 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a23_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5ACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1601);

rtl_a1604_I : stratix_lcell 
-- Equation(s):
-- rtl_a1604 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a24_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a24_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7610",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a23_a,
	datad => inst_aI3_aacc_c_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1604);

inst_aI3_aMux_437_rtl_802_rtl_1246_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_437_rtl_802_rtl_1246_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1601) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a1604

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a1601,
	datad => rtl_a1604,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_437_rtl_802_rtl_1246_a0);

rtl_a5427_I : stratix_lcell 
-- Equation(s):
-- rtl_a5427 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a55_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a55_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_amult_677_aauto_generated_aresult_a55_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a55_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5427);

rtl_a5432 : stratix_lcell 
-- Equation(s):
-- rtl_a1199 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5427 # !inst_aI3_aMux_963_a0 & rtl_a1199) # !rtl_a25076 & rtl_a1199)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1199,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5427,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1199);

inst_aI3_aacc_c_a1_a_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a23_a = DFFEA(inst_aI3_aacc_a1_a_a23_a_a147 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1199, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a23_a_a147,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1199,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a23_a);

inst_aI3_aacc_a1_a_a23_a_a147_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a23_a_a147 = inst_aI3_aacc_c_a1_a_a23_a & (!rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => inst_aI3_aacc_c_a1_a_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a23_a_a147);

inst_aI3_aacc_a1_a_a23_a_a146_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a23_a_a146 = inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & inst_aI3_ai_a402 & rtl_a1199

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1199,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a23_a_a146);

rtl_a1598_I : stratix_lcell 
-- Equation(s):
-- rtl_a1598 = rtl_a24878 & (inst_aI3_aacc_a1_a_a23_a_a147 # inst_aI3_aacc_a1_a_a23_a_a146) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a23_a_a147,
	datad => inst_aI3_aacc_a1_a_a23_a_a146,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1598);

inst_aI3_aMux_437_rtl_802_rtl_1246_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_437_rtl_802_rtl_1246_a1 = inst_aI3_aMux_437_rtl_802_rtl_1246_a0 & (inst_aI3_aacc_c_a0_a_a23_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_437_rtl_802_rtl_1246_a0 & inst_aI2_aTD_c_a3_a & rtl_a1598

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aMux_437_rtl_802_rtl_1246_a0,
	datad => rtl_a1598,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_437_rtl_802_rtl_1246_a1);

inst_aI3_aacc_a0_a_a23_a_a338_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a23_a_a338 = !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_437_rtl_802_rtl_1246_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_437_rtl_802_rtl_1246_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a23_a_a338);

inst_aI3_aacc_c_a0_a_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a23_a_a537 = inst_aI3_aacc_a0_a_a23_a_a13048 # inst_aI3_aacc_a0_a_a23_a_a338 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_736_rtl_805_rtl_1251_a1
-- inst_aI3_aacc_c_a0_a_a23_a = DFFEA(inst_aI3_aacc_a0_a_a23_a_a537, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a23_a_a13048,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aMux_736_rtl_805_rtl_1251_a1,
	datad => inst_aI3_aacc_a0_a_a23_a_a338,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a23_a_a537,
	regout => inst_aI3_aacc_c_a0_a_a23_a);

inst_aI3_aacc_i_a0_a_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a23_a_a13048 = inst_aI3_aacc_a0_a_a23_a_a538 # inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][23] & inst_aI2_aTC_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a23_a_a538,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a23_a_a537,
	datad => inst_aI2_aTC_c_a2_a,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a23_a_a13048);

inst_aI4_adata_ox_a23_a_a8_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a23_a_a8 = inst_aI3_aacc_c_a0_a_a23_a & NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => NRESET_IN_acombout,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a23_a_a8);

inst_aI4_aiinc_i_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a26_a_a23 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a26_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a26_a
-- inst_aI4_aiinc_i_a26_a = DFFEA(inst_aI4_aiinc_x_a26_a_a23, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aiinc_we_c,
	datac => inst_aI3_aacc_c_a0_a_a26_a,
	datad => inst_aI4_aiinc_c_a26_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a26_a_a23,
	regout => inst_aI4_aiinc_i_a26_a);

inst_aI4_aiinc_c_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a26_a = DFFEA(inst_aI4_aiinc_i_a26_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a26_a_a23) # !inst_aI4_aiinc_i_a26_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a26_a_a23, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a26_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a26_a_a23,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a26_a);

inst_aI3_adata_x_a26_a_a784_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a26_a_a784 = inst3_aaltsyncram_component_aq_a_a6_a & inst_aI4_aiinc_c_a26_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_aiinc_c_a26_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a26_a_a784);

inst_aI4_aadd_430_rtl_3517_a28_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a28 = inst_aI3_aacc_c_a0_a_a26_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI3_aacc_c_a0_a_a26_a,
	datad => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a28);

inst_aI4_aiinc_i_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a25_a_a26 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a25_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a25_a
-- inst_aI4_aiinc_i_a25_a = DFFEA(inst_aI4_aiinc_x_a25_a_a26, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC20",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aiinc_we_c,
	datac => inst_aI4_aiinc_c_a25_a,
	datad => inst_aI3_aacc_c_a0_a_a25_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a25_a_a26,
	regout => inst_aI4_aiinc_i_a25_a);

inst_aI4_aiinc_c_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a25_a = DFFEA(inst_aI4_aiinc_i_a25_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a25_a_a26) # !inst_aI4_aiinc_i_a25_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a25_a_a26, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a25_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a25_a_a26,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a25_a);

inst_aI4_aadd_430_rtl_3517_a31_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a31 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a31);

inst_aI4_aiinc_i_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a24_a_a29 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a24_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a24_a
-- inst_aI4_aiinc_i_a24_a = DFFEA(inst_aI4_aiinc_x_a24_a_a29, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_we_c,
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aiinc_c_a24_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a24_a_a29,
	regout => inst_aI4_aiinc_i_a24_a);

inst_aI4_aiinc_c_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a24_a = DFFEA(inst_aI4_aiinc_x_a24_a_a29 & (inst_aI4_aiinc_i_a24_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a24_a_a29 & inst_aI4_aiinc_i_a24_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_x_a24_a_a29,
	datac => inst_aI4_aiinc_i_a24_a,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a24_a);

inst_aI4_aadd_430_a24_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a24 = inst_aI4_aiinc_c_a24_a $ inst_aI4_aireg_c_a24_a $ !(!inst_aI4_aadd_430_a22COUT & inst_aI4_aadd_430_a23COUT0) # (inst_aI4_aadd_430_a22COUT & inst_aI4_aadd_430_a23COUT1)
-- inst_aI4_aadd_430_a24COUT0 = CARRY(inst_aI4_aiinc_c_a24_a & (inst_aI4_aireg_c_a24_a # !inst_aI4_aadd_430_a23COUT0) # !inst_aI4_aiinc_c_a24_a & inst_aI4_aireg_c_a24_a & !inst_aI4_aadd_430_a23COUT0)
-- inst_aI4_aadd_430_a24COUT1 = CARRY(inst_aI4_aiinc_c_a24_a & (inst_aI4_aireg_c_a24_a # !inst_aI4_aadd_430_a23COUT1) # !inst_aI4_aiinc_c_a24_a & inst_aI4_aireg_c_a24_a & !inst_aI4_aadd_430_a23COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a24_a,
	datab => inst_aI4_aireg_c_a24_a,
	cin => inst_aI4_aadd_430_a22COUT,
	cin0 => inst_aI4_aadd_430_a23COUT0,
	cin1 => inst_aI4_aadd_430_a23COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a24,
	cout0 => inst_aI4_aadd_430_a24COUT0,
	cout1 => inst_aI4_aadd_430_a24COUT1);

inst_aI4_aadd_430_rtl_3517_a182_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a182 = inst_aI4_aadd_430_a24 & (inst_aI4_aireg_c_a24_a # inst_aI4_ai_a544) # !inst_aI4_aadd_430_a24 & inst_aI4_aireg_c_a24_a & !inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aadd_430_a24,
	datac => inst_aI4_aireg_c_a24_a,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a182);

inst_aI4_aireg_i_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a24_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a24_a # !inst_aI4_aireg_we_c & inst_aI4_aadd_430_rtl_3517_a182 & inst_aI4_ai_a83, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI4_aadd_430_rtl_3517_a182,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aireg_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a24_a);

inst_aI4_aadd_430_rtl_3517_a34_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a34 = inst_aI3_aacc_c_a0_a_a24_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a34);

inst_aI4_aadd_430_rtl_3517_a188_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a188 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a24 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_aireg_c_a24_a,
	datac => inst_aI4_aadd_430_a24,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a188);

inst_aI4_aireg_c_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a24_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a24_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a34 # inst_aI4_aadd_430_rtl_3517_a188), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a24_a,
	datab => inst_aI4_aadd_430_rtl_3517_a34,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a188,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a24_a);

inst_aI4_aadd_430_a25_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a25 = inst_aI4_aiinc_c_a25_a $ inst_aI4_aireg_c_a25_a $ (!inst_aI4_aadd_430_a22COUT & inst_aI4_aadd_430_a24COUT0) # (inst_aI4_aadd_430_a22COUT & inst_aI4_aadd_430_a24COUT1)
-- inst_aI4_aadd_430_a25COUT0 = CARRY(inst_aI4_aiinc_c_a25_a & !inst_aI4_aireg_c_a25_a & !inst_aI4_aadd_430_a24COUT0 # !inst_aI4_aiinc_c_a25_a & (!inst_aI4_aadd_430_a24COUT0 # !inst_aI4_aireg_c_a25_a))
-- inst_aI4_aadd_430_a25COUT1 = CARRY(inst_aI4_aiinc_c_a25_a & !inst_aI4_aireg_c_a25_a & !inst_aI4_aadd_430_a24COUT1 # !inst_aI4_aiinc_c_a25_a & (!inst_aI4_aadd_430_a24COUT1 # !inst_aI4_aireg_c_a25_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a25_a,
	datab => inst_aI4_aireg_c_a25_a,
	cin => inst_aI4_aadd_430_a22COUT,
	cin0 => inst_aI4_aadd_430_a24COUT0,
	cin1 => inst_aI4_aadd_430_a24COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a25,
	cout0 => inst_aI4_aadd_430_a25COUT0,
	cout1 => inst_aI4_aadd_430_a25COUT1);

inst_aI4_aadd_430_rtl_3517_a178_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a178 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a25 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_aadd_430_a25,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a178);

inst_aI4_aadd_430_rtl_3517_a172_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a172 = inst_aI4_aadd_430_a25 & (inst_aI4_ai_a544 # inst_aI4_aireg_c_a25_a) # !inst_aI4_aadd_430_a25 & !inst_aI4_ai_a544 & inst_aI4_aireg_c_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aadd_430_a25,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a172);

inst_aI4_aireg_i_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a25_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a25_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a172, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a172,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a25_a);

inst_aI4_aireg_c_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a25_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a25_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a31 # inst_aI4_aadd_430_rtl_3517_a178), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FE54",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a2,
	datab => inst_aI4_aadd_430_rtl_3517_a31,
	datac => inst_aI4_aadd_430_rtl_3517_a178,
	datad => inst_aI4_aireg_i_a25_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a25_a);

inst_aI4_aadd_430_a26_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a26 = inst_aI4_aiinc_c_a26_a $ inst_aI4_aireg_c_a26_a $ !(!inst_aI4_aadd_430_a22COUT & inst_aI4_aadd_430_a25COUT0) # (inst_aI4_aadd_430_a22COUT & inst_aI4_aadd_430_a25COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "6969",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a26_a,
	datab => inst_aI4_aireg_c_a26_a,
	cin => inst_aI4_aadd_430_a22COUT,
	cin0 => inst_aI4_aadd_430_a25COUT0,
	cin1 => inst_aI4_aadd_430_a25COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a26);

inst_aI4_aadd_430_rtl_3517_a168_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a168 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a26 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a26_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_aireg_c_a26_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a168);

inst_aI4_aadd_430_rtl_3517_a162_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a162 = inst_aI4_aireg_c_a26_a & (inst_aI4_aadd_430_a26 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a26_a & inst_aI4_aadd_430_a26 & inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a26_a,
	datab => inst_aI4_aadd_430_a26,
	datac => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a162);

inst_aI4_aireg_i_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a26_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a26_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a162, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aadd_430_rtl_3517_a162,
	datad => inst_aI4_aireg_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a26_a);

inst_aI4_aireg_c_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a26_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a26_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a28 # inst_aI4_aadd_430_rtl_3517_a168), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0EE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a28,
	datab => inst_aI4_aadd_430_rtl_3517_a168,
	datac => inst_aI4_aireg_i_a26_a,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a26_a);

inst_aI4_adata_exp_i_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a53_a_a8 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a26_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a26_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a26_a = DFFEA(inst_aI4_aiadata_x_a53_a_a8, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI4_adata_exp_c_a26_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a53_a_a8,
	regout => inst_aI4_adata_exp_i_a26_a);

inst_aI4_adata_exp_c_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a26_a = DFFEA(inst_aI4_adata_exp_i_a26_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiadata_x_a53_a_a8) # !inst_aI4_adata_exp_i_a26_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiadata_x_a53_a_a8, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_i_a26_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiadata_x_a53_a_a8,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a26_a);

inst_aI3_adata_x_a26_a_a783_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a26_a_a783 = inst_aI4_adata_exp_c_a26_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a26_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a26_a_a783);

inst_aI3_adata_x_a26_a_a787_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a26_a_a787 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a26_a_a784 # inst_aI3_adata_x_a26_a_a783) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a26_a_a784,
	datab => inst_aI4_aireg_c_a26_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a26_a_a783,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a26_a_a787);

inst_aI3_adata_x_a26_a_a798_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a26_a_a798 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a26_a_a787 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a26_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a26_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a26_a_a787,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a26_a_a798);

inst_aI2_adata_is_c_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a26_a_a797 = inst_aI3_adata_x_a26_a_a798 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[26]
-- inst_aI2_adata_is_c_a26_a = DFFEA(inst3_aaltsyncram_component_aq_a_a31_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a31_a,
	datad => inst_aI3_adata_x_a26_a_a798,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a26_a_a797,
	regout => inst_aI2_adata_is_c_a26_a);

inst_aI3_aMux_733_rtl_787_rtl_1224_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_733_rtl_787_rtl_1224_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a26_a_a797 $ (inst_aI3_aacc_c_a0_a_a26_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a26_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a26_a_a797,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_733_rtl_787_rtl_1224_a0);

inst_aI3_aMux_733_rtl_787_rtl_1224_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_733_rtl_787_rtl_1224_a1 = inst_aI3_aMux_733_rtl_787_rtl_1224_a0 & (inst_aI3_aadd_668_a27 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_733_rtl_787_rtl_1224_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_733_rtl_787_rtl_1224_a0,
	datac => inst_aI3_aadd_627_a26,
	datad => inst_aI3_aadd_668_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_733_rtl_787_rtl_1224_a1);

inst_aI3_aMux_733_rtl_787_rtl_1221_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_733_rtl_787_rtl_1221_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_733_rtl_787_rtl_1224_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a26_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aMux_733_rtl_787_rtl_1224_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_733_rtl_787_rtl_1221_a0);

inst_aI3_ai_a94_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a94 = inst_aI3_aacc_c_a0_a_a26_a # inst_aI3_adata_x_a26_a_a798 # inst_aI2_adata_is_c_a26_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a26_a,
	datab => inst_aI3_aacc_c_a0_a_a26_a,
	datac => inst_aI3_adata_x_a26_a_a798,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a94);

rtl_a4913_I : stratix_lcell 
-- Equation(s):
-- rtl_a4913 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3120",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4913);

inst_aI3_ashift_right_689_a38_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a38 = !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717 & rtl_a4913

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_adata_x_a6_a_a737,
	datac => inst_aI3_adata_x_a5_a_a717,
	datad => rtl_a4913,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a38);

inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0C0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1,
	datab => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13);

inst_aI3_ashift_right_689_a250_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a250 = !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717 & inst_aI3_adata_x_a4_a_a697

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datac => inst_aI3_adata_x_a5_a_a717,
	datad => inst_aI3_adata_x_a4_a_a697,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a250);

inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_adata_x_a0_a_a400 # inst_aI3_aacc_c_a0_a_a20_a) # !inst_aI3_adata_x_a1_a_a412 & !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a20_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_aacc_c_a0_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a0);

inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1 = inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a0 & (inst_aI3_aacc_c_a0_a_a19_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a21_a,
	datac => inst_aI3_aacc_c_a0_a_a19_a,
	datad => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1);

inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a17_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a18_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a0);

inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1 = inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a0 & (inst_aI3_aacc_c_a0_a_a15_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a0 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a16_a,
	datad => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1);

inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a25_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a26_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a26_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a0);

inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1 = inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a0 & (inst_aI3_aacc_c_a0_a_a23_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a0 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => inst_aI3_aacc_c_a0_a_a23_a,
	datad => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1);

inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1 # inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1,
	datab => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a0);

inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a1 = inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a0 & (inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1,
	datac => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1,
	datad => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a1);

inst_aI3_ashift_left_685_a144_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a144 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_327_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a144);

inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a3 = inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a3);

inst_aI3_ashift_left_685_a102_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a102 = inst_aI3_ashift_left_685_a144 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13 # inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13,
	datab => inst_aI3_ashift_right_689_a250,
	datac => inst_aI3_ashift_left_685_a144,
	datad => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a102);

inst_aI3_aMux_733_rtl_787_rtl_1225_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_733_rtl_787_rtl_1225_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a102) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_ashift_left_685_a102,
	datad => inst_aI3_aadd_668_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_733_rtl_787_rtl_1225_a0);

inst_aI3_aMux_733_rtl_787_rtl_1225_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_733_rtl_787_rtl_1225_a1 = inst_aI3_aMux_733_rtl_787_rtl_1225_a0 & (inst_aI3_ashift_right_689_a38 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_733_rtl_787_rtl_1225_a0 & inst_aI3_ai_a94 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a94,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_ashift_right_689_a38,
	datad => inst_aI3_aMux_733_rtl_787_rtl_1225_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_733_rtl_787_rtl_1225_a1);

rtl_a4896_I : stratix_lcell 
-- Equation(s):
-- rtl_a4896 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a26_a_a797 & inst_aI3_aacc_c_a0_a_a26_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aadd_627_a26,
	datac => inst_aI3_adata_x_a26_a_a797,
	datad => inst_aI3_aacc_c_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4896);

rtl_a5357_I : stratix_lcell 
-- Equation(s):
-- rtl_a5357 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a26_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a26_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5357);

rtl_a5362 : stratix_lcell 
-- Equation(s):
-- rtl_a1194 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5357 # !inst_aI3_aMux_963_a0 & rtl_a1194) # !rtl_a25076 & rtl_a1194)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1194,
	datad => rtl_a5357,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1194);

rtl_a4901_I : stratix_lcell 
-- Equation(s):
-- rtl_a4901 = inst_aI2_aTD_c_a3_a & rtl_a1194 # !inst_aI2_aTD_c_a3_a & rtl_a4896

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a4896,
	datad => rtl_a1194,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4901);

inst_aI3_aMux_733_rtl_787_rtl_1221_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_733_rtl_787_rtl_1221_a1 = inst_aI3_aMux_733_rtl_787_rtl_1221_a0 & (inst_aI3_aMux_733_rtl_787_rtl_1225_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_733_rtl_787_rtl_1221_a0 & inst_aI2_aTD_c_a2_a & rtl_a4901

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_733_rtl_787_rtl_1221_a0,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_733_rtl_787_rtl_1225_a1,
	datad => rtl_a4901,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_733_rtl_787_rtl_1221_a1);

rtl_a1511_I : stratix_lcell 
-- Equation(s):
-- rtl_a1511 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a26_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7B48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1511);

rtl_a1517_I : stratix_lcell 
-- Equation(s):
-- rtl_a1517 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a27_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a27_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a26_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "50E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a26_a,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1517);

rtl_a5367_I : stratix_lcell 
-- Equation(s):
-- rtl_a5367 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a58_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a58_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a58_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a58_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5367);

rtl_a5372 : stratix_lcell 
-- Equation(s):
-- rtl_a1193 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5367 # !rtl_a25076 & rtl_a1193) # !inst_aI3_aMux_963_a0 & rtl_a1193)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1193,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5367,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1193);

inst_aI3_aacc_c_a1_a_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a26_a = DFFEA(inst_aI3_aacc_a1_a_a26_a_a129 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1193, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12952,
	datac => inst_aI3_aacc_a1_a_a26_a_a129,
	datad => rtl_a1193,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a26_a);

inst_aI3_aacc_a1_a_a26_a_a129_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a26_a_a129 = inst_aI3_aacc_c_a1_a_a26_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_aacc_c_a1_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a26_a_a129);

inst_aI3_aacc_a1_a_a26_a_a128_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a26_a_a128 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1193

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1193,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a26_a_a128);

rtl_a1514_I : stratix_lcell 
-- Equation(s):
-- rtl_a1514 = rtl_a24878 & (inst_aI3_aacc_a1_a_a26_a_a129 # inst_aI3_aacc_a1_a_a26_a_a128) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_c_a0_a_a26_a,
	datac => inst_aI3_aacc_a1_a_a26_a_a129,
	datad => inst_aI3_aacc_a1_a_a26_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1514);

inst_aI3_aMux_434_rtl_784_rtl_1216_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_434_rtl_784_rtl_1216_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1514) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1517

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => rtl_a1517,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1514,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_434_rtl_784_rtl_1216_a0);

inst_aI3_aMux_434_rtl_784_rtl_1216_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_434_rtl_784_rtl_1216_a1 = inst_aI3_aMux_434_rtl_784_rtl_1216_a0 & (inst_aI3_aacc_c_a0_a_a26_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_434_rtl_784_rtl_1216_a0 & inst_aI2_aTD_c_a0_a & rtl_a1511

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a26_a,
	datac => rtl_a1511,
	datad => inst_aI3_aMux_434_rtl_784_rtl_1216_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_434_rtl_784_rtl_1216_a1);

inst_aI3_aacc_a0_a_a26_a_a326_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a26_a_a326 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_434_rtl_784_rtl_1216_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_434_rtl_784_rtl_1216_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a26_a_a326);

inst_aI3_aacc_c_a0_a_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a26_a_a507 = inst_aI3_aacc_a0_a_a26_a_a13018 # inst_aI3_aacc_a0_a_a26_a_a326 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_733_rtl_787_rtl_1221_a1
-- inst_aI3_aacc_c_a0_a_a26_a = DFFEA(inst_aI3_aacc_a0_a_a26_a_a507, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a26_a_a13018,
	datac => inst_aI3_aMux_733_rtl_787_rtl_1221_a1,
	datad => inst_aI3_aacc_a0_a_a26_a_a326,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a26_a_a507,
	regout => inst_aI3_aacc_c_a0_a_a26_a);

inst_aI3_aacc_i_a0_a_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a26_a_a13018 = inst_aI3_aacc_a0_a_a26_a_a508 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][26] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a26_a_a508,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a26_a_a507,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a26_a_a13018);

inst_aI4_adata_ox_a26_a_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a26_a_a5 = inst_aI3_aacc_c_a0_a_a26_a & NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => NRESET_IN_acombout,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a26_a_a5);

inst_aI3_adata_x_a20_a_a918_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a20_a_a918 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a20_a_a907 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a20_a_a907,
	datab => inst4_aaltsyncram_component_aq_a_a20_a,
	datac => inst_aI3_adata_x_a0_a_a10780,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a20_a_a918);

inst_aI3_ai_a88_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a88 = inst_aI3_adata_x_a20_a_a918 # inst_aI3_aacc_c_a0_a_a20_a # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EFEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a20_a_a918,
	datab => inst_aI3_aacc_c_a0_a_a20_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a88);

inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a0);

inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1 = inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a0 & (rtl_a3372 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3372,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a0,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1);

inst_aI3_ashift_right_689_a44_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a44 = !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_adata_x_a5_a_a717,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a44);

inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a18_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a20_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI3_aacc_c_a0_a_a18_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a0);

inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1 = inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a0 & (inst_aI3_aacc_c_a0_a_a17_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a0 & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1);

inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1 # inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1,
	datab => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a0);

inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a1 = inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a0 & (inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1,
	datac => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1,
	datad => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a1);

rtl_a3243_I : stratix_lcell 
-- Equation(s):
-- rtl_a3243 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & rtl_a3371 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3371,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3243);

inst_aI3_ashift_left_685_a108_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a108 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a3243 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_297_a1,
	datac => rtl_a3243,
	datad => inst_aI3_ashift_right_689_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a108);

inst_aI3_aMux_739_rtl_823_rtl_1285_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_739_rtl_823_rtl_1285_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a108) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a21,
	datad => inst_aI3_ashift_left_685_a108,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_739_rtl_823_rtl_1285_a0);

inst_aI3_aMux_739_rtl_823_rtl_1285_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_739_rtl_823_rtl_1285_a1 = inst_aI3_aMux_739_rtl_823_rtl_1285_a0 & (inst_aI3_ashift_right_689_a44 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_739_rtl_823_rtl_1285_a0 & inst_aI3_ai_a88 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a88,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_ashift_right_689_a44,
	datad => inst_aI3_aMux_739_rtl_823_rtl_1285_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_739_rtl_823_rtl_1285_a1);

inst_aI3_aMux_739_rtl_823_rtl_1284_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_739_rtl_823_rtl_1284_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a20_a_a917 $ (inst_aI3_aacc_c_a0_a_a20_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a20_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a20_a_a917,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_739_rtl_823_rtl_1284_a0);

inst_aI3_aMux_739_rtl_823_rtl_1284_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_739_rtl_823_rtl_1284_a1 = inst_aI3_aMux_739_rtl_823_rtl_1284_a0 & (inst_aI3_aadd_668_a21 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_739_rtl_823_rtl_1284_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_739_rtl_823_rtl_1284_a0,
	datac => inst_aI3_aadd_627_a20,
	datad => inst_aI3_aadd_668_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_739_rtl_823_rtl_1284_a1);

inst_aI3_aMux_739_rtl_823_rtl_1281_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_739_rtl_823_rtl_1281_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_739_rtl_823_rtl_1284_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a20_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a20_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_739_rtl_823_rtl_1284_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_739_rtl_823_rtl_1281_a0);

rtl_a4990_I : stratix_lcell 
-- Equation(s):
-- rtl_a4990 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a20_a & inst_aI3_adata_x_a20_a_a917 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a20,
	datad => inst_aI3_adata_x_a20_a_a917,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4990);

rtl_a5477_I : stratix_lcell 
-- Equation(s):
-- rtl_a5477 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a20_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a20_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5477);

rtl_a5482 : stratix_lcell 
-- Equation(s):
-- rtl_a1206 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5477 # !rtl_a25076 & rtl_a1206) # !inst_aI3_aMux_963_a0 & rtl_a1206)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a25076,
	datac => rtl_a1206,
	datad => rtl_a5477,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1206);

rtl_a4995_I : stratix_lcell 
-- Equation(s):
-- rtl_a4995 = inst_aI2_aTD_c_a3_a & rtl_a1206 # !inst_aI2_aTD_c_a3_a & rtl_a4990

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a4990,
	datad => rtl_a1206,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4995);

inst_aI3_aMux_739_rtl_823_rtl_1281_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_739_rtl_823_rtl_1281_a1 = inst_aI3_aMux_739_rtl_823_rtl_1281_a0 & (inst_aI3_aMux_739_rtl_823_rtl_1285_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_739_rtl_823_rtl_1281_a0 & inst_aI2_aTD_c_a2_a & rtl_a4995

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_739_rtl_823_rtl_1285_a1,
	datac => inst_aI3_aMux_739_rtl_823_rtl_1281_a0,
	datad => rtl_a4995,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_739_rtl_823_rtl_1281_a1);

rtl_a1688_I : stratix_lcell 
-- Equation(s):
-- rtl_a1688 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a20_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4EE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1688);

rtl_a1694_I : stratix_lcell 
-- Equation(s):
-- rtl_a1694 = inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a21_a & !inst_aI2_aTD_c_a1_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a21_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2B28",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1694);

rtl_a5487_I : stratix_lcell 
-- Equation(s):
-- rtl_a5487 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a52_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a52_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a52_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a52_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5487);

rtl_a5492 : stratix_lcell 
-- Equation(s):
-- rtl_a1205 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5487 # !rtl_a25076 & rtl_a1205) # !inst_aI3_aMux_963_a0 & rtl_a1205)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1205,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5487,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1205);

inst_aI3_aacc_c_a1_a_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a20_a = DFFEA(inst_aI3_aacc_a1_a_a20_a_a165 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1205, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_a1_a_a20_a_a165,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1205,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a20_a);

inst_aI3_aacc_a1_a_a20_a_a165_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a20_a_a165 = inst_aI3_aacc_c_a1_a_a20_a & (!inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a1_a_a20_a,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a20_a_a165);

inst_aI3_aacc_a1_a_a20_a_a164_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a20_a_a164 = inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & rtl_a1205

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => rtl_a1205,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a20_a_a164);

rtl_a1691_I : stratix_lcell 
-- Equation(s):
-- rtl_a1691 = rtl_a24878 & (inst_aI3_aacc_a1_a_a20_a_a165 # inst_aI3_aacc_a1_a_a20_a_a164) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a20_a_a165,
	datad => inst_aI3_aacc_a1_a_a20_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1691);

inst_aI3_aMux_440_rtl_820_rtl_1276_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_440_rtl_820_rtl_1276_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1691) # !inst_aI2_aTD_c_a3_a & rtl_a1694 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1694,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1691,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_440_rtl_820_rtl_1276_a0);

inst_aI3_aMux_440_rtl_820_rtl_1276_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_440_rtl_820_rtl_1276_a1 = inst_aI3_aMux_440_rtl_820_rtl_1276_a0 & (inst_aI3_aacc_c_a0_a_a20_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_440_rtl_820_rtl_1276_a0 & inst_aI2_aTD_c_a0_a & rtl_a1688

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1688,
	datad => inst_aI3_aMux_440_rtl_820_rtl_1276_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_440_rtl_820_rtl_1276_a1);

inst_aI3_aacc_a0_a_a20_a_a350_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a20_a_a350 = !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_440_rtl_820_rtl_1276_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_440_rtl_820_rtl_1276_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a20_a_a350);

inst_aI3_aacc_c_a0_a_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a20_a_a567 = inst_aI3_aacc_a0_a_a20_a_a13078 # inst_aI3_aacc_a0_a_a20_a_a350 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_739_rtl_823_rtl_1281_a1
-- inst_aI3_aacc_c_a0_a_a20_a = DFFEA(inst_aI3_aacc_a0_a_a20_a_a567, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a20_a_a13078,
	datac => inst_aI3_aMux_739_rtl_823_rtl_1281_a1,
	datad => inst_aI3_aacc_a0_a_a20_a_a350,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a20_a_a567,
	regout => inst_aI3_aacc_c_a0_a_a20_a);

inst_aI3_aacc_a0_a_a20_a_a568_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a20_a_a568 = inst_aI3_aacc_c_a0_a_a20_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_c_a0_a_a20_a,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a20_a_a568);

inst_aI3_aacc_i_a0_a_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a20_a_a13078 = inst_aI3_aacc_a0_a_a20_a_a568 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][20]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a20_a_a567,
	datad => inst_aI3_aacc_a0_a_a20_a_a568,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a20_a_a13078);

rtl_a1661_I : stratix_lcell 
-- Equation(s):
-- rtl_a1661 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a21_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3CAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a20_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a21_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1661);

rtl_a1664_I : stratix_lcell 
-- Equation(s):
-- rtl_a1664 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a22_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a22_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "22B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a21_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1664);

inst_aI3_aMux_439_rtl_814_rtl_1266_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_439_rtl_814_rtl_1266_a0 = inst_aI2_aTD_c_a0_a & (rtl_a1661 # inst_aI2_aTD_c_a3_a) # !inst_aI2_aTD_c_a0_a & rtl_a1664 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => rtl_a1661,
	datac => rtl_a1664,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_439_rtl_814_rtl_1266_a0);

rtl_a5467_I : stratix_lcell 
-- Equation(s):
-- rtl_a5467 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a53_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a53_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a53_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a53_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5467);

rtl_a5472 : stratix_lcell 
-- Equation(s):
-- rtl_a1203 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5467 # !inst_aI3_aMux_963_a0 & rtl_a1203) # !rtl_a25076 & rtl_a1203)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1203,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5467,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1203);

inst_aI3_aacc_c_a1_a_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a21_a = DFFEA(inst_aI3_aacc_a1_a_a21_a_a159 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1203, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a21_a_a159,
	datad => rtl_a1203,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a21_a);

inst_aI3_aacc_a1_a_a21_a_a159_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a21_a_a159 = inst_aI3_aacc_c_a1_a_a21_a & (!rtl_a25076 # !inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => inst_aI3_aacc_c_a1_a_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a21_a_a159);

inst_aI3_aacc_a1_a_a21_a_a158_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a21_a_a158 = rtl_a25076 & inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a1203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => rtl_a1203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a21_a_a158);

rtl_a1658_I : stratix_lcell 
-- Equation(s):
-- rtl_a1658 = rtl_a24878 & (inst_aI3_aacc_a1_a_a21_a_a159 # inst_aI3_aacc_a1_a_a21_a_a158) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a21_a_a159,
	datad => inst_aI3_aacc_a1_a_a21_a_a158,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1658);

inst_aI3_aMux_439_rtl_814_rtl_1266_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_439_rtl_814_rtl_1266_a1 = inst_aI3_aMux_439_rtl_814_rtl_1266_a0 & (inst_aI3_aacc_c_a0_a_a21_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_439_rtl_814_rtl_1266_a0 & inst_aI2_aTD_c_a3_a & rtl_a1658

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aMux_439_rtl_814_rtl_1266_a0,
	datad => rtl_a1658,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_439_rtl_814_rtl_1266_a1);

inst_aI3_aacc_a0_a_a21_a_a346_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a21_a_a346 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_439_rtl_814_rtl_1266_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_439_rtl_814_rtl_1266_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a21_a_a346);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a22_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a21_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a0 & (inst_aI3_aacc_c_a0_a_a24_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a0 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a23_a,
	datac => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a26_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a25_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a0 & (inst_aI3_aacc_c_a0_a_a28_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a0 & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a28_a,
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1);

inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10);

inst_aI3_ashift_right_689_a43_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a43 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10 # inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1 & inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1,
	datab => inst_aI3_ashift_left_685_a251,
	datac => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	datad => inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a43);

inst_aI3_ai_a89_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a89 = inst_aI3_aacc_c_a0_a_a21_a # inst_aI3_adata_x_a21_a_a898 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EFEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI3_adata_x_a21_a_a898,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a89);

inst_aI3_aMux_738_rtl_817_rtl_1275_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_738_rtl_817_rtl_1275_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a89) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a22,
	datad => inst_aI3_ai_a89,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_738_rtl_817_rtl_1275_a0);

inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1 # inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1,
	datab => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a0);

inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a1 = inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a0 & (inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1,
	datac => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1,
	datad => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a1);

rtl_a4989_I : stratix_lcell 
-- Equation(s):
-- rtl_a4989 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & rtl_a4859 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5410",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1,
	datad => rtl_a4859,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4989);

inst_aI3_ashift_left_685_a107_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a107 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a4989 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_right_689_a251,
	datac => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_302_a1,
	datad => rtl_a4989,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a107);

inst_aI3_aMux_738_rtl_817_rtl_1275_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_738_rtl_817_rtl_1275_a1 = inst_aI3_aMux_738_rtl_817_rtl_1275_a0 & (inst_aI3_ashift_right_689_a43 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_738_rtl_817_rtl_1275_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a107

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_right_689_a43,
	datac => inst_aI3_aMux_738_rtl_817_rtl_1275_a0,
	datad => inst_aI3_ashift_left_685_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_738_rtl_817_rtl_1275_a1);

inst_aI3_aMux_738_rtl_817_rtl_1274_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_738_rtl_817_rtl_1274_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a21) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a21_a_a897 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_adata_x_a21_a_a897,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_738_rtl_817_rtl_1274_a0);

inst_aI3_ai_a25_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a25 = inst_aI3_aacc_c_a0_a_a21_a $ (inst_aI3_adata_x_a21_a_a898 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6566",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI3_adata_x_a21_a_a898,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a25);

inst_aI3_aMux_738_rtl_817_rtl_1274_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_738_rtl_817_rtl_1274_a1 = inst_aI3_aMux_738_rtl_817_rtl_1274_a0 & (inst_aI3_aadd_668_a22 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_738_rtl_817_rtl_1274_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_668_a22,
	datab => inst_aI3_aMux_738_rtl_817_rtl_1274_a0,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_ai_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_738_rtl_817_rtl_1274_a1);

inst_aI3_aMux_738_rtl_817_rtl_1271_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_738_rtl_817_rtl_1271_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_738_rtl_817_rtl_1274_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a21_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aMux_738_rtl_817_rtl_1274_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_738_rtl_817_rtl_1271_a0);

rtl_a4972_I : stratix_lcell 
-- Equation(s):
-- rtl_a4972 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a21_a_a897 & inst_aI3_aacc_c_a0_a_a21_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_adata_x_a21_a_a897,
	datac => inst_aI3_aacc_c_a0_a_a21_a,
	datad => inst_aI3_aadd_627_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4972);

rtl_a5457_I : stratix_lcell 
-- Equation(s):
-- rtl_a5457 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a21_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a21_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5457);

rtl_a5462 : stratix_lcell 
-- Equation(s):
-- rtl_a1204 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5457 # !inst_aI3_aMux_963_a0 & rtl_a1204) # !rtl_a25076 & rtl_a1204)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1204,
	datad => rtl_a5457,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1204);

rtl_a4977_I : stratix_lcell 
-- Equation(s):
-- rtl_a4977 = inst_aI2_aTD_c_a3_a & rtl_a1204 # !inst_aI2_aTD_c_a3_a & rtl_a4972

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a4972,
	datad => rtl_a1204,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4977);

inst_aI3_aMux_738_rtl_817_rtl_1271_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_738_rtl_817_rtl_1271_a1 = inst_aI3_aMux_738_rtl_817_rtl_1271_a0 & (inst_aI3_aMux_738_rtl_817_rtl_1275_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_738_rtl_817_rtl_1271_a0 & inst_aI2_aTD_c_a2_a & rtl_a4977

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_738_rtl_817_rtl_1275_a1,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_738_rtl_817_rtl_1271_a0,
	datad => rtl_a4977,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_738_rtl_817_rtl_1271_a1);

inst_aI3_aacc_c_a0_a_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a21_a_a557 = inst_aI3_aacc_a0_a_a21_a_a13068 # inst_aI3_aacc_a0_a_a21_a_a346 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_738_rtl_817_rtl_1271_a1
-- inst_aI3_aacc_c_a0_a_a21_a = DFFEA(inst_aI3_aacc_a0_a_a21_a_a557, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a21_a_a13068,
	datac => inst_aI3_aacc_a0_a_a21_a_a346,
	datad => inst_aI3_aMux_738_rtl_817_rtl_1271_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a21_a_a557,
	regout => inst_aI3_aacc_c_a0_a_a21_a);

inst_aI3_aacc_a0_a_a21_a_a558_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a21_a_a558 = inst_aI3_aacc_c_a0_a_a21_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => rtl_a4809,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a21_a_a558);

inst_aI3_aacc_i_a0_a_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a21_a_a13068 = inst_aI3_aacc_a0_a_a21_a_a558 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][21]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a21_a_a557,
	datad => inst_aI3_aacc_a0_a_a21_a_a558,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a21_a_a13068);

inst_aI4_adata_ox_a21_a_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a21_a_a10 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datab => NRESET_IN_acombout,
	datac => inst_aI3_aacc_c_a0_a_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a21_a_a10);

inst_aI3_adata_x_a25_a_a804_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a25_a_a804 = inst_aI4_aiinc_c_a25_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a25_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a25_a_a804);

inst_aI4_adata_exp_i_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a52_a_a11 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a25_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a25_a
-- inst_aI4_adata_exp_i_a25_a = DFFEA(inst_aI4_aiadata_x_a52_a_a11, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC20",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_adata_exp_c_a25_a,
	datad => inst_aI3_aacc_c_a0_a_a25_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a52_a_a11,
	regout => inst_aI4_adata_exp_i_a25_a);

inst_aI4_adata_exp_c_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a25_a = DFFEA(inst_aI4_adata_exp_i_a25_a & (inst_aI4_aiadata_x_a52_a_a11 # inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_i_a25_a & inst_aI4_aiadata_x_a52_a_a11 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_i_a25_a,
	datab => inst_aI4_aiadata_x_a52_a_a11,
	datac => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a25_a);

inst_aI3_adata_x_a25_a_a803_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a25_a_a803 = inst_aI4_adata_exp_c_a25_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a7_a,
	datab => inst_aI4_adata_exp_c_a25_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a25_a_a803);

inst_aI3_adata_x_a25_a_a807_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a25_a_a807 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a25_a_a804 # inst_aI3_adata_x_a25_a_a803) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_areduce_nor_432,
	datab => inst_aI3_adata_x_a25_a_a804,
	datac => inst_aI4_aireg_c_a25_a,
	datad => inst_aI3_adata_x_a25_a_a803,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a25_a_a807);

inst_aI3_adata_x_a25_a_a818_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a25_a_a818 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a25_a_a807 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a25_a,
	datac => inst_aI3_adata_x_a25_a_a807,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a25_a_a818);

inst_aI3_ai_a29_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a29 = inst_aI3_aacc_c_a0_a_a25_a $ (inst_aI3_adata_x_a25_a_a818 # inst_aI2_adata_is_c_a25_a & !inst_aI3_areduce_nor_356)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3C1E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a25_a,
	datab => inst_aI3_adata_x_a25_a_a818,
	datac => inst_aI3_aacc_c_a0_a_a25_a,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a29);

inst_aI3_aMux_734_rtl_793_rtl_1234_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_734_rtl_793_rtl_1234_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a25) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a25_a_a817 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a25_a_a817,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a25,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_734_rtl_793_rtl_1234_a0);

inst_aI3_aMux_734_rtl_793_rtl_1234_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_734_rtl_793_rtl_1234_a1 = inst_aI3_aMux_734_rtl_793_rtl_1234_a0 & (inst_aI3_aadd_668_a26 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_734_rtl_793_rtl_1234_a0 & inst_aI3_ai_a29 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a29,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a26,
	datad => inst_aI3_aMux_734_rtl_793_rtl_1234_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_734_rtl_793_rtl_1234_a1);

inst_aI3_aMux_734_rtl_793_rtl_1231_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_734_rtl_793_rtl_1231_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_734_rtl_793_rtl_1234_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a25_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_734_rtl_793_rtl_1234_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_734_rtl_793_rtl_1231_a0);

inst_aI2_adata_is_c_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a0_a_a400 = inst_aI3_adata_x_a0_a_a10816 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[0]
-- inst_aI2_adata_is_c_a0_a = DFFEA(inst3_aaltsyncram_component_aq_a_a5_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst_aI3_adata_x_a0_a_a10816,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a0_a_a400,
	regout => inst_aI2_adata_is_c_a0_a);

inst_aI3_adata_x_a0_a_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a0_a_a10 = inst_aI2_adata_is_c_a0_a & inst_aI2_aTC_c_a1_a & !inst_aI2_aTC_c_a0_a & !inst_aI2_aTC_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a0_a,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst_aI2_aTC_c_a0_a,
	datad => inst_aI2_aTC_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a0_a_a10);

rtl_a4853_I : stratix_lcell 
-- Equation(s):
-- rtl_a4853 = inst_aI3_adata_x_a0_a_a10 & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_adata_x_a0_a_a10 & (inst_aI3_adata_x_a0_a_a10816 & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_adata_x_a0_a_a10816 & inst_aI3_aacc_c_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_adata_x_a0_a_a10816,
	datad => inst_aI3_aacc_c_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4853);

inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a3 = !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a1_a_a412 & rtl_a4853

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => rtl_a4853,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a3);

inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1 # inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_21_rtl_138_rtl_303_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_323_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a0);

inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a1 = inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a0 & (inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a0 & inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a0,
	datad => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a1);

inst_aI3_ashift_left_685_a146_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a146 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => inst_aI3_ashift_left_685_rtl_25_rtl_158_rtl_322_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a146);

inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3210",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1,
	datad => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10);

inst_aI3_ashift_left_685_a103_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a103 = inst_aI3_ashift_left_685_a146 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a3 # inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a250,
	datab => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a3,
	datac => inst_aI3_ashift_left_685_a146,
	datad => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a103);

inst_aI3_ai_a93_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a93 = inst_aI3_aacc_c_a0_a_a25_a # inst_aI3_adata_x_a25_a_a818 # inst_aI2_adata_is_c_a25_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a25_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_aacc_c_a0_a_a25_a,
	datad => inst_aI3_adata_x_a25_a_a818,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a93);

inst_aI3_aMux_734_rtl_793_rtl_1235_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_734_rtl_793_rtl_1235_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a93) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a26,
	datad => inst_aI3_ai_a93,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_734_rtl_793_rtl_1235_a0);

rtl_a4931_I : stratix_lcell 
-- Equation(s):
-- rtl_a4931 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5410",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4931);

inst_aI3_ashift_right_689_a39_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a39 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & rtl_a4931

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => rtl_a4931,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a39);

inst_aI3_aMux_734_rtl_793_rtl_1235_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_734_rtl_793_rtl_1235_a1 = inst_aI3_aMux_734_rtl_793_rtl_1235_a0 & (inst_aI3_ashift_right_689_a39 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_734_rtl_793_rtl_1235_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a103

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_left_685_a103,
	datac => inst_aI3_aMux_734_rtl_793_rtl_1235_a0,
	datad => inst_aI3_ashift_right_689_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_734_rtl_793_rtl_1235_a1);

rtl_a4914_I : stratix_lcell 
-- Equation(s):
-- rtl_a4914 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_adata_x_a25_a_a817 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a25,
	datad => inst_aI3_adata_x_a25_a_a817,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4914);

rtl_a5377_I : stratix_lcell 
-- Equation(s):
-- rtl_a5377 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a25_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a25_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5377);

rtl_a5382 : stratix_lcell 
-- Equation(s):
-- rtl_a1196 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5377 # !rtl_a25076 & rtl_a1196) # !inst_aI3_aMux_963_a0 & rtl_a1196)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a1196,
	datac => rtl_a25076,
	datad => rtl_a5377,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1196);

rtl_a4919_I : stratix_lcell 
-- Equation(s):
-- rtl_a4919 = rtl_a4914 & (rtl_a1196 # !inst_aI2_aTD_c_a3_a) # !rtl_a4914 & inst_aI2_aTD_c_a3_a & rtl_a1196

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a4914,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1196,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4919);

inst_aI3_aMux_734_rtl_793_rtl_1231_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_734_rtl_793_rtl_1231_a1 = inst_aI3_aMux_734_rtl_793_rtl_1231_a0 & (inst_aI3_aMux_734_rtl_793_rtl_1235_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_734_rtl_793_rtl_1231_a0 & inst_aI2_aTD_c_a2_a & rtl_a4919

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_734_rtl_793_rtl_1231_a0,
	datac => inst_aI3_aMux_734_rtl_793_rtl_1235_a1,
	datad => rtl_a4919,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_734_rtl_793_rtl_1231_a1);

rtl_a1547_I : stratix_lcell 
-- Equation(s):
-- rtl_a1547 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a26_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a26_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1547);

rtl_a1544_I : stratix_lcell 
-- Equation(s):
-- rtl_a1544 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a25_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3CAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1544);

inst_aI3_aMux_435_rtl_790_rtl_1226_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_435_rtl_790_rtl_1226_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1544) # !inst_aI2_aTD_c_a0_a & rtl_a1547 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => rtl_a1547,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_435_rtl_790_rtl_1226_a0);

rtl_a5387_I : stratix_lcell 
-- Equation(s):
-- rtl_a5387 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a57_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a57_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a57_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a57_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5387);

rtl_a5392 : stratix_lcell 
-- Equation(s):
-- rtl_a1195 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5387 # !inst_aI3_aMux_963_a0 & rtl_a1195) # !rtl_a25076 & rtl_a1195)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => rtl_a1195,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5387,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1195);

inst_aI3_aacc_c_a1_a_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a25_a = DFFEA(inst_aI3_aacc_a1_a_a25_a_a135 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1195, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a25_a_a135,
	datad => rtl_a1195,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a25_a);

inst_aI3_aacc_a1_a_a25_a_a135_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a25_a_a135 = inst_aI3_aacc_c_a1_a_a25_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a1_a_a25_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => inst_aI3_aacc_a1_a_a31_a_a12941,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a25_a_a135);

inst_aI3_aacc_a1_a_a25_a_a134_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a25_a_a134 = inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a25076 & rtl_a1195

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => rtl_a1195,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a25_a_a134);

rtl_a1541_I : stratix_lcell 
-- Equation(s):
-- rtl_a1541 = rtl_a24878 & (inst_aI3_aacc_a1_a_a25_a_a135 # inst_aI3_aacc_a1_a_a25_a_a134) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a25_a_a135,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_c_a0_a_a25_a,
	datad => inst_aI3_aacc_a1_a_a25_a_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1541);

inst_aI3_aMux_435_rtl_790_rtl_1226_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_435_rtl_790_rtl_1226_a1 = inst_aI3_aMux_435_rtl_790_rtl_1226_a0 & (inst_aI3_aacc_c_a0_a_a25_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_435_rtl_790_rtl_1226_a0 & inst_aI2_aTD_c_a3_a & rtl_a1541

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_435_rtl_790_rtl_1226_a0,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aacc_c_a0_a_a25_a,
	datad => rtl_a1541,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_435_rtl_790_rtl_1226_a1);

inst_aI3_aacc_a0_a_a25_a_a330_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a25_a_a330 = !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_435_rtl_790_rtl_1226_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_435_rtl_790_rtl_1226_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a25_a_a330);

inst_aI3_aacc_c_a0_a_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a25_a_a517 = inst_aI3_aacc_a0_a_a25_a_a13028 # inst_aI3_aacc_a0_a_a25_a_a330 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_734_rtl_793_rtl_1231_a1
-- inst_aI3_aacc_c_a0_a_a25_a = DFFEA(inst_aI3_aacc_a0_a_a25_a_a517, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a25_a_a13028,
	datac => inst_aI3_aMux_734_rtl_793_rtl_1231_a1,
	datad => inst_aI3_aacc_a0_a_a25_a_a330,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a25_a_a517,
	regout => inst_aI3_aacc_c_a0_a_a25_a);

inst_aI3_aacc_a0_a_a25_a_a518_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a25_a_a518 = inst_aI3_aacc_c_a0_a_a25_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a25_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a25_a_a518);

inst_aI3_aacc_i_a0_a_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a25_a_a13028 = inst_aI3_aacc_a0_a_a25_a_a518 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][25]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a25_a_a517,
	datad => inst_aI3_aacc_a0_a_a25_a_a518,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a25_a_a13028);

inst_aI4_adata_ox_a25_a_a6_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a25_a_a6 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a25_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a25_a_a6);

inst_aI3_adata_x_a24_a_a824_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a24_a_a824 = !inst3_aaltsyncram_component_aq_a_a7_a & inst_aI4_aiinc_c_a24_a & !inst3_aaltsyncram_component_aq_a_a5_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a7_a,
	datab => inst_aI4_aiinc_c_a24_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a24_a_a824);

inst_aI4_adata_exp_i_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a51_a_a14 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a24_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a24_a
-- inst_aI4_adata_exp_i_a24_a = DFFEA(inst_aI4_aiadata_x_a51_a_a14, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F088",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_adata_exp_c_a24_a,
	datac => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI4_adexp_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a51_a_a14,
	regout => inst_aI4_adata_exp_i_a24_a);

inst_aI4_adata_exp_c_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a24_a = DFFEA(inst_aI4_aiadata_x_a51_a_a14 & (inst_aI4_adata_exp_i_a24_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a51_a_a14 & inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a24_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiadata_x_a51_a_a14,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_adata_exp_i_a24_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a24_a);

inst_aI3_adata_x_a24_a_a823_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a24_a_a823 = inst_aI4_adata_exp_c_a24_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst_aI4_adata_exp_c_a24_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a24_a_a823);

inst_aI3_adata_x_a24_a_a827_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a24_a_a827 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a24_a_a824 # inst_aI3_adata_x_a24_a_a823) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a24_a,
	datab => inst_aI3_adata_x_a24_a_a824,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a24_a_a823,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a24_a_a827);

inst_aI3_adata_x_a24_a_a838_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a24_a_a838 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a24_a_a827 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a24_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a24_a_a827,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a24_a_a838);

inst_aI3_ai_a92_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a92 = inst_aI3_aacc_c_a0_a_a24_a # inst_aI3_adata_x_a24_a_a838 # inst_aI2_adata_is_c_a24_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a24_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI3_adata_x_a24_a_a838,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a92);

inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4450",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10);

inst_aI3_ashift_right_689_a40_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a40 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10 # rtl_a3372 & inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3372,
	datab => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10,
	datac => inst_aI3_ashift_left_685_a251,
	datad => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a40);

rtl_a24879_I : stratix_lcell 
-- Equation(s):
-- rtl_a24879 = !inst_aI3_adata_x_a1_a_a13 & !inst_aI3_adata_x_a0_a_a10816 & !inst_aI3_adata_x_a0_a_a10 & !inst_aI3_adata_x_a1_a_a10845

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a13,
	datab => inst_aI3_adata_x_a0_a_a10816,
	datac => inst_aI3_adata_x_a0_a_a10,
	datad => inst_aI3_adata_x_a1_a_a10845,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a24879);

inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a3 = rtl_a24879 & inst_aI3_aacc_c_a0_a_a0_a & inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24879,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a3);

inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3022",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11);

inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a23_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a24_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a23_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a0);

inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1 = inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a0 & (inst_aI3_aacc_c_a0_a_a21_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a0 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a21_a,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1);

inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1,
	datad => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a0);

inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a1 = inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a0 & (inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a0,
	datad => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a1);

inst_aI3_ashift_left_685_a148_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a148 = !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_adata_x_a5_a_a717,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_317_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a148);

inst_aI3_ashift_left_685_a104_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a104 = inst_aI3_ashift_left_685_a148 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a3 # inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a3,
	datab => inst_aI3_ashift_right_689_a250,
	datac => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11,
	datad => inst_aI3_ashift_left_685_a148,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a104);

inst_aI3_aMux_735_rtl_799_rtl_1245_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_735_rtl_799_rtl_1245_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a104) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_ashift_left_685_a104,
	datad => inst_aI3_aadd_668_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_735_rtl_799_rtl_1245_a0);

inst_aI3_aMux_735_rtl_799_rtl_1245_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_735_rtl_799_rtl_1245_a1 = inst_aI3_aMux_735_rtl_799_rtl_1245_a0 & (inst_aI3_ashift_right_689_a40 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_735_rtl_799_rtl_1245_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a92

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a92,
	datac => inst_aI3_ashift_right_689_a40,
	datad => inst_aI3_aMux_735_rtl_799_rtl_1245_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_735_rtl_799_rtl_1245_a1);

inst_aI3_aMux_735_rtl_799_rtl_1244_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_735_rtl_799_rtl_1244_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_adata_x_a24_a_a837 $ inst_aI3_aacc_c_a0_a_a24_a) # !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a24_a_a837 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC6A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a24_a_a837,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_735_rtl_799_rtl_1244_a0);

inst_aI3_aMux_735_rtl_799_rtl_1244_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_735_rtl_799_rtl_1244_a1 = inst_aI3_aMux_735_rtl_799_rtl_1244_a0 & (inst_aI3_aadd_668_a25 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_735_rtl_799_rtl_1244_a0 & inst_aI3_aadd_627_a24 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a24,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aMux_735_rtl_799_rtl_1244_a0,
	datad => inst_aI3_aadd_668_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_735_rtl_799_rtl_1244_a1);

inst_aI3_aMux_735_rtl_799_rtl_1241_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_735_rtl_799_rtl_1241_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_735_rtl_799_rtl_1244_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a24_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_735_rtl_799_rtl_1244_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_735_rtl_799_rtl_1241_a0);

rtl_a4932_I : stratix_lcell 
-- Equation(s):
-- rtl_a4932 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a24_a_a837 & inst_aI3_aacc_c_a0_a_a24_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_adata_x_a24_a_a837,
	datac => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI3_aadd_627_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4932);

rtl_a5397_I : stratix_lcell 
-- Equation(s):
-- rtl_a5397 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a24_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a24_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5397);

rtl_a5402 : stratix_lcell 
-- Equation(s):
-- rtl_a1198 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5397 # !rtl_a25076 & rtl_a1198) # !inst_aI3_aMux_963_a0 & rtl_a1198)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1198,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5397,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1198);

rtl_a4937_I : stratix_lcell 
-- Equation(s):
-- rtl_a4937 = inst_aI2_aTD_c_a3_a & rtl_a1198 # !inst_aI2_aTD_c_a3_a & rtl_a4932

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a4932,
	datad => rtl_a1198,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4937);

inst_aI3_aMux_735_rtl_799_rtl_1241_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_735_rtl_799_rtl_1241_a1 = inst_aI3_aMux_735_rtl_799_rtl_1241_a0 & (inst_aI3_aMux_735_rtl_799_rtl_1245_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_735_rtl_799_rtl_1241_a0 & inst_aI2_aTD_c_a2_a & rtl_a4937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_735_rtl_799_rtl_1245_a1,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_735_rtl_799_rtl_1241_a0,
	datad => rtl_a4937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_735_rtl_799_rtl_1241_a1);

rtl_a1571_I : stratix_lcell 
-- Equation(s):
-- rtl_a1571 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a24_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "66F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a23_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1571);

rtl_a1577_I : stratix_lcell 
-- Equation(s):
-- rtl_a1577 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a25_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a25_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0CCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1577);

rtl_a5407_I : stratix_lcell 
-- Equation(s):
-- rtl_a5407 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a56_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a56_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a56_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a56_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5407);

rtl_a5412 : stratix_lcell 
-- Equation(s):
-- rtl_a1197 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5407 # !inst_aI3_aMux_963_a0 & rtl_a1197) # !rtl_a25076 & rtl_a1197)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1197,
	datad => rtl_a5407,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1197);

inst_aI3_aacc_c_a1_a_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a24_a = DFFEA(inst_aI3_aacc_a1_a_a24_a_a141 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1197, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a24_a_a141,
	datad => rtl_a1197,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a24_a);

inst_aI3_aacc_a1_a_a24_a_a141_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a24_a_a141 = inst_aI3_aacc_c_a1_a_a24_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_aacc_c_a1_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a24_a_a141);

inst_aI3_aacc_a1_a_a24_a_a140_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a24_a_a140 = rtl_a25076 & inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a1197

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => rtl_a1197,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a24_a_a140);

rtl_a1574_I : stratix_lcell 
-- Equation(s):
-- rtl_a1574 = rtl_a24878 & (inst_aI3_aacc_a1_a_a24_a_a141 # inst_aI3_aacc_a1_a_a24_a_a140) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => inst_aI3_aacc_a1_a_a24_a_a141,
	datad => inst_aI3_aacc_a1_a_a24_a_a140,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1574);

inst_aI3_aMux_436_rtl_796_rtl_1236_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_436_rtl_796_rtl_1236_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1574) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1577

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a1577,
	datad => rtl_a1574,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_436_rtl_796_rtl_1236_a0);

inst_aI3_aMux_436_rtl_796_rtl_1236_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_436_rtl_796_rtl_1236_a1 = inst_aI3_aMux_436_rtl_796_rtl_1236_a0 & (inst_aI3_aacc_c_a0_a_a24_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_436_rtl_796_rtl_1236_a0 & inst_aI2_aTD_c_a0_a & rtl_a1571

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => rtl_a1571,
	datac => inst_aI3_aacc_c_a0_a_a24_a,
	datad => inst_aI3_aMux_436_rtl_796_rtl_1236_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_436_rtl_796_rtl_1236_a1);

inst_aI3_aacc_a0_a_a24_a_a334_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a24_a_a334 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_436_rtl_796_rtl_1236_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_436_rtl_796_rtl_1236_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a24_a_a334);

inst_aI3_aacc_c_a0_a_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a24_a_a527 = inst_aI3_aacc_a0_a_a24_a_a13038 # inst_aI3_aacc_a0_a_a24_a_a334 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_735_rtl_799_rtl_1241_a1
-- inst_aI3_aacc_c_a0_a_a24_a = DFFEA(inst_aI3_aacc_a0_a_a24_a_a527, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a24_a_a13038,
	datac => inst_aI3_aMux_735_rtl_799_rtl_1241_a1,
	datad => inst_aI3_aacc_a0_a_a24_a_a334,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a24_a_a527,
	regout => inst_aI3_aacc_c_a0_a_a24_a);

inst_aI3_aacc_i_a0_a_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a24_a_a13038 = inst_aI3_aacc_a0_a_a24_a_a528 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][24] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a24_a_a528,
	datac => inst_aI3_aacc_a0_a_a24_a_a527,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a24_a_a13038);

inst_aI4_adata_ox_a24_a_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a24_a_a7 = inst_aI3_aacc_c_a0_a_a24_a & NRESET_IN_acombout & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a24_a_a7);

inst_aI4_adata_exp_i_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a34_a_a65 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a7_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a7_a
-- inst_aI4_adata_exp_i_a7_a = DFFEA(inst_aI4_aiadata_x_a34_a_a65, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adata_exp_c_a7_a,
	datad => inst_aI4_adexp_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a34_a_a65,
	regout => inst_aI4_adata_exp_i_a7_a);

inst_aI4_adata_exp_c_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a7_a = DFFEA(inst_aI4_adata_exp_i_a7_a & (inst_aI4_aiadata_x_a34_a_a65 # inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_i_a7_a & inst_aI4_aiadata_x_a34_a_a65 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_i_a7_a,
	datac => inst_aI4_aiadata_x_a34_a_a65,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a7_a);

inst_aI3_adata_x_a7_a_a1163_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a7_a_a1163 = inst_aI4_adata_exp_c_a7_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a7_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a7_a_a1163);

inst_aI3_adata_x_a7_a_a1164_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a7_a_a1164 = inst_aI4_aiinc_c_a7_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a7_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a7_a_a1164);

inst_aI3_adata_x_a7_a_a1167_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a7_a_a1167 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a7_a_a1163 # inst_aI3_adata_x_a7_a_a1164) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a7_a,
	datab => inst_aI3_adata_x_a7_a_a1163,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a7_a_a1164,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a7_a_a1167);

inst_aI3_adata_x_a7_a_a1178_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a7_a_a1178 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a7_a_a1167 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a7_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a7_a_a1167,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a7_a_a1178);

inst_aI2_adata_is_c_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a7_a_a1177 = inst_aI3_adata_x_a7_a_a1178 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[7]
-- inst_aI2_adata_is_c_a7_a = DFFEA(inst3_aaltsyncram_component_aq_a_a12_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a12_a,
	datad => inst_aI3_adata_x_a7_a_a1178,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a7_a_a1177,
	regout => inst_aI2_adata_is_c_a7_a);

inst_aI3_aadd_668_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a7 = inst_aI3_aacc_c_a0_a_a6_a $ inst_aI3_adata_x_a6_a_a737 $ inst_aI3_aadd_668_a6COUT
-- inst_aI3_aadd_668_a7COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a6_a & (!inst_aI3_aadd_668_a6COUT # !inst_aI3_adata_x_a6_a_a737) # !inst_aI3_aacc_c_a0_a_a6_a & !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_aadd_668_a6COUT)
-- inst_aI3_aadd_668_a7COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a6_a & (!inst_aI3_aadd_668_a6COUT # !inst_aI3_adata_x_a6_a_a737) # !inst_aI3_aacc_c_a0_a_a6_a & !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_aadd_668_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI3_adata_x_a6_a_a737,
	cin => inst_aI3_aadd_668_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a7,
	cout0 => inst_aI3_aadd_668_a7COUT0,
	cout1 => inst_aI3_aadd_668_a7COUT1);

inst_aI3_aadd_668_a8_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a8 = inst_aI3_aacc_c_a0_a_a7_a $ inst_aI3_adata_x_a7_a_a1177 $ !(!inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a7COUT0) # (inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a7COUT1)
-- inst_aI3_aadd_668_a8COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_adata_x_a7_a_a1177 & !inst_aI3_aadd_668_a7COUT0 # !inst_aI3_aacc_c_a0_a_a7_a & (inst_aI3_adata_x_a7_a_a1177 # !inst_aI3_aadd_668_a7COUT0))
-- inst_aI3_aadd_668_a8COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_adata_x_a7_a_a1177 & !inst_aI3_aadd_668_a7COUT1 # !inst_aI3_aacc_c_a0_a_a7_a & (inst_aI3_adata_x_a7_a_a1177 # !inst_aI3_aadd_668_a7COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI3_adata_x_a7_a_a1177,
	cin => inst_aI3_aadd_668_a6COUT,
	cin0 => inst_aI3_aadd_668_a7COUT0,
	cin1 => inst_aI3_aadd_668_a7COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a8,
	cout0 => inst_aI3_aadd_668_a8COUT0,
	cout1 => inst_aI3_aadd_668_a8COUT1);

inst_aI3_aadd_668_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a9 = inst_aI3_aacc_c_a0_a_a8_a $ inst_aI3_adata_x_a8_a_a1157 $ (!inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a8COUT0) # (inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a8COUT1)
-- inst_aI3_aadd_668_a9COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a8_a & (!inst_aI3_aadd_668_a8COUT0 # !inst_aI3_adata_x_a8_a_a1157) # !inst_aI3_aacc_c_a0_a_a8_a & !inst_aI3_adata_x_a8_a_a1157 & !inst_aI3_aadd_668_a8COUT0)
-- inst_aI3_aadd_668_a9COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a8_a & (!inst_aI3_aadd_668_a8COUT1 # !inst_aI3_adata_x_a8_a_a1157) # !inst_aI3_aacc_c_a0_a_a8_a & !inst_aI3_adata_x_a8_a_a1157 & !inst_aI3_aadd_668_a8COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI3_adata_x_a8_a_a1157,
	cin => inst_aI3_aadd_668_a6COUT,
	cin0 => inst_aI3_aadd_668_a8COUT0,
	cin1 => inst_aI3_aadd_668_a8COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a9,
	cout0 => inst_aI3_aadd_668_a9COUT0,
	cout1 => inst_aI3_aadd_668_a9COUT1);

inst_aI3_aadd_668_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a10 = inst_aI3_aacc_c_a0_a_a9_a $ inst_aI3_adata_x_a9_a_a1137 $ !(!inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a9COUT0) # (inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a9COUT1)
-- inst_aI3_aadd_668_a10COUT0 = CARRY(inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_adata_x_a9_a_a1137 & !inst_aI3_aadd_668_a9COUT0 # !inst_aI3_aacc_c_a0_a_a9_a & (inst_aI3_adata_x_a9_a_a1137 # !inst_aI3_aadd_668_a9COUT0))
-- inst_aI3_aadd_668_a10COUT1 = CARRY(inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_adata_x_a9_a_a1137 & !inst_aI3_aadd_668_a9COUT1 # !inst_aI3_aacc_c_a0_a_a9_a & (inst_aI3_adata_x_a9_a_a1137 # !inst_aI3_aadd_668_a9COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "694D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI3_adata_x_a9_a_a1137,
	cin => inst_aI3_aadd_668_a6COUT,
	cin0 => inst_aI3_aadd_668_a9COUT0,
	cin1 => inst_aI3_aadd_668_a9COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a10,
	cout0 => inst_aI3_aadd_668_a10COUT0,
	cout1 => inst_aI3_aadd_668_a10COUT1);

inst_aI3_aadd_668_a11_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a11 = inst_aI3_adata_x_a10_a_a1117 $ inst_aI3_aacc_c_a0_a_a10_a $ (!inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a10COUT0) # (inst_aI3_aadd_668_a6COUT & inst_aI3_aadd_668_a10COUT1)
-- inst_aI3_aadd_668_a11COUT = CARRY(inst_aI3_adata_x_a10_a_a1117 & inst_aI3_aacc_c_a0_a_a10_a & !inst_aI3_aadd_668_a10COUT1 # !inst_aI3_adata_x_a10_a_a1117 & (inst_aI3_aacc_c_a0_a_a10_a # !inst_aI3_aadd_668_a10COUT1))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "964D",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a10_a_a1117,
	datab => inst_aI3_aacc_c_a0_a_a10_a,
	cin => inst_aI3_aadd_668_a6COUT,
	cin0 => inst_aI3_aadd_668_a10COUT0,
	cin1 => inst_aI3_aadd_668_a10COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a11,
	cout => inst_aI3_aadd_668_a11COUT);

inst_aI3_ai_a81_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a81 = inst_aI3_aacc_c_a0_a_a13_a # inst_aI3_adata_x_a13_a_a1058 # inst_aI2_adata_is_c_a13_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a13_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI3_adata_x_a13_a_a1058,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a81);

inst_aI3_aMux_746_rtl_865_rtl_1355_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_746_rtl_865_rtl_1355_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a81) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a14,
	datad => inst_aI3_ai_a81,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_746_rtl_865_rtl_1355_a0);

inst_aI3_ashift_left_685_a51_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a51 = !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a5_a_a717 & inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a5_a_a717,
	datad => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_262_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a51);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a18_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a17_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a0 & (inst_aI3_aacc_c_a0_a_a20_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a0 & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a20_a,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_adata_x_a1_a_a412 # inst_aI3_aacc_c_a0_a_a14_a) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a13_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a14_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a0 & (inst_aI3_aacc_c_a0_a_a16_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a0 & inst_aI3_aacc_c_a0_a_a15_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_aacc_c_a0_a_a16_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1);

inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1 # inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a0);

inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a1 = inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a0 & (inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a0 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1,
	datad => inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a1);

inst_aI3_ashift_right_689_a115_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a115 = inst_aI3_ashift_left_685_a249 & (inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1 # inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a1) # !inst_aI3_ashift_left_685_a249 & inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a249,
	datab => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1,
	datac => inst_aI3_ashift_left_685_a251,
	datad => inst_aI3_ashift_right_689_rtl_370_rtl_455_rtl_689_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a115);

inst_aI3_aMux_746_rtl_865_rtl_1355_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_746_rtl_865_rtl_1355_a1 = inst_aI3_aMux_746_rtl_865_rtl_1355_a0 & (inst_aI3_ashift_right_689_a115 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_746_rtl_865_rtl_1355_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a51

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_746_rtl_865_rtl_1355_a0,
	datac => inst_aI3_ashift_left_685_a51,
	datad => inst_aI3_ashift_right_689_a115,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_746_rtl_865_rtl_1355_a1);

inst_aI3_ai_a17_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a17 = inst_aI3_aacc_c_a0_a_a13_a $ (inst_aI3_adata_x_a13_a_a1058 # inst_aI2_adata_is_c_a13_a & !inst_aI3_areduce_nor_356)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3C36",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a13_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI3_adata_x_a13_a_a1058,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a17);

inst_aI3_aMux_746_rtl_865_rtl_1354_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_746_rtl_865_rtl_1354_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a13) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a13_a_a1057

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a13,
	datad => inst_aI3_adata_x_a13_a_a1057,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_746_rtl_865_rtl_1354_a0);

inst_aI3_aMux_746_rtl_865_rtl_1354_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_746_rtl_865_rtl_1354_a1 = inst_aI3_aMux_746_rtl_865_rtl_1354_a0 & (inst_aI3_aadd_668_a14 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_746_rtl_865_rtl_1354_a0 & inst_aI3_ai_a17 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a17,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a14,
	datad => inst_aI3_aMux_746_rtl_865_rtl_1354_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_746_rtl_865_rtl_1354_a1);

inst_aI3_aMux_746_rtl_865_rtl_1351_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_746_rtl_865_rtl_1351_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_746_rtl_865_rtl_1354_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a13_a,
	datad => inst_aI3_aMux_746_rtl_865_rtl_1354_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_746_rtl_865_rtl_1351_a0);

rtl_a5067_I : stratix_lcell 
-- Equation(s):
-- rtl_a5067 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a13_a_a1057 & inst_aI3_aacc_c_a0_a_a13_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_adata_x_a13_a_a1057,
	datac => inst_aI3_aacc_c_a0_a_a13_a,
	datad => inst_aI3_aadd_627_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5067);

rtl_a5617_I : stratix_lcell 
-- Equation(s):
-- rtl_a5617 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a13_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a13_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5617);

rtl_a5622 : stratix_lcell 
-- Equation(s):
-- rtl_a1220 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5617 # !rtl_a25076 & rtl_a1220) # !inst_aI3_aMux_963_a0 & rtl_a1220)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1220,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5617,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1220);

rtl_a5072_I : stratix_lcell 
-- Equation(s):
-- rtl_a5072 = rtl_a5067 & (rtl_a1220 # !inst_aI2_aTD_c_a3_a) # !rtl_a5067 & inst_aI2_aTD_c_a3_a & rtl_a1220

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a5067,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1220,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5072);

inst_aI3_aMux_746_rtl_865_rtl_1351_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_746_rtl_865_rtl_1351_a1 = inst_aI3_aMux_746_rtl_865_rtl_1351_a0 & (inst_aI3_aMux_746_rtl_865_rtl_1355_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_746_rtl_865_rtl_1351_a0 & inst_aI2_aTD_c_a2_a & rtl_a5072

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_746_rtl_865_rtl_1355_a1,
	datac => inst_aI3_aMux_746_rtl_865_rtl_1351_a0,
	datad => rtl_a5072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_746_rtl_865_rtl_1351_a1);

rtl_a1886_I : stratix_lcell 
-- Equation(s):
-- rtl_a1886 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a13_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3ACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a12_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1886);

rtl_a1889_I : stratix_lcell 
-- Equation(s):
-- rtl_a1889 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a14_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a14_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0AAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a14_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1889);

inst_aI3_aMux_447_rtl_862_rtl_1346_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_447_rtl_862_rtl_1346_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1886) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a1889

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a1886,
	datac => rtl_a1889,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_447_rtl_862_rtl_1346_a0);

rtl_a5627_I : stratix_lcell 
-- Equation(s):
-- rtl_a5627 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a45_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a45_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a45_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a45_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5627);

rtl_a5632 : stratix_lcell 
-- Equation(s):
-- rtl_a1219 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5627 # !rtl_a25076 & rtl_a1219) # !inst_aI3_aMux_963_a0 & rtl_a1219)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1219,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5627,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1219);

inst_aI3_aacc_c_a1_a_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a13_a = DFFEA(inst_aI3_aacc_a1_a_a13_a_a207 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1219, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a13_a_a207,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1219,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a13_a);

inst_aI3_aacc_a1_a_a13_a_a207_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a13_a_a207 = inst_aI3_aacc_c_a1_a_a13_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_c_a1_a_a13_a,
	datac => rtl_a25076,
	datad => inst_aI3_aacc_a1_a_a31_a_a12941,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a13_a_a207);

inst_aI3_aacc_a1_a_a13_a_a206_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a13_a_a206 = inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & rtl_a1219

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => rtl_a1219,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a13_a_a206);

rtl_a1883_I : stratix_lcell 
-- Equation(s):
-- rtl_a1883 = rtl_a24878 & (inst_aI3_aacc_a1_a_a13_a_a207 # inst_aI3_aacc_a1_a_a13_a_a206) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a13_a_a207,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => rtl_a24878,
	datad => inst_aI3_aacc_a1_a_a13_a_a206,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1883);

inst_aI3_aMux_447_rtl_862_rtl_1346_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_447_rtl_862_rtl_1346_a1 = inst_aI3_aMux_447_rtl_862_rtl_1346_a0 & (inst_aI3_aacc_c_a0_a_a13_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_447_rtl_862_rtl_1346_a0 & inst_aI2_aTD_c_a3_a & rtl_a1883

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI3_aMux_447_rtl_862_rtl_1346_a0,
	datad => rtl_a1883,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_447_rtl_862_rtl_1346_a1);

inst_aI3_aacc_a0_a_a13_a_a378_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a13_a_a378 = !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_447_rtl_862_rtl_1346_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_447_rtl_862_rtl_1346_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a13_a_a378);

inst_aI3_aacc_c_a0_a_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a13_a_a637 = inst_aI3_aacc_a0_a_a13_a_a13148 # inst_aI3_aacc_a0_a_a13_a_a378 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_746_rtl_865_rtl_1351_a1
-- inst_aI3_aacc_c_a0_a_a13_a = DFFEA(inst_aI3_aacc_a0_a_a13_a_a637, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a13_a_a13148,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aMux_746_rtl_865_rtl_1351_a1,
	datad => inst_aI3_aacc_a0_a_a13_a_a378,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a13_a_a637,
	regout => inst_aI3_aacc_c_a0_a_a13_a);

inst_aI3_aacc_i_a0_a_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a13_a_a13148 = inst_aI3_aacc_a0_a_a13_a_a638 # inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][13] & inst_aI2_aTC_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a13_a_a638,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a13_a_a637,
	datad => inst_aI2_aTC_c_a2_a,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a13_a_a13148);

rtl_a5667_I : stratix_lcell 
-- Equation(s):
-- rtl_a5667 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a43_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a43_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a43_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a43_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5667);

rtl_a5672 : stratix_lcell 
-- Equation(s):
-- rtl_a1223 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5667 # !inst_aI3_aMux_963_a0 & rtl_a1223) # !rtl_a25076 & rtl_a1223)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1223,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5667,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1223);

inst_aI3_aacc_c_a1_a_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a11_a = DFFEA(inst_aI3_aacc_a1_a_a11_a_a219 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1223, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a11_a_a219,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1223,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a11_a);

inst_aI3_aacc_a1_a_a11_a_a219_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a11_a_a219 = inst_aI3_aacc_c_a1_a_a11_a & (!inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_c_a1_a_a11_a,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a11_a_a219);

inst_aI3_aacc_a1_a_a11_a_a218_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a11_a_a218 = inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a25076 & rtl_a1223

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => rtl_a1223,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a11_a_a218);

rtl_a1937_I : stratix_lcell 
-- Equation(s):
-- rtl_a1937 = rtl_a24878 & (inst_aI3_aacc_a1_a_a11_a_a219 # inst_aI3_aacc_a1_a_a11_a_a218) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a11_a_a219,
	datad => inst_aI3_aacc_a1_a_a11_a_a218,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1937);

inst_aI3_aMux_449_rtl_874_rtl_1366_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_449_rtl_874_rtl_1366_a1 = inst_aI3_aMux_449_rtl_874_rtl_1366_a0 & (inst_aI3_aacc_c_a0_a_a11_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_449_rtl_874_rtl_1366_a0 & inst_aI2_aTD_c_a3_a & rtl_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_449_rtl_874_rtl_1366_a0,
	datac => inst_aI3_aacc_c_a0_a_a11_a,
	datad => rtl_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_449_rtl_874_rtl_1366_a1);

inst_aI3_aacc_a0_a_a11_a_a386_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a11_a_a386 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_449_rtl_874_rtl_1366_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_449_rtl_874_rtl_1366_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a11_a_a386);

inst_aI3_ai_a15_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a15 = inst_aI3_aacc_c_a0_a_a11_a $ (inst_aI3_adata_x_a11_a_a1098 # inst_aI2_adata_is_c_a11_a & !inst_aI3_areduce_nor_356)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "33C6",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a11_a,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a11_a_a1098,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a15);

inst_aI3_aMux_748_rtl_877_rtl_1374_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_748_rtl_877_rtl_1374_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a11) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a11_a_a1097 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_adata_x_a11_a_a1097,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_748_rtl_877_rtl_1374_a0);

inst_aI3_aMux_748_rtl_877_rtl_1374_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_748_rtl_877_rtl_1374_a1 = inst_aI3_aMux_748_rtl_877_rtl_1374_a0 & (inst_aI3_aadd_668_a12 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_748_rtl_877_rtl_1374_a0 & inst_aI3_ai_a15 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a15,
	datab => inst_aI3_aadd_668_a12,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aMux_748_rtl_877_rtl_1374_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_748_rtl_877_rtl_1374_a1);

inst_aI3_aMux_748_rtl_877_rtl_1371_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_748_rtl_877_rtl_1371_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_748_rtl_877_rtl_1374_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a11_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_748_rtl_877_rtl_1374_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_748_rtl_877_rtl_1371_a0);

inst_aI3_ai_a79_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a79 = inst_aI3_aacc_c_a0_a_a11_a # inst_aI3_adata_x_a11_a_a1098 # inst_aI2_adata_is_c_a11_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFCE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a11_a,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a11_a_a1098,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a79);

inst_aI3_aMux_748_rtl_877_rtl_1375_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_748_rtl_877_rtl_1375_a0 = inst_aI2_aTD_c_a0_a & (inst_aI3_ai_a79 # inst_aI2_aTD_c_a3_a) # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a12 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a79,
	datac => inst_aI3_aadd_668_a12,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_748_rtl_877_rtl_1375_a0);

rtl_a4895_I : stratix_lcell 
-- Equation(s):
-- rtl_a4895 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & rtl_a4830 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4830,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4895);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_adata_x_a1_a_a412 # inst_aI3_aacc_c_a0_a_a16_a) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a15_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a15_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_aacc_c_a0_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a0 & (inst_aI3_aacc_c_a0_a_a18_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a0 & inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_aacc_c_a0_a_a17_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a12_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a11_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a0 & (inst_aI3_aacc_c_a0_a_a14_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a0 & inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a14_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a13_a,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_adata_x_a1_a_a412 # inst_aI3_aacc_c_a0_a_a20_a) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a19_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_aacc_c_a0_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a0 & (inst_aI3_aacc_c_a0_a_a22_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a0 & inst_aI3_aacc_c_a0_a_a21_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a21_a,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1);

inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a0);

inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a1 = inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a0 & (inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1,
	datad => inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a1);

inst_aI3_ashift_right_689_a117_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a117 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a4895 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_right_689_a251,
	datac => rtl_a4895,
	datad => inst_aI3_ashift_right_689_rtl_368_rtl_445_rtl_669_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a117);

inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0E02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10);

inst_aI3_ashift_left_685_a53_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a53 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10 # inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 & inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10,
	datab => inst_aI3_ashift_left_685_a251,
	datac => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1,
	datad => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a53);

inst_aI3_aMux_748_rtl_877_rtl_1375_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_748_rtl_877_rtl_1375_a1 = inst_aI3_aMux_748_rtl_877_rtl_1375_a0 & (inst_aI3_ashift_right_689_a117 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_748_rtl_877_rtl_1375_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a53

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_748_rtl_877_rtl_1375_a0,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_ashift_right_689_a117,
	datad => inst_aI3_ashift_left_685_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_748_rtl_877_rtl_1375_a1);

rtl_a5089_I : stratix_lcell 
-- Equation(s):
-- rtl_a5089 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a11_a & inst_aI3_adata_x_a11_a_a1097 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	datac => inst_aI3_aadd_627_a11,
	datad => inst_aI3_adata_x_a11_a_a1097,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5089);

rtl_a5657_I : stratix_lcell 
-- Equation(s):
-- rtl_a5657 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a11_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a11_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5657);

rtl_a5662 : stratix_lcell 
-- Equation(s):
-- rtl_a1224 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5657 # !rtl_a25076 & rtl_a1224) # !inst_aI3_aMux_963_a0 & rtl_a1224)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a25076,
	datac => rtl_a1224,
	datad => rtl_a5657,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1224);

rtl_a5094_I : stratix_lcell 
-- Equation(s):
-- rtl_a5094 = inst_aI2_aTD_c_a3_a & rtl_a1224 # !inst_aI2_aTD_c_a3_a & rtl_a5089

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a5089,
	datad => rtl_a1224,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5094);

inst_aI3_aMux_748_rtl_877_rtl_1371_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_748_rtl_877_rtl_1371_a1 = inst_aI3_aMux_748_rtl_877_rtl_1371_a0 & (inst_aI3_aMux_748_rtl_877_rtl_1375_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_748_rtl_877_rtl_1371_a0 & inst_aI2_aTD_c_a2_a & rtl_a5094

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_748_rtl_877_rtl_1371_a0,
	datac => inst_aI3_aMux_748_rtl_877_rtl_1375_a1,
	datad => rtl_a5094,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_748_rtl_877_rtl_1371_a1);

inst_aI3_aacc_c_a0_a_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a11_a_a657 = inst_aI3_aacc_a0_a_a11_a_a13168 # inst_aI3_aacc_a0_a_a11_a_a386 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_748_rtl_877_rtl_1371_a1
-- inst_aI3_aacc_c_a0_a_a11_a = DFFEA(inst_aI3_aacc_a0_a_a11_a_a657, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a11_a_a13168,
	datac => inst_aI3_aacc_a0_a_a11_a_a386,
	datad => inst_aI3_aMux_748_rtl_877_rtl_1371_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a11_a_a657,
	regout => inst_aI3_aacc_c_a0_a_a11_a);

inst_aI3_aacc_a0_a_a11_a_a658_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a11_a_a658 = inst_aI3_aacc_c_a0_a_a11_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a4809,
	datac => inst_aI3_aacc_c_a0_a_a11_a,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a11_a_a658);

inst_aI3_aacc_i_a0_a_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a11_a_a13168 = inst_aI3_aacc_a0_a_a11_a_a658 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][11]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a11_a_a657,
	datad => inst_aI3_aacc_a0_a_a11_a_a658,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a11_a_a13168);

inst_aI4_aiinc_i_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a11_a_a68 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a11_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a11_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a11_a = DFFEA(inst_aI4_aiinc_x_a11_a_a68, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F088",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_c_a11_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI3_aacc_c_a0_a_a11_a,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a11_a_a68,
	regout => inst_aI4_aiinc_i_a11_a);

inst_aI4_aiinc_c_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a11_a = DFFEA(inst_aI4_aiinc_i_a11_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiinc_x_a11_a_a68) # !inst_aI4_aiinc_i_a11_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiinc_x_a11_a_a68, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a11_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiinc_x_a11_a_a68,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a11_a);

inst_aI4_aadd_430_rtl_3517_a302_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a302 = inst_aI4_aireg_c_a12_a & (inst_aI4_aadd_430_a12 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a12_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aireg_c_a12_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a302);

inst_aI4_aireg_i_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a12_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a12_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a302, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a302,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a12_a);

inst_aI4_aadd_430_rtl_3517_a308_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a308 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a12 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a12_a,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a308);

inst_aI4_aireg_c_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a12_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a12_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a70 # inst_aI4_aadd_430_rtl_3517_a308), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFCA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a70,
	datab => inst_aI4_aireg_i_a12_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a308,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a12_a);

inst_aI3_adata_x_a12_a_a1064_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a12_a_a1064 = inst_aI4_aiinc_c_a12_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a12_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a12_a_a1064);

inst_aI3_adata_x_a12_a_a1067_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a12_a_a1067 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a12_a_a1063 # inst_aI3_adata_x_a12_a_a1064) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a12_a_a1063,
	datab => inst_aI4_aireg_c_a12_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a12_a_a1064,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a12_a_a1067);

inst_aI3_adata_x_a12_a_a1078_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a12_a_a1078 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a12_a_a1067 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a12_a,
	datac => inst_aI3_adata_x_a12_a_a1067,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a12_a_a1078);

inst_aI2_adata_is_c_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a12_a_a1077 = inst_aI3_adata_x_a12_a_a1078 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[12]
-- inst_aI2_adata_is_c_a12_a = DFFEA(inst3_aaltsyncram_component_aq_a_a17_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a17_a,
	datad => inst_aI3_adata_x_a12_a_a1078,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a12_a_a1077,
	regout => inst_aI2_adata_is_c_a12_a);

inst_aI3_aMux_747_rtl_871_rtl_1364_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_747_rtl_871_rtl_1364_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_adata_x_a12_a_a1077 $ inst_aI3_aacc_c_a0_a_a12_a) # !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a12_a_a1077 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA6C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_adata_x_a12_a_a1077,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_747_rtl_871_rtl_1364_a0);

inst_aI3_aMux_747_rtl_871_rtl_1364_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_747_rtl_871_rtl_1364_a1 = inst_aI3_aMux_747_rtl_871_rtl_1364_a0 & (inst_aI3_aadd_668_a13 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_747_rtl_871_rtl_1364_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_668_a13,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_627_a12,
	datad => inst_aI3_aMux_747_rtl_871_rtl_1364_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_747_rtl_871_rtl_1364_a1);

inst_aI3_aMux_747_rtl_871_rtl_1361_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_747_rtl_871_rtl_1361_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_747_rtl_871_rtl_1364_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a12_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a12_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_747_rtl_871_rtl_1364_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_747_rtl_871_rtl_1361_a0);

inst_aI3_ai_a80_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a80 = inst_aI3_aacc_c_a0_a_a12_a # inst_aI3_adata_x_a12_a_a1078 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EFEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a12_a,
	datab => inst_aI3_adata_x_a12_a_a1078,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a80);

rtl_a4877_I : stratix_lcell 
-- Equation(s):
-- rtl_a4877 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & rtl_a3372 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3372,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4877);

inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a0);

inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a1 = inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a0 & (inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a0 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_557_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a1);

inst_aI3_ashift_right_689_a116_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a116 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a4877 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4877,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_right_689_rtl_369_rtl_450_rtl_679_a1,
	datad => inst_aI3_ashift_right_689_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a116);

inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1,
	datad => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_258_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a0);

inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1 = inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a0 & (rtl_a3371 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a0 & inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3371,
	datab => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a0,
	datac => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_238_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1);

inst_aI3_ashift_left_685_a52_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a52 = !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1 & !inst_aI3_adata_x_a5_a_a717

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_adata_x_a6_a_a737,
	datac => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1,
	datad => inst_aI3_adata_x_a5_a_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a52);

inst_aI3_aMux_747_rtl_871_rtl_1365_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_747_rtl_871_rtl_1365_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a52) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a13,
	datad => inst_aI3_ashift_left_685_a52,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_747_rtl_871_rtl_1365_a0);

inst_aI3_aMux_747_rtl_871_rtl_1365_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_747_rtl_871_rtl_1365_a1 = inst_aI3_aMux_747_rtl_871_rtl_1365_a0 & (inst_aI3_ashift_right_689_a116 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_747_rtl_871_rtl_1365_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a80

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a80,
	datac => inst_aI3_ashift_right_689_a116,
	datad => inst_aI3_aMux_747_rtl_871_rtl_1365_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_747_rtl_871_rtl_1365_a1);

rtl_a5078_I : stratix_lcell 
-- Equation(s):
-- rtl_a5078 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a12_a & inst_aI3_adata_x_a12_a_a1077 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a12_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a12,
	datad => inst_aI3_adata_x_a12_a_a1077,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5078);

rtl_a5637_I : stratix_lcell 
-- Equation(s):
-- rtl_a5637 = inst_aI3_amult_677_aauto_generated_aresult_a12_a & (inst_aI3_amult_681_aauto_generated_aresult_a12_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_amult_677_aauto_generated_aresult_a12_a & inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_amult_677_aauto_generated_aresult_a12_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5637);

rtl_a5642 : stratix_lcell 
-- Equation(s):
-- rtl_a1222 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5637 # !rtl_a25076 & rtl_a1222) # !inst_aI3_aMux_963_a0 & rtl_a1222)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1222,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5637,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1222);

rtl_a5083_I : stratix_lcell 
-- Equation(s):
-- rtl_a5083 = inst_aI2_aTD_c_a3_a & rtl_a1222 # !inst_aI2_aTD_c_a3_a & rtl_a5078

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5078,
	datad => rtl_a1222,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5083);

inst_aI3_aMux_747_rtl_871_rtl_1361_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_747_rtl_871_rtl_1361_a1 = inst_aI3_aMux_747_rtl_871_rtl_1361_a0 & (inst_aI3_aMux_747_rtl_871_rtl_1365_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_747_rtl_871_rtl_1361_a0 & inst_aI2_aTD_c_a2_a & rtl_a5083

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_747_rtl_871_rtl_1361_a0,
	datac => inst_aI3_aMux_747_rtl_871_rtl_1365_a1,
	datad => rtl_a5083,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_747_rtl_871_rtl_1361_a1);

rtl_a1910_I : stratix_lcell 
-- Equation(s):
-- rtl_a1910 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a12_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7D28",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_aacc_c_a0_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1910);

rtl_a1916_I : stratix_lcell 
-- Equation(s):
-- rtl_a1916 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a13_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a13_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7610",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_aacc_c_a0_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1916);

rtl_a5647_I : stratix_lcell 
-- Equation(s):
-- rtl_a5647 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a44_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a44_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a44_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a44_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5647);

rtl_a5652 : stratix_lcell 
-- Equation(s):
-- rtl_a1221 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5647 # !rtl_a25076 & rtl_a1221) # !inst_aI3_aMux_963_a0 & rtl_a1221)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1221,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5647,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1221);

inst_aI3_aacc_c_a1_a_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a12_a = DFFEA(inst_aI3_aacc_a1_a_a12_a_a213 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1221, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_a1_a_a12_a_a213,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1221,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a12_a);

inst_aI3_aacc_a1_a_a12_a_a213_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a12_a_a213 = inst_aI3_aacc_c_a1_a_a12_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_aacc_c_a1_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a12_a_a213);

inst_aI3_aacc_a1_a_a12_a_a212_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a12_a_a212 = inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & inst_aI3_ai_a402 & rtl_a1221

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1221,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a12_a_a212);

rtl_a1913_I : stratix_lcell 
-- Equation(s):
-- rtl_a1913 = rtl_a24878 & (inst_aI3_aacc_a1_a_a12_a_a213 # inst_aI3_aacc_a1_a_a12_a_a212) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_a1_a_a12_a_a213,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_aacc_a1_a_a12_a_a212,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1913);

inst_aI3_aMux_448_rtl_868_rtl_1356_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_448_rtl_868_rtl_1356_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1913) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1916

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1916,
	datad => rtl_a1913,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_448_rtl_868_rtl_1356_a0);

inst_aI3_aMux_448_rtl_868_rtl_1356_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_448_rtl_868_rtl_1356_a1 = inst_aI3_aMux_448_rtl_868_rtl_1356_a0 & (inst_aI3_aacc_c_a0_a_a12_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_448_rtl_868_rtl_1356_a0 & rtl_a1910 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1910,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_aMux_448_rtl_868_rtl_1356_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_448_rtl_868_rtl_1356_a1);

inst_aI3_aacc_a0_a_a12_a_a382_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a12_a_a382 = !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_448_rtl_868_rtl_1356_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_448_rtl_868_rtl_1356_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a12_a_a382);

inst_aI3_aacc_c_a0_a_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a12_a_a647 = inst_aI3_aacc_a0_a_a12_a_a13158 # inst_aI3_aacc_a0_a_a12_a_a382 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_747_rtl_871_rtl_1361_a1
-- inst_aI3_aacc_c_a0_a_a12_a = DFFEA(inst_aI3_aacc_a0_a_a12_a_a647, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a12_a_a13158,
	datac => inst_aI3_aMux_747_rtl_871_rtl_1361_a1,
	datad => inst_aI3_aacc_a0_a_a12_a_a382,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a12_a_a647,
	regout => inst_aI3_aacc_c_a0_a_a12_a);

inst_aI3_aacc_a0_a_a12_a_a648_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a12_a_a648 = inst_aI3_aacc_c_a0_a_a12_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_ai_a394,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a0_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a12_a_a648);

inst_aI3_aacc_i_a0_a_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a12_a_a13158 = inst_aI3_aacc_a0_a_a12_a_a648 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][12]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a12_a_a647,
	datad => inst_aI3_aacc_a0_a_a12_a_a648,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a12_a_a13158);

inst_aI4_adata_ox_a12_a_a19_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a12_a_a19 = NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a12_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a12_a_a19);

inst_aI3_adata_x_a30_a_a26_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a30_a_a26 = inst_aI3_adata_x_a30_a_a24 # inst4_aaltsyncram_component_aq_a_a30_a & inst_aI3_adata_x_a0_a_a10780 & !inst_aI4_ai_a2408

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a30_a_a24,
	datab => inst4_aaltsyncram_component_aq_a_a30_a,
	datac => inst_aI3_adata_x_a0_a_a10780,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a30_a_a26);

inst_aI3_aadd_627_a30_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a30 = inst_aI3_aacc_c_a0_a_a30_a $ inst_aI3_adata_x_a30_a_a26 $ !(!inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a29COUT0) # (inst_aI3_aadd_627_a25COUT & inst_aI3_aadd_627_a29COUT1)
-- inst_aI3_aadd_627_a30COUT = CARRY(inst_aI3_aacc_c_a0_a_a30_a & (inst_aI3_adata_x_a30_a_a26 # !inst_aI3_aadd_627_a29COUT1) # !inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_adata_x_a30_a_a26 & !inst_aI3_aadd_627_a29COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "698E",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_adata_x_a30_a_a26,
	cin => inst_aI3_aadd_627_a25COUT,
	cin0 => inst_aI3_aadd_627_a29COUT0,
	cin1 => inst_aI3_aadd_627_a29COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a30,
	cout => inst_aI3_aadd_627_a30COUT);

inst_aI3_aadd_668_a31_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a31 = inst_aI3_aacc_c_a0_a_a30_a $ inst_aI3_adata_x_a30_a_a26 $ (!inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a30COUT0) # (inst_aI3_aadd_668_a26COUT & inst_aI3_aadd_668_a30COUT1)
-- inst_aI3_aadd_668_a31COUT = CARRY(inst_aI3_aacc_c_a0_a_a30_a & (!inst_aI3_aadd_668_a30COUT1 # !inst_aI3_adata_x_a30_a_a26) # !inst_aI3_aacc_c_a0_a_a30_a & !inst_aI3_adata_x_a30_a_a26 & !inst_aI3_aadd_668_a30COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "962B",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_adata_x_a30_a_a26,
	cin => inst_aI3_aadd_668_a26COUT,
	cin0 => inst_aI3_aadd_668_a30COUT0,
	cin1 => inst_aI3_aadd_668_a30COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a31,
	cout => inst_aI3_aadd_668_a31COUT);

inst_aI3_aMux_729_rtl_763_rtl_1184_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_729_rtl_763_rtl_1184_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_adata_x_a30_a_a26 $ inst_aI3_aacc_c_a0_a_a30_a) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a30_a_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "9AB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_adata_x_a30_a_a26,
	datad => inst_aI3_aacc_c_a0_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_729_rtl_763_rtl_1184_a0);

inst_aI3_aMux_729_rtl_763_rtl_1184_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_729_rtl_763_rtl_1184_a1 = inst_aI3_aMux_729_rtl_763_rtl_1184_a0 & (inst_aI3_aadd_668_a31 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_729_rtl_763_rtl_1184_a0 & inst_aI3_aadd_627_a30 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a30,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a31,
	datad => inst_aI3_aMux_729_rtl_763_rtl_1184_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_729_rtl_763_rtl_1184_a1);

inst_aI3_aMux_729_rtl_763_rtl_1181_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_729_rtl_763_rtl_1181_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_729_rtl_763_rtl_1184_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a30_a,
	datad => inst_aI3_aMux_729_rtl_763_rtl_1184_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_729_rtl_763_rtl_1181_a0);

inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_adata_x_a0_a_a400 # inst_aI3_aacc_c_a0_a_a28_a) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a30_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a0);

inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a1 = inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a0 & (inst_aI3_aacc_c_a0_a_a27_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a0 & inst_aI3_aacc_c_a0_a_a29_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a27_a,
	datab => inst_aI3_aacc_c_a0_a_a29_a,
	datac => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a0,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a1);

inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1 # inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a1 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_348_a1,
	datac => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a0);

inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a1 = inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a0 & (inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1,
	datac => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a0,
	datad => inst_aI3_ashift_left_685_rtl_26_rtl_163_rtl_328_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a1);

inst_aI3_ashift_left_685_a98_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a98 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a251,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_267_a1,
	datad => inst_aI3_ashift_left_685_rtl_30_rtl_183_rtl_347_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a98);

inst_aI3_aMux_729_rtl_763_rtl_1185_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_729_rtl_763_rtl_1185_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a98) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a31

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_ashift_left_685_a98,
	datad => inst_aI3_aadd_668_a31,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_729_rtl_763_rtl_1185_a0);

inst_aI3_ai_a98_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a98 = inst_aI3_aacc_c_a0_a_a30_a # inst_aI3_adata_x_a30_a_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI3_aacc_c_a0_a_a30_a,
	datad => inst_aI3_adata_x_a30_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a98);

inst_aI3_ashift_right_689_a130_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a130 = inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_a251 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a130);

inst_aI3_aMux_729_rtl_763_rtl_1185_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_729_rtl_763_rtl_1185_a1 = inst_aI3_aMux_729_rtl_763_rtl_1185_a0 & (inst_aI3_ashift_right_689_a130 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_729_rtl_763_rtl_1185_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a98

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aMux_729_rtl_763_rtl_1185_a0,
	datac => inst_aI3_ai_a98,
	datad => inst_aI3_ashift_right_689_a130,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_729_rtl_763_rtl_1185_a1);

rtl_a4831_I : stratix_lcell 
-- Equation(s):
-- rtl_a4831 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_adata_x_a30_a_a26 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a30

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_adata_x_a30_a_a26,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4831);

rtl_a5277_I : stratix_lcell 
-- Equation(s):
-- rtl_a5277 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a30_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a30_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5277);

rtl_a5282 : stratix_lcell 
-- Equation(s):
-- rtl_a1186 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5277 # !inst_aI3_aMux_963_a0 & rtl_a1186) # !rtl_a25076 & rtl_a1186)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1186,
	datad => rtl_a5277,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1186);

rtl_a4836_I : stratix_lcell 
-- Equation(s):
-- rtl_a4836 = rtl_a4831 & (rtl_a1186 # !inst_aI2_aTD_c_a3_a) # !rtl_a4831 & inst_aI2_aTD_c_a3_a & rtl_a1186

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4831,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1186,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4836);

inst_aI3_aMux_729_rtl_763_rtl_1181_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_729_rtl_763_rtl_1181_a1 = inst_aI3_aMux_729_rtl_763_rtl_1181_a0 & (inst_aI3_aMux_729_rtl_763_rtl_1185_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_729_rtl_763_rtl_1181_a0 & inst_aI2_aTD_c_a2_a & rtl_a4836

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_729_rtl_763_rtl_1181_a0,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_729_rtl_763_rtl_1185_a1,
	datad => rtl_a4836,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_729_rtl_763_rtl_1181_a1);

rtl_a1394_I : stratix_lcell 
-- Equation(s):
-- rtl_a1394 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a30_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "72D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_aacc_c_a0_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1394);

rtl_a1400_I : stratix_lcell 
-- Equation(s):
-- rtl_a1400 = inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a31_a & !inst_aI2_aTD_c_a1_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a31_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a30_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "30E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a31_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1400);

rtl_a5287_I : stratix_lcell 
-- Equation(s):
-- rtl_a5287 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a62_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a62_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a62_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a62_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5287);

rtl_a5292 : stratix_lcell 
-- Equation(s):
-- rtl_a1185 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5287 # !rtl_a25076 & rtl_a1185) # !inst_aI3_aMux_963_a0 & rtl_a1185)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a1185,
	datac => rtl_a25076,
	datad => rtl_a5287,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1185);

inst_aI3_aacc_c_a1_a_a30_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a30_a = DFFEA(inst_aI3_aacc_a1_a_a30_a_a105 # inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1185 & inst_aI3_ai_a402, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a30_a_a105,
	datab => inst_aI3_aacc_a1_a_a31_a_a12952,
	datac => rtl_a1185,
	datad => inst_aI3_ai_a402,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a30_a);

inst_aI3_aacc_a1_a_a30_a_a105_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a30_a_a105 = inst_aI3_aacc_c_a1_a_a30_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a1_a_a30_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => inst_aI3_aacc_a1_a_a31_a_a12941,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a30_a_a105);

inst_aI3_aacc_a1_a_a30_a_a104_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a30_a_a104 = inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & rtl_a1185 & inst_aI3_ai_a402

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => rtl_a1185,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a30_a_a104);

rtl_a1397_I : stratix_lcell 
-- Equation(s):
-- rtl_a1397 = rtl_a24878 & (inst_aI3_aacc_a1_a_a30_a_a105 # inst_aI3_aacc_a1_a_a30_a_a104) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_c_a0_a_a30_a,
	datac => inst_aI3_aacc_a1_a_a30_a_a105,
	datad => inst_aI3_aacc_a1_a_a30_a_a104,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1397);

inst_aI3_aMux_430_rtl_760_rtl_1176_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_430_rtl_760_rtl_1176_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1397) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a1400,
	datad => rtl_a1397,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_430_rtl_760_rtl_1176_a0);

inst_aI3_aMux_430_rtl_760_rtl_1176_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_430_rtl_760_rtl_1176_a1 = inst_aI3_aMux_430_rtl_760_rtl_1176_a0 & (inst_aI3_aacc_c_a0_a_a30_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_430_rtl_760_rtl_1176_a0 & inst_aI2_aTD_c_a0_a & rtl_a1394

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => rtl_a1394,
	datac => inst_aI3_aacc_c_a0_a_a30_a,
	datad => inst_aI3_aMux_430_rtl_760_rtl_1176_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_430_rtl_760_rtl_1176_a1);

inst_aI3_aacc_a0_a_a30_a_a310_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a30_a_a310 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_430_rtl_760_rtl_1176_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_430_rtl_760_rtl_1176_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a30_a_a310);

inst_aI3_aacc_c_a0_a_a30_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a30_a_a467 = inst_aI3_aacc_a0_a_a30_a_a12978 # inst_aI3_aacc_a0_a_a30_a_a310 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_729_rtl_763_rtl_1181_a1
-- inst_aI3_aacc_c_a0_a_a30_a = DFFEA(inst_aI3_aacc_a0_a_a30_a_a467, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a30_a_a12978,
	datac => inst_aI3_aMux_729_rtl_763_rtl_1181_a1,
	datad => inst_aI3_aacc_a0_a_a30_a_a310,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a30_a_a467,
	regout => inst_aI3_aacc_c_a0_a_a30_a);

inst_aI3_aacc_a0_a_a30_a_a468_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a30_a_a468 = inst_aI3_aacc_c_a0_a_a30_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_ai_a394,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a0_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a30_a_a468);

inst_aI3_aacc_i_a0_a_a30_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a30_a_a12978 = inst_aI3_aacc_a0_a_a30_a_a468 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][30]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a30_a_a467,
	datad => inst_aI3_aacc_a0_a_a30_a_a468,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a30_a_a12978);

rtl_a1358_I : stratix_lcell 
-- Equation(s):
-- rtl_a1358 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a31_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3ACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1358);

rtl_a1361_I : stratix_lcell 
-- Equation(s):
-- rtl_a1361 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a32_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a32_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7610",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a31_a,
	datad => inst_aI3_aacc_c_a0_a_a32_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1361);

inst_aI3_aMux_429_rtl_754_rtl_1166_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_429_rtl_754_rtl_1166_a0 = inst_aI2_aTD_c_a0_a & (rtl_a1358 # inst_aI2_aTD_c_a3_a) # !inst_aI2_aTD_c_a0_a & rtl_a1361 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1358,
	datab => rtl_a1361,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_429_rtl_754_rtl_1166_a0);

rtl_a5267_I : stratix_lcell 
-- Equation(s):
-- rtl_a5267 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a63_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a63_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a63_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a63_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5267);

rtl_a5272 : stratix_lcell 
-- Equation(s):
-- rtl_a1183 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5267 # !inst_aI3_aMux_963_a0 & rtl_a1183) # !rtl_a25076 & rtl_a1183)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1183,
	datad => rtl_a5267,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1183);

inst_aI3_aacc_c_a1_a_a31_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a31_a = DFFEA(inst_aI3_aacc_a1_a_a31_a_a99 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1183, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_a1_a_a31_a_a99,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1183,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a31_a);

inst_aI3_aacc_a1_a_a31_a_a99_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a31_a_a99 = inst_aI3_aacc_c_a1_a_a31_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a1_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a31_a_a99);

inst_aI3_aacc_a1_a_a31_a_a98_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a31_a_a98 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1183

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1183,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a31_a_a98);

rtl_a1355_I : stratix_lcell 
-- Equation(s):
-- rtl_a1355 = rtl_a24878 & (inst_aI3_aacc_a1_a_a31_a_a99 # inst_aI3_aacc_a1_a_a31_a_a98) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_a1_a_a31_a_a99,
	datac => inst_aI3_aacc_c_a0_a_a31_a,
	datad => inst_aI3_aacc_a1_a_a31_a_a98,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1355);

inst_aI3_aMux_429_rtl_754_rtl_1166_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_429_rtl_754_rtl_1166_a1 = inst_aI3_aMux_429_rtl_754_rtl_1166_a0 & (inst_aI3_aacc_c_a0_a_a31_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_429_rtl_754_rtl_1166_a0 & inst_aI2_aTD_c_a3_a & rtl_a1355

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_429_rtl_754_rtl_1166_a0,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aacc_c_a0_a_a31_a,
	datad => rtl_a1355,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_429_rtl_754_rtl_1166_a1);

inst_aI3_aacc_a0_a_a31_a_a306_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a31_a_a306 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_429_rtl_754_rtl_1166_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_429_rtl_754_rtl_1166_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a31_a_a306);

inst_aI3_ashift_right_689_a131_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a131 = rtl_a4830 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 & inst_aI3_ashift_right_689_a251 & !inst_aI3_adata_x_a4_a_a697

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4830,
	datab => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_adata_x_a4_a_a697,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a131);

inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a0);

inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1 = inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a0 & (inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a0 & inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1,
	datab => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1);

inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a29_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a31_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a29_a,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a0);

inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a1 = inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a0 & (inst_aI3_aacc_c_a0_a_a28_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a0 & inst_aI3_aacc_c_a0_a_a30_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a28_a,
	datab => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a0,
	datac => inst_aI3_aacc_c_a0_a_a30_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a1);

inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a26_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a27_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a0);

inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1 = inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a0 & (inst_aI3_aacc_c_a0_a_a24_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a0 & inst_aI3_aacc_c_a0_a_a25_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a24_a,
	datab => inst_aI3_aacc_c_a0_a_a25_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1);

inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_353_a1,
	datad => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a0);

inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a1 = inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a0 & (inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1,
	datac => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1,
	datad => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a1);

inst_aI3_ashift_left_685_a97_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a97 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_left_685_rtl_31_rtl_188_rtl_352_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a97);

inst_aI3_aadd_668_a32_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a32 = inst_aI3_adata_x_a31_a_a2 $ inst_aI3_aacc_c_a0_a_a31_a $ !inst_aI3_aadd_668_a31COUT
-- inst_aI3_aadd_668_a32COUT0 = CARRY(inst_aI3_adata_x_a31_a_a2 & (!inst_aI3_aadd_668_a31COUT # !inst_aI3_aacc_c_a0_a_a31_a) # !inst_aI3_adata_x_a31_a_a2 & !inst_aI3_aacc_c_a0_a_a31_a & !inst_aI3_aadd_668_a31COUT)
-- inst_aI3_aadd_668_a32COUT1 = CARRY(inst_aI3_adata_x_a31_a_a2 & (!inst_aI3_aadd_668_a31COUT # !inst_aI3_aacc_c_a0_a_a31_a) # !inst_aI3_adata_x_a31_a_a2 & !inst_aI3_aacc_c_a0_a_a31_a & !inst_aI3_aadd_668_a31COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "692B",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a31_a_a2,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	cin => inst_aI3_aadd_668_a31COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a32,
	cout0 => inst_aI3_aadd_668_a32COUT0,
	cout1 => inst_aI3_aadd_668_a32COUT1);

inst_aI3_ai_a99_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a99 = inst_aI3_adata_x_a31_a_a2 # inst_aI3_aacc_c_a0_a_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI3_adata_x_a31_a_a2,
	datad => inst_aI3_aacc_c_a0_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a99);

inst_aI3_aMux_728_rtl_757_rtl_1175_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_728_rtl_757_rtl_1175_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a99) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a32

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a32,
	datad => inst_aI3_ai_a99,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_728_rtl_757_rtl_1175_a0);

inst_aI3_aMux_728_rtl_757_rtl_1175_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_728_rtl_757_rtl_1175_a1 = inst_aI3_aMux_728_rtl_757_rtl_1175_a0 & (inst_aI3_ashift_right_689_a131 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_728_rtl_757_rtl_1175_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a97

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_right_689_a131,
	datac => inst_aI3_ashift_left_685_a97,
	datad => inst_aI3_aMux_728_rtl_757_rtl_1175_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_728_rtl_757_rtl_1175_a1);

inst_aI3_aMux_728_rtl_757_rtl_1174_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_728_rtl_757_rtl_1174_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a31_a_a2 $ (inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a31_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "9CD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_adata_x_a31_a_a2,
	datad => inst_aI3_aacc_c_a0_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_728_rtl_757_rtl_1174_a0);

inst_aI3_aadd_627_a31_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a31 = inst_aI3_adata_x_a31_a_a2 $ inst_aI3_aacc_c_a0_a_a31_a $ inst_aI3_aadd_627_a30COUT
-- inst_aI3_aadd_627_a31COUT0 = CARRY(inst_aI3_adata_x_a31_a_a2 & !inst_aI3_aacc_c_a0_a_a31_a & !inst_aI3_aadd_627_a30COUT # !inst_aI3_adata_x_a31_a_a2 & (!inst_aI3_aadd_627_a30COUT # !inst_aI3_aacc_c_a0_a_a31_a))
-- inst_aI3_aadd_627_a31COUT1 = CARRY(inst_aI3_adata_x_a31_a_a2 & !inst_aI3_aacc_c_a0_a_a31_a & !inst_aI3_aadd_627_a30COUT # !inst_aI3_adata_x_a31_a_a2 & (!inst_aI3_aadd_627_a30COUT # !inst_aI3_aacc_c_a0_a_a31_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a31_a_a2,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	cin => inst_aI3_aadd_627_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a31,
	cout0 => inst_aI3_aadd_627_a31COUT0,
	cout1 => inst_aI3_aadd_627_a31COUT1);

inst_aI3_aMux_728_rtl_757_rtl_1174_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_728_rtl_757_rtl_1174_a1 = inst_aI3_aMux_728_rtl_757_rtl_1174_a0 & (inst_aI3_aadd_668_a32 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_728_rtl_757_rtl_1174_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a31

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_728_rtl_757_rtl_1174_a0,
	datac => inst_aI3_aadd_627_a31,
	datad => inst_aI3_aadd_668_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_728_rtl_757_rtl_1174_a1);

inst_aI3_aMux_728_rtl_757_rtl_1171_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_728_rtl_757_rtl_1171_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_728_rtl_757_rtl_1174_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a31_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a31_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_728_rtl_757_rtl_1174_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_728_rtl_757_rtl_1171_a0);

rtl_a4813_I : stratix_lcell 
-- Equation(s):
-- rtl_a4813 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a31_a & inst_aI3_adata_x_a31_a_a2 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a31

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	datac => inst_aI3_aadd_627_a31,
	datad => inst_aI3_adata_x_a31_a_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4813);

rtl_a5257_I : stratix_lcell 
-- Equation(s):
-- rtl_a5257 = inst_aI3_amult_677_aauto_generated_aresult_a31_a & (inst_aI3_amult_681_aauto_generated_aresult_a31_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_amult_677_aauto_generated_aresult_a31_a & inst_aI3_amult_681_aauto_generated_aresult_a31_a & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_amult_677_aauto_generated_aresult_a31_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a31_a,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5257);

rtl_a5262 : stratix_lcell 
-- Equation(s):
-- rtl_a1184 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5257 # !rtl_a25076 & rtl_a1184) # !inst_aI3_aMux_963_a0 & rtl_a1184)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1184,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5257,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1184);

rtl_a4818_I : stratix_lcell 
-- Equation(s):
-- rtl_a4818 = inst_aI2_aTD_c_a3_a & rtl_a1184 # !inst_aI2_aTD_c_a3_a & rtl_a4813

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a4813,
	datad => rtl_a1184,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4818);

inst_aI3_aMux_728_rtl_757_rtl_1171_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_728_rtl_757_rtl_1171_a1 = inst_aI3_aMux_728_rtl_757_rtl_1171_a0 & (inst_aI3_aMux_728_rtl_757_rtl_1175_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_728_rtl_757_rtl_1171_a0 & inst_aI2_aTD_c_a2_a & rtl_a4818

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_728_rtl_757_rtl_1175_a1,
	datac => inst_aI3_aMux_728_rtl_757_rtl_1171_a0,
	datad => rtl_a4818,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_728_rtl_757_rtl_1171_a1);

inst_aI3_aacc_c_a0_a_a31_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a31_a_a457 = inst_aI3_aacc_a0_a_a31_a_a12968 # inst_aI3_aacc_a0_a_a31_a_a306 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_728_rtl_757_rtl_1171_a1
-- inst_aI3_aacc_c_a0_a_a31_a = DFFEA(inst_aI3_aacc_a0_a_a31_a_a457, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a31_a_a12968,
	datac => inst_aI3_aacc_a0_a_a31_a_a306,
	datad => inst_aI3_aMux_728_rtl_757_rtl_1171_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a31_a_a457,
	regout => inst_aI3_aacc_c_a0_a_a31_a);

inst_aI3_aacc_a0_a_a31_a_a458_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a31_a_a458 = inst_aI3_aacc_c_a0_a_a31_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0C88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a394,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a31_a_a458);

inst_aI3_aacc_i_a0_a_a31_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a31_a_a12968 = inst_aI3_aacc_a0_a_a31_a_a458 # inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI2_aTC_c_a2_a & G1_acc_i[0][31]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a31_a_a457,
	datad => inst_aI3_aacc_a0_a_a31_a_a458,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a31_a_a12968);

inst_aI4_adata_ox_a31_a_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a31_a_a0 = inst_aI3_aacc_c_a0_a_a31_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a31_a,
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a31_a_a0);

inst_aI4_aiinc_i_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a17_a_a50 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a17_a # !inst_aI4_aiinc_we_c & inst_aI4_aiinc_c_a17_a & inst_aI4_ai_a83
-- inst_aI4_aiinc_i_a17_a = DFFEA(inst_aI4_aiinc_x_a17_a_a50, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F808",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_c_a17_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aiinc_we_c,
	datad => inst_aI3_aacc_c_a0_a_a17_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a17_a_a50,
	regout => inst_aI4_aiinc_i_a17_a);

inst_aI4_aiinc_c_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a17_a = DFFEA(inst_aI4_aiinc_x_a17_a_a50 & (inst_aI4_aiinc_i_a17_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_x_a17_a_a50 & inst_aI4_aiinc_i_a17_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiinc_x_a17_a_a50,
	datab => inst_aI4_aiinc_i_a17_a,
	datac => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a17_a);

inst_aI3_adata_x_a17_a_a964_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a17_a_a964 = inst_aI4_aiinc_c_a17_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a17_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a17_a_a964);

inst_aI4_adata_exp_i_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a44_a_a35 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a17_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a17_a
-- inst_aI4_adata_exp_i_a17_a = DFFEA(inst_aI4_aiadata_x_a44_a_a35, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adata_exp_c_a17_a,
	datad => inst_aI4_adexp_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a44_a_a35,
	regout => inst_aI4_adata_exp_i_a17_a);

inst_aI4_adata_exp_c_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a17_a = DFFEA(inst_aI4_adata_exp_i_a17_a & (inst_aI4_aiadata_x_a44_a_a35 # inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_i_a17_a & inst_aI4_aiadata_x_a44_a_a35 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_i_a17_a,
	datac => inst_aI4_aiadata_x_a44_a_a35,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a17_a);

inst_aI3_adata_x_a17_a_a963_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a17_a_a963 = inst_aI4_adata_exp_c_a17_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a17_a,
	datab => inst3_aaltsyncram_component_aq_a_a5_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a17_a_a963);

inst_aI3_adata_x_a17_a_a967_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a17_a_a967 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a17_a_a964 # inst_aI3_adata_x_a17_a_a963) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a17_a_a964,
	datab => inst_aI4_aireg_c_a17_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a17_a_a963,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a17_a_a967);

inst_aI3_adata_x_a17_a_a978_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a17_a_a978 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a17_a_a967 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a17_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a17_a_a967,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a17_a_a978);

inst_aI3_ai_a21_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a21 = inst_aI3_aacc_c_a0_a_a17_a $ (inst_aI3_adata_x_a17_a_a978 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6566",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_adata_x_a17_a_a978,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a21);

inst_aI3_aMux_742_rtl_841_rtl_1314_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_742_rtl_841_rtl_1314_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a17) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a17_a_a977 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_adata_x_a17_a_a977,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_742_rtl_841_rtl_1314_a0);

inst_aI3_aMux_742_rtl_841_rtl_1314_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_742_rtl_841_rtl_1314_a1 = inst_aI3_aMux_742_rtl_841_rtl_1314_a0 & (inst_aI3_aadd_668_a18 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_742_rtl_841_rtl_1314_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a21,
	datac => inst_aI3_aadd_668_a18,
	datad => inst_aI3_aMux_742_rtl_841_rtl_1314_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_742_rtl_841_rtl_1314_a1);

inst_aI3_aMux_742_rtl_841_rtl_1311_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_742_rtl_841_rtl_1311_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_742_rtl_841_rtl_1314_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a17_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aMux_742_rtl_841_rtl_1314_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_742_rtl_841_rtl_1311_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_577_a1,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a0 & (inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1);

inst_aI3_ashift_right_689_a47_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a47 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a47);

inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_283_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_left_685_rtl_13_rtl_98_rtl_263_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a0);

inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a1 = inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a0 & (inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a0,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_243_a1,
	datad => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a1);

inst_aI3_ashift_left_685_a111_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a111 = rtl_a4859 & (inst_aI3_ashift_left_685_a249 # inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a1) # !rtl_a4859 & inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4859,
	datab => inst_aI3_ashift_left_685_a251,
	datac => inst_aI3_ashift_left_685_a249,
	datad => inst_aI3_ashift_left_685_rtl_17_rtl_118_rtl_282_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a111);

inst_aI3_ai_a85_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a85 = inst_aI3_aacc_c_a0_a_a17_a # inst_aI3_adata_x_a17_a_a978 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EFEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_adata_x_a17_a_a978,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a85);

inst_aI3_aMux_742_rtl_841_rtl_1315_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_742_rtl_841_rtl_1315_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a85) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aadd_668_a18,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_ai_a85,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_742_rtl_841_rtl_1315_a0);

inst_aI3_aMux_742_rtl_841_rtl_1315_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_742_rtl_841_rtl_1315_a1 = inst_aI3_aMux_742_rtl_841_rtl_1315_a0 & (inst_aI3_ashift_right_689_a47 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_742_rtl_841_rtl_1315_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a111

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_right_689_a47,
	datac => inst_aI3_ashift_left_685_a111,
	datad => inst_aI3_aMux_742_rtl_841_rtl_1315_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_742_rtl_841_rtl_1315_a1);

rtl_a5023_I : stratix_lcell 
-- Equation(s):
-- rtl_a5023 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a17_a & inst_aI3_adata_x_a17_a_a977 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_adata_x_a17_a_a977,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5023);

rtl_a5537_I : stratix_lcell 
-- Equation(s):
-- rtl_a5537 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a17_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a17_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5537);

rtl_a5542 : stratix_lcell 
-- Equation(s):
-- rtl_a1212 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5537 # !rtl_a25076 & rtl_a1212) # !inst_aI3_aMux_963_a0 & rtl_a1212)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1212,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5537,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1212);

rtl_a5028_I : stratix_lcell 
-- Equation(s):
-- rtl_a5028 = inst_aI2_aTD_c_a3_a & rtl_a1212 # !inst_aI2_aTD_c_a3_a & rtl_a5023

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5023,
	datad => rtl_a1212,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5028);

inst_aI3_aMux_742_rtl_841_rtl_1311_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_742_rtl_841_rtl_1311_a1 = inst_aI3_aMux_742_rtl_841_rtl_1311_a0 & (inst_aI3_aMux_742_rtl_841_rtl_1315_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_742_rtl_841_rtl_1311_a0 & inst_aI2_aTD_c_a2_a & rtl_a5028

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_742_rtl_841_rtl_1311_a0,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_742_rtl_841_rtl_1315_a1,
	datad => rtl_a5028,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_742_rtl_841_rtl_1311_a1);

rtl_a1778_I : stratix_lcell 
-- Equation(s):
-- rtl_a1778 = inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a18_a & !inst_aI2_aTD_c_a1_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a18_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0AAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_aacc_c_a0_a_a17_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1778);

rtl_a1775_I : stratix_lcell 
-- Equation(s):
-- rtl_a1775 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a17_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6F60",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a17_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aacc_c_a0_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1775);

inst_aI3_aMux_443_rtl_838_rtl_1306_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_443_rtl_838_rtl_1306_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1775) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a1778

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a1778,
	datac => inst_aI2_aTD_c_a0_a,
	datad => rtl_a1775,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_443_rtl_838_rtl_1306_a0);

rtl_a5547_I : stratix_lcell 
-- Equation(s):
-- rtl_a5547 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a49_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a49_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a49_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a49_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5547);

rtl_a5552 : stratix_lcell 
-- Equation(s):
-- rtl_a1211 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5547 # !rtl_a25076 & rtl_a1211) # !inst_aI3_aMux_963_a0 & rtl_a1211)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1211,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5547,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1211);

inst_aI3_aacc_c_a1_a_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a17_a = DFFEA(inst_aI3_aacc_a1_a_a17_a_a183 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1211, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a17_a_a183,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1211,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a17_a);

inst_aI3_aacc_a1_a_a17_a_a183_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a17_a_a183 = inst_aI3_aacc_c_a1_a_a17_a & (!inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_c_a1_a_a17_a,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a17_a_a183);

inst_aI3_aacc_a1_a_a17_a_a182_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a17_a_a182 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1211

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1211,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a17_a_a182);

rtl_a1772_I : stratix_lcell 
-- Equation(s):
-- rtl_a1772 = rtl_a24878 & (inst_aI3_aacc_a1_a_a17_a_a183 # inst_aI3_aacc_a1_a_a17_a_a182) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_aacc_a1_a_a17_a_a183,
	datac => rtl_a24878,
	datad => inst_aI3_aacc_a1_a_a17_a_a182,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1772);

inst_aI3_aMux_443_rtl_838_rtl_1306_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_443_rtl_838_rtl_1306_a1 = inst_aI3_aMux_443_rtl_838_rtl_1306_a0 & (inst_aI3_aacc_c_a0_a_a17_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_443_rtl_838_rtl_1306_a0 & inst_aI2_aTD_c_a3_a & rtl_a1772

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_443_rtl_838_rtl_1306_a0,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => rtl_a1772,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_443_rtl_838_rtl_1306_a1);

inst_aI3_aacc_a0_a_a17_a_a362_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a17_a_a362 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_443_rtl_838_rtl_1306_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_443_rtl_838_rtl_1306_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a17_a_a362);

inst_aI3_aacc_c_a0_a_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a17_a_a597 = inst_aI3_aacc_a0_a_a17_a_a13108 # inst_aI3_aacc_a0_a_a17_a_a362 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_742_rtl_841_rtl_1311_a1
-- inst_aI3_aacc_c_a0_a_a17_a = DFFEA(inst_aI3_aacc_a0_a_a17_a_a597, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a17_a_a13108,
	datac => inst_aI3_aMux_742_rtl_841_rtl_1311_a1,
	datad => inst_aI3_aacc_a0_a_a17_a_a362,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a17_a_a597,
	regout => inst_aI3_aacc_c_a0_a_a17_a);

inst_aI3_aacc_i_a0_a_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a17_a_a13108 = inst_aI3_aacc_a0_a_a17_a_a598 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][17] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a17_a_a598,
	datac => inst_aI3_aacc_a0_a_a17_a_a597,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a17_a_a13108);

inst_aI4_aadd_430_a17_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_a17 = inst_aI4_aireg_c_a17_a $ inst_aI4_aiinc_c_a17_a $ (!inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a16COUT0) # (inst_aI4_aadd_430_a12COUT & inst_aI4_aadd_430_a16COUT1)
-- inst_aI4_aadd_430_a17COUT = CARRY(inst_aI4_aireg_c_a17_a & !inst_aI4_aiinc_c_a17_a & !inst_aI4_aadd_430_a16COUT1 # !inst_aI4_aireg_c_a17_a & (!inst_aI4_aadd_430_a16COUT1 # !inst_aI4_aiinc_c_a17_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "9617",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a17_a,
	datab => inst_aI4_aiinc_c_a17_a,
	cin => inst_aI4_aadd_430_a12COUT,
	cin0 => inst_aI4_aadd_430_a16COUT0,
	cin1 => inst_aI4_aadd_430_a16COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_a17,
	cout => inst_aI4_aadd_430_a17COUT);

inst_aI4_aadd_430_rtl_3517_a252_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a252 = inst_aI4_aireg_c_a17_a & (inst_aI4_aadd_430_a17 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a17_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a17_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a252);

inst_aI4_aireg_i_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a17_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a17_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a252, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a252,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a17_a);

inst_aI4_aadd_430_rtl_3517_a55_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a55 = inst_aI3_aacc_c_a0_a_a17_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a55);

inst_aI4_aadd_430_rtl_3517_a258_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a258 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a17 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a17,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_aireg_c_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a258);

inst_aI4_aireg_c_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a17_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a17_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a55 # inst_aI4_aadd_430_rtl_3517_a258), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a17_a,
	datab => inst_aI4_aadd_430_rtl_3517_a55,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a258,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a17_a);

inst_aI4_aadd_430_rtl_3517_a202_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a202 = inst_aI4_aadd_430_a22 & (inst_aI4_ai_a544 # inst_aI4_aireg_c_a22_a) # !inst_aI4_aadd_430_a22 & !inst_aI4_ai_a544 & inst_aI4_aireg_c_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a22,
	datab => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a202);

inst_aI4_aireg_i_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a22_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a22_a # !inst_aI4_aireg_we_c & inst_aI4_aadd_430_rtl_3517_a202 & inst_aI4_ai_a83, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datab => inst_aI4_aadd_430_rtl_3517_a202,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a22_a);

inst_aI4_aadd_430_rtl_3517_a40_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a40 = inst_aI3_aacc_c_a0_a_a22_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a40);

inst_aI4_aadd_430_rtl_3517_a208_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a208 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a22 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a22_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_a22,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_aireg_c_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a208);

inst_aI4_aireg_c_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a22_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a22_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a40 # inst_aI4_aadd_430_rtl_3517_a208), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a22_a,
	datab => inst_aI4_aadd_430_rtl_3517_a40,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a208,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a22_a);

inst_aI4_adata_exp_i_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a49_a_a20 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a22_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a22_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a22_a = DFFEA(inst_aI4_aiadata_x_a49_a_a20, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adexp_we_c,
	datab => inst_aI4_adata_exp_c_a22_a,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a49_a_a20,
	regout => inst_aI4_adata_exp_i_a22_a);

inst_aI4_adata_exp_c_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a22_a = DFFEA(inst_aI4_aiadata_x_a49_a_a20 & (inst_aI4_adata_exp_i_a22_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a49_a_a20 & inst_aI4_adata_exp_i_a22_a & inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aiadata_x_a49_a_a20,
	datab => inst_aI4_adata_exp_i_a22_a,
	datac => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a22_a);

inst_aI3_adata_x_a22_a_a863_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a22_a_a863 = inst_aI4_adata_exp_c_a22_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a22_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a22_a_a863);

inst_aI3_adata_x_a22_a_a867_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a22_a_a867 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a22_a_a864 # inst_aI3_adata_x_a22_a_a863) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a22_a_a864,
	datab => inst_aI4_aireg_c_a22_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a22_a_a863,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a22_a_a867);

inst_aI4_adata_ox_a18_a_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a18_a_a13 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a18_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a18_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a18_a_a13);

inst4_aaltsyncram_component_aram_block_a0_a_a3_a : stratix_ram_block 
-- pragma translate_off
GENERIC MAP (
	mem8 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem7 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem6 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem5 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	mem2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000",
	operation_mode => "single_port",
	ram_block_type => "auto",
	logical_ram_name => "lpm_data:inst4|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION",
	init_file => "../ramT.mif",
	init_file_layout => "port_a",
	data_interleave_width_in_bits => 1,
	data_interleave_offset_in_bits => 1,
	port_a_byte_enable_clock => "none",
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_data_in_clear => "none",
	port_a_address_clear => "none",
	port_a_write_enable_clear => "none",
	port_a_byte_enable_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_out_clear => "none",
	port_a_first_address => 0,
	port_a_last_address => 1023,
	port_a_first_bit_number => 3,
	port_a_data_width => 4,
	port_a_address_width => 10)
-- pragma translate_on
PORT MAP (
	portawe => inst_aI5_andwe_c,
	clk0 => CLK_IN_acombout,
	ena0 => VCC,
	portaaddr => ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_aaddress,
	portadatain => ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adatain,
	devclrn => devclrn,
	devpor => devpor,
	portadataout => ww_inst4_aaltsyncram_component_aram_block_a0_a_a3_a_adataout);

inst_aI3_adata_x_a22_a_a878_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a22_a_a878 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a22_a_a867 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a22_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst_aI4_ai_a2408,
	datac => inst_aI3_adata_x_a22_a_a867,
	datad => inst4_aaltsyncram_component_aq_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a22_a_a878);

inst_aI2_adata_is_c_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a22_a_a877 = inst_aI3_adata_x_a22_a_a878 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[22]
-- inst_aI2_adata_is_c_a22_a = DFFEA(inst3_aaltsyncram_component_aq_a_a27_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a27_a,
	datad => inst_aI3_adata_x_a22_a_a878,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a22_a_a877,
	regout => inst_aI2_adata_is_c_a22_a);

inst_aI3_aMux_737_rtl_811_rtl_1264_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_737_rtl_811_rtl_1264_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_aacc_c_a0_a_a22_a $ inst_aI3_adata_x_a22_a_a877) # !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a22_a_a877 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA78",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI3_adata_x_a22_a_a877,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_737_rtl_811_rtl_1264_a0);

inst_aI3_aMux_737_rtl_811_rtl_1264_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_737_rtl_811_rtl_1264_a1 = inst_aI3_aMux_737_rtl_811_rtl_1264_a0 & (inst_aI3_aadd_668_a23 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_737_rtl_811_rtl_1264_a0 & inst_aI3_aadd_627_a22 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a22,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aMux_737_rtl_811_rtl_1264_a0,
	datad => inst_aI3_aadd_668_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_737_rtl_811_rtl_1264_a1);

inst_aI3_aMux_737_rtl_811_rtl_1261_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_737_rtl_811_rtl_1261_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_737_rtl_811_rtl_1264_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI3_aMux_737_rtl_811_rtl_1264_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_737_rtl_811_rtl_1261_a0);

inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1,
	datad => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_308_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a0);

inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a1 = inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a0 & (inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a0 & inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1,
	datab => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a0,
	datac => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a1);

rtl_a3241_I : stratix_lcell 
-- Equation(s):
-- rtl_a3241 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4450",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9,
	datac => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3241);

inst_aI3_ashift_left_685_a106_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a106 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a3241 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A820",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a251,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_left_685_rtl_22_rtl_143_rtl_307_a1,
	datad => rtl_a3241,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a106);

inst_aI3_aMux_737_rtl_811_rtl_1265_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_737_rtl_811_rtl_1265_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a106) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a23

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ashift_left_685_a106,
	datac => inst_aI2_aTD_c_a3_a,
	datad => inst_aI3_aadd_668_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_737_rtl_811_rtl_1265_a0);

inst_aI3_ashift_right_689_a42_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a42 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10 # inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9 & inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a251,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9,
	datac => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	datad => inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a42);

inst_aI3_ai_a90_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a90 = inst_aI3_aacc_c_a0_a_a22_a # inst_aI3_adata_x_a22_a_a878 # inst_aI2_adata_is_c_a22_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a22_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI3_adata_x_a22_a_a878,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a90);

inst_aI3_aMux_737_rtl_811_rtl_1265_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_737_rtl_811_rtl_1265_a1 = inst_aI3_aMux_737_rtl_811_rtl_1265_a0 & (inst_aI3_ashift_right_689_a42 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_737_rtl_811_rtl_1265_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a90

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aMux_737_rtl_811_rtl_1265_a0,
	datac => inst_aI3_ashift_right_689_a42,
	datad => inst_aI3_ai_a90,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_737_rtl_811_rtl_1265_a1);

rtl_a4961_I : stratix_lcell 
-- Equation(s):
-- rtl_a4961 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a22_a & inst_aI3_adata_x_a22_a_a877 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datab => inst_aI3_adata_x_a22_a_a877,
	datac => inst_aI3_aadd_627_a22,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4961);

rtl_a5437_I : stratix_lcell 
-- Equation(s):
-- rtl_a5437 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a22_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a22_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5437);

rtl_a5442 : stratix_lcell 
-- Equation(s):
-- rtl_a1202 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5437 # !rtl_a25076 & rtl_a1202) # !inst_aI3_aMux_963_a0 & rtl_a1202)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a1202,
	datac => rtl_a25076,
	datad => rtl_a5437,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1202);

rtl_a4966_I : stratix_lcell 
-- Equation(s):
-- rtl_a4966 = inst_aI2_aTD_c_a3_a & rtl_a1202 # !inst_aI2_aTD_c_a3_a & rtl_a4961

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a4961,
	datad => rtl_a1202,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4966);

inst_aI3_aMux_737_rtl_811_rtl_1261_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_737_rtl_811_rtl_1261_a1 = inst_aI3_aMux_737_rtl_811_rtl_1261_a0 & (inst_aI3_aMux_737_rtl_811_rtl_1265_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_737_rtl_811_rtl_1261_a0 & inst_aI2_aTD_c_a2_a & rtl_a4966

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_737_rtl_811_rtl_1261_a0,
	datab => inst_aI3_aMux_737_rtl_811_rtl_1265_a1,
	datac => inst_aI2_aTD_c_a2_a,
	datad => rtl_a4966,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_737_rtl_811_rtl_1261_a1);

rtl_a1628_I : stratix_lcell 
-- Equation(s):
-- rtl_a1628 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a22_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4EE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a21_a,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1628);

rtl_a1634_I : stratix_lcell 
-- Equation(s):
-- rtl_a1634 = inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a23_a & !inst_aI2_aTD_c_a1_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a23_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a22_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "44D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a23_a,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1634);

rtl_a5447_I : stratix_lcell 
-- Equation(s):
-- rtl_a5447 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a54_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a54_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a54_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a54_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5447);

rtl_a5452 : stratix_lcell 
-- Equation(s):
-- rtl_a1201 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5447 # !rtl_a25076 & rtl_a1201) # !inst_aI3_aMux_963_a0 & rtl_a1201)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1201,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5447,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1201);

inst_aI3_aacc_c_a1_a_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a22_a = DFFEA(inst_aI3_aacc_a1_a_a22_a_a153 # inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1201 & inst_aI3_ai_a402, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a22_a_a153,
	datab => inst_aI3_aacc_a1_a_a31_a_a12952,
	datac => rtl_a1201,
	datad => inst_aI3_ai_a402,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a22_a);

inst_aI3_aacc_a1_a_a22_a_a153_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a22_a_a153 = inst_aI3_aacc_c_a1_a_a22_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a1_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a22_a_a153);

inst_aI3_aacc_a1_a_a22_a_a152_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a22_a_a152 = inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & rtl_a1201

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => rtl_a1201,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a22_a_a152);

rtl_a1631_I : stratix_lcell 
-- Equation(s):
-- rtl_a1631 = rtl_a24878 & (inst_aI3_aacc_a1_a_a22_a_a153 # inst_aI3_aacc_a1_a_a22_a_a152) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a22_a_a153,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_c_a0_a_a22_a,
	datad => inst_aI3_aacc_a1_a_a22_a_a152,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1631);

inst_aI3_aMux_438_rtl_808_rtl_1256_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_438_rtl_808_rtl_1256_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1631) # !inst_aI2_aTD_c_a3_a & rtl_a1634 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a1634,
	datac => inst_aI2_aTD_c_a0_a,
	datad => rtl_a1631,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_438_rtl_808_rtl_1256_a0);

inst_aI3_aMux_438_rtl_808_rtl_1256_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_438_rtl_808_rtl_1256_a1 = inst_aI3_aMux_438_rtl_808_rtl_1256_a0 & (inst_aI3_aacc_c_a0_a_a22_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_438_rtl_808_rtl_1256_a0 & inst_aI2_aTD_c_a0_a & rtl_a1628

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1628,
	datad => inst_aI3_aMux_438_rtl_808_rtl_1256_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_438_rtl_808_rtl_1256_a1);

inst_aI3_aacc_a0_a_a22_a_a342_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a22_a_a342 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_438_rtl_808_rtl_1256_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_438_rtl_808_rtl_1256_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a22_a_a342);

inst_aI3_aacc_c_a0_a_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a22_a_a547 = inst_aI3_aacc_a0_a_a22_a_a13058 # inst_aI3_aacc_a0_a_a22_a_a342 # inst_aI3_aMux_737_rtl_811_rtl_1261_a1 & inst_aI3_aacc_a0_a_a31_a_a12832
-- inst_aI3_aacc_c_a0_a_a22_a = DFFEA(inst_aI3_aacc_a0_a_a22_a_a547, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a22_a_a13058,
	datab => inst_aI3_aMux_737_rtl_811_rtl_1261_a1,
	datac => inst_aI3_aacc_a0_a_a31_a_a12832,
	datad => inst_aI3_aacc_a0_a_a22_a_a342,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a22_a_a547,
	regout => inst_aI3_aacc_c_a0_a_a22_a);

inst_aI3_aacc_i_a0_a_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a22_a_a13058 = inst_aI3_aacc_a0_a_a22_a_a548 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][22] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a22_a_a548,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a22_a_a547,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a22_a_a13058);

inst_aI4_adata_ox_a22_a_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a22_a_a9 = inst_aI3_aacc_c_a0_a_a22_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a22_a,
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a22_a_a9);

inst_aI3_adata_x_a4_a_a684_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a4_a_a684 = inst_aI4_aiinc_c_a4_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a4_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a4_a_a684);

inst_aI3_adata_x_a4_a_a683_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a4_a_a683 = inst_aI4_adata_exp_c_a4_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a4_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a4_a_a683);

inst_aI3_adata_x_a4_a_a687_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a4_a_a687 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a4_a_a684 # inst_aI3_adata_x_a4_a_a683) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a4_a,
	datab => inst_aI3_adata_x_a4_a_a684,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a4_a_a683,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a4_a_a687);

inst_aI3_adata_x_a4_a_a698_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a4_a_a698 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a4_a_a687 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a4_a,
	datac => inst_aI3_adata_x_a4_a_a687,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a4_a_a698);

inst_aI2_adata_is_c_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a4_a_a697 = inst_aI3_adata_x_a4_a_a698 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[4]
-- inst_aI2_adata_is_c_a4_a = DFFEA(inst3_aaltsyncram_component_aq_a_a9_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a9_a,
	datad => inst_aI3_adata_x_a4_a_a698,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a4_a_a697,
	regout => inst_aI2_adata_is_c_a4_a);

rtl_a4824_I : stratix_lcell 
-- Equation(s):
-- rtl_a4824 = inst_aI3_adata_x_a0_a_a10 & inst_aI3_aacc_c_a0_a_a32_a # !inst_aI3_adata_x_a0_a_a10 & (inst_aI3_adata_x_a0_a_a10816 & inst_aI3_aacc_c_a0_a_a32_a # !inst_aI3_adata_x_a0_a_a10816 & inst_aI3_aacc_c_a0_a_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10,
	datab => inst_aI3_aacc_c_a0_a_a32_a,
	datac => inst_aI3_adata_x_a0_a_a10816,
	datad => inst_aI3_aacc_c_a0_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4824);

rtl_a4889_I : stratix_lcell 
-- Equation(s):
-- rtl_a4889 = inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a1_a_a412 & rtl_a4824 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2E22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => rtl_a4824,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4889);

inst_aI3_ashift_right_689_a37_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a37 = !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_a251 & rtl_a4889

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_a251,
	datad => rtl_a4889,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a37);

inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a3 = !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1,
	datad => inst_aI3_adata_x_a3_a_a1865,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a3);

inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1 # inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_333_a1,
	datab => inst_aI3_ashift_left_685_rtl_23_rtl_148_rtl_313_a1,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_adata_x_a3_a_a1865,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a0);

inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a1 = inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a0 & (inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1,
	datac => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1,
	datad => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a1);

inst_aI3_ashift_left_685_a142_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a142 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a6_a_a737,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_left_685_rtl_27_rtl_168_rtl_332_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a142);

inst_aI3_ashift_left_685_a101_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a101 = inst_aI3_ashift_left_685_a142 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10 # inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a10,
	datab => inst_aI3_ashift_right_689_a250,
	datac => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_252_a3,
	datad => inst_aI3_ashift_left_685_a142,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a101);

inst_aI3_ai_a95_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a95 = inst_aI3_aacc_c_a0_a_a27_a # inst_aI3_adata_x_a27_a_a35

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_adata_x_a27_a_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a95);

inst_aI3_aMux_732_rtl_781_rtl_1215_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_732_rtl_781_rtl_1215_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a95) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a28,
	datad => inst_aI3_ai_a95,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_732_rtl_781_rtl_1215_a0);

inst_aI3_aMux_732_rtl_781_rtl_1215_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_732_rtl_781_rtl_1215_a1 = inst_aI3_aMux_732_rtl_781_rtl_1215_a0 & (inst_aI3_ashift_right_689_a37 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_732_rtl_781_rtl_1215_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a101

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_right_689_a37,
	datac => inst_aI3_ashift_left_685_a101,
	datad => inst_aI3_aMux_732_rtl_781_rtl_1215_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_732_rtl_781_rtl_1215_a1);

inst_aI3_ai_a31_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a31 = inst_aI3_aacc_c_a0_a_a27_a $ inst_aI3_adata_x_a27_a_a35

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_adata_x_a27_a_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a31);

inst_aI3_aMux_732_rtl_781_rtl_1214_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_732_rtl_781_rtl_1214_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a27) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a27_a_a35

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a27,
	datad => inst_aI3_adata_x_a27_a_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_732_rtl_781_rtl_1214_a0);

inst_aI3_aMux_732_rtl_781_rtl_1214_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_732_rtl_781_rtl_1214_a1 = inst_aI3_aMux_732_rtl_781_rtl_1214_a0 & (inst_aI3_aadd_668_a28 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_732_rtl_781_rtl_1214_a0 & inst_aI3_ai_a31 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a31,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a28,
	datad => inst_aI3_aMux_732_rtl_781_rtl_1214_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_732_rtl_781_rtl_1214_a1);

inst_aI3_aMux_732_rtl_781_rtl_1211_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_732_rtl_781_rtl_1211_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_732_rtl_781_rtl_1214_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_aMux_732_rtl_781_rtl_1214_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_732_rtl_781_rtl_1211_a0);

rtl_a4878_I : stratix_lcell 
-- Equation(s):
-- rtl_a4878 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_adata_x_a27_a_a35 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a27_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a27,
	datad => inst_aI3_adata_x_a27_a_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4878);

rtl_a5337_I : stratix_lcell 
-- Equation(s):
-- rtl_a5337 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a27_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a27_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5337);

rtl_a5342 : stratix_lcell 
-- Equation(s):
-- rtl_a1192 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5337 # !rtl_a25076 & rtl_a1192) # !inst_aI3_aMux_963_a0 & rtl_a1192)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1192,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5337,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1192);

rtl_a4883_I : stratix_lcell 
-- Equation(s):
-- rtl_a4883 = inst_aI2_aTD_c_a3_a & rtl_a1192 # !inst_aI2_aTD_c_a3_a & rtl_a4878

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a4878,
	datad => rtl_a1192,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4883);

inst_aI3_aMux_732_rtl_781_rtl_1211_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_732_rtl_781_rtl_1211_a1 = inst_aI3_aMux_732_rtl_781_rtl_1211_a0 & (inst_aI3_aMux_732_rtl_781_rtl_1215_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_732_rtl_781_rtl_1211_a0 & inst_aI2_aTD_c_a2_a & rtl_a4883

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_732_rtl_781_rtl_1215_a1,
	datac => inst_aI3_aMux_732_rtl_781_rtl_1211_a0,
	datad => rtl_a4883,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_732_rtl_781_rtl_1211_a1);

rtl_a1487_I : stratix_lcell 
-- Equation(s):
-- rtl_a1487 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a28_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a28_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7610",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_aacc_c_a0_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1487);

rtl_a1484_I : stratix_lcell 
-- Equation(s):
-- rtl_a1484 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a27_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7D28",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_aacc_c_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1484);

inst_aI3_aMux_433_rtl_778_rtl_1206_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_433_rtl_778_rtl_1206_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1484) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a1487

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a1487,
	datad => rtl_a1484,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_433_rtl_778_rtl_1206_a0);

rtl_a5347_I : stratix_lcell 
-- Equation(s):
-- rtl_a5347 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a59_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a59_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a59_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a59_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5347);

rtl_a5352 : stratix_lcell 
-- Equation(s):
-- rtl_a1191 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5347 # !inst_aI3_aMux_963_a0 & rtl_a1191) # !rtl_a25076 & rtl_a1191)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1191,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5347,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1191);

inst_aI3_aacc_c_a1_a_a27_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a27_a = DFFEA(inst_aI3_aacc_a1_a_a27_a_a123 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1191, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a27_a_a123,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1191,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a27_a);

inst_aI3_aacc_a1_a_a27_a_a123_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a27_a_a123 = inst_aI3_aacc_c_a1_a_a27_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_aacc_c_a1_a_a27_a,
	datac => rtl_a25076,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a27_a_a123);

inst_aI3_aacc_a1_a_a27_a_a122_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a27_a_a122 = inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a25076 & rtl_a1191

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => rtl_a1191,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a27_a_a122);

rtl_a1481_I : stratix_lcell 
-- Equation(s):
-- rtl_a1481 = rtl_a24878 & (inst_aI3_aacc_a1_a_a27_a_a123 # inst_aI3_aacc_a1_a_a27_a_a122) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a27_a_a123,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_aacc_a1_a_a27_a_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1481);

inst_aI3_aMux_433_rtl_778_rtl_1206_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_433_rtl_778_rtl_1206_a1 = inst_aI3_aMux_433_rtl_778_rtl_1206_a0 & (inst_aI3_aacc_c_a0_a_a27_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_433_rtl_778_rtl_1206_a0 & inst_aI2_aTD_c_a3_a & rtl_a1481

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a27_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aMux_433_rtl_778_rtl_1206_a0,
	datad => rtl_a1481,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_433_rtl_778_rtl_1206_a1);

inst_aI3_aacc_a0_a_a27_a_a322_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a27_a_a322 = !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_433_rtl_778_rtl_1206_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_433_rtl_778_rtl_1206_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a27_a_a322);

inst_aI3_aacc_c_a0_a_a27_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a27_a_a497 = inst_aI3_aacc_a0_a_a27_a_a13008 # inst_aI3_aacc_a0_a_a27_a_a322 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_732_rtl_781_rtl_1211_a1
-- inst_aI3_aacc_c_a0_a_a27_a = DFFEA(inst_aI3_aacc_a0_a_a27_a_a497, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a27_a_a13008,
	datac => inst_aI3_aMux_732_rtl_781_rtl_1211_a1,
	datad => inst_aI3_aacc_a0_a_a27_a_a322,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a27_a_a497,
	regout => inst_aI3_aacc_c_a0_a_a27_a);

inst_aI3_aacc_a0_a_a27_a_a498_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a27_a_a498 = inst_aI3_aacc_c_a0_a_a27_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4C40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a27_a_a498);

inst_aI3_aacc_i_a0_a_a27_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a27_a_a13008 = inst_aI3_aacc_a0_a_a27_a_a498 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][27]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a27_a_a497,
	datad => inst_aI3_aacc_a0_a_a27_a_a498,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a27_a_a13008);

inst_aI4_adata_ox_a27_a_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a27_a_a4 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & inst_aI3_aacc_c_a0_a_a27_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a27_a_a4);

inst_aI3_adata_x_a10_a_a1104_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a10_a_a1104 = !inst3_aaltsyncram_component_aq_a_a7_a & inst_aI4_aiinc_c_a10_a & !inst3_aaltsyncram_component_aq_a_a5_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a7_a,
	datab => inst_aI4_aiinc_c_a10_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a10_a_a1104);

inst_aI4_adata_exp_i_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a37_a_a56 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a10_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a10_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a10_a = DFFEA(inst_aI4_aiadata_x_a37_a_a56, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI4_adexp_we_c,
	datac => inst_aI4_adata_exp_c_a10_a,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a37_a_a56,
	regout => inst_aI4_adata_exp_i_a10_a);

inst_aI4_adata_exp_c_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a10_a = DFFEA(inst_aI4_adata_exp_i_a10_a & (inst_aI4_aiadata_x_a37_a_a56 # inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_i_a10_a & inst_aI4_aiadata_x_a37_a_a56 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_adata_exp_i_a10_a,
	datac => inst_aI4_aiadata_x_a37_a_a56,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a10_a);

inst_aI3_adata_x_a10_a_a1103_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a10_a_a1103 = inst_aI4_adata_exp_c_a10_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FB00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a7_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst_aI4_adata_exp_c_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a10_a_a1103);

inst_aI3_adata_x_a10_a_a1107_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a10_a_a1107 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a10_a_a1104 # inst_aI3_adata_x_a10_a_a1103) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a10_a,
	datab => inst_aI4_areduce_nor_432,
	datac => inst_aI3_adata_x_a10_a_a1104,
	datad => inst_aI3_adata_x_a10_a_a1103,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a10_a_a1107);

inst_aI3_adata_x_a10_a_a1118_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a10_a_a1118 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a10_a_a1107 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a10_a,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a10_a_a1107,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a10_a_a1118);

inst_aI2_adata_is_c_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a10_a_a1117 = inst_aI3_adata_x_a10_a_a1118 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[10]
-- inst_aI2_adata_is_c_a10_a = DFFEA(inst3_aaltsyncram_component_aq_a_a15_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a15_a,
	datad => inst_aI3_adata_x_a10_a_a1118,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a10_a_a1117,
	regout => inst_aI2_adata_is_c_a10_a);

inst_aI3_aMux_749_rtl_883_rtl_1384_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_749_rtl_883_rtl_1384_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a10_a_a1117 $ (inst_aI3_aacc_c_a0_a_a10_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a10_a_a1117,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_749_rtl_883_rtl_1384_a0);

inst_aI3_aMux_749_rtl_883_rtl_1384_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_749_rtl_883_rtl_1384_a1 = inst_aI3_aMux_749_rtl_883_rtl_1384_a0 & (inst_aI3_aadd_668_a11 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_749_rtl_883_rtl_1384_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_749_rtl_883_rtl_1384_a0,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a11,
	datad => inst_aI3_aadd_627_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_749_rtl_883_rtl_1384_a1);

inst_aI3_aMux_749_rtl_883_rtl_1381_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_749_rtl_883_rtl_1381_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_749_rtl_883_rtl_1384_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a10_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aMux_749_rtl_883_rtl_1384_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_749_rtl_883_rtl_1381_a0);

inst_aI3_ai_a78_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a78 = inst_aI3_aacc_c_a0_a_a10_a # inst_aI3_adata_x_a10_a_a1118 # inst_aI2_adata_is_c_a10_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFAE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI2_adata_is_c_a10_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a10_a_a1118,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a78);

inst_aI3_ashift_left_685_a54_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a54 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13 # inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 & inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a13,
	datab => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9,
	datac => inst_aI3_ashift_left_685_a251,
	datad => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a54);

inst_aI3_aMux_749_rtl_883_rtl_1385_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_749_rtl_883_rtl_1385_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a54) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a11,
	datad => inst_aI3_ashift_left_685_a54,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_749_rtl_883_rtl_1385_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_adata_x_a0_a_a400 # inst_aI3_aacc_c_a0_a_a12_a) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a10_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a0 & (inst_aI3_aacc_c_a0_a_a13_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a0 & inst_aI3_aacc_c_a0_a_a11_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a11_a,
	datab => inst_aI3_aacc_c_a0_a_a13_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1);

inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a0);

inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a1 = inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a0 & (inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a0 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a1);

inst_aI3_ashift_right_689_a118_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a118 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a4913 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_367_rtl_440_rtl_659_a1,
	datab => rtl_a4913,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_right_689_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a118);

inst_aI3_aMux_749_rtl_883_rtl_1385_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_749_rtl_883_rtl_1385_a1 = inst_aI3_aMux_749_rtl_883_rtl_1385_a0 & (inst_aI3_ashift_right_689_a118 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_749_rtl_883_rtl_1385_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a78

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a78,
	datac => inst_aI3_aMux_749_rtl_883_rtl_1385_a0,
	datad => inst_aI3_ashift_right_689_a118,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_749_rtl_883_rtl_1385_a1);

rtl_a5100_I : stratix_lcell 
-- Equation(s):
-- rtl_a5100 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a10_a_a1117 & inst_aI3_aacc_c_a0_a_a10_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_adata_x_a10_a_a1117,
	datac => inst_aI3_aacc_c_a0_a_a10_a,
	datad => inst_aI3_aadd_627_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5100);

rtl_a5677_I : stratix_lcell 
-- Equation(s):
-- rtl_a5677 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a10_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a10_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5677);

rtl_a5682 : stratix_lcell 
-- Equation(s):
-- rtl_a1226 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5677 # !rtl_a25076 & rtl_a1226) # !inst_aI3_aMux_963_a0 & rtl_a1226)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1226,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5677,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1226);

rtl_a5105_I : stratix_lcell 
-- Equation(s):
-- rtl_a5105 = rtl_a5100 & (rtl_a1226 # !inst_aI2_aTD_c_a3_a) # !rtl_a5100 & inst_aI2_aTD_c_a3_a & rtl_a1226

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a5100,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1226,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5105);

inst_aI3_aMux_749_rtl_883_rtl_1381_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_749_rtl_883_rtl_1381_a1 = inst_aI3_aMux_749_rtl_883_rtl_1381_a0 & (inst_aI3_aMux_749_rtl_883_rtl_1385_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_749_rtl_883_rtl_1381_a0 & inst_aI2_aTD_c_a2_a & rtl_a5105

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_749_rtl_883_rtl_1381_a0,
	datac => inst_aI3_aMux_749_rtl_883_rtl_1385_a1,
	datad => rtl_a5105,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_749_rtl_883_rtl_1381_a1);

rtl_a1964_I : stratix_lcell 
-- Equation(s):
-- rtl_a1964 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a10_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4EE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI3_aacc_c_a0_a_a10_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1964);

rtl_a1970_I : stratix_lcell 
-- Equation(s):
-- rtl_a1970 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a11_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a11_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4D48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aacc_c_a0_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1970);

rtl_a5687_I : stratix_lcell 
-- Equation(s):
-- rtl_a5687 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a42_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a42_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a42_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a42_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5687);

rtl_a5692 : stratix_lcell 
-- Equation(s):
-- rtl_a1225 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5687 # !rtl_a25076 & rtl_a1225) # !inst_aI3_aMux_963_a0 & rtl_a1225)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1225,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5687,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1225);

inst_aI3_aacc_c_a1_a_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a10_a = DFFEA(inst_aI3_aacc_a1_a_a10_a_a225 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1225, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a10_a_a225,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1225,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a10_a);

inst_aI3_aacc_a1_a_a10_a_a225_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a10_a_a225 = inst_aI3_aacc_c_a1_a_a10_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_aacc_c_a1_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a10_a_a225);

inst_aI3_aacc_a1_a_a10_a_a224_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a10_a_a224 = inst_aI3_ai_a402 & rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a1225

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => rtl_a1225,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a10_a_a224);

rtl_a1967_I : stratix_lcell 
-- Equation(s):
-- rtl_a1967 = rtl_a24878 & (inst_aI3_aacc_a1_a_a10_a_a225 # inst_aI3_aacc_a1_a_a10_a_a224) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a10_a_a225,
	datad => inst_aI3_aacc_a1_a_a10_a_a224,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1967);

inst_aI3_aMux_450_rtl_880_rtl_1376_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_450_rtl_880_rtl_1376_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1967) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1970

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a1970,
	datad => rtl_a1967,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_450_rtl_880_rtl_1376_a0);

inst_aI3_aMux_450_rtl_880_rtl_1376_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_450_rtl_880_rtl_1376_a1 = inst_aI3_aMux_450_rtl_880_rtl_1376_a0 & (inst_aI3_aacc_c_a0_a_a10_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_450_rtl_880_rtl_1376_a0 & inst_aI2_aTD_c_a0_a & rtl_a1964

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1964,
	datad => inst_aI3_aMux_450_rtl_880_rtl_1376_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_450_rtl_880_rtl_1376_a1);

inst_aI3_aacc_a0_a_a10_a_a390_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a10_a_a390 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_450_rtl_880_rtl_1376_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_450_rtl_880_rtl_1376_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a10_a_a390);

inst_aI3_aacc_c_a0_a_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a10_a_a667 = inst_aI3_aacc_a0_a_a10_a_a13178 # inst_aI3_aacc_a0_a_a10_a_a390 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_749_rtl_883_rtl_1381_a1
-- inst_aI3_aacc_c_a0_a_a10_a = DFFEA(inst_aI3_aacc_a0_a_a10_a_a667, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a10_a_a13178,
	datac => inst_aI3_aMux_749_rtl_883_rtl_1381_a1,
	datad => inst_aI3_aacc_a0_a_a10_a_a390,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a10_a_a667,
	regout => inst_aI3_aacc_c_a0_a_a10_a);

inst_aI3_aacc_a0_a_a10_a_a668_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a10_a_a668 = inst_aI3_aacc_c_a0_a_a10_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a4809,
	datac => inst_aI3_ai_a394,
	datad => inst_aI3_aacc_c_a0_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a10_a_a668);

inst_aI3_aacc_i_a0_a_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a10_a_a13178 = inst_aI3_aacc_a0_a_a10_a_a668 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][10]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a10_a_a667,
	datad => inst_aI3_aacc_a0_a_a10_a_a668,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a10_a_a13178);

rtl_a1997_I : stratix_lcell 
-- Equation(s):
-- rtl_a1997 = inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a10_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a10_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aacc_c_a0_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1997);

rtl_a1994_I : stratix_lcell 
-- Equation(s):
-- rtl_a1994 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a9_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6F60",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aacc_c_a0_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1994);

inst_aI3_aMux_451_rtl_886_rtl_1386_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_451_rtl_886_rtl_1386_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1994) # !inst_aI2_aTD_c_a0_a & rtl_a1997 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1997,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => rtl_a1994,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_451_rtl_886_rtl_1386_a0);

rtl_a5707_I : stratix_lcell 
-- Equation(s):
-- rtl_a5707 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a41_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a41_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a41_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a41_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5707);

rtl_a5712 : stratix_lcell 
-- Equation(s):
-- rtl_a1227 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5707 # !rtl_a25076 & rtl_a1227) # !inst_aI3_aMux_963_a0 & rtl_a1227)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1227,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5707,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1227);

inst_aI3_aacc_c_a1_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a9_a = DFFEA(inst_aI3_aacc_a1_a_a9_a_a231 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1227, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_a1_a_a9_a_a231,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1227,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a9_a);

inst_aI3_aacc_a1_a_a9_a_a231_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a9_a_a231 = inst_aI3_aacc_c_a1_a_a9_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_aacc_c_a1_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a9_a_a231);

inst_aI3_aacc_a1_a_a9_a_a230_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a9_a_a230 = inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & rtl_a1227

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => rtl_a1227,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a9_a_a230);

rtl_a1991_I : stratix_lcell 
-- Equation(s):
-- rtl_a1991 = rtl_a24878 & (inst_aI3_aacc_a1_a_a9_a_a231 # inst_aI3_aacc_a1_a_a9_a_a230) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI3_aacc_a1_a_a9_a_a231,
	datad => inst_aI3_aacc_a1_a_a9_a_a230,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1991);

inst_aI3_aMux_451_rtl_886_rtl_1386_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_451_rtl_886_rtl_1386_a1 = inst_aI3_aMux_451_rtl_886_rtl_1386_a0 & (inst_aI3_aacc_c_a0_a_a9_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_451_rtl_886_rtl_1386_a0 & inst_aI2_aTD_c_a3_a & rtl_a1991

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_451_rtl_886_rtl_1386_a0,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1991,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_451_rtl_886_rtl_1386_a1);

inst_aI3_aacc_a0_a_a9_a_a394_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a9_a_a394 = !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_451_rtl_886_rtl_1386_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_451_rtl_886_rtl_1386_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a9_a_a394);

inst_aI3_ai_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a13 = inst_aI3_aacc_c_a0_a_a9_a $ (inst_aI3_adata_x_a9_a_a1138 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0FB4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_356,
	datab => inst_aI2_adata_is_c_a9_a,
	datac => inst_aI3_aacc_c_a0_a_a9_a,
	datad => inst_aI3_adata_x_a9_a_a1138,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a13);

inst_aI3_aMux_750_rtl_889_rtl_1394_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_750_rtl_889_rtl_1394_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a9) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a9_a_a1137

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_adata_x_a9_a_a1137,
	datad => inst_aI3_aadd_627_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_750_rtl_889_rtl_1394_a0);

inst_aI3_aMux_750_rtl_889_rtl_1394_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_750_rtl_889_rtl_1394_a1 = inst_aI3_aMux_750_rtl_889_rtl_1394_a0 & (inst_aI3_aadd_668_a10 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_750_rtl_889_rtl_1394_a0 & inst_aI3_ai_a13 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a13,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aMux_750_rtl_889_rtl_1394_a0,
	datad => inst_aI3_aadd_668_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_750_rtl_889_rtl_1394_a1);

inst_aI3_aMux_750_rtl_889_rtl_1391_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_750_rtl_889_rtl_1391_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_750_rtl_889_rtl_1394_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a9_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_750_rtl_889_rtl_1394_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_750_rtl_889_rtl_1391_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a10_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a9_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a0 & (inst_aI3_aacc_c_a0_a_a12_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a0 & inst_aI3_aacc_c_a0_a_a11_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a12_a,
	datab => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a0,
	datac => inst_aI3_aacc_c_a0_a_a11_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1);

inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1) # !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1,
	datad => inst_aI3_adata_x_a3_a_a1865,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a0);

inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a1 = inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a0 & (inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a0 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1,
	datab => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_576_a1,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a1);

inst_aI3_ashift_right_689_a119_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a119 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & rtl_a4931 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_366_rtl_435_rtl_649_a1,
	datab => rtl_a4931,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_right_689_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a119);

inst_aI3_ai_a77_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a77 = inst_aI3_aacc_c_a0_a_a9_a # inst_aI3_adata_x_a9_a_a1138 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_356,
	datab => inst_aI2_adata_is_c_a9_a,
	datac => inst_aI3_aacc_c_a0_a_a9_a,
	datad => inst_aI3_adata_x_a9_a_a1138,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a77);

inst_aI3_aMux_750_rtl_889_rtl_1395_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_750_rtl_889_rtl_1395_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a77) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_ai_a77,
	datad => inst_aI3_aadd_668_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_750_rtl_889_rtl_1395_a0);

inst_aI3_ashift_left_685_a55_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a55 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10 # rtl_a4859 & inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4859,
	datab => inst_aI3_ashift_left_685_a251,
	datac => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	datad => inst_aI3_ashift_left_685_rtl_9_rtl_78_rtl_242_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a55);

inst_aI3_aMux_750_rtl_889_rtl_1395_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_750_rtl_889_rtl_1395_a1 = inst_aI3_aMux_750_rtl_889_rtl_1395_a0 & (inst_aI3_ashift_right_689_a119 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_750_rtl_889_rtl_1395_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_right_689_a119,
	datac => inst_aI3_aMux_750_rtl_889_rtl_1395_a0,
	datad => inst_aI3_ashift_left_685_a55,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_750_rtl_889_rtl_1395_a1);

rtl_a5111_I : stratix_lcell 
-- Equation(s):
-- rtl_a5111 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_adata_x_a9_a_a1137 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aadd_627_a9,
	datac => inst_aI3_aacc_c_a0_a_a9_a,
	datad => inst_aI3_adata_x_a9_a_a1137,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5111);

rtl_a5697_I : stratix_lcell 
-- Equation(s):
-- rtl_a5697 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a9_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a9_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5697);

rtl_a5702 : stratix_lcell 
-- Equation(s):
-- rtl_a1228 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5697 # !inst_aI3_aMux_963_a0 & rtl_a1228) # !rtl_a25076 & rtl_a1228)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1228,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5697,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1228);

rtl_a5116_I : stratix_lcell 
-- Equation(s):
-- rtl_a5116 = inst_aI2_aTD_c_a3_a & rtl_a1228 # !inst_aI2_aTD_c_a3_a & rtl_a5111

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5111,
	datad => rtl_a1228,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5116);

inst_aI3_aMux_750_rtl_889_rtl_1391_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_750_rtl_889_rtl_1391_a1 = inst_aI3_aMux_750_rtl_889_rtl_1391_a0 & (inst_aI3_aMux_750_rtl_889_rtl_1395_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_750_rtl_889_rtl_1391_a0 & inst_aI2_aTD_c_a2_a & rtl_a5116

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_750_rtl_889_rtl_1391_a0,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_750_rtl_889_rtl_1395_a1,
	datad => rtl_a5116,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_750_rtl_889_rtl_1391_a1);

inst_aI3_aacc_c_a0_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a9_a_a677 = inst_aI3_aacc_a0_a_a9_a_a13188 # inst_aI3_aacc_a0_a_a9_a_a394 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_750_rtl_889_rtl_1391_a1
-- inst_aI3_aacc_c_a0_a_a9_a = DFFEA(inst_aI3_aacc_a0_a_a9_a_a677, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a9_a_a13188,
	datac => inst_aI3_aacc_a0_a_a9_a_a394,
	datad => inst_aI3_aMux_750_rtl_889_rtl_1391_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a9_a_a677,
	regout => inst_aI3_aacc_c_a0_a_a9_a);

inst_aI3_aacc_i_a0_a_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a9_a_a13188 = inst_aI3_aacc_a0_a_a9_a_a678 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][9] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a9_a_a678,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a9_a_a677,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a9_a_a13188);

inst_aI4_aadd_430_rtl_3517_a79_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a79 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a79);

inst_aI4_aadd_430_rtl_3517_a332_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a332 = inst_aI4_ai_a544 & inst_aI4_aadd_430_a9 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a544,
	datac => inst_aI4_aireg_c_a9_a,
	datad => inst_aI4_aadd_430_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a332);

inst_aI4_aireg_i_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a9_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a9_a # !inst_aI4_aireg_we_c & inst_aI4_aadd_430_rtl_3517_a332 & inst_aI4_ai_a83, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI4_aadd_430_rtl_3517_a332,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a9_a);

inst_aI4_aadd_430_rtl_3517_a338_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a338 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a9 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a9_a,
	datab => inst_aI4_aadd_430_rtl_3517_a2052,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a338);

inst_aI4_aireg_c_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a9_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a9_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a79 # inst_aI4_aadd_430_rtl_3517_a338), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFCA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a79,
	datab => inst_aI4_aireg_i_a9_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aadd_430_rtl_3517_a338,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a9_a);

inst_aI5_adaddr_c_a9_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a9_a_a260 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a14_a # inst_aI4_aireg_c_a9_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a9_a = DFFEA(inst_aI4_adaddr_x_a9_a_a260, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a14_a,
	datab => inst_aI4_aireg_c_a9_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a9_a_a260,
	regout => inst_aI5_adaddr_c_a9_a);

inst_aI5_ai_a80_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a80 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a9_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a9_a_a260 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI4_adaddr_x_a9_a_a260,
	datac => inst_aI5_adaddr_c_a9_a,
	datad => inst_aI4_ai_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a80);

inst_aI3_adata_x_a18_a_a944_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a18_a_a944 = inst_aI4_aiinc_c_a18_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a18_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a18_a_a944);

inst_aI4_adata_exp_i_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a45_a_a32 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a18_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a18_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a18_a = DFFEA(inst_aI4_aiadata_x_a45_a_a32, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F808",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_c_a18_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI3_aacc_c_a0_a_a18_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a45_a_a32,
	regout => inst_aI4_adata_exp_i_a18_a);

inst_aI4_adata_exp_c_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a18_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a18_a # !inst_aI2_aint_stop_x_a2 & inst_aI4_aiadata_x_a45_a_a32, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DD88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a2,
	datab => inst_aI4_adata_exp_i_a18_a,
	datad => inst_aI4_aiadata_x_a45_a_a32,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a18_a);

inst_aI3_adata_x_a18_a_a943_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a18_a_a943 = inst_aI4_adata_exp_c_a18_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a18_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a5_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a18_a_a943);

inst_aI3_adata_x_a18_a_a947_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a18_a_a947 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a18_a_a944 # inst_aI3_adata_x_a18_a_a943) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a18_a_a944,
	datab => inst_aI4_aireg_c_a18_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a18_a_a943,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a18_a_a947);

inst_aI3_adata_x_a18_a_a958_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a18_a_a958 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a18_a_a947 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a18_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a18_a_a947,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a18_a_a958);

inst_aI2_adata_is_c_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a18_a_a957 = inst_aI3_adata_x_a18_a_a958 # inst_aI2_aTC_c_a1_a & rtl_a24877 & F1_data_is_c[18]
-- inst_aI2_adata_is_c_a18_a = DFFEA(inst3_aaltsyncram_component_aq_a_a23_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => rtl_a24877,
	datac => inst3_aaltsyncram_component_aq_a_a23_a,
	datad => inst_aI3_adata_x_a18_a_a958,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a18_a_a957,
	regout => inst_aI2_adata_is_c_a18_a);

inst_aI3_aMux_741_rtl_835_rtl_1304_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_741_rtl_835_rtl_1304_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a18_a_a957 $ (inst_aI3_aacc_c_a0_a_a18_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a18_a_a957,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_741_rtl_835_rtl_1304_a0);

inst_aI3_aMux_741_rtl_835_rtl_1304_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_741_rtl_835_rtl_1304_a1 = inst_aI3_aMux_741_rtl_835_rtl_1304_a0 & (inst_aI3_aadd_668_a19 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_741_rtl_835_rtl_1304_a0 & inst_aI3_aadd_627_a18 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a18,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aMux_741_rtl_835_rtl_1304_a0,
	datad => inst_aI3_aadd_668_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_741_rtl_835_rtl_1304_a1);

inst_aI3_aMux_741_rtl_835_rtl_1301_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_741_rtl_835_rtl_1301_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_741_rtl_835_rtl_1304_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a18_a,
	datad => inst_aI3_aMux_741_rtl_835_rtl_1304_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_741_rtl_835_rtl_1301_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a0 & (inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a0 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1);

inst_aI3_ashift_right_689_a46_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a46 = !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_adata_x_a5_a_a717,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a46);

inst_aI3_ai_a86_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a86 = inst_aI3_aacc_c_a0_a_a18_a # inst_aI3_adata_x_a18_a_a958 # inst_aI2_adata_is_c_a18_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI2_adata_is_c_a18_a,
	datac => inst_aI3_adata_x_a18_a_a958,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a86);

inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_288_a1,
	datad => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_248_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a0);

inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a1 = inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a0 & (inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1,
	datac => inst_aI3_ashift_left_685_rtl_14_rtl_103_rtl_268_a1,
	datad => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a1);

inst_aI3_ashift_left_685_a110_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a110 = inst_aI3_ashift_left_685_a249 & (inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 # inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a1) # !inst_aI3_ashift_left_685_a249 & inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a249,
	datab => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9,
	datac => inst_aI3_ashift_left_685_a251,
	datad => inst_aI3_ashift_left_685_rtl_18_rtl_123_rtl_287_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a110);

inst_aI3_aMux_741_rtl_835_rtl_1305_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_741_rtl_835_rtl_1305_a0 = inst_aI2_aTD_c_a3_a & (inst_aI3_ashift_left_685_a110 # inst_aI2_aTD_c_a0_a) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a110,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_668_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_741_rtl_835_rtl_1305_a0);

inst_aI3_aMux_741_rtl_835_rtl_1305_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_741_rtl_835_rtl_1305_a1 = inst_aI3_aMux_741_rtl_835_rtl_1305_a0 & (inst_aI3_ashift_right_689_a46 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_741_rtl_835_rtl_1305_a0 & inst_aI3_ai_a86 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a46,
	datab => inst_aI3_ai_a86,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aMux_741_rtl_835_rtl_1305_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_741_rtl_835_rtl_1305_a1);

rtl_a5012_I : stratix_lcell 
-- Equation(s):
-- rtl_a5012 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a18_a & inst_aI3_adata_x_a18_a_a957 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aadd_627_a18,
	datac => inst_aI3_aacc_c_a0_a_a18_a,
	datad => inst_aI3_adata_x_a18_a_a957,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5012);

rtl_a5517_I : stratix_lcell 
-- Equation(s):
-- rtl_a5517 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a18_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a18_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5517);

rtl_a5522 : stratix_lcell 
-- Equation(s):
-- rtl_a1210 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5517 # !inst_aI3_aMux_963_a0 & rtl_a1210) # !rtl_a25076 & rtl_a1210)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => rtl_a1210,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5517,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1210);

rtl_a5017_I : stratix_lcell 
-- Equation(s):
-- rtl_a5017 = rtl_a5012 & (rtl_a1210 # !inst_aI2_aTD_c_a3_a) # !rtl_a5012 & inst_aI2_aTD_c_a3_a & rtl_a1210

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a5012,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1210,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5017);

inst_aI3_aMux_741_rtl_835_rtl_1301_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_741_rtl_835_rtl_1301_a1 = inst_aI3_aMux_741_rtl_835_rtl_1301_a0 & (inst_aI3_aMux_741_rtl_835_rtl_1305_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_741_rtl_835_rtl_1301_a0 & inst_aI2_aTD_c_a2_a & rtl_a5017

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_741_rtl_835_rtl_1301_a0,
	datac => inst_aI3_aMux_741_rtl_835_rtl_1305_a1,
	datad => rtl_a5017,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_741_rtl_835_rtl_1301_a1);

rtl_a1745_I : stratix_lcell 
-- Equation(s):
-- rtl_a1745 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a18_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "72D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a18_a,
	datac => inst_aI3_aacc_c_a0_a_a17_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1745);

rtl_a1751_I : stratix_lcell 
-- Equation(s):
-- rtl_a1751 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a19_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a19_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7610",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a18_a,
	datad => inst_aI3_aacc_c_a0_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1751);

rtl_a5527_I : stratix_lcell 
-- Equation(s):
-- rtl_a5527 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a50_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a50_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a50_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a50_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5527);

rtl_a5532 : stratix_lcell 
-- Equation(s):
-- rtl_a1209 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5527 # !rtl_a25076 & rtl_a1209) # !inst_aI3_aMux_963_a0 & rtl_a1209)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1209,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5527,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1209);

inst_aI3_aacc_c_a1_a_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a18_a = DFFEA(inst_aI3_aacc_a1_a_a18_a_a177 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1209, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12952,
	datac => inst_aI3_aacc_a1_a_a18_a_a177,
	datad => rtl_a1209,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a18_a);

inst_aI3_aacc_a1_a_a18_a_a177_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a18_a_a177 = inst_aI3_aacc_c_a1_a_a18_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a1_a_a18_a,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_a1_a_a31_a_a12941,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a18_a_a177);

inst_aI3_aacc_a1_a_a18_a_a176_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a18_a_a176 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1209

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1209,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a18_a_a176);

rtl_a1748_I : stratix_lcell 
-- Equation(s):
-- rtl_a1748 = rtl_a24878 & (inst_aI3_aacc_a1_a_a18_a_a177 # inst_aI3_aacc_a1_a_a18_a_a176) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a18_a_a177,
	datad => inst_aI3_aacc_a1_a_a18_a_a176,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1748);

inst_aI3_aMux_442_rtl_832_rtl_1296_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_442_rtl_832_rtl_1296_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1748) # !inst_aI2_aTD_c_a3_a & rtl_a1751 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1751,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1748,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_442_rtl_832_rtl_1296_a0);

inst_aI3_aMux_442_rtl_832_rtl_1296_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_442_rtl_832_rtl_1296_a1 = inst_aI3_aMux_442_rtl_832_rtl_1296_a0 & (inst_aI3_aacc_c_a0_a_a18_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_442_rtl_832_rtl_1296_a0 & inst_aI2_aTD_c_a0_a & rtl_a1745

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1745,
	datad => inst_aI3_aMux_442_rtl_832_rtl_1296_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_442_rtl_832_rtl_1296_a1);

inst_aI3_aacc_a0_a_a18_a_a358_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a18_a_a358 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_442_rtl_832_rtl_1296_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_442_rtl_832_rtl_1296_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a18_a_a358);

inst_aI3_aacc_c_a0_a_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a18_a_a587 = inst_aI3_aacc_a0_a_a18_a_a13098 # inst_aI3_aacc_a0_a_a18_a_a358 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_741_rtl_835_rtl_1301_a1
-- inst_aI3_aacc_c_a0_a_a18_a = DFFEA(inst_aI3_aacc_a0_a_a18_a_a587, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a18_a_a13098,
	datac => inst_aI3_aMux_741_rtl_835_rtl_1301_a1,
	datad => inst_aI3_aacc_a0_a_a18_a_a358,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a18_a_a587,
	regout => inst_aI3_aacc_c_a0_a_a18_a);

inst_aI3_aacc_a0_a_a18_a_a588_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a18_a_a588 = inst_aI3_aacc_c_a0_a_a18_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a18_a,
	datab => inst_aI3_ai_a402,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a18_a_a588);

inst_aI3_aacc_i_a0_a_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a18_a_a13098 = inst_aI3_aacc_a0_a_a18_a_a588 # inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI2_aTC_c_a2_a & G1_acc_i[0][18]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a18_a_a587,
	datad => inst_aI3_aacc_a0_a_a18_a_a588,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a18_a_a13098);

rtl_a1721_I : stratix_lcell 
-- Equation(s):
-- rtl_a1721 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a19_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7B48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a19_a,
	datad => inst_aI3_aacc_c_a0_a_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1721);

rtl_a1724_I : stratix_lcell 
-- Equation(s):
-- rtl_a1724 = inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a20_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a20_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3E02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aacc_c_a0_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1724);

inst_aI3_aMux_441_rtl_826_rtl_1286_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_441_rtl_826_rtl_1286_a0 = inst_aI2_aTD_c_a0_a & (rtl_a1721 # inst_aI2_aTD_c_a3_a) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a1724

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1721,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1724,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_441_rtl_826_rtl_1286_a0);

rtl_a5507_I : stratix_lcell 
-- Equation(s):
-- rtl_a5507 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a51_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a51_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a51_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a51_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5507);

rtl_a5512 : stratix_lcell 
-- Equation(s):
-- rtl_a1207 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5507 # !rtl_a25076 & rtl_a1207) # !inst_aI3_aMux_963_a0 & rtl_a1207)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a25076,
	datac => rtl_a1207,
	datad => rtl_a5507,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1207);

inst_aI3_aacc_c_a1_a_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a19_a = DFFEA(inst_aI3_aacc_a1_a_a19_a_a171 # inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1207 & inst_aI3_ai_a402, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a19_a_a171,
	datab => inst_aI3_aacc_a1_a_a31_a_a12952,
	datac => rtl_a1207,
	datad => inst_aI3_ai_a402,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a19_a);

inst_aI3_aacc_a1_a_a19_a_a171_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a19_a_a171 = inst_aI3_aacc_c_a1_a_a19_a & (!rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => inst_aI3_aacc_c_a1_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a19_a_a171);

inst_aI3_aacc_a1_a_a19_a_a170_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a19_a_a170 = inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & inst_aI3_ai_a402 & rtl_a1207

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1207,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a19_a_a170);

rtl_a1718_I : stratix_lcell 
-- Equation(s):
-- rtl_a1718 = rtl_a24878 & (inst_aI3_aacc_a1_a_a19_a_a171 # inst_aI3_aacc_a1_a_a19_a_a170) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_a1_a_a19_a_a171,
	datac => inst_aI3_aacc_c_a0_a_a19_a,
	datad => inst_aI3_aacc_a1_a_a19_a_a170,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1718);

inst_aI3_aMux_441_rtl_826_rtl_1286_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_441_rtl_826_rtl_1286_a1 = inst_aI3_aMux_441_rtl_826_rtl_1286_a0 & (inst_aI3_aacc_c_a0_a_a19_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_441_rtl_826_rtl_1286_a0 & inst_aI2_aTD_c_a3_a & rtl_a1718

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aMux_441_rtl_826_rtl_1286_a0,
	datad => rtl_a1718,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_441_rtl_826_rtl_1286_a1);

inst_aI3_aacc_a0_a_a19_a_a354_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a19_a_a354 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_441_rtl_826_rtl_1286_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_441_rtl_826_rtl_1286_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a19_a_a354);

inst_aI3_ai_a23_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a23 = inst_aI3_aacc_c_a0_a_a19_a $ (inst_aI3_adata_x_a19_a_a938 # inst_aI2_adata_is_c_a19_a & !inst_aI3_areduce_nor_356)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0FD2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a19_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_aacc_c_a0_a_a19_a,
	datad => inst_aI3_adata_x_a19_a_a938,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a23);

inst_aI3_aMux_740_rtl_829_rtl_1294_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_740_rtl_829_rtl_1294_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a19) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a19_a_a937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_adata_x_a19_a_a937,
	datad => inst_aI3_aadd_627_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_740_rtl_829_rtl_1294_a0);

inst_aI3_aMux_740_rtl_829_rtl_1294_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_740_rtl_829_rtl_1294_a1 = inst_aI3_aMux_740_rtl_829_rtl_1294_a0 & (inst_aI3_aadd_668_a20 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_740_rtl_829_rtl_1294_a0 & inst_aI3_ai_a23 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a23,
	datab => inst_aI3_aadd_668_a20,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aMux_740_rtl_829_rtl_1294_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_740_rtl_829_rtl_1294_a1);

inst_aI3_aMux_740_rtl_829_rtl_1291_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_740_rtl_829_rtl_1291_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_740_rtl_829_rtl_1294_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a19_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aMux_740_rtl_829_rtl_1294_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_740_rtl_829_rtl_1291_a0);

inst_aI3_ai_a87_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a87 = inst_aI3_aacc_c_a0_a_a19_a # inst_aI3_adata_x_a19_a_a938 # inst_aI2_adata_is_c_a19_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFCE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a19_a,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a19_a_a938,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a87);

inst_aI3_aMux_740_rtl_829_rtl_1295_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_740_rtl_829_rtl_1295_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a87) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ai_a87,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_668_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_740_rtl_829_rtl_1295_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a0 & (rtl_a4830 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a0 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => rtl_a4830,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1);

inst_aI3_ashift_right_689_a45_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a45 = !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_adata_x_a5_a_a717,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a45);

inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1 # inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_273_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_293_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a0);

inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a1 = inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a0 & (inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a0 & inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_11_rtl_88_rtl_253_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a0,
	datad => inst_aI3_ashift_left_685_rtl_7_rtl_68_rtl_233_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a1);

inst_aI3_ashift_left_685_a109_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a109 = inst_aI3_ashift_left_685_a249 & (inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 # inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a1) # !inst_aI3_ashift_left_685_a249 & inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a249,
	datab => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1,
	datac => inst_aI3_ashift_left_685_a251,
	datad => inst_aI3_ashift_left_685_rtl_19_rtl_128_rtl_292_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a109);

inst_aI3_aMux_740_rtl_829_rtl_1295_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_740_rtl_829_rtl_1295_a1 = inst_aI3_aMux_740_rtl_829_rtl_1295_a0 & (inst_aI3_ashift_right_689_a45 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_740_rtl_829_rtl_1295_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a109

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_740_rtl_829_rtl_1295_a0,
	datac => inst_aI3_ashift_right_689_a45,
	datad => inst_aI3_ashift_left_685_a109,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_740_rtl_829_rtl_1295_a1);

rtl_a5001_I : stratix_lcell 
-- Equation(s):
-- rtl_a5001 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a19_a & inst_aI3_adata_x_a19_a_a937 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a19_a,
	datab => inst_aI3_adata_x_a19_a_a937,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5001);

rtl_a5497_I : stratix_lcell 
-- Equation(s):
-- rtl_a5497 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a19_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a19_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5497);

rtl_a5502 : stratix_lcell 
-- Equation(s):
-- rtl_a1208 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5497 # !inst_aI3_aMux_963_a0 & rtl_a1208) # !rtl_a25076 & rtl_a1208)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1208,
	datad => rtl_a5497,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1208);

rtl_a5006_I : stratix_lcell 
-- Equation(s):
-- rtl_a5006 = inst_aI2_aTD_c_a3_a & rtl_a1208 # !inst_aI2_aTD_c_a3_a & rtl_a5001

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5001,
	datad => rtl_a1208,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5006);

inst_aI3_aMux_740_rtl_829_rtl_1291_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_740_rtl_829_rtl_1291_a1 = inst_aI3_aMux_740_rtl_829_rtl_1291_a0 & (inst_aI3_aMux_740_rtl_829_rtl_1295_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_740_rtl_829_rtl_1291_a0 & inst_aI2_aTD_c_a2_a & rtl_a5006

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_740_rtl_829_rtl_1291_a0,
	datac => inst_aI3_aMux_740_rtl_829_rtl_1295_a1,
	datad => rtl_a5006,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_740_rtl_829_rtl_1291_a1);

inst_aI3_aacc_c_a0_a_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a19_a_a577 = inst_aI3_aacc_a0_a_a19_a_a13088 # inst_aI3_aacc_a0_a_a19_a_a354 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_740_rtl_829_rtl_1291_a1
-- inst_aI3_aacc_c_a0_a_a19_a = DFFEA(inst_aI3_aacc_a0_a_a19_a_a577, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a19_a_a13088,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aacc_a0_a_a19_a_a354,
	datad => inst_aI3_aMux_740_rtl_829_rtl_1291_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a19_a_a577,
	regout => inst_aI3_aacc_c_a0_a_a19_a);

inst_aI3_aacc_i_a0_a_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a19_a_a13088 = inst_aI3_aacc_a0_a_a19_a_a578 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][19] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a19_a_a578,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a19_a_a577,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a19_a_a13088);

inst_aI4_adata_ox_a19_a_a12_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a19_a_a12 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI3_aacc_c_a0_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a19_a_a12);

inst_aI3_adata_x_a8_a_a1144_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a8_a_a1144 = inst_aI4_aiinc_c_a8_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a8_a,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a8_a_a1144);

inst_aI4_adata_exp_i_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a35_a_a62 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a8_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a8_a
-- inst_aI4_adata_exp_i_a8_a = DFFEA(inst_aI4_aiadata_x_a35_a_a62, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adata_exp_c_a8_a,
	datad => inst_aI4_adexp_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a35_a_a62,
	regout => inst_aI4_adata_exp_i_a8_a);

inst_aI4_adata_exp_c_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a8_a = DFFEA(inst_aI4_adata_exp_i_a8_a & (inst_aI4_aiadata_x_a35_a_a62 # inst_aI2_aint_stop_x_a2) # !inst_aI4_adata_exp_i_a8_a & inst_aI4_aiadata_x_a35_a_a62 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_adata_exp_i_a8_a,
	datac => inst_aI4_aiadata_x_a35_a_a62,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a8_a);

inst_aI3_adata_x_a8_a_a1143_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a8_a_a1143 = inst_aI4_adata_exp_c_a8_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a8_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a8_a_a1143);

inst_aI3_adata_x_a8_a_a1147_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a8_a_a1147 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a8_a_a1144 # inst_aI3_adata_x_a8_a_a1143) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a8_a_a1144,
	datab => inst_aI4_aireg_c_a8_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a8_a_a1143,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a8_a_a1147);

inst_aI3_adata_x_a8_a_a1158_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a8_a_a1158 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a8_a_a1147 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a8_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI3_adata_x_a8_a_a1147,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a8_a_a1158);

inst_aI2_adata_is_c_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a8_a_a1157 = inst_aI3_adata_x_a8_a_a1158 # rtl_a24877 & inst_aI2_aTC_c_a1_a & F1_data_is_c[8]
-- inst_aI2_adata_is_c_a8_a = DFFEA(inst3_aaltsyncram_component_aq_a_a13_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a24877,
	datab => inst_aI2_aTC_c_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a13_a,
	datad => inst_aI3_adata_x_a8_a_a1158,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a8_a_a1157,
	regout => inst_aI2_adata_is_c_a8_a);

inst_aI3_aMux_751_rtl_895_rtl_1404_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_751_rtl_895_rtl_1404_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a8_a_a1157 $ (inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a8_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "9DC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aacc_c_a0_a_a8_a,
	datad => inst_aI3_adata_x_a8_a_a1157,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_751_rtl_895_rtl_1404_a0);

inst_aI3_aMux_751_rtl_895_rtl_1404_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_751_rtl_895_rtl_1404_a1 = inst_aI3_aMux_751_rtl_895_rtl_1404_a0 & (inst_aI3_aadd_668_a9 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_751_rtl_895_rtl_1404_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aadd_627_a8,
	datac => inst_aI3_aadd_668_a9,
	datad => inst_aI3_aMux_751_rtl_895_rtl_1404_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_751_rtl_895_rtl_1404_a1);

inst_aI3_aMux_751_rtl_895_rtl_1401_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_751_rtl_895_rtl_1401_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_751_rtl_895_rtl_1404_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a8_a,
	datad => inst_aI3_aMux_751_rtl_895_rtl_1404_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_751_rtl_895_rtl_1401_a0);

inst_aI3_ai_a76_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a76 = inst_aI3_aacc_c_a0_a_a8_a # inst_aI3_adata_x_a8_a_a1158 # inst_aI2_adata_is_c_a8_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a8_a,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI3_adata_x_a8_a_a1158,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a76);

inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a3 = inst_aI3_aacc_c_a0_a_a32_a & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_adata_x_a3_a_a1865 & rtl_a24879

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a32_a,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => rtl_a24879,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a3);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a10_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a8_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a0 & (inst_aI3_aacc_c_a0_a_a11_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI3_aacc_c_a0_a_a11_a,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1);

inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a0);

inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a1 = inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a0 & (inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_556_a1,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1,
	datad => inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a1);

inst_aI3_ashift_right_689_a152_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a152 = !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_adata_x_a5_a_a717,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_right_689_rtl_365_rtl_430_rtl_639_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a152);

inst_aI3_ashift_right_689_a120_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a120 = inst_aI3_ashift_right_689_a152 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10 # inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a10,
	datab => inst_aI3_ashift_right_689_a250,
	datac => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a3,
	datad => inst_aI3_ashift_right_689_a152,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a120);

inst_aI3_ashift_left_685_a56_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a56 = inst_aI3_ashift_left_685_a251 & (inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11 # inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74 & rtl_a3371)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_365_rtl_431_rtl_644_a74,
	datab => inst_aI3_ashift_left_685_rtl_8_rtl_73_rtl_237_a11,
	datac => inst_aI3_ashift_left_685_a251,
	datad => rtl_a3371,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a56);

inst_aI3_aMux_751_rtl_895_rtl_1405_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_751_rtl_895_rtl_1405_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a56) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a9,
	datad => inst_aI3_ashift_left_685_a56,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_751_rtl_895_rtl_1405_a0);

inst_aI3_aMux_751_rtl_895_rtl_1405_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_751_rtl_895_rtl_1405_a1 = inst_aI3_aMux_751_rtl_895_rtl_1405_a0 & (inst_aI3_ashift_right_689_a120 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_751_rtl_895_rtl_1405_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a76

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a76,
	datac => inst_aI3_ashift_right_689_a120,
	datad => inst_aI3_aMux_751_rtl_895_rtl_1405_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_751_rtl_895_rtl_1405_a1);

rtl_a5122_I : stratix_lcell 
-- Equation(s):
-- rtl_a5122 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a8_a_a1157 & inst_aI3_aacc_c_a0_a_a8_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_adata_x_a8_a_a1157,
	datac => inst_aI3_aacc_c_a0_a_a8_a,
	datad => inst_aI3_aadd_627_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5122);

rtl_a5717_I : stratix_lcell 
-- Equation(s):
-- rtl_a5717 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a8_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a8_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5717);

rtl_a5722 : stratix_lcell 
-- Equation(s):
-- rtl_a1230 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5717 # !rtl_a25076 & rtl_a1230) # !inst_aI3_aMux_963_a0 & rtl_a1230)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a25076,
	datac => rtl_a1230,
	datad => rtl_a5717,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1230);

rtl_a5127_I : stratix_lcell 
-- Equation(s):
-- rtl_a5127 = inst_aI2_aTD_c_a3_a & rtl_a1230 # !inst_aI2_aTD_c_a3_a & rtl_a5122

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5122,
	datad => rtl_a1230,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5127);

inst_aI3_aMux_751_rtl_895_rtl_1401_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_751_rtl_895_rtl_1401_a1 = inst_aI3_aMux_751_rtl_895_rtl_1401_a0 & (inst_aI3_aMux_751_rtl_895_rtl_1405_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_751_rtl_895_rtl_1401_a0 & inst_aI2_aTD_c_a2_a & rtl_a5127

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_751_rtl_895_rtl_1401_a0,
	datac => inst_aI3_aMux_751_rtl_895_rtl_1405_a1,
	datad => rtl_a5127,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_751_rtl_895_rtl_1401_a1);

rtl_a2018_I : stratix_lcell 
-- Equation(s):
-- rtl_a2018 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a8_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7B48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a8_a,
	datad => inst_aI3_aacc_c_a0_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2018);

rtl_a2024_I : stratix_lcell 
-- Equation(s):
-- rtl_a2024 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a9_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a9_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "44D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI3_aacc_c_a0_a_a8_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2024);

rtl_a5727_I : stratix_lcell 
-- Equation(s):
-- rtl_a5727 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a40_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a40_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a40_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a40_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5727);

rtl_a5732 : stratix_lcell 
-- Equation(s):
-- rtl_a1229 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5727 # !rtl_a25076 & rtl_a1229) # !inst_aI3_aMux_963_a0 & rtl_a1229)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1229,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5727,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1229);

inst_aI3_aacc_c_a1_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a8_a = DFFEA(inst_aI3_aacc_a1_a_a8_a_a237 # inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1229 & inst_aI3_ai_a402, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a8_a_a237,
	datab => inst_aI3_aacc_a1_a_a31_a_a12952,
	datac => rtl_a1229,
	datad => inst_aI3_ai_a402,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a8_a);

inst_aI3_aacc_a1_a_a8_a_a237_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a8_a_a237 = inst_aI3_aacc_c_a1_a_a8_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "70F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_c_a1_a_a8_a,
	datad => inst_aI3_aacc_a1_a_a31_a_a12941,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a8_a_a237);

inst_aI3_aacc_a1_a_a8_a_a236_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a8_a_a236 = inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & rtl_a1229

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => rtl_a1229,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a8_a_a236);

rtl_a2021_I : stratix_lcell 
-- Equation(s):
-- rtl_a2021 = rtl_a24878 & (inst_aI3_aacc_a1_a_a8_a_a237 # inst_aI3_aacc_a1_a_a8_a_a236) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a8_a_a237,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => rtl_a24878,
	datad => inst_aI3_aacc_a1_a_a8_a_a236,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2021);

inst_aI3_aMux_452_rtl_892_rtl_1396_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_452_rtl_892_rtl_1396_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a2021) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a2024

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2024,
	datad => rtl_a2021,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_452_rtl_892_rtl_1396_a0);

inst_aI3_aMux_452_rtl_892_rtl_1396_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_452_rtl_892_rtl_1396_a1 = inst_aI3_aMux_452_rtl_892_rtl_1396_a0 & (inst_aI3_aacc_c_a0_a_a8_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_452_rtl_892_rtl_1396_a0 & rtl_a2018 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2018,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aMux_452_rtl_892_rtl_1396_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_452_rtl_892_rtl_1396_a1);

inst_aI3_aacc_a0_a_a8_a_a398_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a8_a_a398 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_452_rtl_892_rtl_1396_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_452_rtl_892_rtl_1396_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a8_a_a398);

inst_aI3_aacc_c_a0_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a8_a_a687 = inst_aI3_aacc_a0_a_a8_a_a13198 # inst_aI3_aacc_a0_a_a8_a_a398 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_751_rtl_895_rtl_1401_a1
-- inst_aI3_aacc_c_a0_a_a8_a = DFFEA(inst_aI3_aacc_a0_a_a8_a_a687, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a8_a_a13198,
	datac => inst_aI3_aMux_751_rtl_895_rtl_1401_a1,
	datad => inst_aI3_aacc_a0_a_a8_a_a398,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a8_a_a687,
	regout => inst_aI3_aacc_c_a0_a_a8_a);

inst_aI3_aacc_i_a0_a_a8_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a8_a_a13198 = inst_aI3_aacc_a0_a_a8_a_a688 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][8] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a8_a_a688,
	datac => inst_aI3_aacc_a0_a_a8_a_a687,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a8_a_a13198);

rtl_a2051_I : stratix_lcell 
-- Equation(s):
-- rtl_a2051 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a8_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a8_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2051);

inst_aI3_aMux_453_rtl_898_rtl_1406_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_453_rtl_898_rtl_1406_a0 = inst_aI2_aTD_c_a0_a & (rtl_a2048 # inst_aI2_aTD_c_a3_a) # !inst_aI2_aTD_c_a0_a & rtl_a2051 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2048,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2051,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_453_rtl_898_rtl_1406_a0);

rtl_a5747_I : stratix_lcell 
-- Equation(s):
-- rtl_a5747 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a39_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a39_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a39_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a39_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5747);

rtl_a5752 : stratix_lcell 
-- Equation(s):
-- rtl_a1231 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5747 # !rtl_a25076 & rtl_a1231) # !inst_aI3_aMux_963_a0 & rtl_a1231)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a1231,
	datac => rtl_a25076,
	datad => rtl_a5747,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1231);

inst_aI3_aacc_c_a1_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a7_a = DFFEA(inst_aI3_aacc_a1_a_a7_a_a243 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1231, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a7_a_a243,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1231,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a7_a);

inst_aI3_aacc_a1_a_a7_a_a243_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a7_a_a243 = inst_aI3_aacc_c_a1_a_a7_a & (!inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a1_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a7_a_a243);

inst_aI3_aacc_a1_a_a7_a_a242_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a7_a_a242 = inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a25076 & rtl_a1231

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_ai_a402,
	datac => rtl_a25076,
	datad => rtl_a1231,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a7_a_a242);

rtl_a2045_I : stratix_lcell 
-- Equation(s):
-- rtl_a2045 = rtl_a24878 & (inst_aI3_aacc_a1_a_a7_a_a243 # inst_aI3_aacc_a1_a_a7_a_a242) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a7_a_a243,
	datad => inst_aI3_aacc_a1_a_a7_a_a242,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2045);

inst_aI3_aMux_453_rtl_898_rtl_1406_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_453_rtl_898_rtl_1406_a1 = inst_aI3_aMux_453_rtl_898_rtl_1406_a0 & (inst_aI3_aacc_c_a0_a_a7_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_453_rtl_898_rtl_1406_a0 & inst_aI2_aTD_c_a3_a & rtl_a2045

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI3_aMux_453_rtl_898_rtl_1406_a0,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a2045,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_453_rtl_898_rtl_1406_a1);

inst_aI3_aacc_a0_a_a7_a_a402_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a7_a_a402 = !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI3_aMux_453_rtl_898_rtl_1406_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a32_a_a12834,
	datad => inst_aI3_aMux_453_rtl_898_rtl_1406_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a7_a_a402);

inst_aI3_ai_a11_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a11 = inst_aI3_aacc_c_a0_a_a7_a $ (inst_aI3_adata_x_a7_a_a1178 # inst_aI2_adata_is_c_a7_a & !inst_aI3_areduce_nor_356)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0DF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a7_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_adata_x_a7_a_a1178,
	datad => inst_aI3_aacc_c_a0_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a11);

inst_aI3_aMux_752_rtl_901_rtl_1414_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_752_rtl_901_rtl_1414_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a7) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a7_a_a1177 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a7_a_a1177,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_752_rtl_901_rtl_1414_a0);

inst_aI3_aMux_752_rtl_901_rtl_1414_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_752_rtl_901_rtl_1414_a1 = inst_aI3_aMux_752_rtl_901_rtl_1414_a0 & (inst_aI3_aadd_668_a8 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_752_rtl_901_rtl_1414_a0 & inst_aI3_ai_a11 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a11,
	datab => inst_aI3_aMux_752_rtl_901_rtl_1414_a0,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_668_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_752_rtl_901_rtl_1414_a1);

inst_aI3_aMux_752_rtl_901_rtl_1411_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_752_rtl_901_rtl_1411_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_752_rtl_901_rtl_1414_a1) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a7_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aMux_752_rtl_901_rtl_1414_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_752_rtl_901_rtl_1411_a0);

inst_aI3_ai_a75_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a75 = inst_aI3_aacc_c_a0_a_a7_a # inst_aI3_adata_x_a7_a_a1178 # inst_aI2_adata_is_c_a7_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a7_a,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI3_adata_x_a7_a_a1178,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a75);

inst_aI3_aMux_752_rtl_901_rtl_1415_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_752_rtl_901_rtl_1415_a0 = inst_aI2_aTD_c_a0_a & (inst_aI3_ai_a75 # inst_aI2_aTD_c_a3_a) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a75,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_668_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_752_rtl_901_rtl_1415_a0);

inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a3 = !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a1_a_a412 & rtl_a4824

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => rtl_a4824,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a3);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a8_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a7_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a0 & (inst_aI3_aacc_c_a0_a_a10_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a0 & inst_aI3_aacc_c_a0_a_a9_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a10_a,
	datab => inst_aI3_aacc_c_a0_a_a9_a,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a0,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1);

inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a0);

inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a1 = inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a0 & (inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a0 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1,
	datab => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a1);

inst_aI3_ashift_right_689_a154_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a154 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a6_a_a737,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_right_689_rtl_364_rtl_425_rtl_629_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a154);

inst_aI3_ashift_right_689_a121_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a121 = inst_aI3_ashift_right_689_a154 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10 # inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a250,
	datab => inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a10,
	datac => inst_aI3_ashift_right_689_rtl_364_rtl_426_rtl_634_a3,
	datad => inst_aI3_ashift_right_689_a154,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a121);

inst_aI3_ashift_left_685_a57_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a57 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & rtl_a4960

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => rtl_a4960,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a57);

inst_aI3_aMux_752_rtl_901_rtl_1415_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_752_rtl_901_rtl_1415_a1 = inst_aI3_aMux_752_rtl_901_rtl_1415_a0 & (inst_aI3_ashift_right_689_a121 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_752_rtl_901_rtl_1415_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a57

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_752_rtl_901_rtl_1415_a0,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_ashift_right_689_a121,
	datad => inst_aI3_ashift_left_685_a57,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_752_rtl_901_rtl_1415_a1);

rtl_a5133_I : stratix_lcell 
-- Equation(s):
-- rtl_a5133 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_adata_x_a7_a_a1177 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a7,
	datad => inst_aI3_adata_x_a7_a_a1177,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5133);

rtl_a5737_I : stratix_lcell 
-- Equation(s):
-- rtl_a5737 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a7_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a7_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5737);

rtl_a5742 : stratix_lcell 
-- Equation(s):
-- rtl_a1232 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5737 # !inst_aI3_aMux_963_a0 & rtl_a1232) # !rtl_a25076 & rtl_a1232)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1232,
	datad => rtl_a5737,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1232);

rtl_a5138_I : stratix_lcell 
-- Equation(s):
-- rtl_a5138 = inst_aI2_aTD_c_a3_a & rtl_a1232 # !inst_aI2_aTD_c_a3_a & rtl_a5133

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5133,
	datad => rtl_a1232,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5138);

inst_aI3_aMux_752_rtl_901_rtl_1411_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_752_rtl_901_rtl_1411_a1 = inst_aI3_aMux_752_rtl_901_rtl_1411_a0 & (inst_aI3_aMux_752_rtl_901_rtl_1415_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_752_rtl_901_rtl_1411_a0 & inst_aI2_aTD_c_a2_a & rtl_a5138

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_752_rtl_901_rtl_1411_a0,
	datac => inst_aI3_aMux_752_rtl_901_rtl_1415_a1,
	datad => rtl_a5138,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_752_rtl_901_rtl_1411_a1);

inst_aI3_aacc_c_a0_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a7_a_a697 = inst_aI3_aacc_a0_a_a7_a_a13208 # inst_aI3_aacc_a0_a_a7_a_a402 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_752_rtl_901_rtl_1411_a1
-- inst_aI3_aacc_c_a0_a_a7_a = DFFEA(inst_aI3_aacc_a0_a_a7_a_a697, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a7_a_a13208,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aacc_a0_a_a7_a_a402,
	datad => inst_aI3_aMux_752_rtl_901_rtl_1411_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a7_a_a697,
	regout => inst_aI3_aacc_c_a0_a_a7_a);

inst_aI3_aacc_i_a0_a_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a7_a_a13208 = inst_aI3_aacc_a0_a_a7_a_a698 # inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][7] & inst_aI2_aTC_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aacc_a0_a_a7_a_a698,
	datac => inst_aI3_aacc_a0_a_a7_a_a697,
	datad => inst_aI2_aTC_c_a2_a,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a7_a_a13208);

inst_aI4_aadd_430_rtl_3517_a352_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a352 = inst_aI4_aireg_c_a7_a & (inst_aI4_aadd_430_a7 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a7_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a7_a,
	datab => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a352);

inst_aI4_aireg_i_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a7_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a7_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a352, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_we_c,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aadd_430_rtl_3517_a352,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a7_a);

inst_aI4_aadd_430_rtl_3517_a85_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a85 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a85);

inst_aI4_aadd_430_rtl_3517_a358_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a358 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a7 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A820",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aireg_c_a7_a,
	datad => inst_aI4_aadd_430_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a358);

inst_aI4_aireg_c_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a7_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a7_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a85 # inst_aI4_aadd_430_rtl_3517_a358), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_i_a7_a,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_aadd_430_rtl_3517_a85,
	datad => inst_aI4_aadd_430_rtl_3517_a358,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a7_a);

inst_aI5_adaddr_c_a7_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a7_a_a274 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a12_a # inst_aI4_aireg_c_a7_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a7_a = DFFEA(inst_aI4_adaddr_x_a7_a_a274, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F080",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a7_a,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_ai_a83,
	datad => inst3_aaltsyncram_component_aq_a_a12_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a7_a_a274,
	regout => inst_aI5_adaddr_c_a7_a);

inst_aI5_ai_a86_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a86 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a7_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a7_a_a274) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a7_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI4_adaddr_x_a7_a_a274,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a86);

inst_aI3_adata_x_a3_a_a1852_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a3_a_a1852 = !inst3_aaltsyncram_component_aq_a_a5_a & inst_aI4_aiinc_c_a3_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst_aI4_aiinc_c_a3_a,
	datac => inst3_aaltsyncram_component_aq_a_a6_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a3_a_a1852);

inst_aI3_adata_x_a3_a_a1851_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a3_a_a1851 = inst_aI4_adata_exp_c_a3_a & (inst3_aaltsyncram_component_aq_a_a5_a # inst3_aaltsyncram_component_aq_a_a7_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a5_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst_aI4_adata_exp_c_a3_a,
	datad => inst3_aaltsyncram_component_aq_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a3_a_a1851);

inst_aI3_adata_x_a3_a_a1855_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a3_a_a1855 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a3_a_a1852 # inst_aI3_adata_x_a3_a_a1851) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1852,
	datab => inst_aI4_aireg_c_a3_a,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a3_a_a1851,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a3_a_a1855);

inst_aI3_adata_x_a3_a_a1867_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a3_a_a1867 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a3_a_a1855 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a3_a,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a3_a_a1855,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a3_a_a1867);

inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10 = !inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3210",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_586_a1,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_587_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10);

inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a3 = inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_588_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a3);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a8_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a6_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI3_aacc_c_a0_a_a6_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a0 & (inst_aI3_aacc_c_a0_a_a9_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a0 & inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a9_a,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a0,
	datac => inst_aI3_aacc_c_a0_a_a7_a,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1);

inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1 # inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1,
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a0);

inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a1 = inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a0 & (inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a0 & inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_585_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a1);

inst_aI3_ashift_right_689_a156_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a156 = !inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a5_a_a717,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => inst_aI3_ashift_right_689_rtl_363_rtl_420_rtl_619_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a156);

inst_aI3_ashift_right_689_a122_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a122 = inst_aI3_ashift_right_689_a156 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10 # inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFE0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a10,
	datab => inst_aI3_ashift_right_689_rtl_363_rtl_421_rtl_624_a3,
	datac => inst_aI3_ashift_right_689_a250,
	datad => inst_aI3_ashift_right_689_a156,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a122);

inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a4 = !inst_aI3_adata_x_a3_a_a1866 & !inst_aI3_adata_x_a3_a_a1867 & (inst_aI3_adata_x_a2_a_a1938 # inst_aI3_adata_x_a2_a_a1939)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0054",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1866,
	datab => inst_aI3_adata_x_a2_a_a1938,
	datac => inst_aI3_adata_x_a2_a_a1939,
	datad => inst_aI3_adata_x_a3_a_a1867,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a4);

rtl_a3679_I : stratix_lcell 
-- Equation(s):
-- rtl_a3679 = !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_adata_x_a2_a_a1937,
	datac => inst_aI3_ashift_left_685_rtl_6_rtl_63_rtl_228_a1,
	datad => inst_aI3_adata_x_a3_a_a1865,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3679);

inst_aI3_ashift_left_685_a58_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a58 = inst_aI3_ashift_left_685_a251 & (rtl_a3679 # inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a4 & inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a4,
	datab => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9,
	datac => inst_aI3_ashift_left_685_a251,
	datad => rtl_a3679,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a58);

inst_aI3_aMux_753_rtl_907_rtl_1425_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_753_rtl_907_rtl_1425_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a58) # !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a7 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aadd_668_a7,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_ashift_left_685_a58,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_753_rtl_907_rtl_1425_a0);

inst_aI3_aMux_753_rtl_907_rtl_1425_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_753_rtl_907_rtl_1425_a1 = inst_aI3_aMux_753_rtl_907_rtl_1425_a0 & (inst_aI3_ashift_right_689_a122 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_753_rtl_907_rtl_1425_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a74

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a74,
	datac => inst_aI3_ashift_right_689_a122,
	datad => inst_aI3_aMux_753_rtl_907_rtl_1425_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_753_rtl_907_rtl_1425_a1);

inst_aI3_aMux_753_rtl_907_rtl_1424_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_753_rtl_907_rtl_1424_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_adata_x_a6_a_a737 $ inst_aI3_aacc_c_a0_a_a6_a) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a6_a_a737

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "9AB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_adata_x_a6_a_a737,
	datad => inst_aI3_aacc_c_a0_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_753_rtl_907_rtl_1424_a0);

inst_aI3_aMux_753_rtl_907_rtl_1424_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_753_rtl_907_rtl_1424_a1 = inst_aI3_aMux_753_rtl_907_rtl_1424_a0 & (inst_aI3_aadd_668_a7 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_753_rtl_907_rtl_1424_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_753_rtl_907_rtl_1424_a0,
	datac => inst_aI3_aadd_627_a6,
	datad => inst_aI3_aadd_668_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_753_rtl_907_rtl_1424_a1);

inst_aI3_aMux_753_rtl_907_rtl_1421_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_753_rtl_907_rtl_1421_a0 = inst_aI2_aTD_c_a1_a & (inst_aI3_aMux_753_rtl_907_rtl_1424_a1 # inst_aI2_aTD_c_a2_a) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a6_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aMux_753_rtl_907_rtl_1424_a1,
	datac => inst_aI3_aacc_c_a0_a_a6_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_753_rtl_907_rtl_1421_a0);

rtl_a5144_I : stratix_lcell 
-- Equation(s):
-- rtl_a5144 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a6_a & inst_aI3_adata_x_a6_a_a737 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a6,
	datad => inst_aI3_adata_x_a6_a_a737,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5144);

rtl_a5757_I : stratix_lcell 
-- Equation(s):
-- rtl_a5757 = inst_aI3_amult_681_aauto_generated_aresult_a6_a & (inst_aI2_aTD_c_a0_a # inst_aI3_amult_677_aauto_generated_aresult_a6_a) # !inst_aI3_amult_681_aauto_generated_aresult_a6_a & !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_amult_681_aauto_generated_aresult_a6_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5757);

rtl_a5762 : stratix_lcell 
-- Equation(s):
-- rtl_a1234 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5757 # !inst_aI3_aMux_963_a0 & rtl_a1234) # !rtl_a25076 & rtl_a1234)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1234,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5757,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1234);

rtl_a5149_I : stratix_lcell 
-- Equation(s):
-- rtl_a5149 = inst_aI2_aTD_c_a3_a & rtl_a1234 # !inst_aI2_aTD_c_a3_a & rtl_a5144

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5144,
	datad => rtl_a1234,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5149);

inst_aI3_aMux_753_rtl_907_rtl_1421_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_753_rtl_907_rtl_1421_a1 = inst_aI3_aMux_753_rtl_907_rtl_1421_a0 & (inst_aI3_aMux_753_rtl_907_rtl_1425_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_753_rtl_907_rtl_1421_a0 & inst_aI2_aTD_c_a2_a & rtl_a5149

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_753_rtl_907_rtl_1425_a1,
	datac => inst_aI3_aMux_753_rtl_907_rtl_1421_a0,
	datad => rtl_a5149,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_753_rtl_907_rtl_1421_a1);

rtl_a2072_I : stratix_lcell 
-- Equation(s):
-- rtl_a2072 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a6_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3ACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2072);

rtl_a2078_I : stratix_lcell 
-- Equation(s):
-- rtl_a2078 = inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a7_a & !inst_aI2_aTD_c_a1_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a7_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4D48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a7_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2078);

rtl_a5767_I : stratix_lcell 
-- Equation(s):
-- rtl_a5767 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a38_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a38_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a38_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a38_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5767);

rtl_a5772 : stratix_lcell 
-- Equation(s):
-- rtl_a1233 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5767 # !rtl_a25076 & rtl_a1233) # !inst_aI3_aMux_963_a0 & rtl_a1233)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1233,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5767,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1233);

inst_aI3_aacc_c_a1_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a6_a = DFFEA(inst_aI3_aacc_a1_a_a6_a_a249 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1233, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a31_a_a12952,
	datac => inst_aI3_aacc_a1_a_a6_a_a249,
	datad => rtl_a1233,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a6_a);

inst_aI3_aacc_a1_a_a6_a_a249_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a6_a_a249 = inst_aI3_aacc_c_a1_a_a6_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076 # !inst_aI3_ai_a402)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => inst_aI3_aacc_c_a1_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a6_a_a249);

inst_aI3_aacc_a1_a_a6_a_a248_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a6_a_a248 = inst_aI3_ai_a402 & rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a1233

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => rtl_a1233,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a6_a_a248);

rtl_a2075_I : stratix_lcell 
-- Equation(s):
-- rtl_a2075 = rtl_a24878 & (inst_aI3_aacc_a1_a_a6_a_a249 # inst_aI3_aacc_a1_a_a6_a_a248) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a6_a_a249,
	datad => inst_aI3_aacc_a1_a_a6_a_a248,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2075);

inst_aI3_aMux_454_rtl_904_rtl_1416_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_454_rtl_904_rtl_1416_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a2075) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a2078

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2078,
	datad => rtl_a2075,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_454_rtl_904_rtl_1416_a0);

inst_aI3_aMux_454_rtl_904_rtl_1416_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_454_rtl_904_rtl_1416_a1 = inst_aI3_aMux_454_rtl_904_rtl_1416_a0 & (inst_aI3_aacc_c_a0_a_a6_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_454_rtl_904_rtl_1416_a0 & inst_aI2_aTD_c_a0_a & rtl_a2072

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2072,
	datad => inst_aI3_aMux_454_rtl_904_rtl_1416_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_454_rtl_904_rtl_1416_a1);

inst_aI3_aacc_a0_a_a6_a_a406_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a6_a_a406 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_454_rtl_904_rtl_1416_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_454_rtl_904_rtl_1416_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a6_a_a406);

inst_aI3_aacc_c_a0_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a6_a_a707 = inst_aI3_aacc_a0_a_a6_a_a13218 # inst_aI3_aacc_a0_a_a6_a_a406 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_753_rtl_907_rtl_1421_a1
-- inst_aI3_aacc_c_a0_a_a6_a = DFFEA(inst_aI3_aacc_a0_a_a6_a_a707, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a6_a_a13218,
	datac => inst_aI3_aMux_753_rtl_907_rtl_1421_a1,
	datad => inst_aI3_aacc_a0_a_a6_a_a406,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a6_a_a707,
	regout => inst_aI3_aacc_c_a0_a_a6_a);

inst_aI3_aacc_a0_a_a6_a_a708_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a6_a_a708 = inst_aI3_aacc_c_a0_a_a6_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "50C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4809,
	datab => inst_aI3_ai_a394,
	datac => inst_aI3_aacc_c_a0_a_a6_a,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a6_a_a708);

inst_aI3_aacc_i_a0_a_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a6_a_a13218 = inst_aI3_aacc_a0_a_a6_a_a708 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][6]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a6_a_a707,
	datad => inst_aI3_aacc_a0_a_a6_a_a708,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a6_a_a13218);

inst_aI4_adata_ox_a6_a_a25_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a6_a_a25 = inst_aI3_aacc_c_a0_a_a6_a & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datad => NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a6_a_a25);

inst_aI4_adata_exp_i_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a33_a_a2 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a6_a # !inst_aI4_adexp_we_c & inst_aI4_adata_exp_c_a6_a & inst_aI4_ai_a83
-- inst_aI4_adata_exp_i_a6_a = DFFEA(inst_aI4_aiadata_x_a33_a_a2, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_c_a6_a,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_ai_a83,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a33_a_a2,
	regout => inst_aI4_adata_exp_i_a6_a);

inst_aI4_adata_exp_c_a6_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a6_a = DFFEA(inst_aI4_aiadata_x_a33_a_a2 & (inst_aI4_adata_exp_i_a6_a # !inst_aI2_aint_stop_x_a2) # !inst_aI4_aiadata_x_a33_a_a2 & inst_aI2_aint_stop_x_a2 & inst_aI4_adata_exp_i_a6_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiadata_x_a33_a_a2,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_adata_exp_i_a6_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a6_a);

inst_aI3_adata_x_a6_a_a723_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a6_a_a723 = inst_aI4_adata_exp_c_a6_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adata_exp_c_a6_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a6_a_a723);

inst_aI3_adata_x_a6_a_a724_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a6_a_a724 = inst_aI4_aiinc_c_a6_a & inst3_aaltsyncram_component_aq_a_a6_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a6_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a6_a_a724);

inst_aI3_adata_x_a6_a_a727_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a6_a_a727 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a6_a_a723 # inst_aI3_adata_x_a6_a_a724) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a6_a,
	datab => inst_aI3_adata_x_a6_a_a723,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a6_a_a724,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a6_a_a727);

inst_aI3_adata_x_a6_a_a738_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a6_a_a738 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a6_a_a727 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI4_ai_a2408,
	datad => inst_aI3_adata_x_a6_a_a727,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a6_a_a738);

inst_aI3_adata_x_a6_a_a4_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a6_a_a4 = inst_aI2_adata_is_c_a6_a & !inst_aI2_aTC_c_a2_a & inst_aI2_aTC_c_a1_a & !inst_aI2_aTC_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a6_a,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI2_aTC_c_a1_a,
	datad => inst_aI2_aTC_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a6_a_a4);

inst_aI3_adata_x_a5_a_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a5_a_a7 = !inst_aI2_aTC_c_a2_a & inst_aI2_adata_is_c_a5_a & inst_aI2_aTC_c_a1_a & !inst_aI2_aTC_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI2_adata_is_c_a5_a,
	datac => inst_aI2_aTC_c_a1_a,
	datad => inst_aI2_aTC_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a5_a_a7);

inst_aI3_ashift_right_689_a251_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a251 = !inst_aI3_adata_x_a6_a_a4 & !inst_aI3_adata_x_a5_a_a7 & !inst_aI3_adata_x_a6_a_a738 & !inst_aI3_adata_x_a5_a_a718

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a4,
	datab => inst_aI3_adata_x_a5_a_a7,
	datac => inst_aI3_adata_x_a6_a_a738,
	datad => inst_aI3_adata_x_a5_a_a718,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a251);

rtl_a4983_I : stratix_lcell 
-- Equation(s):
-- rtl_a4983 = inst_aI3_adata_x_a2_a_a1937 & rtl_a4853 & !inst_aI3_adata_x_a1_a_a412 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "44E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_5_rtl_58_rtl_223_a1,
	datac => rtl_a4853,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4983);

inst_aI3_ashift_left_685_a59_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a59 = inst_aI3_ashift_right_689_a251 & rtl_a4983 & !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a4_a_a697

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a251,
	datab => rtl_a4983,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_adata_x_a4_a_a697,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a59);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a6_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a5_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a0 & (inst_aI3_aacc_c_a0_a_a8_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a0 & inst_aI3_aacc_c_a0_a_a7_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a7_a,
	datab => inst_aI3_aacc_c_a0_a_a8_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1);

inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a0);

inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a1 = inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a0 & (inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a0 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1,
	datab => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_575_a1,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a1);

inst_aI3_ashift_right_689_a158_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a158 = !inst_aI3_adata_x_a4_a_a697 & !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a5_a_a717 & inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_adata_x_a6_a_a737,
	datac => inst_aI3_adata_x_a5_a_a717,
	datad => inst_aI3_ashift_right_689_rtl_362_rtl_415_rtl_609_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a158);

inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a3 = inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_578_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a3);

inst_aI3_ashift_right_689_a123_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a123 = inst_aI3_ashift_right_689_a158 # inst_aI3_ashift_right_689_a250 & (inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10 # inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a158,
	datab => inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a10,
	datac => inst_aI3_ashift_right_689_a250,
	datad => inst_aI3_ashift_right_689_rtl_362_rtl_416_rtl_614_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a123);

inst_aI3_ai_a73_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a73 = inst_aI3_aacc_c_a0_a_a5_a # inst_aI3_adata_x_a5_a_a718 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFDC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_356,
	datab => inst_aI3_aacc_c_a0_a_a5_a,
	datac => inst_aI2_adata_is_c_a5_a,
	datad => inst_aI3_adata_x_a5_a_a718,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a73);

inst_aI3_aMux_754_rtl_913_rtl_1435_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_754_rtl_913_rtl_1435_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a73) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ai_a73,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_668_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_754_rtl_913_rtl_1435_a0);

inst_aI3_aMux_754_rtl_913_rtl_1435_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_754_rtl_913_rtl_1435_a1 = inst_aI3_aMux_754_rtl_913_rtl_1435_a0 & (inst_aI3_ashift_right_689_a123 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_754_rtl_913_rtl_1435_a0 & inst_aI3_ashift_left_685_a59 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a59,
	datab => inst_aI3_ashift_right_689_a123,
	datac => inst_aI2_aTD_c_a3_a,
	datad => inst_aI3_aMux_754_rtl_913_rtl_1435_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_754_rtl_913_rtl_1435_a1);

inst_aI3_aMux_754_rtl_913_rtl_1434_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_754_rtl_913_rtl_1434_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a5) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a5_a_a717

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a5,
	datad => inst_aI3_adata_x_a5_a_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_754_rtl_913_rtl_1434_a0);

inst_aI3_ai_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a9 = inst_aI3_aacc_c_a0_a_a5_a $ (inst_aI3_adata_x_a5_a_a718 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "339C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_356,
	datab => inst_aI3_aacc_c_a0_a_a5_a,
	datac => inst_aI2_adata_is_c_a5_a,
	datad => inst_aI3_adata_x_a5_a_a718,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a9);

inst_aI3_aMux_754_rtl_913_rtl_1434_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_754_rtl_913_rtl_1434_a1 = inst_aI3_aMux_754_rtl_913_rtl_1434_a0 & (inst_aI3_aadd_668_a6 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_754_rtl_913_rtl_1434_a0 & inst_aI3_ai_a9 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_754_rtl_913_rtl_1434_a0,
	datab => inst_aI3_ai_a9,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_668_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_754_rtl_913_rtl_1434_a1);

inst_aI3_aMux_754_rtl_913_rtl_1431_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_754_rtl_913_rtl_1431_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_754_rtl_913_rtl_1434_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a5_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aMux_754_rtl_913_rtl_1434_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_754_rtl_913_rtl_1431_a0);

rtl_a5155_I : stratix_lcell 
-- Equation(s):
-- rtl_a5155 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_adata_x_a5_a_a717 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a5

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a5,
	datab => inst_aI3_aacc_c_a0_a_a5_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a5_a_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5155);

rtl_a5777_I : stratix_lcell 
-- Equation(s):
-- rtl_a5777 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a5_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a5_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5777);

rtl_a5782 : stratix_lcell 
-- Equation(s):
-- rtl_a1236 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5777 # !rtl_a25076 & rtl_a1236) # !inst_aI3_aMux_963_a0 & rtl_a1236)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a1236,
	datac => rtl_a25076,
	datad => rtl_a5777,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1236);

rtl_a5160_I : stratix_lcell 
-- Equation(s):
-- rtl_a5160 = rtl_a5155 & (rtl_a1236 # !inst_aI2_aTD_c_a3_a) # !rtl_a5155 & inst_aI2_aTD_c_a3_a & rtl_a1236

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a5155,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1236,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5160);

inst_aI3_aMux_754_rtl_913_rtl_1431_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_754_rtl_913_rtl_1431_a1 = inst_aI3_aMux_754_rtl_913_rtl_1431_a0 & (inst_aI3_aMux_754_rtl_913_rtl_1435_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_754_rtl_913_rtl_1431_a0 & inst_aI2_aTD_c_a2_a & rtl_a5160

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_754_rtl_913_rtl_1435_a1,
	datab => inst_aI3_aMux_754_rtl_913_rtl_1431_a0,
	datac => inst_aI2_aTD_c_a2_a,
	datad => rtl_a5160,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_754_rtl_913_rtl_1431_a1);

rtl_a2102_I : stratix_lcell 
-- Equation(s):
-- rtl_a2102 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a5_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "66F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a4_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2102);

rtl_a2105_I : stratix_lcell 
-- Equation(s):
-- rtl_a2105 = inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a6_a & !inst_aI2_aTD_c_a1_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a6_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0CCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2105);

inst_aI3_aMux_455_rtl_910_rtl_1426_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_455_rtl_910_rtl_1426_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a2102) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a2105

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a2102,
	datac => rtl_a2105,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_455_rtl_910_rtl_1426_a0);

rtl_a5787_I : stratix_lcell 
-- Equation(s):
-- rtl_a5787 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a37_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a37_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a37_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a37_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5787);

rtl_a5792 : stratix_lcell 
-- Equation(s):
-- rtl_a1235 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5787 # !inst_aI3_aMux_963_a0 & rtl_a1235) # !rtl_a25076 & rtl_a1235)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1235,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5787,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1235);

inst_aI3_aacc_c_a1_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a5_a = DFFEA(inst_aI3_aacc_a1_a_a5_a_a255 # inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_ai_a402 & rtl_a1235, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_a1_a_a5_a_a255,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1235,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a5_a);

inst_aI3_aacc_a1_a_a5_a_a255_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a5_a_a255 = inst_aI3_aacc_c_a1_a_a5_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_c_a1_a_a5_a,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_a1_a_a31_a_a12941,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a5_a_a255);

inst_aI3_aacc_a1_a_a5_a_a254_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a5_a_a254 = inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & inst_aI3_ai_a402 & rtl_a1235

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1235,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a5_a_a254);

rtl_a2099_I : stratix_lcell 
-- Equation(s):
-- rtl_a2099 = rtl_a24878 & (inst_aI3_aacc_a1_a_a5_a_a255 # inst_aI3_aacc_a1_a_a5_a_a254) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_a1_a_a5_a_a255,
	datac => inst_aI3_aacc_c_a0_a_a5_a,
	datad => inst_aI3_aacc_a1_a_a5_a_a254,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2099);

inst_aI3_aMux_455_rtl_910_rtl_1426_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_455_rtl_910_rtl_1426_a1 = inst_aI3_aMux_455_rtl_910_rtl_1426_a0 & (inst_aI3_aacc_c_a0_a_a5_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_455_rtl_910_rtl_1426_a0 & inst_aI2_aTD_c_a3_a & rtl_a2099

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_455_rtl_910_rtl_1426_a0,
	datac => inst_aI3_aacc_c_a0_a_a5_a,
	datad => rtl_a2099,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_455_rtl_910_rtl_1426_a1);

inst_aI3_aacc_a0_a_a5_a_a410_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a5_a_a410 = !inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_455_rtl_910_rtl_1426_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_455_rtl_910_rtl_1426_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a5_a_a410);

inst_aI3_aacc_c_a0_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a5_a_a717 = inst_aI3_aacc_a0_a_a5_a_a13228 # inst_aI3_aacc_a0_a_a5_a_a410 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_754_rtl_913_rtl_1431_a1
-- inst_aI3_aacc_c_a0_a_a5_a = DFFEA(inst_aI3_aacc_a0_a_a5_a_a717, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a5_a_a13228,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aMux_754_rtl_913_rtl_1431_a1,
	datad => inst_aI3_aacc_a0_a_a5_a_a410,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a5_a_a717,
	regout => inst_aI3_aacc_c_a0_a_a5_a);

inst_aI3_aacc_a0_a_a5_a_a718_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a5_a_a718 = inst_aI3_aacc_c_a0_a_a5_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a4809,
	datac => inst_aI3_aacc_c_a0_a_a5_a,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a5_a_a718);

inst_aI3_aacc_i_a0_a_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a5_a_a13228 = inst_aI3_aacc_a0_a_a5_a_a718 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][5]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a5_a_a717,
	datad => inst_aI3_aacc_a0_a_a5_a_a718,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a5_a_a13228);

inst_aI4_aadd_430_rtl_3517_a91_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a91 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI3_aacc_c_a0_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a91);

inst_aI4_aadd_430_rtl_3517_a378_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a378 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a5 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a5_a,
	datab => inst_aI4_aadd_430_a5,
	datac => inst_aI4_aadd_430_rtl_3517_a2052,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a378);

inst_aI4_aadd_430_rtl_3517_a372_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a372 = inst_aI4_aireg_c_a5_a & (inst_aI4_aadd_430_a5 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a5_a & inst_aI4_aadd_430_a5 & inst_aI4_ai_a544

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a5_a,
	datac => inst_aI4_aadd_430_a5,
	datad => inst_aI4_ai_a544,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a372);

inst_aI4_aireg_i_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a5_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a5_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a372, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a372,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a5_a);

inst_aI4_aireg_c_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a5_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a5_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a91 # inst_aI4_aadd_430_rtl_3517_a378), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FE0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a91,
	datab => inst_aI4_aadd_430_rtl_3517_a378,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aireg_i_a5_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a5_a);

inst_aI5_adaddr_c_a5_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a5_a_a288 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a10_a # inst_aI4_aireg_c_a5_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a5_a = DFFEA(inst_aI4_adaddr_x_a5_a_a288, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a5_a,
	datab => inst3_aaltsyncram_component_aq_a_a10_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_ai_a544,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a5_a_a288,
	regout => inst_aI5_adaddr_c_a5_a);

inst_aI5_ai_a92_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a92 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a5_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a5_a_a288 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI5_adaddr_c_a5_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_adaddr_x_a5_a_a288,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a92);

inst_aI4_adata_exp_x_a1_a_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_x_a1_a_a10 = NRESET_IN_acombout & inst_aI4_adata_exp_c_a1_a & !inst_aI4_adexp_we_c & inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst_aI4_adata_exp_c_a1_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_exp_x_a1_a_a10);

inst_aI3_adata_x_a28_a_a30_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a28_a_a30 = !inst_aI3_areduce_nor_356 & (inst_aI4_adata_exp_x_a1_a_a10 # inst_aI3_aacc_c_a0_a_a1_a & inst_aI4_adexp_we_c)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5540",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_356,
	datab => inst_aI3_aacc_c_a0_a_a1_a,
	datac => inst_aI4_adexp_we_c,
	datad => inst_aI4_adata_exp_x_a1_a_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a28_a_a30);

inst_aI3_adata_x_a28_a_a32_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a28_a_a32 = inst_aI3_adata_x_a28_a_a30 # inst4_aaltsyncram_component_aq_a_a28_a & inst_aI3_adata_x_a0_a_a10780 & !inst_aI4_ai_a2408

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a28_a,
	datab => inst_aI3_adata_x_a28_a_a30,
	datac => inst_aI3_adata_x_a0_a_a10780,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a28_a_a32);

inst_aI3_aMux_731_rtl_775_rtl_1204_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_731_rtl_775_rtl_1204_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a28_a_a32 $ (inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a28_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "9DC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI3_adata_x_a28_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_731_rtl_775_rtl_1204_a0);

inst_aI3_aMux_731_rtl_775_rtl_1204_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_731_rtl_775_rtl_1204_a1 = inst_aI3_aMux_731_rtl_775_rtl_1204_a0 & (inst_aI3_aadd_668_a29 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_731_rtl_775_rtl_1204_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_731_rtl_775_rtl_1204_a0,
	datac => inst_aI3_aadd_627_a28,
	datad => inst_aI3_aadd_668_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_731_rtl_775_rtl_1204_a1);

inst_aI3_aMux_731_rtl_775_rtl_1201_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_731_rtl_775_rtl_1201_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_731_rtl_775_rtl_1204_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI3_aMux_731_rtl_775_rtl_1204_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_731_rtl_775_rtl_1201_a0);

inst_aI3_ai_a96_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a96 = inst_aI3_aacc_c_a0_a_a28_a # inst_aI3_adata_x_a28_a_a32

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI3_adata_x_a28_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a96);

rtl_a4871_I : stratix_lcell 
-- Equation(s):
-- rtl_a4871 = inst_aI3_adata_x_a2_a_a1937 & inst_aI3_aacc_c_a0_a_a32_a & rtl_a24879 # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_558_a1,
	datac => inst_aI3_aacc_c_a0_a_a32_a,
	datad => rtl_a24879,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4871);

inst_aI3_ashift_right_689_a36_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a36 = !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_a251 & rtl_a4871

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_right_689_a251,
	datad => rtl_a4871,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a36);

inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a26_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a28_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_aacc_c_a0_a_a28_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a0);

inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a1 = inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a0 & (inst_aI3_aacc_c_a0_a_a25_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a0 & inst_aI3_aacc_c_a0_a_a27_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a27_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a0,
	datad => inst_aI3_aacc_c_a0_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a1);

inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_20_rtl_133_rtl_298_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_338_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a0);

inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a1 = inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a0 & (inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_left_685_rtl_16_rtl_113_rtl_278_a1,
	datac => inst_aI3_ashift_left_685_rtl_24_rtl_153_rtl_318_a1,
	datad => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a1);

inst_aI3_ashift_left_685_a100_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a100 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_left_685_rtl_12_rtl_93_rtl_257_a1,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_left_685_rtl_28_rtl_173_rtl_337_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a100);

inst_aI3_aMux_731_rtl_775_rtl_1205_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_731_rtl_775_rtl_1205_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a100) # !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a29 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aadd_668_a29,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_ashift_left_685_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_731_rtl_775_rtl_1205_a0);

inst_aI3_aMux_731_rtl_775_rtl_1205_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_731_rtl_775_rtl_1205_a1 = inst_aI3_aMux_731_rtl_775_rtl_1205_a0 & (inst_aI3_ashift_right_689_a36 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_731_rtl_775_rtl_1205_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a96

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a96,
	datac => inst_aI3_ashift_right_689_a36,
	datad => inst_aI3_aMux_731_rtl_775_rtl_1205_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_731_rtl_775_rtl_1205_a1);

rtl_a4860_I : stratix_lcell 
-- Equation(s):
-- rtl_a4860 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a28_a & inst_aI3_adata_x_a28_a_a32 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a28_a,
	datac => inst_aI3_adata_x_a28_a_a32,
	datad => inst_aI3_aadd_627_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4860);

rtl_a5317_I : stratix_lcell 
-- Equation(s):
-- rtl_a5317 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a28_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_amult_677_aauto_generated_aresult_a28_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5317);

rtl_a5322 : stratix_lcell 
-- Equation(s):
-- rtl_a1190 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5317 # !inst_aI3_aMux_963_a0 & rtl_a1190) # !rtl_a25076 & rtl_a1190)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1190,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5317,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1190);

rtl_a4865_I : stratix_lcell 
-- Equation(s):
-- rtl_a4865 = inst_aI2_aTD_c_a3_a & rtl_a1190 # !inst_aI2_aTD_c_a3_a & rtl_a4860

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a4860,
	datad => rtl_a1190,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4865);

inst_aI3_aMux_731_rtl_775_rtl_1201_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_731_rtl_775_rtl_1201_a1 = inst_aI3_aMux_731_rtl_775_rtl_1201_a0 & (inst_aI3_aMux_731_rtl_775_rtl_1205_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_731_rtl_775_rtl_1201_a0 & inst_aI2_aTD_c_a2_a & rtl_a4865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_731_rtl_775_rtl_1201_a0,
	datab => inst_aI3_aMux_731_rtl_775_rtl_1205_a1,
	datac => inst_aI2_aTD_c_a2_a,
	datad => rtl_a4865,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_731_rtl_775_rtl_1201_a1);

rtl_a1451_I : stratix_lcell 
-- Equation(s):
-- rtl_a1451 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a28_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4EE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a27_a,
	datac => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1451);

rtl_a1457_I : stratix_lcell 
-- Equation(s):
-- rtl_a1457 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a29_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a29_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a28_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "44D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a29_a,
	datac => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1457);

rtl_a5327_I : stratix_lcell 
-- Equation(s):
-- rtl_a5327 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a60_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a60_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a60_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a60_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5327);

rtl_a5332 : stratix_lcell 
-- Equation(s):
-- rtl_a1189 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5327 # !inst_aI3_aMux_963_a0 & rtl_a1189) # !rtl_a25076 & rtl_a1189)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => rtl_a1189,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5327,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1189);

inst_aI3_aacc_c_a1_a_a28_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a28_a = DFFEA(inst_aI3_aacc_a1_a_a28_a_a117 # inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1189 & inst_aI3_ai_a402, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_a1_a_a28_a_a117,
	datac => rtl_a1189,
	datad => inst_aI3_ai_a402,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a28_a);

inst_aI3_aacc_a1_a_a28_a_a117_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a28_a_a117 = inst_aI3_aacc_c_a1_a_a28_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a1_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a28_a_a117);

inst_aI3_aacc_a1_a_a28_a_a116_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a28_a_a116 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1189

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1189,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a28_a_a116);

rtl_a1454_I : stratix_lcell 
-- Equation(s):
-- rtl_a1454 = rtl_a24878 & (inst_aI3_aacc_a1_a_a28_a_a117 # inst_aI3_aacc_a1_a_a28_a_a116) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_a1_a_a28_a_a117,
	datac => inst_aI3_aacc_c_a0_a_a28_a,
	datad => inst_aI3_aacc_a1_a_a28_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1454);

inst_aI3_aMux_432_rtl_772_rtl_1196_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_432_rtl_772_rtl_1196_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a1454) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a1457

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a1457,
	datad => rtl_a1454,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_432_rtl_772_rtl_1196_a0);

inst_aI3_aMux_432_rtl_772_rtl_1196_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_432_rtl_772_rtl_1196_a1 = inst_aI3_aMux_432_rtl_772_rtl_1196_a0 & (inst_aI3_aacc_c_a0_a_a28_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_432_rtl_772_rtl_1196_a0 & rtl_a1451 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1451,
	datab => inst_aI3_aacc_c_a0_a_a28_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aMux_432_rtl_772_rtl_1196_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_432_rtl_772_rtl_1196_a1);

inst_aI3_aacc_a0_a_a28_a_a318_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a28_a_a318 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_432_rtl_772_rtl_1196_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_432_rtl_772_rtl_1196_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a28_a_a318);

inst_aI3_aacc_c_a0_a_a28_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a28_a_a487 = inst_aI3_aacc_a0_a_a28_a_a12998 # inst_aI3_aacc_a0_a_a28_a_a318 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_731_rtl_775_rtl_1201_a1
-- inst_aI3_aacc_c_a0_a_a28_a = DFFEA(inst_aI3_aacc_a0_a_a28_a_a487, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a28_a_a12998,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aMux_731_rtl_775_rtl_1201_a1,
	datad => inst_aI3_aacc_a0_a_a28_a_a318,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a28_a_a487,
	regout => inst_aI3_aacc_c_a0_a_a28_a);

inst_aI3_aacc_a0_a_a28_a_a488_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a28_a_a488 = inst_aI3_aacc_c_a0_a_a28_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a4809,
	datac => inst_aI3_ai_a394,
	datad => inst_aI3_aacc_c_a0_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a28_a_a488);

inst_aI3_aacc_i_a0_a_a28_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a28_a_a12998 = inst_aI3_aacc_a0_a_a28_a_a488 # inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI2_aTC_c_a2_a & G1_acc_i[0][28]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a28_a_a487,
	datad => inst_aI3_aacc_a0_a_a28_a_a488,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a28_a_a12998);

inst_aI4_adata_ox_a28_a_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_ox_a28_a_a3 = inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & inst_aI3_aacc_c_a0_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datac => NRESET_IN_acombout,
	datad => inst_aI3_aacc_c_a0_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adata_ox_a28_a_a3);

inst_aI3_adata_x_a15_a_a1004_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a15_a_a1004 = inst_aI4_aiinc_c_a15_a & !inst3_aaltsyncram_component_aq_a_a5_a & !inst3_aaltsyncram_component_aq_a_a7_a & inst3_aaltsyncram_component_aq_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aiinc_c_a15_a,
	datab => inst3_aaltsyncram_component_aq_a_a5_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a15_a_a1004);

inst_aI4_adata_exp_i_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiadata_x_a42_a_a41 = inst_aI4_adexp_we_c & inst_aI3_aacc_c_a0_a_a15_a # !inst_aI4_adexp_we_c & inst_aI4_ai_a83 & inst_aI4_adata_exp_c_a15_a
-- inst_aI4_adata_exp_i_a15_a = DFFEA(inst_aI4_aiadata_x_a42_a_a41, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA40",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adexp_we_c,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adata_exp_c_a15_a,
	datad => inst_aI3_aacc_c_a0_a_a15_a,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiadata_x_a42_a_a41,
	regout => inst_aI4_adata_exp_i_a15_a);

inst_aI4_adata_exp_c_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adata_exp_c_a15_a = DFFEA(inst_aI4_adata_exp_i_a15_a & (inst_aI2_aint_stop_x_a2 # inst_aI4_aiadata_x_a42_a_a41) # !inst_aI4_adata_exp_i_a15_a & !inst_aI2_aint_stop_x_a2 & inst_aI4_aiadata_x_a42_a_a41, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_adata_exp_i_a15_a,
	datac => inst_aI2_aint_stop_x_a2,
	datad => inst_aI4_aiadata_x_a42_a_a41,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_adata_exp_c_a15_a);

inst_aI3_adata_x_a15_a_a1003_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a15_a_a1003 = inst_aI4_adata_exp_c_a15_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a15_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a15_a_a1003);

inst_aI3_adata_x_a15_a_a1007_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a15_a_a1007 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a15_a_a1004 # inst_aI3_adata_x_a15_a_a1003) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a15_a,
	datab => inst_aI3_adata_x_a15_a_a1004,
	datac => inst_aI3_adata_x_a15_a_a1003,
	datad => inst_aI4_areduce_nor_432,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a15_a_a1007);

inst_aI3_adata_x_a15_a_a1018_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a15_a_a1018 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a15_a_a1007 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst4_aaltsyncram_component_aq_a_a15_a,
	datac => inst_aI3_adata_x_a15_a_a1007,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a15_a_a1018);

inst_aI3_ai_a19_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a19 = inst_aI3_aacc_c_a0_a_a15_a $ (inst_aI3_adata_x_a15_a_a1018 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6566",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_adata_x_a15_a_a1018,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a19);

inst_aI3_aMux_744_rtl_853_rtl_1334_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_744_rtl_853_rtl_1334_a0 = inst_aI2_aTD_c_a3_a & (inst_aI3_aadd_627_a15 # inst_aI2_aTD_c_a0_a) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a15_a_a1017

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aadd_627_a15,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a15_a_a1017,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_744_rtl_853_rtl_1334_a0);

inst_aI3_aMux_744_rtl_853_rtl_1334_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_744_rtl_853_rtl_1334_a1 = inst_aI3_aMux_744_rtl_853_rtl_1334_a0 & (inst_aI3_aadd_668_a16 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_744_rtl_853_rtl_1334_a0 & inst_aI3_ai_a19 & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a19,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a16,
	datad => inst_aI3_aMux_744_rtl_853_rtl_1334_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_744_rtl_853_rtl_1334_a1);

inst_aI3_aMux_744_rtl_853_rtl_1331_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_744_rtl_853_rtl_1331_a0 = inst_aI2_aTD_c_a1_a & (inst_aI3_aMux_744_rtl_853_rtl_1334_a1 # inst_aI2_aTD_c_a2_a) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a15_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_aMux_744_rtl_853_rtl_1334_a1,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_744_rtl_853_rtl_1331_a0);

inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_596_a1,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a0);

inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a1 = inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a0 & (inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_595_a1,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_597_a1,
	datad => inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a1);

inst_aI3_ashift_right_689_a113_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a113 = rtl_a4830 & (inst_aI3_ashift_left_685_a249 # inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a1) # !rtl_a4830 & inst_aI3_ashift_left_685_a251 & inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a4830,
	datab => inst_aI3_ashift_left_685_a251,
	datac => inst_aI3_ashift_left_685_a249,
	datad => inst_aI3_ashift_right_689_rtl_372_rtl_465_rtl_709_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a113);

inst_aI3_ai_a83_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a83 = inst_aI3_aacc_c_a0_a_a15_a # inst_aI3_adata_x_a15_a_a1018 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EFEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_adata_x_a15_a_a1018,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI2_adata_is_c_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a83);

inst_aI3_aMux_744_rtl_853_rtl_1335_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_744_rtl_853_rtl_1335_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a83) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a16,
	datad => inst_aI3_ai_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_744_rtl_853_rtl_1335_a0);

inst_aI3_ashift_left_685_a49_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a49 = !inst_aI3_adata_x_a6_a_a737 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1 & !inst_aI3_adata_x_a5_a_a717

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a6_a_a737,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_left_685_rtl_15_rtl_108_rtl_272_a1,
	datad => inst_aI3_adata_x_a5_a_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a49);

inst_aI3_aMux_744_rtl_853_rtl_1335_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_744_rtl_853_rtl_1335_a1 = inst_aI3_aMux_744_rtl_853_rtl_1335_a0 & (inst_aI3_ashift_right_689_a113 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_744_rtl_853_rtl_1335_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a49

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_right_689_a113,
	datac => inst_aI3_aMux_744_rtl_853_rtl_1335_a0,
	datad => inst_aI3_ashift_left_685_a49,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_744_rtl_853_rtl_1335_a1);

rtl_a5045_I : stratix_lcell 
-- Equation(s):
-- rtl_a5045 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a15_a_a1017 & inst_aI3_aacc_c_a0_a_a15_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a15_a_a1017,
	datab => inst_aI3_aadd_627_a15,
	datac => inst_aI3_aacc_c_a0_a_a15_a,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5045);

rtl_a5577_I : stratix_lcell 
-- Equation(s):
-- rtl_a5577 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a15_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a15_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5577);

rtl_a5582 : stratix_lcell 
-- Equation(s):
-- rtl_a1216 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5577 # !inst_aI3_aMux_963_a0 & rtl_a1216) # !rtl_a25076 & rtl_a1216)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1216,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5577,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1216);

rtl_a5050_I : stratix_lcell 
-- Equation(s):
-- rtl_a5050 = inst_aI2_aTD_c_a3_a & rtl_a1216 # !inst_aI2_aTD_c_a3_a & rtl_a5045

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5045,
	datad => rtl_a1216,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5050);

inst_aI3_aMux_744_rtl_853_rtl_1331_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_744_rtl_853_rtl_1331_a1 = inst_aI3_aMux_744_rtl_853_rtl_1331_a0 & (inst_aI3_aMux_744_rtl_853_rtl_1335_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_744_rtl_853_rtl_1331_a0 & inst_aI2_aTD_c_a2_a & rtl_a5050

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_744_rtl_853_rtl_1331_a0,
	datac => inst_aI3_aMux_744_rtl_853_rtl_1335_a1,
	datad => rtl_a5050,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_744_rtl_853_rtl_1331_a1);

rtl_a1835_I : stratix_lcell 
-- Equation(s):
-- rtl_a1835 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a16_a # !inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a16_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7160",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a16_a,
	datad => inst_aI3_aacc_c_a0_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1835);

rtl_a1832_I : stratix_lcell 
-- Equation(s):
-- rtl_a1832 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a15_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "72D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a14_a,
	datad => inst_aI3_aacc_c_a0_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1832);

inst_aI3_aMux_445_rtl_850_rtl_1326_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_445_rtl_850_rtl_1326_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a1832) # !inst_aI2_aTD_c_a0_a & rtl_a1835 & !inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1835,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a1832,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_445_rtl_850_rtl_1326_a0);

rtl_a5587_I : stratix_lcell 
-- Equation(s):
-- rtl_a5587 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a47_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a47_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a47_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a47_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5587);

rtl_a5592 : stratix_lcell 
-- Equation(s):
-- rtl_a1215 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5587 # !inst_aI3_aMux_963_a0 & rtl_a1215) # !rtl_a25076 & rtl_a1215)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => rtl_a1215,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5587,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1215);

inst_aI3_aacc_c_a1_a_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a15_a = DFFEA(inst_aI3_aacc_a1_a_a15_a_a195 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1215, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a15_a_a195,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1215,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a15_a);

inst_aI3_aacc_a1_a_a15_a_a195_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a15_a_a195 = inst_aI3_aacc_c_a1_a_a15_a & (!inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a1_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a15_a_a195);

inst_aI3_aacc_a1_a_a15_a_a194_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a15_a_a194 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1215

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1215,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a15_a_a194);

rtl_a1829_I : stratix_lcell 
-- Equation(s):
-- rtl_a1829 = rtl_a24878 & (inst_aI3_aacc_a1_a_a15_a_a195 # inst_aI3_aacc_a1_a_a15_a_a194) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_c_a0_a_a15_a,
	datac => inst_aI3_aacc_a1_a_a15_a_a195,
	datad => inst_aI3_aacc_a1_a_a15_a_a194,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1829);

inst_aI3_aMux_445_rtl_850_rtl_1326_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_445_rtl_850_rtl_1326_a1 = inst_aI3_aMux_445_rtl_850_rtl_1326_a0 & (inst_aI3_aacc_c_a0_a_a15_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_445_rtl_850_rtl_1326_a0 & inst_aI2_aTD_c_a3_a & rtl_a1829

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_445_rtl_850_rtl_1326_a0,
	datac => inst_aI3_aacc_c_a0_a_a15_a,
	datad => rtl_a1829,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_445_rtl_850_rtl_1326_a1);

inst_aI3_aacc_a0_a_a15_a_a370_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a15_a_a370 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_445_rtl_850_rtl_1326_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_445_rtl_850_rtl_1326_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a15_a_a370);

inst_aI3_aacc_c_a0_a_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a15_a_a617 = inst_aI3_aacc_a0_a_a15_a_a13128 # inst_aI3_aacc_a0_a_a15_a_a370 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_744_rtl_853_rtl_1331_a1
-- inst_aI3_aacc_c_a0_a_a15_a = DFFEA(inst_aI3_aacc_a0_a_a15_a_a617, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a15_a_a13128,
	datac => inst_aI3_aMux_744_rtl_853_rtl_1331_a1,
	datad => inst_aI3_aacc_a0_a_a15_a_a370,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a15_a_a617,
	regout => inst_aI3_aacc_c_a0_a_a15_a);

inst_aI3_aacc_i_a0_a_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a15_a_a13128 = inst_aI3_aacc_a0_a_a15_a_a618 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][15] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a15_a_a618,
	datac => inst_aI3_aacc_a0_a_a15_a_a617,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a15_a_a13128);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a14_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a12_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a14_a,
	datab => inst_aI3_aacc_c_a0_a_a12_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a0 & (inst_aI3_aacc_c_a0_a_a15_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a0 & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a15_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a13_a,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a6_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a4_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a6_a,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a0 & (inst_aI3_aacc_c_a0_a_a7_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a0 & inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_adata_x_a0_a_a400,
	datac => inst_aI3_aacc_c_a0_a_a7_a,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1);

inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1 # inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a0);

inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a1 = inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a0 & (inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a0 & inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_555_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a1);

inst_aI3_ashift_right_689_a124_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a124 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_361_rtl_410_rtl_599_a1,
	datab => inst_aI3_ashift_right_689_a251,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI3_ashift_right_689_rtl_361_rtl_411_rtl_604_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a124);

inst_aI3_ai_a72_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a72 = inst_aI3_aacc_c_a0_a_a4_a # inst_aI3_adata_x_a4_a_a698 # inst_aI2_adata_is_c_a4_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFCE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a4_a,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a4_a_a698,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a72);

rtl_a3720_I : stratix_lcell 
-- Equation(s):
-- rtl_a3720 = !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_aacc_c_a0_a_a0_a & inst_aI3_adata_x_a2_a_a1937 & rtl_a24879

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => rtl_a24879,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3720);

inst_aI3_ashift_left_685_a60_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a60 = inst_aI3_ashift_left_685_a251 & (rtl_a3720 # inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_rtl_4_rtl_53_rtl_218_a1,
	datab => inst_aI3_ashift_left_685_a251,
	datac => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datad => rtl_a3720,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a60);

inst_aI3_aMux_755_rtl_919_rtl_1445_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_755_rtl_919_rtl_1445_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a60) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a5

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a5,
	datad => inst_aI3_ashift_left_685_a60,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_755_rtl_919_rtl_1445_a0);

inst_aI3_aMux_755_rtl_919_rtl_1445_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_755_rtl_919_rtl_1445_a1 = inst_aI3_aMux_755_rtl_919_rtl_1445_a0 & (inst_aI3_ashift_right_689_a124 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_755_rtl_919_rtl_1445_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a72

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a124,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_ai_a72,
	datad => inst_aI3_aMux_755_rtl_919_rtl_1445_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_755_rtl_919_rtl_1445_a1);

inst_aI3_aMux_755_rtl_919_rtl_1444_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_755_rtl_919_rtl_1444_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a4_a_a697 $ (inst_aI3_aacc_c_a0_a_a4_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_adata_x_a4_a_a697,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_755_rtl_919_rtl_1444_a0);

inst_aI3_aMux_755_rtl_919_rtl_1444_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_755_rtl_919_rtl_1444_a1 = inst_aI3_aMux_755_rtl_919_rtl_1444_a0 & (inst_aI3_aadd_668_a5 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_755_rtl_919_rtl_1444_a0 & inst_aI3_aadd_627_a4 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_627_a4,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a5,
	datad => inst_aI3_aMux_755_rtl_919_rtl_1444_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_755_rtl_919_rtl_1444_a1);

inst_aI3_aMux_755_rtl_919_rtl_1441_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_755_rtl_919_rtl_1441_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_755_rtl_919_rtl_1444_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a4_a,
	datad => inst_aI3_aMux_755_rtl_919_rtl_1444_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_755_rtl_919_rtl_1441_a0);

rtl_a5166_I : stratix_lcell 
-- Equation(s):
-- rtl_a5166 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a4_a & inst_aI3_adata_x_a4_a_a697 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_aadd_627_a4,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5166);

rtl_a5797_I : stratix_lcell 
-- Equation(s):
-- rtl_a5797 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a4_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a4_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5797);

rtl_a5802 : stratix_lcell 
-- Equation(s):
-- rtl_a1238 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5797 # !rtl_a25076 & rtl_a1238) # !inst_aI3_aMux_963_a0 & rtl_a1238)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a25076,
	datac => rtl_a1238,
	datad => rtl_a5797,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1238);

rtl_a5171_I : stratix_lcell 
-- Equation(s):
-- rtl_a5171 = inst_aI2_aTD_c_a3_a & rtl_a1238 # !inst_aI2_aTD_c_a3_a & rtl_a5166

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5166,
	datad => rtl_a1238,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5171);

inst_aI3_aMux_755_rtl_919_rtl_1441_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_755_rtl_919_rtl_1441_a1 = inst_aI3_aMux_755_rtl_919_rtl_1441_a0 & (inst_aI3_aMux_755_rtl_919_rtl_1445_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_755_rtl_919_rtl_1441_a0 & inst_aI2_aTD_c_a2_a & rtl_a5171

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_755_rtl_919_rtl_1445_a1,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_755_rtl_919_rtl_1441_a0,
	datad => rtl_a5171,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_755_rtl_919_rtl_1441_a1);

rtl_a2126_I : stratix_lcell 
-- Equation(s):
-- rtl_a2126 = inst_aI2_aTD_c_a2_a & (inst_aI2_aTD_c_a1_a $ inst_aI3_aacc_c_a0_a_a4_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5ACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_aacc_c_a0_a_a4_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2126);

rtl_a2132_I : stratix_lcell 
-- Equation(s):
-- rtl_a2132 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a5_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a5_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0AAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2132);

rtl_a5807_I : stratix_lcell 
-- Equation(s):
-- rtl_a5807 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a36_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a36_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a36_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a36_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5807);

rtl_a5812 : stratix_lcell 
-- Equation(s):
-- rtl_a1237 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5807 # !inst_aI3_aMux_963_a0 & rtl_a1237) # !rtl_a25076 & rtl_a1237)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a1237,
	datad => rtl_a5807,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1237);

inst_aI3_aacc_c_a1_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a4_a = DFFEA(inst_aI3_aacc_a1_a_a4_a_a261 # inst_aI3_ai_a402 & rtl_a1237 & inst_aI3_aacc_a1_a_a31_a_a12952, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_aacc_a1_a_a4_a_a261,
	datac => rtl_a1237,
	datad => inst_aI3_aacc_a1_a_a31_a_a12952,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a4_a);

inst_aI3_aacc_a1_a_a4_a_a261_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a4_a_a261 = inst_aI3_aacc_c_a1_a_a4_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a1_a_a4_a,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => rtl_a25076,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a4_a_a261);

inst_aI3_aacc_a1_a_a4_a_a260_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a4_a_a260 = inst_aI3_ai_a402 & rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a1237

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => rtl_a1237,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a4_a_a260);

rtl_a2129_I : stratix_lcell 
-- Equation(s):
-- rtl_a2129 = rtl_a24878 & (inst_aI3_aacc_a1_a_a4_a_a261 # inst_aI3_aacc_a1_a_a4_a_a260) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a4_a_a261,
	datad => inst_aI3_aacc_a1_a_a4_a_a260,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2129);

inst_aI3_aMux_456_rtl_916_rtl_1436_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_456_rtl_916_rtl_1436_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a2129) # !inst_aI2_aTD_c_a3_a & rtl_a2132 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2132,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a2129,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_456_rtl_916_rtl_1436_a0);

inst_aI3_aMux_456_rtl_916_rtl_1436_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_456_rtl_916_rtl_1436_a1 = inst_aI3_aMux_456_rtl_916_rtl_1436_a0 & (inst_aI3_aacc_c_a0_a_a4_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_456_rtl_916_rtl_1436_a0 & inst_aI2_aTD_c_a0_a & rtl_a2126

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2126,
	datad => inst_aI3_aMux_456_rtl_916_rtl_1436_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_456_rtl_916_rtl_1436_a1);

inst_aI3_aacc_a0_a_a4_a_a414_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a4_a_a414 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_456_rtl_916_rtl_1436_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_456_rtl_916_rtl_1436_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a4_a_a414);

inst_aI3_aacc_c_a0_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a4_a_a727 = inst_aI3_aacc_a0_a_a4_a_a13238 # inst_aI3_aacc_a0_a_a4_a_a414 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_755_rtl_919_rtl_1441_a1
-- inst_aI3_aacc_c_a0_a_a4_a = DFFEA(inst_aI3_aacc_a0_a_a4_a_a727, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a4_a_a13238,
	datac => inst_aI3_aMux_755_rtl_919_rtl_1441_a1,
	datad => inst_aI3_aacc_a0_a_a4_a_a414,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a4_a_a727,
	regout => inst_aI3_aacc_c_a0_a_a4_a);

inst_aI3_aacc_i_a0_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a4_a_a13238 = inst_aI3_aacc_a0_a_a4_a_a728 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][4] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a4_a_a728,
	datac => inst_aI3_aacc_a0_a_a4_a_a727,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a4_a_a13238);

rtl_a2159_I : stratix_lcell 
-- Equation(s):
-- rtl_a2159 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a4_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a4_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0CCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2159);

rtl_a2156_I : stratix_lcell 
-- Equation(s):
-- rtl_a2156 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a3_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7B48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a3_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2156);

inst_aI3_aMux_457_rtl_922_rtl_1446_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_457_rtl_922_rtl_1446_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a2156) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a2159

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a2159,
	datad => rtl_a2156,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_457_rtl_922_rtl_1446_a0);

rtl_a5827_I : stratix_lcell 
-- Equation(s):
-- rtl_a5827 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a35_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a35_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a35_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a35_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5827);

rtl_a5832 : stratix_lcell 
-- Equation(s):
-- rtl_a1239 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5827 # !rtl_a25076 & rtl_a1239) # !inst_aI3_aMux_963_a0 & rtl_a1239)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1239,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5827,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1239);

inst_aI3_aacc_c_a1_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a3_a = DFFEA(inst_aI3_aacc_a1_a_a3_a_a267 # inst_aI3_ai_a402 & inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1239, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a3_a_a267,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1239,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a3_a);

inst_aI3_aacc_a1_a_a3_a_a267_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a3_a_a267 = inst_aI3_aacc_c_a1_a_a3_a & (!inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a1_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a3_a_a267);

inst_aI3_aacc_a1_a_a3_a_a266_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a3_a_a266 = rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & inst_aI3_ai_a402 & rtl_a1239

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1239,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a3_a_a266);

rtl_a2153_I : stratix_lcell 
-- Equation(s):
-- rtl_a2153 = rtl_a24878 & (inst_aI3_aacc_a1_a_a3_a_a267 # inst_aI3_aacc_a1_a_a3_a_a266) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_a1_a_a3_a_a267,
	datac => inst_aI3_aacc_c_a0_a_a3_a,
	datad => inst_aI3_aacc_a1_a_a3_a_a266,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2153);

inst_aI3_aMux_457_rtl_922_rtl_1446_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_457_rtl_922_rtl_1446_a1 = inst_aI3_aMux_457_rtl_922_rtl_1446_a0 & (inst_aI3_aacc_c_a0_a_a3_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_457_rtl_922_rtl_1446_a0 & inst_aI2_aTD_c_a3_a & rtl_a2153

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_457_rtl_922_rtl_1446_a0,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a2153,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_457_rtl_922_rtl_1446_a1);

inst_aI3_aacc_a0_a_a3_a_a418_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a3_a_a418 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_457_rtl_922_rtl_1446_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI3_aMux_916_rtl_1695_a0,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_457_rtl_922_rtl_1446_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a3_a_a418);

inst_aI3_ashift_left_685_a132_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a132 = !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 & inst_aI3_ashift_right_689_a251

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_left_685_rtl_3_rtl_48_rtl_213_a1,
	datac => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datad => inst_aI3_ashift_right_689_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a132);

inst_aI3_ai_a71_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a71 = inst_aI3_aacc_c_a0_a_a3_a # inst_aI3_adata_x_a3_a_a1867 # inst_aI2_adata_is_c_a3_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FCFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_adata_x_a3_a_a1867,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a71);

inst_aI3_aMux_756_rtl_925_rtl_1455_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_756_rtl_925_rtl_1455_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a71) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a4,
	datad => inst_aI3_ai_a71,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_756_rtl_925_rtl_1455_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a4_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a3_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_aacc_c_a0_a_a4_a,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a0 & (inst_aI3_aacc_c_a0_a_a6_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a0 & inst_aI3_aacc_c_a0_a_a5_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_adata_x_a1_a_a412,
	datac => inst_aI3_aacc_c_a0_a_a6_a,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a1);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1) # !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_590_a1,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_592_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a0);

inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a1 = inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a0 & (inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a0 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1 & inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a0,
	datab => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_591_a1,
	datac => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_593_a1,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a1);

inst_aI3_ashift_right_689_a125_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a125 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_right_689_rtl_360_rtl_405_rtl_589_a1,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_right_689_rtl_360_rtl_406_rtl_594_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a125);

inst_aI3_aMux_756_rtl_925_rtl_1455_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_756_rtl_925_rtl_1455_a1 = inst_aI3_aMux_756_rtl_925_rtl_1455_a0 & (inst_aI3_ashift_right_689_a125 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_756_rtl_925_rtl_1455_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a132

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_ashift_left_685_a132,
	datac => inst_aI3_aMux_756_rtl_925_rtl_1455_a0,
	datad => inst_aI3_ashift_right_689_a125,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_756_rtl_925_rtl_1455_a1);

inst_aI3_aMux_756_rtl_925_rtl_1454_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_756_rtl_925_rtl_1454_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_aadd_627_a3) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a3_a_a1865 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => inst_aI3_aadd_627_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_756_rtl_925_rtl_1454_a0);

inst_aI3_ai_a7_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a7 = inst_aI3_aacc_c_a0_a_a3_a $ (inst_aI3_adata_x_a3_a_a1867 # inst_aI2_adata_is_c_a3_a & !inst_aI3_areduce_nor_356)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3C36",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_adata_x_a3_a_a1867,
	datad => inst_aI3_areduce_nor_356,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a7);

inst_aI3_aMux_756_rtl_925_rtl_1454_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_756_rtl_925_rtl_1454_a1 = inst_aI3_aMux_756_rtl_925_rtl_1454_a0 & (inst_aI3_aadd_668_a4 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_756_rtl_925_rtl_1454_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aMux_756_rtl_925_rtl_1454_a0,
	datac => inst_aI3_aadd_668_a4,
	datad => inst_aI3_ai_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_756_rtl_925_rtl_1454_a1);

inst_aI3_aMux_756_rtl_925_rtl_1451_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_756_rtl_925_rtl_1451_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_756_rtl_925_rtl_1454_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aMux_756_rtl_925_rtl_1454_a1,
	datad => inst_aI3_aacc_c_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_756_rtl_925_rtl_1451_a0);

rtl_a5177_I : stratix_lcell 
-- Equation(s):
-- rtl_a5177 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a3_a & inst_aI3_adata_x_a3_a_a1865 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a3

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_aadd_627_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5177);

rtl_a5817_I : stratix_lcell 
-- Equation(s):
-- rtl_a5817 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a3_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a3_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5817);

rtl_a5822 : stratix_lcell 
-- Equation(s):
-- rtl_a1240 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5817 # !inst_aI3_aMux_963_a0 & rtl_a1240) # !rtl_a25076 & rtl_a1240)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1240,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5817,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1240);

rtl_a5182_I : stratix_lcell 
-- Equation(s):
-- rtl_a5182 = inst_aI2_aTD_c_a3_a & rtl_a1240 # !inst_aI2_aTD_c_a3_a & rtl_a5177

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5177,
	datad => rtl_a1240,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5182);

inst_aI3_aMux_756_rtl_925_rtl_1451_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_756_rtl_925_rtl_1451_a1 = inst_aI3_aMux_756_rtl_925_rtl_1451_a0 & (inst_aI3_aMux_756_rtl_925_rtl_1455_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_756_rtl_925_rtl_1451_a0 & inst_aI2_aTD_c_a2_a & rtl_a5182

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_756_rtl_925_rtl_1455_a1,
	datac => inst_aI3_aMux_756_rtl_925_rtl_1451_a0,
	datad => rtl_a5182,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_756_rtl_925_rtl_1451_a1);

inst_aI3_aacc_c_a0_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a3_a_a737 = inst_aI3_aacc_a0_a_a3_a_a13248 # inst_aI3_aacc_a0_a_a3_a_a418 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_756_rtl_925_rtl_1451_a1
-- inst_aI3_aacc_c_a0_a_a3_a = DFFEA(inst_aI3_aacc_a0_a_a3_a_a737, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a3_a_a13248,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aacc_a0_a_a3_a_a418,
	datad => inst_aI3_aMux_756_rtl_925_rtl_1451_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a3_a_a737,
	regout => inst_aI3_aacc_c_a0_a_a3_a);

inst_aI3_aacc_i_a0_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a3_a_a13248 = inst_aI3_aacc_a0_a_a3_a_a738 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][3] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a3_a_a738,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a3_a_a737,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a3_a_a13248);

inst_aI4_aadd_430_rtl_3517_a97_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a97 = inst_aI3_aacc_c_a0_a_a3_a & inst_aI4_aireg_we_c

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI4_aireg_we_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a97);

inst_aI4_aadd_430_rtl_3517_a398_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a398 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a3 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aadd_430_rtl_3517_a2052,
	datab => inst_aI4_aadd_430_a3,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aireg_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a398);

inst_aI4_aadd_430_rtl_3517_a392_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a392 = inst_aI4_aireg_c_a3_a & (inst_aI4_aadd_430_a3 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a3_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a3

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a3_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a392);

inst_aI4_aireg_i_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a3_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a3_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a392, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI4_aireg_we_c,
	datad => inst_aI4_aadd_430_rtl_3517_a392,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a3_a);

inst_aI4_aireg_c_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a3_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a3_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a97 # inst_aI4_aadd_430_rtl_3517_a398), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FE32",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a97,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_aadd_430_rtl_3517_a398,
	datad => inst_aI4_aireg_i_a3_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a3_a);

inst_aI5_adaddr_c_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a3_a_a302 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a8_a # inst_aI4_aireg_c_a3_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a3_a = DFFEA(inst_aI4_adaddr_x_a3_a_a302, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F800",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a3_a,
	datab => inst_aI4_ai_a544,
	datac => inst3_aaltsyncram_component_aq_a_a8_a,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a3_a_a302,
	regout => inst_aI5_adaddr_c_a3_a);

inst_aI5_ai_a98_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a98 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a3_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a3_a_a302) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a83,
	datab => inst_aI5_adaddr_c_a3_a,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI4_adaddr_x_a3_a_a302,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a98);

inst_aI3_adata_x_a2_a_a1939_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a2_a_a1939 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a2_a_a1927 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a10780,
	datab => inst_aI3_adata_x_a2_a_a1927,
	datac => inst4_aaltsyncram_component_aq_a_a2_a,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a2_a_a1939);

inst_aI3_aMux_757_rtl_931_rtl_1464_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_757_rtl_931_rtl_1464_a0 = inst_aI2_aTD_c_a3_a & inst_aI2_aTD_c_a0_a # !inst_aI2_aTD_c_a3_a & (inst_aI3_adata_x_a2_a_a1937 $ (inst_aI3_aacc_c_a0_a_a2_a & inst_aI2_aTD_c_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F60A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI2_aTD_c_a3_a,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_757_rtl_931_rtl_1464_a0);

inst_aI3_aMux_757_rtl_931_rtl_1464_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_757_rtl_931_rtl_1464_a1 = inst_aI3_aMux_757_rtl_931_rtl_1464_a0 & (inst_aI3_aadd_668_a3 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_757_rtl_931_rtl_1464_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_aadd_627_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_668_a3,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_627_a2,
	datad => inst_aI3_aMux_757_rtl_931_rtl_1464_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_757_rtl_931_rtl_1464_a1);

inst_aI3_aMux_757_rtl_931_rtl_1461_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_757_rtl_931_rtl_1461_a0 = inst_aI2_aTD_c_a1_a & (inst_aI3_aMux_757_rtl_931_rtl_1464_a1 # inst_aI2_aTD_c_a2_a) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a2_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI3_aMux_757_rtl_931_rtl_1464_a1,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_757_rtl_931_rtl_1461_a0);

inst_aI3_ai_a70_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a70 = inst_aI3_adata_x_a2_a_a1939 # inst_aI3_aacc_c_a0_a_a2_a # inst_aI2_adata_is_c_a2_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a2_a,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_adata_x_a2_a_a1939,
	datad => inst_aI3_aacc_c_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a70);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a4_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a2_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI3_aacc_c_a0_a_a4_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a0 & (inst_aI3_aacc_c_a0_a_a5_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a0 & inst_aI3_aacc_c_a0_a_a3_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_adata_x_a0_a_a400,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a1);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1) # !inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a1 & !inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_580_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_581_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a0);

inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a1 = inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a0 & (inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a0 & inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_583_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_582_a1,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a1);

inst_aI3_ashift_right_689_a126_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a126 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_right_689_rtl_359_rtl_400_rtl_579_a1,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_right_689_rtl_359_rtl_401_rtl_584_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a126);

inst_aI3_ashift_left_685_a131_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a131 = !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 & inst_aI3_ashift_right_689_a251

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => inst_aI3_ashift_left_685_rtl_2_rtl_43_rtl_208_a9,
	datac => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datad => inst_aI3_ashift_right_689_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a131);

inst_aI3_aMux_757_rtl_931_rtl_1465_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_757_rtl_931_rtl_1465_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # inst_aI3_ashift_left_685_a131) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_668_a3

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_ashift_left_685_a131,
	datad => inst_aI3_aadd_668_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_757_rtl_931_rtl_1465_a0);

inst_aI3_aMux_757_rtl_931_rtl_1465_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_757_rtl_931_rtl_1465_a1 = inst_aI3_aMux_757_rtl_931_rtl_1465_a0 & (inst_aI3_ashift_right_689_a126 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_757_rtl_931_rtl_1465_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a70

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_ai_a70,
	datac => inst_aI3_ashift_right_689_a126,
	datad => inst_aI3_aMux_757_rtl_931_rtl_1465_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_757_rtl_931_rtl_1465_a1);

rtl_a5188_I : stratix_lcell 
-- Equation(s):
-- rtl_a5188 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a2_a & inst_aI3_adata_x_a2_a_a1937 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI3_aadd_627_a2,
	datac => inst_aI3_aacc_c_a0_a_a2_a,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5188);

rtl_a5837_I : stratix_lcell 
-- Equation(s):
-- rtl_a5837 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a2_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a2_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5837);

rtl_a5842 : stratix_lcell 
-- Equation(s):
-- rtl_a1242 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5837 # !inst_aI3_aMux_963_a0 & rtl_a1242) # !rtl_a25076 & rtl_a1242)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1242,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5837,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1242);

rtl_a5193_I : stratix_lcell 
-- Equation(s):
-- rtl_a5193 = inst_aI2_aTD_c_a3_a & rtl_a1242 # !inst_aI2_aTD_c_a3_a & rtl_a5188

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5188,
	datad => rtl_a1242,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5193);

inst_aI3_aMux_757_rtl_931_rtl_1461_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_757_rtl_931_rtl_1461_a1 = inst_aI3_aMux_757_rtl_931_rtl_1461_a0 & (inst_aI3_aMux_757_rtl_931_rtl_1465_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_757_rtl_931_rtl_1461_a0 & inst_aI2_aTD_c_a2_a & rtl_a5193

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_757_rtl_931_rtl_1461_a0,
	datac => inst_aI3_aMux_757_rtl_931_rtl_1465_a1,
	datad => rtl_a5193,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_757_rtl_931_rtl_1461_a1);

rtl_a2180_I : stratix_lcell 
-- Equation(s):
-- rtl_a2180 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a2_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7B48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2180);

rtl_a2186_I : stratix_lcell 
-- Equation(s):
-- rtl_a2186 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a3_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a3_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "50E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a3_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2186);

rtl_a5847_I : stratix_lcell 
-- Equation(s):
-- rtl_a5847 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a34_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a34_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a34_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a34_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5847);

rtl_a5852 : stratix_lcell 
-- Equation(s):
-- rtl_a1241 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5847 # !rtl_a25076 & rtl_a1241) # !inst_aI3_aMux_963_a0 & rtl_a1241)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_963_a0,
	datab => rtl_a1241,
	datac => rtl_a5847,
	datad => rtl_a25076,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1241);

inst_aI3_aacc_c_a1_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a2_a = DFFEA(inst_aI3_aacc_a1_a_a31_a_a12952 & (inst_aI3_ai_a402 & rtl_a1241 # !inst_aI3_ai_a402 & inst_aI3_aacc_c_a1_a_a2_a) # !inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_aacc_c_a1_a_a2_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_c_a1_a_a2_a,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1241,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a2_a);

inst_aI3_aacc_a1_a_a2_a_a273_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a2_a_a273 = inst_aI3_aacc_c_a1_a_a2_a & (!inst_aI3_ai_a402 # !rtl_a25076 # !inst_aI3_aacc_a1_a_a31_a_a12941)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => inst_aI3_aacc_c_a1_a_a2_a,
	datac => rtl_a25076,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a2_a_a273);

inst_aI3_aacc_a1_a_a2_a_a272_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a2_a_a272 = inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & inst_aI3_ai_a402 & rtl_a1241

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1241,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a2_a_a272);

rtl_a2183_I : stratix_lcell 
-- Equation(s):
-- rtl_a2183 = rtl_a24878 & (inst_aI3_aacc_a1_a_a2_a_a273 # inst_aI3_aacc_a1_a_a2_a_a272) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI3_aacc_a1_a_a2_a_a273,
	datac => rtl_a24878,
	datad => inst_aI3_aacc_a1_a_a2_a_a272,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2183);

inst_aI3_aMux_458_rtl_928_rtl_1456_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_458_rtl_928_rtl_1456_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a2183) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a2186

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2186,
	datad => rtl_a2183,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_458_rtl_928_rtl_1456_a0);

inst_aI3_aMux_458_rtl_928_rtl_1456_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_458_rtl_928_rtl_1456_a1 = inst_aI3_aMux_458_rtl_928_rtl_1456_a0 & (inst_aI3_aacc_c_a0_a_a2_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_458_rtl_928_rtl_1456_a0 & inst_aI2_aTD_c_a0_a & rtl_a2180

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a2_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2180,
	datad => inst_aI3_aMux_458_rtl_928_rtl_1456_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_458_rtl_928_rtl_1456_a1);

inst_aI3_aacc_a0_a_a2_a_a422_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a2_a_a422 = inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI2_aTC_c_a2_a & !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_458_rtl_928_rtl_1456_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI3_aMux_458_rtl_928_rtl_1456_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a2_a_a422);

inst_aI3_aacc_c_a0_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a2_a_a747 = inst_aI3_aacc_a0_a_a2_a_a13258 # inst_aI3_aacc_a0_a_a2_a_a422 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_757_rtl_931_rtl_1461_a1
-- inst_aI3_aacc_c_a0_a_a2_a = DFFEA(inst_aI3_aacc_a0_a_a2_a_a747, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a2_a_a13258,
	datac => inst_aI3_aMux_757_rtl_931_rtl_1461_a1,
	datad => inst_aI3_aacc_a0_a_a2_a_a422,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a2_a_a747,
	regout => inst_aI3_aacc_c_a0_a_a2_a);

inst_aI3_aacc_a0_a_a2_a_a748_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a2_a_a748 = inst_aI3_aacc_c_a0_a_a2_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => inst_aI3_ai_a394,
	datac => rtl_a4809,
	datad => inst_aI3_aacc_c_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a2_a_a748);

inst_aI3_aacc_i_a0_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a2_a_a13258 = inst_aI3_aacc_a0_a_a2_a_a748 # inst_aI3_aacc_a0_a_a32_a_a12834 & inst_aI2_aTC_c_a2_a & G1_acc_i[0][2]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a32_a_a12834,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aacc_a0_a_a2_a_a747,
	datad => inst_aI3_aacc_a0_a_a2_a_a748,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a2_a_a13258);

rtl_a2213_I : stratix_lcell 
-- Equation(s):
-- rtl_a2213 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a2_a & !inst_aI2_aTD_c_a2_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a2_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0CCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2213);

inst_aI3_aMux_459_rtl_934_rtl_1466_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_459_rtl_934_rtl_1466_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # rtl_a2210) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & rtl_a2213

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => rtl_a2210,
	datac => rtl_a2213,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_459_rtl_934_rtl_1466_a0);

rtl_a5867_I : stratix_lcell 
-- Equation(s):
-- rtl_a5867 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a33_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a33_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a33_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a33_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5867);

rtl_a5872 : stratix_lcell 
-- Equation(s):
-- rtl_a1243 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5867 # !inst_aI3_aMux_963_a0 & rtl_a1243) # !rtl_a25076 & rtl_a1243)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1243,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5867,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1243);

inst_aI3_aacc_c_a1_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a1_a = DFFEA(inst_aI3_ai_a402 & (inst_aI3_aacc_a1_a_a31_a_a12952 & rtl_a1243 # !inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_aacc_c_a1_a_a1_a) # !inst_aI3_ai_a402 & inst_aI3_aacc_c_a1_a_a1_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_c_a1_a_a1_a,
	datab => inst_aI3_ai_a402,
	datac => inst_aI3_aacc_a1_a_a31_a_a12952,
	datad => rtl_a1243,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a1_a);

inst_aI3_aacc_a1_a_a1_a_a279_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a1_a_a279 = inst_aI3_aacc_c_a1_a_a1_a & (!inst_aI3_aacc_a1_a_a31_a_a12941 # !inst_aI3_ai_a402 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a1_a_a1_a,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_a1_a_a31_a_a12941,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a1_a_a279);

inst_aI3_aacc_a1_a_a1_a_a278_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a1_a_a278 = inst_aI3_ai_a402 & rtl_a25076 & inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a1243

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a25076,
	datac => inst_aI3_aacc_a1_a_a31_a_a12941,
	datad => rtl_a1243,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a1_a_a278);

rtl_a2207_I : stratix_lcell 
-- Equation(s):
-- rtl_a2207 = rtl_a24878 & (inst_aI3_aacc_a1_a_a1_a_a279 # inst_aI3_aacc_a1_a_a1_a_a278) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => rtl_a24878,
	datac => inst_aI3_aacc_a1_a_a1_a_a279,
	datad => inst_aI3_aacc_a1_a_a1_a_a278,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2207);

inst_aI3_aMux_459_rtl_934_rtl_1466_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_459_rtl_934_rtl_1466_a1 = inst_aI3_aMux_459_rtl_934_rtl_1466_a0 & (inst_aI3_aacc_c_a0_a_a1_a # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_459_rtl_934_rtl_1466_a0 & inst_aI2_aTD_c_a3_a & rtl_a2207

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_aMux_459_rtl_934_rtl_1466_a0,
	datac => inst_aI2_aTD_c_a3_a,
	datad => rtl_a2207,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_459_rtl_934_rtl_1466_a1);

inst_aI3_aacc_a0_a_a1_a_a426_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a1_a_a426 = !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_459_rtl_934_rtl_1466_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_459_rtl_934_rtl_1466_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a1_a_a426);

inst_aI3_ashift_left_685_a130_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a130 = inst_aI3_ashift_right_689_a251 & !inst_aI3_adata_x_a4_a_a697 & rtl_a4859 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a251,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => rtl_a4859,
	datad => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a130);

inst_aI3_ai_a69_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a69 = inst_aI3_aacc_c_a0_a_a1_a # inst_aI3_adata_x_a1_a_a10845 # inst_aI2_adata_is_c_a1_a & !inst_aI3_areduce_nor_356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFCE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_adata_is_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a1_a,
	datac => inst_aI3_areduce_nor_356,
	datad => inst_aI3_adata_x_a1_a_a10845,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a69);

inst_aI3_aMux_758_rtl_937_rtl_1475_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_758_rtl_937_rtl_1475_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a69) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a0_a,
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_ai_a69,
	datad => inst_aI3_aadd_668_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_758_rtl_937_rtl_1475_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a0 = inst_aI3_adata_x_a0_a_a400 & (inst_aI3_aacc_c_a0_a_a2_a # inst_aI3_adata_x_a1_a_a412) # !inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a1_a & !inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a0 & (inst_aI3_aacc_c_a0_a_a4_a # !inst_aI3_adata_x_a1_a_a412) # !inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a0 & inst_aI3_aacc_c_a0_a_a3_a & inst_aI3_adata_x_a1_a_a412

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a4_a,
	datab => inst_aI3_aacc_c_a0_a_a3_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a1);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a0 = inst_aI3_adata_x_a3_a_a1865 & (inst_aI3_adata_x_a2_a_a1937 # inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1) # !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a1 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_570_a1,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_adata_x_a2_a_a1937,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_572_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a0);

inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a1 = inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a0 & (inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1 # !inst_aI3_adata_x_a2_a_a1937) # !inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a0 & inst_aI3_adata_x_a2_a_a1937 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_573_a1,
	datac => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_571_a1,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a1);

inst_aI3_ashift_right_689_a127_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a127 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_a251,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_right_689_rtl_358_rtl_396_rtl_574_a1,
	datad => inst_aI3_ashift_right_689_rtl_358_rtl_395_rtl_569_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a127);

inst_aI3_aMux_758_rtl_937_rtl_1475_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_758_rtl_937_rtl_1475_a1 = inst_aI3_aMux_758_rtl_937_rtl_1475_a0 & (inst_aI3_ashift_right_689_a127 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_758_rtl_937_rtl_1475_a0 & inst_aI3_ashift_left_685_a130 & inst_aI2_aTD_c_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_left_685_a130,
	datab => inst_aI3_aMux_758_rtl_937_rtl_1475_a0,
	datac => inst_aI2_aTD_c_a3_a,
	datad => inst_aI3_ashift_right_689_a127,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_758_rtl_937_rtl_1475_a1);

inst_aI3_aMux_758_rtl_937_rtl_1474_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_758_rtl_937_rtl_1474_a0 = inst_aI2_aTD_c_a3_a & (inst_aI3_aadd_627_a1 # inst_aI2_aTD_c_a0_a) # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a1_a_a412 & !inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a412,
	datab => inst_aI3_aadd_627_a1,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_758_rtl_937_rtl_1474_a0);

inst_aI3_ai_a5_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a5 = inst_aI3_aacc_c_a0_a_a1_a $ (inst_aI3_adata_x_a1_a_a10845 # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4B5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a1_a_a10845,
	datab => inst_aI3_areduce_nor_356,
	datac => inst_aI3_aacc_c_a0_a_a1_a,
	datad => inst_aI2_adata_is_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a5);

inst_aI3_aMux_758_rtl_937_rtl_1474_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_758_rtl_937_rtl_1474_a1 = inst_aI3_aMux_758_rtl_937_rtl_1474_a0 & (inst_aI3_aadd_668_a2 # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_758_rtl_937_rtl_1474_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_ai_a5

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aadd_668_a2,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aMux_758_rtl_937_rtl_1474_a0,
	datad => inst_aI3_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_758_rtl_937_rtl_1474_a1);

inst_aI3_aMux_758_rtl_937_rtl_1471_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_758_rtl_937_rtl_1471_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # inst_aI3_aMux_758_rtl_937_rtl_1474_a1) # !inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI3_aacc_c_a0_a_a1_a,
	datad => inst_aI3_aMux_758_rtl_937_rtl_1474_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_758_rtl_937_rtl_1471_a0);

rtl_a5199_I : stratix_lcell 
-- Equation(s):
-- rtl_a5199 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_adata_x_a1_a_a412 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a1_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a1,
	datad => inst_aI3_adata_x_a1_a_a412,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5199);

rtl_a5857_I : stratix_lcell 
-- Equation(s):
-- rtl_a5857 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a1_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a1_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5857);

rtl_a5862 : stratix_lcell 
-- Equation(s):
-- rtl_a1244 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5857 # !rtl_a25076 & rtl_a1244) # !inst_aI3_aMux_963_a0 & rtl_a1244)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1244,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5857,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1244);

rtl_a5204_I : stratix_lcell 
-- Equation(s):
-- rtl_a5204 = inst_aI2_aTD_c_a3_a & rtl_a1244 # !inst_aI2_aTD_c_a3_a & rtl_a5199

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5199,
	datad => rtl_a1244,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5204);

inst_aI3_aMux_758_rtl_937_rtl_1471_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_758_rtl_937_rtl_1471_a1 = inst_aI3_aMux_758_rtl_937_rtl_1471_a0 & (inst_aI3_aMux_758_rtl_937_rtl_1475_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_758_rtl_937_rtl_1471_a0 & inst_aI2_aTD_c_a2_a & rtl_a5204

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_758_rtl_937_rtl_1475_a1,
	datac => inst_aI3_aMux_758_rtl_937_rtl_1471_a0,
	datad => rtl_a5204,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_758_rtl_937_rtl_1471_a1);

inst_aI3_aacc_c_a0_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a1_a_a757 = inst_aI3_aacc_a0_a_a1_a_a13268 # inst_aI3_aacc_a0_a_a1_a_a426 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_758_rtl_937_rtl_1471_a1
-- inst_aI3_aacc_c_a0_a_a1_a = DFFEA(inst_aI3_aacc_a0_a_a1_a_a757, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFC",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a31_a_a12832,
	datab => inst_aI3_aacc_a0_a_a1_a_a13268,
	datac => inst_aI3_aacc_a0_a_a1_a_a426,
	datad => inst_aI3_aMux_758_rtl_937_rtl_1471_a1,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a1_a_a757,
	regout => inst_aI3_aacc_c_a0_a_a1_a);

inst_aI3_aacc_i_a0_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a1_a_a13268 = inst_aI3_aacc_a0_a_a1_a_a758 # inst_aI2_aTC_c_a2_a & G1_acc_i[0][1] & inst_aI3_aacc_a0_a_a32_a_a12834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a1_a_a758,
	datac => inst_aI3_aacc_a0_a_a1_a_a757,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a1_a_a13268);

inst_aI4_aiinc_i_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_x_a1_a_a11 = inst_aI4_aiinc_we_c & inst_aI3_aacc_c_a0_a_a1_a # !inst_aI4_aiinc_we_c & inst_aI4_ai_a83 & inst_aI4_aiinc_c_a1_a
-- inst_aI4_aiinc_i_a1_a = DFFEA(inst_aI4_aiinc_x_a1_a_a11, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F088",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aiinc_c_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a1_a,
	datad => inst_aI4_aiinc_we_c,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aiinc_x_a1_a_a11,
	regout => inst_aI4_aiinc_i_a1_a);

inst_aI4_aiinc_c_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aiinc_c_a1_a = DFFEA(inst_aI4_aiinc_i_a1_a & (inst_aI4_aiinc_x_a1_a_a11 # inst_aI2_aint_stop_x_a2) # !inst_aI4_aiinc_i_a1_a & inst_aI4_aiinc_x_a1_a_a11 & !inst_aI2_aint_stop_x_a2, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI4_aiinc_i_a1_a,
	datac => inst_aI4_aiinc_x_a1_a_a11,
	datad => inst_aI2_aint_stop_x_a2,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aiinc_c_a1_a);

inst_aI4_aadd_430_rtl_3517_a418_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a418 = inst_aI4_aadd_430_rtl_3517_a2052 & (inst_aI4_ai_a544 & inst_aI4_aadd_430_a1 # !inst_aI4_ai_a544 & inst_aI4_aireg_c_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a1_a,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aadd_430_a1,
	datad => inst_aI4_aadd_430_rtl_3517_a2052,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a418);

inst_aI4_aadd_430_rtl_3517_a103_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a103 = inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aireg_we_c,
	datac => inst_aI3_aacc_c_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a103);

inst_aI4_aadd_430_rtl_3517_a412_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_aadd_430_rtl_3517_a412 = inst_aI4_aireg_c_a1_a & (inst_aI4_aadd_430_a1 # !inst_aI4_ai_a544) # !inst_aI4_aireg_c_a1_a & inst_aI4_ai_a544 & inst_aI4_aadd_430_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI4_aireg_c_a1_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_aadd_430_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_aadd_430_rtl_3517_a412);

inst_aI4_aireg_i_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_i_a1_a = DFFEA(inst_aI4_aireg_we_c & inst_aI3_aacc_c_a0_a_a1_a # !inst_aI4_aireg_we_c & inst_aI4_ai_a83 & inst_aI4_aadd_430_rtl_3517_a412, GLOBAL(CLK_IN_acombout), VCC, , inst_aI4_aireg_i_a26_a_a26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_aireg_we_c,
	datac => inst_aI3_aacc_c_a0_a_a1_a,
	datad => inst_aI4_aadd_430_rtl_3517_a412,
	aclr => GND,
	ena => inst_aI4_aireg_i_a26_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_i_a1_a);

inst_aI4_aireg_c_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_aireg_c_a1_a = DFFEA(inst_aI2_aint_stop_x_a2 & inst_aI4_aireg_i_a1_a # !inst_aI2_aint_stop_x_a2 & (inst_aI4_aadd_430_rtl_3517_a418 # inst_aI4_aadd_430_rtl_3517_a103), GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FE32",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aadd_430_rtl_3517_a418,
	datab => inst_aI2_aint_stop_x_a2,
	datac => inst_aI4_aadd_430_rtl_3517_a103,
	datad => inst_aI4_aireg_i_a1_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI4_aireg_c_a1_a);

inst_aI5_adaddr_c_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a1_a_a316 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a6_a # inst_aI4_aireg_c_a1_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a1_a = DFFEA(inst_aI4_adaddr_x_a1_a_a316, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C888",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aireg_c_a1_a,
	datad => inst_aI4_ai_a544,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a1_a_a316,
	regout => inst_aI5_adaddr_c_a1_a);

inst_aI5_ai_a104_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a104 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a1_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a1_a_a316 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a1_a,
	datab => inst_aI4_andre_x_a26,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_adaddr_x_a1_a_a316,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a104);

inst_aI3_adata_x_a0_a_a744_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a0_a_a744 = inst3_aaltsyncram_component_aq_a_a6_a & inst_aI4_aiinc_c_a0_a & !inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_aiinc_c_a0_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a0_a_a744);

inst_aI3_adata_x_a0_a_a743_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a0_a_a743 = inst_aI4_adata_exp_c_a0_a & (inst3_aaltsyncram_component_aq_a_a7_a # inst3_aaltsyncram_component_aq_a_a5_a # !inst3_aaltsyncram_component_aq_a_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst_aI4_adata_exp_c_a0_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a0_a_a743);

inst_aI3_adata_x_a0_a_a747_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a0_a_a747 = inst_aI4_areduce_nor_432 & (inst_aI3_adata_x_a0_a_a744 # inst_aI3_adata_x_a0_a_a743) # !inst_aI4_areduce_nor_432 & inst_aI4_aireg_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_aireg_c_a0_a,
	datab => inst_aI3_adata_x_a0_a_a744,
	datac => inst_aI4_areduce_nor_432,
	datad => inst_aI3_adata_x_a0_a_a743,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a0_a_a747);

inst_aI3_adata_x_a0_a_a10816_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_adata_x_a0_a_a10816 = inst_aI3_adata_x_a0_a_a10780 & (inst_aI4_ai_a2408 & inst_aI3_adata_x_a0_a_a747 # !inst_aI4_ai_a2408 & inst4_aaltsyncram_component_aq_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst4_aaltsyncram_component_aq_a_a0_a,
	datab => inst_aI3_adata_x_a0_a_a10780,
	datac => inst_aI3_adata_x_a0_a_a747,
	datad => inst_aI4_ai_a2408,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_adata_x_a0_a_a10816);

rtl_a5221_I : stratix_lcell 
-- Equation(s):
-- rtl_a5221 = inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a1 # !inst_aI2_aTD_c_a3_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => inst_aI3_aadd_668_a1,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5221);

rtl_a5226_I : stratix_lcell 
-- Equation(s):
-- rtl_a5226 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a & rtl_a5221 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a0) # !inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a0 # !inst_aI2_aTD_c_a0_a & rtl_a5221)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F960",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_627_a0,
	datad => rtl_a5221,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5226);

inst_aI3_aMux_759_rtl_943_rtl_1481_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_759_rtl_943_rtl_1481_a0 = inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a # rtl_a5226) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a0_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => rtl_a5226,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_759_rtl_943_rtl_1481_a0);

inst_aI3_ai_a68_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a68 = inst_aI3_adata_x_a0_a_a10816 # inst_aI3_aacc_c_a0_a_a0_a # !inst_aI3_areduce_nor_356 & inst_aI2_adata_is_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFDC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_356,
	datab => inst_aI3_adata_x_a0_a_a10816,
	datac => inst_aI2_adata_is_c_a0_a,
	datad => inst_aI3_aacc_c_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a68);

inst_aI3_aMux_759_rtl_943_rtl_1485_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_759_rtl_943_rtl_1485_a0 = inst_aI2_aTD_c_a0_a & (inst_aI2_aTD_c_a3_a # inst_aI3_ai_a68) # !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a3_a & inst_aI3_aadd_668_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aadd_668_a1,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_ai_a68,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_759_rtl_943_rtl_1485_a0);

inst_aI3_ashift_left_685_a129_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_left_685_a129 = !inst_aI3_adata_x_a4_a_a697 & rtl_a3371 & inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5 & inst_aI3_ashift_right_689_a251

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a4_a_a697,
	datab => rtl_a3371,
	datac => inst_aI3_ashift_left_685_rtl_10_rtl_83_rtl_247_a5,
	datad => inst_aI3_ashift_right_689_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_left_685_a129);

inst_aI3_ashift_right_689_a276_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a276 = !inst_aI3_adata_x_a3_a_a1865 & !inst_aI3_adata_x_a4_a_a697 & inst_aI3_adata_x_a5_a_a717 & !inst_aI3_adata_x_a2_a_a1937

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a3_a_a1865,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_adata_x_a5_a_a717,
	datad => inst_aI3_adata_x_a2_a_a1937,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a276);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a0 = inst_aI3_adata_x_a1_a_a412 & (inst_aI3_aacc_c_a0_a_a2_a # inst_aI3_adata_x_a0_a_a400) # !inst_aI3_adata_x_a1_a_a412 & inst_aI3_aacc_c_a0_a_a0_a & !inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a2_a,
	datac => inst_aI3_adata_x_a1_a_a412,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a0 & (inst_aI3_aacc_c_a0_a_a3_a # !inst_aI3_adata_x_a0_a_a400) # !inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a0 & inst_aI3_aacc_c_a0_a_a1_a & inst_aI3_adata_x_a0_a_a400

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a3_a,
	datab => inst_aI3_aacc_c_a0_a_a1_a,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a0,
	datad => inst_aI3_adata_x_a0_a_a400,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a1);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a0 = inst_aI3_adata_x_a2_a_a1937 & (inst_aI3_adata_x_a3_a_a1865 # inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1) # !inst_aI3_adata_x_a2_a_a1937 & !inst_aI3_adata_x_a3_a_a1865 & inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a2_a_a1937,
	datab => inst_aI3_adata_x_a3_a_a1865,
	datac => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_551_a1,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_550_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a0);

inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a1 = inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a0 & (inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1 # !inst_aI3_adata_x_a3_a_a1865) # !inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a0 & inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1 & inst_aI3_adata_x_a3_a_a1865

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_553_a1,
	datab => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_552_a1,
	datac => inst_aI3_adata_x_a3_a_a1865,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a1);

inst_aI3_ashift_right_689_a282_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a282 = inst_aI3_ashift_right_689_a251 & (inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1 # !inst_aI3_adata_x_a4_a_a697 & inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ashift_right_689_rtl_357_rtl_391_rtl_554_a1,
	datab => inst_aI3_adata_x_a4_a_a697,
	datac => inst_aI3_ashift_right_689_a251,
	datad => inst_aI3_ashift_right_689_rtl_357_rtl_390_rtl_549_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a282);

inst_aI3_ashift_right_689_a128_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ashift_right_689_a128 = inst_aI3_ashift_right_689_a282 # rtl_a3372 & inst_aI3_ashift_right_689_a276 & !inst_aI3_adata_x_a6_a_a737

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0F8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3372,
	datab => inst_aI3_ashift_right_689_a276,
	datac => inst_aI3_ashift_right_689_a282,
	datad => inst_aI3_adata_x_a6_a_a737,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ashift_right_689_a128);

inst_aI3_aMux_759_rtl_943_rtl_1485_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_759_rtl_943_rtl_1485_a1 = inst_aI3_aMux_759_rtl_943_rtl_1485_a0 & (inst_aI3_ashift_right_689_a128 # !inst_aI2_aTD_c_a3_a) # !inst_aI3_aMux_759_rtl_943_rtl_1485_a0 & inst_aI2_aTD_c_a3_a & inst_aI3_ashift_left_685_a129

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI3_aMux_759_rtl_943_rtl_1485_a0,
	datac => inst_aI3_ashift_left_685_a129,
	datad => inst_aI3_ashift_right_689_a128,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_759_rtl_943_rtl_1485_a1);

rtl_a5210_I : stratix_lcell 
-- Equation(s):
-- rtl_a5210 = inst_aI2_aTD_c_a0_a & inst_aI3_adata_x_a0_a_a400 & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_adata_x_a0_a_a400,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_aadd_627_a0,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5210);

rtl_a5877_I : stratix_lcell 
-- Equation(s):
-- rtl_a5877 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a0_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_681_aauto_generated_aresult_a0_a,
	datad => inst_aI3_amult_677_aauto_generated_aresult_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5877);

rtl_a5882 : stratix_lcell 
-- Equation(s):
-- rtl_a1246 = LCELL(inst_aI3_aMux_963_a0 & (rtl_a25076 & rtl_a5877 # !rtl_a25076 & rtl_a1246) # !inst_aI3_aMux_963_a0 & rtl_a1246)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1246,
	datab => inst_aI3_aMux_963_a0,
	datac => rtl_a25076,
	datad => rtl_a5877,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1246);

rtl_a5215_I : stratix_lcell 
-- Equation(s):
-- rtl_a5215 = inst_aI2_aTD_c_a3_a & rtl_a1246 # !inst_aI2_aTD_c_a3_a & rtl_a5210

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => rtl_a5210,
	datad => rtl_a1246,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5215);

inst_aI3_aMux_759_rtl_943_rtl_1481_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_759_rtl_943_rtl_1481_a1 = inst_aI3_aMux_759_rtl_943_rtl_1481_a0 & (inst_aI3_aMux_759_rtl_943_rtl_1485_a1 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_759_rtl_943_rtl_1481_a0 & inst_aI2_aTD_c_a2_a & rtl_a5215

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_759_rtl_943_rtl_1481_a0,
	datab => inst_aI3_aMux_759_rtl_943_rtl_1485_a1,
	datac => inst_aI2_aTD_c_a2_a,
	datad => rtl_a5215,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_759_rtl_943_rtl_1481_a1);

inst_aI3_aMux_460_rtl_940_rtl_1478_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_460_rtl_940_rtl_1478_a9 = inst_aI2_aTD_c_a2_a & (inst_aI3_aacc_c_a0_a_a0_a $ inst_aI2_aTD_c_a1_a) # !inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a32_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4B48",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a1_a,
	datad => inst_aI3_aacc_c_a0_a_a32_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_460_rtl_940_rtl_1478_a9);

rtl_a2237_I : stratix_lcell 
-- Equation(s):
-- rtl_a2237 = inst_aI2_aTD_c_a1_a & !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a1_a # !inst_aI2_aTD_c_a1_a & (inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a1_a # !inst_aI2_aTD_c_a2_a & inst_aI3_aacc_c_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "5E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI3_aacc_c_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2237);

rtl_a5887_I : stratix_lcell 
-- Equation(s):
-- rtl_a5887 = inst_aI2_aTD_c_a0_a & inst_aI3_amult_681_aauto_generated_aresult_a32_a # !inst_aI2_aTD_c_a0_a & inst_aI3_amult_677_aauto_generated_aresult_a32_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_amult_677_aauto_generated_aresult_a32_a,
	datad => inst_aI3_amult_681_aauto_generated_aresult_a32_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5887);

rtl_a5892 : stratix_lcell 
-- Equation(s):
-- rtl_a1245 = LCELL(rtl_a25076 & (inst_aI3_aMux_963_a0 & rtl_a5887 # !inst_aI3_aMux_963_a0 & rtl_a1245) # !rtl_a25076 & rtl_a1245)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1245,
	datab => rtl_a25076,
	datac => inst_aI3_aMux_963_a0,
	datad => rtl_a5887,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1245);

inst_aI3_aacc_c_a1_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a1_a_a0_a = DFFEA(inst_aI3_aacc_a1_a_a31_a_a12952 & (inst_aI3_ai_a402 & rtl_a1245 # !inst_aI3_ai_a402 & inst_aI3_aacc_c_a1_a_a0_a) # !inst_aI3_aacc_a1_a_a31_a_a12952 & inst_aI3_aacc_c_a1_a_a0_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a1_a_a31_a_a12952,
	datab => inst_aI3_aacc_c_a1_a_a0_a,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1245,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a1_a_a0_a);

inst_aI3_aacc_a1_a_a0_a_a285_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a0_a_a285 = inst_aI3_aacc_c_a1_a_a0_a & (!inst_aI3_ai_a402 # !inst_aI3_aacc_a1_a_a31_a_a12941 # !rtl_a25076)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25076,
	datab => inst_aI3_aacc_a1_a_a31_a_a12941,
	datac => inst_aI3_ai_a402,
	datad => inst_aI3_aacc_c_a1_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a0_a_a285);

inst_aI3_aacc_a1_a_a0_a_a284_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a1_a_a0_a_a284 = inst_aI3_aacc_a1_a_a31_a_a12941 & rtl_a25076 & inst_aI3_ai_a402 & rtl_a1245

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_a1_a_a31_a_a12941,
	datab => rtl_a25076,
	datac => inst_aI3_ai_a402,
	datad => rtl_a1245,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a1_a_a0_a_a284);

rtl_a2234_I : stratix_lcell 
-- Equation(s):
-- rtl_a2234 = rtl_a24878 & (inst_aI3_aacc_a1_a_a0_a_a285 # inst_aI3_aacc_a1_a_a0_a_a284) # !rtl_a24878 & inst_aI3_aacc_c_a0_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24878,
	datab => inst_aI3_aacc_a1_a_a0_a_a285,
	datac => inst_aI3_aacc_c_a0_a_a0_a,
	datad => inst_aI3_aacc_a1_a_a0_a_a284,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2234);

inst_aI3_aMux_460_rtl_940_rtl_1476_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_460_rtl_940_rtl_1476_a0 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a # rtl_a2234) # !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & rtl_a2237

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => rtl_a2237,
	datad => rtl_a2234,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_460_rtl_940_rtl_1476_a0);

inst_aI3_aMux_460_rtl_940_rtl_1476_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_460_rtl_940_rtl_1476_a1 = inst_aI3_aMux_460_rtl_940_rtl_1476_a0 & (inst_aI3_aacc_c_a0_a_a0_a # !inst_aI2_aTD_c_a0_a) # !inst_aI3_aMux_460_rtl_940_rtl_1476_a0 & inst_aI2_aTD_c_a0_a & inst_aI3_aMux_460_rtl_940_rtl_1478_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aMux_460_rtl_940_rtl_1478_a9,
	datad => inst_aI3_aMux_460_rtl_940_rtl_1476_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_460_rtl_940_rtl_1476_a1);

inst_aI3_aacc_a0_a_a0_a_a430_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a0_a_a430 = !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aacc_a0_a_a32_a_a12834 & !inst_aI2_aTC_c_a2_a & inst_aI3_aMux_460_rtl_940_rtl_1476_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aMux_460_rtl_940_rtl_1476_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a0_a_a430);

inst_aI3_aacc_c_a0_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a0_a_a767 = inst_aI3_aacc_a0_a_a0_a_a13278 # inst_aI3_aacc_a0_a_a0_a_a430 # inst_aI3_aacc_a0_a_a31_a_a12832 & inst_aI3_aMux_759_rtl_943_rtl_1481_a1
-- inst_aI3_aacc_c_a0_a_a0_a = DFFEA(inst_aI3_aacc_a0_a_a0_a_a767, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFEA",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a0_a_a13278,
	datab => inst_aI3_aacc_a0_a_a31_a_a12832,
	datac => inst_aI3_aMux_759_rtl_943_rtl_1481_a1,
	datad => inst_aI3_aacc_a0_a_a0_a_a430,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a0_a_a767,
	regout => inst_aI3_aacc_c_a0_a_a0_a);

inst_aI3_aacc_a0_a_a0_a_a768_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a0_a_a768 = inst_aI3_aacc_c_a0_a_a0_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "7020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_ai_a402,
	datab => rtl_a4809,
	datac => inst_aI3_aacc_c_a0_a_a0_a,
	datad => inst_aI3_ai_a394,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a0_a_a768);

inst_aI3_aacc_i_a0_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a0_a_a13278 = inst_aI3_aacc_a0_a_a0_a_a768 # inst_aI2_aTC_c_a2_a & inst_aI3_aacc_a0_a_a32_a_a12834 & G1_acc_i[0][0]

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a2_a,
	datab => inst_aI3_aacc_a0_a_a32_a_a12834,
	datac => inst_aI3_aacc_a0_a_a0_a_a767,
	datad => inst_aI3_aacc_a0_a_a0_a_a768,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a0_a_a13278);

rtl_a5247_I : stratix_lcell 
-- Equation(s):
-- rtl_a5247 = inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a0_a # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a32_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => inst_aI3_aacc_c_a0_a_a0_a,
	datac => inst_aI3_aacc_c_a0_a_a32_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5247);

rtl_a5252_I : stratix_lcell 
-- Equation(s):
-- rtl_a5252 = rtl_a5247 & (inst_aI3_aacc_c_a0_a_a31_a # !inst_aI2_aTD_c_a0_a) # !rtl_a5247 & inst_aI3_aacc_c_a0_a_a31_a & inst_aI2_aTD_c_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a5247,
	datac => inst_aI3_aacc_c_a0_a_a31_a,
	datad => inst_aI2_aTD_c_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5252);

inst_aI3_aMux_428_rtl_958_rtl_1489_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_428_rtl_958_rtl_1489_a0 = inst_aI2_aTD_c_a3_a & (rtl_a5244 # inst_aI2_aTD_c_a2_a) # !inst_aI2_aTD_c_a3_a & rtl_a5252 & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a5244,
	datab => rtl_a5252,
	datac => inst_aI2_aTD_c_a2_a,
	datad => inst_aI2_aTD_c_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_428_rtl_958_rtl_1489_a0);

inst_aI3_aMux_428_rtl_958_rtl_1489_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_428_rtl_958_rtl_1489_a1 = inst_aI3_aMux_428_rtl_958_rtl_1489_a0 & (inst_aI3_aacc_c_a0_a_a32_a # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_428_rtl_958_rtl_1489_a0 & inst_aI2_aTD_c_a2_a & inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_428_rtl_958_rtl_1489_a0,
	datac => inst_aI3_aacc_c_a0_a_a32_a,
	datad => inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_428_rtl_958_rtl_1489_a1);

inst_aI3_aadd_668_a33_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_668_a33 = !(!inst_aI3_aadd_668_a31COUT & inst_aI3_aadd_668_a32COUT0) # (inst_aI3_aadd_668_a31COUT & inst_aI3_aadd_668_a32COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "0F0F",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => inst_aI3_aadd_668_a31COUT,
	cin0 => inst_aI3_aadd_668_a32COUT0,
	cin1 => inst_aI3_aadd_668_a32COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_668_a33);

inst_aI3_aadd_627_a32_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aadd_627_a32 = !(!inst_aI3_aadd_627_a30COUT & inst_aI3_aadd_627_a31COUT0) # (inst_aI3_aadd_627_a30COUT & inst_aI3_aadd_627_a31COUT1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	lut_mask => "0F0F",
	cin_used => "true",
	cin0_used => "true",
	cin1_used => "true",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => inst_aI3_aadd_627_a30COUT,
	cin0 => inst_aI3_aadd_627_a31COUT0,
	cin1 => inst_aI3_aadd_627_a31COUT1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aadd_627_a32);

rtl_a5237_I : stratix_lcell 
-- Equation(s):
-- rtl_a5237 = inst_aI2_aTD_c_a3_a & (inst_aI2_aTD_c_a0_a & !inst_aI3_aadd_668_a33 # !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a33,
	datad => inst_aI3_aadd_627_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5237);

inst_aI3_aMux_727_rtl_961_rtl_1494_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_727_rtl_961_rtl_1494_a0 = inst_aI2_aTD_c_a1_a & (rtl_a5237 # inst_aI2_aTD_c_a2_a) # !inst_aI2_aTD_c_a1_a & inst_aI3_aacc_c_a0_a_a32_a & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a1_a,
	datab => rtl_a5237,
	datac => inst_aI3_aacc_c_a0_a_a32_a,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_727_rtl_961_rtl_1494_a0);

rtl_a326_I : stratix_lcell 
-- Equation(s):
-- rtl_a326 = inst_aI2_aTD_c_a3_a # inst_aI2_aTD_c_a0_a # inst_aI3_aadd_668_a33

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aadd_668_a33,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a326);

rtl_a3376_I : stratix_lcell 
-- Equation(s):
-- rtl_a3376 = !inst_aI2_aTD_c_a3_a & !inst_aI2_aTD_c_a0_a & inst_aI3_aadd_627_a32

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_aadd_627_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3376);

inst_aI3_aMux_727_rtl_961_rtl_1494_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_727_rtl_961_rtl_1494_a1 = inst_aI3_aMux_727_rtl_961_rtl_1494_a0 & (!rtl_a326 # !inst_aI2_aTD_c_a2_a) # !inst_aI3_aMux_727_rtl_961_rtl_1494_a0 & inst_aI2_aTD_c_a2_a & rtl_a3376

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "6E4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI3_aMux_727_rtl_961_rtl_1494_a0,
	datac => rtl_a326,
	datad => rtl_a3376,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_727_rtl_961_rtl_1494_a1);

inst_aI3_aacc_a0_a_a32_a_a802_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a32_a_a802 = !inst_aI2_aTC_c_a2_a & (inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_727_rtl_961_rtl_1494_a1 # !inst_aI3_aMux_916_rtl_1695_a0 & inst_aI3_aMux_428_rtl_958_rtl_1489_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3210",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_916_rtl_1695_a0,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_aMux_428_rtl_958_rtl_1489_a1,
	datad => inst_aI3_aMux_727_rtl_961_rtl_1494_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a32_a_a802);

inst_aI3_aacc_a0_a_a32_a_a812_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a32_a_a812 = inst_aI3_aacc_c_a0_a_a32_a & (inst_aI3_ai_a402 & !rtl_a4809 # !inst_aI3_ai_a402 & inst_aI3_ai_a394)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0A88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a32_a,
	datab => inst_aI3_ai_a394,
	datac => rtl_a4809,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a32_a_a812);

inst_aI3_aacc_i_a0_a_a32_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a32_a_a811 = inst_aI3_aacc_a0_a_a32_a_a812 # inst_aI3_aacc_a0_a_a32_a_a12834 & (inst_aI3_aacc_a0_a_a32_a_a785 # inst_aI3_aacc_a0_a_a32_a_a802)
-- inst_aI3_aacc_i_a0_a_a32_a = DFFEA(inst_aI3_aacc_a0_a_a32_a_a811, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , inst_aI2_aint_start_c, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FEF0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI3_aacc_a0_a_a32_a_a785,
	datab => inst_aI3_aacc_a0_a_a32_a_a802,
	datac => inst_aI3_aacc_a0_a_a32_a_a812,
	datad => inst_aI3_aacc_a0_a_a32_a_a12834,
	aclr => NOT_NRESET_IN_acombout,
	ena => inst_aI2_aint_start_c,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a32_a_a811,
	regout => inst_aI3_aacc_i_a0_a_a32_a);

inst_aI3_aacc_a0_a_a32_a_a785_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_a0_a_a32_a_a785 = inst_aI2_aTC_c_a2_a & inst_aI3_aacc_i_a0_a_a32_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI3_aacc_i_a0_a_a32_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aacc_a0_a_a32_a_a785);

inst_aI3_aacc_c_a0_a_a32_a_aI : stratix_lcell 
-- Equation(s):
-- rtl_a25000 = !inst_aI2_aTD_c_a2_a & inst_aI2_aTD_c_a0_a & !G1_acc_c[0][32] & inst_aI2_aTD_c_a1_a
-- inst_aI3_aacc_c_a0_a_a32_a = DFFEA(inst_aI3_aacc_a0_a_a32_a_a811, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "0400",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTD_c_a2_a,
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aacc_a0_a_a32_a_a811,
	datad => inst_aI2_aTD_c_a1_a,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25000,
	regout => inst_aI3_aacc_c_a0_a_a32_a);

inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3 = inst_aI2_aTD_c_a0_a & inst_aI3_aacc_c_a0_a_a32_a & !inst_aI2_aTD_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a0_a,
	datac => inst_aI3_aacc_c_a0_a_a32_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3);

rtl_a25291_I : stratix_lcell 
-- Equation(s):
-- rtl_a25291 = inst_aI2_aTD_c_a3_a & !inst_aI2_aTC_c_a2_a & !inst_aI2_aTD_c_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "000C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a3_a,
	datac => inst_aI2_aTC_c_a2_a,
	datad => inst_aI2_aTD_c_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25291);

rtl_a1168_I : stratix_lcell 
-- Equation(s):
-- rtl_a1168 = rtl_a25291 & inst_aI2_aTD_c_a1_a & inst_aI3_aMux_916_rtl_1695_a0 & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a25291,
	datab => inst_aI2_aTD_c_a1_a,
	datac => inst_aI3_aMux_916_rtl_1695_a0,
	datad => inst_aI2_aTD_c_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1168);

rtl_a965_I : stratix_lcell 
-- Equation(s):
-- rtl_a965 = inst_aI3_aacc_c_a0_a_a31_a $ inst_aI2_aTD_c_a0_a $ inst_aI3_adata_x_a31_a_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "9966",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a31_a,
	datab => inst_aI2_aTD_c_a0_a,
	datad => inst_aI3_adata_x_a31_a_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a965);

rtl_a1389_I : stratix_lcell 
-- Equation(s):
-- rtl_a1389 = !rtl_a965 & rtl_a1168 & (inst_aI3_aacc_a0_a_a31_a_a457 $ inst_aI3_aacc_c_a0_a_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0440",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a965,
	datab => rtl_a1168,
	datac => inst_aI3_aacc_a0_a_a31_a_a457,
	datad => inst_aI3_aacc_c_a0_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1389);

inst_aI3_aacc_c_a2_a_a32_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI3_aacc_c_a2_a_a32_a = DFFEA(rtl_a1389 # !rtl_a1168 & inst_aI3_aacc_c_a2_a_a32_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , inst_aI3_ai_a402, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FF30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => rtl_a1168,
	datac => inst_aI3_aacc_c_a2_a_a32_a,
	datad => rtl_a1389,
	aclr => NOT_NRESET_IN_acombout,
	ena => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI3_aacc_c_a2_a_a32_a);

rtl_a1180_I : stratix_lcell 
-- Equation(s):
-- rtl_a1180 = inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a1_a & (inst_aI3_aacc_c_a2_a_a32_a $ inst_aI2_aTD_c_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0048",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a2_a_a32_a,
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1180);

rtl_a25019_I : stratix_lcell 
-- Equation(s):
-- rtl_a25019 = rtl_a25000 # rtl_a1180 # inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3 & !inst_aI2_aTD_c_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aMux_475_rtl_737_rtl_1164_rtl_2835_a3,
	datab => inst_aI2_aTD_c_a2_a,
	datac => rtl_a25000,
	datad => rtl_a1180,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25019);

rtl_a24990_I : stratix_lcell 
-- Equation(s):
-- rtl_a24990 = !inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a0_a & !inst_aI2_aTD_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a24990);

rtl_a24994_I : stratix_lcell 
-- Equation(s):
-- rtl_a24994 = !inst_aI2_aTD_c_a2_a & !inst_aI2_aTD_c_a0_a & inst_aI2_aTD_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTD_c_a2_a,
	datac => inst_aI2_aTD_c_a0_a,
	datad => inst_aI2_aTD_c_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a24994);

inst_aI3_areduce_nor_424_a139_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a139 = inst_aI3_aacc_c_a0_a_a13_a # inst_aI3_aacc_c_a0_a_a15_a # inst_aI3_aacc_c_a0_a_a12_a # inst_aI3_aacc_c_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a13_a,
	datab => inst_aI3_aacc_c_a0_a_a15_a,
	datac => inst_aI3_aacc_c_a0_a_a12_a,
	datad => inst_aI3_aacc_c_a0_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a139);

inst_aI3_areduce_nor_424_a214_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a214 = inst_aI3_aacc_c_a0_a_a0_a # inst_aI3_aacc_c_a0_a_a1_a # inst_aI3_aacc_c_a0_a_a3_a # inst_aI3_aacc_c_a0_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a0_a,
	datab => inst_aI3_aacc_c_a0_a_a1_a,
	datac => inst_aI3_aacc_c_a0_a_a3_a,
	datad => inst_aI3_aacc_c_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a214);

inst_aI3_areduce_nor_424_a185_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a185 = inst_aI3_aacc_c_a0_a_a5_a # inst_aI3_aacc_c_a0_a_a6_a # inst_aI3_aacc_c_a0_a_a4_a # inst_aI3_aacc_c_a0_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a5_a,
	datab => inst_aI3_aacc_c_a0_a_a6_a,
	datac => inst_aI3_aacc_c_a0_a_a4_a,
	datad => inst_aI3_aacc_c_a0_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a185);

inst_aI3_areduce_nor_424_a160_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a160 = inst_aI3_aacc_c_a0_a_a8_a # inst_aI3_aacc_c_a0_a_a11_a # inst_aI3_aacc_c_a0_a_a9_a # inst_aI3_aacc_c_a0_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a8_a,
	datab => inst_aI3_aacc_c_a0_a_a11_a,
	datac => inst_aI3_aacc_c_a0_a_a9_a,
	datad => inst_aI3_aacc_c_a0_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a160);

inst_aI3_areduce_nor_424_a268_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a268 = inst_aI3_areduce_nor_424_a139 # inst_aI3_areduce_nor_424_a214 # inst_aI3_areduce_nor_424_a185 # inst_aI3_areduce_nor_424_a160

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_424_a139,
	datab => inst_aI3_areduce_nor_424_a214,
	datac => inst_aI3_areduce_nor_424_a185,
	datad => inst_aI3_areduce_nor_424_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a268);

inst_aI3_areduce_nor_424_a122_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a122 = inst_aI3_aacc_c_a0_a_a17_a # inst_aI3_aacc_c_a0_a_a19_a # inst_aI3_aacc_c_a0_a_a16_a # inst_aI3_aacc_c_a0_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a17_a,
	datab => inst_aI3_aacc_c_a0_a_a19_a,
	datac => inst_aI3_aacc_c_a0_a_a16_a,
	datad => inst_aI3_aacc_c_a0_a_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a122);

inst_aI3_areduce_nor_424_a95_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a95 = inst_aI3_aacc_c_a0_a_a30_a # inst_aI3_aacc_c_a0_a_a31_a # inst_aI3_aacc_c_a0_a_a29_a # inst_aI3_aacc_c_a0_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a30_a,
	datab => inst_aI3_aacc_c_a0_a_a31_a,
	datac => inst_aI3_aacc_c_a0_a_a29_a,
	datad => inst_aI3_aacc_c_a0_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a95);

inst_aI3_areduce_nor_424_a100_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a100 = inst_aI3_aacc_c_a0_a_a26_a # inst_aI3_aacc_c_a0_a_a24_a # inst_aI3_aacc_c_a0_a_a27_a # inst_aI3_aacc_c_a0_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a26_a,
	datab => inst_aI3_aacc_c_a0_a_a24_a,
	datac => inst_aI3_aacc_c_a0_a_a27_a,
	datad => inst_aI3_aacc_c_a0_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a100);

inst_aI3_areduce_nor_424_a109_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a109 = inst_aI3_aacc_c_a0_a_a23_a # inst_aI3_aacc_c_a0_a_a22_a # inst_aI3_aacc_c_a0_a_a20_a # inst_aI3_aacc_c_a0_a_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_aacc_c_a0_a_a23_a,
	datab => inst_aI3_aacc_c_a0_a_a22_a,
	datac => inst_aI3_aacc_c_a0_a_a20_a,
	datad => inst_aI3_aacc_c_a0_a_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a109);

inst_aI3_areduce_nor_424_a263_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_areduce_nor_424_a263 = inst_aI3_areduce_nor_424_a122 # inst_aI3_areduce_nor_424_a95 # inst_aI3_areduce_nor_424_a100 # inst_aI3_areduce_nor_424_a109

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI3_areduce_nor_424_a122,
	datab => inst_aI3_areduce_nor_424_a95,
	datac => inst_aI3_areduce_nor_424_a100,
	datad => inst_aI3_areduce_nor_424_a109,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_areduce_nor_424_a263);

rtl_a25025_I : stratix_lcell 
-- Equation(s):
-- rtl_a25025 = inst_aI3_areduce_nor_424_a268 & rtl_a24994 # !inst_aI3_areduce_nor_424_a268 & (inst_aI3_areduce_nor_424_a263 & rtl_a24994 # !inst_aI3_areduce_nor_424_a263 & rtl_a24990)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a24990,
	datab => rtl_a24994,
	datac => inst_aI3_areduce_nor_424_a268,
	datad => inst_aI3_areduce_nor_424_a263,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a25025);

rtl_a3229_I : stratix_lcell 
-- Equation(s):
-- rtl_a3229 = rtl_a3320 # rtl_a25045 & (rtl_a25019 # rtl_a25025)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EEEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3320,
	datab => rtl_a25045,
	datac => rtl_a25019,
	datad => rtl_a25025,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3229);

inst_aI3_ai_a199_I : stratix_lcell 
-- Equation(s):
-- inst_aI3_ai_a199 = rtl_a3229 & !inst_aI2_aint_start_c & inst_aI3_ai_a402

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3229,
	datac => inst_aI2_aint_start_c,
	datad => inst_aI3_ai_a402,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI3_ai_a199);

inst_aI2_areduce_nor_186_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_areduce_nor_186 = !inst_aI2_aTC_x_a0_a_a125 # !inst_aI2_aTC_x_a2_a_a107 # !inst_aI2_aTC_x_a1_a_a132

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI2_aTC_x_a1_a_a132,
	datac => inst_aI2_aTC_x_a2_a_a107,
	datad => inst_aI2_aTC_x_a0_a_a125,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_areduce_nor_186);

inst_aI2_apc_mux_x_a1_a_a201_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a1_a_a201 = !inst_aI2_ai_a409 & !inst_aI2_aTC_x_a1_a_a132 & inst_aI2_aTC_x_a2_a_a107 & inst_aI2_aTC_x_a0_a_a125

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a409,
	datab => inst_aI2_aTC_x_a1_a_a132,
	datac => inst_aI2_aTC_x_a2_a_a107,
	datad => inst_aI2_aTC_x_a0_a_a125,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a1_a_a201);

inst_aI2_apc_mux_x_a1_a_a38_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a1_a_a38 = inst_aI2_areduce_nor_186 & (inst_aI2_apc_mux_x_a1_a_a201 # inst_aI2_ai_a424 & inst_aI2_ai_a376)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_areduce_nor_186,
	datab => inst_aI2_ai_a424,
	datac => inst_aI2_ai_a376,
	datad => inst_aI2_apc_mux_x_a1_a_a201,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a1_a_a38);

inst_aI2_apc_mux_x_a1_a_a210_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a1_a_a210 = inst_aI2_aTC_x_a1_a_a132 & inst_aI2_aTC_x_a2_a_a107 & (!inst_aI2_aTC_x_a0_a_a125 # !inst_aI2_aE_x_aint_e_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aE_x_aint_e_a0,
	datab => inst_aI2_aTC_x_a1_a_a132,
	datac => inst_aI2_aTC_x_a0_a_a125,
	datad => inst_aI2_aTC_x_a2_a_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a1_a_a210);

inst_aI2_apc_mux_x_a1_a_a42_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a1_a_a42 = inst_aI2_ai_a375 & !inst_aI3_ai_a199 & (inst_aI2_apc_mux_x_a1_a_a38 # inst_aI2_apc_mux_x_a1_a_a210)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2220",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a375,
	datab => inst_aI3_ai_a199,
	datac => inst_aI2_apc_mux_x_a1_a_a38,
	datad => inst_aI2_apc_mux_x_a1_a_a210,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a1_a_a42);

rtl_a5937_I : stratix_lcell 
-- Equation(s):
-- rtl_a5937 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a4 # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a4_a) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI1_aadd_474_a4,
	datad => inst_aI1_astack_addrs_c_a0_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5937);

inst_aI1_aMux_715_rtl_1912_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_715_rtl_1912_a0 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI2_apc_mux_x_a1_a_a42 # inst_aI1_apc_a4_a) # !inst_aI2_apc_mux_x_a0_a_a8 & !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI1_aadd_474_a4,
	datad => inst_aI1_apc_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_715_rtl_1912_a0);

rtl_a2762 : stratix_lcell 
-- Equation(s):
-- rtl_a1251 = LCELL(inst_aI1_aMux_746_a34 & (inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1251 # !inst_aI2_apc_mux_x_a0_a_a8 & inst3_aaltsyncram_component_aq_a_a9_a) # !inst_aI1_aMux_746_a34 & rtl_a1251)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1251,
	datab => inst3_aaltsyncram_component_aq_a_a9_a,
	datac => inst_aI1_aMux_746_a34,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1251);

inst_aI1_astack_addrs_c_a7_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a4_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a4_a # !rtl_a966 & inst_aI1_astack_addrs_c_a7_a_a4_a & !inst_aI2_apc_mux_x_a2_a_a27, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0E4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a7_a_a4_a,
	datac => inst_aI1_astack_addrs_c_a6_a_a4_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a4_a);

rtl_a6537_I : stratix_lcell 
-- Equation(s):
-- rtl_a6537 = inst_aI1_astack_addrs_c_a7_a_a4_a & (inst_aI1_astack_addrs_c_a6_a_a4_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a7_a_a4_a & inst_aI1_astack_addrs_c_a6_a_a4_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a7_a_a4_a,
	datac => inst_aI1_astack_addrs_c_a6_a_a4_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6537);

inst_aI1_astack_addrs_c_a6_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a4_a = DFFEA(inst_aI1_astack_addrs_c_a5_a_a4_a & (rtl_a6537 # rtl_a966) # !inst_aI1_astack_addrs_c_a5_a_a4_a & rtl_a6537 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a5_a_a4_a,
	datac => rtl_a6537,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a4_a);

rtl_a6437_I : stratix_lcell 
-- Equation(s):
-- rtl_a6437 = inst_aI1_astack_addrs_c_a5_a_a4_a & (inst_aI1_astack_addrs_c_a6_a_a4_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a5_a_a4_a & inst_aI1_astack_addrs_c_a6_a_a4_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a5_a_a4_a,
	datab => inst_aI1_astack_addrs_c_a6_a_a4_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6437);

inst_aI1_astack_addrs_c_a5_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a4_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a4_a & (rtl_a6437 # rtl_a966) # !inst_aI1_astack_addrs_c_a4_a_a4_a & rtl_a6437 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a4_a_a4_a,
	datac => rtl_a6437,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a4_a);

rtl_a6337_I : stratix_lcell 
-- Equation(s):
-- rtl_a6337 = inst_aI1_astack_addrs_c_a5_a_a4_a & (inst_aI1_astack_addrs_c_a4_a_a4_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a5_a_a4_a & inst_aI1_astack_addrs_c_a4_a_a4_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a5_a_a4_a,
	datab => inst_aI1_astack_addrs_c_a4_a_a4_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6337);

inst_aI1_astack_addrs_c_a4_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a4_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a4_a & (rtl_a6337 # rtl_a966) # !inst_aI1_astack_addrs_c_a3_a_a4_a & rtl_a6337 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a4_a,
	datac => rtl_a6337,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a4_a);

rtl_a6237_I : stratix_lcell 
-- Equation(s):
-- rtl_a6237 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a4_a_a4_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a3_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a4_a_a4_a,
	datac => inst_aI1_astack_addrs_c_a3_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6237);

inst_aI1_astack_addrs_c_a3_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a4_a = DFFEA(inst_aI1_astack_addrs_c_a2_a_a4_a & (rtl_a6237 # rtl_a966) # !inst_aI1_astack_addrs_c_a2_a_a4_a & rtl_a6237 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a2_a_a4_a,
	datab => rtl_a6237,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a4_a);

rtl_a6137_I : stratix_lcell 
-- Equation(s):
-- rtl_a6137 = inst_aI1_astack_addrs_c_a2_a_a4_a & (inst_aI1_astack_addrs_c_a3_a_a4_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a2_a_a4_a & inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a3_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a2_a_a4_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_astack_addrs_c_a3_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6137);

inst_aI1_astack_addrs_c_a2_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a4_a = DFFEA(inst_aI1_astack_addrs_c_a1_a_a4_a & (rtl_a966 # rtl_a6137) # !inst_aI1_astack_addrs_c_a1_a_a4_a & !rtl_a966 & rtl_a6137, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a1_a_a4_a,
	datac => rtl_a966,
	datad => rtl_a6137,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a4_a);

rtl_a6037_I : stratix_lcell 
-- Equation(s):
-- rtl_a6037 = inst_aI1_astack_addrs_c_a1_a_a4_a & (inst_aI1_astack_addrs_c_a2_a_a4_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a1_a_a4_a & inst_aI1_astack_addrs_c_a2_a_a4_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a1_a_a4_a,
	datab => inst_aI1_astack_addrs_c_a2_a_a4_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6037);

inst_aI1_astack_addrs_c_a1_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a4_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a0_a_a4_a # !rtl_a966 & rtl_a6037, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8D8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a0_a_a4_a,
	datac => rtl_a6037,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a4_a);

inst_aI1_aMux_715_rtl_1912_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_715_rtl_1912_a1 = inst_aI1_aMux_715_rtl_1912_a0 & (inst_aI1_astack_addrs_c_a1_a_a4_a # !inst_aI2_apc_mux_x_a1_a_a42) # !inst_aI1_aMux_715_rtl_1912_a0 & inst_aI2_apc_mux_x_a1_a_a42 & rtl_a1251

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI1_aMux_715_rtl_1912_a0,
	datac => rtl_a1251,
	datad => inst_aI1_astack_addrs_c_a1_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_715_rtl_1912_a1);

inst_aI1_astack_addrs_c_a0_a_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a4_a = DFFEA(rtl_a5937 & (inst_aI1_aMux_715_rtl_1912_a1 # !inst_aI2_apc_mux_x_a2_a_a27) # !rtl_a5937 & inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_715_rtl_1912_a1, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => rtl_a5937,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_aMux_715_rtl_1912_a1,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a4_a);

inst_aI1_aiaddr_x_a4_a_a336_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a4_a_a336 = inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI1_astack_addrs_c_a0_a_a4_a # !inst_aI2_apc_mux_x_a0_a_a8 # !inst_aI2_apc_mux_x_a1_a_a42)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI1_astack_addrs_c_a0_a_a4_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a4_a_a336);

inst_aI1_aiaddr_x_a3_a_a251_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a3_a_a251 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a3 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a3 # !inst_aI2_ai_a162 & inst_aI1_apc_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a3,
	datab => inst_aI2_apc_mux_x_a0_a_a225,
	datac => inst_aI1_apc_a3_a,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a3_a_a251);

inst_aI1_aiaddr_x_a3_a_a390_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a3_a_a390 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a8_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a3_a_a251)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "2320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a8_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_aiaddr_x_a3_a_a251,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a3_a_a390);

inst_aI1_apc_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a3_a_a139 = inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & (inst_aI1_aiaddr_x_a3_a_a327 # inst_aI1_aiaddr_x_a3_a_a390)
-- inst_aI1_apc_a3_a = DFFEA(inst_aI1_aiaddr_x_a3_a_a139, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A080",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_anreset_v_rtl_723_awysi_counter_asafe_q_a1_a,
	datab => inst_aI1_aiaddr_x_a3_a_a327,
	datac => NRESET_IN_acombout,
	datad => inst_aI1_aiaddr_x_a3_a_a390,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a3_a_a139,
	regout => inst_aI1_apc_a3_a);

rtl_a5927_I : stratix_lcell 
-- Equation(s):
-- rtl_a5927 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a3 # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a3_a) # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a3,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_astack_addrs_c_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5927);

rtl_a2753 : stratix_lcell 
-- Equation(s):
-- rtl_a1250 = LCELL(inst_aI1_aMux_746_a34 & (inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1250 # !inst_aI2_apc_mux_x_a0_a_a8 & inst3_aaltsyncram_component_aq_a_a8_a) # !inst_aI1_aMux_746_a34 & rtl_a1250)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aMux_746_a34,
	datab => inst3_aaltsyncram_component_aq_a_a8_a,
	datac => rtl_a1250,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1250);

inst_aI1_aMux_716_rtl_1909_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_716_rtl_1909_a0 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 # rtl_a1250) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a3 & !inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a3,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => rtl_a1250,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_716_rtl_1909_a0);

inst_aI1_astack_addrs_c_a7_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a3_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a3_a # !rtl_a966 & inst_aI1_astack_addrs_c_a7_a_a3_a & !inst_aI2_apc_mux_x_a2_a_a27, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0AC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a6_a_a3_a,
	datab => inst_aI1_astack_addrs_c_a7_a_a3_a,
	datac => rtl_a966,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a3_a);

rtl_a6527_I : stratix_lcell 
-- Equation(s):
-- rtl_a6527 = inst_aI1_astack_addrs_c_a6_a_a3_a & (inst_aI1_astack_addrs_c_a7_a_a3_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a3_a & inst_aI1_astack_addrs_c_a7_a_a3_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a3_a,
	datab => inst_aI1_astack_addrs_c_a7_a_a3_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6527);

inst_aI1_astack_addrs_c_a6_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a3_a = DFFEA(inst_aI1_astack_addrs_c_a5_a_a3_a & (rtl_a966 # rtl_a6527) # !inst_aI1_astack_addrs_c_a5_a_a3_a & !rtl_a966 & rtl_a6527, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a5_a_a3_a,
	datac => rtl_a966,
	datad => rtl_a6527,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a3_a);

rtl_a6427_I : stratix_lcell 
-- Equation(s):
-- rtl_a6427 = inst_aI1_astack_addrs_c_a6_a_a3_a & (inst_aI1_astack_addrs_c_a5_a_a3_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a3_a & inst_aI1_astack_addrs_c_a5_a_a3_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a3_a,
	datac => inst_aI1_astack_addrs_c_a5_a_a3_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6427);

inst_aI1_astack_addrs_c_a5_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a3_a = DFFEA(rtl_a6427 & (inst_aI1_astack_addrs_c_a4_a_a3_a # !rtl_a966) # !rtl_a6427 & rtl_a966 & inst_aI1_astack_addrs_c_a4_a_a3_a, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => rtl_a6427,
	datac => rtl_a966,
	datad => inst_aI1_astack_addrs_c_a4_a_a3_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a3_a);

rtl_a6327_I : stratix_lcell 
-- Equation(s):
-- rtl_a6327 = inst_aI1_astack_addrs_c_a4_a_a3_a & (inst_aI1_astack_addrs_c_a5_a_a3_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a4_a_a3_a & inst_aI1_astack_addrs_c_a5_a_a3_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a4_a_a3_a,
	datac => inst_aI1_astack_addrs_c_a5_a_a3_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6327);

inst_aI1_astack_addrs_c_a4_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a3_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a3_a & (rtl_a966 # rtl_a6327) # !inst_aI1_astack_addrs_c_a3_a_a3_a & !rtl_a966 & rtl_a6327, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a3_a,
	datac => rtl_a966,
	datad => rtl_a6327,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a3_a);

rtl_a6227_I : stratix_lcell 
-- Equation(s):
-- rtl_a6227 = inst_aI1_astack_addrs_c_a3_a_a3_a & (inst_aI1_astack_addrs_c_a4_a_a3_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a3_a & inst_aI1_astack_addrs_c_a4_a_a3_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a3_a,
	datab => inst_aI1_astack_addrs_c_a4_a_a3_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6227);

inst_aI1_astack_addrs_c_a3_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a3_a = DFFEA(rtl_a6227 & (inst_aI1_astack_addrs_c_a2_a_a3_a # !rtl_a966) # !rtl_a6227 & rtl_a966 & inst_aI1_astack_addrs_c_a2_a_a3_a, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => rtl_a6227,
	datac => rtl_a966,
	datad => inst_aI1_astack_addrs_c_a2_a_a3_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a3_a);

rtl_a6127_I : stratix_lcell 
-- Equation(s):
-- rtl_a6127 = inst_aI1_astack_addrs_c_a3_a_a3_a & (inst_aI1_astack_addrs_c_a2_a_a3_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a3_a & inst_aI1_astack_addrs_c_a2_a_a3_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a3_a,
	datab => inst_aI1_astack_addrs_c_a2_a_a3_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6127);

inst_aI1_astack_addrs_c_a2_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a3_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a1_a_a3_a # !rtl_a966 & rtl_a6127, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DD88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a1_a_a3_a,
	datad => rtl_a6127,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a3_a);

rtl_a6027_I : stratix_lcell 
-- Equation(s):
-- rtl_a6027 = inst_aI1_astack_addrs_c_a2_a_a3_a & (inst_aI1_astack_addrs_c_a1_a_a3_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a2_a_a3_a & inst_aI1_astack_addrs_c_a1_a_a3_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a2_a_a3_a,
	datab => inst_aI1_astack_addrs_c_a1_a_a3_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6027);

inst_aI1_astack_addrs_c_a1_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a3_a = DFFEA(inst_aI1_astack_addrs_c_a0_a_a3_a & (rtl_a966 # rtl_a6027) # !inst_aI1_astack_addrs_c_a0_a_a3_a & !rtl_a966 & rtl_a6027, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a3_a,
	datac => rtl_a966,
	datad => rtl_a6027,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a3_a);

inst_aI1_aMux_716_rtl_1909_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_716_rtl_1909_a1 = inst_aI1_aMux_716_rtl_1909_a0 & (inst_aI1_astack_addrs_c_a1_a_a3_a # !inst_aI2_apc_mux_x_a0_a_a8) # !inst_aI1_aMux_716_rtl_1909_a0 & inst_aI1_apc_a3_a & inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aMux_716_rtl_1909_a0,
	datab => inst_aI1_astack_addrs_c_a1_a_a3_a,
	datac => inst_aI1_apc_a3_a,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_716_rtl_1909_a1);

inst_aI1_astack_addrs_c_a0_a_a3_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a3_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_716_rtl_1909_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5927, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => rtl_a5927,
	datad => inst_aI1_aMux_716_rtl_1909_a1,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a3_a);

inst_aI1_aiaddr_x_a3_a_a327_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a3_a_a327 = inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI1_astack_addrs_c_a0_a_a3_a # !inst_aI2_apc_mux_x_a0_a_a8 # !inst_aI2_apc_mux_x_a1_a_a42)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a3_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a3_a_a327);

inst_aI1_aiaddr_x_a2_a_a234_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a2_a_a234 = inst_aI2_apc_mux_x_a0_a_a225 & inst_aI1_aadd_474_a2 # !inst_aI2_apc_mux_x_a0_a_a225 & (inst_aI2_ai_a162 & inst_aI1_aadd_474_a2 # !inst_aI2_ai_a162 & inst_aI1_apc_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a2,
	datab => inst_aI2_apc_mux_x_a0_a_a225,
	datac => inst_aI1_apc_a2_a,
	datad => inst_aI2_ai_a162,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a2_a_a234);

inst_aI1_aiaddr_x_a2_a_a246_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a2_a_a246 = !inst_aI2_apc_mux_x_a2_a_a27 & (inst_aI2_apc_mux_x_a1_a_a42 & inst3_aaltsyncram_component_aq_a_a7_a # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aiaddr_x_a2_a_a234)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4540",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst3_aaltsyncram_component_aq_a_a7_a,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI1_aiaddr_x_a2_a_a234,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a2_a_a246);

inst_aI1_apc_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_aiaddr_x_a2_a_a250 = inst_aI1_ai_a2 & (inst_aI1_aiaddr_x_a2_a_a246 # inst_aI1_astack_addrs_c_a0_a_a2_a & inst_aI1_aiaddr_x_a0_a_a2996)
-- inst_aI1_apc_a2_a = DFFEA(inst_aI1_aiaddr_x_a2_a_a250, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C8C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a2_a,
	datab => inst_aI1_ai_a2,
	datac => inst_aI1_aiaddr_x_a2_a_a246,
	datad => inst_aI1_aiaddr_x_a0_a_a2996,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aiaddr_x_a2_a_a250,
	regout => inst_aI1_apc_a2_a);

rtl_a5917_I : stratix_lcell 
-- Equation(s):
-- rtl_a5917 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a2 # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a2_a) # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a2_a,
	datab => inst_aI1_aadd_474_a2,
	datac => inst_aI2_apc_mux_x_a0_a_a8,
	datad => inst_aI2_apc_mux_x_a1_a_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5917);

rtl_a2744 : stratix_lcell 
-- Equation(s):
-- rtl_a1249 = LCELL(inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1249 # !inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI1_aMux_746_a34 & inst3_aaltsyncram_component_aq_a_a7_a # !inst_aI1_aMux_746_a34 & rtl_a1249))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1249,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst_aI1_aMux_746_a34,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1249);

inst_aI1_astack_addrs_c_a7_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a2_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a2_a # !rtl_a966 & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a7_a_a2_a, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datab => inst_aI1_astack_addrs_c_a7_a_a2_a,
	datac => rtl_a966,
	datad => inst_aI1_astack_addrs_c_a6_a_a2_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a2_a);

rtl_a6517_I : stratix_lcell 
-- Equation(s):
-- rtl_a6517 = inst_aI1_astack_addrs_c_a7_a_a2_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a6_a_a2_a) # !inst_aI1_astack_addrs_c_a7_a_a2_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a6_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a7_a_a2_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a6_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6517);

inst_aI1_astack_addrs_c_a6_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a2_a = DFFEA(inst_aI1_astack_addrs_c_a5_a_a2_a & (rtl_a966 # rtl_a6517) # !inst_aI1_astack_addrs_c_a5_a_a2_a & !rtl_a966 & rtl_a6517, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a5_a_a2_a,
	datac => rtl_a966,
	datad => rtl_a6517,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a2_a);

rtl_a6417_I : stratix_lcell 
-- Equation(s):
-- rtl_a6417 = inst_aI1_astack_addrs_c_a5_a_a2_a & (inst_aI1_astack_addrs_c_a6_a_a2_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a5_a_a2_a & inst_aI1_astack_addrs_c_a6_a_a2_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a5_a_a2_a,
	datab => inst_aI1_astack_addrs_c_a6_a_a2_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6417);

inst_aI1_astack_addrs_c_a5_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a2_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a2_a & (rtl_a966 # rtl_a6417) # !inst_aI1_astack_addrs_c_a4_a_a2_a & !rtl_a966 & rtl_a6417, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a4_a_a2_a,
	datac => rtl_a966,
	datad => rtl_a6417,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a2_a);

rtl_a6317_I : stratix_lcell 
-- Equation(s):
-- rtl_a6317 = inst_aI1_astack_addrs_c_a5_a_a2_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a4_a_a2_a) # !inst_aI1_astack_addrs_c_a5_a_a2_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a4_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a5_a_a2_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a4_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6317);

inst_aI1_astack_addrs_c_a4_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a2_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a2_a & (rtl_a966 # rtl_a6317) # !inst_aI1_astack_addrs_c_a3_a_a2_a & !rtl_a966 & rtl_a6317, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a2_a,
	datac => rtl_a966,
	datad => rtl_a6317,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a2_a);

rtl_a6217_I : stratix_lcell 
-- Equation(s):
-- rtl_a6217 = inst_aI1_astack_addrs_c_a4_a_a2_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a3_a_a2_a) # !inst_aI1_astack_addrs_c_a4_a_a2_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a3_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a4_a_a2_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a3_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6217);

inst_aI1_astack_addrs_c_a3_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a2_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a2_a_a2_a # !rtl_a966 & rtl_a6217, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datac => rtl_a6217,
	datad => inst_aI1_astack_addrs_c_a2_a_a2_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a2_a);

rtl_a6117_I : stratix_lcell 
-- Equation(s):
-- rtl_a6117 = inst_aI1_astack_addrs_c_a3_a_a2_a & (inst_aI1_astack_addrs_c_a2_a_a2_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a2_a & inst_aI1_astack_addrs_c_a2_a_a2_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a2_a,
	datab => inst_aI1_astack_addrs_c_a2_a_a2_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6117);

inst_aI1_astack_addrs_c_a2_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a2_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a1_a_a2_a # !rtl_a966 & rtl_a6117, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datac => inst_aI1_astack_addrs_c_a1_a_a2_a,
	datad => rtl_a6117,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a2_a);

rtl_a6017_I : stratix_lcell 
-- Equation(s):
-- rtl_a6017 = inst_aI1_astack_addrs_c_a2_a_a2_a & (inst_aI1_astack_addrs_c_a1_a_a2_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a2_a_a2_a & inst_aI1_astack_addrs_c_a1_a_a2_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a2_a_a2_a,
	datac => inst_aI1_astack_addrs_c_a1_a_a2_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6017);

inst_aI1_astack_addrs_c_a1_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a2_a = DFFEA(inst_aI1_astack_addrs_c_a0_a_a2_a & (rtl_a966 # rtl_a6017) # !inst_aI1_astack_addrs_c_a0_a_a2_a & !rtl_a966 & rtl_a6017, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a2_a,
	datac => rtl_a966,
	datad => rtl_a6017,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a2_a);

inst_aI1_aMux_717_rtl_1906_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_717_rtl_1906_a0 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI1_apc_a2_a # inst_aI2_apc_mux_x_a1_a_a42) # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a2 & !inst_aI2_apc_mux_x_a1_a_a42

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_aadd_474_a2,
	datab => inst_aI2_apc_mux_x_a0_a_a8,
	datac => inst_aI1_apc_a2_a,
	datad => inst_aI2_apc_mux_x_a1_a_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_717_rtl_1906_a0);

inst_aI1_aMux_717_rtl_1906_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_717_rtl_1906_a1 = inst_aI1_aMux_717_rtl_1906_a0 & (inst_aI1_astack_addrs_c_a1_a_a2_a # !inst_aI2_apc_mux_x_a1_a_a42) # !inst_aI1_aMux_717_rtl_1906_a0 & inst_aI2_apc_mux_x_a1_a_a42 & rtl_a1249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => rtl_a1249,
	datac => inst_aI1_astack_addrs_c_a1_a_a2_a,
	datad => inst_aI1_aMux_717_rtl_1906_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_717_rtl_1906_a1);

inst_aI1_astack_addrs_c_a0_a_a2_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a2_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_717_rtl_1906_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5917, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datac => rtl_a5917,
	datad => inst_aI1_aMux_717_rtl_1906_a1,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a2_a);

inst_aI2_aTD_x_a4_a_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTD_x_a4_a_a10 = !inst3_aaltsyncram_component_aq_a_a1_a & !inst3_aaltsyncram_component_aq_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst3_aaltsyncram_component_aq_a_a1_a,
	datad => inst3_aaltsyncram_component_aq_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTD_x_a4_a_a10);

inst_aI2_aMux_122_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aMux_122_a0 = !inst3_aaltsyncram_component_aq_a_a9_a & inst3_aaltsyncram_component_aq_a_a8_a & (inst3_aaltsyncram_component_aq_a_a6_a # !inst3_aaltsyncram_component_aq_a_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a9_a,
	datab => inst3_aaltsyncram_component_aq_a_a6_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aMux_122_a0);

inst_aI2_aTD_c_a4_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTD_c_a4_a = DFFEA(inst_aI2_aTD_x_a4_a_a10 & inst_aI2_aMux_122_a0 & inst_aI2_aTC_x_a1_a_a180 & !inst3_aaltsyncram_component_aq_a_a4_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTD_x_a4_a_a10,
	datab => inst_aI2_aMux_122_a0,
	datac => inst_aI2_aTC_x_a1_a_a180,
	datad => inst3_aaltsyncram_component_aq_a_a4_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aTD_c_a4_a);

inst_aI2_askip_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a396 = inst_aI2_aTC_c_a2_a # F1_skip_c # !inst_aI2_aTC_c_a0_a # !inst_aI2_aTC_c_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "on",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aTC_c_a1_a,
	datab => inst_aI2_aTC_c_a2_a,
	datac => inst_aI3_ai_a199,
	datad => inst_aI2_aTC_c_a0_a,
	aclr => NOT_NRESET_IN_acombout,
	sload => VCC,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a396);

inst_aI2_aC_store_x_a38_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aC_store_x_a38 = !inst_aI2_aTC_x_a2_a_a107 & inst_aI2_aTC_x_a0_a_a125

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_aI2_aTC_x_a2_a_a107,
	datad => inst_aI2_aTC_x_a0_a_a125,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aC_store_x_a38);

inst_aI2_ai_a13_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a13 = inst_aI2_ai_a396 # inst_aI2_aTC_x_a1_a_a132 # !inst_aI2_aC_store_x_a38 # !inst_aI2_apc_mux_x_a1_a_a170

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a396,
	datab => inst_aI2_apc_mux_x_a1_a_a170,
	datac => inst_aI2_aTC_x_a1_a_a132,
	datad => inst_aI2_aC_store_x_a38,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a13);

inst_aI2_areduce_nor_180_aI : stratix_lcell 
-- Equation(s):
-- inst_aI2_areduce_nor_180 = inst_aI2_aTC_x_a0_a_a125 # !inst_aI2_aTC_x_a1_a_a132 # !inst_aI2_aTC_x_a2_a_a107

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FF5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a2_a_a107,
	datac => inst_aI2_aTC_x_a1_a_a132,
	datad => inst_aI2_aTC_x_a0_a_a125,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_areduce_nor_180);

inst_aI2_ai_a377_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a377 = inst_aI2_areduce_nor_180 & (inst_aI2_aint_start_c # !inst_aI3_ai_a402 # !rtl_a3229)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F700",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a3229,
	datab => inst_aI3_ai_a402,
	datac => inst_aI2_aint_start_c,
	datad => inst_aI2_areduce_nor_180,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a377);

inst_aI2_ai_a436_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a436 = inst_aI2_ai_a376 & (inst_aI2_aTC_x_a0_a_a125 # inst_aI2_aS_c_a10) # !inst_aI2_areduce_nor_186

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a0_a_a125,
	datab => inst_aI2_aS_c_a10,
	datac => inst_aI2_ai_a376,
	datad => inst_aI2_areduce_nor_186,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a436);

inst_aI2_ai_a162_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a162 = inst_aI2_ai_a377 & (inst_aI2_ai_a436 # inst_aI2_ai_a409 $ inst_aI2_ai_a13)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F060",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a409,
	datab => inst_aI2_ai_a13,
	datac => inst_aI2_ai_a377,
	datad => inst_aI2_ai_a436,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a162);

rtl_a966_I : stratix_lcell 
-- Equation(s):
-- rtl_a966 = inst_aI2_apc_mux_x_a2_a_a27 $ (inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_ai_a162 # inst_aI2_apc_mux_x_a0_a_a225))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "1FE0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a162,
	datab => inst_aI2_apc_mux_x_a0_a_a225,
	datac => inst_aI2_apc_mux_x_a1_a_a42,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a966);

inst_aI1_astack_addrs_c_a7_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a1_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a1_a # !rtl_a966 & inst_aI1_astack_addrs_c_a7_a_a1_a & !inst_aI2_apc_mux_x_a2_a_a27, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A0AC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a6_a_a1_a,
	datab => inst_aI1_astack_addrs_c_a7_a_a1_a,
	datac => rtl_a966,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a1_a);

rtl_a6507_I : stratix_lcell 
-- Equation(s):
-- rtl_a6507 = inst_aI1_astack_addrs_c_a6_a_a1_a & (inst_aI1_astack_addrs_c_a7_a_a1_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a1_a & inst_aI1_astack_addrs_c_a7_a_a1_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a1_a,
	datab => inst_aI1_astack_addrs_c_a7_a_a1_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6507);

inst_aI1_astack_addrs_c_a6_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a1_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a5_a_a1_a # !rtl_a966 & rtl_a6507, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8D8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a5_a_a1_a,
	datac => rtl_a6507,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a1_a);

rtl_a6407_I : stratix_lcell 
-- Equation(s):
-- rtl_a6407 = inst_aI1_astack_addrs_c_a6_a_a1_a & (inst_aI1_astack_addrs_c_a5_a_a1_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a6_a_a1_a & inst_aI1_astack_addrs_c_a5_a_a1_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a6_a_a1_a,
	datab => inst_aI1_astack_addrs_c_a5_a_a1_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6407);

inst_aI1_astack_addrs_c_a5_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a1_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a4_a_a1_a # !rtl_a966 & rtl_a6407, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datac => rtl_a6407,
	datad => inst_aI1_astack_addrs_c_a4_a_a1_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a1_a);

rtl_a6307_I : stratix_lcell 
-- Equation(s):
-- rtl_a6307 = inst_aI1_astack_addrs_c_a5_a_a1_a & (inst_aI1_astack_addrs_c_a4_a_a1_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a5_a_a1_a & inst_aI1_astack_addrs_c_a4_a_a1_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a5_a_a1_a,
	datac => inst_aI1_astack_addrs_c_a4_a_a1_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6307);

inst_aI1_astack_addrs_c_a4_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a1_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a1_a & (rtl_a966 # rtl_a6307) # !inst_aI1_astack_addrs_c_a3_a_a1_a & !rtl_a966 & rtl_a6307, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a1_a,
	datac => rtl_a966,
	datad => rtl_a6307,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a1_a);

rtl_a6207_I : stratix_lcell 
-- Equation(s):
-- rtl_a6207 = inst_aI1_astack_addrs_c_a3_a_a1_a & (inst_aI1_astack_addrs_c_a4_a_a1_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a1_a & inst_aI1_astack_addrs_c_a4_a_a1_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a1_a,
	datab => inst_aI1_astack_addrs_c_a4_a_a1_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6207);

inst_aI1_astack_addrs_c_a3_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a1_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a2_a_a1_a # !rtl_a966 & rtl_a6207, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datac => rtl_a6207,
	datad => inst_aI1_astack_addrs_c_a2_a_a1_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a1_a);

rtl_a6107_I : stratix_lcell 
-- Equation(s):
-- rtl_a6107 = inst_aI1_astack_addrs_c_a3_a_a1_a & (inst_aI1_astack_addrs_c_a2_a_a1_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a1_a & inst_aI1_astack_addrs_c_a2_a_a1_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a1_a,
	datab => inst_aI1_astack_addrs_c_a2_a_a1_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6107);

inst_aI1_astack_addrs_c_a2_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a1_a = DFFEA(inst_aI1_astack_addrs_c_a1_a_a1_a & (rtl_a6107 # rtl_a966) # !inst_aI1_astack_addrs_c_a1_a_a1_a & rtl_a6107 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AACC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a1_a_a1_a,
	datab => rtl_a6107,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a1_a);

rtl_a6007_I : stratix_lcell 
-- Equation(s):
-- rtl_a6007 = inst_aI1_astack_addrs_c_a2_a_a1_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a1_a_a1_a) # !inst_aI1_astack_addrs_c_a2_a_a1_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a1_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a2_a_a1_a,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a1_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6007);

inst_aI1_astack_addrs_c_a1_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a1_a = DFFEA(inst_aI1_astack_addrs_c_a0_a_a1_a & (rtl_a6007 # rtl_a966) # !inst_aI1_astack_addrs_c_a0_a_a1_a & rtl_a6007 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI1_astack_addrs_c_a0_a_a1_a,
	datac => rtl_a6007,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a1_a);

rtl_a2735 : stratix_lcell 
-- Equation(s):
-- rtl_a1248 = LCELL(inst_aI1_aMux_746_a34 & (inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1248 # !inst_aI2_apc_mux_x_a0_a_a8 & inst3_aaltsyncram_component_aq_a_a6_a) # !inst_aI1_aMux_746_a34 & rtl_a1248)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => rtl_a1248,
	datac => inst_aI1_aMux_746_a34,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1248);

inst_aI1_aMux_718_rtl_1903_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_718_rtl_1903_a0 = inst_aI2_apc_mux_x_a1_a_a42 & (rtl_a1248 # inst_aI2_apc_mux_x_a0_a_a8) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a1 & !inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => rtl_a1248,
	datac => inst_aI1_aadd_474_a1,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_718_rtl_1903_a0);

inst_aI1_aMux_718_rtl_1903_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_718_rtl_1903_a1 = inst_aI1_aMux_718_rtl_1903_a0 & (inst_aI1_astack_addrs_c_a1_a_a1_a # !inst_aI2_apc_mux_x_a0_a_a8) # !inst_aI1_aMux_718_rtl_1903_a0 & inst_aI1_apc_a1_a & inst_aI2_apc_mux_x_a0_a_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a1_a_a1_a,
	datab => inst_aI1_aMux_718_rtl_1903_a0,
	datac => inst_aI1_apc_a1_a,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_718_rtl_1903_a1);

rtl_a5907_I : stratix_lcell 
-- Equation(s):
-- rtl_a5907 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a1 # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a1_a) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI1_astack_addrs_c_a0_a_a1_a,
	datac => inst_aI1_aadd_474_a1,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5907);

inst_aI1_astack_addrs_c_a0_a_a1_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a1_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_718_rtl_1903_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5907, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_aMux_718_rtl_1903_a1,
	datad => rtl_a5907,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a1_a);

inst_aI2_aTC_x_a0_a_a213_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a0_a_a213 = !inst3_aaltsyncram_component_aq_a_a3_a & !inst3_aaltsyncram_component_aq_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst3_aaltsyncram_component_aq_a_a3_a,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a0_a_a213);

inst_aI2_aTC_x_a0_a_a226_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a0_a_a226 = NRESET_IN_acombout & !inst3_aaltsyncram_component_aq_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "00AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datad => inst3_aaltsyncram_component_aq_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a0_a_a226);

inst_aI2_aTC_x_a2_a_a200_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a2_a_a200 = !inst3_aaltsyncram_component_aq_a_a6_a & inst3_aaltsyncram_component_aq_a_a8_a & inst3_aaltsyncram_component_aq_a_a7_a & !inst3_aaltsyncram_component_aq_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a6_a,
	datab => inst3_aaltsyncram_component_aq_a_a8_a,
	datac => inst3_aaltsyncram_component_aq_a_a7_a,
	datad => inst3_aaltsyncram_component_aq_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a2_a_a200);

inst_aI2_aTC_x_a0_a_a219_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a0_a_a219 = inst3_aaltsyncram_component_aq_a_a1_a # inst3_aaltsyncram_component_aq_a_a2_a # inst3_aaltsyncram_component_aq_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a1_a,
	datac => inst3_aaltsyncram_component_aq_a_a2_a,
	datad => inst3_aaltsyncram_component_aq_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a0_a_a219);

inst_aI2_aTC_x_a0_a_a125_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a0_a_a125 = inst_aI2_aTC_x_a0_a_a226 & (inst_aI2_aTC_x_a0_a_a219 # inst_aI2_aTC_x_a0_a_a213 & inst_aI2_aTC_x_a2_a_a200)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a0_a_a213,
	datab => inst_aI2_aTC_x_a0_a_a226,
	datac => inst_aI2_aTC_x_a2_a_a200,
	datad => inst_aI2_aTC_x_a0_a_a219,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a0_a_a125);

inst_aI2_aint_stop_x_a10_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aint_stop_x_a10 = !inst_aI2_aTC_x_a0_a_a125 & inst_aI2_ai_a375 & inst_aI2_aS_c_a10 & inst_aI2_ai_a376

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a0_a_a125,
	datab => inst_aI2_ai_a375,
	datac => inst_aI2_aS_c_a10,
	datad => inst_aI2_ai_a376,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aint_stop_x_a10);

inst_aI2_aS_c_a9_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aS_c_a9 = DFFEA(!inst_aI2_aE_x_aint_e_a0 & (inst_aI2_aint_stop_x_a10 # inst_aI2_aS_c_a9) # !inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3F2F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI2_aint_stop_x_a10,
	datab => inst_aI2_aE_x_aint_e_a0,
	datac => inst_aI2_anreset_v_rtl_721_awysi_counter_asafe_q_a1_a,
	datad => inst_aI2_aS_c_a9,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI2_aS_c_a9);

inst_aI2_ai_a409_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_ai_a409 = inst_aI2_aS_c_a9 & !inst_aI2_aint_stop_c & INT_IN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aS_c_a9,
	datac => inst_aI2_aint_stop_c,
	datad => INT_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_ai_a409);

inst_aI2_apc_mux_x_a2_a_a190_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a2_a_a190 = inst_aI2_ai_a377 & inst_aI2_ai_a376 & (inst_aI2_aTC_x_a0_a_a125 # inst_aI2_aS_c_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a0_a_a125,
	datab => inst_aI2_ai_a377,
	datac => inst_aI2_aS_c_a10,
	datad => inst_aI2_ai_a376,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a2_a_a190);

inst_aI2_apc_mux_x_a2_a_a27_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_apc_mux_x_a2_a_a27 = inst_aI2_ai_a375 & (inst_aI2_ai_a409 # inst_aI2_apc_mux_x_a2_a_a190 & inst_aI2_areduce_nor_186)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a409,
	datab => inst_aI2_ai_a375,
	datac => inst_aI2_apc_mux_x_a2_a_a190,
	datad => inst_aI2_areduce_nor_186,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_apc_mux_x_a2_a_a27);

inst_aI1_astack_addrs_c_a7_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a7_a_a0_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a6_a_a0_a # !rtl_a966 & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a7_a_a0_a, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8B88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a6_a_a0_a,
	datab => rtl_a966,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a7_a_a0_a,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a7_a_a0_a);

rtl_a6497_I : stratix_lcell 
-- Equation(s):
-- rtl_a6497 = inst_aI1_astack_addrs_c_a7_a_a0_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a6_a_a0_a) # !inst_aI1_astack_addrs_c_a7_a_a0_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a6_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a7_a_a0_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a6_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6497);

inst_aI1_astack_addrs_c_a6_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a6_a_a0_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a5_a_a0_a # !rtl_a966 & rtl_a6497, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DD88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a5_a_a0_a,
	datad => rtl_a6497,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a6_a_a0_a);

rtl_a6397_I : stratix_lcell 
-- Equation(s):
-- rtl_a6397 = inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a6_a_a0_a # !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a5_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_astack_addrs_c_a6_a_a0_a,
	datad => inst_aI1_astack_addrs_c_a5_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6397);

inst_aI1_astack_addrs_c_a5_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a5_a_a0_a = DFFEA(inst_aI1_astack_addrs_c_a4_a_a0_a & (rtl_a6397 # rtl_a966) # !inst_aI1_astack_addrs_c_a4_a_a0_a & rtl_a6397 & !rtl_a966, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a4_a_a0_a,
	datac => rtl_a6397,
	datad => rtl_a966,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a5_a_a0_a);

rtl_a6297_I : stratix_lcell 
-- Equation(s):
-- rtl_a6297 = inst_aI1_astack_addrs_c_a5_a_a0_a & (inst_aI1_astack_addrs_c_a4_a_a0_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a5_a_a0_a & inst_aI1_astack_addrs_c_a4_a_a0_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a5_a_a0_a,
	datac => inst_aI1_astack_addrs_c_a4_a_a0_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6297);

inst_aI1_astack_addrs_c_a4_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a4_a_a0_a = DFFEA(inst_aI1_astack_addrs_c_a3_a_a0_a & (rtl_a966 # rtl_a6297) # !inst_aI1_astack_addrs_c_a3_a_a0_a & !rtl_a966 & rtl_a6297, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a3_a_a0_a,
	datac => rtl_a966,
	datad => rtl_a6297,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a4_a_a0_a);

rtl_a6197_I : stratix_lcell 
-- Equation(s):
-- rtl_a6197 = inst_aI1_astack_addrs_c_a3_a_a0_a & (inst_aI1_astack_addrs_c_a4_a_a0_a # !inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a0_a & inst_aI1_astack_addrs_c_a4_a_a0_a & inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a0_a,
	datac => inst_aI1_astack_addrs_c_a4_a_a0_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6197);

inst_aI1_astack_addrs_c_a3_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a3_a_a0_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a2_a_a0_a # !rtl_a966 & rtl_a6197, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => rtl_a966,
	datac => inst_aI1_astack_addrs_c_a2_a_a0_a,
	datad => rtl_a6197,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a3_a_a0_a);

rtl_a6097_I : stratix_lcell 
-- Equation(s):
-- rtl_a6097 = inst_aI1_astack_addrs_c_a3_a_a0_a & (inst_aI1_astack_addrs_c_a2_a_a0_a # inst_aI2_apc_mux_x_a2_a_a27) # !inst_aI1_astack_addrs_c_a3_a_a0_a & inst_aI1_astack_addrs_c_a2_a_a0_a & !inst_aI2_apc_mux_x_a2_a_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a3_a_a0_a,
	datac => inst_aI1_astack_addrs_c_a2_a_a0_a,
	datad => inst_aI2_apc_mux_x_a2_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a6097);

inst_aI1_astack_addrs_c_a2_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a2_a_a0_a = DFFEA(rtl_a966 & inst_aI1_astack_addrs_c_a1_a_a0_a # !rtl_a966 & rtl_a6097, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DD88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => rtl_a966,
	datab => inst_aI1_astack_addrs_c_a1_a_a0_a,
	datad => rtl_a6097,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a2_a_a0_a);

rtl_a5997_I : stratix_lcell 
-- Equation(s):
-- rtl_a5997 = inst_aI1_astack_addrs_c_a2_a_a0_a & (inst_aI2_apc_mux_x_a2_a_a27 # inst_aI1_astack_addrs_c_a1_a_a0_a) # !inst_aI1_astack_addrs_c_a2_a_a0_a & !inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_astack_addrs_c_a1_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_aI1_astack_addrs_c_a2_a_a0_a,
	datac => inst_aI2_apc_mux_x_a2_a_a27,
	datad => inst_aI1_astack_addrs_c_a1_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5997);

inst_aI1_astack_addrs_c_a1_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a1_a_a0_a = DFFEA(inst_aI1_astack_addrs_c_a0_a_a0_a & (rtl_a966 # rtl_a5997) # !inst_aI1_astack_addrs_c_a0_a_a0_a & !rtl_a966 & rtl_a5997, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI1_astack_addrs_c_a0_a_a0_a,
	datac => rtl_a966,
	datad => rtl_a5997,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a1_a_a0_a);

rtl_a2726 : stratix_lcell 
-- Equation(s):
-- rtl_a1247 = LCELL(inst_aI1_aMux_746_a34 & (inst_aI2_apc_mux_x_a0_a_a8 & rtl_a1247 # !inst_aI2_apc_mux_x_a0_a_a8 & inst3_aaltsyncram_component_aq_a_a5_a) # !inst_aI1_aMux_746_a34 & rtl_a1247)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1247,
	datab => inst_aI1_aMux_746_a34,
	datac => inst_aI2_apc_mux_x_a0_a_a8,
	datad => inst3_aaltsyncram_component_aq_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1247);

inst_aI1_aMux_719_rtl_1900_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_719_rtl_1900_a0 = inst_aI2_apc_mux_x_a0_a_a8 & (inst_aI2_apc_mux_x_a1_a_a42 # inst_aI1_apc_a0_a) # !inst_aI2_apc_mux_x_a0_a_a8 & !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_aadd_474_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a0_a_a8,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst_aI1_aadd_474_a0,
	datad => inst_aI1_apc_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_719_rtl_1900_a0);

inst_aI1_aMux_719_rtl_1900_a1_I : stratix_lcell 
-- Equation(s):
-- inst_aI1_aMux_719_rtl_1900_a1 = inst_aI1_aMux_719_rtl_1900_a0 & (inst_aI1_astack_addrs_c_a1_a_a0_a # !inst_aI2_apc_mux_x_a1_a_a42) # !inst_aI1_aMux_719_rtl_1900_a0 & inst_aI2_apc_mux_x_a1_a_a42 & rtl_a1247

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_apc_mux_x_a1_a_a42,
	datab => inst_aI1_astack_addrs_c_a1_a_a0_a,
	datac => rtl_a1247,
	datad => inst_aI1_aMux_719_rtl_1900_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI1_aMux_719_rtl_1900_a1);

rtl_a5897_I : stratix_lcell 
-- Equation(s):
-- rtl_a5897 = inst_aI2_apc_mux_x_a1_a_a42 & (inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_aadd_474_a0 # !inst_aI2_apc_mux_x_a0_a_a8 & inst_aI1_astack_addrs_c_a0_a_a0_a) # !inst_aI2_apc_mux_x_a1_a_a42 & inst_aI1_astack_addrs_c_a0_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI1_astack_addrs_c_a0_a_a0_a,
	datab => inst_aI2_apc_mux_x_a1_a_a42,
	datac => inst_aI1_aadd_474_a0,
	datad => inst_aI2_apc_mux_x_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a5897);

inst_aI1_astack_addrs_c_a0_a_a0_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI1_astack_addrs_c_a0_a_a0_a = DFFEA(inst_aI2_apc_mux_x_a2_a_a27 & inst_aI1_aMux_719_rtl_1900_a1 # !inst_aI2_apc_mux_x_a2_a_a27 & rtl_a5897, GLOBAL(CLK_IN_acombout), VCC, , inst_aI1_ai_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	datab => inst_aI2_apc_mux_x_a2_a_a27,
	datac => inst_aI1_aMux_719_rtl_1900_a1,
	datad => rtl_a5897,
	aclr => GND,
	ena => inst_aI1_ai_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI1_astack_addrs_c_a0_a_a0_a);

inst_aI2_aTC_x_a2_a_a233_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a2_a_a233 = NRESET_IN_acombout & !inst3_aaltsyncram_component_aq_a_a2_a & !inst3_aaltsyncram_component_aq_a_a4_a & !inst3_aaltsyncram_component_aq_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => NRESET_IN_acombout,
	datab => inst3_aaltsyncram_component_aq_a_a2_a,
	datac => inst3_aaltsyncram_component_aq_a_a4_a,
	datad => inst3_aaltsyncram_component_aq_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a2_a_a233);

inst_aI2_aTC_x_a2_a_a107_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aTC_x_a2_a_a107 = inst_aI2_aTC_x_a2_a_a233 & (inst3_aaltsyncram_component_aq_a_a3_a # !inst3_aaltsyncram_component_aq_a_a0_a & inst_aI2_aTC_x_a2_a_a200)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst3_aaltsyncram_component_aq_a_a3_a,
	datab => inst3_aaltsyncram_component_aq_a_a0_a,
	datac => inst_aI2_aTC_x_a2_a_a200,
	datad => inst_aI2_aTC_x_a2_a_a233,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aTC_x_a2_a_a107);

inst_aI2_aC_store_x_a0_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_aC_store_x_a0 = inst_aI2_aTC_x_a2_a_a107 # !inst_aI2_aTC_x_a1_a_a132 # !inst_aI2_apc_mux_x_a1_a_a170 # !inst_aI2_aTC_x_a0_a_a125

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_aTC_x_a2_a_a107,
	datab => inst_aI2_aTC_x_a0_a_a125,
	datac => inst_aI2_apc_mux_x_a1_a_a170,
	datad => inst_aI2_aTC_x_a1_a_a132,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_aC_store_x_a0);

inst_aI2_andwe_x_a61_I : stratix_lcell 
-- Equation(s):
-- inst_aI2_andwe_x_a61 = !inst_aI2_aC_store_x_a0 & inst_aI2_andre_x_a68 & (inst_aI2_ai_a13 # !inst_aI2_ai_a375)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "3010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI2_ai_a375,
	datab => inst_aI2_aC_store_x_a0,
	datac => inst_aI2_andre_x_a68,
	datad => inst_aI2_ai_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI2_andwe_x_a61);

inst_aI4_ai_a2406_I : stratix_lcell 
-- Equation(s):
-- inst_aI4_ai_a2406 = inst_aI4_ai_a2378 & inst_aI4_ai_a2383 & inst_aI2_andwe_x_a61 & inst_aI4_ai_a2401

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a2378,
	datab => inst_aI4_ai_a2383,
	datac => inst_aI2_andwe_x_a61,
	datad => inst_aI4_ai_a2401,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_ai_a2406);

inst_aI5_andwe_c_aI : stratix_lcell 
-- Equation(s):
-- inst_aI5_andwe_c = DFFEA(inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a & NRESET_IN_acombout & inst_aI2_andwe_x_a61 & !inst_aI4_ai_a2406, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "0080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_anreset_v_rtl_722_awysi_counter_asafe_q_a1_a,
	datab => NRESET_IN_acombout,
	datac => inst_aI2_andwe_x_a61,
	datad => inst_aI4_ai_a2406,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_aI5_andwe_c);

inst_aI5_adaddr_c_a26_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a26_a_a141 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a31_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a26_a)
-- inst_aI5_adaddr_c_a26_a = DFFEA(inst_aI4_adaddr_x_a26_a_a141, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_ai_a544,
	datac => inst3_aaltsyncram_component_aq_a_a31_a,
	datad => inst_aI4_aireg_c_a26_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a26_a_a141,
	regout => inst_aI5_adaddr_c_a26_a);

inst_aI5_ai_a29_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a29 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a26_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a26_a_a141 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a26_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI5_adaddr_c_a26_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_adaddr_x_a26_a_a141,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a29);

inst_aI5_adaddr_c_a25_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a25_a_a148 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a30_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a25_a)
-- inst_aI5_adaddr_c_a25_a = DFFEA(inst_aI4_adaddr_x_a25_a_a148, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a30_a,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_aireg_c_a25_a,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a25_a_a148,
	regout => inst_aI5_adaddr_c_a25_a);

inst_aI5_ai_a32_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a32 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a25_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a25_a_a148) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AAE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a25_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adaddr_x_a25_a_a148,
	datad => inst_aI4_andre_x_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a32);

inst_aI5_adaddr_c_a24_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a24_a_a155 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a29_a # inst_aI4_aireg_c_a24_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a24_a = DFFEA(inst_aI4_adaddr_x_a24_a_a155, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F800",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a24_a,
	datab => inst_aI4_ai_a544,
	datac => inst3_aaltsyncram_component_aq_a_a29_a,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a24_a_a155,
	regout => inst_aI5_adaddr_c_a24_a);

inst_aI5_ai_a35_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a35 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a24_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a24_a_a155) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_andre_x_a26,
	datac => inst_aI4_adaddr_x_a24_a_a155,
	datad => inst_aI5_adaddr_c_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a35);

inst_aI5_adaddr_c_a23_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a23_a_a162 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a28_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a23_a)
-- inst_aI5_adaddr_c_a23_a = DFFEA(inst_aI4_adaddr_x_a23_a_a162, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a28_a,
	datab => inst_aI4_ai_a544,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_aireg_c_a23_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a23_a_a162,
	regout => inst_aI5_adaddr_c_a23_a);

inst_aI5_ai_a38_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a38 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a23_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a23_a_a162 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_adaddr_x_a23_a_a162,
	datab => inst_aI4_andre_x_a26,
	datac => inst_aI4_ai_a83,
	datad => inst_aI5_adaddr_c_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a38);

inst_aI5_adaddr_c_a22_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a22_a_a169 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a27_a # inst_aI4_aireg_c_a22_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a22_a = DFFEA(inst_aI4_adaddr_x_a22_a_a169, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a27_a,
	datab => inst_aI4_aireg_c_a22_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a22_a_a169,
	regout => inst_aI5_adaddr_c_a22_a);

inst_aI5_ai_a41_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a41 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a22_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a22_a_a169) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_andre_x_a26,
	datac => inst_aI4_adaddr_x_a22_a_a169,
	datad => inst_aI5_adaddr_c_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a41);

inst_aI5_adaddr_c_a21_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a21_a_a176 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a26_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a21_a)
-- inst_aI5_adaddr_c_a21_a = DFFEA(inst_aI4_adaddr_x_a21_a_a176, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a544,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_aireg_c_a21_a,
	datad => inst3_aaltsyncram_component_aq_a_a26_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a21_a_a176,
	regout => inst_aI5_adaddr_c_a21_a);

inst_aI5_ai_a44_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a44 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a21_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a21_a_a176 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI5_adaddr_c_a21_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_adaddr_x_a21_a_a176,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a44);

inst_aI5_adaddr_c_a20_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a20_a_a183 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a25_a # inst_aI4_aireg_c_a20_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a20_a = DFFEA(inst_aI4_adaddr_x_a20_a_a183, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C8C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a20_a,
	datab => inst_aI4_ai_a83,
	datac => inst3_aaltsyncram_component_aq_a_a25_a,
	datad => inst_aI4_ai_a544,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a20_a_a183,
	regout => inst_aI5_adaddr_c_a20_a);

inst_aI5_ai_a47_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a47 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a20_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a20_a_a183 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI4_ai_a83,
	datac => inst_aI5_adaddr_c_a20_a,
	datad => inst_aI4_adaddr_x_a20_a_a183,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a47);

inst_aI5_adaddr_c_a19_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a19_a_a190 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a24_a # inst_aI4_aireg_c_a19_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a19_a = DFFEA(inst_aI4_adaddr_x_a19_a_a190, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "E0C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a19_a,
	datab => inst3_aaltsyncram_component_aq_a_a24_a,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_ai_a544,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a19_a_a190,
	regout => inst_aI5_adaddr_c_a19_a);

inst_aI5_ai_a50_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a50 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a19_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a19_a_a190 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "BA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a19_a,
	datab => inst_aI4_andre_x_a26,
	datac => inst_aI4_ai_a83,
	datad => inst_aI4_adaddr_x_a19_a_a190,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a50);

inst_aI5_adaddr_c_a18_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a18_a_a197 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a23_a # inst_aI4_aireg_c_a18_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a18_a = DFFEA(inst_aI4_adaddr_x_a18_a_a197, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CC80",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a18_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_ai_a544,
	datad => inst3_aaltsyncram_component_aq_a_a23_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a18_a_a197,
	regout => inst_aI5_adaddr_c_a18_a);

inst_aI5_ai_a53_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a53 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a18_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a18_a_a197 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI4_ai_a83,
	datac => inst_aI5_adaddr_c_a18_a,
	datad => inst_aI4_adaddr_x_a18_a_a197,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a53);

inst_aI5_adaddr_c_a17_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a17_a_a204 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a22_a # inst_aI4_aireg_c_a17_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a17_a = DFFEA(inst_aI4_adaddr_x_a17_a_a204, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EA00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst3_aaltsyncram_component_aq_a_a22_a,
	datab => inst_aI4_aireg_c_a17_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a17_a_a204,
	regout => inst_aI5_adaddr_c_a17_a);

inst_aI5_ai_a56_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a56 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a17_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a17_a_a204 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "D8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI5_adaddr_c_a17_a,
	datac => inst_aI4_adaddr_x_a17_a_a204,
	datad => inst_aI4_ai_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a56);

inst_aI5_adaddr_c_a16_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a16_a_a211 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a21_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a16_a)
-- inst_aI5_adaddr_c_a16_a = DFFEA(inst_aI4_adaddr_x_a16_a_a211, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a544,
	datab => inst3_aaltsyncram_component_aq_a_a21_a,
	datac => inst_aI4_aireg_c_a16_a,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a16_a_a211,
	regout => inst_aI5_adaddr_c_a16_a);

inst_aI5_ai_a59_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a59 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a16_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a16_a_a211) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "F0D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_adaddr_x_a16_a_a211,
	datac => inst_aI5_adaddr_c_a16_a,
	datad => inst_aI4_andre_x_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a59);

inst_aI5_adaddr_c_a15_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a15_a_a218 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a20_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a15_a)
-- inst_aI5_adaddr_c_a15_a = DFFEA(inst_aI4_adaddr_x_a15_a_a218, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a544,
	datab => inst3_aaltsyncram_component_aq_a_a20_a,
	datac => inst_aI4_aireg_c_a15_a,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a15_a_a218,
	regout => inst_aI5_adaddr_c_a15_a);

inst_aI5_ai_a62_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a62 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a15_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a15_a_a218) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a15_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI4_adaddr_x_a15_a_a218,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a62);

inst_aI5_adaddr_c_a14_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a14_a_a225 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a19_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a14_a)
-- inst_aI5_adaddr_c_a14_a = DFFEA(inst_aI4_adaddr_x_a14_a_a225, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_ai_a544,
	datac => inst3_aaltsyncram_component_aq_a_a19_a,
	datad => inst_aI4_aireg_c_a14_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a14_a_a225,
	regout => inst_aI5_adaddr_c_a14_a);

inst_aI5_ai_a65_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a65 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a14_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a14_a_a225) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a14_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI4_adaddr_x_a14_a_a225,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a65);

inst_aI5_adaddr_c_a13_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a13_a_a232 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a18_a # inst_aI4_aireg_c_a13_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a13_a = DFFEA(inst_aI4_adaddr_x_a13_a_a232, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "C8C0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a13_a,
	datab => inst_aI4_ai_a83,
	datac => inst3_aaltsyncram_component_aq_a_a18_a,
	datad => inst_aI4_ai_a544,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a13_a_a232,
	regout => inst_aI5_adaddr_c_a13_a);

inst_aI5_ai_a68_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a68 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a13_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a13_a_a232) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI5_adaddr_c_a13_a,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI4_adaddr_x_a13_a_a232,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a68);

inst_aI5_adaddr_c_a12_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a12_a_a239 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a17_a # inst_aI4_aireg_c_a12_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a12_a = DFFEA(inst_aI4_adaddr_x_a12_a_a239, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a12_a,
	datab => inst3_aaltsyncram_component_aq_a_a17_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a12_a_a239,
	regout => inst_aI5_adaddr_c_a12_a);

inst_aI5_ai_a71_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a71 = inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a12_a # !inst_aI4_andre_x_a26 & (inst_aI4_ai_a83 & inst_aI4_adaddr_x_a12_a_a239 # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FB40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_andre_x_a26,
	datab => inst_aI4_ai_a83,
	datac => inst_aI4_adaddr_x_a12_a_a239,
	datad => inst_aI5_adaddr_c_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a71);

inst_aI5_adaddr_c_a11_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a11_a_a246 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a16_a # inst_aI4_ai_a544 & inst_aI4_aireg_c_a11_a)
-- inst_aI5_adaddr_c_a11_a = DFFEA(inst_aI4_adaddr_x_a11_a_a246, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "A8A0",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_ai_a544,
	datac => inst3_aaltsyncram_component_aq_a_a16_a,
	datad => inst_aI4_aireg_c_a11_a,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a11_a_a246,
	regout => inst_aI5_adaddr_c_a11_a);

inst_aI5_ai_a74_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a74 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a11_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a11_a_a246) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "CCE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a83,
	datab => inst_aI5_adaddr_c_a11_a,
	datac => inst_aI4_adaddr_x_a11_a_a246,
	datad => inst_aI4_andre_x_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a74);

inst_aI5_adaddr_c_a10_a_aI : stratix_lcell 
-- Equation(s):
-- inst_aI4_adaddr_x_a10_a_a253 = inst_aI4_ai_a83 & (inst3_aaltsyncram_component_aq_a_a15_a # inst_aI4_aireg_c_a10_a & inst_aI4_ai_a544)
-- inst_aI5_adaddr_c_a10_a = DFFEA(inst_aI4_adaddr_x_a10_a_a253, GLOBAL(CLK_IN_acombout), GLOBAL(NRESET_IN_acombout), , , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "EC00",
	output_mode => "reg_and_comb")
-- pragma translate_on
PORT MAP (
	clk => CLK_IN_acombout,
	dataa => inst_aI4_aireg_c_a10_a,
	datab => inst3_aaltsyncram_component_aq_a_a15_a,
	datac => inst_aI4_ai_a544,
	datad => inst_aI4_ai_a83,
	aclr => NOT_NRESET_IN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI4_adaddr_x_a10_a_a253,
	regout => inst_aI5_adaddr_c_a10_a);

inst_aI5_ai_a77_I : stratix_lcell 
-- Equation(s):
-- inst_aI5_ai_a77 = inst_aI4_ai_a83 & (inst_aI4_andre_x_a26 & inst_aI5_adaddr_c_a10_a # !inst_aI4_andre_x_a26 & inst_aI4_adaddr_x_a10_a_a253) # !inst_aI4_ai_a83 & inst_aI5_adaddr_c_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	synch_mode => "off",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_aI4_ai_a83,
	datab => inst_aI4_adaddr_x_a10_a_a253,
	datac => inst_aI4_andre_x_a26,
	datad => inst_aI5_adaddr_c_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_aI5_ai_a77);

CPU_NDWE_OUT_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_aI5_andwe_c,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_NDWE_OUT);

CPU_DADDR_OUT_a26_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a29,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(26));

CPU_DADDR_OUT_a25_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a32,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(25));

CPU_DADDR_OUT_a24_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a35,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(24));

CPU_DADDR_OUT_a23_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a38,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(23));

CPU_DADDR_OUT_a22_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a41,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(22));

CPU_DADDR_OUT_a21_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a44,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(21));

CPU_DADDR_OUT_a20_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a47,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(20));

CPU_DADDR_OUT_a19_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a50,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(19));

CPU_DADDR_OUT_a18_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a53,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(18));

CPU_DADDR_OUT_a17_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a56,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(17));

CPU_DADDR_OUT_a16_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(16));

CPU_DADDR_OUT_a15_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a62,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(15));

CPU_DADDR_OUT_a14_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a65,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(14));

CPU_DADDR_OUT_a13_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a68,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(13));

CPU_DADDR_OUT_a12_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a71,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(12));

CPU_DADDR_OUT_a11_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a74,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(11));

CPU_DADDR_OUT_a10_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a77,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(10));

CPU_DADDR_OUT_a9_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a80,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(9));

CPU_DADDR_OUT_a8_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a83,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(8));

CPU_DADDR_OUT_a7_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a86,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(7));

CPU_DADDR_OUT_a6_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a89,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(6));

CPU_DADDR_OUT_a5_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a92,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(5));

CPU_DADDR_OUT_a4_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a95,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(4));

CPU_DADDR_OUT_a3_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a98,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(3));

CPU_DADDR_OUT_a2_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a101,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(2));

CPU_DADDR_OUT_a1_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a104,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(1));

CPU_DADDR_OUT_a0_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI5_ai_a107,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DADDR_OUT(0));

CPU_DATA_OUT_a31_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(31));

CPU_DATA_OUT_a30_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a30_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(30));

CPU_DATA_OUT_a29_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a29_a_a2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(29));

CPU_DATA_OUT_a28_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a28_a_a3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(28));

CPU_DATA_OUT_a27_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a27_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(27));

CPU_DATA_OUT_a26_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a26_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(26));

CPU_DATA_OUT_a25_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a25_a_a6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(25));

CPU_DATA_OUT_a24_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a24_a_a7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(24));

CPU_DATA_OUT_a23_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a23_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(23));

CPU_DATA_OUT_a22_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a22_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(22));

CPU_DATA_OUT_a21_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a21_a_a10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(21));

CPU_DATA_OUT_a20_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a20_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(20));

CPU_DATA_OUT_a19_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a19_a_a12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(19));

CPU_DATA_OUT_a18_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a18_a_a13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(18));

CPU_DATA_OUT_a17_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a17_a_a14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(17));

CPU_DATA_OUT_a16_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a16_a_a15,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(16));

CPU_DATA_OUT_a15_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a15_a_a16,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(15));

CPU_DATA_OUT_a14_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a14_a_a17,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(14));

CPU_DATA_OUT_a13_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a13_a_a18,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(13));

CPU_DATA_OUT_a12_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a12_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(12));

CPU_DATA_OUT_a11_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a11_a_a20,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(11));

CPU_DATA_OUT_a10_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a10_a_a21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(10));

CPU_DATA_OUT_a9_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a9_a_a22,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(9));

CPU_DATA_OUT_a8_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a8_a_a23,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(8));

CPU_DATA_OUT_a7_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a7_a_a24,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(7));

CPU_DATA_OUT_a6_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a6_a_a25,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(6));

CPU_DATA_OUT_a5_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a5_a_a26,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(5));

CPU_DATA_OUT_a4_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a4_a_a27,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(4));

CPU_DATA_OUT_a3_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a3_a_a28,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(3));

CPU_DATA_OUT_a2_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a2_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(2));

CPU_DATA_OUT_a1_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a1_a_a30,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(1));

CPU_DATA_OUT_a0_a_aI : stratix_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	ddio_mode => "none",
	input_register_mode => "none",
	output_register_mode => "none",
	oe_register_mode => "none",
	input_async_reset => "none",
	output_async_reset => "none",
	oe_async_reset => "none",
	input_sync_reset => "none",
	output_sync_reset => "none",
	oe_sync_reset => "none",
	input_power_up => "low",
	output_power_up => "low",
	oe_power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_aI4_adata_ox_a0_a_a31,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	padio => ww_CPU_DATA_OUT(0));
END structure;


