INFO-FLOW: Workspace D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1 opened at Mon May 05 13:14:22 -0500 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020i-clg400-1L 
Execute       create_platform xc7z020i-clg400-1L -board  
DBG:HLSDevice: Trying to load device library: D:/xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
Command       create_platform done; 5.148 sec.
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.319 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 5.429 sec.
Execute   set_part xc7z020iclg400-1L 
INFO: [HLS 200-1510] Running: set_part xc7z020iclg400-1L 
Execute     create_platform xc7z020iclg400-1L -board  
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.189 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn_top.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang cnn_top.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.cpp.clang.err.log 
Command       ap_eval done; 0.277 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
Execute       source D:/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.497 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.416 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.622 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.377 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.774 sec.
Execute         source D:/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.799 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.267 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.504 sec.
INFO: [HLS 200-10] Analyzing design file 'conv2d_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling conv2d_layer1.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang conv2d_layer1.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.38 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.523 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.492 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.466 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.471 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.343 sec.
Command       clang_tidy done; 6.941 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.287 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.516 sec.
INFO: [HLS 200-10] Analyzing design file 'conv2d_layer2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling conv2d_layer2.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang conv2d_layer2.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.cpp.clang.err.log 
Command       ap_eval done; 0.346 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.712 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.579 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.562 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.607 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.988 sec.
Command       clang_tidy done; 7.655 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.559 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
Command       ap_part_info done; 0.151 sec.
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.655 sec.
INFO: [HLS 200-10] Analyzing design file 'dense_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dense_layer1.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang dense_layer1.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.345 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.684 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.654 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.495 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.637 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 7.312 sec.
Command       clang_tidy done; 7.961 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.455 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.718 sec.
INFO: [HLS 200-10] Analyzing design file 'dense_layer2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dense_layer2.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang dense_layer2.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.cpp.clang.err.log 
Command       ap_eval done; 0.334 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.601 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.524 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.462 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.481 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.322 sec.
Command       clang_tidy done; 6.935 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.338 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.551 sec.
INFO: [HLS 200-10] Analyzing design file 'flatten.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling flatten.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang flatten.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.cpp.clang.err.log 
Command       ap_eval done; 0.239 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.29 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.254 sec.
INFO: [HLS 200-10] Analyzing design file 'maxPool_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling maxPool_layer1.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang maxPool_layer1.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.346 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.646 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.514 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.463 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.495 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.303 sec.
Command       clang_tidy done; 6.883 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.359 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.532 sec.
INFO: [HLS 200-10] Analyzing design file 'maxPool_layer2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling maxPool_layer2.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang maxPool_layer2.cpp -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.cpp.clang.err.log 
Command       ap_eval done; 0.338 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.545 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.555 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.452 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.488 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.305 sec.
Command       clang_tidy done; 6.908 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.381 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.594 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 180.112 seconds; current allocated memory: 1.050 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.g.bc" "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.g.bc" "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.g.bc" "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.g.bc" "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.g.bc" "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.g.bc" "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.g.bc" "D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.g.bc"  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/cnn_top.g.bc D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer1.g.bc D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/conv2d_layer2.g.bc D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer1.g.bc D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/dense_layer2.g.bc D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/flatten.g.bc D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer1.g.bc D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/maxPool_layer2.g.bc -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.158 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.539 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.544 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.974 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.976 sec.
Execute       run_link_or_opt -opt -out D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.002 sec.
Execute       run_link_or_opt -out D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.269 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.271 sec.
Execute       run_link_or_opt -opt -out D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_top -mllvm -hls-db-dir -mllvm D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
