# Design Inputs

This folder documents all inputs used in the RTL-to-GDSII flow.

## RTL
- Synthesizable Verilog RTL of Tile block

## Constraints
- SDC file (1.7ns clock, IO delays, timing constraints), Standard cell libraries (.db)

## Technology Files (Not Included)
- 28nm Technology LEF
- Standard cell libraries (.db)
- TLU+ files
- NDM files
- SRAM abstracts

Note: Proprietary technology files are excluded due to licensing restrictions.

