Info: Generated by version: 22.4 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\sys_clock_in.ip --synthesis=VERILOG --output-directory=C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\sys_clock_in --family="Arria 10" --part=10AX115S3F45E2SGE3
Info: sys_clock_in: "Transforming system: sys_clock_in"
Info: sys_clock_in: "Naming system components in system: sys_clock_in"
Info: sys_clock_in: "Processing generation queue"
Info: sys_clock_in: "Generating: sys_clock_in"
Info: sys_clock_in: Done "sys_clock_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
