#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 28 23:04:23 2022
# Process ID: 23636
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top.vdi
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi_m0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/video_clock/video_clock.dcp' for cell 'video_clock_m0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 764.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_m0/U0'
Finished Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_m0/U0'
Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/video_clock/video_clock_board.xdc] for cell 'video_clock_m0/inst'
Finished Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/video_clock/video_clock_board.xdc] for cell 'video_clock_m0/inst'
Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/video_clock/video_clock.xdc] for cell 'video_clock_m0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/video_clock/video_clock.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/video_clock/video_clock.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1453.785 ; gain = 576.023
Finished Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/video_clock/video_clock.xdc] for cell 'video_clock_m0/inst'
Parsing XDC File [E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/constrs_1/new/hdmi_cons.xdc]
Finished Parsing XDC File [E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/constrs_1/new/hdmi_cons.xdc]
Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_m0/U0'
Finished Parsing XDC File [e:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_m0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1453.785 ; gain = 1000.840
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1453.785 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 138b6fe92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1470.188 ; gain = 16.402

Starting Logic Optimization Task
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1594e2fc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: 1a4a84cc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 33 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ba8030f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: ba8030f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ba8030f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ba8030f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              27  |                                              1  |
|  Constant propagation         |               6  |              33  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1651.895 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ff5d5bdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1651.895 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ff5d5bdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1651.895 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ff5d5bdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.895 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.895 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ff5d5bdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1651.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d1b6e5fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1651.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 554730dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.3 Build Placer Netlist Model | Checksum: f5e5ef6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f5e5ef6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.585 . Memory (MB): peak = 1651.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f5e5ef6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11498aa86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 28 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.895 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           28  |              1  |                    29  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           28  |              1  |                    29  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18f86ef17

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.895 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: cbd072ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.895 ; gain = 0.000
Phase 2 Global Placement | Checksum: cbd072ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144fb141c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ed119e24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d9ff1ba5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ea9fd66e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1688928e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23a98e73f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23e386458

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19d28731f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d8b25d04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d8b25d04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d5a69252

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d5a69252

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1657.676 ; gain = 5.781
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.210. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15a09c60b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.676 ; gain = 5.781
Phase 4.1 Post Commit Optimization | Checksum: 15a09c60b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.676 ; gain = 5.781

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15a09c60b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.676 ; gain = 5.781

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15a09c60b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.676 ; gain = 5.781

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.676 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: debd297e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.676 ; gain = 5.781
Phase 4 Post Placement Optimization and Clean-Up | Checksum: debd297e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.676 ; gain = 5.781
Ending Placer Task | Checksum: 92471f31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.676 ; gain = 5.781
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1657.676 ; gain = 5.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1657.676 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1658.750 ; gain = 1.074
INFO: [Common 17-1381] The checkpoint 'E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1658.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1658.750 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.172 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-2.298 |
Phase 1 Physical Synthesis Initialization | Checksum: eadce133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 1673.215 ; gain = 0.043
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-2.298 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: eadce133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1673.215 ; gain = 0.043

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-2.298 |
INFO: [Physopt 32-663] Processed net hdmi_color_bar/v_cnt[5].  Re-placed instance hdmi_color_bar/v_cnt_reg[5]
INFO: [Physopt 32-735] Processed net hdmi_color_bar/v_cnt[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-2.296 |
INFO: [Physopt 32-663] Processed net hdmi_color_bar/v_cnt[6].  Re-placed instance hdmi_color_bar/v_cnt_reg[6]
INFO: [Physopt 32-735] Processed net hdmi_color_bar/v_cnt[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-2.294 |
INFO: [Physopt 32-663] Processed net hdmi_color_bar/v_cnt[7].  Re-placed instance hdmi_color_bar/v_cnt_reg[7]
INFO: [Physopt 32-735] Processed net hdmi_color_bar/v_cnt[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-2.292 |
INFO: [Physopt 32-663] Processed net hdmi_color_bar/v_cnt[8].  Re-placed instance hdmi_color_bar/v_cnt_reg[8]
INFO: [Physopt 32-735] Processed net hdmi_color_bar/v_cnt[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-2.290 |
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[1].  Did not re-place instance hdmi_color_bar/v_cnt_reg[1]
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/h_cnt[0].  Did not re-place instance hdmi_color_bar/h_cnt_reg[0]
INFO: [Physopt 32-702] Processed net hdmi_color_bar/h_cnt[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt_0.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_2
INFO: [Physopt 32-710] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0. Critical path length was reduced through logic transformation on cell hdmi_color_bar/v_cnt[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net hdmi_color_bar/v_cnt_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.152 | TNS=-1.663 |
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[7].  Did not re-place instance hdmi_color_bar/v_cnt_reg[7]
INFO: [Physopt 32-572] Net hdmi_color_bar/v_cnt[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[11]_i_3_n_0.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_3
INFO: [Physopt 32-710] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0. Critical path length was reduced through logic transformation on cell hdmi_color_bar/v_cnt[11]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net hdmi_color_bar/v_cnt[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.062 | TNS=-0.673 |
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[3].  Did not re-place instance hdmi_color_bar/v_cnt_reg[3]
INFO: [Physopt 32-572] Net hdmi_color_bar/v_cnt[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hdmi_color_bar/v_cnt_0_repN.  Re-placed instance hdmi_color_bar/v_cnt[11]_i_2_comp
INFO: [Physopt 32-735] Processed net hdmi_color_bar/v_cnt_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.178 |
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt_0_repN.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_2_comp
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hdmi_color_bar/v_cnt[11]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_1_comp_1
INFO: [Physopt 32-572] Net hdmi_color_bar/v_cnt[11]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net video_clock_m0/inst/clk_out1_video_clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[1].  Did not re-place instance hdmi_color_bar/v_cnt_reg[1]
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[3].  Did not re-place instance hdmi_color_bar/v_cnt_reg[3]
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt_0_repN.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_2_comp
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_1_comp_1
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net video_clock_m0/inst/clk_out1_video_clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.178 |
Phase 3 Critical Path Optimization | Checksum: eadce133

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1682.289 ; gain = 9.117

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.178 |
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[1].  Did not re-place instance hdmi_color_bar/v_cnt_reg[1]
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[3].  Did not re-place instance hdmi_color_bar/v_cnt_reg[3]
INFO: [Physopt 32-572] Net hdmi_color_bar/v_cnt[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt_0_repN.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_2_comp
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hdmi_color_bar/v_cnt[11]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_1_comp_1
INFO: [Physopt 32-572] Net hdmi_color_bar/v_cnt[11]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net video_clock_m0/inst/clk_out1_video_clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[1].  Did not re-place instance hdmi_color_bar/v_cnt_reg[1]
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[3].  Did not re-place instance hdmi_color_bar/v_cnt_reg[3]
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt_0_repN.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_2_comp
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0.  Did not re-place instance hdmi_color_bar/v_cnt[11]_i_1_comp_1
INFO: [Physopt 32-702] Processed net hdmi_color_bar/v_cnt[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net video_clock_m0/inst/clk_out1_video_clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.178 |
Phase 4 Critical Path Optimization | Checksum: eadce133

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1682.289 ; gain = 9.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1682.289 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.017 | TNS=-0.178 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.193  |          2.120  |            0  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.193  |          2.120  |            0  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.289 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: eadce133

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1682.289 ; gain = 9.117
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1691.086 ; gain = 8.797
INFO: [Common 17-1381] The checkpoint 'E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 323879ee ConstDB: 0 ShapeSum: b29e515e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 76e1832c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1802.250 ; gain = 99.105
Post Restoration Checksum: NetGraph: 1ead1b19 NumContArr: 58346813 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 76e1832c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1802.250 ; gain = 99.105

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 76e1832c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1808.969 ; gain = 105.824

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 76e1832c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1808.969 ; gain = 105.824
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 252a76d71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1827.727 ; gain = 124.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.109 | TNS=-1.263 | WHS=-0.504 | THS=-17.554|

Phase 2 Router Initialization | Checksum: 224d88061

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1827.727 ; gain = 124.582

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 337
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 337
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b66d60c5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1827.727 ; gain = 124.582
INFO: [Route 35-580] Design has 57 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|   clk_out1_video_clock_1 |     clk_out1_video_clock |                                                         rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/RST|
|   clk_out1_video_clock_1 |     clk_out1_video_clock |                                                        rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/RST|
|   clk_out1_video_clock_1 |     clk_out1_video_clock |                                          rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST|
|   clk_out1_video_clock_1 |     clk_out1_video_clock |                                         rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST|
|   clk_out1_video_clock_1 |     clk_out1_video_clock |                                          rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.244 | TNS=-2.458 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b1817d72

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.245 | TNS=-2.539 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2015a3860

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582
Phase 4 Rip-up And Reroute | Checksum: 2015a3860

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28615d457

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.262 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bc5564b8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bc5564b8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582
Phase 5 Delay and Skew Optimization | Checksum: 1bc5564b8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18fbf0a41

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.215 | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fc818009

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582
Phase 6 Post Hold Fix | Checksum: fc818009

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0415761 %
  Global Horizontal Routing Utilization  = 0.0509635 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c0cbb986

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c0cbb986

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef7e4234

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.072 | TNS=-0.215 | WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ef7e4234

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1827.727 ; gain = 124.582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1827.727 ; gain = 136.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1827.727 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1833.203 ; gain = 5.477
INFO: [Common 17-1381] The checkpoint 'E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
187 Infos, 1 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/Code/4K-Upsampling-System-on-Zynq/subsystem_test/hdmi_test/hdmi_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar 28 23:06:10 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 2 Warnings, 13 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.668 ; gain = 413.684
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 23:06:10 2022...
