$date
	Wed Aug 04 10:13:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_CountEvenOneZero $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ reset $end
$var reg 2 % CurrentState [1:0] $end
$var reg 2 & NextState [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
1#
0"
x!
$end
#2000
0!
b10 &
b0 %
0#
1"
#4000
0"
0$
#6000
b10 %
b11 &
1#
1"
#8000
0"
#10000
b10 &
b11 %
1"
#12000
0"
#14000
b11 &
b10 %
1"
#16000
0"
#18000
b10 &
b11 %
1"
#20000
0"
#22000
b11 &
b10 %
1"
#24000
0"
#26000
b10 &
b11 %
1"
#28000
0"
#30000
1!
b10 %
b0 &
0#
1"
#32000
0"
#34000
0!
b0 %
b1 &
1#
1"
#36000
0"
#38000
1!
b0 &
b1 %
1"
#40000
0"
#42000
0!
b0 %
b10 &
0#
1"
#44000
0"
