Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:23:22 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                                             -0.0089     -0.0089

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0205      1.0700    0.0000     -0.0089 r    (46.20,11.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0381      1.0500    0.0836      0.0747 f    (45.95,11.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0096
  U304/I (INVD1BWP16P90CPD)                                                                               0.0384      1.0700    0.0016      0.0764 f    (48.73,15.12)
  U304/ZN (INVD1BWP16P90CPD)                                                                              0.0375      1.0500    0.0362      0.1125 r    (48.66,15.13)
  n396 (net)                                                                           8      0.0089
  U256/A2 (NR2SKPBD1BWP16P90CPD)                                                                          0.0375      1.0700    0.0003      0.1128 r    (48.10,14.54)
  U256/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0349      1.0500    0.0373      0.1501 f    (47.98,14.54)
  n222 (net)                                                                           3      0.0033
  U257/B1 (IND2D2BWP16P90CPD)                                                                             0.0349      1.0700    0.0004      0.1506 f    (48.84,12.87)
  U257/ZN (IND2D2BWP16P90CPD)                                                                             0.0283      1.0500    0.0285      0.1791 r    (48.84,12.87)
  n220 (net)                                                                           7      0.0104
  U262/A1 (INR2D1BWP16P90CPD)                                                                             0.0283      1.0700    0.0004      0.1795 r    (51.15,14.58)
  U262/ZN (INR2D1BWP16P90CPD)                                                                             0.0178      1.0500    0.0278      0.2073 r    (51.29,14.54)
  n139 (net)                                                                           2      0.0017
  U305/A1 (INR3D1BWP16P90CPD)                                                                             0.0178      1.0700    0.0001      0.2074 r    (53.50,15.06)
  U305/ZN (INR3D1BWP16P90CPD)                                                                             0.0242      1.0500    0.0274      0.2348 r    (53.69,15.12)
  n141 (net)                                                                           1      0.0010
  U276/B (IAO21D1BWP16P90CPD)                                                                             0.0242      1.0700    0.0001      0.2349 r    (54.34,12.75)
  U276/ZN (IAO21D1BWP16P90CPD)                                                                            0.0219      1.0500    0.0235      0.2584 f    (54.35,12.81)
  n145 (net)                                                                           3      0.0034
  U547/I (INVD1BWP16P90CPD)                                                                               0.0219      1.0700    0.0002      0.2586 f    (54.88,12.82)
  U547/ZN (INVD1BWP16P90CPD)                                                                              0.0104      1.0500    0.0127      0.2713 r    (54.95,12.82)
  n458 (net)                                                                           2      0.0014
  U285/B1 (INR2D1BWP16P90CPD)                                                                             0.0104      1.0700    0.0001      0.2713 r    (55.41,12.24)
  U285/ZN (INR2D1BWP16P90CPD)                                                                             0.0113      1.0500    0.0122      0.2836 f    (55.43,12.24)
  n455 (net)                                                                           1      0.0016
  U280/A2 (AOI22D2BWP16P90CPD)                                                                            0.0113      1.0700    0.0001      0.2837 f    (54.77,13.90)
  U280/ZN (AOI22D2BWP16P90CPD)                                                                            0.0118      1.0500    0.0122      0.2959 r    (54.92,13.95)
  n454 (net)                                                                           1      0.0009
  U284/A1 (ND2SKND1BWP16P90CPD)                                                                           0.0118      1.0700    0.0001      0.2960 r    (56.05,13.34)
  U284/ZN (ND2SKND1BWP16P90CPD)                                                                           0.0099      1.0500    0.0113      0.3073 f    (56.08,13.39)
  n472 (net)                                                                           1      0.0009
  U281/B1 (INR2D1BWP16P90CPD)                                                                             0.0099      1.0700    0.0001      0.3074 f    (56.40,11.66)
  U281/ZN (INR2D1BWP16P90CPD)                                                                             0.0118      1.0500    0.0120      0.3193 r    (56.42,11.66)
  n255 (net)                                                                           1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)                                                     0.0118      1.0700    0.0001      0.3194 r    (58.39,12.21)     s, n
  data arrival time                                                                                                                         0.3194

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (propagated)                                                                                             -0.0144      0.5856
  clock reconvergence pessimism                                                                                                 0.0043      0.5900
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0208      0.9300    0.0000      0.5900 f    (60.51,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5600
  duty cycle clock jitter                                                                                                      -0.0090      0.5510
  library setup time                                                                                                  1.0000   -0.0091      0.5418
  data required time                                                                                                                        0.5418
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5418
  data arrival time                                                                                                                        -0.3194
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2224



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0057      1.0500    0.0014      0.5014 r    (61.75,13.65)
  tdi (net)                                                                            1      0.0013
  FTB_1__39/I (BUFFD1BWP16P90CPD)                                                                         0.0056      1.0700    0.0001      0.5015 r    (58.85,12.82)     s
  FTB_1__39/Z (BUFFD1BWP16P90CPD)                                                                         0.0424      1.0500    0.0339      0.5353 r    (59.00,12.82)     s
  aps_rename_1_ (net)                                                                  7      0.0114
  ZINV_112_inst_44/I (INVSKPD2BWP16P90CPD)                                                                0.0426      1.0700    0.0004      0.5357 r    (58.83,10.51)
  ZINV_112_inst_44/ZN (INVSKPD2BWP16P90CPD)                                                               0.0282      1.0500    0.0320      0.5678 f    (58.85,10.51)
  ZINV_112_0 (net)                                                                     1      0.0082
  ZINV_103_f_inst_43/I (CKND12BWP16P90CPDULVT)                                                            0.0282      1.0700    0.0004      0.5682 f    (59.71,9.94)
  ZINV_103_f_inst_43/ZN (CKND12BWP16P90CPDULVT)                                                           0.0268      1.0500    0.0213      0.5896 r    (59.73,9.94)
  dbg_dat_si[0] (net)                                                                  1      0.1004
  dbg_dat_si[0] (out)                                                                                     0.0276      1.0700    0.0063      0.5958 r    (61.75,12.45)
  data arrival time                                                                                                                         0.5958

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock reconvergence pessimism                                                                                                 0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  cycle clock jitter                                                                                                           -0.0070      1.1630
  output external delay                                                                                                        -0.5000      0.6630
  data required time                                                                                                                        0.6630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6630
  data arrival time                                                                                                                        -0.5958
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0672



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                     0.0064      1.0500    0.0025      0.5025 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                 1      0.0022
  U280/A1 (AOI22D2BWP16P90CPD)                                                                            0.0064      1.0700    0.0001      0.5026 f    (54.78,13.97)
  U280/ZN (AOI22D2BWP16P90CPD)                                                                            0.0118      1.0500    0.0102      0.5129 r    (54.92,13.95)
  n454 (net)                                                                           1      0.0009
  U284/A1 (ND2SKND1BWP16P90CPD)                                                                           0.0118      1.0700    0.0001      0.5129 r    (56.05,13.34)
  U284/ZN (ND2SKND1BWP16P90CPD)                                                                           0.0099      1.0500    0.0113      0.5242 f    (56.08,13.39)
  n472 (net)                                                                           1      0.0009
  U281/B1 (INR2D1BWP16P90CPD)                                                                             0.0099      1.0700    0.0001      0.5243 f    (56.40,11.66)
  U281/ZN (INR2D1BWP16P90CPD)                                                                             0.0118      1.0500    0.0120      0.5362 r    (56.42,11.66)
  n255 (net)                                                                           1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)                                                     0.0118      1.0700    0.0001      0.5363 r    (58.39,12.21)     s, n
  data arrival time                                                                                                                         0.5363

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (propagated)                                                                                             -0.0144      0.5856
  clock reconvergence pessimism                                                                                                 0.0000      0.5856
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0208      0.9300    0.0000      0.5856 f    (60.51,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5556
  duty cycle clock jitter                                                                                                      -0.0090      0.5466
  library setup time                                                                                                  1.0000   -0.0091      0.5375
  data required time                                                                                                                        0.5375
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5375
  data arrival time                                                                                                                        -0.5363
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0011



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (propagated)                                                                                             -0.0098      0.5902

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0210      1.0700    0.0000      0.5902 f    (58.53,14.54)     s, n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                              0.0076      1.0500    0.0361      0.6263 f    (58.11,14.54)     s, n
  n406 (net)                                                                           1      0.0051
  ZINV_18_inst_42/I (INVSKND8BWP16P90CPDILVT)                                                             0.0076      1.0700    0.0002      0.6265 f    (58.06,13.39)
  ZINV_18_inst_42/ZN (INVSKND8BWP16P90CPDILVT)                                                            0.0069      1.0500    0.0070      0.6335 r    (58.29,13.39)
  ZINV_18_0 (net)                                                                      1      0.0096
  ZINV_9_f_inst_41/I (INVD14BWP16P90CPDULVT)                                                              0.0069      1.0700    0.0006      0.6340 r    (59.53,13.97)
  ZINV_9_f_inst_41/ZN (INVD14BWP16P90CPDULVT)                                                             0.0210      1.0500    0.0156      0.6496 f    (59.55,13.97)
  tdo_enable (net)                                                                     1      0.1004
  tdo_enable (out)                                                                                        0.0220      1.0700    0.0060      0.6557 f    (61.75,13.41)
  data arrival time                                                                                                                         0.6557

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock reconvergence pessimism                                                                                                 0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  duty cycle clock jitter                                                                                                      -0.0090      1.1610
  output external delay                                                                                                        -0.5000      0.6610
  data required time                                                                                                                        0.6610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6610
  data arrival time                                                                                                                        -0.6557
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0053


1
