{"vcs1":{"timestamp_begin":1681474880.791860222, "rt":0.61, "ut":0.17, "st":0.12}}
{"vcselab":{"timestamp_begin":1681474881.437719154, "rt":0.81, "ut":0.18, "st":0.14}}
{"link":{"timestamp_begin":1681474882.266416845, "rt":0.63, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681474880.501716101}
{"VCS_COMP_START_TIME": 1681474880.501716101}
{"VCS_COMP_END_TIME": 1681474883.487293752}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 238988}}
