# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../math.gen/sources_1/ip/fixed_to_float/sim/fixed_to_float.v" \
"../../../../math.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../math.srcs/sources_1/new/addsub_test.v" \
"../../../../math.srcs/sim_1/new/c_addsub_0_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
