git clone --depth 1 --no-tags https://github.com/denizcanyildizj/FBU-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632797556
git clone --depth 1 --no-tags https://github.com/kojonbaidoo/VLSI_Project_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632201256
git clone --depth 1 --no-tags https://github.com/Colgate-3v1/aps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632067083
git clone --depth 1 --no-tags https://github.com/AdeAdeRH/FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633970781
git clone --depth 1 --no-tags https://github.com/Bun-chan/FPGA_NIOS_II_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634091440
git clone --depth 1 --no-tags https://github.com/ppqppl/FPGA_PRJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633651952
git clone --depth 1 --no-tags https://github.com/Quarol/Modular_Adder_And_Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629141795
git clone --depth 1 --no-tags https://github.com/YBatuhan07/Trafik-Sinyalizasyonu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628717983
git clone --depth 1 --no-tags https://github.com/Lgdavis/16-Bit-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631007851
git clone --depth 1 --no-tags https://github.com/jeffdi/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631023293
git clone --depth 1 --no-tags https://github.com/Shruti-Mahato/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627974443
git clone --depth 1 --no-tags https://github.com/Ahmed-Waseem77/digital_clock_Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632131799
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_manchester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632397958
git clone --depth 1 --no-tags https://github.com/ridvikpal/enhanced_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634539492
git clone --depth 1 --no-tags https://github.com/ArpitNITC/100_days_of_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632823784
git clone --depth 1 --no-tags https://github.com/GYHuang111/IC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634495141
git clone --depth 1 --no-tags https://github.com/dila128/Gomulu_S-stemler_traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628092300
git clone --depth 1 --no-tags https://github.com/yelbuod/brent-kung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628622298
git clone --depth 1 --no-tags https://github.com/Dhanush-04/UART-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629406473
git clone --depth 1 --no-tags https://github.com/mary-k99/photo_disdrometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634560662
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/ROUTER_1-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631788080
git clone --depth 1 --no-tags https://github.com/Sivaprakasam-741/VGA_interface-with_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630958174
git clone --depth 1 --no-tags https://github.com/mireavmis/PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629508425
git clone --depth 1 --no-tags https://github.com/ponderingm/carevel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630363084
git clone --depth 1 --no-tags https://github.com/cowboy35927/SOM-Processing-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627704147
git clone --depth 1 --no-tags https://github.com/tugce90karakaya/TekPortRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628297897
git clone --depth 1 --no-tags https://github.com/sontung1010/MacOS-FPGA-Toolchain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628523415
git clone --depth 1 --no-tags https://github.com/mikebayth/GRAND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629548233
git clone --depth 1 --no-tags https://github.com/TonyRangel/pipeline-riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629792027
git clone --depth 1 --no-tags https://github.com/RaimeSong/VerilogStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629777071
git clone --depth 1 --no-tags https://github.com/bogdan-krstic/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628011925
git clone --depth 1 --no-tags https://github.com/manhcuong1502/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630309292
git clone --depth 1 --no-tags https://github.com/pragati21code/Combinational-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630605134
git clone --depth 1 --no-tags https://github.com/SahaDipto/Efabless_CU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632553799
git clone --depth 1 --no-tags https://github.com/SalahAbotaleb/Advanced-Encryption-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632007877
git clone --depth 1 --no-tags https://github.com/sivananthampalaniappan/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631821312
git clone --depth 1 --no-tags https://github.com/TnTsukasa/evo_ap_mult_github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633485734
git clone --depth 1 --no-tags https://github.com/yggycs/Montgomery_multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631262617
git clone --depth 1 --no-tags https://github.com/liaoyige/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631157378
git clone --depth 1 --no-tags https://github.com/J-Bhavana/RISC_V_RP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634170965
git clone --depth 1 --no-tags https://github.com/Snigdha2005/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634286481
git clone --depth 1 --no-tags https://github.com/itsnishit/AxPPA-Approximate-Parallel-Prefix-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627932465
git clone --depth 1 --no-tags https://github.com/OguzKahramn/FPGA_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629347855
git clone --depth 1 --no-tags https://github.com/AaronPacheco24/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629354640
git clone --depth 1 --no-tags https://github.com/ThomasLuchies/Tetris-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629062399
git clone --depth 1 --no-tags https://github.com/sail-Yang/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628815367
git clone --depth 1 --no-tags https://github.com/Hao7un/ComputerOrganization-BUAA-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633838845
git clone --depth 1 --no-tags https://github.com/Thaylor-Hugo/SD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632233855
git clone --depth 1 --no-tags https://github.com/luke-igaw/SNU-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629936705
git clone --depth 1 --no-tags https://github.com/KULeuven-Diepenbeek/course_hwswcodesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631848333
git clone --depth 1 --no-tags https://github.com/ftppz/phase-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632463752
git clone --depth 1 --no-tags https://github.com/zjw2020EE/Design-of-a-CPU-by-Gated-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632975904
git clone --depth 1 --no-tags https://github.com/kilka-rav/simulatorRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631488085
git clone --depth 1 --no-tags https://github.com/AnanyaVaibhavi/Y86-64-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631033662
git clone --depth 1 --no-tags https://github.com/KriiFT/IA_TP_Damien_TRAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627823647
git clone --depth 1 --no-tags https://github.com/oriod-malo/DE10-Lite-SONAR-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628008979
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/2023_HAPS_Finalproject_111064559.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627949816
git clone --depth 1 --no-tags https://github.com/Martofol/bz403_spring_2023_Davud_Kalayal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629685205
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/JK_Flip-Flop-Day-011-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630574217
git clone --depth 1 --no-tags https://github.com/meerkat-log/Digital_Logic_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631557442
git clone --depth 1 --no-tags https://github.com/YinCH724/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631789766
git clone --depth 1 --no-tags https://github.com/hossein0gh/nand-only-xnor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631605511
git clone --depth 1 --no-tags https://github.com/wjcccccc/NYCU_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633294515
git clone --depth 1 --no-tags https://github.com/pibha/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633785029
git clone --depth 1 --no-tags https://github.com/matchy-at-snu/logic-design-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634203718
git clone --depth 1 --no-tags https://github.com/JuanIgnacioHZ/Tarea-1-IE0523-B93826.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628802163
git clone --depth 1 --no-tags https://github.com/panicmarvin/Learn-Cortex-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628973323
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/3X8_Decoder-Day-007-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628648352
git clone --depth 1 --no-tags https://github.com/GulnurKorkmaz/GomuluSistemler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628627689
git clone --depth 1 --no-tags https://github.com/chienthan-cucu/MS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628280772
git clone --depth 1 --no-tags https://github.com/AxlNuke/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628302910
git clone --depth 1 --no-tags https://github.com/arthurnamz/Mini-Lab-Project-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629363259
git clone --depth 1 --no-tags https://github.com/Arima9/IMTC20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631481966
git clone --depth 1 --no-tags https://github.com/samiyaalizaidi/Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628836640
git clone --depth 1 --no-tags https://github.com/Sameersinghere/Verilogcodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634229515
git clone --depth 1 --no-tags https://github.com/Wevel/ExperiarSoC_Tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631958539
git clone --depth 1 --no-tags https://github.com/mec2021045/RTL_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628035800
git clone --depth 1 --no-tags https://github.com/bogdan-krstic/round-robin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628000272
git clone --depth 1 --no-tags https://github.com/eymay/L2R_Exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629208778
git clone --depth 1 --no-tags https://github.com/kurm33/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630064847
git clone --depth 1 --no-tags https://github.com/AkshayD13/SAD_full_search.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628011381
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/8X3_Encoder-Day-006-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628330854
git clone --depth 1 --no-tags https://github.com/ttffer/thesis_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628143894
git clone --depth 1 --no-tags https://github.com/ozcaglarbora/trafik_sinyalizasyonu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628197014
git clone --depth 1 --no-tags https://github.com/qviettt/rv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634548187
git clone --depth 1 --no-tags https://github.com/mohos455/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627707947
git clone --depth 1 --no-tags https://github.com/AbdullahAyman02/AES-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631668473
git clone --depth 1 --no-tags https://github.com/MohammadAmr20/AES-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631673233
git clone --depth 1 --no-tags https://github.com/HarithSami/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631461472
git clone --depth 1 --no-tags https://github.com/chakshandhir004/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632277268
