-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 11:39:37 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v5
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     254  105797     105803            0  0        ? 
    Design Total:                                    254  105797     105803            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks     
    ------------ ------ ------ ----------------- ----------- ----------------------------
    clk          rising 10.000             20.00    0.000000 /inPlaceNTT_DIT_precomp/core 
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    run:rsc.vld             IN   Unsigned         1                                     
    vec:rsc.qa              IN   Unsigned        32                                     
    vec:rsc.qb              IN   Unsigned        32                                     
    p:rsc.dat               IN   Unsigned        32                                     
    r:rsc.dat               IN   Unsigned        32                                     
    twiddle:rsc.qa          IN   Unsigned        32                                     
    twiddle:rsc.qb          IN   Unsigned        32                                     
    twiddle_h:rsc.qa        IN   Unsigned        32                                     
    twiddle_h:rsc.qb        IN   Unsigned        32                                     
    complete:rsc.rdy        IN   Unsigned         1                                     
    run:rsc.rdy             OUT  Unsigned         1                                     
    vec:rsc.adra            OUT  Unsigned        10                                     
    vec:rsc.da              OUT  Unsigned        32                                     
    vec:rsc.wea             OUT  Unsigned         1                                     
    vec:rsc.adrb            OUT  Unsigned        10                                     
    vec:rsc.db              OUT  Unsigned        32                                     
    vec:rsc.web             OUT  Unsigned         1                                     
    vec:rsc.triosy.lz       OUT  Unsigned         1                                     
    p:rsc.triosy.lz         OUT  Unsigned         1                                     
    r:rsc.triosy.lz         OUT  Unsigned         1                                     
    twiddle:rsc.adra        OUT  Unsigned        10                                     
    twiddle:rsc.da          OUT  Unsigned        32                                     
    twiddle:rsc.wea         OUT  Unsigned         1                                     
    twiddle:rsc.adrb        OUT  Unsigned        10                                     
    twiddle:rsc.db          OUT  Unsigned        32                                     
    twiddle:rsc.web         OUT  Unsigned         1                                     
    twiddle:rsc.triosy.lz   OUT  Unsigned         1                                     
    twiddle_h:rsc.adra      OUT  Unsigned        10                                     
    twiddle_h:rsc.da        OUT  Unsigned        32                                     
    twiddle_h:rsc.wea       OUT  Unsigned         1                                     
    twiddle_h:rsc.adrb      OUT  Unsigned        10                                     
    twiddle_h:rsc.db        OUT  Unsigned        32                                     
    twiddle_h:rsc.web       OUT  Unsigned         1                                     
    twiddle_h:rsc.triosy.lz OUT  Unsigned         1                                     
    complete:rsc.vld        OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_add/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_add/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_add/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_add/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_add/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_add/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_add/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_add/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_sub/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_sub/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_sub/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_sub/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_sub/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_sub/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/modulo_sub/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/modulo_sub/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/run:rsc
      Memory Component: ccs_sync_in_wait             Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/run     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/vec:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address        
      --------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/vec    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/twiddle:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                        Indices Phys Memory Address        
      ------------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/twiddle    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/twiddle_h:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                          Indices Phys Memory Address        
      --------------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/twiddle_h    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/complete:rsc
      Memory Component: ccs_sync_out_wait            Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                         Indices Phys Memory Address     
      -------------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/complete     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                      Loop                     Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------------------- ------------------------ ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIT_precomp/core core:rlp                   Infinite       0     105803 ?    1.06 ms                       
    /inPlaceNTT_DIT_precomp/core  main                      Infinite       3     105803 ?    1.06 ms                       
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP                     10       2     105800 ?    1.06 ms                       
    /inPlaceNTT_DIT_precomp/core    COMP_LOOP                    129      10      10578 ?  105.78 us       8               
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-1:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-2:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-3:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-4:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-5:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-6:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-7:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-8:VEC_LOOP          ?       9          9 ?   90.00 ns                       
    
  Loop Execution Profile
    Process                      Loop                     Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------------- ------------------------ ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIT_precomp/core core:rlp                         0 ?                        0.00         105803 ?           
    /inPlaceNTT_DIT_precomp/core  main                            3 ?                        0.00         105803 ?           
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP                    20 ?                        0.02         105800 ?           
    /inPlaceNTT_DIT_precomp/core    COMP_LOOP                 12900 ?                       12.19         105780 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-1:VEC_LOOP     11610 ?                       10.97          11610 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-2:VEC_LOOP     11610 ?                       10.97          11610 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-3:VEC_LOOP     11610 ?                       10.97          11610 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-4:VEC_LOOP     11610 ?                       10.97          11610 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-5:VEC_LOOP     11610 ?                       10.97          11610 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-6:VEC_LOOP     11610 ?                       10.97          11610 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-7:VEC_LOOP     11610 ?                       10.97          11610 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP-8:VEC_LOOP     11610 ?                       10.97          11610 ?           
    
  End of Report
