INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:14:04 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.613ns (24.370%)  route 5.006ns (75.630%))
  Logic Levels:           21  (CARRY4=9 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 11.380 - 10.000 ) 
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3046, unset)         1.584     1.584    addf0/ip/roundingAdder/clk
    SLICE_X26Y44         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.204     1.788 r  addf0/ip/roundingAdder/X_1_d1_reg[1]/Q
                         net (fo=2, routed)           0.307     2.095    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[1]
    SLICE_X25Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.330     2.425 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.425    addf0/ip/roundingAdder/out0_valid_INST_0_i_50_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.478 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.478    addf0/ip/roundingAdder/out0_valid_INST_0_i_49_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.531 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     2.531    addf0/ip/roundingAdder/out0_valid_INST_0_i_62_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.584 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.584    addf0/ip/roundingAdder/out0_valid_INST_0_i_42_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.637 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.637    addf0/ip/roundingAdder/out0_valid_INST_0_i_43_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.690 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.001     2.691    addf0/ip/roundingAdder/out0_valid_INST_0_i_35_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.744 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.744    addf0/ip/roundingAdder/out0_valid_INST_0_i_41_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.797 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.797    addf0/ip/roundingAdder/out0_valid_INST_0_i_38_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.908 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_52/O[0]
                         net (fo=3, routed)           0.333     3.240    addf0/ip/roundingAdder/RoundedExpFrac[32]
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.364 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_33/O
                         net (fo=20, routed)          0.450     3.814    addf0/ip/roundingAdder/out0_valid_INST_0_i_33_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I3_O)        0.043     3.857 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_46/O
                         net (fo=1, routed)           0.567     4.424    addf0/ip/roundingAdder/out0_valid_INST_0_i_46_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I1_O)        0.043     4.467 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_28/O
                         net (fo=2, routed)           0.447     4.914    addf0/ip/roundingAdder/out0_valid_INST_0_i_28_n_0
    SLICE_X23Y50         LUT6 (Prop_lut6_I2_O)        0.043     4.957 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_20/O
                         net (fo=1, routed)           0.101     5.058    addf0/ip/roundingAdder/cmpf0/operator/ip_lhs[32]
    SLICE_X23Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.101 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_6/O
                         net (fo=2, routed)           0.193     5.294    addf0/ip/roundingAdder/control_merge3_index
    SLICE_X22Y51         LUT6 (Prop_lut6_I3_O)        0.043     5.337 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_1/O
                         net (fo=16, routed)          0.303     5.640    control_merge0/one_slot_break_r/control/outs_reg[0]_1
    SLICE_X19Y51         LUT6 (Prop_lut6_I1_O)        0.043     5.683 f  control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_2/O
                         net (fo=3, routed)           0.254     5.937    control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_2_n_0
    SLICE_X19Y51         LUT6 (Prop_lut6_I0_O)        0.043     5.980 r  control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_1/O
                         net (fo=61, routed)          0.366     6.347    divf0/ip/p_1_in
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.043     6.390 f  divf0/ip/dataReg[28]_i_1/O
                         net (fo=4, routed)           0.359     6.748    buffer3/control/mux1_outs[6]
    SLICE_X18Y48         LUT5 (Prop_lut5_I0_O)        0.043     6.791 f  buffer3/control/Mint_i_61/O
                         net (fo=2, routed)           0.550     7.342    buffer3/control/Mint_i_61_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I0_O)        0.043     7.385 r  buffer3/control/Mint_i_59/O
                         net (fo=24, routed)          0.416     7.801    buffer3/control/mulf0/ieee2nfloat_rhs/eqOp1_in
    SLICE_X18Y53         LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  buffer3/control/Mint_i_21/O
                         net (fo=2, routed)           0.359     8.203    mulf0/ip/SignificandMultiplication/tile_1_mult/A[19]
    DSP48_X1Y21          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3046, unset)         1.380    11.380    mulf0/ip/SignificandMultiplication/tile_1_mult/clk
    DSP48_X1Y21          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/CLK
                         clock pessimism              0.015    11.395    
                         clock uncertainty           -0.035    11.359    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.655     8.704    mulf0/ip/SignificandMultiplication/tile_1_mult/Mint
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.502    




