Script started on Fri 08 Dec 2017 06:00:39 PM EST
timberlake {~/cse241} > ls -1[Kl
total 84
-rw-r--r-- 1 eithneam mthdue  1411 Dec  8 17:51 \
-rw-r--r-- 1 eithneam mthdue     0 Dec  8 18:00 amosL6
-rwxr-xr-x 1 eithneam mthdue  3596 Dec  8 17:55 [0m[01;32ma.out[0m
-rw-r--r-- 1 eithneam mthdue 29941 Dec  5 14:18 ex
-rw-r--r-- 1 eithneam mthdue   592 Dec  5 14:16 example.v
-rwxr-xr-x 1 eithneam mthdue  1286 Dec  5 14:02 [01;32mexample.vvp[0m
drwxr-xr-x 2 eithneam mthdue    10 Dec  5 13:57 [01;34mexscript[0m
-rw-r--r-- 1 eithneam mthdue  1070 Dec  8 16:42 lab6Comb-backup.v
-rw-r--r-- 1 eithneam mthdue  1070 Dec  8 16:41 lab6Comb.v
-rw-r--r-- 1 eithneam mthdue   785 Dec  8 16:44 lab6Comb.vcd
-rwxr-xr-x 1 eithneam mthdue  2644 Dec  8 16:43 [01;32mlab6Comb.vvp[0m
-rw-r--r-- 1 eithneam mthdue  1388 Dec  8 17:59 lab6Seq.v
-rw-r--r-- 1 eithneam mthdue  1908 Dec  8 16:45 test.txt
-rw-r--r-- 1 eithneam mthdue  9581 Dec  8 17:55 test.vcd
[mtimberlake {~/cse241} > echo amos
amos
timberlake {~/cse241} > Probe[K[K[K[K[Kecho Problem 1
Problem 1
timberlake {~/cse241} > cat lab6Comb.v
/*******************************************************************************/
/*Program Name: lab6Comb.v */
/*Description: Verilog description and test bench for a combinational circuit*/
/*Author: Eithne Amos */
/*Person number: 50209909 */
/*Date of completion: 12/8/2017 */
/*******************************************************************************/
module f_comb(a, b, c, f);
//inputs
input a, b, c;
//outputs
output f;
wire b_n, c_n, d_n, x_1, x_2, x_3, or_1;
//primitives
not(b_n, b);
not(c_n, c);
not(d_n, d);
xor(x_1, a, b_n);
xor(x_2, b, c_n);
xor(x_3, c, d_n);
or(or_1, x_1, x_2);
or(f, or_1, x_3);
endmodule

//testbench
module test_f;
reg t_a, t_b, t_c;
wire t_f;
f_comb in1(t_a, t_b, t_c, t_f);
initial
begin
t_a = 0; t_b = 0; t_c = 0;
#20
t_c = 1; 
#20
t_b = 1; t_c = 0;
#20
t_c = 1;
#20
t_a = 1; t_b = 0; t_c = 0;
#20
t_c = 1;
#20
t_b = 1; t_c = 0;
#20
t_c = 1;
end

// produce file
initial 
begin
$dumpfile("lab6Comb.vcd");
$dumpvars(0, test_f);
$monitor("inputs: a = %b, b = %b, c = %b | outputs: f = %b", t_a, t_b, t_c, t_f);
end
endmodule


timberlake {~/cse241} > iverilog lab6Seq[K[K[KComb.v -o lab6Comb.vvp
timberlake {~/cse241} > vvp lab6Comp[Kb.vvp
VCD info: dumpfile lab6Comb.vcd opened for output.
inputs: a = 0, b = 0, c = 0 | outputs: f = 1
inputs: a = 0, b = 0, c = 1 | outputs: f = 1
inputs: a = 0, b = 1, c = 0 | outputs: f = x
inputs: a = 0, b = 1, c = 1 | outputs: f = 1
inputs: a = 1, b = 0, c = 0 | outputs: f = 1
inputs: a = 1, b = 0, c = 1 | outputs: f = x
inputs: a = 1, b = 1, c = 0 | outputs: f = 1
inputs: a = 1, b = 1, c = 1 | outputs: f = 1
timberlake {~/cse241} > echo Problem 2
Problem 2
timberlake {~/cse241} > cat lab6D[KSeq.b[Kv 
/*******************************************************************************/
/*Program Name: lab6Seq.v */
/*Description: Verilog description and test bench for a combinational circuit*/
/*Author: Eithne Amos */
/*Person number: 50209909 */
/*Date of completion: 12/8/2017 */
/*******************************************************************************/

module seq(x, clk, reset, out);
input x, clk, reset;
output reg out;
reg [2:0] state;

parameter s0=3'b000,
	  s1=3'b001,
	  s2=3'b010,
	  s3=3'b011,
	  s4=4'b100;

always @(posedge reset or posedge clk)
	if (reset) begin state = s0; end
	else
		case (state)
			s0: begin out=0;
				if (x) state = s4; 
				else state = s1; 
			end

			s1: begin out=0;
				if (x) state = s2;
				else state = s1;
			end

			s2: begin out = 1; 
				if (x) state = s4;
				else state = s3;
			end

			s3: begin out = 1;
				if (x) state = s2;
				else state = s1;
			end

			s4: begin out = 0;
				if (x) state = s4;
				else state = s3;
			end
		endcase

endmodule

module test;
reg t_x, t_clk, t_reset;
wire t_out;

seq in1(t_x, t_clk, t_reset, t_out);

initial begin
	t_x = 0;
	t_clk = 0;
	t_reset = 1;
	#10 t_reset = 0;


	repeat (32) begin
		t_x = ~t_x;
		#10 t_clk=~t_clk;
		#10 t_clk=~t_clk;
	end
		
		

end

// produce file
initial 
begin
$dumpfile("test.vcd");
$dumpvars(0, test);
$monitor("x: %b out: %b", t_x, t_out);
end
endmodule
timberlake {~/cse241} > iverl[Kilog lab6Seq.v -o lavS[K[Kb6Seq.vvp
timberlake {~/cse241} > vvp lab6Seq.vvp
VCD info: dumpfile test.vcd opened for output.
x: 0 out: x
x: 1 out: x
x: 1 out: 0
x: 0 out: 0
x: 1 out: 0
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
x: 1 out: 1
x: 0 out: 1
timberlake {~/cse241} > ls -l
total 80
-rw-r--r-- 1 eithneam mthdue  1411 Dec  8 17:51 \
-rw-r--r-- 1 eithneam mthdue     0 Dec  8 18:00 amosL6
-rwxr-xr-x 1 eithneam mthdue  3596 Dec  8 17:55 [0m[01;32ma.out[0m
-rw-r--r-- 1 eithneam mthdue 29941 Dec  5 14:18 ex
-rw-r--r-- 1 eithneam mthdue   592 Dec  5 14:16 example.v
-rwxr-xr-x 1 eithneam mthdue  1286 Dec  5 14:02 [01;32mexample.vvp[0m
drwxr-xr-x 2 eithneam mthdue    10 Dec  5 13:57 [01;34mexscript[0m
-rw-r--r-- 1 eithneam mthdue  1070 Dec  8 16:42 lab6Comb-backup.v
-rw-r--r-- 1 eithneam mthdue  1070 Dec  8 16:41 lab6Comb.v
-rw-r--r-- 1 eithneam mthdue   785 Dec  8 18:02 lab6Comb.vcd
-rwxr-xr-x 1 eithneam mthdue  2572 Dec  8 18:02 [01;32mlab6Comb.vvp[0m
-rw-r--r-- 1 eithneam mthdue  1388 Dec  8 17:59 lab6Seq.v
-rwxr-xr-x 1 eithneam mthdue  3592 Dec  8 18:03 [01;32mlab6Seq.vvp[0m
-rw-r--r-- 1 eithneam mthdue  1908 Dec  8 16:45 test.txt
-rw-r--r-- 1 eithneam mthdue  1551 Dec  8 18:03 test.vcd
[mtimberlake {~/cse241} > ^Dexit

Script done on Fri 08 Dec 2017 06:03:58 PM EST
