#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000262e9355b70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000262e9446960_0 .net "PC", 31 0, v00000262e943d830_0;  1 drivers
v00000262e94481c0_0 .var "clk", 0 0;
v00000262e9448300_0 .net "clkout", 0 0, L_00000262e934cb80;  1 drivers
v00000262e9446b40_0 .net "cycles_consumed", 31 0, v00000262e9445ae0_0;  1 drivers
v00000262e94486c0_0 .net "regs0", 31 0, L_00000262e934d7c0;  1 drivers
v00000262e9447400_0 .net "regs1", 31 0, L_00000262e934d8a0;  1 drivers
v00000262e9446be0_0 .net "regs2", 31 0, L_00000262e934d520;  1 drivers
v00000262e9446f00_0 .net "regs3", 31 0, L_00000262e934ce20;  1 drivers
v00000262e9447b80_0 .net "regs4", 31 0, L_00000262e934d830;  1 drivers
v00000262e9447c20_0 .net "regs5", 31 0, L_00000262e934cf00;  1 drivers
v00000262e9446c80_0 .var "rst", 0 0;
S_00000262e92d2440 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000262e9355b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000262e9358d30 .param/l "RType" 0 4 2, C4<000000>;
P_00000262e9358d68 .param/l "add" 0 4 5, C4<100000>;
P_00000262e9358da0 .param/l "addi" 0 4 8, C4<001000>;
P_00000262e9358dd8 .param/l "addu" 0 4 5, C4<100001>;
P_00000262e9358e10 .param/l "and_" 0 4 5, C4<100100>;
P_00000262e9358e48 .param/l "andi" 0 4 8, C4<001100>;
P_00000262e9358e80 .param/l "beq" 0 4 10, C4<000100>;
P_00000262e9358eb8 .param/l "bne" 0 4 10, C4<000101>;
P_00000262e9358ef0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000262e9358f28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000262e9358f60 .param/l "j" 0 4 12, C4<000010>;
P_00000262e9358f98 .param/l "jal" 0 4 12, C4<000011>;
P_00000262e9358fd0 .param/l "jr" 0 4 6, C4<001000>;
P_00000262e9359008 .param/l "lw" 0 4 8, C4<100011>;
P_00000262e9359040 .param/l "nor_" 0 4 5, C4<100111>;
P_00000262e9359078 .param/l "or_" 0 4 5, C4<100101>;
P_00000262e93590b0 .param/l "ori" 0 4 8, C4<001101>;
P_00000262e93590e8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000262e9359120 .param/l "sll" 0 4 6, C4<000000>;
P_00000262e9359158 .param/l "slt" 0 4 5, C4<101010>;
P_00000262e9359190 .param/l "slti" 0 4 8, C4<101010>;
P_00000262e93591c8 .param/l "srl" 0 4 6, C4<000010>;
P_00000262e9359200 .param/l "sub" 0 4 5, C4<100010>;
P_00000262e9359238 .param/l "subu" 0 4 5, C4<100011>;
P_00000262e9359270 .param/l "sw" 0 4 8, C4<101011>;
P_00000262e93592a8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000262e93592e0 .param/l "xori" 0 4 8, C4<001110>;
L_00000262e934d600 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934d670 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934d440 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934d2f0 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934d980 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934d130 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934cfe0 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934d590 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934cb80 .functor OR 1, v00000262e94481c0_0, v00000262e933cdc0_0, C4<0>, C4<0>;
L_00000262e934cc60 .functor OR 1, L_00000262e9447ea0, L_00000262e9447fe0, C4<0>, C4<0>;
L_00000262e934d6e0 .functor AND 1, L_00000262e94a17f0, L_00000262e94a14d0, C4<1>, C4<1>;
L_00000262e934d360 .functor NOT 1, v00000262e9446c80_0, C4<0>, C4<0>, C4<0>;
L_00000262e934d1a0 .functor OR 1, L_00000262e94a0ad0, L_00000262e94a0b70, C4<0>, C4<0>;
L_00000262e934cbf0 .functor OR 1, L_00000262e934d1a0, L_00000262e94a1d90, C4<0>, C4<0>;
L_00000262e934d3d0 .functor OR 1, L_00000262e94a20b0, L_00000262e94a0f30, C4<0>, C4<0>;
L_00000262e934d210 .functor AND 1, L_00000262e94a1cf0, L_00000262e934d3d0, C4<1>, C4<1>;
L_00000262e934cf70 .functor OR 1, L_00000262e94a21f0, L_00000262e94a2290, C4<0>, C4<0>;
L_00000262e934cd40 .functor AND 1, L_00000262e94a2150, L_00000262e934cf70, C4<1>, C4<1>;
v00000262e943d790_0 .net "ALUOp", 3 0, v00000262e933e3a0_0;  1 drivers
v00000262e943db50_0 .net "ALUResult", 31 0, v00000262e936c2f0_0;  1 drivers
v00000262e943d8d0_0 .net "ALUSrc", 0 0, v00000262e933d680_0;  1 drivers
v00000262e943d290_0 .net "ALUin2", 31 0, L_00000262e94a1250;  1 drivers
v00000262e943dc90_0 .net "MemReadEn", 0 0, v00000262e933cbe0_0;  1 drivers
v00000262e943ced0_0 .net "MemWriteEn", 0 0, v00000262e933d5e0_0;  1 drivers
v00000262e943c430_0 .net "MemtoReg", 0 0, v00000262e933cd20_0;  1 drivers
v00000262e943cf70_0 .net "PC", 31 0, v00000262e943d830_0;  alias, 1 drivers
v00000262e943d010_0 .net "PCPlus1", 31 0, L_00000262e9447cc0;  1 drivers
v00000262e943c390_0 .net "PCsrc", 1 0, v00000262e936c430_0;  1 drivers
v00000262e943cc50_0 .net "RegDst", 0 0, v00000262e933de00_0;  1 drivers
v00000262e943c4d0_0 .net "RegWriteEn", 0 0, v00000262e933d720_0;  1 drivers
v00000262e943d0b0_0 .net "WriteRegister", 4 0, L_00000262e94a0a30;  1 drivers
v00000262e943ccf0_0 .net *"_ivl_0", 0 0, L_00000262e934d600;  1 drivers
L_00000262e94488d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000262e943cd90_0 .net/2u *"_ivl_10", 4 0, L_00000262e94488d0;  1 drivers
L_00000262e9448cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e943d330_0 .net *"_ivl_101", 15 0, L_00000262e9448cc0;  1 drivers
v00000262e943c9d0_0 .net *"_ivl_102", 31 0, L_00000262e94a1ed0;  1 drivers
L_00000262e9448d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e943c7f0_0 .net *"_ivl_105", 25 0, L_00000262e9448d08;  1 drivers
L_00000262e9448d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e943c610_0 .net/2u *"_ivl_106", 31 0, L_00000262e9448d50;  1 drivers
v00000262e943d150_0 .net *"_ivl_108", 0 0, L_00000262e94a17f0;  1 drivers
L_00000262e9448d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000262e943da10_0 .net/2u *"_ivl_110", 5 0, L_00000262e9448d98;  1 drivers
v00000262e943ce30_0 .net *"_ivl_112", 0 0, L_00000262e94a14d0;  1 drivers
v00000262e943df10_0 .net *"_ivl_115", 0 0, L_00000262e934d6e0;  1 drivers
v00000262e943d970_0 .net *"_ivl_116", 47 0, L_00000262e94a2650;  1 drivers
L_00000262e9448de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e943dbf0_0 .net *"_ivl_119", 15 0, L_00000262e9448de0;  1 drivers
L_00000262e9448918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000262e943de70_0 .net/2u *"_ivl_12", 5 0, L_00000262e9448918;  1 drivers
v00000262e943c6b0_0 .net *"_ivl_120", 47 0, L_00000262e94a1930;  1 drivers
L_00000262e9448e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e943d1f0_0 .net *"_ivl_123", 15 0, L_00000262e9448e28;  1 drivers
v00000262e943c110_0 .net *"_ivl_125", 0 0, L_00000262e94a0c10;  1 drivers
v00000262e943d3d0_0 .net *"_ivl_126", 31 0, L_00000262e94a2010;  1 drivers
v00000262e943d6f0_0 .net *"_ivl_128", 47 0, L_00000262e94a1750;  1 drivers
v00000262e943d470_0 .net *"_ivl_130", 47 0, L_00000262e94a0990;  1 drivers
v00000262e943ca70_0 .net *"_ivl_132", 47 0, L_00000262e94a23d0;  1 drivers
v00000262e943c570_0 .net *"_ivl_134", 47 0, L_00000262e94a11b0;  1 drivers
L_00000262e9448e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262e943c750_0 .net/2u *"_ivl_138", 1 0, L_00000262e9448e70;  1 drivers
v00000262e943c890_0 .net *"_ivl_14", 0 0, L_00000262e9447680;  1 drivers
v00000262e943d5b0_0 .net *"_ivl_140", 0 0, L_00000262e94a2790;  1 drivers
L_00000262e9448eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000262e943d650_0 .net/2u *"_ivl_142", 1 0, L_00000262e9448eb8;  1 drivers
v00000262e943cb10_0 .net *"_ivl_144", 0 0, L_00000262e94a26f0;  1 drivers
L_00000262e9448f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000262e943cbb0_0 .net/2u *"_ivl_146", 1 0, L_00000262e9448f00;  1 drivers
v00000262e943dd30_0 .net *"_ivl_148", 0 0, L_00000262e94a1a70;  1 drivers
L_00000262e9448f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000262e943c1b0_0 .net/2u *"_ivl_150", 31 0, L_00000262e9448f48;  1 drivers
L_00000262e9448f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000262e943c2f0_0 .net/2u *"_ivl_152", 31 0, L_00000262e9448f90;  1 drivers
v00000262e94421d0_0 .net *"_ivl_154", 31 0, L_00000262e94a0cb0;  1 drivers
v00000262e9443210_0 .net *"_ivl_156", 31 0, L_00000262e94a0fd0;  1 drivers
L_00000262e9448960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000262e9442950_0 .net/2u *"_ivl_16", 4 0, L_00000262e9448960;  1 drivers
v00000262e9442db0_0 .net *"_ivl_160", 0 0, L_00000262e934d360;  1 drivers
L_00000262e9449020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9443cb0_0 .net/2u *"_ivl_162", 31 0, L_00000262e9449020;  1 drivers
L_00000262e94490f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000262e9443df0_0 .net/2u *"_ivl_166", 5 0, L_00000262e94490f8;  1 drivers
v00000262e94423b0_0 .net *"_ivl_168", 0 0, L_00000262e94a0ad0;  1 drivers
L_00000262e9449140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000262e9443e90_0 .net/2u *"_ivl_170", 5 0, L_00000262e9449140;  1 drivers
v00000262e9443b70_0 .net *"_ivl_172", 0 0, L_00000262e94a0b70;  1 drivers
v00000262e9442630_0 .net *"_ivl_175", 0 0, L_00000262e934d1a0;  1 drivers
L_00000262e9449188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000262e94438f0_0 .net/2u *"_ivl_176", 5 0, L_00000262e9449188;  1 drivers
v00000262e94432b0_0 .net *"_ivl_178", 0 0, L_00000262e94a1d90;  1 drivers
v00000262e9443a30_0 .net *"_ivl_181", 0 0, L_00000262e934cbf0;  1 drivers
L_00000262e94491d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9443530_0 .net/2u *"_ivl_182", 15 0, L_00000262e94491d0;  1 drivers
v00000262e9442270_0 .net *"_ivl_184", 31 0, L_00000262e94a1b10;  1 drivers
v00000262e9443f30_0 .net *"_ivl_187", 0 0, L_00000262e94a1610;  1 drivers
v00000262e9443350_0 .net *"_ivl_188", 15 0, L_00000262e94a12f0;  1 drivers
v00000262e9443170_0 .net *"_ivl_19", 4 0, L_00000262e9448760;  1 drivers
v00000262e94437b0_0 .net *"_ivl_190", 31 0, L_00000262e94a0e90;  1 drivers
v00000262e9442090_0 .net *"_ivl_194", 31 0, L_00000262e94a1bb0;  1 drivers
L_00000262e9449218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9443c10_0 .net *"_ivl_197", 25 0, L_00000262e9449218;  1 drivers
L_00000262e9449260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9443990_0 .net/2u *"_ivl_198", 31 0, L_00000262e9449260;  1 drivers
L_00000262e9448888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000262e9443d50_0 .net/2u *"_ivl_2", 5 0, L_00000262e9448888;  1 drivers
v00000262e94433f0_0 .net *"_ivl_20", 4 0, L_00000262e9447040;  1 drivers
v00000262e9442810_0 .net *"_ivl_200", 0 0, L_00000262e94a1cf0;  1 drivers
L_00000262e94492a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000262e94429f0_0 .net/2u *"_ivl_202", 5 0, L_00000262e94492a8;  1 drivers
v00000262e9443850_0 .net *"_ivl_204", 0 0, L_00000262e94a20b0;  1 drivers
L_00000262e94492f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000262e9443ad0_0 .net/2u *"_ivl_206", 5 0, L_00000262e94492f0;  1 drivers
v00000262e9442130_0 .net *"_ivl_208", 0 0, L_00000262e94a0f30;  1 drivers
v00000262e9443490_0 .net *"_ivl_211", 0 0, L_00000262e934d3d0;  1 drivers
v00000262e9442ef0_0 .net *"_ivl_213", 0 0, L_00000262e934d210;  1 drivers
L_00000262e9449338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000262e94435d0_0 .net/2u *"_ivl_214", 5 0, L_00000262e9449338;  1 drivers
v00000262e9442310_0 .net *"_ivl_216", 0 0, L_00000262e94a25b0;  1 drivers
L_00000262e9449380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000262e9442f90_0 .net/2u *"_ivl_218", 31 0, L_00000262e9449380;  1 drivers
v00000262e9442a90_0 .net *"_ivl_220", 31 0, L_00000262e94a1e30;  1 drivers
v00000262e9442c70_0 .net *"_ivl_224", 31 0, L_00000262e94a16b0;  1 drivers
L_00000262e94493c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9442590_0 .net *"_ivl_227", 25 0, L_00000262e94493c8;  1 drivers
L_00000262e9449410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9442b30_0 .net/2u *"_ivl_228", 31 0, L_00000262e9449410;  1 drivers
v00000262e9442bd0_0 .net *"_ivl_230", 0 0, L_00000262e94a2150;  1 drivers
L_00000262e9449458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000262e9442450_0 .net/2u *"_ivl_232", 5 0, L_00000262e9449458;  1 drivers
v00000262e9442e50_0 .net *"_ivl_234", 0 0, L_00000262e94a21f0;  1 drivers
L_00000262e94494a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000262e94424f0_0 .net/2u *"_ivl_236", 5 0, L_00000262e94494a0;  1 drivers
v00000262e9443030_0 .net *"_ivl_238", 0 0, L_00000262e94a2290;  1 drivers
v00000262e94426d0_0 .net *"_ivl_24", 0 0, L_00000262e934d440;  1 drivers
v00000262e94430d0_0 .net *"_ivl_241", 0 0, L_00000262e934cf70;  1 drivers
v00000262e94428b0_0 .net *"_ivl_243", 0 0, L_00000262e934cd40;  1 drivers
L_00000262e94494e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000262e9442770_0 .net/2u *"_ivl_244", 5 0, L_00000262e94494e8;  1 drivers
v00000262e9443670_0 .net *"_ivl_246", 0 0, L_00000262e94a1390;  1 drivers
v00000262e9442d10_0 .net *"_ivl_248", 31 0, L_00000262e94a1430;  1 drivers
L_00000262e94489a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000262e9443710_0 .net/2u *"_ivl_26", 4 0, L_00000262e94489a8;  1 drivers
v00000262e9445040_0 .net *"_ivl_29", 4 0, L_00000262e94468c0;  1 drivers
v00000262e9445a40_0 .net *"_ivl_32", 0 0, L_00000262e934d2f0;  1 drivers
L_00000262e94489f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000262e9444780_0 .net/2u *"_ivl_34", 4 0, L_00000262e94489f0;  1 drivers
v00000262e9445220_0 .net *"_ivl_37", 4 0, L_00000262e94470e0;  1 drivers
v00000262e9444140_0 .net *"_ivl_40", 0 0, L_00000262e934d980;  1 drivers
L_00000262e9448a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e94441e0_0 .net/2u *"_ivl_42", 15 0, L_00000262e9448a38;  1 drivers
v00000262e9444f00_0 .net *"_ivl_45", 15 0, L_00000262e9447220;  1 drivers
v00000262e9444fa0_0 .net *"_ivl_48", 0 0, L_00000262e934d130;  1 drivers
v00000262e9445f40_0 .net *"_ivl_5", 5 0, L_00000262e9447540;  1 drivers
L_00000262e9448a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9445540_0 .net/2u *"_ivl_50", 36 0, L_00000262e9448a80;  1 drivers
L_00000262e9448ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e94443c0_0 .net/2u *"_ivl_52", 31 0, L_00000262e9448ac8;  1 drivers
v00000262e9444640_0 .net *"_ivl_55", 4 0, L_00000262e9447360;  1 drivers
v00000262e94457c0_0 .net *"_ivl_56", 36 0, L_00000262e9447720;  1 drivers
v00000262e9445860_0 .net *"_ivl_58", 36 0, L_00000262e9448440;  1 drivers
v00000262e94450e0_0 .net *"_ivl_62", 0 0, L_00000262e934cfe0;  1 drivers
L_00000262e9448b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000262e9445d60_0 .net/2u *"_ivl_64", 5 0, L_00000262e9448b10;  1 drivers
v00000262e9444820_0 .net *"_ivl_67", 5 0, L_00000262e9448080;  1 drivers
v00000262e94445a0_0 .net *"_ivl_70", 0 0, L_00000262e934d590;  1 drivers
L_00000262e9448b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9445180_0 .net/2u *"_ivl_72", 57 0, L_00000262e9448b58;  1 drivers
L_00000262e9448ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e9444280_0 .net/2u *"_ivl_74", 31 0, L_00000262e9448ba0;  1 drivers
v00000262e9444460_0 .net *"_ivl_77", 25 0, L_00000262e94484e0;  1 drivers
v00000262e9445900_0 .net *"_ivl_78", 57 0, L_00000262e9447900;  1 drivers
v00000262e94459a0_0 .net *"_ivl_8", 0 0, L_00000262e934d670;  1 drivers
v00000262e9445e00_0 .net *"_ivl_80", 57 0, L_00000262e94479a0;  1 drivers
L_00000262e9448be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000262e94446e0_0 .net/2u *"_ivl_84", 31 0, L_00000262e9448be8;  1 drivers
L_00000262e9448c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000262e94452c0_0 .net/2u *"_ivl_88", 5 0, L_00000262e9448c30;  1 drivers
v00000262e94440a0_0 .net *"_ivl_90", 0 0, L_00000262e9447ea0;  1 drivers
L_00000262e9448c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000262e9445c20_0 .net/2u *"_ivl_92", 5 0, L_00000262e9448c78;  1 drivers
v00000262e9444320_0 .net *"_ivl_94", 0 0, L_00000262e9447fe0;  1 drivers
v00000262e9445ea0_0 .net *"_ivl_97", 0 0, L_00000262e934cc60;  1 drivers
v00000262e94455e0_0 .net *"_ivl_98", 47 0, L_00000262e9448580;  1 drivers
v00000262e9444c80_0 .net "adderResult", 31 0, L_00000262e94a19d0;  1 drivers
v00000262e94448c0_0 .net "address", 31 0, L_00000262e9447e00;  1 drivers
v00000262e9444960_0 .net "clk", 0 0, L_00000262e934cb80;  alias, 1 drivers
v00000262e9445ae0_0 .var "cycles_consumed", 31 0;
o00000262e93f1888 .functor BUFZ 1, C4<z>; HiZ drive
v00000262e9444500_0 .net "excep_flag", 0 0, o00000262e93f1888;  0 drivers
v00000262e9445720_0 .net "extImm", 31 0, L_00000262e94a0d50;  1 drivers
v00000262e9444a00_0 .net "funct", 5 0, L_00000262e9448120;  1 drivers
v00000262e9445360_0 .net "hlt", 0 0, v00000262e933cdc0_0;  1 drivers
v00000262e9444aa0_0 .net "imm", 15 0, L_00000262e9447180;  1 drivers
v00000262e9445b80_0 .net "immediate", 31 0, L_00000262e94a1110;  1 drivers
v00000262e9445400_0 .net "input_clk", 0 0, v00000262e94481c0_0;  1 drivers
v00000262e9444b40_0 .net "instruction", 31 0, L_00000262e94a08f0;  1 drivers
v00000262e9444be0_0 .net "memoryReadData", 31 0, v00000262e943c070_0;  1 drivers
v00000262e9444d20_0 .net "nextPC", 31 0, L_00000262e94a1f70;  1 drivers
v00000262e94454a0_0 .net "opcode", 5 0, L_00000262e9446fa0;  1 drivers
v00000262e9445cc0_0 .net "rd", 4 0, L_00000262e9447f40;  1 drivers
v00000262e9445680_0 .net "readData1", 31 0, L_00000262e934d050;  1 drivers
v00000262e9444dc0_0 .net "readData1_w", 31 0, L_00000262e94a3620;  1 drivers
v00000262e9444e60_0 .net "readData2", 31 0, L_00000262e934d9f0;  1 drivers
v00000262e94477c0_0 .net "regs0", 31 0, L_00000262e934d7c0;  alias, 1 drivers
v00000262e9446e60_0 .net "regs1", 31 0, L_00000262e934d8a0;  alias, 1 drivers
v00000262e9446dc0_0 .net "regs2", 31 0, L_00000262e934d520;  alias, 1 drivers
v00000262e9446aa0_0 .net "regs3", 31 0, L_00000262e934ce20;  alias, 1 drivers
v00000262e9447d60_0 .net "regs4", 31 0, L_00000262e934d830;  alias, 1 drivers
v00000262e9446a00_0 .net "regs5", 31 0, L_00000262e934cf00;  alias, 1 drivers
v00000262e9448620_0 .net "rs", 4 0, L_00000262e9448260;  1 drivers
v00000262e9447a40_0 .net "rst", 0 0, v00000262e9446c80_0;  1 drivers
v00000262e9446d20_0 .net "rt", 4 0, L_00000262e94483a0;  1 drivers
v00000262e94475e0_0 .net "shamt", 31 0, L_00000262e9447860;  1 drivers
v00000262e94474a0_0 .net "wire_instruction", 31 0, L_00000262e934d750;  1 drivers
v00000262e9447ae0_0 .net "writeData", 31 0, L_00000262e94a40c0;  1 drivers
v00000262e94472c0_0 .net "zero", 0 0, L_00000262e94a4520;  1 drivers
L_00000262e9447540 .part L_00000262e94a08f0, 26, 6;
L_00000262e9446fa0 .functor MUXZ 6, L_00000262e9447540, L_00000262e9448888, L_00000262e934d600, C4<>;
L_00000262e9447680 .cmp/eq 6, L_00000262e9446fa0, L_00000262e9448918;
L_00000262e9448760 .part L_00000262e94a08f0, 11, 5;
L_00000262e9447040 .functor MUXZ 5, L_00000262e9448760, L_00000262e9448960, L_00000262e9447680, C4<>;
L_00000262e9447f40 .functor MUXZ 5, L_00000262e9447040, L_00000262e94488d0, L_00000262e934d670, C4<>;
L_00000262e94468c0 .part L_00000262e94a08f0, 21, 5;
L_00000262e9448260 .functor MUXZ 5, L_00000262e94468c0, L_00000262e94489a8, L_00000262e934d440, C4<>;
L_00000262e94470e0 .part L_00000262e94a08f0, 16, 5;
L_00000262e94483a0 .functor MUXZ 5, L_00000262e94470e0, L_00000262e94489f0, L_00000262e934d2f0, C4<>;
L_00000262e9447220 .part L_00000262e94a08f0, 0, 16;
L_00000262e9447180 .functor MUXZ 16, L_00000262e9447220, L_00000262e9448a38, L_00000262e934d980, C4<>;
L_00000262e9447360 .part L_00000262e94a08f0, 6, 5;
L_00000262e9447720 .concat [ 5 32 0 0], L_00000262e9447360, L_00000262e9448ac8;
L_00000262e9448440 .functor MUXZ 37, L_00000262e9447720, L_00000262e9448a80, L_00000262e934d130, C4<>;
L_00000262e9447860 .part L_00000262e9448440, 0, 32;
L_00000262e9448080 .part L_00000262e94a08f0, 0, 6;
L_00000262e9448120 .functor MUXZ 6, L_00000262e9448080, L_00000262e9448b10, L_00000262e934cfe0, C4<>;
L_00000262e94484e0 .part L_00000262e94a08f0, 0, 26;
L_00000262e9447900 .concat [ 26 32 0 0], L_00000262e94484e0, L_00000262e9448ba0;
L_00000262e94479a0 .functor MUXZ 58, L_00000262e9447900, L_00000262e9448b58, L_00000262e934d590, C4<>;
L_00000262e9447e00 .part L_00000262e94479a0, 0, 32;
L_00000262e9447cc0 .arith/sum 32, v00000262e943d830_0, L_00000262e9448be8;
L_00000262e9447ea0 .cmp/eq 6, L_00000262e9446fa0, L_00000262e9448c30;
L_00000262e9447fe0 .cmp/eq 6, L_00000262e9446fa0, L_00000262e9448c78;
L_00000262e9448580 .concat [ 32 16 0 0], L_00000262e9447e00, L_00000262e9448cc0;
L_00000262e94a1ed0 .concat [ 6 26 0 0], L_00000262e9446fa0, L_00000262e9448d08;
L_00000262e94a17f0 .cmp/eq 32, L_00000262e94a1ed0, L_00000262e9448d50;
L_00000262e94a14d0 .cmp/eq 6, L_00000262e9448120, L_00000262e9448d98;
L_00000262e94a2650 .concat [ 32 16 0 0], L_00000262e934d050, L_00000262e9448de0;
L_00000262e94a1930 .concat [ 32 16 0 0], v00000262e943d830_0, L_00000262e9448e28;
L_00000262e94a0c10 .part L_00000262e9447180, 15, 1;
LS_00000262e94a2010_0_0 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_0_4 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_0_8 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_0_12 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_0_16 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_0_20 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_0_24 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_0_28 .concat [ 1 1 1 1], L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10, L_00000262e94a0c10;
LS_00000262e94a2010_1_0 .concat [ 4 4 4 4], LS_00000262e94a2010_0_0, LS_00000262e94a2010_0_4, LS_00000262e94a2010_0_8, LS_00000262e94a2010_0_12;
LS_00000262e94a2010_1_4 .concat [ 4 4 4 4], LS_00000262e94a2010_0_16, LS_00000262e94a2010_0_20, LS_00000262e94a2010_0_24, LS_00000262e94a2010_0_28;
L_00000262e94a2010 .concat [ 16 16 0 0], LS_00000262e94a2010_1_0, LS_00000262e94a2010_1_4;
L_00000262e94a1750 .concat [ 16 32 0 0], L_00000262e9447180, L_00000262e94a2010;
L_00000262e94a0990 .arith/sum 48, L_00000262e94a1930, L_00000262e94a1750;
L_00000262e94a23d0 .functor MUXZ 48, L_00000262e94a0990, L_00000262e94a2650, L_00000262e934d6e0, C4<>;
L_00000262e94a11b0 .functor MUXZ 48, L_00000262e94a23d0, L_00000262e9448580, L_00000262e934cc60, C4<>;
L_00000262e94a19d0 .part L_00000262e94a11b0, 0, 32;
L_00000262e94a2790 .cmp/eq 2, v00000262e936c430_0, L_00000262e9448e70;
L_00000262e94a26f0 .cmp/eq 2, v00000262e936c430_0, L_00000262e9448eb8;
L_00000262e94a1a70 .cmp/eq 2, v00000262e936c430_0, L_00000262e9448f00;
L_00000262e94a0cb0 .functor MUXZ 32, L_00000262e9448f90, L_00000262e9448f48, L_00000262e94a1a70, C4<>;
L_00000262e94a0fd0 .functor MUXZ 32, L_00000262e94a0cb0, L_00000262e94a19d0, L_00000262e94a26f0, C4<>;
L_00000262e94a1f70 .functor MUXZ 32, L_00000262e94a0fd0, L_00000262e9447cc0, L_00000262e94a2790, C4<>;
L_00000262e94a08f0 .functor MUXZ 32, L_00000262e934d750, L_00000262e9449020, L_00000262e934d360, C4<>;
L_00000262e94a0ad0 .cmp/eq 6, L_00000262e9446fa0, L_00000262e94490f8;
L_00000262e94a0b70 .cmp/eq 6, L_00000262e9446fa0, L_00000262e9449140;
L_00000262e94a1d90 .cmp/eq 6, L_00000262e9446fa0, L_00000262e9449188;
L_00000262e94a1b10 .concat [ 16 16 0 0], L_00000262e9447180, L_00000262e94491d0;
L_00000262e94a1610 .part L_00000262e9447180, 15, 1;
LS_00000262e94a12f0_0_0 .concat [ 1 1 1 1], L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610;
LS_00000262e94a12f0_0_4 .concat [ 1 1 1 1], L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610;
LS_00000262e94a12f0_0_8 .concat [ 1 1 1 1], L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610;
LS_00000262e94a12f0_0_12 .concat [ 1 1 1 1], L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610, L_00000262e94a1610;
L_00000262e94a12f0 .concat [ 4 4 4 4], LS_00000262e94a12f0_0_0, LS_00000262e94a12f0_0_4, LS_00000262e94a12f0_0_8, LS_00000262e94a12f0_0_12;
L_00000262e94a0e90 .concat [ 16 16 0 0], L_00000262e9447180, L_00000262e94a12f0;
L_00000262e94a0d50 .functor MUXZ 32, L_00000262e94a0e90, L_00000262e94a1b10, L_00000262e934cbf0, C4<>;
L_00000262e94a1bb0 .concat [ 6 26 0 0], L_00000262e9446fa0, L_00000262e9449218;
L_00000262e94a1cf0 .cmp/eq 32, L_00000262e94a1bb0, L_00000262e9449260;
L_00000262e94a20b0 .cmp/eq 6, L_00000262e9448120, L_00000262e94492a8;
L_00000262e94a0f30 .cmp/eq 6, L_00000262e9448120, L_00000262e94492f0;
L_00000262e94a25b0 .cmp/eq 6, L_00000262e9446fa0, L_00000262e9449338;
L_00000262e94a1e30 .functor MUXZ 32, L_00000262e94a0d50, L_00000262e9449380, L_00000262e94a25b0, C4<>;
L_00000262e94a1110 .functor MUXZ 32, L_00000262e94a1e30, L_00000262e9447860, L_00000262e934d210, C4<>;
L_00000262e94a16b0 .concat [ 6 26 0 0], L_00000262e9446fa0, L_00000262e94493c8;
L_00000262e94a2150 .cmp/eq 32, L_00000262e94a16b0, L_00000262e9449410;
L_00000262e94a21f0 .cmp/eq 6, L_00000262e9448120, L_00000262e9449458;
L_00000262e94a2290 .cmp/eq 6, L_00000262e9448120, L_00000262e94494a0;
L_00000262e94a1390 .cmp/eq 6, L_00000262e9446fa0, L_00000262e94494e8;
L_00000262e94a1430 .functor MUXZ 32, L_00000262e934d050, v00000262e943d830_0, L_00000262e94a1390, C4<>;
L_00000262e94a3620 .functor MUXZ 32, L_00000262e94a1430, L_00000262e934d9f0, L_00000262e934cd40, C4<>;
S_00000262e92d25d0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000262e93446a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000262e934d4b0 .functor NOT 1, v00000262e933d680_0, C4<0>, C4<0>, C4<0>;
v00000262e933d220_0 .net *"_ivl_0", 0 0, L_00000262e934d4b0;  1 drivers
v00000262e933dc20_0 .net "in1", 31 0, L_00000262e934d9f0;  alias, 1 drivers
v00000262e933dd60_0 .net "in2", 31 0, L_00000262e94a1110;  alias, 1 drivers
v00000262e933e6c0_0 .net "out", 31 0, L_00000262e94a1250;  alias, 1 drivers
v00000262e933e300_0 .net "s", 0 0, v00000262e933d680_0;  alias, 1 drivers
L_00000262e94a1250 .functor MUXZ 32, L_00000262e94a1110, L_00000262e934d9f0, L_00000262e934d4b0, C4<>;
S_00000262e92ec390 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000262e936b380 .param/l "RType" 0 4 2, C4<000000>;
P_00000262e936b3b8 .param/l "add" 0 4 5, C4<100000>;
P_00000262e936b3f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000262e936b428 .param/l "addu" 0 4 5, C4<100001>;
P_00000262e936b460 .param/l "and_" 0 4 5, C4<100100>;
P_00000262e936b498 .param/l "andi" 0 4 8, C4<001100>;
P_00000262e936b4d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000262e936b508 .param/l "bne" 0 4 10, C4<000101>;
P_00000262e936b540 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000262e936b578 .param/l "j" 0 4 12, C4<000010>;
P_00000262e936b5b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000262e936b5e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000262e936b620 .param/l "lw" 0 4 8, C4<100011>;
P_00000262e936b658 .param/l "nor_" 0 4 5, C4<100111>;
P_00000262e936b690 .param/l "or_" 0 4 5, C4<100101>;
P_00000262e936b6c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000262e936b700 .param/l "sgt" 0 4 6, C4<101011>;
P_00000262e936b738 .param/l "sll" 0 4 6, C4<000000>;
P_00000262e936b770 .param/l "slt" 0 4 5, C4<101010>;
P_00000262e936b7a8 .param/l "slti" 0 4 8, C4<101010>;
P_00000262e936b7e0 .param/l "srl" 0 4 6, C4<000010>;
P_00000262e936b818 .param/l "sub" 0 4 5, C4<100010>;
P_00000262e936b850 .param/l "subu" 0 4 5, C4<100011>;
P_00000262e936b888 .param/l "sw" 0 4 8, C4<101011>;
P_00000262e936b8c0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000262e936b8f8 .param/l "xori" 0 4 8, C4<001110>;
v00000262e933e3a0_0 .var "ALUOp", 3 0;
v00000262e933d680_0 .var "ALUSrc", 0 0;
v00000262e933cbe0_0 .var "MemReadEn", 0 0;
v00000262e933d5e0_0 .var "MemWriteEn", 0 0;
v00000262e933cd20_0 .var "MemtoReg", 0 0;
v00000262e933de00_0 .var "RegDst", 0 0;
v00000262e933d720_0 .var "RegWriteEn", 0 0;
v00000262e933d860_0 .net "funct", 5 0, L_00000262e9448120;  alias, 1 drivers
v00000262e933cdc0_0 .var "hlt", 0 0;
v00000262e933dea0_0 .net "opcode", 5 0, L_00000262e9446fa0;  alias, 1 drivers
v00000262e933dfe0_0 .net "rst", 0 0, v00000262e9446c80_0;  alias, 1 drivers
E_00000262e9344720 .event anyedge, v00000262e933dfe0_0, v00000262e933dea0_0, v00000262e933d860_0;
S_00000262e92ec520 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000262e934d750 .functor BUFZ 32, L_00000262e94a1570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e933e440 .array "InstMem", 0 1023, 31 0;
v00000262e933cc80_0 .net *"_ivl_0", 31 0, L_00000262e94a1570;  1 drivers
v00000262e933e800_0 .net *"_ivl_3", 9 0, L_00000262e94a0df0;  1 drivers
v00000262e933e8a0_0 .net *"_ivl_4", 11 0, L_00000262e94a2470;  1 drivers
L_00000262e9448fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262e933cb40_0 .net *"_ivl_7", 1 0, L_00000262e9448fd8;  1 drivers
v00000262e933ce60_0 .net "address", 31 0, v00000262e943d830_0;  alias, 1 drivers
v00000262e933cf00_0 .var/i "i", 31 0;
v00000262e933cfa0_0 .net "q", 31 0, L_00000262e934d750;  alias, 1 drivers
L_00000262e94a1570 .array/port v00000262e933e440, L_00000262e94a2470;
L_00000262e94a0df0 .part v00000262e943d830_0, 0, 10;
L_00000262e94a2470 .concat [ 10 2 0 0], L_00000262e94a0df0, L_00000262e9448fd8;
S_00000262e92d0270 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000262e934d050 .functor BUFZ 32, L_00000262e94a1070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262e934d9f0 .functor BUFZ 32, L_00000262e94a1c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e936bad0_1 .array/port v00000262e936bad0, 1;
L_00000262e934d7c0 .functor BUFZ 32, v00000262e936bad0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e936bad0_2 .array/port v00000262e936bad0, 2;
L_00000262e934d8a0 .functor BUFZ 32, v00000262e936bad0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e936bad0_3 .array/port v00000262e936bad0, 3;
L_00000262e934d520 .functor BUFZ 32, v00000262e936bad0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e936bad0_4 .array/port v00000262e936bad0, 4;
L_00000262e934ce20 .functor BUFZ 32, v00000262e936bad0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e936bad0_5 .array/port v00000262e936bad0, 5;
L_00000262e934d830 .functor BUFZ 32, v00000262e936bad0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e936bad0_6 .array/port v00000262e936bad0, 6;
L_00000262e934cf00 .functor BUFZ 32, v00000262e936bad0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262e931c370_0 .net *"_ivl_0", 31 0, L_00000262e94a1070;  1 drivers
v00000262e936c930_0 .net *"_ivl_10", 6 0, L_00000262e94a1890;  1 drivers
L_00000262e94490b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262e936d650_0 .net *"_ivl_13", 1 0, L_00000262e94490b0;  1 drivers
v00000262e936cb10_0 .net *"_ivl_2", 6 0, L_00000262e94a2510;  1 drivers
L_00000262e9449068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262e936c070_0 .net *"_ivl_5", 1 0, L_00000262e9449068;  1 drivers
v00000262e936ba30_0 .net *"_ivl_8", 31 0, L_00000262e94a1c50;  1 drivers
v00000262e936d290_0 .net "clk", 0 0, L_00000262e934cb80;  alias, 1 drivers
v00000262e936c6b0_0 .var/i "i", 31 0;
v00000262e936c9d0_0 .net "readData1", 31 0, L_00000262e934d050;  alias, 1 drivers
v00000262e936d510_0 .net "readData2", 31 0, L_00000262e934d9f0;  alias, 1 drivers
v00000262e936c750_0 .net "readRegister1", 4 0, L_00000262e9448260;  alias, 1 drivers
v00000262e936cd90_0 .net "readRegister2", 4 0, L_00000262e94483a0;  alias, 1 drivers
v00000262e936bad0 .array "registers", 31 0, 31 0;
v00000262e936d330_0 .net "regs0", 31 0, L_00000262e934d7c0;  alias, 1 drivers
v00000262e936ca70_0 .net "regs1", 31 0, L_00000262e934d8a0;  alias, 1 drivers
v00000262e936cbb0_0 .net "regs2", 31 0, L_00000262e934d520;  alias, 1 drivers
v00000262e936bc10_0 .net "regs3", 31 0, L_00000262e934ce20;  alias, 1 drivers
v00000262e936d150_0 .net "regs4", 31 0, L_00000262e934d830;  alias, 1 drivers
v00000262e936cc50_0 .net "regs5", 31 0, L_00000262e934cf00;  alias, 1 drivers
v00000262e936d5b0_0 .net "rst", 0 0, v00000262e9446c80_0;  alias, 1 drivers
v00000262e936d6f0_0 .net "we", 0 0, v00000262e933d720_0;  alias, 1 drivers
v00000262e936bb70_0 .net "writeData", 31 0, L_00000262e94a40c0;  alias, 1 drivers
v00000262e936c7f0_0 .net "writeRegister", 4 0, L_00000262e94a0a30;  alias, 1 drivers
E_00000262e9343f20/0 .event negedge, v00000262e933dfe0_0;
E_00000262e9343f20/1 .event posedge, v00000262e936d290_0;
E_00000262e9343f20 .event/or E_00000262e9343f20/0, E_00000262e9343f20/1;
L_00000262e94a1070 .array/port v00000262e936bad0, L_00000262e94a2510;
L_00000262e94a2510 .concat [ 5 2 0 0], L_00000262e9448260, L_00000262e9449068;
L_00000262e94a1c50 .array/port v00000262e936bad0, L_00000262e94a1890;
L_00000262e94a1890 .concat [ 5 2 0 0], L_00000262e94483a0, L_00000262e94490b0;
S_00000262e92d0400 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000262e92d0270;
 .timescale 0 0;
v00000262e931bd30_0 .var/i "i", 31 0;
S_00000262e9302900 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000262e93442e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000262e934ce90 .functor NOT 1, v00000262e933de00_0, C4<0>, C4<0>, C4<0>;
v00000262e936d790_0 .net *"_ivl_0", 0 0, L_00000262e934ce90;  1 drivers
v00000262e936c890_0 .net "in1", 4 0, L_00000262e94483a0;  alias, 1 drivers
v00000262e936ccf0_0 .net "in2", 4 0, L_00000262e9447f40;  alias, 1 drivers
v00000262e936bcb0_0 .net "out", 4 0, L_00000262e94a0a30;  alias, 1 drivers
v00000262e936c4d0_0 .net "s", 0 0, v00000262e933de00_0;  alias, 1 drivers
L_00000262e94a0a30 .functor MUXZ 5, L_00000262e9447f40, L_00000262e94483a0, L_00000262e934ce90, C4<>;
S_00000262e9302a90 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000262e9344b60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000262e9306a00 .functor NOT 1, v00000262e933cd20_0, C4<0>, C4<0>, C4<0>;
v00000262e936c250_0 .net *"_ivl_0", 0 0, L_00000262e9306a00;  1 drivers
v00000262e936c110_0 .net "in1", 31 0, v00000262e936c2f0_0;  alias, 1 drivers
v00000262e936ce30_0 .net "in2", 31 0, v00000262e943c070_0;  alias, 1 drivers
v00000262e936d3d0_0 .net "out", 31 0, L_00000262e94a40c0;  alias, 1 drivers
v00000262e936c570_0 .net "s", 0 0, v00000262e933cd20_0;  alias, 1 drivers
L_00000262e94a40c0 .functor MUXZ 32, v00000262e943c070_0, v00000262e936c2f0_0, L_00000262e9306a00, C4<>;
S_00000262e92b6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000262e92b6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_00000262e92b6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_00000262e92b6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000262e92b6d28 .param/l "OR" 0 9 12, C4<0011>;
P_00000262e92b6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_00000262e92b6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_00000262e92b6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000262e92b6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_00000262e92b6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_00000262e92b6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_00000262e92b6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000262e92b6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000262e9449530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262e936c610_0 .net/2u *"_ivl_0", 31 0, L_00000262e9449530;  1 drivers
v00000262e936c1b0_0 .net "opSel", 3 0, v00000262e933e3a0_0;  alias, 1 drivers
v00000262e936c390_0 .net "operand1", 31 0, L_00000262e94a3620;  alias, 1 drivers
v00000262e936ced0_0 .net "operand2", 31 0, L_00000262e94a1250;  alias, 1 drivers
v00000262e936c2f0_0 .var "result", 31 0;
v00000262e936cf70_0 .net "zero", 0 0, L_00000262e94a4520;  alias, 1 drivers
E_00000262e9343ba0 .event anyedge, v00000262e933e3a0_0, v00000262e936c390_0, v00000262e933e6c0_0;
L_00000262e94a4520 .cmp/eq 32, v00000262e936c2f0_0, L_00000262e9449530;
S_00000262e92e95f0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000262e936d950 .param/l "RType" 0 4 2, C4<000000>;
P_00000262e936d988 .param/l "add" 0 4 5, C4<100000>;
P_00000262e936d9c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000262e936d9f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000262e936da30 .param/l "and_" 0 4 5, C4<100100>;
P_00000262e936da68 .param/l "andi" 0 4 8, C4<001100>;
P_00000262e936daa0 .param/l "beq" 0 4 10, C4<000100>;
P_00000262e936dad8 .param/l "bne" 0 4 10, C4<000101>;
P_00000262e936db10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000262e936db48 .param/l "j" 0 4 12, C4<000010>;
P_00000262e936db80 .param/l "jal" 0 4 12, C4<000011>;
P_00000262e936dbb8 .param/l "jr" 0 4 6, C4<001000>;
P_00000262e936dbf0 .param/l "lw" 0 4 8, C4<100011>;
P_00000262e936dc28 .param/l "nor_" 0 4 5, C4<100111>;
P_00000262e936dc60 .param/l "or_" 0 4 5, C4<100101>;
P_00000262e936dc98 .param/l "ori" 0 4 8, C4<001101>;
P_00000262e936dcd0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000262e936dd08 .param/l "sll" 0 4 6, C4<000000>;
P_00000262e936dd40 .param/l "slt" 0 4 5, C4<101010>;
P_00000262e936dd78 .param/l "slti" 0 4 8, C4<101010>;
P_00000262e936ddb0 .param/l "srl" 0 4 6, C4<000010>;
P_00000262e936dde8 .param/l "sub" 0 4 5, C4<100010>;
P_00000262e936de20 .param/l "subu" 0 4 5, C4<100011>;
P_00000262e936de58 .param/l "sw" 0 4 8, C4<101011>;
P_00000262e936de90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000262e936dec8 .param/l "xori" 0 4 8, C4<001110>;
v00000262e936c430_0 .var "PCsrc", 1 0;
v00000262e936d010_0 .net "excep_flag", 0 0, o00000262e93f1888;  alias, 0 drivers
v00000262e936d0b0_0 .net "funct", 5 0, L_00000262e9448120;  alias, 1 drivers
v00000262e936d1f0_0 .net "opcode", 5 0, L_00000262e9446fa0;  alias, 1 drivers
v00000262e936bf30_0 .net "operand1", 31 0, L_00000262e934d050;  alias, 1 drivers
v00000262e936d470_0 .net "operand2", 31 0, L_00000262e94a1250;  alias, 1 drivers
v00000262e936d830_0 .net "rst", 0 0, v00000262e9446c80_0;  alias, 1 drivers
E_00000262e9343c20/0 .event anyedge, v00000262e933dfe0_0, v00000262e936d010_0, v00000262e933dea0_0, v00000262e936c9d0_0;
E_00000262e9343c20/1 .event anyedge, v00000262e933e6c0_0, v00000262e933d860_0;
E_00000262e9343c20 .event/or E_00000262e9343c20/0, E_00000262e9343c20/1;
S_00000262e92e9780 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000262e936b990 .array "DataMem", 0 1023, 31 0;
v00000262e936bd50_0 .net "address", 31 0, v00000262e936c2f0_0;  alias, 1 drivers
v00000262e936bdf0_0 .net "clock", 0 0, L_00000262e934cb80;  alias, 1 drivers
v00000262e936be90_0 .net "data", 31 0, L_00000262e934d9f0;  alias, 1 drivers
v00000262e936bfd0_0 .var/i "i", 31 0;
v00000262e943c070_0 .var "q", 31 0;
v00000262e943c250_0 .net "rden", 0 0, v00000262e933cbe0_0;  alias, 1 drivers
v00000262e943d510_0 .net "wren", 0 0, v00000262e933d5e0_0;  alias, 1 drivers
E_00000262e9345920 .event negedge, v00000262e936d290_0;
S_00000262e92e2480 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000262e92d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000262e9343be0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000262e943ddd0_0 .net "PCin", 31 0, L_00000262e94a1f70;  alias, 1 drivers
v00000262e943d830_0 .var "PCout", 31 0;
v00000262e943c930_0 .net "clk", 0 0, L_00000262e934cb80;  alias, 1 drivers
v00000262e943dab0_0 .net "rst", 0 0, v00000262e9446c80_0;  alias, 1 drivers
    .scope S_00000262e92e95f0;
T_0 ;
    %wait E_00000262e9343c20;
    %load/vec4 v00000262e936d830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000262e936c430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000262e936d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000262e936c430_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000262e936d1f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000262e936bf30_0;
    %load/vec4 v00000262e936d470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000262e936d1f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000262e936bf30_0;
    %load/vec4 v00000262e936d470_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000262e936d1f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000262e936d1f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000262e936d1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000262e936d0b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000262e936c430_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000262e936c430_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000262e92e2480;
T_1 ;
    %wait E_00000262e9343f20;
    %load/vec4 v00000262e943dab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000262e943d830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000262e943ddd0_0;
    %assign/vec4 v00000262e943d830_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000262e92ec520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262e933cf00_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000262e933cf00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000262e933cf00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %load/vec4 v00000262e933cf00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262e933cf00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e933e440, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000262e92ec390;
T_3 ;
    %wait E_00000262e9344720;
    %load/vec4 v00000262e933dfe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000262e933cdc0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262e933d5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262e933cd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262e933cbe0_0, 0;
    %assign/vec4 v00000262e933de00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000262e933cdc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000262e933e3a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000262e933d680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000262e933d720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000262e933d5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000262e933cd20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000262e933cbe0_0, 0, 1;
    %store/vec4 v00000262e933de00_0, 0, 1;
    %load/vec4 v00000262e933dea0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933cdc0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %load/vec4 v00000262e933d860_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262e933de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933cd20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262e933d680_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000262e933e3a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000262e92d0270;
T_4 ;
    %wait E_00000262e9343f20;
    %fork t_1, S_00000262e92d0400;
    %jmp t_0;
    .scope S_00000262e92d0400;
t_1 ;
    %load/vec4 v00000262e936d5b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262e931bd30_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000262e931bd30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000262e931bd30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e936bad0, 0, 4;
    %load/vec4 v00000262e931bd30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262e931bd30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000262e936d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000262e936bb70_0;
    %load/vec4 v00000262e936c7f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e936bad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e936bad0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000262e92d0270;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000262e92d0270;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262e936c6b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000262e936c6b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000262e936c6b0_0;
    %ix/getv/s 4, v00000262e936c6b0_0;
    %load/vec4a v00000262e936bad0, 4;
    %ix/getv/s 4, v00000262e936c6b0_0;
    %load/vec4a v00000262e936bad0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000262e936c6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262e936c6b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000262e92b6af0;
T_6 ;
    %wait E_00000262e9343ba0;
    %load/vec4 v00000262e936c1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000262e936c390_0;
    %load/vec4 v00000262e936ced0_0;
    %add;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000262e936c390_0;
    %load/vec4 v00000262e936ced0_0;
    %sub;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000262e936c390_0;
    %load/vec4 v00000262e936ced0_0;
    %and;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000262e936c390_0;
    %load/vec4 v00000262e936ced0_0;
    %or;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000262e936c390_0;
    %load/vec4 v00000262e936ced0_0;
    %xor;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000262e936c390_0;
    %load/vec4 v00000262e936ced0_0;
    %or;
    %inv;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000262e936c390_0;
    %load/vec4 v00000262e936ced0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000262e936ced0_0;
    %load/vec4 v00000262e936c390_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000262e936c390_0;
    %ix/getv 4, v00000262e936ced0_0;
    %shiftl 4;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000262e936c390_0;
    %ix/getv 4, v00000262e936ced0_0;
    %shiftr 4;
    %assign/vec4 v00000262e936c2f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000262e92e9780;
T_7 ;
    %wait E_00000262e9345920;
    %load/vec4 v00000262e943c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000262e936bd50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000262e936b990, 4;
    %assign/vec4 v00000262e943c070_0, 0;
T_7.0 ;
    %load/vec4 v00000262e943d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000262e936be90_0;
    %ix/getv 3, v00000262e936bd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e936b990, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000262e92e9780;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262e936b990, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000262e92e9780;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262e936bfd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000262e936bfd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000262e936bfd0_0;
    %load/vec4a v00000262e936b990, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v00000262e936bfd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000262e936bfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262e936bfd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000262e92d2440;
T_10 ;
    %wait E_00000262e9343f20;
    %load/vec4 v00000262e9447a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000262e9445ae0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000262e9445ae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000262e9445ae0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000262e9355b70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262e94481c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262e9446c80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000262e9355b70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000262e94481c0_0;
    %inv;
    %assign/vec4 v00000262e94481c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000262e9355b70;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262e9446c80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262e9446c80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000262e9446b40_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
